Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 25 17:56:42 2024
| Host         : Apollos-notebook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5_timing_summary_routed.rpt -pb lab5_timing_summary_routed.pb -rpx lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.081        0.000                      0                35031        0.045        0.000                      0                35031        4.500        0.000                       0                 16049  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.081        0.000                      0                35031        0.045        0.000                      0                35031        4.500        0.000                       0                 16049  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 u_sha256_2/W_reg[58][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sha256_2/T1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.634ns  (logic 3.864ns (40.108%)  route 5.770ns (59.892%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.806     5.358    u_sha256_2/clk_IBUF_BUFG
    SLICE_X6Y105         FDRE                                         r  u_sha256_2/W_reg[58][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.518     5.876 r  u_sha256_2/W_reg[58][7]/Q
                         net (fo=4, routed)           1.398     7.274    u_sha256_2/W_reg_n_0_[58][7]
    SLICE_X13Y105        LUT6 (Prop_lut6_I1_O)        0.124     7.398 r  u_sha256_2/T1[15]_i_124__1/O
                         net (fo=1, routed)           0.000     7.398    u_sha256_2/T1[15]_i_124__1_n_0
    SLICE_X13Y105        MUXF7 (Prop_muxf7_I0_O)      0.212     7.610 r  u_sha256_2/T1_reg[15]_i_64__1/O
                         net (fo=1, routed)           0.940     8.549    u_sha256_2/T1_reg[15]_i_64__1_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I0_O)        0.299     8.848 f  u_sha256_2/T1[15]_i_37__1/O
                         net (fo=1, routed)           0.571     9.420    u_sha256_2/T1[15]_i_37__1_n_0
    SLICE_X13Y101        LUT5 (Prop_lut5_I0_O)        0.124     9.544 f  u_sha256_2/T1[15]_i_26__1/O
                         net (fo=2, routed)           1.415    10.959    u_sha256_2/T1[15]_i_26__1_n_0
    SLICE_X49Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.083 r  u_sha256_2/T1[15]_i_18__1/O
                         net (fo=2, routed)           0.363    11.446    u_sha256_2/T1[15]_i_18__1_n_0
    SLICE_X48Y93         LUT4 (Prop_lut4_I3_O)        0.124    11.570 r  u_sha256_2/T1[15]_i_22__1/O
                         net (fo=1, routed)           0.000    11.570    u_sha256_2/T1[15]_i_22__1_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.102 r  u_sha256_2/T1_reg[15]_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    12.102    u_sha256_2/T1_reg[15]_i_13__1_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  u_sha256_2/T1_reg[19]_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    12.216    u_sha256_2/T1_reg[19]_i_13__1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  u_sha256_2/T1_reg[23]_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    12.330    u_sha256_2/T1_reg[23]_i_13__1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.643 r  u_sha256_2/T1_reg[27]_i_13__1/O[3]
                         net (fo=2, routed)           0.478    13.121    u_sha256_2/T1_reg[27]_i_13__1_n_4
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.306    13.427 r  u_sha256_2/T1[27]_i_5__1/O
                         net (fo=2, routed)           0.605    14.032    u_sha256_2/T1[27]_i_5__1_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.156 r  u_sha256_2/T1[27]_i_9__1/O
                         net (fo=1, routed)           0.000    14.156    u_sha256_2/T1[27]_i_9__1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.669 r  u_sha256_2/T1_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.669    u_sha256_2/T1_reg[27]_i_1__1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.992 r  u_sha256_2/T1_reg[31]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.992    u_sha256_2/T10[29]
    SLICE_X50Y98         FDRE                                         r  u_sha256_2/T1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.440    14.811    u_sha256_2/clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  u_sha256_2/T1_reg[29]/C
                         clock pessimism              0.188    14.999    
                         clock uncertainty           -0.035    14.964    
    SLICE_X50Y98         FDRE (Setup_fdre_C_D)        0.109    15.073    u_sha256_2/T1_reg[29]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -14.992    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 u_sha256_2/W_reg[58][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sha256_2/T1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.626ns  (logic 3.856ns (40.059%)  route 5.770ns (59.941%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.806     5.358    u_sha256_2/clk_IBUF_BUFG
    SLICE_X6Y105         FDRE                                         r  u_sha256_2/W_reg[58][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.518     5.876 r  u_sha256_2/W_reg[58][7]/Q
                         net (fo=4, routed)           1.398     7.274    u_sha256_2/W_reg_n_0_[58][7]
    SLICE_X13Y105        LUT6 (Prop_lut6_I1_O)        0.124     7.398 r  u_sha256_2/T1[15]_i_124__1/O
                         net (fo=1, routed)           0.000     7.398    u_sha256_2/T1[15]_i_124__1_n_0
    SLICE_X13Y105        MUXF7 (Prop_muxf7_I0_O)      0.212     7.610 r  u_sha256_2/T1_reg[15]_i_64__1/O
                         net (fo=1, routed)           0.940     8.549    u_sha256_2/T1_reg[15]_i_64__1_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I0_O)        0.299     8.848 f  u_sha256_2/T1[15]_i_37__1/O
                         net (fo=1, routed)           0.571     9.420    u_sha256_2/T1[15]_i_37__1_n_0
    SLICE_X13Y101        LUT5 (Prop_lut5_I0_O)        0.124     9.544 f  u_sha256_2/T1[15]_i_26__1/O
                         net (fo=2, routed)           1.415    10.959    u_sha256_2/T1[15]_i_26__1_n_0
    SLICE_X49Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.083 r  u_sha256_2/T1[15]_i_18__1/O
                         net (fo=2, routed)           0.363    11.446    u_sha256_2/T1[15]_i_18__1_n_0
    SLICE_X48Y93         LUT4 (Prop_lut4_I3_O)        0.124    11.570 r  u_sha256_2/T1[15]_i_22__1/O
                         net (fo=1, routed)           0.000    11.570    u_sha256_2/T1[15]_i_22__1_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.102 r  u_sha256_2/T1_reg[15]_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    12.102    u_sha256_2/T1_reg[15]_i_13__1_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  u_sha256_2/T1_reg[19]_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    12.216    u_sha256_2/T1_reg[19]_i_13__1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  u_sha256_2/T1_reg[23]_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    12.330    u_sha256_2/T1_reg[23]_i_13__1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.643 r  u_sha256_2/T1_reg[27]_i_13__1/O[3]
                         net (fo=2, routed)           0.478    13.121    u_sha256_2/T1_reg[27]_i_13__1_n_4
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.306    13.427 r  u_sha256_2/T1[27]_i_5__1/O
                         net (fo=2, routed)           0.605    14.032    u_sha256_2/T1[27]_i_5__1_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.156 r  u_sha256_2/T1[27]_i_9__1/O
                         net (fo=1, routed)           0.000    14.156    u_sha256_2/T1[27]_i_9__1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.669 r  u_sha256_2/T1_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.669    u_sha256_2/T1_reg[27]_i_1__1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.984 r  u_sha256_2/T1_reg[31]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    14.984    u_sha256_2/T10[31]
    SLICE_X50Y98         FDRE                                         r  u_sha256_2/T1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.440    14.811    u_sha256_2/clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  u_sha256_2/T1_reg[31]/C
                         clock pessimism              0.188    14.999    
                         clock uncertainty           -0.035    14.964    
    SLICE_X50Y98         FDRE (Setup_fdre_C_D)        0.109    15.073    u_sha256_2/T1_reg[31]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -14.984    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 u_sha256_4/W_reg[38][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sha256_4/T1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.771ns  (logic 3.707ns (37.939%)  route 6.064ns (62.061%))
  Logic Levels:           13  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.548     5.099    u_sha256_4/clk_IBUF_BUFG
    SLICE_X39Y61         FDRE                                         r  u_sha256_4/W_reg[38][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  u_sha256_4/W_reg[38][11]/Q
                         net (fo=4, routed)           1.322     6.877    u_sha256_4/W_reg_n_0_[38][11]
    SLICE_X35Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.001 r  u_sha256_4/T1[19]_i_117__3/O
                         net (fo=1, routed)           0.000     7.001    u_sha256_4/T1[19]_i_117__3_n_0
    SLICE_X35Y65         MUXF7 (Prop_muxf7_I1_O)      0.217     7.218 r  u_sha256_4/T1_reg[19]_i_69__3/O
                         net (fo=1, routed)           0.859     8.077    u_sha256_4/T1_reg[19]_i_69__3_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I5_O)        0.299     8.376 f  u_sha256_4/T1[19]_i_35__3/O
                         net (fo=1, routed)           0.933     9.309    u_sha256_4/T1[19]_i_35__3_n_0
    SLICE_X29Y72         LUT5 (Prop_lut5_I0_O)        0.124     9.433 f  u_sha256_4/T1[19]_i_26__3/O
                         net (fo=2, routed)           0.813    10.246    u_sha256_4/T1[19]_i_26__3_n_0
    SLICE_X15Y80         LUT3 (Prop_lut3_I1_O)        0.124    10.370 r  u_sha256_4/T1[19]_i_18__3/O
                         net (fo=2, routed)           0.760    11.131    u_sha256_4/T1[19]_i_18__3_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I3_O)        0.124    11.255 r  u_sha256_4/T1[19]_i_22__3/O
                         net (fo=1, routed)           0.000    11.255    u_sha256_4/T1[19]_i_22__3_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.768 r  u_sha256_4/T1_reg[19]_i_13__3/CO[3]
                         net (fo=1, routed)           0.000    11.768    u_sha256_4/T1_reg[19]_i_13__3_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.083 r  u_sha256_4/T1_reg[23]_i_13__3/O[3]
                         net (fo=2, routed)           0.607    12.689    u_sha256_4/T1_reg[23]_i_13__3_n_4
    SLICE_X14Y89         LUT5 (Prop_lut5_I3_O)        0.307    12.996 r  u_sha256_4/T1[23]_i_5__3/O
                         net (fo=2, routed)           0.770    13.766    u_sha256_4/T1[23]_i_5__3_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I0_O)        0.124    13.890 r  u_sha256_4/T1[23]_i_9__3/O
                         net (fo=1, routed)           0.000    13.890    u_sha256_4/T1[23]_i_9__3_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.422 r  u_sha256_4/T1_reg[23]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    14.422    u_sha256_4/T1_reg[23]_i_1__3_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.536 r  u_sha256_4/T1_reg[27]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    14.536    u_sha256_4/T1_reg[27]_i_1__3_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.870 r  u_sha256_4/T1_reg[31]_i_1__3/O[1]
                         net (fo=1, routed)           0.000    14.870    u_sha256_4/T10[29]
    SLICE_X13Y88         FDRE                                         r  u_sha256_4/T1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.434    14.805    u_sha256_4/clk_IBUF_BUFG
    SLICE_X13Y88         FDRE                                         r  u_sha256_4/T1_reg[29]/C
                         clock pessimism              0.188    14.993    
                         clock uncertainty           -0.035    14.958    
    SLICE_X13Y88         FDRE (Setup_fdre_C_D)        0.062    15.020    u_sha256_4/T1_reg[29]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -14.870    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 u_sha256_3/t_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sha256_3/T1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.876ns  (logic 3.707ns (37.537%)  route 6.169ns (62.463%))
  Logic Levels:           13  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.278ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.726     5.278    u_sha256_3/clk_IBUF_BUFG
    SLICE_X35Y134        FDRE                                         r  u_sha256_3/t_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y134        FDRE (Prop_fdre_C_Q)         0.419     5.697 r  u_sha256_3/t_reg[1]_rep/Q
                         net (fo=110, routed)         1.779     7.476    u_sha256_3/t_reg[1]_rep_n_0
    SLICE_X48Y137        LUT6 (Prop_lut6_I2_O)        0.299     7.775 r  u_sha256_3/T1[19]_i_114__2/O
                         net (fo=1, routed)           0.000     7.775    u_sha256_3/T1[19]_i_114__2_n_0
    SLICE_X48Y137        MUXF7 (Prop_muxf7_I0_O)      0.212     7.987 r  u_sha256_3/T1_reg[19]_i_68__2/O
                         net (fo=1, routed)           0.856     8.843    u_sha256_3/T1_reg[19]_i_68__2_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I3_O)        0.299     9.142 f  u_sha256_3/T1[19]_i_35__2/O
                         net (fo=1, routed)           0.795     9.937    u_sha256_3/T1[19]_i_35__2_n_0
    SLICE_X42Y132        LUT5 (Prop_lut5_I0_O)        0.124    10.061 f  u_sha256_3/T1[19]_i_26__2/O
                         net (fo=2, routed)           1.239    11.300    u_sha256_3/T1[19]_i_26__2_n_0
    SLICE_X17Y129        LUT3 (Prop_lut3_I1_O)        0.124    11.424 r  u_sha256_3/T1[19]_i_18__2/O
                         net (fo=2, routed)           0.315    11.739    u_sha256_3/T1[19]_i_18__2_n_0
    SLICE_X16Y130        LUT4 (Prop_lut4_I3_O)        0.124    11.863 r  u_sha256_3/T1[19]_i_22__2/O
                         net (fo=1, routed)           0.000    11.863    u_sha256_3/T1[19]_i_22__2_n_0
    SLICE_X16Y130        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.469 r  u_sha256_3/T1_reg[19]_i_13__2/O[3]
                         net (fo=2, routed)           0.596    13.065    u_sha256_3/T1_reg[19]_i_13__2_n_4
    SLICE_X17Y130        LUT5 (Prop_lut5_I3_O)        0.306    13.371 r  u_sha256_3/T1[19]_i_5__2/O
                         net (fo=2, routed)           0.589    13.959    u_sha256_3/T1[19]_i_5__2_n_0
    SLICE_X12Y130        LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  u_sha256_3/T1[19]_i_9__2/O
                         net (fo=1, routed)           0.000    14.083    u_sha256_3/T1[19]_i_9__2_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.596 r  u_sha256_3/T1_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.596    u_sha256_3/T1_reg[19]_i_1__2_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.713 r  u_sha256_3/T1_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.713    u_sha256_3/T1_reg[23]_i_1__2_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.830 r  u_sha256_3/T1_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.830    u_sha256_3/T1_reg[27]_i_1__2_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.153 r  u_sha256_3/T1_reg[31]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.153    u_sha256_3/T10[29]
    SLICE_X12Y133        FDRE                                         r  u_sha256_3/T1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.605    14.976    u_sha256_3/clk_IBUF_BUFG
    SLICE_X12Y133        FDRE                                         r  u_sha256_3/T1_reg[29]/C
                         clock pessimism              0.268    15.245    
                         clock uncertainty           -0.035    15.209    
    SLICE_X12Y133        FDRE (Setup_fdre_C_D)        0.109    15.318    u_sha256_3/T1_reg[29]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -15.153    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 u_sha256_2/W_reg[58][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sha256_2/T1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.550ns  (logic 3.780ns (39.582%)  route 5.770ns (60.418%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.806     5.358    u_sha256_2/clk_IBUF_BUFG
    SLICE_X6Y105         FDRE                                         r  u_sha256_2/W_reg[58][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.518     5.876 r  u_sha256_2/W_reg[58][7]/Q
                         net (fo=4, routed)           1.398     7.274    u_sha256_2/W_reg_n_0_[58][7]
    SLICE_X13Y105        LUT6 (Prop_lut6_I1_O)        0.124     7.398 r  u_sha256_2/T1[15]_i_124__1/O
                         net (fo=1, routed)           0.000     7.398    u_sha256_2/T1[15]_i_124__1_n_0
    SLICE_X13Y105        MUXF7 (Prop_muxf7_I0_O)      0.212     7.610 r  u_sha256_2/T1_reg[15]_i_64__1/O
                         net (fo=1, routed)           0.940     8.549    u_sha256_2/T1_reg[15]_i_64__1_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I0_O)        0.299     8.848 f  u_sha256_2/T1[15]_i_37__1/O
                         net (fo=1, routed)           0.571     9.420    u_sha256_2/T1[15]_i_37__1_n_0
    SLICE_X13Y101        LUT5 (Prop_lut5_I0_O)        0.124     9.544 f  u_sha256_2/T1[15]_i_26__1/O
                         net (fo=2, routed)           1.415    10.959    u_sha256_2/T1[15]_i_26__1_n_0
    SLICE_X49Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.083 r  u_sha256_2/T1[15]_i_18__1/O
                         net (fo=2, routed)           0.363    11.446    u_sha256_2/T1[15]_i_18__1_n_0
    SLICE_X48Y93         LUT4 (Prop_lut4_I3_O)        0.124    11.570 r  u_sha256_2/T1[15]_i_22__1/O
                         net (fo=1, routed)           0.000    11.570    u_sha256_2/T1[15]_i_22__1_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.102 r  u_sha256_2/T1_reg[15]_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    12.102    u_sha256_2/T1_reg[15]_i_13__1_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  u_sha256_2/T1_reg[19]_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    12.216    u_sha256_2/T1_reg[19]_i_13__1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  u_sha256_2/T1_reg[23]_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    12.330    u_sha256_2/T1_reg[23]_i_13__1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.643 r  u_sha256_2/T1_reg[27]_i_13__1/O[3]
                         net (fo=2, routed)           0.478    13.121    u_sha256_2/T1_reg[27]_i_13__1_n_4
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.306    13.427 r  u_sha256_2/T1[27]_i_5__1/O
                         net (fo=2, routed)           0.605    14.032    u_sha256_2/T1[27]_i_5__1_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.156 r  u_sha256_2/T1[27]_i_9__1/O
                         net (fo=1, routed)           0.000    14.156    u_sha256_2/T1[27]_i_9__1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.669 r  u_sha256_2/T1_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.669    u_sha256_2/T1_reg[27]_i_1__1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.908 r  u_sha256_2/T1_reg[31]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    14.908    u_sha256_2/T10[30]
    SLICE_X50Y98         FDRE                                         r  u_sha256_2/T1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.440    14.811    u_sha256_2/clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  u_sha256_2/T1_reg[30]/C
                         clock pessimism              0.188    14.999    
                         clock uncertainty           -0.035    14.964    
    SLICE_X50Y98         FDRE (Setup_fdre_C_D)        0.109    15.073    u_sha256_2/T1_reg[30]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -14.908    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 u_sha256_4/W_reg[38][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sha256_4/T1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.750ns  (logic 3.686ns (37.806%)  route 6.064ns (62.194%))
  Logic Levels:           13  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.548     5.099    u_sha256_4/clk_IBUF_BUFG
    SLICE_X39Y61         FDRE                                         r  u_sha256_4/W_reg[38][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  u_sha256_4/W_reg[38][11]/Q
                         net (fo=4, routed)           1.322     6.877    u_sha256_4/W_reg_n_0_[38][11]
    SLICE_X35Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.001 r  u_sha256_4/T1[19]_i_117__3/O
                         net (fo=1, routed)           0.000     7.001    u_sha256_4/T1[19]_i_117__3_n_0
    SLICE_X35Y65         MUXF7 (Prop_muxf7_I1_O)      0.217     7.218 r  u_sha256_4/T1_reg[19]_i_69__3/O
                         net (fo=1, routed)           0.859     8.077    u_sha256_4/T1_reg[19]_i_69__3_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I5_O)        0.299     8.376 f  u_sha256_4/T1[19]_i_35__3/O
                         net (fo=1, routed)           0.933     9.309    u_sha256_4/T1[19]_i_35__3_n_0
    SLICE_X29Y72         LUT5 (Prop_lut5_I0_O)        0.124     9.433 f  u_sha256_4/T1[19]_i_26__3/O
                         net (fo=2, routed)           0.813    10.246    u_sha256_4/T1[19]_i_26__3_n_0
    SLICE_X15Y80         LUT3 (Prop_lut3_I1_O)        0.124    10.370 r  u_sha256_4/T1[19]_i_18__3/O
                         net (fo=2, routed)           0.760    11.131    u_sha256_4/T1[19]_i_18__3_n_0
    SLICE_X14Y84         LUT4 (Prop_lut4_I3_O)        0.124    11.255 r  u_sha256_4/T1[19]_i_22__3/O
                         net (fo=1, routed)           0.000    11.255    u_sha256_4/T1[19]_i_22__3_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.768 r  u_sha256_4/T1_reg[19]_i_13__3/CO[3]
                         net (fo=1, routed)           0.000    11.768    u_sha256_4/T1_reg[19]_i_13__3_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.083 r  u_sha256_4/T1_reg[23]_i_13__3/O[3]
                         net (fo=2, routed)           0.607    12.689    u_sha256_4/T1_reg[23]_i_13__3_n_4
    SLICE_X14Y89         LUT5 (Prop_lut5_I3_O)        0.307    12.996 r  u_sha256_4/T1[23]_i_5__3/O
                         net (fo=2, routed)           0.770    13.766    u_sha256_4/T1[23]_i_5__3_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I0_O)        0.124    13.890 r  u_sha256_4/T1[23]_i_9__3/O
                         net (fo=1, routed)           0.000    13.890    u_sha256_4/T1[23]_i_9__3_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.422 r  u_sha256_4/T1_reg[23]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    14.422    u_sha256_4/T1_reg[23]_i_1__3_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.536 r  u_sha256_4/T1_reg[27]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    14.536    u_sha256_4/T1_reg[27]_i_1__3_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.849 r  u_sha256_4/T1_reg[31]_i_1__3/O[3]
                         net (fo=1, routed)           0.000    14.849    u_sha256_4/T10[31]
    SLICE_X13Y88         FDRE                                         r  u_sha256_4/T1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.434    14.805    u_sha256_4/clk_IBUF_BUFG
    SLICE_X13Y88         FDRE                                         r  u_sha256_4/T1_reg[31]/C
                         clock pessimism              0.188    14.993    
                         clock uncertainty           -0.035    14.958    
    SLICE_X13Y88         FDRE (Setup_fdre_C_D)        0.062    15.020    u_sha256_4/T1_reg[31]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -14.849    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 u_sha256_3/t_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sha256_3/T1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.868ns  (logic 3.699ns (37.486%)  route 6.169ns (62.514%))
  Logic Levels:           13  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.278ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.726     5.278    u_sha256_3/clk_IBUF_BUFG
    SLICE_X35Y134        FDRE                                         r  u_sha256_3/t_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y134        FDRE (Prop_fdre_C_Q)         0.419     5.697 r  u_sha256_3/t_reg[1]_rep/Q
                         net (fo=110, routed)         1.779     7.476    u_sha256_3/t_reg[1]_rep_n_0
    SLICE_X48Y137        LUT6 (Prop_lut6_I2_O)        0.299     7.775 r  u_sha256_3/T1[19]_i_114__2/O
                         net (fo=1, routed)           0.000     7.775    u_sha256_3/T1[19]_i_114__2_n_0
    SLICE_X48Y137        MUXF7 (Prop_muxf7_I0_O)      0.212     7.987 r  u_sha256_3/T1_reg[19]_i_68__2/O
                         net (fo=1, routed)           0.856     8.843    u_sha256_3/T1_reg[19]_i_68__2_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I3_O)        0.299     9.142 f  u_sha256_3/T1[19]_i_35__2/O
                         net (fo=1, routed)           0.795     9.937    u_sha256_3/T1[19]_i_35__2_n_0
    SLICE_X42Y132        LUT5 (Prop_lut5_I0_O)        0.124    10.061 f  u_sha256_3/T1[19]_i_26__2/O
                         net (fo=2, routed)           1.239    11.300    u_sha256_3/T1[19]_i_26__2_n_0
    SLICE_X17Y129        LUT3 (Prop_lut3_I1_O)        0.124    11.424 r  u_sha256_3/T1[19]_i_18__2/O
                         net (fo=2, routed)           0.315    11.739    u_sha256_3/T1[19]_i_18__2_n_0
    SLICE_X16Y130        LUT4 (Prop_lut4_I3_O)        0.124    11.863 r  u_sha256_3/T1[19]_i_22__2/O
                         net (fo=1, routed)           0.000    11.863    u_sha256_3/T1[19]_i_22__2_n_0
    SLICE_X16Y130        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.469 r  u_sha256_3/T1_reg[19]_i_13__2/O[3]
                         net (fo=2, routed)           0.596    13.065    u_sha256_3/T1_reg[19]_i_13__2_n_4
    SLICE_X17Y130        LUT5 (Prop_lut5_I3_O)        0.306    13.371 r  u_sha256_3/T1[19]_i_5__2/O
                         net (fo=2, routed)           0.589    13.959    u_sha256_3/T1[19]_i_5__2_n_0
    SLICE_X12Y130        LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  u_sha256_3/T1[19]_i_9__2/O
                         net (fo=1, routed)           0.000    14.083    u_sha256_3/T1[19]_i_9__2_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.596 r  u_sha256_3/T1_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.596    u_sha256_3/T1_reg[19]_i_1__2_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.713 r  u_sha256_3/T1_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.713    u_sha256_3/T1_reg[23]_i_1__2_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.830 r  u_sha256_3/T1_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.830    u_sha256_3/T1_reg[27]_i_1__2_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.145 r  u_sha256_3/T1_reg[31]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    15.145    u_sha256_3/T10[31]
    SLICE_X12Y133        FDRE                                         r  u_sha256_3/T1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.605    14.976    u_sha256_3/clk_IBUF_BUFG
    SLICE_X12Y133        FDRE                                         r  u_sha256_3/T1_reg[31]/C
                         clock pessimism              0.268    15.245    
                         clock uncertainty           -0.035    15.209    
    SLICE_X12Y133        FDRE (Setup_fdre_C_D)        0.109    15.318    u_sha256_3/T1_reg[31]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -15.145    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 u_sha256_2/W_reg[58][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sha256_2/T1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.530ns  (logic 3.760ns (39.455%)  route 5.770ns (60.545%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.806     5.358    u_sha256_2/clk_IBUF_BUFG
    SLICE_X6Y105         FDRE                                         r  u_sha256_2/W_reg[58][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.518     5.876 r  u_sha256_2/W_reg[58][7]/Q
                         net (fo=4, routed)           1.398     7.274    u_sha256_2/W_reg_n_0_[58][7]
    SLICE_X13Y105        LUT6 (Prop_lut6_I1_O)        0.124     7.398 r  u_sha256_2/T1[15]_i_124__1/O
                         net (fo=1, routed)           0.000     7.398    u_sha256_2/T1[15]_i_124__1_n_0
    SLICE_X13Y105        MUXF7 (Prop_muxf7_I0_O)      0.212     7.610 r  u_sha256_2/T1_reg[15]_i_64__1/O
                         net (fo=1, routed)           0.940     8.549    u_sha256_2/T1_reg[15]_i_64__1_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I0_O)        0.299     8.848 f  u_sha256_2/T1[15]_i_37__1/O
                         net (fo=1, routed)           0.571     9.420    u_sha256_2/T1[15]_i_37__1_n_0
    SLICE_X13Y101        LUT5 (Prop_lut5_I0_O)        0.124     9.544 f  u_sha256_2/T1[15]_i_26__1/O
                         net (fo=2, routed)           1.415    10.959    u_sha256_2/T1[15]_i_26__1_n_0
    SLICE_X49Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.083 r  u_sha256_2/T1[15]_i_18__1/O
                         net (fo=2, routed)           0.363    11.446    u_sha256_2/T1[15]_i_18__1_n_0
    SLICE_X48Y93         LUT4 (Prop_lut4_I3_O)        0.124    11.570 r  u_sha256_2/T1[15]_i_22__1/O
                         net (fo=1, routed)           0.000    11.570    u_sha256_2/T1[15]_i_22__1_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.102 r  u_sha256_2/T1_reg[15]_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    12.102    u_sha256_2/T1_reg[15]_i_13__1_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  u_sha256_2/T1_reg[19]_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    12.216    u_sha256_2/T1_reg[19]_i_13__1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  u_sha256_2/T1_reg[23]_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    12.330    u_sha256_2/T1_reg[23]_i_13__1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.643 r  u_sha256_2/T1_reg[27]_i_13__1/O[3]
                         net (fo=2, routed)           0.478    13.121    u_sha256_2/T1_reg[27]_i_13__1_n_4
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.306    13.427 r  u_sha256_2/T1[27]_i_5__1/O
                         net (fo=2, routed)           0.605    14.032    u_sha256_2/T1[27]_i_5__1_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.156 r  u_sha256_2/T1[27]_i_9__1/O
                         net (fo=1, routed)           0.000    14.156    u_sha256_2/T1[27]_i_9__1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.669 r  u_sha256_2/T1_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.669    u_sha256_2/T1_reg[27]_i_1__1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.888 r  u_sha256_2/T1_reg[31]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    14.888    u_sha256_2/T10[28]
    SLICE_X50Y98         FDRE                                         r  u_sha256_2/T1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.440    14.811    u_sha256_2/clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  u_sha256_2/T1_reg[28]/C
                         clock pessimism              0.188    14.999    
                         clock uncertainty           -0.035    14.964    
    SLICE_X50Y98         FDRE (Setup_fdre_C_D)        0.109    15.073    u_sha256_2/T1_reg[28]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -14.888    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 u_sha256_1/t_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sha256_1/T1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.700ns  (logic 3.782ns (38.988%)  route 5.918ns (61.012%))
  Logic Levels:           13  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.563     5.115    u_sha256_1/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  u_sha256_1/t_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.633 r  u_sha256_1/t_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.087     7.720    u_sha256_1/t_reg[1]_rep__0_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.844 r  u_sha256_1/T1[19]_i_104__0/O
                         net (fo=1, routed)           0.000     7.844    u_sha256_1/T1[19]_i_104__0_n_0
    SLICE_X60Y45         MUXF7 (Prop_muxf7_I0_O)      0.209     8.053 r  u_sha256_1/T1_reg[19]_i_55__0/O
                         net (fo=1, routed)           0.637     8.690    u_sha256_1/T1_reg[19]_i_55__0_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I1_O)        0.297     8.987 f  u_sha256_1/T1[19]_i_32__0/O
                         net (fo=1, routed)           0.772     9.759    u_sha256_1/T1[19]_i_32__0_n_0
    SLICE_X59Y48         LUT5 (Prop_lut5_I0_O)        0.124     9.883 f  u_sha256_1/T1[19]_i_25__0/O
                         net (fo=2, routed)           0.602    10.485    u_sha256_1/T1[19]_i_25__0_n_0
    SLICE_X58Y52         LUT3 (Prop_lut3_I1_O)        0.124    10.609 r  u_sha256_1/T1[19]_i_17__0/O
                         net (fo=2, routed)           0.692    11.300    u_sha256_1/T1[19]_i_17__0_n_0
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.124    11.424 r  u_sha256_1/T1[19]_i_21__0/O
                         net (fo=1, routed)           0.000    11.424    u_sha256_1/T1[19]_i_21__0_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.957 r  u_sha256_1/T1_reg[19]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    11.957    u_sha256_1/T1_reg[19]_i_13__0_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.074 r  u_sha256_1/T1_reg[23]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    12.074    u_sha256_1/T1_reg[23]_i_13__0_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.389 r  u_sha256_1/T1_reg[27]_i_13__0/O[3]
                         net (fo=2, routed)           0.492    12.881    u_sha256_1/T1_reg[27]_i_13__0_n_4
    SLICE_X56Y56         LUT5 (Prop_lut5_I3_O)        0.307    13.188 r  u_sha256_1/T1[27]_i_5__0/O
                         net (fo=2, routed)           0.637    13.825    u_sha256_1/T1[27]_i_5__0_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.124    13.949 r  u_sha256_1/T1[27]_i_9__0/O
                         net (fo=1, routed)           0.000    13.949    u_sha256_1/T1[27]_i_9__0_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.481 r  u_sha256_1/T1_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.481    u_sha256_1/T1_reg[27]_i_1__0_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.815 r  u_sha256_1/T1_reg[31]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    14.815    u_sha256_1/T10[29]
    SLICE_X55Y57         FDRE                                         r  u_sha256_1/T1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.438    14.809    u_sha256_1/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  u_sha256_1/T1_reg[29]/C
                         clock pessimism              0.180    14.989    
                         clock uncertainty           -0.035    14.954    
    SLICE_X55Y57         FDRE (Setup_fdre_C_D)        0.062    15.016    u_sha256_1/T1_reg[29]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -14.815    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 u_sha256_0/w_counter_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sha256_0/W_reg[12][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 2.962ns (31.677%)  route 6.389ns (68.323%))
  Logic Levels:           13  (CARRY4=7 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.574     5.126    u_sha256_0/clk_IBUF_BUFG
    SLICE_X54Y2          FDRE                                         r  u_sha256_0/w_counter_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.478     5.604 r  u_sha256_0/w_counter_reg[0]_rep__4/Q
                         net (fo=124, routed)         1.643     7.247    u_sha256_0/w_counter_reg[0]_rep__4_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I4_O)        0.301     7.548 r  u_sha256_0/tmpt_w2[30]_i_34/O
                         net (fo=1, routed)           0.000     7.548    u_sha256_0/tmpt_w2[30]_i_34_n_0
    SLICE_X39Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     7.760 r  u_sha256_0/tmpt_w2_reg[30]_i_13/O
                         net (fo=2, routed)           0.955     8.714    u_sha256_0/tmpt_w2_reg[30]_i_13_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I3_O)        0.299     9.013 r  u_sha256_0/W[1][7]_i_27/O
                         net (fo=2, routed)           0.809     9.823    u_sha256_0/W[1][7]_i_27_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.947 f  u_sha256_0/W[1][7]_i_10/O
                         net (fo=2, routed)           0.817    10.764    u_sha256_0/W[1][7]_i_10_n_0
    SLICE_X48Y10         LUT5 (Prop_lut5_I1_O)        0.124    10.888 r  u_sha256_0/W[1][7]_i_2/O
                         net (fo=2, routed)           0.529    11.416    u_sha256_0/W[1][7]_i_2_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124    11.540 r  u_sha256_0/W[1][7]_i_6/O
                         net (fo=1, routed)           0.000    11.540    u_sha256_0/W[1][7]_i_6_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.941 r  u_sha256_0/W_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.941    u_sha256_0/W_reg[1][7]_i_1_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.055 r  u_sha256_0/W_reg[2][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.055    u_sha256_0/W_reg[2][11]_i_1_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.169 r  u_sha256_0/W_reg[1][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.169    u_sha256_0/W_reg[1][15]_i_1_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.283 r  u_sha256_0/W_reg[2][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.283    u_sha256_0/W_reg[2][19]_i_1_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.397 r  u_sha256_0/W_reg[1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.397    u_sha256_0/W_reg[1][23]_i_1_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.511 r  u_sha256_0/W_reg[3][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.511    u_sha256_0/W_reg[3][27]_i_1_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.840 r  u_sha256_0/W_reg[1][31]_i_2/O[3]
                         net (fo=64, routed)          1.636    14.476    u_sha256_0/p_2_out[31]
    SLICE_X32Y20         FDRE                                         r  u_sha256_0/W_reg[12][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.437    14.809    u_sha256_0/clk_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  u_sha256_0/W_reg[12][31]/C
                         clock pessimism              0.187    14.996    
                         clock uncertainty           -0.035    14.960    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)       -0.283    14.677    u_sha256_0/W_reg[12][31]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -14.476    
  -------------------------------------------------------------------
                         slack                                  0.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 counter_2_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            message_2_reg[503]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.322%)  route 0.237ns (62.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.560     1.473    clk_IBUF_BUFG
    SLICE_X37Y97         FDRE                                         r  counter_2_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter_2_reg[63]/Q
                         net (fo=4, routed)           0.237     1.851    counter_2_reg_n_0_[63]
    SLICE_X35Y98         FDRE                                         r  message_2_reg[503]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.827     1.986    clk_IBUF_BUFG
    SLICE_X35Y98         FDRE                                         r  message_2_reg[503]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.070     1.806    message_2_reg[503]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 timer_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.674     1.588    clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  timer_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.752 f  timer_reg[37]/Q
                         net (fo=8, routed)           0.112     1.864    timer_reg[37]
    SLICE_X0Y99          LUT6 (Prop_lut6_I2_O)        0.045     1.909 r  row_B[75]_i_1/O
                         net (fo=1, routed)           0.000     1.909    row_B[75]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  row_B_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.863     2.021    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  row_B_reg[75]/C
                         clock pessimism             -0.250     1.771    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.092     1.863    row_B_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 found_password_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.715%)  route 0.243ns (63.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.560     1.473    clk_IBUF_BUFG
    SLICE_X31Y97         FDRE                                         r  found_password_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  found_password_reg[39]/Q
                         net (fo=4, routed)           0.243     1.858    found_password_reg_n_0_[39]
    SLICE_X36Y96         FDRE                                         r  row_A_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.827     1.986    clk_IBUF_BUFG
    SLICE_X36Y96         FDRE                                         r  row_A_reg[63]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X36Y96         FDRE (Hold_fdre_C_D)         0.070     1.806    row_A_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 counter_2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            message_2_reg[465]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.190%)  route 0.342ns (70.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.560     1.473    clk_IBUF_BUFG
    SLICE_X36Y98         FDRE                                         r  counter_2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter_2_reg[25]/Q
                         net (fo=8, routed)           0.342     1.957    counter_2_reg_n_0_[25]
    SLICE_X16Y100        FDRE                                         r  message_2_reg[465]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.918     2.076    clk_IBUF_BUFG
    SLICE_X16Y100        FDRE                                         r  message_2_reg[465]/C
                         clock pessimism             -0.250     1.827    
    SLICE_X16Y100        FDRE (Hold_fdre_C_D)         0.070     1.897    message_2_reg[465]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_sha256_2/H_reg[1][16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sha256_2/hash_out_reg[208]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.194%)  route 0.302ns (64.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.564     1.477    u_sha256_2/clk_IBUF_BUFG
    SLICE_X56Y93         FDSE                                         r  u_sha256_2/H_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDSE (Prop_fdse_C_Q)         0.164     1.641 r  u_sha256_2/H_reg[1][16]/Q
                         net (fo=3, routed)           0.302     1.943    u_sha256_2/H_reg[1]_6[16]
    SLICE_X55Y101        FDRE                                         r  u_sha256_2/hash_out_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.918     2.076    u_sha256_2/clk_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  u_sha256_2/hash_out_reg[208]/C
                         clock pessimism             -0.250     1.827    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.055     1.882    u_sha256_2/hash_out_reg[208]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 counter_4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            message_4_reg[449]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.700%)  route 0.254ns (64.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.558     1.471    clk_IBUF_BUFG
    SLICE_X39Y91         FDRE                                         r  counter_4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  counter_4_reg[9]/Q
                         net (fo=8, routed)           0.254     1.866    counter_4_reg_n_0_[9]
    SLICE_X32Y90         FDRE                                         r  message_4_reg[449]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.826     1.985    clk_IBUF_BUFG
    SLICE_X32Y90         FDRE                                         r  message_4_reg[449]/C
                         clock pessimism             -0.250     1.735    
    SLICE_X32Y90         FDRE (Hold_fdre_C_D)         0.066     1.801    message_4_reg[449]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.413ns (74.764%)  route 0.139ns (25.236%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.592     1.505    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  timer_reg[30]/Q
                         net (fo=7, routed)           0.139     1.808    timer_reg[30]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.964 r  timer_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.964    timer_reg[28]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.004 r  timer_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.005    timer_reg[32]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.058 r  timer_reg[36]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.058    timer_reg[36]_i_1_n_7
    SLICE_X2Y100         FDRE                                         r  timer_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.949     2.107    clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  timer_reg[36]/C
                         clock pessimism             -0.250     1.858    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.992    timer_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 counter_4_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            message_4_reg[468]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.254%)  route 0.259ns (64.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.558     1.471    clk_IBUF_BUFG
    SLICE_X41Y92         FDSE                                         r  counter_4_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDSE (Prop_fdse_C_Q)         0.141     1.612 r  counter_4_reg[28]/Q
                         net (fo=8, routed)           0.259     1.871    counter_4_reg_n_0_[28]
    SLICE_X34Y90         FDRE                                         r  message_4_reg[468]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.826     1.984    clk_IBUF_BUFG
    SLICE_X34Y90         FDRE                                         r  message_4_reg[468]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.063     1.797    message_4_reg[468]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.426ns (75.344%)  route 0.139ns (24.656%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.592     1.505    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  timer_reg[30]/Q
                         net (fo=7, routed)           0.139     1.808    timer_reg[30]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.964 r  timer_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.964    timer_reg[28]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.004 r  timer_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.005    timer_reg[32]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.071 r  timer_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.071    timer_reg[36]_i_1_n_5
    SLICE_X2Y100         FDRE                                         r  timer_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.949     2.107    clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  timer_reg[38]/C
                         clock pessimism             -0.250     1.858    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.992    timer_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_sha256_1/tmpt_w2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sha256_1/W_reg[10][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.250ns (52.671%)  route 0.225ns (47.329%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.565     1.478    u_sha256_1/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  u_sha256_1/tmpt_w2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_sha256_1/tmpt_w2_reg[30]/Q
                         net (fo=2, routed)           0.225     1.844    u_sha256_1/tmpt_w2[30]
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.889 r  u_sha256_1/W[1][31]_i_6__0/O
                         net (fo=1, routed)           0.000     1.889    u_sha256_1/W[1][31]_i_6__0_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.953 r  u_sha256_1/W_reg[1][31]_i_2__0/O[3]
                         net (fo=64, routed)          0.000     1.953    u_sha256_1/p_2_out[31]
    SLICE_X34Y48         FDRE                                         r  u_sha256_1/W_reg[10][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.834     1.992    u_sha256_1/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  u_sha256_1/W_reg[10][31]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.130     1.872    u_sha256_1/W_reg[10][31]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y111    FSM_onehot_P_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y92    FSM_onehot_P_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y92    FSM_onehot_P_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y92    FSM_onehot_P_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y111    FSM_onehot_P_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y40    counter_0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y42    counter_0_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y41    counter_0_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X11Y42    counter_0_reg[12]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    FSM_onehot_P_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    FSM_onehot_P_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y92    FSM_onehot_P_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y92    FSM_onehot_P_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y92    FSM_onehot_P_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y92    FSM_onehot_P_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y92    FSM_onehot_P_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y92    FSM_onehot_P_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    FSM_onehot_P_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    FSM_onehot_P_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    FSM_onehot_P_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    FSM_onehot_P_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y92    FSM_onehot_P_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y92    FSM_onehot_P_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y92    FSM_onehot_P_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y92    FSM_onehot_P_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y92    FSM_onehot_P_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y92    FSM_onehot_P_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    FSM_onehot_P_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    FSM_onehot_P_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.971ns  (logic 4.351ns (43.638%)  route 5.620ns (56.362%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.623     5.174    lcd0/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          0.863     6.494    lcd0/lcd_initialized_reg_n_0
    SLICE_X4Y90          LUT3 (Prop_lut3_I1_O)        0.152     6.646 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.757    11.402    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         3.743    15.146 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.146    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.676ns  (logic 4.116ns (42.543%)  route 5.559ns (57.457%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.621     5.172    lcd0/clk_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  lcd0/text_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  lcd0/text_d_reg[2]/Q
                         net (fo=1, routed)           1.141     6.770    lcd0/text_d[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.124     6.894 r  lcd0/LCD_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.418    11.312    LCD_D_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.536    14.848 r  LCD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.848    LCD_D[2]
    U18                                                               r  LCD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.295ns  (logic 4.109ns (44.203%)  route 5.187ns (55.797%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.621     5.172    lcd0/clk_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  lcd0/text_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  lcd0/text_d_reg[1]/Q
                         net (fo=1, routed)           1.074     6.703    lcd0/text_d[1]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.124     6.827 r  lcd0/LCD_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.112    10.939    LCD_D_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         3.529    14.468 r  LCD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.468    LCD_D[1]
    R17                                                               r  LCD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.243ns  (logic 4.343ns (46.990%)  route 4.900ns (53.010%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.621     5.172    lcd0/clk_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  lcd0/text_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  lcd0/text_d_reg[0]/Q
                         net (fo=1, routed)           0.953     6.581    lcd0/text_d[0]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.152     6.733 r  lcd0/LCD_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.947    10.680    LCD_D_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         3.735    14.415 r  LCD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.415    LCD_D[0]
    P17                                                               r  LCD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_rs_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.137ns  (logic 4.334ns (47.433%)  route 4.803ns (52.567%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.620     5.171    lcd0/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  lcd0/text_rs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  lcd0/text_rs_reg/Q
                         net (fo=1, routed)           0.859     6.487    lcd0/text_rs_reg_n_0
    SLICE_X4Y91          LUT2 (Prop_lut2_I0_O)        0.152     6.639 r  lcd0/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.944    10.582    LCD_RS_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.726    14.308 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000    14.308    LCD_RS
    M16                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_rw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.700ns  (logic 4.112ns (47.262%)  route 4.588ns (52.738%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.620     5.171    lcd0/clk_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  lcd0/text_rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  lcd0/text_rw_reg/Q
                         net (fo=1, routed)           0.806     6.434    lcd0/text_rw_reg_n_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.124     6.558 r  lcd0/LCD_RW_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.782    10.339    LCD_RW_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.532    13.871 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000    13.871    LCD_RW
    N15                                                               r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_e_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.463ns  (logic 4.251ns (50.234%)  route 4.212ns (49.766%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.623     5.174    lcd0/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  lcd0/init_e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.419     5.593 r  lcd0/init_e_reg/Q
                         net (fo=1, routed)           0.825     6.418    lcd0/init_e
    SLICE_X4Y91          LUT3 (Prop_lut3_I2_O)        0.299     6.717 r  lcd0/LCD_E_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.387    10.104    LCD_E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.533    13.637 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    13.637    LCD_E
    T16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd0/text_e_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.420ns (54.399%)  route 1.190ns (45.601%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.588     1.501    lcd0/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  lcd0/text_e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  lcd0/text_e_reg/Q
                         net (fo=1, routed)           0.173     1.815    lcd0/text_e
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.045     1.860 r  lcd0/LCD_E_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.018     2.878    LCD_E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.234     4.112 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     4.112    LCD_E
    T16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_rw_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.898ns  (logic 1.458ns (50.326%)  route 1.440ns (49.674%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.590     1.503    lcd0/clk_IBUF_BUFG
    SLICE_X3Y91          FDSE                                         r  lcd0/init_rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDSE (Prop_fdse_C_Q)         0.128     1.631 r  lcd0/init_rw_reg/Q
                         net (fo=1, routed)           0.198     1.829    lcd0/init_rw
    SLICE_X4Y91          LUT3 (Prop_lut3_I2_O)        0.098     1.927 r  lcd0/LCD_RW_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.242     3.169    LCD_RW_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.232     4.402 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000     4.402    LCD_RW
    N15                                                               r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.962ns  (logic 1.439ns (48.574%)  route 1.523ns (51.426%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.590     1.503    lcd0/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  lcd0/init_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  lcd0/init_d_reg[1]/Q
                         net (fo=1, routed)           0.154     1.821    lcd0/init_d[1]
    SLICE_X4Y90          LUT3 (Prop_lut3_I2_O)        0.045     1.866 r  lcd0/LCD_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.369     3.236    LCD_D_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         1.230     4.465 r  LCD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.465    LCD_D[1]
    R17                                                               r  LCD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.030ns  (logic 1.506ns (49.702%)  route 1.524ns (50.298%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.590     1.503    lcd0/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  lcd0/init_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  lcd0/init_d_reg[0]/Q
                         net (fo=1, routed)           0.207     1.874    lcd0/init_d[0]
    SLICE_X4Y90          LUT3 (Prop_lut3_I2_O)        0.046     1.920 r  lcd0/LCD_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.317     3.238    LCD_D_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         1.296     4.534 r  LCD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.534    LCD_D[0]
    P17                                                               r  LCD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_rs_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.064ns  (logic 1.472ns (48.040%)  route 1.592ns (51.960%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.588     1.501    lcd0/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  lcd0/text_rs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  lcd0/text_rs_reg/Q
                         net (fo=1, routed)           0.283     1.926    lcd0/text_rs_reg_n_0
    SLICE_X4Y91          LUT2 (Prop_lut2_I0_O)        0.045     1.971 r  lcd0/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.309     3.279    LCD_RS_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.286     4.565 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     4.565    LCD_RS
    M16                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.261ns  (logic 1.446ns (44.346%)  route 1.815ns (55.654%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.590     1.503    lcd0/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  lcd0/init_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  lcd0/init_d_reg[2]/Q
                         net (fo=1, routed)           0.281     1.948    lcd0/init_d[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I2_O)        0.045     1.993 r  lcd0/LCD_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.534     3.527    LCD_D_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         1.237     4.765 r  LCD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.765    LCD_D[2]
    U18                                                               r  LCD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.494ns  (logic 1.512ns (43.280%)  route 1.982ns (56.720%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.590     1.503    lcd0/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  lcd0/init_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  lcd0/init_d_reg[3]/Q
                         net (fo=1, routed)           0.194     1.861    lcd0/init_d[3]
    SLICE_X4Y90          LUT3 (Prop_lut3_I2_O)        0.045     1.906 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.788     3.694    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         1.303     4.997 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.997    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         18607 Endpoints
Min Delay         18607 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_sha256_2/W_reg[12][23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.282ns  (logic 1.762ns (7.906%)  route 20.520ns (92.094%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=121, routed)        14.252    15.766    u_sha256_2/reset_n_IBUF
    SLICE_X53Y122        LUT3 (Prop_lut3_I0_O)        0.124    15.890 r  u_sha256_2/W[1][29]_i_6__0/O
                         net (fo=29, routed)          3.160    19.050    u_sha256_2/W[1][29]_i_6__0_n_0
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    19.174 r  u_sha256_2/W[12][31]_i_1__1/O
                         net (fo=32, routed)          3.108    22.282    u_sha256_2/W[12][31]_i_1__1_n_0
    SLICE_X49Y111        FDRE                                         r  u_sha256_2/W_reg[12][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.606     4.977    u_sha256_2/clk_IBUF_BUFG
    SLICE_X49Y111        FDRE                                         r  u_sha256_2/W_reg[12][23]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_sha256_2/W_reg[12][16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.247ns  (logic 1.762ns (7.918%)  route 20.485ns (92.082%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=121, routed)        14.252    15.766    u_sha256_2/reset_n_IBUF
    SLICE_X53Y122        LUT3 (Prop_lut3_I0_O)        0.124    15.890 r  u_sha256_2/W[1][29]_i_6__0/O
                         net (fo=29, routed)          3.160    19.050    u_sha256_2/W[1][29]_i_6__0_n_0
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    19.174 r  u_sha256_2/W[12][31]_i_1__1/O
                         net (fo=32, routed)          3.073    22.247    u_sha256_2/W[12][31]_i_1__1_n_0
    SLICE_X39Y105        FDRE                                         r  u_sha256_2/W_reg[12][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.605     4.976    u_sha256_2/clk_IBUF_BUFG
    SLICE_X39Y105        FDRE                                         r  u_sha256_2/W_reg[12][16]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_sha256_2/W_reg[12][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.145ns  (logic 1.762ns (7.954%)  route 20.384ns (92.046%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=121, routed)        14.252    15.766    u_sha256_2/reset_n_IBUF
    SLICE_X53Y122        LUT3 (Prop_lut3_I0_O)        0.124    15.890 r  u_sha256_2/W[1][29]_i_6__0/O
                         net (fo=29, routed)          3.160    19.050    u_sha256_2/W[1][29]_i_6__0_n_0
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    19.174 r  u_sha256_2/W[12][31]_i_1__1/O
                         net (fo=32, routed)          2.972    22.145    u_sha256_2/W[12][31]_i_1__1_n_0
    SLICE_X48Y102        FDRE                                         r  u_sha256_2/W_reg[12][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.610     4.981    u_sha256_2/clk_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  u_sha256_2/W_reg[12][2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_sha256_2/W_reg[8][16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.094ns  (logic 1.756ns (7.946%)  route 20.338ns (92.054%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=121, routed)        14.252    15.766    u_sha256_2/reset_n_IBUF
    SLICE_X53Y122        LUT3 (Prop_lut3_I0_O)        0.124    15.890 r  u_sha256_2/W[1][29]_i_6__0/O
                         net (fo=29, routed)          3.160    19.050    u_sha256_2/W[1][29]_i_6__0_n_0
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.118    19.168 r  u_sha256_2/W[8][31]_i_1__1/O
                         net (fo=32, routed)          2.926    22.094    u_sha256_2/W[8][31]_i_1__1_n_0
    SLICE_X38Y111        FDRE                                         r  u_sha256_2/W_reg[8][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.602     4.973    u_sha256_2/clk_IBUF_BUFG
    SLICE_X38Y111        FDRE                                         r  u_sha256_2/W_reg[8][16]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_sha256_2/W_reg[8][20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.094ns  (logic 1.756ns (7.946%)  route 20.338ns (92.054%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=121, routed)        14.252    15.766    u_sha256_2/reset_n_IBUF
    SLICE_X53Y122        LUT3 (Prop_lut3_I0_O)        0.124    15.890 r  u_sha256_2/W[1][29]_i_6__0/O
                         net (fo=29, routed)          3.160    19.050    u_sha256_2/W[1][29]_i_6__0_n_0
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.118    19.168 r  u_sha256_2/W[8][31]_i_1__1/O
                         net (fo=32, routed)          2.926    22.094    u_sha256_2/W[8][31]_i_1__1_n_0
    SLICE_X38Y111        FDRE                                         r  u_sha256_2/W_reg[8][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.602     4.973    u_sha256_2/clk_IBUF_BUFG
    SLICE_X38Y111        FDRE                                         r  u_sha256_2/W_reg[8][20]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_sha256_2/W_reg[8][21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.094ns  (logic 1.756ns (7.946%)  route 20.338ns (92.054%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=121, routed)        14.252    15.766    u_sha256_2/reset_n_IBUF
    SLICE_X53Y122        LUT3 (Prop_lut3_I0_O)        0.124    15.890 r  u_sha256_2/W[1][29]_i_6__0/O
                         net (fo=29, routed)          3.160    19.050    u_sha256_2/W[1][29]_i_6__0_n_0
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.118    19.168 r  u_sha256_2/W[8][31]_i_1__1/O
                         net (fo=32, routed)          2.926    22.094    u_sha256_2/W[8][31]_i_1__1_n_0
    SLICE_X38Y111        FDRE                                         r  u_sha256_2/W_reg[8][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.602     4.973    u_sha256_2/clk_IBUF_BUFG
    SLICE_X38Y111        FDRE                                         r  u_sha256_2/W_reg[8][21]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_sha256_2/W_reg[8][23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.094ns  (logic 1.756ns (7.946%)  route 20.338ns (92.054%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=121, routed)        14.252    15.766    u_sha256_2/reset_n_IBUF
    SLICE_X53Y122        LUT3 (Prop_lut3_I0_O)        0.124    15.890 r  u_sha256_2/W[1][29]_i_6__0/O
                         net (fo=29, routed)          3.160    19.050    u_sha256_2/W[1][29]_i_6__0_n_0
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.118    19.168 r  u_sha256_2/W[8][31]_i_1__1/O
                         net (fo=32, routed)          2.926    22.094    u_sha256_2/W[8][31]_i_1__1_n_0
    SLICE_X38Y111        FDRE                                         r  u_sha256_2/W_reg[8][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.602     4.973    u_sha256_2/clk_IBUF_BUFG
    SLICE_X38Y111        FDRE                                         r  u_sha256_2/W_reg[8][23]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_sha256_2/W_reg[3][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.084ns  (logic 1.762ns (7.977%)  route 20.322ns (92.023%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=121, routed)        14.252    15.766    u_sha256_2/reset_n_IBUF
    SLICE_X53Y122        LUT3 (Prop_lut3_I0_O)        0.124    15.890 r  u_sha256_2/W[1][29]_i_6__0/O
                         net (fo=29, routed)          2.897    18.787    u_sha256_2/W[1][29]_i_6__0_n_0
    SLICE_X7Y115         LUT2 (Prop_lut2_I1_O)        0.124    18.911 r  u_sha256_2/W[3][31]_i_1__1/O
                         net (fo=32, routed)          3.172    22.084    u_sha256_2/W[3][31]_i_1__1_n_0
    SLICE_X49Y103        FDRE                                         r  u_sha256_2/W_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.609     4.980    u_sha256_2/clk_IBUF_BUFG
    SLICE_X49Y103        FDRE                                         r  u_sha256_2/W_reg[3][2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_sha256_2/W_reg[2][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.904ns  (logic 1.786ns (8.152%)  route 20.119ns (91.848%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=121, routed)        14.252    15.766    u_sha256_2/reset_n_IBUF
    SLICE_X53Y122        LUT3 (Prop_lut3_I0_O)        0.124    15.890 r  u_sha256_2/W[1][29]_i_6__0/O
                         net (fo=29, routed)          3.190    19.080    u_sha256_2/W[1][29]_i_6__0_n_0
    SLICE_X8Y114         LUT2 (Prop_lut2_I1_O)        0.148    19.228 r  u_sha256_2/W[2][22]_i_1__1/O
                         net (fo=24, routed)          2.676    21.904    u_sha256_2/W[2][22]_i_1__1_n_0
    SLICE_X48Y101        FDRE                                         r  u_sha256_2/W_reg[2][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.610     4.981    u_sha256_2/clk_IBUF_BUFG
    SLICE_X48Y101        FDRE                                         r  u_sha256_2/W_reg[2][2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_sha256_2/W_reg[3][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.828ns  (logic 1.762ns (8.070%)  route 20.067ns (91.930%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=121, routed)        14.252    15.766    u_sha256_2/reset_n_IBUF
    SLICE_X53Y122        LUT3 (Prop_lut3_I0_O)        0.124    15.890 r  u_sha256_2/W[1][29]_i_6__0/O
                         net (fo=29, routed)          2.897    18.787    u_sha256_2/W[1][29]_i_6__0_n_0
    SLICE_X7Y115         LUT2 (Prop_lut2_I1_O)        0.124    18.911 r  u_sha256_2/W[3][31]_i_1__1/O
                         net (fo=32, routed)          2.917    21.828    u_sha256_2/W[3][31]_i_1__1_n_0
    SLICE_X28Y103        FDRE                                         r  u_sha256_2/W_reg[3][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       1.608     4.979    u_sha256_2/clk_IBUF_BUFG
    SLICE_X28Y103        FDRE                                         r  u_sha256_2/W_reg[3][14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_sha256_1/hash_out_reg[90]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.326ns (33.626%)  route 0.644ns (66.374%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=121, routed)         0.512     0.793    u_sha256_1/reset_n_IBUF
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.045     0.838 r  u_sha256_1/hash_out[255]_i_1__2/O
                         net (fo=256, routed)         0.131     0.970    u_sha256_1/hash_out[255]_i_1__2_n_0
    SLICE_X63Y58         FDRE                                         r  u_sha256_1/hash_out_reg[90]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.860     2.019    u_sha256_1/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  u_sha256_1/hash_out_reg[90]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_sha256_1/hash_out_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.326ns (32.918%)  route 0.664ns (67.082%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=121, routed)         0.512     0.793    u_sha256_1/reset_n_IBUF
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.045     0.838 r  u_sha256_1/hash_out[255]_i_1__2/O
                         net (fo=256, routed)         0.152     0.990    u_sha256_1/hash_out[255]_i_1__2_n_0
    SLICE_X61Y59         FDRE                                         r  u_sha256_1/hash_out_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.859     2.017    u_sha256_1/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  u_sha256_1/hash_out_reg[76]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_sha256_1/hash_out_reg[84]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.326ns (32.918%)  route 0.664ns (67.082%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=121, routed)         0.512     0.793    u_sha256_1/reset_n_IBUF
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.045     0.838 r  u_sha256_1/hash_out[255]_i_1__2/O
                         net (fo=256, routed)         0.152     0.990    u_sha256_1/hash_out[255]_i_1__2_n_0
    SLICE_X61Y59         FDRE                                         r  u_sha256_1/hash_out_reg[84]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.859     2.017    u_sha256_1/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  u_sha256_1/hash_out_reg[84]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_sha256_1/hash_out_reg[85]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.326ns (32.918%)  route 0.664ns (67.082%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=121, routed)         0.512     0.793    u_sha256_1/reset_n_IBUF
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.045     0.838 r  u_sha256_1/hash_out[255]_i_1__2/O
                         net (fo=256, routed)         0.152     0.990    u_sha256_1/hash_out[255]_i_1__2_n_0
    SLICE_X61Y59         FDRE                                         r  u_sha256_1/hash_out_reg[85]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.859     2.017    u_sha256_1/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  u_sha256_1/hash_out_reg[85]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_sha256_1/hash_out_reg[86]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.326ns (32.918%)  route 0.664ns (67.082%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=121, routed)         0.512     0.793    u_sha256_1/reset_n_IBUF
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.045     0.838 r  u_sha256_1/hash_out[255]_i_1__2/O
                         net (fo=256, routed)         0.152     0.990    u_sha256_1/hash_out[255]_i_1__2_n_0
    SLICE_X61Y59         FDRE                                         r  u_sha256_1/hash_out_reg[86]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.859     2.017    u_sha256_1/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  u_sha256_1/hash_out_reg[86]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_sha256_1/hash_out_reg[87]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.326ns (32.918%)  route 0.664ns (67.082%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=121, routed)         0.512     0.793    u_sha256_1/reset_n_IBUF
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.045     0.838 r  u_sha256_1/hash_out[255]_i_1__2/O
                         net (fo=256, routed)         0.152     0.990    u_sha256_1/hash_out[255]_i_1__2_n_0
    SLICE_X61Y59         FDRE                                         r  u_sha256_1/hash_out_reg[87]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.859     2.017    u_sha256_1/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  u_sha256_1/hash_out_reg[87]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_sha256_1/hash_out_reg[89]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.326ns (32.918%)  route 0.664ns (67.082%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=121, routed)         0.512     0.793    u_sha256_1/reset_n_IBUF
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.045     0.838 r  u_sha256_1/hash_out[255]_i_1__2/O
                         net (fo=256, routed)         0.152     0.990    u_sha256_1/hash_out[255]_i_1__2_n_0
    SLICE_X61Y59         FDRE                                         r  u_sha256_1/hash_out_reg[89]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.859     2.017    u_sha256_1/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  u_sha256_1/hash_out_reg[89]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_sha256_1/hash_out_reg[91]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.326ns (32.918%)  route 0.664ns (67.082%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=121, routed)         0.512     0.793    u_sha256_1/reset_n_IBUF
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.045     0.838 r  u_sha256_1/hash_out[255]_i_1__2/O
                         net (fo=256, routed)         0.152     0.990    u_sha256_1/hash_out[255]_i_1__2_n_0
    SLICE_X61Y59         FDRE                                         r  u_sha256_1/hash_out_reg[91]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.859     2.017    u_sha256_1/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  u_sha256_1/hash_out_reg[91]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_sha256_1/hash_out_reg[94]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.326ns (32.918%)  route 0.664ns (67.082%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=121, routed)         0.512     0.793    u_sha256_1/reset_n_IBUF
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.045     0.838 r  u_sha256_1/hash_out[255]_i_1__2/O
                         net (fo=256, routed)         0.152     0.990    u_sha256_1/hash_out[255]_i_1__2_n_0
    SLICE_X61Y59         FDRE                                         r  u_sha256_1/hash_out_reg[94]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.859     2.017    u_sha256_1/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  u_sha256_1/hash_out_reg[94]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_sha256_1/hash_out_reg[78]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.326ns (31.634%)  route 0.705ns (68.366%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=121, routed)         0.512     0.793    u_sha256_1/reset_n_IBUF
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.045     0.838 r  u_sha256_1/hash_out[255]_i_1__2/O
                         net (fo=256, routed)         0.192     1.031    u_sha256_1/hash_out[255]_i_1__2_n_0
    SLICE_X58Y58         FDRE                                         r  u_sha256_1/hash_out_reg[78]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16048, routed)       0.859     2.017    u_sha256_1/clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  u_sha256_1/hash_out_reg[78]/C





