FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 */
#ifndef __ASM_UPROBES_H
#define __ASM_UPROBES_H

#include <linux/notifier.h>
#include <linux/types.h>

#include <asm/break.h>
#include <asm/inst.h>

/*
 * We want this to be defined as union mips_instruction but that makes the
 * generic code blow up.
 */
typedef u32 uprobe_opcode_t;

/*
 * Classic MIPS (note this implementation doesn't consider microMIPS yet)
 * instructions are always 4 bytes but in order to deal with branches and
 * their delay slots, we treat instructions as having 8 bytes maximum.
 */
#define MAX_UINSN_BYTES			8
#define UPROBE_XOL_SLOT_BYTES		128	/* Max. cache line size */

#define UPROBE_BRK_UPROBE		0x000d000d	/* break 13 */
#define UPROBE_BRK_UPROBE_XOL		0x000e000d	/* break 14 */

#define UPROBE_SWBP_INSN		UPROBE_BRK_UPROBE
#define UPROBE_SWBP_INSN_SIZE		4

struct arch_uprobe {
/* bench 20015.0.0 9c3989c605b7 */
/* bench 20015.0.1 d84fa288065a */
/* bench 20015.0.2 b865500b64c8 */
/* bench 20015.0.3 395cb0cba0f5 */
/* bench 20015.0.4 484e788894c7 */
/* bench 20015.0.5 f3dea8111754 */
/* bench 20015.0.6 1ba76fef6bb8 */
/* bench 20015.0.7 27b715dd9c2e */
/* bench 20015.0.8 2a22d1df61f8 */
/* bench 20015.0.9 b708ca149677 */
/* bench 20015.0.10 e5e32d2988d1 */
/* bench 20015.0.11 ed7fe31d0c86 */
/* bench 20015.0.12 5c9f14b2b0ee */
/* bench 20015.0.13 f72ddcf1a84c */
/* bench 20015.0.14 a521a8e91352 */
/* bench 20015.0.15 03c76d85faf5 */
/* bench 20015.0.16 cc5f84d1265f */
	u32	insn[2];
	u32	ixol[2];
};

struct arch_uprobe_task {
	unsigned long saved_trap_nr;
};

#endif /* __ASM_UPROBES_H */
