# DELSIM CIRCUITS
### [Binary to Gray](https://www.deldsim.com/ugc-c14113969/)
### [Gray to Binary](https://www.deldsim.com/ugc-c1e113997/)
### [Truth table for 74LS153](https://www.deldsim.com/ugc-c1a12053n)
### [SOP example](https://www.deldsim.com/ugc-c11012100z)
### [POS example](https://www.deldsim.com/ugc-c1s12104z)
### [Half adder using multiplexer](https://www.deldsim.com/ugc-c19120852)
### [Making 8:1 from two 4:1](https://www.deldsim.com/ugc-c13121313)
### [Reduction Circuit (f(A,B,C) = Î£m(0,2,4,7))](https://www.deldsim.com/ugc-c1z12242d)
### [Decoder Truth Table Verification](https://www.deldsim.com/ugc-c1c14144p/)
###	[Full adder using Decoder](https://www.deldsim.com/ugc-c13141498)
### [J-K Flip Flop](https://www.deldsim.com/ugc-c1814151p)
### [3-Bit counter using J-K Flip Flop (Asynchronous)](https://www.deldsim.com/ugc-c1o14228b)
### [3-Bit Down counter using J-K Flip Flop (Asynchronous)](https://www.deldsim.com/ugc-c1m14248y)
### [MOD 5 UP](https://www.deldsim.com/ugc-c1g14320o)
### [3-Bit counter using J-K Flip Flop (Synchronous)](https://www.deldsim.com/ugc-c1317116v/)
