# Simple_and_Composite_Memory_Modul
This repository contains Verilog implementations of a simple memory module and a composite memory module, along with a testbench to verify their functionality. 
