.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000111100000000111100000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000000101100000000000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000111100000000011100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000101100110110011000000000000001000000000
000000000000000000000010100000101010000000000000000000
000000000000000101100000000101000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001000000110110011000000000000001000000000
000000000000000101000010100000100000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000010000000000000010000000000000
000000000000001111000011101101000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000011111001000000000000000000000000
000000000000001000000000000000000001000010000000000000
000000000000000111000011110000001010000000000000000000
000000000000000000000000000011100000000010000000000000
000000000000000000000000000000100000000000000000000000
000000000001010000000010000001000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000011010000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000001100000000010000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 4 1
000000000000001000000000000000001011000100000100000000
000000000000000001000000000001011001000010000000000000
111000000000000000000000000001000000000010000001000000
000000000000000000000010110000000000000000000000000000
010000000000000000000000001000000001000000000110000000
100000000000000000000010110011001001000010000001000100
000000000110000000000000000001100001000000100100000001
000000000000000000000000000000101101000000000001000000
000000000000000000000000011000000000000000100110000000
000000000000000000000010101001001101000000000000000000
000000000000001101100110110000011001000000100110000000
000000000000000101000010100000011100000000000000000000
000000000000000000000110101000000001000000100110000000
000000000000000000000000001001001101000000000000000010
000000000000000000000000000111011000000000000110000001
000000000000000000000000000000110000000001000000000000

.logic_tile 5 1
000000000000000000000000010111000000000000001000000000
000000000000000000000010100000100000000000000000001000
000000000000001000000110110000000000000000001000000000
000000000000000101000010100000001010000000000000000000
000000000000001000000110100000001001001100111000000000
000000000000000101000000000000001000110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010110000001001110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 6 1
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
111000000000000000000000000111000000000000001000000000
000000000000000000000000000000001111000000000000000000
010000000000000000000010111000001000001100110000000000
110000000000000000000110000101001110110011000000000000
000000000000000001100110000000000000000010000100000001
000000000000000000000000000000001011000000000000100000
000000000000000000000110001000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000010000000000000010000000000000
000000000000000000000010000000001101000000000000000000
000000000000000111000000010111100000001100110000000000
000000000000000000100010100111000000110011000000000000
000000000000001000000000000011100000000010000100000000
000000000000000001000000000000100000000000000000100000

.logic_tile 7 1
000000000000000000000000000001101100000000000000000000
000010000000000000000010010000110000001000000000000001
111000000000000000000110101011101010111100010000000000
000000000000000000000000000111011100010100010000000000
010000000000000000000110111000000000000010000000000000
010000000000000000000010000011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100010100000001010000100000100000000
000000000000000000000100000000010000000000000010000000
000000000000011000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000001110000111000010101101101110101101010100000000
000000000000001101000100001001001010111111110000000000
110000000000000000000000000000000000000000000000000000
110000000000001101000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101011001111011110100000000
000000000000000000000000000001001100010111110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000100000111000000000001001110000100000000000000
000000000000000000100000000101000000000000000000000000
000000000000000000000000000011001010000000000000000000
000000000000000000000000000001100000000100000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001110111111110000000000
000000000000000000000011101011001010111010110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000101000000000000000001000000001000000000
000000000000000000100010110000001100000000000000010000
000000000000000101000000000111100000000000001000000000
000000001110000000100000000000000000000000000000000000
000000000010000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000101100010100000000001000000001000000000
000000000000000000100110110000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000

.logic_tile 2 2
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000010000000111010101100000000000001000000000
000000000000100111000111100000000000000000000000000000
000000000000100000000000000101100001000000001000000000
000000000000000000000000000000001001000000000000000000
000010100000000111100000000001100001000000001000000000
000001000000000111000000000000001101000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010000001100000000000001000000000
000000000000000001000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000010000000000000000000000000001111000000000000000000
000000000000000111000010000011100001000000001000000000
000000000000000000000000000000001010000000000000000000

.ramt_tile 3 2
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000010100111001001000010000000000000
000000000000000101000000000011111000000000000000000000
111000000000000101000000000000000000000010000001000000
000000000000000101000000001111000000000000000000000000
010000000000001000000010000011011110000000000110000000
100000000000000001000100000000110000000001000000000000
000000000000001000000000000011101100001100110000000000
000000000000000001000010100000110000110011000000000000
000000000000000000000110010101111000000000000000000000
000000000000000101000010001011101000001000000000000000
000000000000000111000000010000000001000000000010000000
000000000000000000100011010101001010000000100001000000
000000000000000000000010000000011100010010100000000000
000000000000000000000010101101001111000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 5 2
000000000000000101000000000111001000001100111000000000
000010100000000000100010110000100000110011000000010000
000001000000000101000000000001101000001100111000000000
000000000000000000100010110000100000110011000000000000
000000000000000000000010100000001000001100111000000000
000000000000001101000100000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000010000000001101000000000000001000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000010110000000000110011000000000000
000000000000000000000000001000001000001100110000000000
000000000000000000000000000001000000110011000000000000

.logic_tile 6 2
000000000000000101000010100111011110111001110100000000
000000000000000000100110000011111010111101110000000000
111000000000000111100000000011001111110000100000000000
000000000000000000000000001001001010100000010000000000
010000000000000001100000011001011111100000100000000000
010000000000000000000010000111001101100000000000000000
000010000000011101000000001000001110000000000000000000
000000000000100001100000000001010000000010000000000000
000000000000001000000010001000001110000000000000000001
000000000000000001000110101011000000000100000010000000
000000000000000000000010110000000000000010100010000000
000000000000000000000011100111001011000010000000000000
000000000000001011100011111011011100001111110000000000
000000000000001011100010100101111101000110100000000000
000000000000011111000000000000000000000000000000000000
000000000000001011000010100000000000000000000000000000

.logic_tile 7 2
000000000000001101000000001011101100110100010010000000
000000000000000111100010111111101011110110110000000000
111000000000000000000000001111011100000100000000000000
000000000000001101000010110101001011101000010000000000
110000000000001101000110011000001110000000000000000000
010000000000000101000011010001000000000100000000000000
000000000000000111100000011001001010101000100000000000
000000000000000101100010000101101111111100010000000000
000000000000000001100010111111111011111101010100000000
000000000000010000000111000111111000111101110000000000
000000000000001011100110011001011010001011110000000000
000000000000000001100110100011001000011011110000000000
000000000000000101100110011011011111101000000000000000
000000000000000101000110101001101010110100000000000000
000000000000001001000110001111011100101000000000000000
000000000000000001100010110101111010010000100000000000

.logic_tile 8 2
000000000000001000000000000011111110000010000000000000
000000000000010001000011110011110000000011000000000000
111000000000000001100000011001011010111011110100000000
000000000000000000000010000001001100010111110000000000
110000000000000000000110000101001110000110000100000000
010000000000000001000010110001110000001110000000000000
000000000000001101100000000011100001000000000000000000
000000000000001011000000000000001110000000010000000000
000000000001011001100000010111101010000000000000000000
000000000000100111000011000000000000001000000000000000
000000000000001000000010100000001001010000000000000000
000000000000000101000100000000011110000000000000000000
000000000000001000000000011111111010111101110100000000
000000000000000101000010001001101011111100110000000000
000000000000000000000000001000000000000000000000000000
000000000000001101000010110111001110000000100000000000

.logic_tile 9 2
000010000000000101000000000111001101111001110000000000
000000000000001101000000000001111011110110100000000100
000000000000000000000111000101001111001001000000000000
000000000000000000000111111011101010000110100000000000
000000000000000000000110000101011100010001110000000000
000000001010000101000010110111011100110110110000000000
000000000000000000000110001001111111000010110000000000
000000000000000101000011110111111100001101110000000000
000000000000001001100111000011011001101101010000000000
000010000000000011000100000001011110011111100000000000
000000000000000011100111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100111010111111010000100000000000000
000000000000000000100110000000010000000000000000000000
000000000000001011100111000111011110000011110000000000
000000000000001011100000000001101011000011100000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000001111101000000011100000000000
000000000000000011000011001111001011000011110010010001
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000011110000011010000010000000000000
000000000000001101000110110000010000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110100001000000000010000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 2 3
000000000001001000000011110001000000000000001000000000
000000000000000101000111110000100000000000000000010000
000000000000001111000000000000000001000000001000000000
000000000000000111100000000000001000000000000000000000
000000000000001111100000000000000001000000001000000000
000000000000000111000011110000001011000000000000000000
000000000000001000000011100111101000011100000000000000
000000000000000111000100001101101010111100000000000000
000000100000000001000000000000000001000010000000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000000001010000010000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000111100000000000000000000000
000000000000000000000000000000101000000000010000000000
000000000000000000000111001001001010000000000000000000
000000000000000000000110110101101100000000010000000000

.ramb_tile 3 3
010000000011000000000000000000000000000000
001000010010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000001011011100100000000000000000
000000000000000000000000000011001111000000000001000000
111000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000001000000000000101101010000100000110000000
100000000000001001000000000000100000000000000001000000
000000000000000000000010000011101111000010000000000000
000000000000000000000010100011011100000000000001000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000001001111010000000000010000000
000000000000000101000000001111011111000010000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000101111110000000000101000000
000000000000000000000000000000010000000001000001000000
111000000000000000000000001101000000000000000101000000
000000000000000000000000001111100000000001000001000000
010000000000000101000010100101011110000000000100000000
100000000000000000000010100000110000000001000001000000
000000000000000101000010101000011010000100000101000000
000000000000000101000010101111000000000000000001000000
000010100000000000000000000111111010000100000100100000
000001000000000000000000000000110000000000000001000000
000000000100000000000000001000011010000100000100100000
000000000000000000000000001111010000000000000001000000
000000000000000000000000000111100000000000100100000000
000000000000000000000000000000101010000000000001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 6 3
000000000000000101000000010101111100000000000000000000
000000001000000000100010000000010000000001000010100000
000000000000000101000010101101101101111000100000000000
000000000000000101100110111111111000011000010000000000
000000000000000101000000001111111000110100000000000000
000000000000001101100000001101101010100100000000000000
000000001100000000000010100001000001000000100000000000
000000000000000101000100001111101000000010100000000000
000000000000000000000000001001011111000010100000000000
000000000000000000000010111101011001000000100000000000
000010100000001000000110101101011001110101010000000000
000001000000000001000000001111011001011111100000000000
000000000000000000000000001101111000000000000000000000
000000000000000000000010100011000000001000000010000000
000000000000000000000000000001101000000000000000000001
000000000000000000000010111111011010001000000000000000

.logic_tile 7 3
000000001000000101000000001001001101010000000000000000
000000000000000000100010110111011000110000100000000010
111000000000001000000011111111101111000011100000000000
000000000000001011000010000011101001000000000000000000
110000000000000111000000011111011111111111000100000000
110000000000000000100010001011101010101111000000000000
000000000000001001100000011111011111110101000000000000
000000000000000001000010011101011111110101100000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000010110101001101000010000010000000
000000000000000101000000010001111101000110100000000000
000000000000001001100010011101101010001111110000000000
000000000000000101000010000000000000000000000000000000
000000000000000000100010110101001101000000100010000000
000000000000001101000010100111101000000100000000000000
000000000000001001100110110000010000000000000000000000

.logic_tile 8 3
000000000000000001000110001011011011111001010000000000
000000000000000000000000001101111001111111100000000000
111000000000000111100010101001111001110000110000000000
000000000000001101100110110011011001110001110000000000
110000000000000001100010100001111111010010100000000000
000000000000000000000110110101001111110011110000000000
000000000000001101000010110000011100010100100000000000
000000000000001001100110011101001000010000100000000000
000000000000000000000110100101100000000000000100000000
000000000000000000000000000000000000000001000000000100
000000000000000001100000000101101011011101010000000000
000000000000001001000000001001011011011111110000000000
000000000000001000000000000111000000000000000100000000
000000000000000001000000000000000000000001000000000100
000000000000001000000010100000000001000000100100000000
000000000000000111000100000000001010000000000000000100

.logic_tile 9 3
000000000000000000000011101000011111010000000000000000
000000000000001101000110111001011000000000000000000000
000000000000000101000000000000011110000000000000100000
000000000000001101100010101111001001000100000000000000
000001000000000000000000001011011000101111110000000000
000000000000000000000000000011001101111011110000000000
000000000000001000000000001111111101010010100000000000
000000000000000001000010111011111100101001010000000000
000000000000000011100000000011011110101001110000000000
000000000000000000000010111011001111100110110000000000
000000000000001101000110011001000001000001000000000000
000000000000001011100010000111101100000011000000000000
000000000000000000000010110111111010111001110000000000
000000000000000000000110001111011000010001110000000000
000000000000000001100011101011100001000000110000000000
000000000000001101000010110101001100000000100000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000001000000110000000000000000000000000000000
001000000000000001000100000000000000000000000000000000
111000000000000001100000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000001100110010000000000000000100100000000
111000000000000000000010000000001000000000000000000000
000000000000000000000000000000000001000000100000000000
001000000000000000000000000011001100000000000000000000
000000000000000101100010100101001101000000100000000001
001000000000000000000000000101111101000000000000000000
000000000000000101000000000101011100000010000000000000
001000000000000000000010101101011101000000000000000001
000000000000000101100110100000011000010000000000000001
001000000000000000000100000000001011000000000000000000
000000000000000101000000000111011111100000000000000000
001000000000000000000000001001001000000000000000000000

.logic_tile 2 4
010000000000001101100010111011011100000001000000000000
001000000000000001000011101001111011001001000000000000
111000000000000101000110000101101001010110100100000000
000000000000000000100010110000111001101001000000000100
110000000000000101100010111001011000000000000010000000
111000000000000000000110100101101110010000000000000000
000000000000000101100010100101000001000000100000000000
001000000000000000000110101101001110000000000010000000
000000000000000000000110010000011000000010000000000100
001000000000000000000010000111000000000000000010000000
000000000000000000000011100101011000000000000001000001
001000000000000000000000001101111000000001000000000001
000000000000000001100111001000001100000000000000000001
001000000000000000000010111001011011010000000000000001
000000000000001000000000001001001100000010000000000000
001000000000000001000000001101011111000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000011100001000000000010000000
001000000000000000000000000000101111000000010010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000

.logic_tile 5 4
010000000000000000000010110000000001000000001000000000
001000000000000000000110000000001110000000000000001000
111000000000001000000000000000000001000000001000000000
000000000000000001000000000000001110000000000000000000
110010100000000011000110010000001000001100111100000001
111001000000000000000011110000001001110011000000000000
000000000000000000000000000101001000001100111100000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100110100000000
001000000000000000000000000000001000110011000000000010
000000000000000111100000000000011110001100110100000000
001000000000000000100000001101000000110011000000000000
000000000000000000000010000001011100010110100010000000
001000000000000000000100001101101010100110100010000000
000000000000001001100000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000

.logic_tile 6 4
010000000000000000000111100000011010000000100000000000
001000000000000101000011000000011110000000000000000000
111000000000000001100000010001001100000011100000000000
000000000000000000000010001101111001100011110000000000
010000000000000000000110011001111100000010000000000000
111000000000001101000010101001011110000000100000000000
000000000000001101100000010001011010000000000000000000
001000000000000101000010100000000000001000000000000000
000000000000010000000000000000011110000010000100000000
001000000000100000000010110000000000000000000000000000
000000000000000000000110001001011100000011100000000001
001000000000001101000000000101101001100011110000000010
000000000000100001100000001001001010111100010000000000
001000000000010000000000000101101001011100000000100010
000000000010001000000000001101101000010000000000000000
001000000000000001000000000111011001101111110000000000

.logic_tile 7 4
010000000000100101100000000000000000000000100100000000
001000000000110000000000000000001010000000000000000100
111000000000000000000000010001111011011101010000000000
000000000000000000000010100001111110110111000000000000
110000000000001001100000001001011010000100000000000000
001000000000001001100000001101010000000000000000000000
000000000000000000000110110000000000000000100100000000
001000000000000000000010100000001111000000000000000000
000000000000000000000000000000001010000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
001000000000000101000000000000000000000000000000000001
000000000000000000000000000000000001000000100100000000
001000001110000000000010100000001100000000000000000000
000000000000001000000000001000000000000000000000000000
001000000000000111000000000111001000000000100000000000

.logic_tile 8 4
010000000001000000000110010000000000000000001000000000
001000000000001101000010000000001000000000000000001000
111000000000001000000000010000000001000000001000000000
000000000000000001000010000000001111000000000000000000
110000000000000000000000000000001000001100111100000000
111000000000000000000000000000001001110011000000000111
000000000000000001100000000000001000001100111100000000
001000000000000000000000000000001001110011000000000111
000010000000000000000000000000001001001100111100000000
001001000000000000000000000000001000110011000000000111
000000001110000000000000000101101000001100111100000001
001000000000000000000000000000000000110011000000000110
000001000000000000000111100000001001001100110100000000
001010000000000000000100000000001001110011000000000111
000000000000000000000000001000011000000000000000000000
001000000000000000000010101111011001010000000000000000

.logic_tile 9 4
010000000000000000000110111111001010110011000000100000
001000000000000000000010101001011011110100010000000000
000000000000000000000000001011101101000100000000000000
000000000000000000000010110101101110101000010000000000
000000000000000000000110110111001011001000000000000000
001000000000000000000010101101011001010100000000000000
000000000000001101000000000101101101001001000000000000
001000000000000101000000001001001101000001000000000000
000000000000001000000000000111000001000000010000000000
001000000000000001000000001101001001000010100000000000
000001000000000000000110010101000001000000000000000000
001000100000000000000010000000101010000000010000000000
000000000000000000000000000111001010000100000000000000
001000000000001101000000000000010000000000000000000000
000000000001001000000000000001011001100000110000000000
001000000000100001000000000111111010010000100000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000100001100010101000011101010110100001000101
001000000001010000100011111011001100000110100000000000
111000000000000101000000000101011000111000110100000010
000000000000000101000010100011011101111100110000000000
010000000000000001100110000001011010000000000000000000
011000000000000000000000000111010000001000000000000000
000000000000000001100010100000011010000000000000000000
001000000000000000100010111001000000000100000010100000
000000000000000001000010100001011001010100000000000000
001000000000000000000000000000001110001000000000100000
000000000000000001100000010000011001000110000000000000
001000000000000101000010001001001111000010000000000000
000000000000000101000000000101111000000010000000000000
001000000000000000000000001101100000000000000000000000
000000000000000101100000000101101111010110100000000000
001000000000000000000010100001101011000110100000000000

.logic_tile 2 5
010000000000000101000110110111101110000000000000000000
001000000000000011000010100000011111000000010000000000
111000000000000101100110001111111010011001000000000000
000000000000000000000010110011001000010000100000000000
010000000000000000000011000111111011010011100000000000
111000000000000000000010101111011111010010100000000000
000000000000000101000110101011011011111111110110000000
001000000000001101000010110101011001101111110000000000
000000000000001001100010010001101100000000000000000000
001000000000000001000010000111001001000001000000000000
000000000000001001100000000001011100001011000100000000
001000000000000001100000001101000000001111000000000000
000000000000000011100110010001001100000111000100000000
001000000000000000000111011011110000001001000000000000
000000000000001001100111000001111110010111100000000000
001000000000001001000000001001111101000111010000000000

.ramb_tile 3 5
010001000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000001001100110000011011100010110000000000000
001000000000000111000011101011101000001110100000000000
111000000000000000000000001011111000110110100100000000
000000000000001001000000001101101000101101010000000000
010000100000001000000000001011101000000101010000000000
011000000000000111000010110011011111010100000000000000
000000000000000111100000010001001100000010000000000000
001000000000001101000010000000010000000000000000000000
000000000000000000000110111111111011101000010100000001
001000000000000000000010101111001010111000100000000000
000000000000001101100000000011011100000000000000000000
001000000000000101000010100101100000001000000000000000
000000000000001000000110111000001111010110100000000000
001000000000000001000010000101001100010010100000000000
000000000000000000000110100001111010111001010100000000
001000000000001001000000001101001111110000000000000000

.logic_tile 5 5
010000000000000000000010100001100000000000001000000000
001000000001010000000000000000000000000000000000001000
000000000000001101000111100001100001000000001000000000
000000000000001001000100000000001001000000000000000000
000000000000000000000000000101001001001100111000000000
001000000000000000000010100000101011110011000000000000
000000000000000001100111100101101000001100111000000000
001000000000000101000100000000101001110011000000000000
000000000000000000000110011101101000001100110000000000
001000000000000000000010001101000000110011000000000000
000000000000000000000000001001100000000000000000000000
001000000000000000000000000001000000000011000000000000
000000000000011000000000000011001111001010000000000000
001000000000100101000000001011101010001111010000000000
000000000000001000000000001101101100000000100000000000
001000000000000001000000000111011101000000000000000000

.logic_tile 6 5
010000000000000001100000000000011100001100110000000000
001000000000001101000010110000001101110011000001000000
111000000000000111000000010001101101000000000000000000
000000000000001111000011010000101011100000000000000000
110000000000000000000000001101100000000010000000000000
001000000000000111000010101001101100000000000000000000
000000000000000111000111100000000001000000000000100000
001000000000000000000011101101001000000000100000000000
000000000000000000000110010001001101010000100000100000
001000000000000001000011101001011011100000100000000000
000000000000000001100000000000011010000000000000000000
001000000000000000100000000101011101000100000000000000
000000000000000000000000010000000001000000100100000000
001000000000000000000010000000001000000000000000000000
000000000000000000000000000001011010101001010000000000
001000000000000000000000001111001011100110100001000000

.logic_tile 7 5
010000000000001000000000000000000000000000000100000000
001000000000000001000010111011000000000010000000000000
111000000000000000000000000000011100000100000100000000
000000000000000101000010100000010000000000000000000000
110000000000000000000010101011111010010000110000000000
001000000000000001000000000001111100011001110000000000
000000000000000000000110000001001011000001000000000000
001000000000000001000010000101111101100001010000000000
000000000000001000000000010011111011000001010000000000
001000000000001011000010100111101001000110000000000000
000000000000001000000111010000011100000100000100000000
001000000000000101000010100000000000000000000000000000
000000000000000101000110010111111111111101010000000000
001000000000000000100010001111101011111110110000000000
000000000000001001100000011001011110110010110000000000
001000000000000001000011011011001111010001100000000000

.logic_tile 8 5
010000000000000000000010110101011110001100110100000000
001000000000000000000011100000000000110011000000000111
111000000000001101000000000001111100011111110000000000
000000000000001001100010101001111010110111110000000000
010000000000001001100110000001111011110000000000000000
011000000000000001000110110111011000110001010000100000
000000000000000000000010100000000001000000000000000000
001000000000000101000010101001001010000010000000000000
000000000000000011100010100011011010000110100000000000
001000001010000000100000000000111010001001000000100000
000000000000000000000000010101100000000001000000000000
001000000000000000000010100011101111000010100010000001
000000000000000101100000001101001010101001000010000000
001000000000000000000010001101101011011101000000100000
000000001110001000000000001000000000000000000000000000
001000000000001011000000000101001001000010000000000000

.logic_tile 9 5
010000000000001000000000001001111100000110000000000000
001000000000000101000000000111111010101000000000000000
111000000000000101000010101111011001110000010000000000
000000000000000000000010101111111110110000110000000000
010000000000001101000110000111111000000000000000000000
111000000000000101000000000001000000001000000000000000
000000000000000101100000000101100000000000000000000000
001000000000000000000000000000001010000000010000000000
000000000000000000000000011011111000101001010000000000
001000000000000000000010010111011111010110000000000000
000000000000001001100110010011101101010000000000000000
001000000000001001000010000101011111010100100000000000
000000000000000000000110001000000000000010000100000100
001000000000000000000100001011000000000000000000100001
000000000000001001100000011011011100001000000000000000
001000000000000001100010000001111010000000100000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010011001111010100000000000000
000000000000000000100010000000111000100000000000000001
000000000000000000000110100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000001101101101000011000000000000
000000000000100000000010001000000000000000100000000000
000000000001000000000000000101001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000011101001101010111001010000000000
000000000000000111000010010111011111010110100000000001
111000000000000101000000000000011110000100000100000000
000000000000000000000000000000000000000000000010000100
010000000000000011100110110101000001000000010000000000
010000000000000000000111010101101010000000000010000001
000000000000000101000000000001000000000000000000000000
000000000000000000000000000000001001000000010010000000
000000000000000000000110010000011000000110000000000000
000000000000000000000010001111001011000100000000000000
000000000000000000000000000011000000000001000000000000
000000000000000000000000001011100000000011000000000000
000000000000000000000010000000001011000000000000000000
000000000000000000000000001111011010010000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000011100111100000000000001000000000
000000000000000000000100000000100000000000000000001000
000000001010000000000010100101000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000101000011100001101000001100111000000000
000000000000000000000100000000101011110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000101000010110000101101110011000000000000
000000000000000101100110100101101000001100111000000000
000000001110000000000000000000001011110011000000000000
000000000000000101100000000101001000001100111000000000
000000000000000000000000000000101100110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000010101001001001100111000000000
000000000000000000000010100000101011110011000000000000

.logic_tile 5 6
000000000000000000000000000011101100000100000011000000
000000000000000000000010010000000000001001000010000001
111000000000000101100000011000000000000000000100000000
000000000000000101000010100001001011000000100000000000
010000000000000001100110100011111110000010000000000000
010000000000000000000010110111111010000000000000000000
000000000000000101000000000101000000000000000100000000
000000000000000000000010100000101011000000010000000000
000000000000000111100000001101101100000100000000000000
000000000000000000100000000001100000000000000000000000
000010100000000111000110010000011000010000000100000000
000001000000000000100110100000011011000000000000000000
000000000000000001100000000111101011010000000100000000
000000000001000000100000000000011101101001010000000000
000000000000001001100000010111111010000000000000000000
000000000000000001100010000000001100000000010000000000

.logic_tile 6 6
000000000000000001100010110001000001000000000000000000
000000000001010000000011011101001100000001000000000000
111000000000000101000000011111100000000010000000000000
000000000000000111000011110111100000000000000000000000
010000000000000111100010100101100001000000010000000000
010000000000000000000111111101001100000000000000000000
000000000000001000000000010001100000000001000000000000
000000000000000001000010101001100000000000000000000000
000000000001011000000110000000011111010000000000000000
000000000000100101000000000000001111000000000000000000
000000000000001000000000000001100000000000100000000000
000000000000000101000000000000101011000001010000100000
000001000000000000000000001000011010001100110000000000
000010000000000000000000000001010000110011000000000000
000000000000000000000010101011001010111101110100000000
000000000000000101000000000001001101111110100010000000

.logic_tile 7 6
000000000000000000000110010011111011010100100000000000
000000000000000000000010000000111100001000000000000000
111000000000000101000000011000000001001100110000000000
000000000000001101100010000001001111110011000000000000
010000000000001101000110101000000001000000100000000000
110000000000001011000000001101001000000000000000000000
000000000000001000000010100001011101001001000000000000
000000000000000101000110101011111110000001010000000000
000000000000000000000010100000000000000010000100000000
000000000000000000000110100000001110000000000000000000
000000000000001001100110010101011111010000110000000000
000000000000000001000010011011011010000000100000000000
000000000000000001100010000101001100101010000000000000
000000000000000000000000001011011111010111100000000000
000000000000001000000110101001111000000010000000000000
000000000000000101000010100011011001001001000000000000

.logic_tile 8 6
000000000000000001100010111001011010100001010000000000
000000000000000101000011000001111000100000010000000000
111000000000001000000000001001011001110011000000000000
000000000000001011000000001101001101000100010000000000
110000000000001101000000010101011010000011110000000000
000000000000000011100011000011101010000010110000000000
000001000000001000000000010001001001000000000000000000
000010100000000011000010010101011100000001000000000010
000000000000001000000000000000001110000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000000001000010000111001000111111010000000000
000000000000000000000000001111011000111110000000000000
000000000000001001000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000

.logic_tile 9 6
000000000000001000000111000101011001110010100000100000
000000000000000101000000000101001001110010000000000000
000000000000000111000010101001001011000100000000000000
000000000000000000000010111011011001000000000000000000
000000000000000001100111001101101111010101100000000000
000000000000000101000010101101101010101100010000000000
000000000000000011100111000111111100010010100000000000
000000000000000000100110101101011001100000010000000000
000001000000001000000000000000011010000000000000000000
000010000000001001000000000011010000000010000000000000
000000000000000000000110010101101111000000000000000000
000000000000000000000010000000011110100000000000100000
000000000000001000000110001111011011000000110000000000
000000000000001001000100000101011111110000000000000000
000000000000001001100110001111111010001001000000000000
000000000000000001000100000111100000000001000000100000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000000011111011011100011110100000000
000000000000000000000010011111101011000011110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001000011010000110000000000000
000000000000000000000000000101010000000100000001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 7
000000000000100000000000000000000000000000
000000010001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000101000000000001001001001100111000000000
000000000000000000100000000000001000110011000000010000
111000000000001000000010100111101001001100111000000000
000000000000001111000000000000001010110011000000000000
110000000000000000000000000101101001001100111000000000
110000000000000000000000000000001010110011000000000000
000000000000001101000000000001101001001100111000000000
000000000000001111100000000000001101110011000000000000
000000000000001000000000010101101001001100111000000000
000000000000000101000010100000001100110011000000000000
000000000000001000000110100011001001001100110000000000
000000000000000101000000000000001010110011000000000000
000000000000000000000010000001100000000001000100000000
000000000000000000000100001011100000000000000000000000
000000000000000101100000010101101101000010000000000000
000000000000000000000010000001001111000000000000000000

.logic_tile 5 7
000000000000000101100110111000011000010000000100000000
000000000000000000000010001101001001010110100000000000
111000000000000101100110101000001110000000000000000000
000000000000000000000000001001011011010000000000000000
110000000000000011100010100111001100101001010010100000
010000000000000000000010100101101011100001010001100000
000000000000001101000010101111111011000010000000000000
000000000000000101000000000111001101000000000000000000
000000000000000001100000010101100001000001110100000000
000000000000000000000010101001001011000000110000000000
000000000000000000000110000001011010001101000100000000
000000000000000000000000000001110000001100000000000000
000001000000000000000110000000000000000000000000000000
000010000000000000000011110000000000000000000000000000
000000000000001001100000000001000000000000000100000000
000000000000000001000000000000101001000000010000000000

.logic_tile 6 7
000000000000000000000010100000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000001000000000000000011000000000000000000000
000000000000001001000000001001000000000100000010000000
010000000000000000000000000000001110000100000000000000
010000001000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000010000010
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000001000000000000000001100000010000000000000
000000000000001001000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001110000000000000001000
111000000000000000000000010001100001000000001000000000
000000000000000101000010100000101111000000000000000000
110000000000000000000110000111101001001100111000000000
110000000000000000000000000000101101110011000000000000
000000000000001000000000000000001001001100110000000000
000000000000000001000000001011001111110011000000000000
000000000000000000000110100000000000000010000100000000
000000000000000000000000000000001001000000000000100000
000000000000000000000000010000011000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110000000011010000010000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001100000010101000000000010000100000000
000010100000000000000010100000100000000000000000100000

.logic_tile 8 7
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
111000000000000001100110101001001010000001000000000000
000000000000000000000000000111011010001011100000000000
110000000000000000000111001001111001011001110000000000
000000000000000001000000001111101101001001010000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000011110000001111000000000000000000
000010000000000000000000000000000000000010000010000100
000001000000000000000000000000000000000000000010100100
000000000000000000000110001000000000000000000100000000
000000000000000001000010001111000000000010000000000000

.logic_tile 9 7
000001000000001011100000010000000000000000000000000000
000010000000000011100011000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011110101110100000000000
000000000000000000000000000101101000000010000000000000
000000000000000000000000000001101010001011000000000000
000000000000000000000000000001000000001010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000010
000100000000000000
000010000000000000
000001110000000001
000000000000000110
000000000000111100
001100000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000010000000000000
000001110000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000000101001011000000100000000000
110000000000000000000000010000000000000000000000000000
010000000000000101000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000001000000000001000100000000
000000000000000000000000001101100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000001100
000000000000000100
000101110000000000
000000001000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000101100000000010000010000000
000000000000000000000000000000100000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000001
000000000000000000000000000000000000000000000000100000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000010000000000000
000001010000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000001010100000010
000100001100000000
000000000100000000
000000000100000001
000000000100010010
000000000100110000
001110000100000000
000001110100000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 4 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3835_$glb_ce
.sym 6 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065_$glb_ce
.sym 7 CLK$SB_IO_IN_$glb_clk
.sym 67 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[1]
.sym 113 $PACKER_VCC_NET
.sym 177 $abc$5012$auto$rtlil.cc:1836:ReduceOr$784_new_inv_
.sym 178 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[15]
.sym 179 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[13]
.sym 182 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[11]
.sym 183 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[12]
.sym 184 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[14]
.sym 197 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[10]
.sym 291 $PACKER_GND_NET
.sym 292 state[5]
.sym 293 state[4]
.sym 294 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2238[0]_new_inv_
.sym 295 $abc$5012$new_n233_
.sym 296 $abc$5012$new_n231_
.sym 297 $abc$5012$procmux$627.B_AND_S[61]_new_
.sym 298 $abc$5012$procmux$627.B_AND_S[56]_new_
.sym 300 delay[11]
.sym 318 delay[13]
.sym 320 delay[14]
.sym 322 delay[15]
.sym 405 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3799
.sym 406 RST$SB_IO_OUT
.sym 407 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3372[1]_new_
.sym 408 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 409 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3775
.sym 410 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3372[2]_new_inv_
.sym 411 $abc$5012$new_n443_
.sym 412 $abc$5012$new_n423_
.sym 522 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3835
.sym 524 $abc$5012$auto$opt_reduce.cc:132:opt_mux$735_new_inv_
.sym 525 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3340[1]_new_
.sym 545 $abc$5012$procmux$627.B_AND_S[37]_new_
.sym 548 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3799
.sym 636 CS$SB_IO_OUT
.sym 639 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3793
.sym 666 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 805 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3793
.sym 830 CLK$SB_IO_IN
.sym 833 DC$SB_IO_OUT
.sym 836 CLK$SB_IO_IN
.sym 846 DC$SB_IO_OUT
.sym 856 CLK$SB_IO_IN
.sym 861 SCL$SB_IO_OUT
.sym 867 $0\scl[0:0]
.sym 920 DC$SB_IO_OUT
.sym 922 CLK$SB_IO_IN
.sym 944 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3835
.sym 965 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3835
.sym 1031 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3835
.sym 1051 SCL$SB_IO_OUT
.sym 1055 SCL$SB_IO_OUT
.sym 1403 RST$SB_IO_OUT
.sym 1408 SCL$SB_IO_OUT
.sym 1415 SCL$SB_IO_OUT
.sym 1420 RST$SB_IO_OUT
.sym 1494 RST$SB_IO_OUT
.sym 1880 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[5]
.sym 1881 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[7]
.sym 1882 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[4]
.sym 1883 $auto$alumacc.cc:474:replace_alu$772.C[1]
.sym 1884 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[2]
.sym 1885 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[3]
.sym 1886 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[6]
.sym 1909 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3799
.sym 1970 $PACKER_VCC_NET
.sym 1974 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[1]
.sym 1978 $PACKER_VCC_NET
.sym 1986 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[5]
.sym 1987 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[7]
.sym 1988 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[4]
.sym 1990 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[2]
.sym 1997 $auto$alumacc.cc:474:replace_alu$772.C[1]
.sym 1999 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[3]
.sym 2000 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[6]
.sym 2001 $nextpnr_ICESTORM_LC_1$O
.sym 2003 $auto$alumacc.cc:474:replace_alu$772.C[1]
.sym 2007 $auto$alumacc.cc:474:replace_alu$772.C[2]
.sym 2010 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[1]
.sym 2013 $auto$alumacc.cc:474:replace_alu$772.C[3]
.sym 2015 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[2]
.sym 2019 $auto$alumacc.cc:474:replace_alu$772.C[4]
.sym 2021 $PACKER_VCC_NET
.sym 2022 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[3]
.sym 2025 $auto$alumacc.cc:474:replace_alu$772.C[5]
.sym 2027 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[4]
.sym 2028 $PACKER_VCC_NET
.sym 2031 $auto$alumacc.cc:474:replace_alu$772.C[6]
.sym 2033 $PACKER_VCC_NET
.sym 2034 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[5]
.sym 2037 $auto$alumacc.cc:474:replace_alu$772.C[7]
.sym 2039 $PACKER_VCC_NET
.sym 2040 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[6]
.sym 2043 $auto$alumacc.cc:474:replace_alu$772.C[8]
.sym 2045 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[7]
.sym 2076 delay[4]
.sym 2080 delay[7]
.sym 2106 delay[9]
.sym 2111 delay[10]
.sym 2114 $PACKER_VCC_NET
.sym 2144 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3775
.sym 2147 $auto$alumacc.cc:474:replace_alu$772.C[8]
.sym 2153 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[15]
.sym 2154 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[13]
.sym 2157 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[11]
.sym 2165 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[10]
.sym 2166 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[12]
.sym 2167 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[14]
.sym 2172 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[8]
.sym 2181 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[9]
.sym 2184 $auto$alumacc.cc:474:replace_alu$772.C[9]
.sym 2187 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[8]
.sym 2190 $auto$alumacc.cc:474:replace_alu$772.C[10]
.sym 2192 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[9]
.sym 2196 $auto$alumacc.cc:474:replace_alu$772.C[11]
.sym 2199 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[10]
.sym 2202 $auto$alumacc.cc:474:replace_alu$772.C[12]
.sym 2205 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[11]
.sym 2208 $auto$alumacc.cc:474:replace_alu$772.C[13]
.sym 2210 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[12]
.sym 2214 $auto$alumacc.cc:474:replace_alu$772.C[14]
.sym 2216 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[13]
.sym 2220 $auto$alumacc.cc:474:replace_alu$772.C[15]
.sym 2223 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[14]
.sym 2226 $abc$5012$auto$alumacc.cc:491:replace_alu$774[15]
.sym 2229 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[15]
.sym 2237 $abc$5012$auto$rtlil.cc:1836:ReduceOr$771_new_inv_
.sym 2238 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[8]
.sym 2239 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[9]
.sym 2240 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3388[5]_new_
.sym 2241 $abc$5012$new_n391_
.sym 2244 RST$SB_IO_OUT
.sym 2246 delay[6]
.sym 2251 delay[7]
.sym 2252 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 2255 $abc$5012$new_n385_
.sym 2266 $abc$5012$auto$rtlil.cc:1836:ReduceOr$784_new_inv_
.sym 2267 delay[5]
.sym 2270 $abc$5012$new_n385_
.sym 2280 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 2282 $abc$5012$auto$alumacc.cc:491:replace_alu$774[15]
.sym 2287 delay[14]
.sym 2289 delay[15]
.sym 2295 delay[12]
.sym 2297 delay[11]
.sym 2298 $abc$5012$new_n392_
.sym 2301 delay[13]
.sym 2315 $abc$5012$new_n385_
.sym 2318 $abc$5012$new_n391_
.sym 2320 $abc$5012$new_n391_
.sym 2321 $abc$5012$new_n385_
.sym 2322 $abc$5012$new_n392_
.sym 2323 $abc$5012$auto$alumacc.cc:491:replace_alu$774[15]
.sym 2327 delay[15]
.sym 2335 delay[13]
.sym 2352 delay[11]
.sym 2357 delay[12]
.sym 2363 delay[14]
.sym 2369 $abc$5012$new_n441_
.sym 2370 state[0]
.sym 2371 $abc$5012$procmux$627.B_AND_S[54]_new_
.sym 2372 $abc$5012$new_n237_
.sym 2373 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 2374 $abc$5012$new_n264_
.sym 2375 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4059_new_
.sym 2376 $abc$5012$new_n439_
.sym 2377 delay[12]
.sym 2381 $abc$5012$auto$rtlil.cc:1836:ReduceOr$784_new_inv_
.sym 2382 delay[8]
.sym 2386 $abc$5012$new_n392_
.sym 2390 delay[3]
.sym 2393 $abc$5012$new_n233_
.sym 2395 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3799
.sym 2396 $abc$5012$new_n385_
.sym 2397 $abc$5012$procmux$627.B_AND_S[61]_new_
.sym 2398 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3799
.sym 2404 state[0]
.sym 2422 $PACKER_GND_NET
.sym 2425 $abc$5012$auto$rtlil.cc:1836:ReduceOr$771_new_inv_
.sym 2427 $abc$5012$new_n231_
.sym 2431 state[5]
.sym 2432 state[4]
.sym 2433 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2238[0]_new_inv_
.sym 2439 state[0]
.sym 2441 state[2]
.sym 2443 state[1]
.sym 2444 state[3]
.sym 2447 state[0]
.sym 2449 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3799
.sym 2451 state[1]
.sym 2462 $PACKER_GND_NET
.sym 2469 $PACKER_GND_NET
.sym 2473 state[0]
.sym 2475 state[1]
.sym 2479 state[5]
.sym 2480 state[4]
.sym 2481 state[3]
.sym 2482 state[2]
.sym 2485 state[4]
.sym 2486 state[5]
.sym 2487 state[2]
.sym 2488 state[3]
.sym 2493 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2238[0]_new_inv_
.sym 2494 $abc$5012$new_n231_
.sym 2497 $abc$5012$auto$rtlil.cc:1836:ReduceOr$771_new_inv_
.sym 2498 state[0]
.sym 2499 $abc$5012$new_n231_
.sym 2500 state[1]
.sym 2501 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3799
.sym 2502 CLK$SB_IO_IN_$glb_clk
.sym 2504 $abc$5012$procmux$627.B_AND_S[26]_new_
.sym 2505 $abc$5012$new_n431_
.sym 2506 $abc$5012$new_n416_
.sym 2507 state[2]
.sym 2508 $abc$5012$new_n428_
.sym 2509 state[1]
.sym 2510 state[3]
.sym 2511 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3395[1]_new_inv_
.sym 2513 $abc$5012$new_n264_
.sym 2527 $abc$5012$procmux$627.B_AND_S[54]_new_
.sym 2528 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 2530 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3793
.sym 2532 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 2534 $0\scl[0:0]
.sym 2535 $abc$5012$new_n231_
.sym 2539 $0\scl[0:0]
.sym 2558 state[0]
.sym 2559 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3775
.sym 2560 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2238[0]_new_inv_
.sym 2561 $abc$5012$new_n233_
.sym 2562 $abc$5012$new_n231_
.sym 2563 $abc$5012$procmux$627.B_AND_S[61]_new_
.sym 2566 RST$SB_IO_OUT
.sym 2568 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 2570 $abc$5012$new_n264_
.sym 2571 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3340[1]_new_
.sym 2572 $abc$5012$procmux$627.B_AND_S[56]_new_
.sym 2574 $abc$5012$auto$rtlil.cc:1836:ReduceOr$784_new_inv_
.sym 2576 $abc$5012$auto$simplemap.cc:168:logic_reduce$2438_new_inv_
.sym 2577 $abc$5012$new_n422_
.sym 2578 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3372[2]_new_inv_
.sym 2579 $abc$5012$new_n443_
.sym 2582 DC$SB_IO_OUT
.sym 2586 state[1]
.sym 2587 $abc$5012$procmux$627.B_AND_S[31]_new_
.sym 2590 $abc$5012$new_n443_
.sym 2592 $abc$5012$new_n422_
.sym 2593 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3372[2]_new_inv_
.sym 2596 $abc$5012$auto$rtlil.cc:1836:ReduceOr$784_new_inv_
.sym 2597 RST$SB_IO_OUT
.sym 2598 $abc$5012$auto$simplemap.cc:168:logic_reduce$2438_new_inv_
.sym 2599 $abc$5012$procmux$627.B_AND_S[61]_new_
.sym 2602 DC$SB_IO_OUT
.sym 2603 state[0]
.sym 2605 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3340[1]_new_
.sym 2608 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2238[0]_new_inv_
.sym 2611 $abc$5012$new_n264_
.sym 2615 state[0]
.sym 2616 state[1]
.sym 2617 $abc$5012$new_n231_
.sym 2620 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2238[0]_new_inv_
.sym 2622 $abc$5012$procmux$627.B_AND_S[31]_new_
.sym 2623 $abc$5012$new_n233_
.sym 2626 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 2627 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3340[1]_new_
.sym 2629 $abc$5012$new_n231_
.sym 2632 state[0]
.sym 2633 $abc$5012$procmux$627.B_AND_S[56]_new_
.sym 2634 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3340[1]_new_
.sym 2635 DC$SB_IO_OUT
.sym 2636 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3775
.sym 2637 CLK$SB_IO_IN_$glb_clk
.sym 2639 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3781
.sym 2640 DC$SB_IO_OUT
.sym 2641 $abc$5012$auto$simplemap.cc:256:simplemap_eqne$2260_new_inv_
.sym 2642 $abc$5012$auto$simplemap.cc:168:logic_reduce$2438_new_inv_
.sym 2643 $abc$5012$new_n422_
.sym 2644 $0\dc[0:0]
.sym 2645 $abc$5012$procmux$627.B_AND_S[31]_new_
.sym 2654 state[2]
.sym 2655 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3775
.sym 2659 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 2674 DC$SB_IO_OUT
.sym 2697 state[1]
.sym 2701 $abc$5012$new_n233_
.sym 2705 state[1]
.sym 2706 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3340[1]_new_
.sym 2710 state[0]
.sym 2711 $abc$5012$auto$simplemap.cc:168:logic_reduce$2438_new_inv_
.sym 2719 $abc$5012$new_n231_
.sym 2744 state[0]
.sym 2745 state[1]
.sym 2746 $abc$5012$new_n231_
.sym 2755 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3340[1]_new_
.sym 2756 state[0]
.sym 2757 $abc$5012$auto$simplemap.cc:168:logic_reduce$2438_new_inv_
.sym 2761 state[1]
.sym 2763 $abc$5012$new_n233_
.sym 2782 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 2789 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 2801 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3835
.sym 2812 $0\scl[0:0]
.sym 2838 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3793
.sym 2840 $abc$5012$auto$opt_reduce.cc:132:opt_mux$735_new_inv_
.sym 2841 $abc$5012$procmux$627.B_AND_S[31]_new_
.sym 2854 CS$SB_IO_OUT
.sym 2857 $0\scl[0:0]
.sym 2878 $0\scl[0:0]
.sym 2879 CS$SB_IO_OUT
.sym 2880 $abc$5012$procmux$627.B_AND_S[31]_new_
.sym 2881 $abc$5012$auto$opt_reduce.cc:132:opt_mux$735_new_inv_
.sym 2896 $abc$5012$auto$opt_reduce.cc:132:opt_mux$735_new_inv_
.sym 2899 $abc$5012$procmux$627.B_AND_S[31]_new_
.sym 2906 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3793
.sym 2907 CLK$SB_IO_IN_$glb_clk
.sym 2929 CS$SB_IO_OUT
.sym 3074 $0\scl[0:0]
.sym 3106 SCL$SB_IO_OUT
.sym 3112 $0\scl[0:0]
.sym 3137 $0\scl[0:0]
.sym 3175 SCL$SB_IO_OUT
.sym 3177 CLK$SB_IO_IN_$glb_clk
.sym 3217 RST$SB_IO_OUT
.sym 4279 delay[2]
.sym 4283 delay[6]
.sym 4285 delay[7]
.sym 4289 delay[5]
.sym 4291 delay[4]
.sym 4293 delay[3]
.sym 4302 delay[0]
.sym 4318 delay[5]
.sym 4324 delay[7]
.sym 4332 delay[4]
.sym 4337 delay[0]
.sym 4343 delay[2]
.sym 4351 delay[3]
.sym 4355 delay[6]
.sym 4377 delay[2]
.sym 4381 delay[5]
.sym 4383 delay[6]
.sym 4385 delay[3]
.sym 4396 delay[0]
.sym 4407 delay[12]
.sym 4408 delay[8]
.sym 4417 delay[11]
.sym 4445 delay[10]
.sym 4446 $PACKER_VCC_NET
.sym 4448 delay[7]
.sym 4449 delay[9]
.sym 4454 $PACKER_VCC_NET
.sym 4455 delay[6]
.sym 4462 delay[12]
.sym 4465 delay[8]
.sym 4471 delay[5]
.sym 4473 delay[11]
.sym 4474 $nextpnr_ICESTORM_LC_0$O
.sym 4477 delay[5]
.sym 4480 $auto$alumacc.cc:474:replace_alu$763.C[7]
.sym 4482 delay[6]
.sym 4486 $auto$alumacc.cc:474:replace_alu$763.C[8]
.sym 4488 $PACKER_VCC_NET
.sym 4489 delay[7]
.sym 4492 $auto$alumacc.cc:474:replace_alu$763.C[9]
.sym 4494 $PACKER_VCC_NET
.sym 4495 delay[8]
.sym 4498 $auto$alumacc.cc:474:replace_alu$763.C[10]
.sym 4500 delay[9]
.sym 4504 $auto$alumacc.cc:474:replace_alu$763.C[11]
.sym 4506 $PACKER_VCC_NET
.sym 4507 delay[10]
.sym 4510 $auto$alumacc.cc:474:replace_alu$763.C[12]
.sym 4513 delay[11]
.sym 4516 $auto$alumacc.cc:474:replace_alu$763.C[13]
.sym 4518 delay[12]
.sym 4519 $PACKER_VCC_NET
.sym 4540 $abc$5012$new_n385_
.sym 4543 $abc$5012$procmux$627.B_AND_S[61]_new_
.sym 4547 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3799
.sym 4556 delay[4]
.sym 4558 $abc$5012$auto$wreduce.cc:455:run$747[3]_new_inv_
.sym 4560 $auto$alumacc.cc:474:replace_alu$763.C[13]
.sym 4565 $abc$5012$auto$rtlil.cc:1836:ReduceOr$784_new_inv_
.sym 4567 delay[3]
.sym 4568 delay[13]
.sym 4569 delay[8]
.sym 4570 delay[14]
.sym 4573 $abc$5012$new_n388_
.sym 4574 delay[9]
.sym 4575 $abc$5012$new_n389_
.sym 4577 delay[8]
.sym 4580 delay[15]
.sym 4582 delay[4]
.sym 4595 $abc$5012$procmux$627.B_AND_S[61]_new_
.sym 4596 $abc$5012$new_n385_
.sym 4597 $auto$alumacc.cc:474:replace_alu$763.C[14]
.sym 4599 delay[13]
.sym 4603 $auto$alumacc.cc:474:replace_alu$763.C[15]
.sym 4606 delay[14]
.sym 4609 $abc$5012$auto$alumacc.cc:491:replace_alu$765[15]
.sym 4612 delay[15]
.sym 4616 $abc$5012$new_n389_
.sym 4617 $abc$5012$new_n385_
.sym 4618 $abc$5012$new_n388_
.sym 4619 $abc$5012$auto$alumacc.cc:491:replace_alu$765[15]
.sym 4624 delay[8]
.sym 4631 delay[9]
.sym 4635 $abc$5012$procmux$627.B_AND_S[61]_new_
.sym 4636 $abc$5012$auto$rtlil.cc:1836:ReduceOr$784_new_inv_
.sym 4640 delay[8]
.sym 4641 delay[3]
.sym 4642 delay[4]
.sym 4643 delay[9]
.sym 4660 delay[10]
.sym 4663 $abc$5012$new_n389_
.sym 4664 delay[13]
.sym 4665 $PACKER_VCC_NET
.sym 4666 delay[14]
.sym 4668 delay[15]
.sym 4669 $abc$5012$new_n388_
.sym 4670 delay[9]
.sym 4673 $abc$5012$new_n264_
.sym 4675 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4059_new_
.sym 4688 $abc$5012$new_n441_
.sym 4689 state[5]
.sym 4690 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4459
.sym 4691 $abc$5012$auto$rtlil.cc:1836:ReduceOr$771_new_inv_
.sym 4693 state[1]
.sym 4694 state[3]
.sym 4695 $abc$5012$new_n439_
.sym 4697 state[5]
.sym 4698 state[4]
.sym 4699 state[2]
.sym 4701 $abc$5012$new_n231_
.sym 4702 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3388[5]_new_
.sym 4703 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3395[1]_new_inv_
.sym 4706 $abc$5012$procmux$627.B_AND_S[54]_new_
.sym 4707 $abc$5012$new_n237_
.sym 4711 $0\scl[0:0]
.sym 4713 state[0]
.sym 4714 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3372[1]_new_
.sym 4715 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3799
.sym 4716 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 4721 state[3]
.sym 4722 $abc$5012$new_n237_
.sym 4723 state[2]
.sym 4724 $0\scl[0:0]
.sym 4728 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3395[1]_new_inv_
.sym 4729 $abc$5012$new_n439_
.sym 4730 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4459
.sym 4733 $abc$5012$new_n231_
.sym 4734 $abc$5012$auto$rtlil.cc:1836:ReduceOr$771_new_inv_
.sym 4735 state[0]
.sym 4736 state[1]
.sym 4739 state[4]
.sym 4740 state[5]
.sym 4741 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 4745 state[0]
.sym 4748 state[1]
.sym 4751 state[4]
.sym 4752 state[2]
.sym 4753 state[5]
.sym 4754 state[3]
.sym 4757 state[3]
.sym 4759 state[2]
.sym 4760 $abc$5012$new_n237_
.sym 4763 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3388[5]_new_
.sym 4764 $abc$5012$new_n441_
.sym 4765 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3372[1]_new_
.sym 4766 $abc$5012$procmux$627.B_AND_S[54]_new_
.sym 4767 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3799
.sym 4768 CLK$SB_IO_IN_$glb_clk
.sym 4784 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4459
.sym 4790 $abc$5012$new_n237_
.sym 4792 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 4801 $abc$5012$new_n264_
.sym 4803 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4059_new_
.sym 4811 $abc$5012$procmux$627.B_AND_S[37]_new_
.sym 4812 state[0]
.sym 4813 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3372[1]_new_
.sym 4814 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 4816 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3372[2]_new_inv_
.sym 4817 $abc$5012$procmux$627.B_AND_S[31]_new_
.sym 4818 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3395[1]_new_inv_
.sym 4821 $abc$5012$procmux$627.B_AND_S[54]_new_
.sym 4822 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3799
.sym 4823 $abc$5012$new_n422_
.sym 4824 $abc$5012$new_n264_
.sym 4825 $abc$5012$procmux$627.B_AND_S[31]_new_
.sym 4826 $abc$5012$new_n423_
.sym 4827 $abc$5012$procmux$627.B_AND_S[26]_new_
.sym 4828 $abc$5012$new_n431_
.sym 4829 $abc$5012$new_n416_
.sym 4830 $abc$5012$auto$wreduce.cc:455:run$747[3]_new_inv_
.sym 4831 $abc$5012$new_n428_
.sym 4832 $abc$5012$new_n231_
.sym 4836 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 4837 $0\scl[0:0]
.sym 4838 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2238[0]_new_inv_
.sym 4839 $abc$5012$new_n233_
.sym 4840 state[1]
.sym 4842 $0\scl[0:0]
.sym 4845 $abc$5012$new_n233_
.sym 4846 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2238[0]_new_inv_
.sym 4847 $0\scl[0:0]
.sym 4850 $abc$5012$new_n231_
.sym 4851 state[1]
.sym 4852 state[0]
.sym 4853 $abc$5012$new_n264_
.sym 4856 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2238[0]_new_inv_
.sym 4857 $abc$5012$new_n233_
.sym 4858 $0\scl[0:0]
.sym 4859 $abc$5012$procmux$627.B_AND_S[31]_new_
.sym 4862 $abc$5012$new_n422_
.sym 4863 $abc$5012$procmux$627.B_AND_S[26]_new_
.sym 4864 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3395[1]_new_inv_
.sym 4865 $abc$5012$new_n423_
.sym 4868 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 4869 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3372[2]_new_inv_
.sym 4870 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3372[1]_new_
.sym 4871 $abc$5012$new_n431_
.sym 4874 $abc$5012$procmux$627.B_AND_S[54]_new_
.sym 4875 $abc$5012$procmux$627.B_AND_S[37]_new_
.sym 4877 $abc$5012$new_n428_
.sym 4880 $abc$5012$new_n416_
.sym 4881 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 4883 $abc$5012$auto$wreduce.cc:455:run$747[3]_new_inv_
.sym 4886 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 4887 $abc$5012$procmux$627.B_AND_S[31]_new_
.sym 4888 $abc$5012$auto$wreduce.cc:455:run$747[3]_new_inv_
.sym 4889 $0\scl[0:0]
.sym 4890 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3799
.sym 4891 CLK$SB_IO_IN_$glb_clk
.sym 4925 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3781
.sym 4934 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 4936 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3781
.sym 4937 $abc$5012$new_n231_
.sym 4939 state[1]
.sym 4943 $abc$5012$new_n233_
.sym 4944 state[0]
.sym 4945 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 4947 state[1]
.sym 4952 $abc$5012$auto$simplemap.cc:256:simplemap_eqne$2260_new_inv_
.sym 4953 $abc$5012$auto$simplemap.cc:168:logic_reduce$2438_new_inv_
.sym 4961 $abc$5012$new_n264_
.sym 4963 $0\dc[0:0]
.sym 4967 $0\dc[0:0]
.sym 4968 state[1]
.sym 4969 $abc$5012$new_n264_
.sym 4970 state[0]
.sym 4976 $0\dc[0:0]
.sym 4979 $abc$5012$new_n233_
.sym 4980 state[0]
.sym 4981 state[1]
.sym 4986 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 4987 $abc$5012$new_n231_
.sym 4991 $abc$5012$new_n264_
.sym 4993 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 4994 state[1]
.sym 4997 $abc$5012$auto$simplemap.cc:168:logic_reduce$2438_new_inv_
.sym 4998 $abc$5012$auto$simplemap.cc:256:simplemap_eqne$2260_new_inv_
.sym 5003 $abc$5012$new_n264_
.sym 5005 state[1]
.sym 5006 state[0]
.sym 5013 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3781
.sym 5014 CLK$SB_IO_IN_$glb_clk
.sym 5032 DC$SB_IO_OUT
.sym 5034 $abc$5012$auto$simplemap.cc:256:simplemap_eqne$2260_new_inv_
.sym 5036 $abc$5012$auto$simplemap.cc:168:logic_reduce$2438_new_inv_
.sym 5041 $abc$5012$auto$simplemap.cc:256:simplemap_eqne$2260_new_inv_
.sym 5152 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 5278 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 6346 delay[1]
.sym 6347 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[1]
.sym 6348 delay[4]
.sym 6349 delay[7]
.sym 6350 delay[2]
.sym 6351 delay[5]
.sym 6352 delay[6]
.sym 6353 delay[3]
.sym 6422 $abc$5012$new_n386_
.sym 6423 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[10]
.sym 6424 delay[0]
.sym 6425 $abc$5012$add$demo.v:223$129_Y[0]
.sym 6426 $abc$5012$new_n387_
.sym 6427 $abc$5012$new_n385_
.sym 6428 $abc$5012$new_n382_
.sym 6475 delay[4]
.sym 6506 delay[4]
.sym 6560 $abc$5012$new_n388_
.sym 6562 delay[8]
.sym 6563 $abc$5012$new_n392_
.sym 6565 $abc$5012$new_n389_
.sym 6607 $abc$5012$new_n264_
.sym 6613 delay[0]
.sym 6616 $PACKER_VCC_NET
.sym 6665 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3931
.sym 6705 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4059_new_
.sym 6706 delay[11]
.sym 6714 delay[12]
.sym 6715 delay[8]
.sym 6722 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 6764 $abc$5012$memory\num_params$rdmux[0][0][0]$a$1002[1]_new_
.sym 6765 params_left[1]
.sym 6766 $abc$5012$memrd$\num_params$demo.v:379$153_DATA[2]_new_
.sym 6767 $abc$5012$new_n251_
.sym 6768 params_left[4]
.sym 6769 $abc$5012$new_n244_
.sym 6770 $abc$5012$procmux$582.B_AND_S[15]_new_inv_
.sym 6771 params_left[2]
.sym 6809 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3931
.sym 6812 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 6868 $abc$5012$sub$demo.v:406$164_Y[2]
.sym 6869 $abc$5012$sub$demo.v:406$164_Y[3]
.sym 6870 $abc$5012$sub$demo.v:406$164_Y[4]
.sym 6871 $abc$5012$sub$demo.v:406$164_Y[5]
.sym 6872 $abc$5012$sub$demo.v:406$164_Y[6]
.sym 6873 $abc$5012$sub$demo.v:406$164_Y[7]
.sym 6908 $abc$5012$auto$simplemap.cc:256:simplemap_eqne$2260_new_inv_
.sym 6911 $abc$5012$auto$wreduce.cc:455:run$747[3]_new_inv_
.sym 6968 $abc$5012$sub$demo.v:406$164_Y[8]
.sym 6969 $abc$5012$sub$demo.v:406$164_Y[9]
.sym 6970 $abc$5012$sub$demo.v:406$164_Y[10]
.sym 6971 $abc$5012$sub$demo.v:406$164_Y[11]
.sym 6972 $abc$5012$sub$demo.v:406$164_Y[12]
.sym 6973 $abc$5012$sub$demo.v:406$164_Y[13]
.sym 6974 params_left[7]
.sym 6975 $abc$5012$new_n241_
.sym 7017 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4059_new_
.sym 7071 params_left[8]
.sym 7075 params_left[10]
.sym 7116 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4059_new_
.sym 7123 $PACKER_VCC_NET
.sym 8120 $abc$5012$add$demo.v:223$129_Y[2]
.sym 8121 $abc$5012$add$demo.v:223$129_Y[3]
.sym 8122 $abc$5012$add$demo.v:223$129_Y[4]
.sym 8123 $abc$5012$add$demo.v:223$129_Y[5]
.sym 8124 $abc$5012$add$demo.v:223$129_Y[6]
.sym 8125 $abc$5012$add$demo.v:223$129_Y[7]
.sym 8160 delay[1]
.sym 8166 $abc$5012$new_n382_
.sym 8170 delay[0]
.sym 8178 $abc$5012$add$demo.v:223$129_Y[2]
.sym 8180 $abc$5012$add$demo.v:223$129_Y[4]
.sym 8181 $abc$5012$add$demo.v:223$129_Y[5]
.sym 8182 $abc$5012$add$demo.v:223$129_Y[6]
.sym 8183 $abc$5012$add$demo.v:223$129_Y[7]
.sym 8187 $abc$5012$add$demo.v:223$129_Y[3]
.sym 8193 delay[1]
.sym 8195 $abc$5012$new_n382_
.sym 8196 delay[0]
.sym 8200 delay[1]
.sym 8205 $abc$5012$add$demo.v:223$129_Y[4]
.sym 8207 $abc$5012$new_n382_
.sym 8212 $abc$5012$new_n382_
.sym 8213 $abc$5012$add$demo.v:223$129_Y[7]
.sym 8217 $abc$5012$new_n382_
.sym 8219 $abc$5012$add$demo.v:223$129_Y[2]
.sym 8225 $abc$5012$add$demo.v:223$129_Y[5]
.sym 8226 $abc$5012$new_n382_
.sym 8229 $abc$5012$new_n382_
.sym 8231 $abc$5012$add$demo.v:223$129_Y[6]
.sym 8236 $abc$5012$add$demo.v:223$129_Y[3]
.sym 8238 $abc$5012$new_n382_
.sym 8239 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3835_$glb_ce
.sym 8240 CLK$SB_IO_IN_$glb_clk
.sym 8246 $abc$5012$add$demo.v:223$129_Y[8]
.sym 8247 $abc$5012$add$demo.v:223$129_Y[9]
.sym 8248 $abc$5012$add$demo.v:223$129_Y[10]
.sym 8249 $abc$5012$add$demo.v:223$129_Y[11]
.sym 8250 $abc$5012$add$demo.v:223$129_Y[12]
.sym 8251 $abc$5012$add$demo.v:223$129_Y[13]
.sym 8252 $abc$5012$add$demo.v:223$129_Y[14]
.sym 8253 $abc$5012$add$demo.v:223$129_Y[15]
.sym 8259 $PACKER_VCC_NET
.sym 8275 delay[6]
.sym 8286 delay[7]
.sym 8294 $abc$5012$auto$rtlil.cc:1836:ReduceOr$784_new_inv_
.sym 8295 delay[3]
.sym 8302 $abc$5012$procmux$627.B_AND_S[54]_new_
.sym 8323 delay[1]
.sym 8326 delay[7]
.sym 8327 delay[2]
.sym 8328 delay[5]
.sym 8331 $abc$5012$new_n386_
.sym 8334 $abc$5012$procmux$627.B_AND_S[54]_new_
.sym 8335 $abc$5012$new_n387_
.sym 8337 delay[6]
.sym 8339 delay[12]
.sym 8341 delay[0]
.sym 8342 $abc$5012$add$demo.v:223$129_Y[0]
.sym 8344 $abc$5012$procmux$627.B_AND_S[61]_new_
.sym 8345 $PACKER_VCC_NET
.sym 8349 delay[10]
.sym 8350 $abc$5012$auto$rtlil.cc:1836:ReduceOr$784_new_inv_
.sym 8353 $abc$5012$new_n382_
.sym 8356 delay[12]
.sym 8357 delay[10]
.sym 8358 delay[2]
.sym 8359 delay[7]
.sym 8362 delay[10]
.sym 8369 $abc$5012$add$demo.v:223$129_Y[0]
.sym 8371 $abc$5012$new_n382_
.sym 8375 $PACKER_VCC_NET
.sym 8377 delay[0]
.sym 8380 delay[0]
.sym 8381 delay[6]
.sym 8382 delay[1]
.sym 8383 delay[5]
.sym 8386 $abc$5012$new_n386_
.sym 8388 $abc$5012$new_n387_
.sym 8392 $abc$5012$procmux$627.B_AND_S[54]_new_
.sym 8394 $abc$5012$auto$rtlil.cc:1836:ReduceOr$784_new_inv_
.sym 8395 $abc$5012$procmux$627.B_AND_S[61]_new_
.sym 8402 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3835_$glb_ce
.sym 8403 CLK$SB_IO_IN_$glb_clk
.sym 8405 delay[12]
.sym 8406 delay[11]
.sym 8407 delay[10]
.sym 8408 delay[13]
.sym 8409 delay[14]
.sym 8410 delay[15]
.sym 8411 delay[9]
.sym 8421 $abc$5012$new_n539_
.sym 8439 state[2]
.sym 8450 delay[4]
.sym 8454 $abc$5012$add$demo.v:223$129_Y[8]
.sym 8460 $abc$5012$new_n382_
.sym 8461 delay[3]
.sym 8463 delay[11]
.sym 8466 delay[14]
.sym 8467 delay[15]
.sym 8472 delay[8]
.sym 8473 delay[13]
.sym 8476 delay[9]
.sym 8479 delay[14]
.sym 8480 delay[11]
.sym 8481 delay[13]
.sym 8482 delay[15]
.sym 8492 $abc$5012$new_n382_
.sym 8494 $abc$5012$add$demo.v:223$129_Y[8]
.sym 8497 delay[11]
.sym 8498 delay[14]
.sym 8499 delay[15]
.sym 8500 delay[13]
.sym 8509 delay[9]
.sym 8510 delay[4]
.sym 8511 delay[8]
.sym 8512 delay[3]
.sym 8525 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3835_$glb_ce
.sym 8526 CLK$SB_IO_IN_$glb_clk
.sym 8530 cmd_counter[2]
.sym 8531 cmd_counter[3]
.sym 8532 cmd_counter[4]
.sym 8533 cmd_counter[0]
.sym 8534 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 8591 $abc$5012$new_n237_
.sym 8599 state[2]
.sym 8621 $abc$5012$new_n237_
.sym 8622 state[2]
.sym 8653 $abc$5012$sub$demo.v:276$138_Y[2]
.sym 8654 $abc$5012$sub$demo.v:276$138_Y[3]
.sym 8655 $abc$5012$sub$demo.v:276$138_Y[4]
.sym 8656 $abc$5012$memory\num_params$rdmux[0][2][0]$b$1012[0]_new_
.sym 8657 $abc$5012$memory\num_params$rdmux[0][0][0]$a$1002[0]_new_inv_
.sym 8658 $abc$5012$memrd$\num_params$demo.v:379$153_DATA[4]_new_
.sym 8664 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 8671 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3931
.sym 8672 $PACKER_VCC_NET
.sym 8675 params_left[4]
.sym 8680 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 8692 $abc$5012$memory\num_params$rdmux[0][3][0]$b$1024[0]
.sym 8693 params_left[1]
.sym 8694 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 8695 $abc$5012$new_n251_
.sym 8696 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 8700 $abc$5012$memory\num_params$rdmux[0][3][0]$b$1024[0]
.sym 8702 $abc$5012$sub$demo.v:406$164_Y[2]
.sym 8704 $abc$5012$sub$demo.v:406$164_Y[4]
.sym 8705 $abc$5012$auto$simplemap.cc:256:simplemap_eqne$2260_new_inv_
.sym 8706 $abc$5012$procmux$582.B_AND_S[15]_new_inv_
.sym 8710 $abc$5012$sub$demo.v:276$138_Y[2]
.sym 8711 $abc$5012$sub$demo.v:276$138_Y[3]
.sym 8712 $abc$5012$sub$demo.v:276$138_Y[4]
.sym 8713 $abc$5012$memory\num_params$rdmux[0][2][0]$b$1012[0]_new_
.sym 8714 params_left[0]
.sym 8716 $abc$5012$memory\num_params$rdmux[0][0][0]$a$1002[1]_new_
.sym 8718 $abc$5012$memrd$\num_params$demo.v:379$153_DATA[2]_new_
.sym 8719 $abc$5012$sub$demo.v:276$138_Y[3]
.sym 8720 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 8723 $abc$5012$memrd$\num_params$demo.v:379$153_DATA[4]_new_
.sym 8725 $abc$5012$sub$demo.v:276$138_Y[2]
.sym 8726 $abc$5012$sub$demo.v:276$138_Y[3]
.sym 8727 $abc$5012$memory\num_params$rdmux[0][3][0]$b$1024[0]
.sym 8728 $abc$5012$memory\num_params$rdmux[0][2][0]$b$1012[0]_new_
.sym 8731 $abc$5012$procmux$582.B_AND_S[15]_new_inv_
.sym 8732 params_left[0]
.sym 8733 params_left[1]
.sym 8734 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 8737 $abc$5012$sub$demo.v:276$138_Y[4]
.sym 8738 $abc$5012$memory\num_params$rdmux[0][2][0]$b$1012[0]_new_
.sym 8739 $abc$5012$sub$demo.v:276$138_Y[3]
.sym 8740 $abc$5012$new_n251_
.sym 8744 $abc$5012$memory\num_params$rdmux[0][3][0]$b$1024[0]
.sym 8746 $abc$5012$sub$demo.v:276$138_Y[2]
.sym 8749 $abc$5012$memrd$\num_params$demo.v:379$153_DATA[4]_new_
.sym 8750 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 8751 $abc$5012$auto$simplemap.cc:256:simplemap_eqne$2260_new_inv_
.sym 8752 $abc$5012$sub$demo.v:406$164_Y[4]
.sym 8755 $abc$5012$memory\num_params$rdmux[0][3][0]$b$1024[0]
.sym 8756 $abc$5012$sub$demo.v:276$138_Y[2]
.sym 8758 $abc$5012$sub$demo.v:276$138_Y[4]
.sym 8761 $abc$5012$auto$simplemap.cc:256:simplemap_eqne$2260_new_inv_
.sym 8763 $abc$5012$sub$demo.v:276$138_Y[4]
.sym 8764 $abc$5012$memory\num_params$rdmux[0][0][0]$a$1002[1]_new_
.sym 8767 $abc$5012$sub$demo.v:406$164_Y[2]
.sym 8768 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 8769 $abc$5012$memrd$\num_params$demo.v:379$153_DATA[2]_new_
.sym 8770 $abc$5012$auto$simplemap.cc:256:simplemap_eqne$2260_new_inv_
.sym 8771 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 8772 CLK$SB_IO_IN_$glb_clk
.sym 8774 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 8775 params_left[5]
.sym 8776 $abc$5012$new_n240_
.sym 8777 params_left[3]
.sym 8778 $abc$5012$procmux$582.B_AND_S[14]_new_
.sym 8779 params_left[6]
.sym 8780 params_left[0]
.sym 8781 $abc$5012$procmux$582.B_AND_S[27]_new_
.sym 8788 $PACKER_VCC_NET
.sym 8796 $abc$5012$memory\num_params$rdmux[0][3][0]$b$1024[0]
.sym 8806 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 8818 $PACKER_VCC_NET
.sym 8822 params_left[2]
.sym 8824 params_left[1]
.sym 8826 $PACKER_VCC_NET
.sym 8827 params_left[4]
.sym 8829 params_left[7]
.sym 8832 params_left[5]
.sym 8834 params_left[3]
.sym 8836 params_left[6]
.sym 8845 params_left[0]
.sym 8847 $nextpnr_ICESTORM_LC_6$O
.sym 8849 params_left[0]
.sym 8853 $auto$alumacc.cc:474:replace_alu$803.C[2]
.sym 8855 params_left[1]
.sym 8856 $PACKER_VCC_NET
.sym 8859 $auto$alumacc.cc:474:replace_alu$803.C[3]
.sym 8861 params_left[2]
.sym 8862 $PACKER_VCC_NET
.sym 8863 $auto$alumacc.cc:474:replace_alu$803.C[2]
.sym 8865 $auto$alumacc.cc:474:replace_alu$803.C[4]
.sym 8867 $PACKER_VCC_NET
.sym 8868 params_left[3]
.sym 8869 $auto$alumacc.cc:474:replace_alu$803.C[3]
.sym 8871 $auto$alumacc.cc:474:replace_alu$803.C[5]
.sym 8873 params_left[4]
.sym 8874 $PACKER_VCC_NET
.sym 8875 $auto$alumacc.cc:474:replace_alu$803.C[4]
.sym 8877 $auto$alumacc.cc:474:replace_alu$803.C[6]
.sym 8879 $PACKER_VCC_NET
.sym 8880 params_left[5]
.sym 8881 $auto$alumacc.cc:474:replace_alu$803.C[5]
.sym 8883 $auto$alumacc.cc:474:replace_alu$803.C[7]
.sym 8885 params_left[6]
.sym 8886 $PACKER_VCC_NET
.sym 8887 $auto$alumacc.cc:474:replace_alu$803.C[6]
.sym 8889 $auto$alumacc.cc:474:replace_alu$803.C[8]
.sym 8891 $PACKER_VCC_NET
.sym 8892 params_left[7]
.sym 8893 $auto$alumacc.cc:474:replace_alu$803.C[7]
.sym 8897 params_left[13]
.sym 8898 $abc$5012$new_n238_
.sym 8899 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 8900 $abc$5012$new_n239_
.sym 8901 params_left[12]
.sym 8902 params_left[9]
.sym 8904 params_left[11]
.sym 8914 $PACKER_VCC_NET
.sym 8916 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 8933 $auto$alumacc.cc:474:replace_alu$803.C[8]
.sym 8939 params_left[8]
.sym 8942 $PACKER_VCC_NET
.sym 8945 $abc$5012$sub$demo.v:406$164_Y[7]
.sym 8950 $PACKER_VCC_NET
.sym 8951 params_left[10]
.sym 8954 params_left[13]
.sym 8956 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 8958 params_left[12]
.sym 8961 params_left[11]
.sym 8965 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 8967 params_left[9]
.sym 8968 params_left[7]
.sym 8970 $auto$alumacc.cc:474:replace_alu$803.C[9]
.sym 8972 params_left[8]
.sym 8973 $PACKER_VCC_NET
.sym 8974 $auto$alumacc.cc:474:replace_alu$803.C[8]
.sym 8976 $auto$alumacc.cc:474:replace_alu$803.C[10]
.sym 8978 params_left[9]
.sym 8979 $PACKER_VCC_NET
.sym 8980 $auto$alumacc.cc:474:replace_alu$803.C[9]
.sym 8982 $auto$alumacc.cc:474:replace_alu$803.C[11]
.sym 8984 $PACKER_VCC_NET
.sym 8985 params_left[10]
.sym 8986 $auto$alumacc.cc:474:replace_alu$803.C[10]
.sym 8988 $auto$alumacc.cc:474:replace_alu$803.C[12]
.sym 8990 $PACKER_VCC_NET
.sym 8991 params_left[11]
.sym 8992 $auto$alumacc.cc:474:replace_alu$803.C[11]
.sym 8994 $auto$alumacc.cc:474:replace_alu$803.C[13]
.sym 8996 $PACKER_VCC_NET
.sym 8997 params_left[12]
.sym 8998 $auto$alumacc.cc:474:replace_alu$803.C[12]
.sym 9002 params_left[13]
.sym 9003 $PACKER_VCC_NET
.sym 9004 $auto$alumacc.cc:474:replace_alu$803.C[13]
.sym 9007 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 9008 $abc$5012$sub$demo.v:406$164_Y[7]
.sym 9013 params_left[8]
.sym 9014 params_left[10]
.sym 9015 params_left[7]
.sym 9016 params_left[13]
.sym 9017 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 9018 CLK$SB_IO_IN_$glb_clk
.sym 9043 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 9051 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 9063 $abc$5012$sub$demo.v:406$164_Y[10]
.sym 9069 $abc$5012$sub$demo.v:406$164_Y[8]
.sym 9071 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 9079 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 9100 $abc$5012$sub$demo.v:406$164_Y[8]
.sym 9102 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 9124 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 9125 $abc$5012$sub$demo.v:406$164_Y[10]
.sym 9140 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 9141 CLK$SB_IO_IN_$glb_clk
.sym 10228 $0\bit_counter[2:0][2]
.sym 10229 $abc$5012$auto$ice40_ffinit.cc:141:execute$4986
.sym 10230 bit_counter[0]
.sym 10231 bit_counter[2]
.sym 10232 $0\bit_counter[2:0][0]
.sym 10233 $abc$5012$auto$ice40_ffinit.cc:141:execute$4990
.sym 10270 delay[4]
.sym 10272 delay[2]
.sym 10274 delay[6]
.sym 10275 delay[3]
.sym 10276 delay[1]
.sym 10279 delay[7]
.sym 10281 delay[5]
.sym 10294 delay[0]
.sym 10300 $nextpnr_ICESTORM_LC_7$O
.sym 10302 delay[0]
.sym 10306 $auto$alumacc.cc:474:replace_alu$785.C[2]
.sym 10309 delay[1]
.sym 10312 $auto$alumacc.cc:474:replace_alu$785.C[3]
.sym 10315 delay[2]
.sym 10316 $auto$alumacc.cc:474:replace_alu$785.C[2]
.sym 10318 $auto$alumacc.cc:474:replace_alu$785.C[4]
.sym 10321 delay[3]
.sym 10322 $auto$alumacc.cc:474:replace_alu$785.C[3]
.sym 10324 $auto$alumacc.cc:474:replace_alu$785.C[5]
.sym 10327 delay[4]
.sym 10328 $auto$alumacc.cc:474:replace_alu$785.C[4]
.sym 10330 $auto$alumacc.cc:474:replace_alu$785.C[6]
.sym 10332 delay[5]
.sym 10334 $auto$alumacc.cc:474:replace_alu$785.C[5]
.sym 10336 $auto$alumacc.cc:474:replace_alu$785.C[7]
.sym 10339 delay[6]
.sym 10340 $auto$alumacc.cc:474:replace_alu$785.C[6]
.sym 10342 $auto$alumacc.cc:474:replace_alu$785.C[8]
.sym 10344 delay[7]
.sym 10346 $auto$alumacc.cc:474:replace_alu$785.C[7]
.sym 10354 data[5]
.sym 10355 $abc$5012$procmux$599.B_AND_S[13]_new_
.sym 10356 $abc$5012$new_n538_
.sym 10357 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$3994
.sym 10358 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 10359 $abc$5012$new_n539_
.sym 10360 $abc$5012$new_n349_
.sym 10384 $abc$5012$auto$ice40_ffinit.cc:141:execute$4990
.sym 10393 $abc$5012$auto$ice40_ffinit.cc:141:execute$4986
.sym 10396 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065
.sym 10413 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4459
.sym 10417 cmd_counter[4]
.sym 10418 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 10426 $auto$alumacc.cc:474:replace_alu$785.C[8]
.sym 10432 delay[11]
.sym 10433 delay[10]
.sym 10436 delay[15]
.sym 10437 delay[9]
.sym 10439 delay[12]
.sym 10442 delay[13]
.sym 10443 delay[14]
.sym 10457 delay[8]
.sym 10463 $auto$alumacc.cc:474:replace_alu$785.C[9]
.sym 10465 delay[8]
.sym 10467 $auto$alumacc.cc:474:replace_alu$785.C[8]
.sym 10469 $auto$alumacc.cc:474:replace_alu$785.C[10]
.sym 10471 delay[9]
.sym 10473 $auto$alumacc.cc:474:replace_alu$785.C[9]
.sym 10475 $auto$alumacc.cc:474:replace_alu$785.C[11]
.sym 10478 delay[10]
.sym 10479 $auto$alumacc.cc:474:replace_alu$785.C[10]
.sym 10481 $auto$alumacc.cc:474:replace_alu$785.C[12]
.sym 10484 delay[11]
.sym 10485 $auto$alumacc.cc:474:replace_alu$785.C[11]
.sym 10487 $auto$alumacc.cc:474:replace_alu$785.C[13]
.sym 10489 delay[12]
.sym 10491 $auto$alumacc.cc:474:replace_alu$785.C[12]
.sym 10493 $auto$alumacc.cc:474:replace_alu$785.C[14]
.sym 10495 delay[13]
.sym 10497 $auto$alumacc.cc:474:replace_alu$785.C[13]
.sym 10499 $auto$alumacc.cc:474:replace_alu$785.C[15]
.sym 10501 delay[14]
.sym 10503 $auto$alumacc.cc:474:replace_alu$785.C[14]
.sym 10506 delay[15]
.sym 10509 $auto$alumacc.cc:474:replace_alu$785.C[15]
.sym 10513 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4459
.sym 10514 $abc$5012$new_n537_
.sym 10515 $abc$5012$new_n270_
.sym 10516 $abc$5012$auto$simplemap.cc:168:logic_reduce$1859[2]_new_inv_
.sym 10517 $abc$5012$memory\cmd$rdmux[0][0][0]$a$861[7]_new_inv_
.sym 10518 $abc$5012$memory\cmd$rdmux[0][0][0]$a$861[2]_new_inv_
.sym 10519 $abc$5012$new_n285_
.sym 10520 $abc$5012$new_n320_
.sym 10525 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 10537 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 10544 $abc$5012$auto$simplemap.cc:250:simplemap_eqne$4000[1]_new_
.sym 10546 cmd_counter[2]
.sym 10563 $abc$5012$add$demo.v:223$129_Y[9]
.sym 10564 $abc$5012$add$demo.v:223$129_Y[10]
.sym 10565 $abc$5012$add$demo.v:223$129_Y[11]
.sym 10566 $abc$5012$add$demo.v:223$129_Y[12]
.sym 10567 $abc$5012$add$demo.v:223$129_Y[13]
.sym 10568 $abc$5012$add$demo.v:223$129_Y[14]
.sym 10569 $abc$5012$add$demo.v:223$129_Y[15]
.sym 10584 $abc$5012$new_n382_
.sym 10588 $abc$5012$add$demo.v:223$129_Y[12]
.sym 10590 $abc$5012$new_n382_
.sym 10593 $abc$5012$new_n382_
.sym 10594 $abc$5012$add$demo.v:223$129_Y[11]
.sym 10600 $abc$5012$add$demo.v:223$129_Y[10]
.sym 10602 $abc$5012$new_n382_
.sym 10605 $abc$5012$new_n382_
.sym 10608 $abc$5012$add$demo.v:223$129_Y[13]
.sym 10612 $abc$5012$new_n382_
.sym 10614 $abc$5012$add$demo.v:223$129_Y[14]
.sym 10617 $abc$5012$new_n382_
.sym 10620 $abc$5012$add$demo.v:223$129_Y[15]
.sym 10624 $abc$5012$new_n382_
.sym 10625 $abc$5012$add$demo.v:223$129_Y[9]
.sym 10633 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3835_$glb_ce
.sym 10634 CLK$SB_IO_IN_$glb_clk
.sym 10636 $abc$5012$new_n321_
.sym 10637 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 10638 $abc$5012$eq$demo.v:276$139_Y_new_
.sym 10639 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4490
.sym 10640 cmd_counter[1]
.sym 10641 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 10642 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 10643 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 10649 $abc$5012$new_n285_
.sym 10662 $abc$5012$auto$ice40_ffinit.cc:141:execute$4990
.sym 10664 $abc$5012$shiftx$demo.v:311$147.buffer[0]_new_
.sym 10669 DC$SB_IO_OUT
.sym 10670 $abc$5012$auto$ice40_ffinit.cc:141:execute$4986
.sym 10671 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3787
.sym 10679 cmd_counter[2]
.sym 10680 $abc$5012$sub$demo.v:276$138_Y[3]
.sym 10681 cmd_counter[4]
.sym 10686 $abc$5012$new_n264_
.sym 10687 $PACKER_VCC_NET
.sym 10688 cmd_counter[3]
.sym 10698 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 10704 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4459
.sym 10705 cmd_counter[1]
.sym 10706 cmd_counter[0]
.sym 10709 $nextpnr_ICESTORM_LC_4$O
.sym 10712 cmd_counter[0]
.sym 10715 $auto$alumacc.cc:474:replace_alu$788.C[2]
.sym 10718 cmd_counter[1]
.sym 10721 $auto$alumacc.cc:474:replace_alu$788.C[3]
.sym 10724 cmd_counter[2]
.sym 10725 $auto$alumacc.cc:474:replace_alu$788.C[2]
.sym 10727 $auto$alumacc.cc:474:replace_alu$788.C[4]
.sym 10729 cmd_counter[3]
.sym 10731 $auto$alumacc.cc:474:replace_alu$788.C[3]
.sym 10736 cmd_counter[4]
.sym 10737 $auto$alumacc.cc:474:replace_alu$788.C[4]
.sym 10740 $PACKER_VCC_NET
.sym 10743 cmd_counter[0]
.sym 10746 cmd_counter[3]
.sym 10747 $abc$5012$sub$demo.v:276$138_Y[3]
.sym 10748 $abc$5012$new_n264_
.sym 10749 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 10756 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4459
.sym 10757 CLK$SB_IO_IN_$glb_clk
.sym 10759 $abc$5012$memory\num_params$rdmux[0][3][0]$b$1024[0]
.sym 10760 $abc$5012$auto$wreduce.cc:455:run$744[1]_new_inv_
.sym 10761 $abc$5012$auto$wreduce.cc:455:run$744[3]_new_inv_
.sym 10762 $abc$5012$auto$simplemap.cc:250:simplemap_eqne$4000[1]_new_
.sym 10763 $abc$5012$procmux$627.B_AND_S[37]_new_
.sym 10764 $abc$5012$new_n449_
.sym 10765 pixel_data[10]
.sym 10766 $abc$5012$auto$wreduce.cc:455:run$747[3]_new_inv_
.sym 10779 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4580
.sym 10788 $PACKER_VCC_NET
.sym 10790 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4459
.sym 10791 $PACKER_VCC_NET
.sym 10803 cmd_counter[3]
.sym 10804 cmd_counter[1]
.sym 10805 cmd_counter[0]
.sym 10807 $PACKER_VCC_NET
.sym 10810 cmd_counter[2]
.sym 10812 cmd_counter[4]
.sym 10813 $abc$5012$memory\num_params$rdmux[0][2][0]$b$1012[0]_new_
.sym 10815 $PACKER_VCC_NET
.sym 10818 $abc$5012$sub$demo.v:276$138_Y[2]
.sym 10819 $abc$5012$sub$demo.v:276$138_Y[3]
.sym 10824 $abc$5012$memory\num_params$rdmux[0][3][0]$b$1024[0]
.sym 10828 $abc$5012$sub$demo.v:276$138_Y[4]
.sym 10832 $nextpnr_ICESTORM_LC_2$O
.sym 10834 cmd_counter[0]
.sym 10838 $auto$alumacc.cc:474:replace_alu$794.C[2]
.sym 10840 cmd_counter[1]
.sym 10841 $PACKER_VCC_NET
.sym 10844 $auto$alumacc.cc:474:replace_alu$794.C[3]
.sym 10846 cmd_counter[2]
.sym 10847 $PACKER_VCC_NET
.sym 10848 $auto$alumacc.cc:474:replace_alu$794.C[2]
.sym 10850 $auto$alumacc.cc:474:replace_alu$794.C[4]
.sym 10852 $PACKER_VCC_NET
.sym 10853 cmd_counter[3]
.sym 10854 $auto$alumacc.cc:474:replace_alu$794.C[3]
.sym 10857 $PACKER_VCC_NET
.sym 10858 cmd_counter[4]
.sym 10860 $auto$alumacc.cc:474:replace_alu$794.C[4]
.sym 10863 cmd_counter[0]
.sym 10864 cmd_counter[1]
.sym 10869 $abc$5012$sub$demo.v:276$138_Y[2]
.sym 10870 $abc$5012$sub$demo.v:276$138_Y[3]
.sym 10871 $abc$5012$memory\num_params$rdmux[0][2][0]$b$1012[0]_new_
.sym 10872 $abc$5012$memory\num_params$rdmux[0][3][0]$b$1024[0]
.sym 10875 $abc$5012$sub$demo.v:276$138_Y[4]
.sym 10876 $abc$5012$memory\num_params$rdmux[0][2][0]$b$1012[0]_new_
.sym 10877 $abc$5012$sub$demo.v:276$138_Y[3]
.sym 10878 $abc$5012$sub$demo.v:276$138_Y[2]
.sym 10882 $abc$5012$auto$wreduce.cc:455:run$746[3]_new_inv_
.sym 10883 $abc$5012$new_n414_
.sym 10884 $abc$5012$auto$wreduce.cc:455:run$746[1]_new_inv_
.sym 10885 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4369
.sym 10886 $abc$5012$auto$simplemap.cc:168:logic_reduce$1898[1]_new_inv_
.sym 10887 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3787
.sym 10888 $abc$5012$sub$demo.v:406$164_Y[0]
.sym 10889 MOSI$SB_IO_OUT
.sym 10898 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 10914 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 10925 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 10927 $abc$5012$sub$demo.v:276$138_Y[4]
.sym 10928 $abc$5012$sub$demo.v:406$164_Y[5]
.sym 10929 $abc$5012$sub$demo.v:406$164_Y[6]
.sym 10932 params_left[5]
.sym 10933 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 10934 $abc$5012$sub$demo.v:406$164_Y[3]
.sym 10936 $abc$5012$memory\num_params$rdmux[0][2][0]$b$1012[0]_new_
.sym 10937 $abc$5012$memory\num_params$rdmux[0][0][0]$a$1002[0]_new_inv_
.sym 10940 $abc$5012$auto$simplemap.cc:256:simplemap_eqne$2260_new_inv_
.sym 10944 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4059_new_
.sym 10945 $abc$5012$sub$demo.v:406$164_Y[0]
.sym 10946 params_left[2]
.sym 10948 params_left[1]
.sym 10951 $abc$5012$procmux$582.B_AND_S[14]_new_
.sym 10952 $abc$5012$new_n244_
.sym 10953 params_left[0]
.sym 10957 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4059_new_
.sym 10959 $abc$5012$auto$simplemap.cc:256:simplemap_eqne$2260_new_inv_
.sym 10962 $abc$5012$sub$demo.v:406$164_Y[5]
.sym 10964 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 10968 params_left[1]
.sym 10969 params_left[2]
.sym 10970 params_left[5]
.sym 10971 params_left[0]
.sym 10975 $abc$5012$sub$demo.v:406$164_Y[3]
.sym 10976 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 10980 $abc$5012$sub$demo.v:276$138_Y[4]
.sym 10981 $abc$5012$memory\num_params$rdmux[0][0][0]$a$1002[0]_new_inv_
.sym 10983 $abc$5012$auto$simplemap.cc:256:simplemap_eqne$2260_new_inv_
.sym 10988 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 10989 $abc$5012$sub$demo.v:406$164_Y[6]
.sym 10993 $abc$5012$procmux$582.B_AND_S[14]_new_
.sym 10994 $abc$5012$sub$demo.v:406$164_Y[0]
.sym 10995 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 10999 $abc$5012$new_n244_
.sym 11000 $abc$5012$auto$simplemap.cc:256:simplemap_eqne$2260_new_inv_
.sym 11001 $abc$5012$memory\num_params$rdmux[0][2][0]$b$1012[0]_new_
.sym 11002 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 11003 CLK$SB_IO_IN_$glb_clk
.sym 11006 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4400
.sym 11007 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 11008 $0\pixel_bit_counter[3:0][1]
.sym 11011 pixel_bit_counter[1]
.sym 11017 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 11020 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 11022 MOSI$SB_IO_OUT
.sym 11047 $abc$5012$sub$demo.v:406$164_Y[9]
.sym 11048 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 11049 $abc$5012$sub$demo.v:406$164_Y[11]
.sym 11051 $abc$5012$sub$demo.v:406$164_Y[13]
.sym 11053 $abc$5012$new_n241_
.sym 11055 params_left[4]
.sym 11056 $abc$5012$new_n240_
.sym 11057 params_left[3]
.sym 11058 $abc$5012$sub$demo.v:406$164_Y[12]
.sym 11059 params_left[6]
.sym 11061 $abc$5012$procmux$582.B_AND_S[27]_new_
.sym 11063 $abc$5012$new_n238_
.sym 11064 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 11069 params_left[11]
.sym 11072 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4059_new_
.sym 11073 $abc$5012$new_n239_
.sym 11074 params_left[12]
.sym 11075 params_left[9]
.sym 11079 $abc$5012$procmux$582.B_AND_S[27]_new_
.sym 11081 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 11082 $abc$5012$sub$demo.v:406$164_Y[13]
.sym 11085 $abc$5012$new_n241_
.sym 11087 $abc$5012$new_n240_
.sym 11088 $abc$5012$new_n239_
.sym 11091 params_left[4]
.sym 11092 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4059_new_
.sym 11093 params_left[3]
.sym 11094 $abc$5012$new_n238_
.sym 11097 params_left[12]
.sym 11098 params_left[9]
.sym 11099 params_left[11]
.sym 11100 params_left[6]
.sym 11103 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 11104 $abc$5012$sub$demo.v:406$164_Y[12]
.sym 11105 $abc$5012$procmux$582.B_AND_S[27]_new_
.sym 11109 $abc$5012$sub$demo.v:406$164_Y[9]
.sym 11110 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 11112 $abc$5012$procmux$582.B_AND_S[27]_new_
.sym 11122 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 11123 $abc$5012$sub$demo.v:406$164_Y[11]
.sym 11125 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 11126 CLK$SB_IO_IN_$glb_clk
.sym 11151 CS$SB_IO_OUT
.sym 12309 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065
.sym 12320 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065
.sym 12335 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4025
.sym 12336 $abc$5012$new_n545_
.sym 12337 bit_counter[1]
.sym 12339 $0\bit_counter[2:0][1]
.sym 12387 $0\bit_counter[2:0][2]
.sym 12388 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$3994
.sym 12390 bit_counter[2]
.sym 12392 $abc$5012$auto$ice40_ffinit.cc:141:execute$4990
.sym 12396 $abc$5012$auto$ice40_ffinit.cc:141:execute$4986
.sym 12399 $0\bit_counter[2:0][0]
.sym 12402 $PACKER_VCC_NET
.sym 12403 bit_counter[1]
.sym 12405 bit_counter[0]
.sym 12409 $nextpnr_ICESTORM_LC_5$O
.sym 12411 bit_counter[0]
.sym 12415 $auto$alumacc.cc:474:replace_alu$800.C[2]
.sym 12417 $PACKER_VCC_NET
.sym 12418 bit_counter[1]
.sym 12422 bit_counter[2]
.sym 12424 $PACKER_VCC_NET
.sym 12425 $auto$alumacc.cc:474:replace_alu$800.C[2]
.sym 12430 $0\bit_counter[2:0][2]
.sym 12434 $abc$5012$auto$ice40_ffinit.cc:141:execute$4990
.sym 12442 $abc$5012$auto$ice40_ffinit.cc:141:execute$4986
.sym 12446 $PACKER_VCC_NET
.sym 12447 bit_counter[0]
.sym 12453 $0\bit_counter[2:0][0]
.sym 12456 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$3994
.sym 12457 CLK$SB_IO_IN_$glb_clk
.sym 12463 $abc$5012$shiftx$demo.v:311$147.buffer[0]_new_
.sym 12464 $abc$5012$new_n455_
.sym 12465 $abc$5012$new_n300_
.sym 12466 $abc$5012$techmap$shiftx$demo.v:311$147.$4\buffer[7:0][0]_new_
.sym 12467 data[7]
.sym 12468 $abc$5012$new_n530_
.sym 12469 $abc$5012$new_n260_
.sym 12470 $abc$5012$new_n454_
.sym 12503 $abc$5012$auto$ice40_ffinit.cc:141:execute$4986
.sym 12517 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 12520 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3931
.sym 12528 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 12529 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 12541 $abc$5012$new_n537_
.sym 12542 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3931
.sym 12543 $abc$5012$auto$simplemap.cc:168:logic_reduce$1859[2]_new_inv_
.sym 12545 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 12549 $abc$5012$procmux$599.B_AND_S[13]_new_
.sym 12550 $abc$5012$new_n538_
.sym 12552 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 12553 $abc$5012$memory\cmd$rdmux[0][0][0]$a$861[2]_new_inv_
.sym 12556 data[5]
.sym 12558 data[2]
.sym 12559 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 12562 $abc$5012$new_n264_
.sym 12563 $abc$5012$auto$simplemap.cc:168:logic_reduce$1864[1]_new_inv_
.sym 12564 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 12565 cmd_counter[4]
.sym 12566 $abc$5012$new_n300_
.sym 12567 $abc$5012$auto$simplemap.cc:250:simplemap_eqne$4000[1]_new_
.sym 12568 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 12569 cmd_counter[2]
.sym 12570 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065
.sym 12573 data[5]
.sym 12574 $abc$5012$new_n300_
.sym 12575 $abc$5012$procmux$599.B_AND_S[13]_new_
.sym 12576 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065
.sym 12579 $abc$5012$auto$simplemap.cc:168:logic_reduce$1859[2]_new_inv_
.sym 12580 data[5]
.sym 12581 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 12582 cmd_counter[4]
.sym 12585 cmd_counter[2]
.sym 12586 $abc$5012$new_n537_
.sym 12587 $abc$5012$new_n264_
.sym 12588 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 12591 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 12594 $abc$5012$auto$simplemap.cc:250:simplemap_eqne$4000[1]_new_
.sym 12597 $abc$5012$new_n264_
.sym 12600 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 12603 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 12605 $abc$5012$new_n538_
.sym 12609 $abc$5012$memory\cmd$rdmux[0][0][0]$a$861[2]_new_inv_
.sym 12610 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 12611 data[2]
.sym 12612 $abc$5012$auto$simplemap.cc:168:logic_reduce$1864[1]_new_inv_
.sym 12619 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3931
.sym 12620 CLK$SB_IO_IN_$glb_clk
.sym 12622 $abc$5012$procmux$599.B_AND_S[9]_new_
.sym 12623 $abc$5012$new_n529_
.sym 12624 data[2]
.sym 12625 $abc$5012$new_n535_
.sym 12626 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4050_new_inv_
.sym 12627 $abc$5012$procmux$599.B_AND_S[2]_new_inv_
.sym 12628 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065
.sym 12629 $abc$5012$auto$simplemap.cc:168:logic_reduce$1864[1]_new_inv_
.sym 12641 $abc$5012$shiftx$demo.v:311$147.buffer[0]_new_
.sym 12644 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 12647 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 12652 $abc$5012$new_n320_
.sym 12655 $0\bit_counter[2:0][1]
.sym 12664 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 12665 $abc$5012$new_n270_
.sym 12667 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 12668 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 12669 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 12670 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 12671 $abc$5012$new_n321_
.sym 12672 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 12675 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 12678 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 12681 cmd_counter[2]
.sym 12683 $abc$5012$memory\cmd$rdmux[0][0][0]$a$861[7]_new_inv_
.sym 12686 $abc$5012$auto$simplemap.cc:168:logic_reduce$1864[1]_new_inv_
.sym 12689 $abc$5012$memory\cmd$rdmux[0][0][0]$b$862[5]_new_inv_
.sym 12693 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 12697 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 12699 $abc$5012$auto$simplemap.cc:168:logic_reduce$1864[1]_new_inv_
.sym 12702 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 12703 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 12704 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 12705 cmd_counter[2]
.sym 12708 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 12709 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 12710 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 12711 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 12714 $abc$5012$memory\cmd$rdmux[0][0][0]$b$862[5]_new_inv_
.sym 12715 $abc$5012$new_n270_
.sym 12716 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 12720 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 12721 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 12722 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 12723 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 12726 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 12727 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 12728 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 12729 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 12732 $abc$5012$memory\cmd$rdmux[0][0][0]$a$861[7]_new_inv_
.sym 12733 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 12735 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 12738 $abc$5012$memory\cmd$rdmux[0][0][0]$b$862[5]_new_inv_
.sym 12739 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 12740 $abc$5012$new_n321_
.sym 12741 $abc$5012$new_n270_
.sym 12745 pixel_data[6]
.sym 12746 $abc$5012$memory\cmd$rdmux[0][0][0]$a$861[1]_new_inv_
.sym 12747 $abc$5012$memory\cmd$rdmux[0][0][0]$b$862[5]_new_inv_
.sym 12748 pixel_data[11]
.sym 12749 pixel_data[5]
.sym 12750 pixel_data[14]
.sym 12751 pixel_data[15]
.sym 12752 $abc$5012$new_n296_
.sym 12757 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4459
.sym 12758 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065
.sym 12771 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 12778 pixel_data[6]
.sym 12786 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4459
.sym 12788 $abc$5012$new_n264_
.sym 12789 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 12791 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 12792 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 12794 $abc$5012$memory\num_params$rdmux[0][3][0]$b$1024[0]
.sym 12796 cmd_counter[2]
.sym 12797 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4490
.sym 12798 cmd_counter[4]
.sym 12799 cmd_counter[0]
.sym 12800 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 12804 $abc$5012$sub$demo.v:276$138_Y[2]
.sym 12806 $abc$5012$sub$demo.v:276$138_Y[4]
.sym 12809 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 12811 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 12814 cmd_counter[1]
.sym 12821 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 12822 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 12825 cmd_counter[2]
.sym 12826 $abc$5012$new_n264_
.sym 12827 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 12828 $abc$5012$sub$demo.v:276$138_Y[2]
.sym 12831 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 12832 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 12833 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 12834 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 12838 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4459
.sym 12840 cmd_counter[0]
.sym 12846 cmd_counter[1]
.sym 12849 cmd_counter[4]
.sym 12850 $abc$5012$new_n264_
.sym 12851 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 12852 $abc$5012$sub$demo.v:276$138_Y[4]
.sym 12855 cmd_counter[0]
.sym 12856 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 12857 $abc$5012$new_n264_
.sym 12858 $abc$5012$memory\num_params$rdmux[0][3][0]$b$1024[0]
.sym 12861 cmd_counter[1]
.sym 12862 cmd_counter[0]
.sym 12863 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 12864 $abc$5012$new_n264_
.sym 12865 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4490
.sym 12866 CLK$SB_IO_IN_$glb_clk
.sym 12868 pixel_data[3]
.sym 12869 pixel_data[2]
.sym 12870 $abc$5012$new_n551_
.sym 12871 $abc$5012$new_n467_
.sym 12872 $abc$5012$new_n468_
.sym 12873 pixel_data[7]
.sym 12874 $abc$5012$techmap$shiftx$demo.v:292$143.$11\buffer[15:0][0]_new_inv_
.sym 12875 $abc$5012$new_n552_
.sym 12883 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 12898 $0\pixel_bit_counter[3:0][1]
.sym 12901 $abc$5012$auto$ice40_ffinit.cc:141:execute$5002
.sym 12909 $abc$5012$auto$wreduce.cc:455:run$746[3]_new_inv_
.sym 12910 $abc$5012$auto$wreduce.cc:455:run$744[1]_new_inv_
.sym 12911 $abc$5012$auto$wreduce.cc:455:run$746[1]_new_inv_
.sym 12913 $0\pixel_data[15:0][10]
.sym 12914 DC$SB_IO_OUT
.sym 12915 $abc$5012$auto$ice40_ffinit.cc:141:execute$4990
.sym 12917 $abc$5012$shiftx$demo.v:311$147.buffer[0]_new_
.sym 12919 $abc$5012$eq$demo.v:276$139_Y_new_
.sym 12922 DC$SB_IO_OUT
.sym 12923 $abc$5012$auto$ice40_ffinit.cc:141:execute$4986
.sym 12924 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 12925 $0\bit_counter[2:0][1]
.sym 12927 $PACKER_VCC_NET
.sym 12928 $abc$5012$auto$simplemap.cc:250:simplemap_eqne$4000[1]_new_
.sym 12930 cmd_counter[0]
.sym 12935 $abc$5012$auto$wreduce.cc:455:run$744[3]_new_inv_
.sym 12944 $PACKER_VCC_NET
.sym 12945 cmd_counter[0]
.sym 12949 $abc$5012$auto$ice40_ffinit.cc:141:execute$4990
.sym 12950 $abc$5012$auto$ice40_ffinit.cc:141:execute$4986
.sym 12951 $0\bit_counter[2:0][1]
.sym 12954 $abc$5012$auto$ice40_ffinit.cc:141:execute$4990
.sym 12955 $abc$5012$auto$ice40_ffinit.cc:141:execute$4986
.sym 12956 $0\bit_counter[2:0][1]
.sym 12960 $abc$5012$eq$demo.v:276$139_Y_new_
.sym 12962 DC$SB_IO_OUT
.sym 12966 $abc$5012$auto$wreduce.cc:455:run$746[1]_new_inv_
.sym 12967 $abc$5012$auto$wreduce.cc:455:run$744[1]_new_inv_
.sym 12968 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 12969 $abc$5012$auto$simplemap.cc:250:simplemap_eqne$4000[1]_new_
.sym 12972 $abc$5012$shiftx$demo.v:311$147.buffer[0]_new_
.sym 12974 $abc$5012$auto$simplemap.cc:250:simplemap_eqne$4000[1]_new_
.sym 12975 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 12980 $0\pixel_data[15:0][10]
.sym 12984 $abc$5012$auto$wreduce.cc:455:run$744[3]_new_inv_
.sym 12985 $abc$5012$auto$wreduce.cc:455:run$746[3]_new_inv_
.sym 12986 $abc$5012$eq$demo.v:276$139_Y_new_
.sym 12987 DC$SB_IO_OUT
.sym 12988 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065_$glb_ce
.sym 12989 CLK$SB_IO_IN_$glb_clk
.sym 12991 $abc$5012$shiftx$demo.v:292$143.buffer[0]_new_inv_
.sym 12992 $0\pixel_bit_counter[3:0][0]
.sym 12993 $abc$5012$new_n461_
.sym 12994 $abc$5012$new_n460_
.sym 12995 $abc$5012$auto$ice40_ffinit.cc:141:execute$4994
.sym 12996 $abc$5012$new_n469_
.sym 12997 $abc$5012$new_n548_
.sym 12998 $abc$5012$techmap$shiftx$demo.v:292$143.$7\buffer[15:0][0]_new_
.sym 13009 $0\pixel_data[15:0][10]
.sym 13017 $abc$5012$auto$ice40_ffinit.cc:141:execute$5006
.sym 13033 $abc$5012$new_n414_
.sym 13034 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3787
.sym 13035 $abc$5012$auto$simplemap.cc:250:simplemap_eqne$4000[1]_new_
.sym 13036 $PACKER_VCC_NET
.sym 13037 $abc$5012$new_n449_
.sym 13038 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 13041 $abc$5012$auto$simplemap.cc:168:logic_reduce$2438_new_inv_
.sym 13042 $abc$5012$auto$simplemap.cc:168:logic_reduce$2438_new_inv_
.sym 13043 $0\pixel_bit_counter[3:0][1]
.sym 13044 $abc$5012$auto$simplemap.cc:168:logic_reduce$1898[1]_new_inv_
.sym 13046 params_left[0]
.sym 13048 $abc$5012$shiftx$demo.v:292$143.buffer[0]_new_inv_
.sym 13051 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4369
.sym 13052 $abc$5012$auto$ice40_ffinit.cc:141:execute$4994
.sym 13060 $abc$5012$auto$ice40_ffinit.cc:141:execute$5002
.sym 13063 $abc$5012$auto$ice40_ffinit.cc:141:execute$5006
.sym 13065 $0\pixel_bit_counter[3:0][1]
.sym 13066 $abc$5012$new_n414_
.sym 13067 $abc$5012$auto$ice40_ffinit.cc:141:execute$4994
.sym 13071 $abc$5012$auto$ice40_ffinit.cc:141:execute$5002
.sym 13072 $abc$5012$auto$ice40_ffinit.cc:141:execute$5006
.sym 13077 $0\pixel_bit_counter[3:0][1]
.sym 13078 $abc$5012$auto$simplemap.cc:168:logic_reduce$1898[1]_new_inv_
.sym 13079 $abc$5012$auto$ice40_ffinit.cc:141:execute$4994
.sym 13083 $abc$5012$auto$simplemap.cc:250:simplemap_eqne$4000[1]_new_
.sym 13084 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 13091 $abc$5012$auto$ice40_ffinit.cc:141:execute$5006
.sym 13092 $abc$5012$auto$ice40_ffinit.cc:141:execute$5002
.sym 13096 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 13097 $abc$5012$auto$simplemap.cc:168:logic_reduce$2438_new_inv_
.sym 13101 $PACKER_VCC_NET
.sym 13104 params_left[0]
.sym 13107 $abc$5012$new_n449_
.sym 13108 $abc$5012$shiftx$demo.v:292$143.buffer[0]_new_inv_
.sym 13109 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4369
.sym 13110 $abc$5012$auto$simplemap.cc:168:logic_reduce$2438_new_inv_
.sym 13111 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3787
.sym 13112 CLK$SB_IO_IN_$glb_clk
.sym 13116 $0\pixel_bit_counter[3:0][2]
.sym 13117 $0\pixel_bit_counter[3:0][3]
.sym 13118 $abc$5012$auto$ice40_ffinit.cc:141:execute$5002
.sym 13119 pixel_bit_counter[0]
.sym 13120 pixel_bit_counter[2]
.sym 13121 $abc$5012$auto$ice40_ffinit.cc:141:execute$5006
.sym 13130 $abc$5012$auto$simplemap.cc:168:logic_reduce$2438_new_inv_
.sym 13137 $abc$5012$auto$simplemap.cc:168:logic_reduce$2438_new_inv_
.sym 13157 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4400
.sym 13158 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4369
.sym 13159 $abc$5012$auto$ice40_ffinit.cc:141:execute$4994
.sym 13174 $0\pixel_bit_counter[3:0][1]
.sym 13177 pixel_bit_counter[1]
.sym 13179 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 13194 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4369
.sym 13197 $abc$5012$auto$ice40_ffinit.cc:141:execute$4994
.sym 13203 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 13209 pixel_bit_counter[1]
.sym 13227 $0\pixel_bit_counter[3:0][1]
.sym 13234 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4400
.sym 13235 CLK$SB_IO_IN_$glb_clk
.sym 13253 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4400
.sym 13255 $PACKER_VCC_NET
.sym 13257 $0\pixel_bit_counter[3:0][1]
.sym 14445 data[4]
.sym 14448 data[0]
.sym 14488 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4025
.sym 14493 $abc$5012$auto$ice40_ffinit.cc:141:execute$4990
.sym 14496 bit_counter[1]
.sym 14497 $abc$5012$auto$ice40_ffinit.cc:141:execute$4986
.sym 14503 data[4]
.sym 14505 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$3994
.sym 14506 $0\bit_counter[2:0][1]
.sym 14514 data[0]
.sym 14520 $abc$5012$auto$ice40_ffinit.cc:141:execute$4990
.sym 14522 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$3994
.sym 14525 data[0]
.sym 14526 $0\bit_counter[2:0][1]
.sym 14527 data[4]
.sym 14528 $abc$5012$auto$ice40_ffinit.cc:141:execute$4986
.sym 14531 $0\bit_counter[2:0][1]
.sym 14546 bit_counter[1]
.sym 14565 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4025
.sym 14566 CLK$SB_IO_IN_$glb_clk
.sym 14572 $abc$5012$new_n288_
.sym 14573 data[3]
.sym 14574 data[6]
.sym 14575 $abc$5012$new_n352_
.sym 14576 $abc$5012$new_n365_
.sym 14577 $abc$5012$new_n324_
.sym 14578 data[1]
.sym 14579 $abc$5012$new_n311_
.sym 14584 $abc$5012$new_n320_
.sym 14594 $0\bit_counter[2:0][1]
.sym 14610 $abc$5012$new_n539_
.sym 14614 $abc$5012$procmux$599.B_AND_S[9]_new_
.sym 14623 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4025
.sym 14629 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3931
.sym 14634 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3931
.sym 14649 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 14650 $abc$5012$new_n529_
.sym 14651 data[2]
.sym 14653 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4050_new_inv_
.sym 14655 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065
.sym 14657 data[5]
.sym 14658 $abc$5012$new_n545_
.sym 14659 $abc$5012$auto$ice40_ffinit.cc:141:execute$4986
.sym 14660 $abc$5012$techmap$shiftx$demo.v:311$147.$4\buffer[7:0][0]_new_
.sym 14661 $0\bit_counter[2:0][1]
.sym 14662 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 14663 $abc$5012$new_n260_
.sym 14666 $abc$5012$new_n455_
.sym 14667 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3931
.sym 14668 $abc$5012$auto$simplemap.cc:168:logic_reduce$1859[2]_new_inv_
.sym 14669 data[7]
.sym 14670 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 14671 data[1]
.sym 14672 $abc$5012$auto$ice40_ffinit.cc:141:execute$4990
.sym 14673 $0\pixel_data[15:0][13]
.sym 14674 data[3]
.sym 14675 data[6]
.sym 14676 $abc$5012$auto$ice40_ffinit.cc:141:execute$4986
.sym 14677 data[7]
.sym 14678 $0\pixel_data[15:0][15]
.sym 14679 $abc$5012$new_n285_
.sym 14680 $abc$5012$new_n454_
.sym 14682 $abc$5012$new_n454_
.sym 14683 $abc$5012$auto$ice40_ffinit.cc:141:execute$4990
.sym 14684 $abc$5012$techmap$shiftx$demo.v:311$147.$4\buffer[7:0][0]_new_
.sym 14685 $abc$5012$new_n455_
.sym 14688 $0\bit_counter[2:0][1]
.sym 14689 data[3]
.sym 14690 $abc$5012$auto$ice40_ffinit.cc:141:execute$4986
.sym 14691 data[7]
.sym 14694 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4050_new_inv_
.sym 14697 $0\pixel_data[15:0][13]
.sym 14700 $0\bit_counter[2:0][1]
.sym 14701 data[2]
.sym 14702 data[6]
.sym 14703 $abc$5012$new_n545_
.sym 14706 $0\pixel_data[15:0][15]
.sym 14707 $abc$5012$new_n285_
.sym 14708 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4050_new_inv_
.sym 14709 $abc$5012$new_n260_
.sym 14712 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 14713 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 14714 $abc$5012$new_n529_
.sym 14715 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 14718 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065
.sym 14719 $abc$5012$auto$simplemap.cc:168:logic_reduce$1859[2]_new_inv_
.sym 14720 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 14721 data[7]
.sym 14724 $0\bit_counter[2:0][1]
.sym 14725 $abc$5012$auto$ice40_ffinit.cc:141:execute$4986
.sym 14726 data[5]
.sym 14727 data[1]
.sym 14728 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3931
.sym 14729 CLK$SB_IO_IN_$glb_clk
.sym 14731 $0\pixel_data[15:0][13]
.sym 14732 $0\pixel_data[15:0][14]
.sym 14733 $abc$5012$new_n290_
.sym 14734 $abc$5012$memory\params$rdmux[0][3][1]$a$1271[6]_new_inv_
.sym 14735 pixel_data[9]
.sym 14736 $abc$5012$new_n292_
.sym 14737 pixel_data[13]
.sym 14738 pixel_data[1]
.sym 14753 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 14756 pixel_data[9]
.sym 14760 pixel_data[13]
.sym 14761 $PACKER_VCC_NET
.sym 14762 pixel_data[1]
.sym 14764 $0\pixel_data[15:0][15]
.sym 14773 $abc$5012$memory\cmd$rdmux[0][0][0]$a$861[1]_new_inv_
.sym 14774 $abc$5012$memory\cmd$rdmux[0][0][0]$b$862[5]_new_inv_
.sym 14776 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 14778 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065
.sym 14779 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 14781 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4059_new_
.sym 14782 data[2]
.sym 14784 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4050_new_inv_
.sym 14785 $abc$5012$procmux$599.B_AND_S[2]_new_inv_
.sym 14786 data[1]
.sym 14790 $abc$5012$eq$demo.v:276$139_Y_new_
.sym 14791 $abc$5012$new_n535_
.sym 14792 $0\pixel_data[15:0][10]
.sym 14793 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 14794 $abc$5012$new_n349_
.sym 14797 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 14798 $abc$5012$eq$demo.v:276$139_Y_new_
.sym 14799 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3931
.sym 14800 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 14801 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 14802 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 14803 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 14805 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 14806 $abc$5012$memory\cmd$rdmux[0][0][0]$a$861[1]_new_inv_
.sym 14807 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 14808 $abc$5012$new_n535_
.sym 14811 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 14812 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 14813 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 14814 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 14817 $abc$5012$new_n349_
.sym 14818 $abc$5012$eq$demo.v:276$139_Y_new_
.sym 14819 $abc$5012$procmux$599.B_AND_S[2]_new_inv_
.sym 14820 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 14823 data[1]
.sym 14824 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 14825 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 14826 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 14829 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4059_new_
.sym 14831 $abc$5012$eq$demo.v:276$139_Y_new_
.sym 14835 data[2]
.sym 14836 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065
.sym 14837 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4050_new_inv_
.sym 14838 $0\pixel_data[15:0][10]
.sym 14841 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4059_new_
.sym 14843 $abc$5012$eq$demo.v:276$139_Y_new_
.sym 14848 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 14850 $abc$5012$memory\cmd$rdmux[0][0][0]$b$862[5]_new_inv_
.sym 14851 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3931
.sym 14852 CLK$SB_IO_IN_$glb_clk
.sym 14856 param_counter[2]
.sym 14857 param_counter[3]
.sym 14858 param_counter[4]
.sym 14859 param_counter[5]
.sym 14860 param_counter[6]
.sym 14861 $abc$5012$new_n295_
.sym 14867 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4059_new_
.sym 14876 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4050_new_inv_
.sym 14878 $0\pixel_data[15:0][10]
.sym 14879 param_counter[4]
.sym 14881 param_counter[5]
.sym 14883 param_counter[6]
.sym 14886 $0\pixel_data[15:0][11]
.sym 14896 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 14901 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 14903 $0\pixel_data[15:0][13]
.sym 14904 $0\pixel_data[15:0][14]
.sym 14909 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 14910 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 14915 $0\pixel_data[15:0][15]
.sym 14921 $0\pixel_data[15:0][11]
.sym 14923 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 14930 $0\pixel_data[15:0][14]
.sym 14934 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 14935 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 14936 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 14937 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 14940 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 14941 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 14943 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 14948 $0\pixel_data[15:0][11]
.sym 14955 $0\pixel_data[15:0][13]
.sym 14961 $0\pixel_data[15:0][14]
.sym 14966 $0\pixel_data[15:0][15]
.sym 14970 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 14972 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 14974 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065_$glb_ce
.sym 14975 CLK$SB_IO_IN_$glb_clk
.sym 14977 param_counter[0]
.sym 14978 $abc$5012$new_n283_
.sym 14979 $0\pixel_data[15:0][11]
.sym 14980 $abc$5012$new_n279_
.sym 14981 $0\pixel_data[15:0][15]
.sym 14982 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4580
.sym 14983 $0\pixel_data[15:0][10]
.sym 14984 $abc$5012$new_n276_
.sym 14993 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3931
.sym 15001 param_counter[2]
.sym 15003 param_counter[3]
.sym 15008 pixel_data[14]
.sym 15009 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 15010 param_counter[0]
.sym 15018 pixel_data[3]
.sym 15020 $abc$5012$new_n461_
.sym 15022 pixel_data[5]
.sym 15024 pixel_data[15]
.sym 15026 pixel_data[9]
.sym 15029 pixel_data[11]
.sym 15030 pixel_data[13]
.sym 15032 pixel_data[1]
.sym 15033 $abc$5012$new_n552_
.sym 15034 $abc$5012$auto$ice40_ffinit.cc:141:execute$5002
.sym 15036 $0\pixel_data[15:0][11]
.sym 15038 $0\pixel_data[15:0][15]
.sym 15040 $0\pixel_data[15:0][10]
.sym 15041 $0\pixel_bit_counter[3:0][1]
.sym 15043 $abc$5012$new_n414_
.sym 15044 $abc$5012$new_n551_
.sym 15045 $abc$5012$new_n467_
.sym 15046 $abc$5012$new_n468_
.sym 15047 pixel_data[7]
.sym 15048 $abc$5012$auto$ice40_ffinit.cc:141:execute$5006
.sym 15051 $0\pixel_data[15:0][11]
.sym 15060 $0\pixel_data[15:0][10]
.sym 15063 pixel_data[5]
.sym 15064 $0\pixel_bit_counter[3:0][1]
.sym 15065 $abc$5012$auto$ice40_ffinit.cc:141:execute$5002
.sym 15066 pixel_data[1]
.sym 15069 pixel_data[9]
.sym 15070 $abc$5012$new_n461_
.sym 15071 $0\pixel_bit_counter[3:0][1]
.sym 15072 pixel_data[11]
.sym 15075 $abc$5012$new_n414_
.sym 15076 $0\pixel_bit_counter[3:0][1]
.sym 15077 pixel_data[15]
.sym 15078 pixel_data[13]
.sym 15084 $0\pixel_data[15:0][15]
.sym 15087 $abc$5012$new_n467_
.sym 15088 $abc$5012$auto$ice40_ffinit.cc:141:execute$5006
.sym 15089 $abc$5012$new_n552_
.sym 15090 $abc$5012$new_n468_
.sym 15093 $0\pixel_bit_counter[3:0][1]
.sym 15094 pixel_data[3]
.sym 15095 $abc$5012$new_n551_
.sym 15096 pixel_data[7]
.sym 15097 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065_$glb_ce
.sym 15098 CLK$SB_IO_IN_$glb_clk
.sym 15100 $abc$5012$new_n346_
.sym 15101 $abc$5012$memory\params$rdmux[0][2][0]$a$1256[3]_new_inv_
.sym 15102 $abc$5012$new_n345_
.sym 15103 $abc$5012$new_n479_
.sym 15104 pixel_data[8]
.sym 15105 $abc$5012$new_n554_
.sym 15107 pixel_data[0]
.sym 15124 $PACKER_VCC_NET
.sym 15143 $abc$5012$new_n461_
.sym 15144 $abc$5012$new_n460_
.sym 15145 $abc$5012$auto$ice40_ffinit.cc:141:execute$5002
.sym 15146 pixel_bit_counter[0]
.sym 15147 $abc$5012$new_n548_
.sym 15149 pixel_data[6]
.sym 15150 pixel_data[2]
.sym 15152 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4369
.sym 15153 $abc$5012$auto$simplemap.cc:168:logic_reduce$1898[1]_new_inv_
.sym 15155 $abc$5012$techmap$shiftx$demo.v:292$143.$11\buffer[15:0][0]_new_inv_
.sym 15156 $abc$5012$auto$ice40_ffinit.cc:141:execute$5006
.sym 15159 $abc$5012$new_n547_
.sym 15160 $0\pixel_bit_counter[3:0][1]
.sym 15161 $abc$5012$auto$ice40_ffinit.cc:141:execute$4994
.sym 15162 $abc$5012$new_n469_
.sym 15163 pixel_data[10]
.sym 15164 $abc$5012$techmap$shiftx$demo.v:292$143.$7\buffer[15:0][0]_new_
.sym 15166 $0\pixel_bit_counter[3:0][0]
.sym 15168 pixel_data[14]
.sym 15169 pixel_data[8]
.sym 15171 $PACKER_VCC_NET
.sym 15172 pixel_data[0]
.sym 15175 $abc$5012$techmap$shiftx$demo.v:292$143.$7\buffer[15:0][0]_new_
.sym 15176 $abc$5012$auto$ice40_ffinit.cc:141:execute$4994
.sym 15177 $abc$5012$techmap$shiftx$demo.v:292$143.$11\buffer[15:0][0]_new_inv_
.sym 15180 pixel_bit_counter[0]
.sym 15182 $PACKER_VCC_NET
.sym 15186 $abc$5012$auto$ice40_ffinit.cc:141:execute$5006
.sym 15188 $abc$5012$auto$ice40_ffinit.cc:141:execute$5002
.sym 15192 $0\pixel_bit_counter[3:0][1]
.sym 15193 $abc$5012$new_n461_
.sym 15194 pixel_data[8]
.sym 15195 pixel_data[10]
.sym 15200 $0\pixel_bit_counter[3:0][0]
.sym 15204 $0\pixel_bit_counter[3:0][1]
.sym 15205 pixel_data[2]
.sym 15206 $abc$5012$auto$simplemap.cc:168:logic_reduce$1898[1]_new_inv_
.sym 15207 pixel_data[0]
.sym 15210 $abc$5012$new_n547_
.sym 15211 pixel_data[6]
.sym 15212 pixel_data[14]
.sym 15213 $0\pixel_bit_counter[3:0][1]
.sym 15216 $abc$5012$new_n469_
.sym 15217 $abc$5012$auto$ice40_ffinit.cc:141:execute$5002
.sym 15218 $abc$5012$new_n460_
.sym 15219 $abc$5012$new_n548_
.sym 15220 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4369
.sym 15221 CLK$SB_IO_IN_$glb_clk
.sym 15224 $abc$5012$memory\params$rdmux[0][2][1]$b$1260[2]_new_
.sym 15225 $abc$5012$new_n547_
.sym 15226 pixel_bit_counter[3]
.sym 15228 pixel_data[4]
.sym 15229 $PACKER_VCC_NET
.sym 15230 pixel_data[12]
.sym 15252 $PACKER_VCC_NET
.sym 15266 $0\pixel_bit_counter[3:0][2]
.sym 15268 $abc$5012$auto$ice40_ffinit.cc:141:execute$4994
.sym 15270 pixel_bit_counter[1]
.sym 15275 $0\pixel_bit_counter[3:0][3]
.sym 15276 $abc$5012$auto$ice40_ffinit.cc:141:execute$5002
.sym 15283 pixel_bit_counter[3]
.sym 15286 pixel_bit_counter[2]
.sym 15291 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4369
.sym 15293 pixel_bit_counter[0]
.sym 15294 $PACKER_VCC_NET
.sym 15296 $nextpnr_ICESTORM_LC_8$O
.sym 15299 pixel_bit_counter[0]
.sym 15302 $auto$alumacc.cc:474:replace_alu$797.C[2]
.sym 15304 pixel_bit_counter[1]
.sym 15305 $PACKER_VCC_NET
.sym 15308 $auto$alumacc.cc:474:replace_alu$797.C[3]
.sym 15310 $PACKER_VCC_NET
.sym 15311 pixel_bit_counter[2]
.sym 15312 $auto$alumacc.cc:474:replace_alu$797.C[2]
.sym 15315 pixel_bit_counter[3]
.sym 15317 $PACKER_VCC_NET
.sym 15318 $auto$alumacc.cc:474:replace_alu$797.C[3]
.sym 15323 $0\pixel_bit_counter[3:0][2]
.sym 15330 $abc$5012$auto$ice40_ffinit.cc:141:execute$4994
.sym 15336 $abc$5012$auto$ice40_ffinit.cc:141:execute$5002
.sym 15340 $0\pixel_bit_counter[3:0][3]
.sym 15343 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4369
.sym 15344 CLK$SB_IO_IN_$glb_clk
.sym 15359 $PACKER_VCC_NET
.sym 15378 $PACKER_VCC_NET
.sym 16553 $abc$5012$memory\params$rdmux[0][3][1]$b$1272[4]_new_
.sym 16554 $abc$5012$memory\params$rdmux[0][2][1]$a$1259[4]_new_
.sym 16557 $abc$5012$memory\params$rdmux[0][2][1]$b$1260[1]_new_inv_
.sym 16599 $abc$5012$new_n365_
.sym 16600 $abc$5012$new_n539_
.sym 16602 $abc$5012$new_n311_
.sym 16603 $abc$5012$new_n288_
.sym 16608 $abc$5012$new_n320_
.sym 16615 data[0]
.sym 16620 data[4]
.sym 16622 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3931
.sym 16634 $abc$5012$new_n311_
.sym 16635 $abc$5012$new_n320_
.sym 16636 $abc$5012$new_n288_
.sym 16637 data[4]
.sym 16652 $abc$5012$new_n365_
.sym 16653 $abc$5012$new_n288_
.sym 16654 data[0]
.sym 16655 $abc$5012$new_n539_
.sym 16674 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3931
.sym 16675 CLK$SB_IO_IN_$glb_clk
.sym 16681 $0\pixel_data[15:0][12]
.sym 16682 $abc$5012$new_n356_
.sym 16683 $abc$5012$memory\params$rdmux[0][1][0]$a$1250[4]_new_inv_
.sym 16684 $abc$5012$memory\params$rdmux[0][2][1]$a$1259[1]_new_inv_
.sym 16685 $0\pixel_data[15:0][1]
.sym 16687 $abc$5012$memory\params$rdmux[0][3][3]$b$1278[6]_new_
.sym 16688 $abc$5012$new_n315_
.sym 16710 $0\pixel_data[15:0][0]
.sym 16714 param_counter[1]
.sym 16724 $abc$5012$new_n354_
.sym 16736 $abc$5012$memory\params$rdmux[0][2][0]$a$1256[4]_new_inv_
.sym 16740 param_counter[2]
.sym 16742 param_counter[3]
.sym 16744 param_counter[4]
.sym 16745 $0\pixel_data[15:0][12]
.sym 16746 param_counter[5]
.sym 16758 $abc$5012$new_n288_
.sym 16760 $0\pixel_data[15:0][11]
.sym 16763 $abc$5012$new_n324_
.sym 16764 data[1]
.sym 16766 $0\pixel_data[15:0][0]
.sym 16768 $abc$5012$new_n290_
.sym 16769 $abc$5012$new_n352_
.sym 16770 $abc$5012$procmux$599.B_AND_S[9]_new_
.sym 16771 $abc$5012$new_n530_
.sym 16774 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 16775 data[3]
.sym 16776 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3931
.sym 16778 $0\pixel_data[15:0][1]
.sym 16781 $abc$5012$auto$simplemap.cc:168:logic_reduce$1864[1]_new_inv_
.sym 16782 $0\pixel_data[15:0][12]
.sym 16784 data[6]
.sym 16786 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4050_new_inv_
.sym 16788 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065
.sym 16791 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 16792 $abc$5012$auto$simplemap.cc:168:logic_reduce$1864[1]_new_inv_
.sym 16794 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065
.sym 16797 $abc$5012$new_n324_
.sym 16798 $abc$5012$new_n288_
.sym 16799 data[3]
.sym 16800 $abc$5012$new_n530_
.sym 16803 $abc$5012$new_n288_
.sym 16804 $abc$5012$new_n290_
.sym 16806 data[6]
.sym 16810 $0\pixel_data[15:0][1]
.sym 16811 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4050_new_inv_
.sym 16816 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4050_new_inv_
.sym 16818 $0\pixel_data[15:0][0]
.sym 16823 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4050_new_inv_
.sym 16824 $0\pixel_data[15:0][11]
.sym 16827 data[1]
.sym 16828 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065
.sym 16829 $abc$5012$new_n352_
.sym 16830 $abc$5012$procmux$599.B_AND_S[9]_new_
.sym 16833 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4050_new_inv_
.sym 16835 $0\pixel_data[15:0][12]
.sym 16837 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3931
.sym 16838 CLK$SB_IO_IN_$glb_clk
.sym 16840 $abc$5012$new_n318_
.sym 16841 $abc$5012$new_n354_
.sym 16842 $abc$5012$new_n316_
.sym 16843 $abc$5012$memory\params$rdmux[0][0][0]$a$1247[5]_new_
.sym 16844 $abc$5012$new_n308_
.sym 16845 $abc$5012$new_n342_
.sym 16846 $abc$5012$new_n524_
.sym 16847 $abc$5012$new_n307_
.sym 16856 $0\pixel_data[15:0][11]
.sym 16864 param_counter[0]
.sym 16865 param_counter[6]
.sym 16882 param_counter[0]
.sym 16884 $abc$5012$memory\params$rdmux[0][3][1]$a$1271[6]_new_inv_
.sym 16885 param_counter[4]
.sym 16886 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4050_new_inv_
.sym 16887 param_counter[6]
.sym 16888 $abc$5012$new_n295_
.sym 16890 $0\pixel_data[15:0][14]
.sym 16891 param_counter[2]
.sym 16892 param_counter[3]
.sym 16893 $0\pixel_data[15:0][1]
.sym 16894 param_counter[5]
.sym 16895 $abc$5012$memory\params$rdmux[0][3][3]$b$1278[6]_new_
.sym 16896 $abc$5012$new_n295_
.sym 16900 $abc$5012$memory\params$rdmux[0][0][0]$a$1247[5]_new_
.sym 16901 param_counter[1]
.sym 16902 $abc$5012$new_n292_
.sym 16905 $0\pixel_data[15:0][13]
.sym 16909 $abc$5012$new_n285_
.sym 16912 $abc$5012$new_n296_
.sym 16914 $abc$5012$new_n295_
.sym 16915 $abc$5012$memory\params$rdmux[0][0][0]$a$1247[5]_new_
.sym 16916 param_counter[6]
.sym 16917 $abc$5012$memory\params$rdmux[0][3][3]$b$1278[6]_new_
.sym 16920 $abc$5012$new_n292_
.sym 16921 param_counter[4]
.sym 16922 $abc$5012$new_n295_
.sym 16923 param_counter[6]
.sym 16926 $0\pixel_data[15:0][14]
.sym 16927 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4050_new_inv_
.sym 16928 $abc$5012$new_n296_
.sym 16929 $abc$5012$new_n285_
.sym 16932 param_counter[2]
.sym 16934 param_counter[0]
.sym 16935 param_counter[1]
.sym 16939 $0\pixel_data[15:0][1]
.sym 16944 $abc$5012$memory\params$rdmux[0][3][1]$a$1271[6]_new_inv_
.sym 16945 param_counter[5]
.sym 16946 $abc$5012$memory\params$rdmux[0][3][3]$b$1278[6]_new_
.sym 16947 param_counter[3]
.sym 16951 $0\pixel_data[15:0][13]
.sym 16958 $0\pixel_data[15:0][1]
.sym 16960 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065_$glb_ce
.sym 16961 CLK$SB_IO_IN_$glb_clk
.sym 16963 $abc$5012$memory\params$rdmux[0][2][0]$a$1256[4]_new_inv_
.sym 16964 $abc$5012$new_n368_
.sym 16965 $abc$5012$memory\params$rdmux[0][2][0]$a$1256[2]_new_inv_
.sym 16966 $abc$5012$new_n341_
.sym 16967 $abc$5012$memory\params$rdmux[0][0][0]$b$1248[3]_new_
.sym 16968 $abc$5012$new_n281_
.sym 16969 $abc$5012$memory\params$rdmux[0][3][1]$a$1271[5]_new_
.sym 16970 $abc$5012$new_n334_
.sym 16987 param_counter[1]
.sym 16988 $0\pixel_data[15:0][0]
.sym 16989 param_counter[5]
.sym 16993 $abc$5012$new_n479_
.sym 16998 $abc$5012$new_n277_
.sym 17004 param_counter[0]
.sym 17006 param_counter[2]
.sym 17007 param_counter[3]
.sym 17008 param_counter[4]
.sym 17010 param_counter[6]
.sym 17017 param_counter[5]
.sym 17031 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4580
.sym 17034 param_counter[1]
.sym 17036 $nextpnr_ICESTORM_LC_3$O
.sym 17039 param_counter[0]
.sym 17042 $auto$alumacc.cc:474:replace_alu$791.C[2]
.sym 17045 param_counter[1]
.sym 17048 $auto$alumacc.cc:474:replace_alu$791.C[3]
.sym 17051 param_counter[2]
.sym 17052 $auto$alumacc.cc:474:replace_alu$791.C[2]
.sym 17054 $auto$alumacc.cc:474:replace_alu$791.C[4]
.sym 17057 param_counter[3]
.sym 17058 $auto$alumacc.cc:474:replace_alu$791.C[3]
.sym 17060 $auto$alumacc.cc:474:replace_alu$791.C[5]
.sym 17063 param_counter[4]
.sym 17064 $auto$alumacc.cc:474:replace_alu$791.C[4]
.sym 17066 $auto$alumacc.cc:474:replace_alu$791.C[6]
.sym 17068 param_counter[5]
.sym 17070 $auto$alumacc.cc:474:replace_alu$791.C[5]
.sym 17075 param_counter[6]
.sym 17076 $auto$alumacc.cc:474:replace_alu$791.C[6]
.sym 17079 param_counter[1]
.sym 17081 param_counter[3]
.sym 17082 param_counter[6]
.sym 17083 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4580
.sym 17084 CLK$SB_IO_IN_$glb_clk
.sym 17086 $abc$5012$new_n367_
.sym 17087 $abc$5012$new_n331_
.sym 17088 $abc$5012$new_n280_
.sym 17089 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4627
.sym 17090 $abc$5012$new_n332_
.sym 17091 $abc$5012$new_n333_
.sym 17092 param_counter[1]
.sym 17093 $abc$5012$new_n372_
.sym 17109 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3931
.sym 17111 param_counter[2]
.sym 17112 $abc$5012$new_n355_
.sym 17113 param_counter[3]
.sym 17115 param_counter[4]
.sym 17118 param_counter[0]
.sym 17119 param_counter[6]
.sym 17129 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4580
.sym 17130 param_counter[3]
.sym 17131 $abc$5012$memory\params$rdmux[0][0][0]$b$1248[3]_new_
.sym 17132 $abc$5012$new_n554_
.sym 17133 param_counter[6]
.sym 17135 param_counter[0]
.sym 17136 $abc$5012$new_n283_
.sym 17137 $abc$5012$new_n345_
.sym 17138 $abc$5012$new_n341_
.sym 17139 param_counter[4]
.sym 17141 param_counter[6]
.sym 17142 $abc$5012$new_n295_
.sym 17144 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 17146 $abc$5012$memory\params$rdmux[0][0][0]$a$1247[7]_new_inv_
.sym 17149 param_counter[1]
.sym 17152 $abc$5012$new_n331_
.sym 17153 $abc$5012$new_n479_
.sym 17155 $PACKER_VCC_NET
.sym 17161 param_counter[0]
.sym 17163 $PACKER_VCC_NET
.sym 17166 param_counter[3]
.sym 17167 param_counter[6]
.sym 17168 param_counter[0]
.sym 17169 param_counter[1]
.sym 17172 $abc$5012$new_n331_
.sym 17173 $abc$5012$new_n554_
.sym 17174 $abc$5012$memory\params$rdmux[0][0][0]$b$1248[3]_new_
.sym 17175 param_counter[6]
.sym 17178 param_counter[3]
.sym 17180 param_counter[4]
.sym 17185 $abc$5012$memory\params$rdmux[0][0][0]$a$1247[7]_new_inv_
.sym 17186 $abc$5012$new_n283_
.sym 17187 param_counter[6]
.sym 17190 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 17191 $abc$5012$new_n295_
.sym 17192 $abc$5012$new_n479_
.sym 17196 $abc$5012$new_n295_
.sym 17197 $abc$5012$new_n345_
.sym 17198 $abc$5012$new_n341_
.sym 17199 param_counter[0]
.sym 17202 param_counter[4]
.sym 17204 param_counter[3]
.sym 17206 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4580
.sym 17207 CLK$SB_IO_IN_$glb_clk
.sym 17209 $0\pixel_data[15:0][0]
.sym 17210 $abc$5012$new_n543_
.sym 17211 $abc$5012$memory\params$rdmux[0][2][0]$b$1257[3]_new_
.sym 17212 $abc$5012$memory\params$rdmux[0][0][0]$a$1247[7]_new_inv_
.sym 17213 $abc$5012$memory\params$rdmux[0][4][1]$a$1295[0]_new_
.sym 17214 $abc$5012$new_n277_
.sym 17215 $abc$5012$new_n275_
.sym 17216 $abc$5012$new_n355_
.sym 17223 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4580
.sym 17240 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4580
.sym 17241 param_counter[1]
.sym 17243 $0\pixel_data[15:0][12]
.sym 17250 param_counter[0]
.sym 17251 $abc$5012$memory\params$rdmux[0][2][0]$a$1256[3]_new_inv_
.sym 17252 param_counter[5]
.sym 17253 $abc$5012$new_n279_
.sym 17254 param_counter[2]
.sym 17258 param_counter[4]
.sym 17259 $abc$5012$memory\params$rdmux[0][2][1]$b$1260[2]_new_
.sym 17260 param_counter[5]
.sym 17262 param_counter[6]
.sym 17264 param_counter[1]
.sym 17266 $abc$5012$new_n346_
.sym 17271 param_counter[2]
.sym 17273 param_counter[3]
.sym 17274 $0\pixel_data[15:0][0]
.sym 17275 param_counter[4]
.sym 17276 $abc$5012$memory\params$rdmux[0][2][0]$b$1257[3]_new_
.sym 17283 param_counter[2]
.sym 17284 $abc$5012$new_n279_
.sym 17285 param_counter[0]
.sym 17286 param_counter[1]
.sym 17289 param_counter[1]
.sym 17290 param_counter[0]
.sym 17291 param_counter[3]
.sym 17292 param_counter[2]
.sym 17295 $abc$5012$new_n346_
.sym 17296 param_counter[5]
.sym 17297 $abc$5012$memory\params$rdmux[0][2][1]$b$1260[2]_new_
.sym 17298 param_counter[6]
.sym 17301 param_counter[4]
.sym 17302 param_counter[0]
.sym 17303 param_counter[2]
.sym 17304 param_counter[5]
.sym 17310 $0\pixel_data[15:0][0]
.sym 17313 $abc$5012$memory\params$rdmux[0][2][0]$b$1257[3]_new_
.sym 17314 param_counter[4]
.sym 17315 $abc$5012$memory\params$rdmux[0][2][0]$a$1256[3]_new_inv_
.sym 17316 param_counter[5]
.sym 17327 $0\pixel_data[15:0][0]
.sym 17329 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065_$glb_ce
.sym 17330 CLK$SB_IO_IN_$glb_clk
.sym 17337 $abc$5012$new_n541_
.sym 17338 $abc$5012$new_n542_
.sym 17373 param_counter[0]
.sym 17378 pixel_data[4]
.sym 17380 $abc$5012$auto$ice40_ffinit.cc:141:execute$5006
.sym 17381 param_counter[2]
.sym 17384 param_counter[3]
.sym 17395 $0\pixel_bit_counter[3:0][1]
.sym 17401 param_counter[1]
.sym 17403 $0\pixel_data[15:0][12]
.sym 17404 pixel_data[12]
.sym 17412 param_counter[1]
.sym 17413 param_counter[0]
.sym 17414 param_counter[2]
.sym 17415 param_counter[3]
.sym 17418 pixel_data[12]
.sym 17419 $abc$5012$auto$ice40_ffinit.cc:141:execute$5006
.sym 17420 $0\pixel_bit_counter[3:0][1]
.sym 17421 pixel_data[4]
.sym 17424 $abc$5012$auto$ice40_ffinit.cc:141:execute$5006
.sym 17438 $0\pixel_data[15:0][12]
.sym 17448 $0\pixel_data[15:0][12]
.sym 17452 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065_$glb_ce
.sym 17453 CLK$SB_IO_IN_$glb_clk
.sym 18704 param_counter[0]
.sym 18712 param_counter[1]
.sym 18721 param_counter[3]
.sym 18727 param_counter[2]
.sym 18736 param_counter[1]
.sym 18737 param_counter[0]
.sym 18739 param_counter[2]
.sym 18742 param_counter[0]
.sym 18743 param_counter[3]
.sym 18745 param_counter[1]
.sym 18760 param_counter[3]
.sym 18761 param_counter[0]
.sym 18762 param_counter[1]
.sym 18763 param_counter[2]
.sym 18802 param_counter[0]
.sym 18866 $abc$5012$new_n318_
.sym 18867 $abc$5012$memory\params$rdmux[0][2][1]$a$1259[4]_new_
.sym 18872 param_counter[1]
.sym 18873 $abc$5012$new_n354_
.sym 18874 $abc$5012$memory\params$rdmux[0][3][1]$b$1272[4]_new_
.sym 18876 $abc$5012$new_n316_
.sym 18877 $abc$5012$memory\params$rdmux[0][2][1]$a$1259[1]_new_inv_
.sym 18878 $abc$5012$memory\params$rdmux[0][2][1]$b$1260[1]_new_inv_
.sym 18880 param_counter[1]
.sym 18881 $abc$5012$new_n315_
.sym 18882 $abc$5012$memory\params$rdmux[0][2][0]$a$1256[4]_new_inv_
.sym 18883 $abc$5012$new_n356_
.sym 18885 param_counter[5]
.sym 18887 param_counter[2]
.sym 18889 param_counter[3]
.sym 18891 param_counter[4]
.sym 18892 $abc$5012$memory\params$rdmux[0][1][0]$a$1250[4]_new_inv_
.sym 18893 param_counter[5]
.sym 18894 param_counter[0]
.sym 18895 param_counter[6]
.sym 18897 param_counter[3]
.sym 18899 $abc$5012$new_n318_
.sym 18900 $abc$5012$memory\params$rdmux[0][1][0]$a$1250[4]_new_inv_
.sym 18901 $abc$5012$new_n315_
.sym 18902 param_counter[5]
.sym 18905 param_counter[5]
.sym 18906 $abc$5012$memory\params$rdmux[0][2][1]$a$1259[1]_new_inv_
.sym 18907 $abc$5012$memory\params$rdmux[0][2][1]$b$1260[1]_new_inv_
.sym 18908 param_counter[4]
.sym 18911 param_counter[4]
.sym 18912 $abc$5012$memory\params$rdmux[0][3][1]$b$1272[4]_new_
.sym 18913 $abc$5012$memory\params$rdmux[0][2][0]$a$1256[4]_new_inv_
.sym 18914 param_counter[3]
.sym 18917 param_counter[0]
.sym 18918 param_counter[1]
.sym 18919 param_counter[2]
.sym 18920 param_counter[3]
.sym 18923 $abc$5012$new_n318_
.sym 18924 $abc$5012$new_n356_
.sym 18925 param_counter[6]
.sym 18926 $abc$5012$new_n354_
.sym 18936 param_counter[0]
.sym 18938 param_counter[1]
.sym 18941 $abc$5012$memory\params$rdmux[0][2][1]$a$1259[4]_new_
.sym 18942 param_counter[5]
.sym 18943 $abc$5012$new_n316_
.sym 18944 param_counter[6]
.sym 18968 param_counter[1]
.sym 18989 $abc$5012$memory\params$rdmux[0][2][0]$a$1256[4]_new_inv_
.sym 18991 $abc$5012$memory\params$rdmux[0][2][0]$a$1256[2]_new_inv_
.sym 18992 $abc$5012$new_n355_
.sym 18993 $abc$5012$memory\params$rdmux[0][0][0]$b$1248[3]_new_
.sym 18994 $abc$5012$new_n281_
.sym 18995 $abc$5012$memory\params$rdmux[0][3][3]$b$1278[6]_new_
.sym 19001 $abc$5012$new_n308_
.sym 19003 $abc$5012$memory\params$rdmux[0][3][1]$a$1271[5]_new_
.sym 19006 param_counter[0]
.sym 19007 param_counter[2]
.sym 19009 param_counter[1]
.sym 19010 param_counter[5]
.sym 19011 $abc$5012$new_n524_
.sym 19012 $abc$5012$new_n307_
.sym 19015 $abc$5012$new_n316_
.sym 19016 param_counter[3]
.sym 19017 param_counter[4]
.sym 19018 $abc$5012$new_n342_
.sym 19019 param_counter[6]
.sym 19020 $abc$5012$new_n277_
.sym 19022 $abc$5012$memory\params$rdmux[0][3][3]$b$1278[6]_new_
.sym 19024 $abc$5012$memory\params$rdmux[0][0][0]$b$1248[3]_new_
.sym 19025 param_counter[6]
.sym 19028 $abc$5012$new_n316_
.sym 19030 $abc$5012$new_n355_
.sym 19031 $abc$5012$new_n342_
.sym 19034 param_counter[1]
.sym 19035 param_counter[0]
.sym 19036 param_counter[2]
.sym 19037 $abc$5012$new_n281_
.sym 19040 $abc$5012$new_n307_
.sym 19041 $abc$5012$new_n277_
.sym 19042 param_counter[5]
.sym 19043 $abc$5012$new_n524_
.sym 19046 param_counter[2]
.sym 19047 param_counter[0]
.sym 19048 param_counter[3]
.sym 19049 param_counter[4]
.sym 19052 param_counter[4]
.sym 19053 $abc$5012$memory\params$rdmux[0][2][0]$a$1256[2]_new_inv_
.sym 19054 param_counter[5]
.sym 19058 param_counter[3]
.sym 19059 param_counter[4]
.sym 19060 $abc$5012$memory\params$rdmux[0][2][0]$a$1256[4]_new_inv_
.sym 19061 $abc$5012$memory\params$rdmux[0][3][1]$a$1271[5]_new_
.sym 19064 $abc$5012$new_n308_
.sym 19065 param_counter[1]
.sym 19066 param_counter[5]
.sym 19088 $abc$5012$new_n355_
.sym 19114 param_counter[2]
.sym 19115 param_counter[3]
.sym 19118 param_counter[1]
.sym 19122 param_counter[2]
.sym 19123 param_counter[3]
.sym 19124 param_counter[4]
.sym 19125 $abc$5012$new_n342_
.sym 19128 $abc$5012$memory\params$rdmux[0][2][0]$a$1256[4]_new_inv_
.sym 19134 $abc$5012$memory\params$rdmux[0][3][1]$a$1271[5]_new_
.sym 19135 $abc$5012$new_n334_
.sym 19136 param_counter[0]
.sym 19140 $abc$5012$memory\params$rdmux[0][0][0]$b$1248[3]_new_
.sym 19145 param_counter[1]
.sym 19146 param_counter[0]
.sym 19147 param_counter[3]
.sym 19148 param_counter[2]
.sym 19151 param_counter[4]
.sym 19152 $abc$5012$memory\params$rdmux[0][3][1]$a$1271[5]_new_
.sym 19153 $abc$5012$memory\params$rdmux[0][0][0]$b$1248[3]_new_
.sym 19154 $abc$5012$memory\params$rdmux[0][2][0]$a$1256[4]_new_inv_
.sym 19157 param_counter[3]
.sym 19158 param_counter[0]
.sym 19159 param_counter[1]
.sym 19160 param_counter[2]
.sym 19163 param_counter[3]
.sym 19164 $abc$5012$new_n342_
.sym 19165 $abc$5012$new_n334_
.sym 19166 $abc$5012$memory\params$rdmux[0][2][0]$a$1256[4]_new_inv_
.sym 19169 param_counter[3]
.sym 19170 param_counter[0]
.sym 19171 param_counter[1]
.sym 19176 param_counter[3]
.sym 19177 param_counter[4]
.sym 19182 param_counter[0]
.sym 19184 param_counter[2]
.sym 19187 param_counter[0]
.sym 19188 param_counter[2]
.sym 19189 param_counter[4]
.sym 19190 param_counter[1]
.sym 19235 param_counter[0]
.sym 19240 $abc$5012$new_n281_
.sym 19241 $abc$5012$memory\params$rdmux[0][3][1]$a$1271[5]_new_
.sym 19242 $abc$5012$new_n334_
.sym 19243 param_counter[0]
.sym 19244 $abc$5012$new_n368_
.sym 19246 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4627
.sym 19248 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4580
.sym 19253 param_counter[2]
.sym 19255 param_counter[4]
.sym 19256 $abc$5012$new_n333_
.sym 19257 param_counter[1]
.sym 19258 $abc$5012$new_n372_
.sym 19262 param_counter[3]
.sym 19263 $abc$5012$new_n332_
.sym 19264 param_counter[5]
.sym 19265 param_counter[1]
.sym 19268 param_counter[5]
.sym 19269 $abc$5012$new_n334_
.sym 19270 $abc$5012$new_n368_
.sym 19271 $abc$5012$new_n372_
.sym 19274 param_counter[1]
.sym 19275 param_counter[3]
.sym 19276 $abc$5012$new_n332_
.sym 19277 $abc$5012$memory\params$rdmux[0][3][1]$a$1271[5]_new_
.sym 19280 param_counter[0]
.sym 19281 $abc$5012$new_n332_
.sym 19283 $abc$5012$new_n281_
.sym 19287 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4580
.sym 19288 param_counter[0]
.sym 19292 param_counter[5]
.sym 19293 $abc$5012$new_n333_
.sym 19294 param_counter[3]
.sym 19295 $abc$5012$new_n334_
.sym 19298 param_counter[0]
.sym 19299 param_counter[4]
.sym 19300 param_counter[1]
.sym 19301 param_counter[2]
.sym 19304 param_counter[1]
.sym 19310 $abc$5012$new_n281_
.sym 19311 param_counter[2]
.sym 19312 param_counter[0]
.sym 19313 param_counter[1]
.sym 19314 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4627
.sym 19315 CLK$SB_IO_IN_$glb_clk
.sym 19350 param_counter[1]
.sym 19358 $abc$5012$new_n346_
.sym 19361 param_counter[5]
.sym 19363 param_counter[6]
.sym 19364 $abc$5012$new_n542_
.sym 19365 $abc$5012$new_n372_
.sym 19366 $abc$5012$new_n367_
.sym 19367 $abc$5012$new_n543_
.sym 19368 $abc$5012$new_n280_
.sym 19369 param_counter[5]
.sym 19371 param_counter[2]
.sym 19372 param_counter[1]
.sym 19373 param_counter[3]
.sym 19374 param_counter[0]
.sym 19380 $abc$5012$new_n275_
.sym 19381 $abc$5012$new_n355_
.sym 19382 param_counter[0]
.sym 19385 $abc$5012$new_n279_
.sym 19386 $abc$5012$memory\params$rdmux[0][4][1]$a$1295[0]_new_
.sym 19387 $abc$5012$new_n277_
.sym 19389 $abc$5012$new_n276_
.sym 19391 $abc$5012$new_n543_
.sym 19392 $abc$5012$new_n367_
.sym 19393 $abc$5012$new_n542_
.sym 19394 param_counter[6]
.sym 19397 $abc$5012$new_n355_
.sym 19398 $abc$5012$new_n346_
.sym 19399 $abc$5012$new_n372_
.sym 19400 param_counter[5]
.sym 19403 param_counter[3]
.sym 19404 param_counter[1]
.sym 19405 param_counter[2]
.sym 19406 param_counter[0]
.sym 19409 $abc$5012$new_n280_
.sym 19410 $abc$5012$new_n277_
.sym 19411 param_counter[5]
.sym 19412 $abc$5012$new_n275_
.sym 19415 param_counter[0]
.sym 19418 param_counter[1]
.sym 19422 param_counter[2]
.sym 19423 $abc$5012$memory\params$rdmux[0][4][1]$a$1295[0]_new_
.sym 19424 $abc$5012$new_n279_
.sym 19427 param_counter[2]
.sym 19428 param_counter[0]
.sym 19429 $abc$5012$new_n276_
.sym 19430 param_counter[1]
.sym 19433 $abc$5012$memory\params$rdmux[0][4][1]$a$1295[0]_new_
.sym 19434 $abc$5012$new_n276_
.sym 19436 param_counter[2]
.sym 19460 MOSI$SB_IO_OUT
.sym 19481 param_counter[2]
.sym 19482 param_counter[0]
.sym 19483 param_counter[3]
.sym 19486 $abc$5012$new_n541_
.sym 19489 param_counter[6]
.sym 19510 param_counter[1]
.sym 19544 param_counter[6]
.sym 19545 param_counter[3]
.sym 19546 param_counter[0]
.sym 19547 param_counter[1]
.sym 19550 param_counter[2]
.sym 19551 $abc$5012$new_n541_
.sym 19553 param_counter[6]
.sym 19575 CS$SB_IO_OUT
.sym 27398 MOSI$SB_IO_OUT
.sym 27427 CS$SB_IO_OUT
.sym 27460 CS$SB_IO_OUT
.sym 27471 CS$SB_IO_OUT
.sym 27517 MOSI$SB_IO_OUT
.sym 27519 MOSI$SB_IO_OUT
.sym 27543 MOSI$SB_IO_OUT
.sym 27683 $auto$alumacc.cc:474:replace_alu$772.C[1]
.sym 27688 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[1]
.sym 27692 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[2]
.sym 27695 $PACKER_VCC_NET
.sym 27696 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[3]
.sym 27699 $PACKER_VCC_NET
.sym 27700 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[4]
.sym 27703 $PACKER_VCC_NET
.sym 27704 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[5]
.sym 27707 $PACKER_VCC_NET
.sym 27708 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[6]
.sym 27712 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[7]
.sym 27716 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[8]
.sym 27720 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[9]
.sym 27724 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[10]
.sym 27728 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[11]
.sym 27732 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[12]
.sym 27736 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[13]
.sym 27740 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[14]
.sym 27744 $abc$5012$auto$alumacc.cc:474:replace_alu$772.BB[15]
.sym 27746 $abc$5012$new_n385_
.sym 27747 $abc$5012$new_n391_
.sym 27748 $abc$5012$new_n392_
.sym 27749 $abc$5012$auto$alumacc.cc:491:replace_alu$774[15]
.sym 27750 delay[15]
.sym 27754 delay[13]
.sym 27766 delay[11]
.sym 27770 delay[12]
.sym 27774 delay[14]
.sym 27782 $PACKER_GND_NET
.sym 27786 $PACKER_GND_NET
.sym 27790 state[0]
.sym 27791 state[1]
.sym 27794 state[2]
.sym 27795 state[4]
.sym 27796 state[5]
.sym 27797 state[3]
.sym 27798 state[2]
.sym 27799 state[3]
.sym 27800 state[4]
.sym 27801 state[5]
.sym 27802 $abc$5012$new_n231_
.sym 27803 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2238[0]_new_inv_
.sym 27806 $abc$5012$auto$rtlil.cc:1836:ReduceOr$771_new_inv_
.sym 27807 $abc$5012$new_n231_
.sym 27808 state[0]
.sym 27809 state[1]
.sym 27810 $abc$5012$new_n422_
.sym 27811 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3372[2]_new_inv_
.sym 27812 $abc$5012$new_n443_
.sym 27814 $abc$5012$auto$rtlil.cc:1836:ReduceOr$784_new_inv_
.sym 27815 RST$SB_IO_OUT
.sym 27816 $abc$5012$procmux$627.B_AND_S[61]_new_
.sym 27817 $abc$5012$auto$simplemap.cc:168:logic_reduce$2438_new_inv_
.sym 27818 DC$SB_IO_OUT
.sym 27819 state[0]
.sym 27820 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3340[1]_new_
.sym 27822 $abc$5012$new_n264_
.sym 27823 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2238[0]_new_inv_
.sym 27826 state[1]
.sym 27827 state[0]
.sym 27828 $abc$5012$new_n231_
.sym 27830 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2238[0]_new_inv_
.sym 27831 $abc$5012$new_n233_
.sym 27832 $abc$5012$procmux$627.B_AND_S[31]_new_
.sym 27834 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 27835 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3340[1]_new_
.sym 27836 $abc$5012$new_n231_
.sym 27838 DC$SB_IO_OUT
.sym 27839 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3340[1]_new_
.sym 27840 state[0]
.sym 27841 $abc$5012$procmux$627.B_AND_S[56]_new_
.sym 27854 state[1]
.sym 27855 state[0]
.sym 27856 $abc$5012$new_n231_
.sym 27862 state[0]
.sym 27863 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3340[1]_new_
.sym 27864 $abc$5012$auto$simplemap.cc:168:logic_reduce$2438_new_inv_
.sym 27866 state[1]
.sym 27867 $abc$5012$new_n233_
.sym 27886 CS$SB_IO_OUT
.sym 27887 $abc$5012$procmux$627.B_AND_S[31]_new_
.sym 27888 $0\scl[0:0]
.sym 27889 $abc$5012$auto$opt_reduce.cc:132:opt_mux$735_new_inv_
.sym 27898 $abc$5012$procmux$627.B_AND_S[31]_new_
.sym 27899 $abc$5012$auto$opt_reduce.cc:132:opt_mux$735_new_inv_
.sym 27942 $0\scl[0:0]
.sym 27966 SCL$SB_IO_OUT
.sym 28198 delay[5]
.sym 28202 delay[7]
.sym 28206 delay[4]
.sym 28210 delay[0]
.sym 28214 delay[2]
.sym 28218 delay[3]
.sym 28222 delay[6]
.sym 28227 delay[5]
.sym 28231 delay[6]
.sym 28235 delay[7]
.sym 28236 $PACKER_VCC_NET
.sym 28239 delay[8]
.sym 28240 $PACKER_VCC_NET
.sym 28243 delay[9]
.sym 28247 delay[10]
.sym 28248 $PACKER_VCC_NET
.sym 28251 delay[11]
.sym 28255 delay[12]
.sym 28256 $PACKER_VCC_NET
.sym 28259 delay[13]
.sym 28263 delay[14]
.sym 28267 delay[15]
.sym 28270 $abc$5012$new_n385_
.sym 28271 $abc$5012$new_n388_
.sym 28272 $abc$5012$new_n389_
.sym 28273 $abc$5012$auto$alumacc.cc:491:replace_alu$765[15]
.sym 28274 delay[8]
.sym 28278 delay[9]
.sym 28282 $abc$5012$auto$rtlil.cc:1836:ReduceOr$784_new_inv_
.sym 28283 $abc$5012$procmux$627.B_AND_S[61]_new_
.sym 28286 delay[9]
.sym 28287 delay[8]
.sym 28288 delay[4]
.sym 28289 delay[3]
.sym 28290 state[3]
.sym 28291 $0\scl[0:0]
.sym 28292 state[2]
.sym 28293 $abc$5012$new_n237_
.sym 28294 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4459
.sym 28295 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3395[1]_new_inv_
.sym 28296 $abc$5012$new_n439_
.sym 28298 $abc$5012$auto$rtlil.cc:1836:ReduceOr$771_new_inv_
.sym 28299 $abc$5012$new_n231_
.sym 28300 state[0]
.sym 28301 state[1]
.sym 28302 state[4]
.sym 28303 state[5]
.sym 28304 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 28306 state[0]
.sym 28307 state[1]
.sym 28310 state[3]
.sym 28311 state[4]
.sym 28312 state[5]
.sym 28313 state[2]
.sym 28314 $abc$5012$new_n237_
.sym 28315 state[2]
.sym 28316 state[3]
.sym 28318 $abc$5012$procmux$627.B_AND_S[54]_new_
.sym 28319 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3388[5]_new_
.sym 28320 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3372[1]_new_
.sym 28321 $abc$5012$new_n441_
.sym 28322 $0\scl[0:0]
.sym 28323 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2238[0]_new_inv_
.sym 28324 $abc$5012$new_n233_
.sym 28326 $abc$5012$new_n264_
.sym 28327 $abc$5012$new_n231_
.sym 28328 state[1]
.sym 28329 state[0]
.sym 28330 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2238[0]_new_inv_
.sym 28331 $abc$5012$new_n233_
.sym 28332 $abc$5012$procmux$627.B_AND_S[31]_new_
.sym 28333 $0\scl[0:0]
.sym 28334 $abc$5012$procmux$627.B_AND_S[26]_new_
.sym 28335 $abc$5012$new_n422_
.sym 28336 $abc$5012$new_n423_
.sym 28337 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3395[1]_new_inv_
.sym 28338 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 28339 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3372[1]_new_
.sym 28340 $abc$5012$new_n431_
.sym 28341 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$3372[2]_new_inv_
.sym 28342 $abc$5012$procmux$627.B_AND_S[37]_new_
.sym 28343 $abc$5012$procmux$627.B_AND_S[54]_new_
.sym 28344 $abc$5012$new_n428_
.sym 28346 $abc$5012$auto$wreduce.cc:455:run$747[3]_new_inv_
.sym 28347 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 28348 $abc$5012$new_n416_
.sym 28350 $abc$5012$procmux$627.B_AND_S[31]_new_
.sym 28351 $0\scl[0:0]
.sym 28352 $abc$5012$auto$wreduce.cc:455:run$747[3]_new_inv_
.sym 28353 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 28354 state[1]
.sym 28355 state[0]
.sym 28356 $abc$5012$new_n264_
.sym 28357 $0\dc[0:0]
.sym 28358 $0\dc[0:0]
.sym 28362 $abc$5012$new_n233_
.sym 28363 state[0]
.sym 28364 state[1]
.sym 28366 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 28367 $abc$5012$new_n231_
.sym 28370 state[1]
.sym 28371 $abc$5012$new_n264_
.sym 28372 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 28374 $abc$5012$auto$simplemap.cc:168:logic_reduce$2438_new_inv_
.sym 28375 $abc$5012$auto$simplemap.cc:256:simplemap_eqne$2260_new_inv_
.sym 28378 $abc$5012$new_n264_
.sym 28379 state[0]
.sym 28380 state[1]
.sym 28706 $abc$5012$new_n382_
.sym 28707 delay[1]
.sym 28708 delay[0]
.sym 28710 delay[1]
.sym 28714 $abc$5012$new_n382_
.sym 28715 $abc$5012$add$demo.v:223$129_Y[4]
.sym 28718 $abc$5012$new_n382_
.sym 28719 $abc$5012$add$demo.v:223$129_Y[7]
.sym 28722 $abc$5012$new_n382_
.sym 28723 $abc$5012$add$demo.v:223$129_Y[2]
.sym 28726 $abc$5012$new_n382_
.sym 28727 $abc$5012$add$demo.v:223$129_Y[5]
.sym 28730 $abc$5012$new_n382_
.sym 28731 $abc$5012$add$demo.v:223$129_Y[6]
.sym 28734 $abc$5012$new_n382_
.sym 28735 $abc$5012$add$demo.v:223$129_Y[3]
.sym 28738 delay[2]
.sym 28739 delay[7]
.sym 28740 delay[10]
.sym 28741 delay[12]
.sym 28742 delay[10]
.sym 28746 $abc$5012$new_n382_
.sym 28747 $abc$5012$add$demo.v:223$129_Y[0]
.sym 28751 $PACKER_VCC_NET
.sym 28752 delay[0]
.sym 28754 delay[1]
.sym 28755 delay[0]
.sym 28756 delay[6]
.sym 28757 delay[5]
.sym 28758 $abc$5012$new_n386_
.sym 28759 $abc$5012$new_n387_
.sym 28762 $abc$5012$procmux$627.B_AND_S[61]_new_
.sym 28763 $abc$5012$auto$rtlil.cc:1836:ReduceOr$784_new_inv_
.sym 28764 $abc$5012$procmux$627.B_AND_S[54]_new_
.sym 28770 delay[15]
.sym 28771 delay[14]
.sym 28772 delay[13]
.sym 28773 delay[11]
.sym 28778 $abc$5012$new_n382_
.sym 28779 $abc$5012$add$demo.v:223$129_Y[8]
.sym 28782 delay[15]
.sym 28783 delay[14]
.sym 28784 delay[13]
.sym 28785 delay[11]
.sym 28790 delay[3]
.sym 28791 delay[4]
.sym 28792 delay[8]
.sym 28793 delay[9]
.sym 28814 $abc$5012$new_n237_
.sym 28815 state[2]
.sym 28834 $abc$5012$memory\num_params$rdmux[0][3][0]$b$1024[0]
.sym 28835 $abc$5012$sub$demo.v:276$138_Y[3]
.sym 28836 $abc$5012$sub$demo.v:276$138_Y[2]
.sym 28837 $abc$5012$memory\num_params$rdmux[0][2][0]$b$1012[0]_new_
.sym 28838 $abc$5012$procmux$582.B_AND_S[15]_new_inv_
.sym 28839 params_left[1]
.sym 28840 params_left[0]
.sym 28841 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 28842 $abc$5012$sub$demo.v:276$138_Y[3]
.sym 28843 $abc$5012$sub$demo.v:276$138_Y[4]
.sym 28844 $abc$5012$memory\num_params$rdmux[0][2][0]$b$1012[0]_new_
.sym 28845 $abc$5012$new_n251_
.sym 28846 $abc$5012$memory\num_params$rdmux[0][3][0]$b$1024[0]
.sym 28847 $abc$5012$sub$demo.v:276$138_Y[2]
.sym 28850 $abc$5012$memrd$\num_params$demo.v:379$153_DATA[4]_new_
.sym 28851 $abc$5012$auto$simplemap.cc:256:simplemap_eqne$2260_new_inv_
.sym 28852 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 28853 $abc$5012$sub$demo.v:406$164_Y[4]
.sym 28854 $abc$5012$memory\num_params$rdmux[0][3][0]$b$1024[0]
.sym 28855 $abc$5012$sub$demo.v:276$138_Y[2]
.sym 28856 $abc$5012$sub$demo.v:276$138_Y[4]
.sym 28858 $abc$5012$sub$demo.v:276$138_Y[4]
.sym 28859 $abc$5012$memory\num_params$rdmux[0][0][0]$a$1002[1]_new_
.sym 28860 $abc$5012$auto$simplemap.cc:256:simplemap_eqne$2260_new_inv_
.sym 28862 $abc$5012$memrd$\num_params$demo.v:379$153_DATA[2]_new_
.sym 28863 $abc$5012$auto$simplemap.cc:256:simplemap_eqne$2260_new_inv_
.sym 28864 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 28865 $abc$5012$sub$demo.v:406$164_Y[2]
.sym 28867 params_left[0]
.sym 28871 params_left[1]
.sym 28872 $PACKER_VCC_NET
.sym 28875 params_left[2]
.sym 28876 $PACKER_VCC_NET
.sym 28877 $auto$alumacc.cc:474:replace_alu$803.C[2]
.sym 28879 params_left[3]
.sym 28880 $PACKER_VCC_NET
.sym 28881 $auto$alumacc.cc:474:replace_alu$803.C[3]
.sym 28883 params_left[4]
.sym 28884 $PACKER_VCC_NET
.sym 28885 $auto$alumacc.cc:474:replace_alu$803.C[4]
.sym 28887 params_left[5]
.sym 28888 $PACKER_VCC_NET
.sym 28889 $auto$alumacc.cc:474:replace_alu$803.C[5]
.sym 28891 params_left[6]
.sym 28892 $PACKER_VCC_NET
.sym 28893 $auto$alumacc.cc:474:replace_alu$803.C[6]
.sym 28895 params_left[7]
.sym 28896 $PACKER_VCC_NET
.sym 28897 $auto$alumacc.cc:474:replace_alu$803.C[7]
.sym 28899 params_left[8]
.sym 28900 $PACKER_VCC_NET
.sym 28901 $auto$alumacc.cc:474:replace_alu$803.C[8]
.sym 28903 params_left[9]
.sym 28904 $PACKER_VCC_NET
.sym 28905 $auto$alumacc.cc:474:replace_alu$803.C[9]
.sym 28907 params_left[10]
.sym 28908 $PACKER_VCC_NET
.sym 28909 $auto$alumacc.cc:474:replace_alu$803.C[10]
.sym 28911 params_left[11]
.sym 28912 $PACKER_VCC_NET
.sym 28913 $auto$alumacc.cc:474:replace_alu$803.C[11]
.sym 28915 params_left[12]
.sym 28916 $PACKER_VCC_NET
.sym 28917 $auto$alumacc.cc:474:replace_alu$803.C[12]
.sym 28919 params_left[13]
.sym 28920 $PACKER_VCC_NET
.sym 28921 $auto$alumacc.cc:474:replace_alu$803.C[13]
.sym 28922 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 28923 $abc$5012$sub$demo.v:406$164_Y[7]
.sym 28926 params_left[7]
.sym 28927 params_left[8]
.sym 28928 params_left[10]
.sym 28929 params_left[13]
.sym 28934 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 28935 $abc$5012$sub$demo.v:406$164_Y[8]
.sym 28950 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 28951 $abc$5012$sub$demo.v:406$164_Y[10]
.sym 29219 delay[0]
.sym 29224 delay[1]
.sym 29228 delay[2]
.sym 29229 $auto$alumacc.cc:474:replace_alu$785.C[2]
.sym 29232 delay[3]
.sym 29233 $auto$alumacc.cc:474:replace_alu$785.C[3]
.sym 29236 delay[4]
.sym 29237 $auto$alumacc.cc:474:replace_alu$785.C[4]
.sym 29240 delay[5]
.sym 29241 $auto$alumacc.cc:474:replace_alu$785.C[5]
.sym 29244 delay[6]
.sym 29245 $auto$alumacc.cc:474:replace_alu$785.C[6]
.sym 29248 delay[7]
.sym 29249 $auto$alumacc.cc:474:replace_alu$785.C[7]
.sym 29252 delay[8]
.sym 29253 $auto$alumacc.cc:474:replace_alu$785.C[8]
.sym 29256 delay[9]
.sym 29257 $auto$alumacc.cc:474:replace_alu$785.C[9]
.sym 29260 delay[10]
.sym 29261 $auto$alumacc.cc:474:replace_alu$785.C[10]
.sym 29264 delay[11]
.sym 29265 $auto$alumacc.cc:474:replace_alu$785.C[11]
.sym 29268 delay[12]
.sym 29269 $auto$alumacc.cc:474:replace_alu$785.C[12]
.sym 29272 delay[13]
.sym 29273 $auto$alumacc.cc:474:replace_alu$785.C[13]
.sym 29276 delay[14]
.sym 29277 $auto$alumacc.cc:474:replace_alu$785.C[14]
.sym 29280 delay[15]
.sym 29281 $auto$alumacc.cc:474:replace_alu$785.C[15]
.sym 29282 $abc$5012$new_n382_
.sym 29283 $abc$5012$add$demo.v:223$129_Y[12]
.sym 29286 $abc$5012$new_n382_
.sym 29287 $abc$5012$add$demo.v:223$129_Y[11]
.sym 29290 $abc$5012$new_n382_
.sym 29291 $abc$5012$add$demo.v:223$129_Y[10]
.sym 29294 $abc$5012$new_n382_
.sym 29295 $abc$5012$add$demo.v:223$129_Y[13]
.sym 29298 $abc$5012$new_n382_
.sym 29299 $abc$5012$add$demo.v:223$129_Y[14]
.sym 29302 $abc$5012$new_n382_
.sym 29303 $abc$5012$add$demo.v:223$129_Y[15]
.sym 29306 $abc$5012$new_n382_
.sym 29307 $abc$5012$add$demo.v:223$129_Y[9]
.sym 29315 cmd_counter[0]
.sym 29320 cmd_counter[1]
.sym 29324 cmd_counter[2]
.sym 29325 $auto$alumacc.cc:474:replace_alu$788.C[2]
.sym 29328 cmd_counter[3]
.sym 29329 $auto$alumacc.cc:474:replace_alu$788.C[3]
.sym 29332 cmd_counter[4]
.sym 29333 $auto$alumacc.cc:474:replace_alu$788.C[4]
.sym 29335 $PACKER_VCC_NET
.sym 29336 cmd_counter[0]
.sym 29338 cmd_counter[3]
.sym 29339 $abc$5012$sub$demo.v:276$138_Y[3]
.sym 29340 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 29341 $abc$5012$new_n264_
.sym 29347 cmd_counter[0]
.sym 29351 cmd_counter[1]
.sym 29352 $PACKER_VCC_NET
.sym 29355 cmd_counter[2]
.sym 29356 $PACKER_VCC_NET
.sym 29357 $auto$alumacc.cc:474:replace_alu$794.C[2]
.sym 29359 cmd_counter[3]
.sym 29360 $PACKER_VCC_NET
.sym 29361 $auto$alumacc.cc:474:replace_alu$794.C[3]
.sym 29363 cmd_counter[4]
.sym 29364 $PACKER_VCC_NET
.sym 29365 $auto$alumacc.cc:474:replace_alu$794.C[4]
.sym 29366 cmd_counter[0]
.sym 29367 cmd_counter[1]
.sym 29370 $abc$5012$sub$demo.v:276$138_Y[2]
.sym 29371 $abc$5012$memory\num_params$rdmux[0][2][0]$b$1012[0]_new_
.sym 29372 $abc$5012$memory\num_params$rdmux[0][3][0]$b$1024[0]
.sym 29373 $abc$5012$sub$demo.v:276$138_Y[3]
.sym 29374 $abc$5012$memory\num_params$rdmux[0][2][0]$b$1012[0]_new_
.sym 29375 $abc$5012$sub$demo.v:276$138_Y[2]
.sym 29376 $abc$5012$sub$demo.v:276$138_Y[4]
.sym 29377 $abc$5012$sub$demo.v:276$138_Y[3]
.sym 29378 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4059_new_
.sym 29379 $abc$5012$auto$simplemap.cc:256:simplemap_eqne$2260_new_inv_
.sym 29382 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 29383 $abc$5012$sub$demo.v:406$164_Y[5]
.sym 29386 params_left[0]
.sym 29387 params_left[1]
.sym 29388 params_left[2]
.sym 29389 params_left[5]
.sym 29390 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 29391 $abc$5012$sub$demo.v:406$164_Y[3]
.sym 29394 $abc$5012$memory\num_params$rdmux[0][0][0]$a$1002[0]_new_inv_
.sym 29395 $abc$5012$sub$demo.v:276$138_Y[4]
.sym 29396 $abc$5012$auto$simplemap.cc:256:simplemap_eqne$2260_new_inv_
.sym 29398 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 29399 $abc$5012$sub$demo.v:406$164_Y[6]
.sym 29402 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 29403 $abc$5012$sub$demo.v:406$164_Y[0]
.sym 29404 $abc$5012$procmux$582.B_AND_S[14]_new_
.sym 29406 $abc$5012$memory\num_params$rdmux[0][2][0]$b$1012[0]_new_
.sym 29407 $abc$5012$auto$simplemap.cc:256:simplemap_eqne$2260_new_inv_
.sym 29408 $abc$5012$new_n244_
.sym 29410 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 29411 $abc$5012$sub$demo.v:406$164_Y[13]
.sym 29412 $abc$5012$procmux$582.B_AND_S[27]_new_
.sym 29414 $abc$5012$new_n239_
.sym 29415 $abc$5012$new_n240_
.sym 29416 $abc$5012$new_n241_
.sym 29418 params_left[3]
.sym 29419 params_left[4]
.sym 29420 $abc$5012$new_n238_
.sym 29421 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4059_new_
.sym 29422 params_left[6]
.sym 29423 params_left[9]
.sym 29424 params_left[11]
.sym 29425 params_left[12]
.sym 29426 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 29427 $abc$5012$sub$demo.v:406$164_Y[12]
.sym 29428 $abc$5012$procmux$582.B_AND_S[27]_new_
.sym 29430 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 29431 $abc$5012$sub$demo.v:406$164_Y[9]
.sym 29432 $abc$5012$procmux$582.B_AND_S[27]_new_
.sym 29438 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 29439 $abc$5012$sub$demo.v:406$164_Y[11]
.sym 29731 bit_counter[0]
.sym 29735 bit_counter[1]
.sym 29736 $PACKER_VCC_NET
.sym 29739 bit_counter[2]
.sym 29740 $PACKER_VCC_NET
.sym 29741 $auto$alumacc.cc:474:replace_alu$800.C[2]
.sym 29742 $0\bit_counter[2:0][2]
.sym 29746 $abc$5012$auto$ice40_ffinit.cc:141:execute$4990
.sym 29750 $abc$5012$auto$ice40_ffinit.cc:141:execute$4986
.sym 29755 bit_counter[0]
.sym 29757 $PACKER_VCC_NET
.sym 29758 $0\bit_counter[2:0][0]
.sym 29762 data[5]
.sym 29763 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065
.sym 29764 $abc$5012$procmux$599.B_AND_S[13]_new_
.sym 29765 $abc$5012$new_n300_
.sym 29766 cmd_counter[4]
.sym 29767 data[5]
.sym 29768 $abc$5012$auto$simplemap.cc:168:logic_reduce$1859[2]_new_inv_
.sym 29769 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 29770 cmd_counter[2]
.sym 29771 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 29772 $abc$5012$new_n537_
.sym 29773 $abc$5012$new_n264_
.sym 29774 $abc$5012$auto$simplemap.cc:250:simplemap_eqne$4000[1]_new_
.sym 29775 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 29778 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 29779 $abc$5012$new_n264_
.sym 29782 $abc$5012$new_n538_
.sym 29783 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 29786 $abc$5012$memory\cmd$rdmux[0][0][0]$a$861[2]_new_inv_
.sym 29787 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 29788 $abc$5012$auto$simplemap.cc:168:logic_reduce$1864[1]_new_inv_
.sym 29789 data[2]
.sym 29794 $abc$5012$auto$simplemap.cc:168:logic_reduce$1864[1]_new_inv_
.sym 29795 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 29798 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 29799 cmd_counter[2]
.sym 29800 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 29801 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 29802 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 29803 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 29804 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 29805 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 29806 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 29807 $abc$5012$memory\cmd$rdmux[0][0][0]$b$862[5]_new_inv_
.sym 29808 $abc$5012$new_n270_
.sym 29810 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 29811 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 29812 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 29813 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 29814 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 29815 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 29816 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 29817 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 29818 $abc$5012$memory\cmd$rdmux[0][0][0]$a$861[7]_new_inv_
.sym 29819 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 29820 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 29822 $abc$5012$memory\cmd$rdmux[0][0][0]$b$862[5]_new_inv_
.sym 29823 $abc$5012$new_n321_
.sym 29824 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 29825 $abc$5012$new_n270_
.sym 29826 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 29827 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 29830 cmd_counter[2]
.sym 29831 $abc$5012$sub$demo.v:276$138_Y[2]
.sym 29832 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 29833 $abc$5012$new_n264_
.sym 29834 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 29835 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 29836 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 29837 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 29838 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4459
.sym 29839 cmd_counter[0]
.sym 29842 cmd_counter[1]
.sym 29846 cmd_counter[4]
.sym 29847 $abc$5012$sub$demo.v:276$138_Y[4]
.sym 29848 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 29849 $abc$5012$new_n264_
.sym 29850 cmd_counter[0]
.sym 29851 $abc$5012$memory\num_params$rdmux[0][3][0]$b$1024[0]
.sym 29852 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 29853 $abc$5012$new_n264_
.sym 29854 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$2139[0]_new_inv_
.sym 29855 $abc$5012$new_n264_
.sym 29856 cmd_counter[0]
.sym 29857 cmd_counter[1]
.sym 29859 cmd_counter[0]
.sym 29861 $PACKER_VCC_NET
.sym 29862 $0\bit_counter[2:0][1]
.sym 29863 $abc$5012$auto$ice40_ffinit.cc:141:execute$4986
.sym 29864 $abc$5012$auto$ice40_ffinit.cc:141:execute$4990
.sym 29866 $0\bit_counter[2:0][1]
.sym 29867 $abc$5012$auto$ice40_ffinit.cc:141:execute$4986
.sym 29868 $abc$5012$auto$ice40_ffinit.cc:141:execute$4990
.sym 29870 $abc$5012$eq$demo.v:276$139_Y_new_
.sym 29871 DC$SB_IO_OUT
.sym 29874 $abc$5012$auto$wreduce.cc:455:run$744[1]_new_inv_
.sym 29875 $abc$5012$auto$wreduce.cc:455:run$746[1]_new_inv_
.sym 29876 $abc$5012$auto$simplemap.cc:250:simplemap_eqne$4000[1]_new_
.sym 29877 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 29878 $abc$5012$auto$simplemap.cc:250:simplemap_eqne$4000[1]_new_
.sym 29879 $abc$5012$shiftx$demo.v:311$147.buffer[0]_new_
.sym 29880 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 29882 $0\pixel_data[15:0][10]
.sym 29886 $abc$5012$auto$wreduce.cc:455:run$746[3]_new_inv_
.sym 29887 $abc$5012$auto$wreduce.cc:455:run$744[3]_new_inv_
.sym 29888 $abc$5012$eq$demo.v:276$139_Y_new_
.sym 29889 DC$SB_IO_OUT
.sym 29890 $abc$5012$auto$ice40_ffinit.cc:141:execute$4994
.sym 29891 $0\pixel_bit_counter[3:0][1]
.sym 29892 $abc$5012$new_n414_
.sym 29894 $abc$5012$auto$ice40_ffinit.cc:141:execute$5002
.sym 29895 $abc$5012$auto$ice40_ffinit.cc:141:execute$5006
.sym 29898 $abc$5012$auto$simplemap.cc:168:logic_reduce$1898[1]_new_inv_
.sym 29899 $abc$5012$auto$ice40_ffinit.cc:141:execute$4994
.sym 29900 $0\pixel_bit_counter[3:0][1]
.sym 29902 $abc$5012$auto$simplemap.cc:250:simplemap_eqne$4000[1]_new_
.sym 29903 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 29906 $abc$5012$auto$ice40_ffinit.cc:141:execute$5002
.sym 29907 $abc$5012$auto$ice40_ffinit.cc:141:execute$5006
.sym 29910 $abc$5012$auto$simplemap.cc:168:logic_reduce$2438_new_inv_
.sym 29911 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$3988_new_
.sym 29915 params_left[0]
.sym 29917 $PACKER_VCC_NET
.sym 29918 $abc$5012$shiftx$demo.v:292$143.buffer[0]_new_inv_
.sym 29919 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4369
.sym 29920 $abc$5012$new_n449_
.sym 29921 $abc$5012$auto$simplemap.cc:168:logic_reduce$2438_new_inv_
.sym 29926 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4369
.sym 29927 $abc$5012$auto$ice40_ffinit.cc:141:execute$4994
.sym 29933 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4799
.sym 29934 pixel_bit_counter[1]
.sym 29946 $0\pixel_bit_counter[3:0][1]
.sym 30242 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$3994
.sym 30243 $abc$5012$auto$ice40_ffinit.cc:141:execute$4990
.sym 30246 data[4]
.sym 30247 data[0]
.sym 30248 $0\bit_counter[2:0][1]
.sym 30249 $abc$5012$auto$ice40_ffinit.cc:141:execute$4986
.sym 30250 $0\bit_counter[2:0][1]
.sym 30258 bit_counter[1]
.sym 30274 $abc$5012$new_n454_
.sym 30275 $abc$5012$new_n455_
.sym 30276 $abc$5012$techmap$shiftx$demo.v:311$147.$4\buffer[7:0][0]_new_
.sym 30277 $abc$5012$auto$ice40_ffinit.cc:141:execute$4990
.sym 30278 data[7]
.sym 30279 data[3]
.sym 30280 $0\bit_counter[2:0][1]
.sym 30281 $abc$5012$auto$ice40_ffinit.cc:141:execute$4986
.sym 30282 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4050_new_inv_
.sym 30283 $0\pixel_data[15:0][13]
.sym 30286 data[6]
.sym 30287 data[2]
.sym 30288 $0\bit_counter[2:0][1]
.sym 30289 $abc$5012$new_n545_
.sym 30290 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4050_new_inv_
.sym 30291 $0\pixel_data[15:0][15]
.sym 30292 $abc$5012$new_n260_
.sym 30293 $abc$5012$new_n285_
.sym 30294 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 30295 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 30296 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 30297 $abc$5012$new_n529_
.sym 30298 $abc$5012$auto$simplemap.cc:168:logic_reduce$1859[2]_new_inv_
.sym 30299 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 30300 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065
.sym 30301 data[7]
.sym 30302 data[5]
.sym 30303 data[1]
.sym 30304 $abc$5012$auto$ice40_ffinit.cc:141:execute$4986
.sym 30305 $0\bit_counter[2:0][1]
.sym 30306 $abc$5012$memory\cmd$rdmux[0][0][0]$a$861[1]_new_inv_
.sym 30307 $abc$5012$new_n535_
.sym 30308 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 30309 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 30310 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 30311 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 30312 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 30313 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 30314 $abc$5012$eq$demo.v:276$139_Y_new_
.sym 30315 $abc$5012$new_n349_
.sym 30316 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 30317 $abc$5012$procmux$599.B_AND_S[2]_new_inv_
.sym 30318 data[1]
.sym 30319 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 30320 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 30321 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 30322 $abc$5012$eq$demo.v:276$139_Y_new_
.sym 30323 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4059_new_
.sym 30326 $0\pixel_data[15:0][10]
.sym 30327 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4050_new_inv_
.sym 30328 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065
.sym 30329 data[2]
.sym 30330 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4059_new_
.sym 30331 $abc$5012$eq$demo.v:276$139_Y_new_
.sym 30334 $abc$5012$auto$rtlil.cc:1906:Mux$753[4]_new_inv_
.sym 30335 $abc$5012$memory\cmd$rdmux[0][0][0]$b$862[5]_new_inv_
.sym 30338 $0\pixel_data[15:0][14]
.sym 30342 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 30343 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 30344 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 30345 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 30346 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 30347 $abc$5012$memory\cmd$rdmux[0][2][1]$a$873[2]_new_
.sym 30348 $abc$5012$memory\cmd$rdmux[0][2][0]$a$870[0]_new_inv_
.sym 30350 $0\pixel_data[15:0][11]
.sym 30354 $0\pixel_data[15:0][13]
.sym 30358 $0\pixel_data[15:0][14]
.sym 30362 $0\pixel_data[15:0][15]
.sym 30366 $abc$5012$memory\cmd$rdmux[0][1][0]$a$864[5]_new_
.sym 30367 $abc$5012$auto$rtlil.cc:1906:Mux$753[3]_new_inv_
.sym 30370 $0\pixel_data[15:0][11]
.sym 30374 $0\pixel_data[15:0][10]
.sym 30378 pixel_data[5]
.sym 30379 pixel_data[1]
.sym 30380 $0\pixel_bit_counter[3:0][1]
.sym 30381 $abc$5012$auto$ice40_ffinit.cc:141:execute$5002
.sym 30382 pixel_data[11]
.sym 30383 pixel_data[9]
.sym 30384 $0\pixel_bit_counter[3:0][1]
.sym 30385 $abc$5012$new_n461_
.sym 30386 pixel_data[15]
.sym 30387 pixel_data[13]
.sym 30388 $0\pixel_bit_counter[3:0][1]
.sym 30389 $abc$5012$new_n414_
.sym 30390 $0\pixel_data[15:0][15]
.sym 30394 $abc$5012$auto$ice40_ffinit.cc:141:execute$5006
.sym 30395 $abc$5012$new_n552_
.sym 30396 $abc$5012$new_n467_
.sym 30397 $abc$5012$new_n468_
.sym 30398 pixel_data[7]
.sym 30399 pixel_data[3]
.sym 30400 $0\pixel_bit_counter[3:0][1]
.sym 30401 $abc$5012$new_n551_
.sym 30402 $abc$5012$techmap$shiftx$demo.v:292$143.$11\buffer[15:0][0]_new_inv_
.sym 30403 $abc$5012$techmap$shiftx$demo.v:292$143.$7\buffer[15:0][0]_new_
.sym 30404 $abc$5012$auto$ice40_ffinit.cc:141:execute$4994
.sym 30407 pixel_bit_counter[0]
.sym 30409 $PACKER_VCC_NET
.sym 30410 $abc$5012$auto$ice40_ffinit.cc:141:execute$5006
.sym 30411 $abc$5012$auto$ice40_ffinit.cc:141:execute$5002
.sym 30414 pixel_data[10]
.sym 30415 pixel_data[8]
.sym 30416 $0\pixel_bit_counter[3:0][1]
.sym 30417 $abc$5012$new_n461_
.sym 30418 $0\pixel_bit_counter[3:0][0]
.sym 30422 pixel_data[2]
.sym 30423 pixel_data[0]
.sym 30424 $0\pixel_bit_counter[3:0][1]
.sym 30425 $abc$5012$auto$simplemap.cc:168:logic_reduce$1898[1]_new_inv_
.sym 30426 pixel_data[14]
.sym 30427 pixel_data[6]
.sym 30428 $0\pixel_bit_counter[3:0][1]
.sym 30429 $abc$5012$new_n547_
.sym 30430 $abc$5012$auto$ice40_ffinit.cc:141:execute$5002
.sym 30431 $abc$5012$new_n548_
.sym 30432 $abc$5012$new_n460_
.sym 30433 $abc$5012$new_n469_
.sym 30435 pixel_bit_counter[0]
.sym 30439 pixel_bit_counter[1]
.sym 30440 $PACKER_VCC_NET
.sym 30443 pixel_bit_counter[2]
.sym 30444 $PACKER_VCC_NET
.sym 30445 $auto$alumacc.cc:474:replace_alu$797.C[2]
.sym 30447 pixel_bit_counter[3]
.sym 30448 $PACKER_VCC_NET
.sym 30449 $auto$alumacc.cc:474:replace_alu$797.C[3]
.sym 30450 $0\pixel_bit_counter[3:0][2]
.sym 30454 $abc$5012$auto$ice40_ffinit.cc:141:execute$4994
.sym 30458 $abc$5012$auto$ice40_ffinit.cc:141:execute$5002
.sym 30462 $0\pixel_bit_counter[3:0][3]
.sym 30758 data[4]
.sym 30759 $abc$5012$new_n288_
.sym 30760 $abc$5012$new_n320_
.sym 30761 $abc$5012$new_n311_
.sym 30770 $abc$5012$new_n288_
.sym 30771 data[0]
.sym 30772 $abc$5012$new_n365_
.sym 30773 $abc$5012$new_n539_
.sym 30786 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4453_new_
.sym 30787 $abc$5012$auto$simplemap.cc:168:logic_reduce$1864[1]_new_inv_
.sym 30788 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065
.sym 30790 $abc$5012$new_n288_
.sym 30791 data[3]
.sym 30792 $abc$5012$new_n324_
.sym 30793 $abc$5012$new_n530_
.sym 30794 $abc$5012$new_n288_
.sym 30795 data[6]
.sym 30796 $abc$5012$new_n290_
.sym 30798 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4050_new_inv_
.sym 30799 $0\pixel_data[15:0][1]
.sym 30802 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4050_new_inv_
.sym 30803 $0\pixel_data[15:0][0]
.sym 30806 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4050_new_inv_
.sym 30807 $0\pixel_data[15:0][11]
.sym 30810 data[1]
.sym 30811 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4065
.sym 30812 $abc$5012$new_n352_
.sym 30813 $abc$5012$procmux$599.B_AND_S[9]_new_
.sym 30814 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4050_new_inv_
.sym 30815 $0\pixel_data[15:0][12]
.sym 30818 $abc$5012$memory\params$rdmux[0][3][3]$b$1278[6]_new_
.sym 30819 $abc$5012$memory\params$rdmux[0][0][0]$a$1247[5]_new_
.sym 30820 $abc$5012$new_n295_
.sym 30821 param_counter[6]
.sym 30822 $abc$5012$new_n292_
.sym 30823 param_counter[6]
.sym 30824 param_counter[4]
.sym 30825 $abc$5012$new_n295_
.sym 30826 $abc$5012$new_n296_
.sym 30827 $abc$5012$new_n285_
.sym 30828 $abc$5012$auto$dff2dffe.cc:158:make_patterns_logic$4050_new_inv_
.sym 30829 $0\pixel_data[15:0][14]
.sym 30830 param_counter[2]
.sym 30831 param_counter[1]
.sym 30832 param_counter[0]
.sym 30834 $0\pixel_data[15:0][1]
.sym 30838 $abc$5012$memory\params$rdmux[0][3][1]$a$1271[6]_new_inv_
.sym 30839 $abc$5012$memory\params$rdmux[0][3][3]$b$1278[6]_new_
.sym 30840 param_counter[5]
.sym 30841 param_counter[3]
.sym 30842 $0\pixel_data[15:0][13]
.sym 30846 $0\pixel_data[15:0][1]
.sym 30851 param_counter[0]
.sym 30856 param_counter[1]
.sym 30860 param_counter[2]
.sym 30861 $auto$alumacc.cc:474:replace_alu$791.C[2]
.sym 30864 param_counter[3]
.sym 30865 $auto$alumacc.cc:474:replace_alu$791.C[3]
.sym 30868 param_counter[4]
.sym 30869 $auto$alumacc.cc:474:replace_alu$791.C[4]
.sym 30872 param_counter[5]
.sym 30873 $auto$alumacc.cc:474:replace_alu$791.C[5]
.sym 30876 param_counter[6]
.sym 30877 $auto$alumacc.cc:474:replace_alu$791.C[6]
.sym 30878 param_counter[1]
.sym 30879 param_counter[3]
.sym 30880 param_counter[6]
.sym 30883 $PACKER_VCC_NET
.sym 30884 param_counter[0]
.sym 30886 param_counter[0]
.sym 30887 param_counter[3]
.sym 30888 param_counter[1]
.sym 30889 param_counter[6]
.sym 30890 $abc$5012$new_n331_
.sym 30891 $abc$5012$new_n554_
.sym 30892 $abc$5012$memory\params$rdmux[0][0][0]$b$1248[3]_new_
.sym 30893 param_counter[6]
.sym 30894 param_counter[4]
.sym 30895 param_counter[3]
.sym 30898 $abc$5012$memory\params$rdmux[0][0][0]$a$1247[7]_new_inv_
.sym 30899 param_counter[6]
.sym 30900 $abc$5012$new_n283_
.sym 30902 $abc$5012$new_n479_
.sym 30903 $abc$5012$new_n295_
.sym 30904 $abc$5012$auto$simplemap.cc:127:simplemap_reduce$4629[1]_new_
.sym 30906 $abc$5012$new_n295_
.sym 30907 param_counter[0]
.sym 30908 $abc$5012$new_n341_
.sym 30909 $abc$5012$new_n345_
.sym 30910 param_counter[3]
.sym 30911 param_counter[4]
.sym 30914 param_counter[1]
.sym 30915 param_counter[2]
.sym 30916 param_counter[0]
.sym 30917 $abc$5012$new_n279_
.sym 30918 param_counter[2]
.sym 30919 param_counter[1]
.sym 30920 param_counter[3]
.sym 30921 param_counter[0]
.sym 30922 $abc$5012$memory\params$rdmux[0][2][1]$b$1260[2]_new_
.sym 30923 $abc$5012$new_n346_
.sym 30924 param_counter[5]
.sym 30925 param_counter[6]
.sym 30926 param_counter[2]
.sym 30927 param_counter[4]
.sym 30928 param_counter[5]
.sym 30929 param_counter[0]
.sym 30930 $0\pixel_data[15:0][0]
.sym 30934 $abc$5012$memory\params$rdmux[0][2][0]$a$1256[3]_new_inv_
.sym 30935 $abc$5012$memory\params$rdmux[0][2][0]$b$1257[3]_new_
.sym 30936 param_counter[5]
.sym 30937 param_counter[4]
.sym 30942 $0\pixel_data[15:0][0]
.sym 30950 param_counter[1]
.sym 30951 param_counter[3]
.sym 30952 param_counter[2]
.sym 30953 param_counter[0]
.sym 30954 pixel_data[12]
.sym 30955 pixel_data[4]
.sym 30956 $0\pixel_bit_counter[3:0][1]
.sym 30957 $abc$5012$auto$ice40_ffinit.cc:141:execute$5006
.sym 30958 $abc$5012$auto$ice40_ffinit.cc:141:execute$5006
.sym 30966 $0\pixel_data[15:0][12]
.sym 30974 $0\pixel_data[15:0][12]
.sym 31266 param_counter[0]
.sym 31267 param_counter[1]
.sym 31268 param_counter[2]
.sym 31270 param_counter[3]
.sym 31271 param_counter[1]
.sym 31272 param_counter[0]
.sym 31282 param_counter[1]
.sym 31283 param_counter[2]
.sym 31284 param_counter[3]
.sym 31285 param_counter[0]
.sym 31298 param_counter[5]
.sym 31299 $abc$5012$memory\params$rdmux[0][1][0]$a$1250[4]_new_inv_
.sym 31300 $abc$5012$new_n315_
.sym 31301 $abc$5012$new_n318_
.sym 31302 $abc$5012$memory\params$rdmux[0][2][1]$a$1259[1]_new_inv_
.sym 31303 param_counter[4]
.sym 31304 $abc$5012$memory\params$rdmux[0][2][1]$b$1260[1]_new_inv_
.sym 31305 param_counter[5]
.sym 31306 param_counter[3]
.sym 31307 $abc$5012$memory\params$rdmux[0][3][1]$b$1272[4]_new_
.sym 31308 $abc$5012$memory\params$rdmux[0][2][0]$a$1256[4]_new_inv_
.sym 31309 param_counter[4]
.sym 31310 param_counter[1]
.sym 31311 param_counter[2]
.sym 31312 param_counter[3]
.sym 31313 param_counter[0]
.sym 31314 $abc$5012$new_n356_
.sym 31315 $abc$5012$new_n354_
.sym 31316 param_counter[6]
.sym 31317 $abc$5012$new_n318_
.sym 31322 param_counter[0]
.sym 31323 param_counter[1]
.sym 31326 $abc$5012$memory\params$rdmux[0][2][1]$a$1259[4]_new_
.sym 31327 param_counter[5]
.sym 31328 $abc$5012$new_n316_
.sym 31329 param_counter[6]
.sym 31330 $abc$5012$memory\params$rdmux[0][3][3]$b$1278[6]_new_
.sym 31331 $abc$5012$memory\params$rdmux[0][0][0]$b$1248[3]_new_
.sym 31332 param_counter[6]
.sym 31334 $abc$5012$new_n355_
.sym 31335 $abc$5012$new_n342_
.sym 31336 $abc$5012$new_n316_
.sym 31338 param_counter[0]
.sym 31339 param_counter[2]
.sym 31340 param_counter[1]
.sym 31341 $abc$5012$new_n281_
.sym 31342 param_counter[5]
.sym 31343 $abc$5012$new_n277_
.sym 31344 $abc$5012$new_n524_
.sym 31345 $abc$5012$new_n307_
.sym 31346 param_counter[0]
.sym 31347 param_counter[4]
.sym 31348 param_counter[2]
.sym 31349 param_counter[3]
.sym 31350 param_counter[4]
.sym 31351 $abc$5012$memory\params$rdmux[0][2][0]$a$1256[2]_new_inv_
.sym 31352 param_counter[5]
.sym 31354 param_counter[3]
.sym 31355 $abc$5012$memory\params$rdmux[0][3][1]$a$1271[5]_new_
.sym 31356 $abc$5012$memory\params$rdmux[0][2][0]$a$1256[4]_new_inv_
.sym 31357 param_counter[4]
.sym 31358 param_counter[1]
.sym 31359 $abc$5012$new_n308_
.sym 31360 param_counter[5]
.sym 31362 param_counter[2]
.sym 31363 param_counter[3]
.sym 31364 param_counter[1]
.sym 31365 param_counter[0]
.sym 31366 $abc$5012$memory\params$rdmux[0][3][1]$a$1271[5]_new_
.sym 31367 $abc$5012$memory\params$rdmux[0][2][0]$a$1256[4]_new_inv_
.sym 31368 param_counter[4]
.sym 31369 $abc$5012$memory\params$rdmux[0][0][0]$b$1248[3]_new_
.sym 31370 param_counter[1]
.sym 31371 param_counter[0]
.sym 31372 param_counter[2]
.sym 31373 param_counter[3]
.sym 31374 param_counter[3]
.sym 31375 $abc$5012$memory\params$rdmux[0][2][0]$a$1256[4]_new_inv_
.sym 31376 $abc$5012$new_n334_
.sym 31377 $abc$5012$new_n342_
.sym 31378 param_counter[1]
.sym 31379 param_counter[0]
.sym 31380 param_counter[3]
.sym 31382 param_counter[4]
.sym 31383 param_counter[3]
.sym 31386 param_counter[0]
.sym 31387 param_counter[2]
.sym 31390 param_counter[2]
.sym 31391 param_counter[1]
.sym 31392 param_counter[0]
.sym 31393 param_counter[4]
.sym 31394 $abc$5012$new_n372_
.sym 31395 $abc$5012$new_n368_
.sym 31396 param_counter[5]
.sym 31397 $abc$5012$new_n334_
.sym 31398 param_counter[3]
.sym 31399 $abc$5012$memory\params$rdmux[0][3][1]$a$1271[5]_new_
.sym 31400 param_counter[1]
.sym 31401 $abc$5012$new_n332_
.sym 31402 param_counter[0]
.sym 31403 $abc$5012$new_n281_
.sym 31404 $abc$5012$new_n332_
.sym 31406 $abc$5012$auto$dff2dffe.cc:175:make_patterns_logic$4580
.sym 31407 param_counter[0]
.sym 31410 $abc$5012$new_n334_
.sym 31411 $abc$5012$new_n333_
.sym 31412 param_counter[3]
.sym 31413 param_counter[5]
.sym 31414 param_counter[2]
.sym 31415 param_counter[0]
.sym 31416 param_counter[1]
.sym 31417 param_counter[4]
.sym 31418 param_counter[1]
.sym 31422 param_counter[2]
.sym 31423 param_counter[1]
.sym 31424 param_counter[0]
.sym 31425 $abc$5012$new_n281_
.sym 31426 $abc$5012$new_n543_
.sym 31427 $abc$5012$new_n542_
.sym 31428 $abc$5012$new_n367_
.sym 31429 param_counter[6]
.sym 31430 $abc$5012$new_n346_
.sym 31431 $abc$5012$new_n355_
.sym 31432 $abc$5012$new_n372_
.sym 31433 param_counter[5]
.sym 31434 param_counter[1]
.sym 31435 param_counter[2]
.sym 31436 param_counter[0]
.sym 31437 param_counter[3]
.sym 31438 $abc$5012$new_n277_
.sym 31439 $abc$5012$new_n275_
.sym 31440 param_counter[5]
.sym 31441 $abc$5012$new_n280_
.sym 31442 param_counter[1]
.sym 31443 param_counter[0]
.sym 31446 $abc$5012$memory\params$rdmux[0][4][1]$a$1295[0]_new_
.sym 31447 $abc$5012$new_n279_
.sym 31448 param_counter[2]
.sym 31450 param_counter[2]
.sym 31451 param_counter[0]
.sym 31452 param_counter[1]
.sym 31453 $abc$5012$new_n276_
.sym 31454 param_counter[2]
.sym 31455 $abc$5012$memory\params$rdmux[0][4][1]$a$1295[0]_new_
.sym 31456 $abc$5012$new_n276_
.sym 31478 param_counter[0]
.sym 31479 param_counter[1]
.sym 31480 param_counter[6]
.sym 31481 param_counter[3]
.sym 31482 param_counter[2]
.sym 31483 param_counter[6]
.sym 31484 $abc$5012$new_n541_
