###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID vlsipool-k05)
#  Generated on:      Sat Feb 15 02:09:55 2025
#  Design:            top
#  Command:           optDesign -postRoute -hold -prefix POSTROUTE_HOLD2 -outDir /n/badwater/z/hyunwon/Documents/TSMC_Prowess/tsmc28/apr_top2/reports
###############################################################

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.337  |  0.053  |  0.100  | -0.337  |
|           TNS (ns):| -2.095  |  0.000  |  0.000  | -2.095  |
|    Violating Paths:|   10    |    0    |    0    |   10    |
|          All Paths:|  10401  |  10024  |   174   |   299   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 3.341%
Total number of glitch violations: 0
------------------------------------------------------------------
