
==========================================================================
floorplan final check_setup
--------------------------------------------------------------------------
0

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 23.73

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: soc.jtagBridge_1.flowCCByToggle_1.inputArea_target_buffercc.buffers_0$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk_core)
Endpoint: soc.jtagBridge_1.flowCCByToggle_1.inputArea_target_buffercc.buffers_1$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk_core)
Path Group: clk_core
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk_core (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.25    0.00    0.00 ^ soc.jtagBridge_1.flowCCByToggle_1.inputArea_target_buffercc.buffers_0$_DFF_P_/CLK (sg13g2_dfrbp_1)
     1    0.00    0.02    0.27    0.27 v soc.jtagBridge_1.flowCCByToggle_1.inputArea_target_buffercc.buffers_0$_DFF_P_/Q (sg13g2_dfrbp_1)
                                         soc.jtagBridge_1.flowCCByToggle_1.inputArea_target_buffercc.buffers_0 (net)
                  0.02    0.00    0.27 v soc.jtagBridge_1.flowCCByToggle_1.inputArea_target_buffercc.buffers_1$_DFF_P_/D (sg13g2_dfrbp_1)
                                  0.27   data arrival time

                  0.25    0.00    0.00   clock clk_core (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.15    0.15   clock uncertainty
                          0.00    0.15   clock reconvergence pessimism
                                  0.15 ^ soc.jtagBridge_1.flowCCByToggle_1.inputArea_target_buffercc.buffers_1$_DFF_P_/CLK (sg13g2_dfrbp_1)
                          0.03    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)


Startpoint: soc.jtagBridge_1.flowCCByToggle_1.inputArea_target$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk_jtag)
Endpoint: soc.jtagBridge_1.flowCCByToggle_1.inputArea_target$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk_jtag)
Path Group: clk_jtag
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk_jtag (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.25    0.00    0.00 ^ soc.jtagBridge_1.flowCCByToggle_1.inputArea_target$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
     2    0.00    0.02    0.27    0.27 v soc.jtagBridge_1.flowCCByToggle_1.inputArea_target$_DFFE_PP_/Q (sg13g2_dfrbp_1)
                                         soc.jtagBridge_1.flowCCByToggle_1.inputArea_target (net)
                  0.02    0.00    0.27 v _115835_/A0 (sg13g2_mux2_1)
     1    0.00    0.03    0.06    0.34 v _115835_/X (sg13g2_mux2_1)
                                         _037780_ (net)
                  0.03    0.00    0.34 v soc.jtagBridge_1.flowCCByToggle_1.inputArea_target$_DFFE_PP_/D (sg13g2_dfrbp_1)
                                  0.34   data arrival time

                  0.25    0.00    0.00   clock clk_jtag (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.15    0.15   clock uncertainty
                          0.00    0.15   clock reconvergence pessimism
                                  0.15 ^ soc.jtagBridge_1.flowCCByToggle_1.inputArea_target$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
                          0.03    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: io_reset_PAD (input port clocked by clk_core)
Endpoint: soc.system_core_cpu._zz_5$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk_core)
Path Group: clk_core
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk_core (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          8.00    8.00 v input external delay
     1    5.02    0.00    0.00    8.00 v io_reset_PAD (inout)
                                         io_reset_PAD (net)
                  0.00    0.00    8.00 v sg13g2_IOPadIn_2/pad (sg13g2_IOPadIn)
   197    0.54    0.20    1.00    9.00 v sg13g2_IOPadIn_2/p2c (sg13g2_IOPadIn)
                                         sg13g2_IOPadIn_2_p2c (net)
                  0.20    0.00    9.00 v _087201_/A (sg13g2_inv_1)
   667    2.11    8.47    5.93   14.93 ^ _087201_/Y (sg13g2_inv_1)
                                         _013106_ (net)
                  8.47    0.00   14.93 ^ soc.system_core_cpu._zz_5$_DFF_P_/D (sg13g2_dfrbp_1)
                                 14.93   data arrival time

                  0.25   40.00   40.00   clock clk_core (rise edge)
                          0.00   40.00   clock network delay (ideal)
                         -0.15   39.85   clock uncertainty
                          0.00   39.85   clock reconvergence pessimism
                                 39.85 ^ soc.system_core_cpu._zz_5$_DFF_P_/CLK (sg13g2_dfrbp_1)
                         -1.19   38.66   library setup time
                                 38.66   data required time
-----------------------------------------------------------------------------
                                 38.66   data required time
                                -14.93   data arrival time
-----------------------------------------------------------------------------
                                 23.73   slack (MET)


Startpoint: soc.io_plat_jtag_tdo$_DFF_N_
            (rising edge-triggered flip-flop clocked by clk_jtag')
Endpoint: io_jtag_tdo_PAD (output port clocked by clk_jtag)
Path Group: clk_jtag
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25   50.00   50.00   clock clk_jtag' (rise edge)
                          0.00   50.00   clock network delay (ideal)
                  0.25    0.00   50.00 ^ soc.io_plat_jtag_tdo$_DFF_N_/CLK (sg13g2_dfrbp_1)
     1    0.01    0.07    0.32   50.32 ^ soc.io_plat_jtag_tdo$_DFF_N_/Q (sg13g2_dfrbp_1)
                                         soc.io_plat_jtag_tdo (net)
                  0.07    0.00   50.32 ^ sg13g2_IOPadOut4mA_1/c2p (sg13g2_IOPadOut4mA)
     1    5.00    0.20    1.00   51.32 ^ sg13g2_IOPadOut4mA_1/pad (sg13g2_IOPadOut4mA)
                                         io_jtag_tdo_PAD (net)
     0    5.00    0.20    0.00   51.32 ^ io_jtag_tdo_PAD (inout)
                                         io_jtag_tdo_PAD (net)
                                 51.32   data arrival time

                  0.25  100.00  100.00   clock clk_jtag (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.15   99.85   clock uncertainty
                          0.00   99.85   clock reconvergence pessimism
                         -8.00   91.85   output external delay
                                 91.85   data required time
-----------------------------------------------------------------------------
                                 91.85   data required time
                                -51.32   data arrival time
-----------------------------------------------------------------------------
                                 40.53   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: io_reset_PAD (input port clocked by clk_core)
Endpoint: soc.system_core_cpu._zz_5$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk_core)
Path Group: clk_core
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk_core (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          8.00    8.00 v input external delay
     1    5.02    0.00    0.00    8.00 v io_reset_PAD (inout)
                                         io_reset_PAD (net)
                  0.00    0.00    8.00 v sg13g2_IOPadIn_2/pad (sg13g2_IOPadIn)
   197    0.54    0.20    1.00    9.00 v sg13g2_IOPadIn_2/p2c (sg13g2_IOPadIn)
                                         sg13g2_IOPadIn_2_p2c (net)
                  0.20    0.00    9.00 v _087201_/A (sg13g2_inv_1)
   667    2.11    8.47    5.93   14.93 ^ _087201_/Y (sg13g2_inv_1)
                                         _013106_ (net)
                  8.47    0.00   14.93 ^ soc.system_core_cpu._zz_5$_DFF_P_/D (sg13g2_dfrbp_1)
                                 14.93   data arrival time

                  0.25   40.00   40.00   clock clk_core (rise edge)
                          0.00   40.00   clock network delay (ideal)
                         -0.15   39.85   clock uncertainty
                          0.00   39.85   clock reconvergence pessimism
                                 39.85 ^ soc.system_core_cpu._zz_5$_DFF_P_/CLK (sg13g2_dfrbp_1)
                         -1.19   38.66   library setup time
                                 38.66   data required time
-----------------------------------------------------------------------------
                                 38.66   data required time
                                -14.93   data arrival time
-----------------------------------------------------------------------------
                                 23.73   slack (MET)


Startpoint: soc.io_plat_jtag_tdo$_DFF_N_
            (rising edge-triggered flip-flop clocked by clk_jtag')
Endpoint: io_jtag_tdo_PAD (output port clocked by clk_jtag)
Path Group: clk_jtag
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25   50.00   50.00   clock clk_jtag' (rise edge)
                          0.00   50.00   clock network delay (ideal)
                  0.25    0.00   50.00 ^ soc.io_plat_jtag_tdo$_DFF_N_/CLK (sg13g2_dfrbp_1)
     1    0.01    0.07    0.32   50.32 ^ soc.io_plat_jtag_tdo$_DFF_N_/Q (sg13g2_dfrbp_1)
                                         soc.io_plat_jtag_tdo (net)
                  0.07    0.00   50.32 ^ sg13g2_IOPadOut4mA_1/c2p (sg13g2_IOPadOut4mA)
     1    5.00    0.20    1.00   51.32 ^ sg13g2_IOPadOut4mA_1/pad (sg13g2_IOPadOut4mA)
                                         io_jtag_tdo_PAD (net)
     0    5.00    0.20    0.00   51.32 ^ io_jtag_tdo_PAD (inout)
                                         io_jtag_tdo_PAD (net)
                                 51.32   data arrival time

                  0.25  100.00  100.00   clock clk_jtag (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.15   99.85   clock uncertainty
                          0.00   99.85   clock reconvergence pessimism
                         -8.00   91.85   output external delay
                                 91.85   data required time
-----------------------------------------------------------------------------
                                 91.85   data required time
                                -51.32   data arrival time
-----------------------------------------------------------------------------
                                 40.53   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.82e-03   8.46e-04   3.23e-06   4.67e-03  40.3%
Combinational          5.05e-03   1.44e-03   4.31e-06   6.50e-03  56.1%
Clock                  1.89e-09   2.09e-09   6.30e-11   4.04e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   4.16e-04   0.00e+00   4.16e-04   3.6%
----------------------------------------------------------------
Total                  8.87e-03   2.70e-03   7.53e-06   1.16e-02 100.0%
                          76.6%      23.3%       0.1%
