// Seed: 1681485613
module module_0 (
    input wire id_0,
    output wor id_1,
    input wor id_2
    , id_18,
    output wor id_3
    , id_19,
    output tri id_4,
    output wor id_5,
    input tri1 id_6
    , id_20,
    output supply1 id_7,
    input wor id_8,
    output uwire id_9,
    input wor id_10,
    input uwire id_11
    , id_21,
    input tri0 id_12,
    input wor id_13,
    output wand id_14,
    input wand id_15,
    output supply0 id_16
);
  assign id_19 = 1 > id_6;
  wire id_22;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input supply1 id_6
);
  assign id_1 = 1'h0;
  module_0(
      id_3,
      id_1,
      id_6,
      id_1,
      id_1,
      id_1,
      id_5,
      id_1,
      id_2,
      id_1,
      id_3,
      id_2,
      id_6,
      id_0,
      id_1,
      id_6,
      id_1
  );
endmodule
