// Seed: 4294343379
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply0 id_3
);
  assign id_1 = id_3;
endmodule
module module_1 (
    output logic id_0,
    output tri0 id_1,
    input wor id_2,
    output tri1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    input wand id_6
);
  final begin : LABEL_0
    id_0 = "";
  end
  module_0 modCall_1 (
      id_6,
      id_1,
      id_6,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input uwire id_0,
    output tri id_1,
    output tri id_2,
    input supply0 id_3,
    input wand id_4
);
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
