#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu May 13 10:04:34 2021
# Process ID: 10524
# Current directory: D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10680 D:\Dokumenty\AiR_rok_3\S6\Systemy_rekonfigurowalne\Operacje_kontekstowe\back_up\ready_hdmi_in\hdmi_vga_zybo.xpr
# Log file: D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/vivado.log
# Journal file: D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in'
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/delay_line.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/delay_block.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Konwersja_RGB_YCbCr/ip_repo_delayed'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wyznaczanie_srodka_ciezkosci/divider_32_20_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Tools/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'divider_32_20_0' is locked:
* IP 'divider_32_20_0' contains one or more locked subcores.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 846.363 ; gain = 89.961
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/delay_line_v1.v] -no_script -reset -force -quiet
remove_files  D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/delay_line_v1.v
export_ip_user_files -of_objects  [get_files D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/delay_block_v1.v] -no_script -reset -force -quiet
remove_files  D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/delay_block_v1.v
add_files -norecurse -scan_for_includes {D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/DelayLine/DelayLine.srcs/sources_1/new/delay_block.v D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/DelayLine/DelayLine.srcs/sources_1/new/delay_line.v}
import_files -norecurse {D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/DelayLine/DelayLine.srcs/sources_1/new/delay_block.v D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/DelayLine/DelayLine.srcs/sources_1/new/delay_line.v}
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/sim/divider_32_20_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/delay_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/rgb2ycbcr_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/rgb2ycbcr_v2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_v2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/delay_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_block
WARNING: [VRFC 10-2845] overwriting previous definition of module delay_block [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/delay_block.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
WARNING: [VRFC 10-2845] overwriting previous definition of module delay_line [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/delay_line.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/vis_centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a1348adfdc9e46d19e8927fc14250b7f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/centroid.v:128]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/centroid.v:137]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port h_size [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/median5x5.v:133]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 11 for port addra [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v:69]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 17 for port dina [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v:70]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 17 for port douta [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv [\xbip_dsp48_addsub_v3_0_5_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv [\xbip_addsub_v3_0_5_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.delay_block(N=27)
Compiling module xil_defaultlib.delay_line(N=27)
Compiling module xil_defaultlib.delay_block(N=9)
Compiling module xil_defaultlib.delay_line(N=9)
Compiling module xil_defaultlib.delay_block(N=3)
Compiling module xil_defaultlib.delay_line(N=3,DELAY=9)
Compiling module xil_defaultlib.rgb2ycbcr_v2
Compiling module xil_defaultlib.rgb2ycbcr_v2_0
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider_32_20_0
Compiling module xil_defaultlib.centroid
Compiling module xil_defaultlib.vis_centroid
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.delay_block
Compiling module xil_defaultlib.delay_line(N=4)
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 873.918 ; gain = 0.570
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.vp_i.calc.ram.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 899.395 ; gain = 32.063
update_compile_order -fileset sources_1
add_force {/tb_hdmi/sw} -radix unsigned {4 0ns}
run 200 us
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
out  3.ppm saved
out  4.ppm saved
out  5.ppm saved
out  6.ppm saved
out  7.ppm saved
out  8.ppm saved
out  9.ppm saved
out 10.ppm saved
out 11.ppm saved
out 12.ppm saved
out 13.ppm saved
out 14.ppm saved
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 899.395 ; gain = 0.000
run 200 us
out 15.ppm saved
out 16.ppm saved
out 17.ppm saved
out 18.ppm saved
out 19.ppm saved
out 20.ppm saved
out 21.ppm saved
out 22.ppm saved
out 23.ppm saved
out 24.ppm saved
out 25.ppm saved
out 26.ppm saved
out 27.ppm saved
out 28.ppm saved
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 901.359 ; gain = 1.965
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/sim/divider_32_20_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/delay_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/rgb2ycbcr_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/rgb2ycbcr_v2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_v2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/delay_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_block
WARNING: [VRFC 10-2845] overwriting previous definition of module delay_block [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/delay_block.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
WARNING: [VRFC 10-2845] overwriting previous definition of module delay_line [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/delay_line.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/vis_centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a1348adfdc9e46d19e8927fc14250b7f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/centroid.v:128]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/centroid.v:137]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/median5x5.v:135]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/median5x5.v:136]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port h_size [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/median5x5.v:138]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 11 for port addra [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v:69]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 17 for port dina [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v:70]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 17 for port douta [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv [\xbip_dsp48_addsub_v3_0_5_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv [\xbip_addsub_v3_0_5_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.delay_block(N=27)
Compiling module xil_defaultlib.delay_line(N=27)
Compiling module xil_defaultlib.delay_block(N=9)
Compiling module xil_defaultlib.delay_line(N=9)
Compiling module xil_defaultlib.delay_block(N=3)
Compiling module xil_defaultlib.delay_line(N=3,DELAY=9)
Compiling module xil_defaultlib.rgb2ycbcr_v2
Compiling module xil_defaultlib.rgb2ycbcr_v2_0
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider_32_20_0
Compiling module xil_defaultlib.centroid
Compiling module xil_defaultlib.vis_centroid
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.delay_block
Compiling module xil_defaultlib.delay_line(N=4)
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 913.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.vp_i.calc.ram.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 918.320 ; gain = 4.836
add_force {/tb_hdmi/sw} -radix unsigned {4 0ns}
run 200 us
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 918.613 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/sim/divider_32_20_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/delay_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/rgb2ycbcr_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/rgb2ycbcr_v2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_v2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/vis_centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a1348adfdc9e46d19e8927fc14250b7f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/centroid.v:128]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/centroid.v:137]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port h_size [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/median5x5.v:133]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 11 for port addra [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v:69]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 17 for port dina [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v:70]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 17 for port douta [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv [\xbip_dsp48_addsub_v3_0_5_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv [\xbip_addsub_v3_0_5_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.delay_block(N=27)
Compiling module xil_defaultlib.delay_line(N=27)
Compiling module xil_defaultlib.delay_block(N=9)
Compiling module xil_defaultlib.delay_line(N=9)
Compiling module xil_defaultlib.delay_block(N=3)
Compiling module xil_defaultlib.delay_line(N=3,DELAY=9)
Compiling module xil_defaultlib.rgb2ycbcr_v2
Compiling module xil_defaultlib.rgb2ycbcr_v2_0
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider_32_20_0
Compiling module xil_defaultlib.centroid
Compiling module xil_defaultlib.vis_centroid
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.delay_block_v1
Compiling module xil_defaultlib.delay_line_v1(N=4)
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 918.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.vp_i.calc.ram.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 918.613 ; gain = 0.000
update_compile_order -fileset sources_1
add_force {/tb_hdmi/sw} -radix unsigned {4 0ns}
run 200 us
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/sim/divider_32_20_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/delay_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/rgb2ycbcr_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/rgb2ycbcr_v2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_v2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/vis_centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a1348adfdc9e46d19e8927fc14250b7f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/centroid.v:128]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/centroid.v:137]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port h_size [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/median5x5.v:133]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 11 for port addra [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v:69]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 17 for port dina [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v:70]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 17 for port douta [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv [\xbip_dsp48_addsub_v3_0_5_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv [\xbip_addsub_v3_0_5_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.delay_block(N=27)
Compiling module xil_defaultlib.delay_line(N=27)
Compiling module xil_defaultlib.delay_block(N=9)
Compiling module xil_defaultlib.delay_line(N=9)
Compiling module xil_defaultlib.delay_block(N=3)
Compiling module xil_defaultlib.delay_line(N=3,DELAY=9)
Compiling module xil_defaultlib.rgb2ycbcr_v2
Compiling module xil_defaultlib.rgb2ycbcr_v2_0
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider_32_20_0
Compiling module xil_defaultlib.centroid
Compiling module xil_defaultlib.vis_centroid
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.delay_block_v1
Compiling module xil_defaultlib.delay_line_v1(N=4)
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 924.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.vp_i.calc.ram.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:35 . Memory (MB): peak = 924.746 ; gain = 0.000
add_force {/tb_hdmi/sw} -radix unsigned {4 0ns}
run 40 us
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
run 40 us
out  3.ppm saved
out  4.ppm saved
out  5.ppm saved
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/sim/divider_32_20_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/delay_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/rgb2ycbcr_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/rgb2ycbcr_v2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_v2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/vis_centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a1348adfdc9e46d19e8927fc14250b7f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/centroid.v:128]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/centroid.v:137]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port h_size [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/median5x5.v:133]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 11 for port addra [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v:69]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 17 for port dina [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v:70]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 17 for port douta [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv [\xbip_dsp48_addsub_v3_0_5_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv [\xbip_addsub_v3_0_5_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.delay_block(N=27)
Compiling module xil_defaultlib.delay_line(N=27)
Compiling module xil_defaultlib.delay_block(N=9)
Compiling module xil_defaultlib.delay_line(N=9)
Compiling module xil_defaultlib.delay_block(N=3)
Compiling module xil_defaultlib.delay_line(N=3,DELAY=9)
Compiling module xil_defaultlib.rgb2ycbcr_v2
Compiling module xil_defaultlib.rgb2ycbcr_v2_0
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider_32_20_0
Compiling module xil_defaultlib.centroid
Compiling module xil_defaultlib.vis_centroid
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.delay_block_v1
Compiling module xil_defaultlib.delay_line_v1(N=4)
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 929.656 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.vp_i.calc.ram.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 929.656 ; gain = 0.000
add_force {/tb_hdmi/sw} -radix unsigned {4 0ns}
run 40 us
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
run 40 us
out  3.ppm saved
out  4.ppm saved
out  5.ppm saved
run 40 us
out  6.ppm saved
out  7.ppm saved
out  8.ppm saved
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/sim/divider_32_20_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/delay_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/rgb2ycbcr_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/rgb2ycbcr_v2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_v2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/vis_centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a1348adfdc9e46d19e8927fc14250b7f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/centroid.v:128]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port quotient [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/new/centroid.v:137]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port h_size [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/new/median5x5.v:134]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 11 for port addra [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v:69]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 17 for port dina [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v:70]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 17 for port douta [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.srcs/sources_1/imports/sources/delayLinieBRAM_WP.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv [\xbip_dsp48_addsub_v3_0_5_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv [\xbip_addsub_v3_0_5_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.delay_block(N=27)
Compiling module xil_defaultlib.delay_line(N=27)
Compiling module xil_defaultlib.delay_block(N=9)
Compiling module xil_defaultlib.delay_line(N=9)
Compiling module xil_defaultlib.delay_block(N=3)
Compiling module xil_defaultlib.delay_line(N=3,DELAY=9)
Compiling module xil_defaultlib.rgb2ycbcr_v2
Compiling module xil_defaultlib.rgb2ycbcr_v2_0
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider_32_20_0
Compiling module xil_defaultlib.centroid
Compiling module xil_defaultlib.vis_centroid
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.delay_block_v1
Compiling module xil_defaultlib.delay_line_v1(N=4)
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 934.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Operacje_kontekstowe/back_up/ready_hdmi_in/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.vp_i.calc.ram.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 934.266 ; gain = 0.102
add_force {/tb_hdmi/sw} -radix unsigned {4 0ns}
run 40 us
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
