$date
  Sat Jul 11 22:50:37 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module adder_tb $end
$var reg 32 ! a[31:0] $end
$var reg 32 " b[31:0] $end
$var reg 32 # res[31:0] $end
$scope module uut $end
$var reg 32 $ a[31:0] $end
$var reg 32 % b[31:0] $end
$var reg 32 & res[31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000000000000000001110000100 !
b00000000000000000000000100101100 "
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU #
b00000000000000000000001110000100 $
b00000000000000000000000100101100 %
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU &
#1000000
b00000000000000000000010010110000 #
b00000000000000000000010010110000 &
#2000000
