
*** Running vivado
    with args -log digital_clock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source digital_clock.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source digital_clock.tcl -notrace
Command: synth_design -top digital_clock -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10664 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 307.020 ; gain = 76.770
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'digital_clock' [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/Lab2_Giesbrecht_Oh_Dunn/Lab2_Giesbrecht_Oh_Dunn.srcs/sources_1/new/digital_clock.vhd:54]
INFO: [Synth 8-3491] module 'sevensegment_selector' declared at 'C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/sevensegment_selector.vhd:4' bound to instance 'SELECTOR' of component 'sevensegment_selector' [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/Lab2_Giesbrecht_Oh_Dunn/Lab2_Giesbrecht_Oh_Dunn.srcs/sources_1/new/digital_clock.vhd:99]
INFO: [Synth 8-638] synthesizing module 'sevensegment_selector' [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/sevensegment_selector.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'sevensegment_selector' (1#1) [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/sevensegment_selector.vhd:12]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/clock_divider.vhd:4' bound to instance 'DIVIDER' of component 'clock_divider' [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/Lab2_Giesbrecht_Oh_Dunn/Lab2_Giesbrecht_Oh_Dunn.srcs/sources_1/new/digital_clock.vhd:104]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/clock_divider.vhd:20]
	Parameter period bound to: 99999 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd:7' bound to instance 'kiloHzClock' of component 'downcounter' [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/clock_divider.vhd:51]
INFO: [Synth 8-638] synthesizing module 'downcounter' [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd:18]
	Parameter period bound to: 99999 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downcounter' (2#1) [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd:18]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd:7' bound to instance 'hundredHzClock' of component 'downcounter' [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/clock_divider.vhd:64]
INFO: [Synth 8-638] synthesizing module 'downcounter__parameterized1' [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd:18]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downcounter__parameterized1' (2#1) [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd:18]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd:7' bound to instance 'tenHzClock' of component 'downcounter' [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/clock_divider.vhd:77]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd:7' bound to instance 'oneHzClk' of component 'downcounter' [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/clock_divider.vhd:89]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd:7' bound to instance 'singleSecClk' of component 'downcounter' [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/clock_divider.vhd:101]
	Parameter period bound to: 5 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd:7' bound to instance 'tenSecondsClock' of component 'downcounter' [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/clock_divider.vhd:113]
INFO: [Synth 8-638] synthesizing module 'downcounter__parameterized3' [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd:18]
	Parameter period bound to: 5 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downcounter__parameterized3' (2#1) [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd:18]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd:7' bound to instance 'singleMinuteClock' of component 'downcounter' [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/clock_divider.vhd:125]
	Parameter period bound to: 5 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd:7' bound to instance 'tensMinuteClock' of component 'downcounter' [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/clock_divider.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (3#1) [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/clock_divider.vhd:20]
INFO: [Synth 8-3491] module 'sevensegment' declared at 'C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/sevensegment.vhd:4' bound to instance 'DISPLAY' of component 'sevensegment' [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/Lab2_Giesbrecht_Oh_Dunn/Lab2_Giesbrecht_Oh_Dunn.srcs/sources_1/new/digital_clock.vhd:114]
INFO: [Synth 8-638] synthesizing module 'sevensegment' [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/sevensegment.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sevensegment' (4#1) [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/sevensegment.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'digital_clock' (5#1) [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/Lab2_Giesbrecht_Oh_Dunn/Lab2_Giesbrecht_Oh_Dunn.srcs/sources_1/new/digital_clock.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 346.348 ; gain = 116.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 346.348 ; gain = 116.098
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/Lab2_Giesbrecht_Oh_Dunn/Lab2_Giesbrecht_Oh_Dunn.srcs/constrs_1/new/digital_clock.xdc]
Finished Parsing XDC File [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/Lab2_Giesbrecht_Oh_Dunn/Lab2_Giesbrecht_Oh_Dunn.srcs/constrs_1/new/digital_clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/Lab2_Giesbrecht_Oh_Dunn/Lab2_Giesbrecht_Oh_Dunn.srcs/constrs_1/new/digital_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/digital_clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/digital_clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 647.059 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 647.059 ; gain = 416.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 647.059 ; gain = 416.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 647.059 ; gain = 416.809
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element current_count_reg was removed.  [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element current_count_reg was removed.  [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 647.059 ; gain = 416.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sevensegment_selector 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module downcounter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module downcounter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module downcounter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/tensMinuteClock/i_zero_reg was removed.  [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/kiloHzClock/current_count_reg was removed.  [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/hundredHzClock/current_count_reg was removed.  [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/tenHzClock/current_count_reg was removed.  [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/oneHzClk/current_count_reg was removed.  [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/singleSecClk/current_count_reg was removed.  [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/singleMinuteClock/current_count_reg was removed.  [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd:32]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 647.059 ; gain = 416.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 647.059 ; gain = 416.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 647.059 ; gain = 416.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 647.059 ; gain = 416.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 647.059 ; gain = 416.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 647.059 ; gain = 416.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 647.059 ; gain = 416.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 647.059 ; gain = 416.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 647.059 ; gain = 416.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 647.059 ; gain = 416.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |    26|
|4     |LUT2   |     6|
|5     |LUT3   |     8|
|6     |LUT4   |    15|
|7     |LUT5   |    12|
|8     |LUT6   |    11|
|9     |FDCE   |     3|
|10    |FDPE   |     1|
|11    |FDRE   |    30|
|12    |FDSE   |    20|
|13    |IBUF   |     3|
|14    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+------------------------------+------+
|      |Instance              |Module                        |Cells |
+------+----------------------+------------------------------+------+
|1     |top                   |                              |   153|
|2     |  DIVIDER             |clock_divider                 |   115|
|3     |    hundredHzClock    |downcounter__parameterized1   |    12|
|4     |    kiloHzClock       |downcounter                   |    45|
|5     |    oneHzClk          |downcounter__parameterized1_0 |    11|
|6     |    singleMinuteClock |downcounter__parameterized1_1 |    11|
|7     |    singleSecClk      |downcounter__parameterized1_2 |    11|
|8     |    tenHzClock        |downcounter__parameterized1_3 |    11|
|9     |    tenSecondsClock   |downcounter__parameterized3   |     8|
|10    |    tensMinuteClock   |downcounter__parameterized3_4 |     6|
|11    |  SELECTOR            |sevensegment_selector         |    22|
+------+----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 647.059 ; gain = 416.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 647.059 ; gain = 116.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 647.059 ; gain = 416.809
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

36 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 647.059 ; gain = 424.570
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/Lab2_Giesbrecht_Oh_Dunn/Lab2_Giesbrecht_Oh_Dunn.runs/synth_1/digital_clock.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 647.059 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Sep 29 16:49:06 2017...
