initSidebarItems({"enum":[["LPUART1EN_A","CPU2 Low power UART 1 clocks enable"]],"struct":[["C2APB1ENR2_SPEC","CPU2 APB1 peripheral clock enable register 2 [dual core device only]"],["LPTIM2EN_W","Field `LPTIM2EN` writer - CPU2 Low power timer 2 clocks enable"],["LPTIM3EN_W","Field `LPTIM3EN` writer - CPU2 Low power timer 3 clocks enable"],["LPUART1EN_R","Field `LPUART1EN` reader - CPU2 Low power UART 1 clocks enable"],["LPUART1EN_W","Field `LPUART1EN` writer - CPU2 Low power UART 1 clocks enable"],["R","Register `C2APB1ENR2` reader"],["W","Register `C2APB1ENR2` writer"]],"type":[["LPTIM2EN_A","CPU2 Low power timer 2 clocks enable"],["LPTIM2EN_R","Field `LPTIM2EN` reader - CPU2 Low power timer 2 clocks enable"],["LPTIM3EN_A","CPU2 Low power timer 3 clocks enable"],["LPTIM3EN_R","Field `LPTIM3EN` reader - CPU2 Low power timer 3 clocks enable"]]});