// Mem file initialization records.
//
// SW Build 2288692 on Thu Jul 26 18:23:50 MDT 2018
// Vivado v2018.2.1 (64-bit)
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// Created on Monday February 18, 2019 - 03:08:04 pm, from:
//
//     Map file     - /home/userfs/j/jv591/Work/PROJECT/code-to-silicon/microblaze_system/microblaze_system.srcs/sources_1/bd/mb_block_design/mb_block_design.bmm
//     Data file(s) - /home/userfs/j/jv591/Work/PROJECT/code-to-silicon/microblaze_system/microblaze_system.srcs/sources_1/bd/mb_block_design/ip/mb_block_design_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'mb_uut_mb_block_design_i_microblaze_0.mb_uut_mb_block_design_i_blk_mem_gen_0_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
