Quartus II Archive log --	/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/fpgaTop_alst4_0914.qarlog

Archive:	/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/fpgaTop_alst4_0914.qar
Date:		Wed Sep 14 17:02:23 2011
Quartus II		11.0 Build 208 07/03/2011 SP 1 SJ Full Version

	=========== Files Selected: ===========
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/assignment_defaults.qdf
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy.qip
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_addr_cmd.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_addr_cmd_wrap.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_arbiter.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_buffer.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_buffer_manager.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_burst_gen.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_burst_tracking.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_cmd_gen.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_controller.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_controller_st_top.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_csr.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_dataid_manager.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_ddr2_odt_gen.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_ddr3_odt_gen.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_define.iv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_ecc_decoder.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_ecc_decoder_32_syn.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_ecc_decoder_64_syn.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_ecc_encoder.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_ecc_encoder_32_syn.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_ecc_encoder_64_syn.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_fifo.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_input_if.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_list.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_lpddr2_addr_cmd.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_mm_st_converter.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_odt_gen.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_rank_timer.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_rdata_path.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_rdwr_data_tmg.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_sideband.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_tbp.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_timing_param.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_ddrx_wdata_path.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/alt_mem_if_nextgen_ddr3_controller_core.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/altdq_dqs2_ddio_3reg_stratixiv.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/altera_avalon_sc_fifo.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/altera_avalon_st_pipeline_base.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/altera_merlin_arbitrator.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/altera_merlin_burst_uncompressor.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/altera_merlin_master_agent.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/altera_merlin_master_translator.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/altera_merlin_slave_agent.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/altera_merlin_slave_translator.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/altera_merlin_traffic_limiter.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/altera_reset_controller.sdc
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/altera_reset_controller.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/altera_reset_synchronizer.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_0002.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_c0.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0.ppf
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0.sdc
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_AC_ROM.hex
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_addr_cmd_datapath.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_addr_cmd_pads.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_afi_mux.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_altdqdqs.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_clock_pair_generator.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_controller_phy.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_dll_memphy.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_flop_mem.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_fr_cycle_shifter.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_hr_to_fr.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_inst_ROM.hex
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_iss_probe.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_memphy.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_memphy_top.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_new_io_pads.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_nios_sequencer.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_oct_control.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_parameters.tcl
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_phy_csr.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_pin_assignments.tcl
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_pin_map.tcl
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_pll_memphy.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_addr_router.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_addr_router_001.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_cmd_xbar_demux.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_cmd_xbar_demux_001.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_cmd_xbar_mux.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst.sdc
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_sysclk.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_tck.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_oci_test_bench.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_ociram_default_contents.mif
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_rf_ram_a.mif
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_rf_ram_b.mif
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_test_bench.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_id_router.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_id_router_002.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_irq_mapper.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_rsp_xbar_demux.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_rsp_xbar_demux_002.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_rsp_xbar_mux.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_rsp_xbar_mux_001.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_sequencer_ram.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_sequencer_rom.hex
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_qsys_sequencer_sequencer_rom.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_read_datapath.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_read_valid_selector.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_report_timing.tcl
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_report_timing_core.tcl
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_reset.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_reset_sync.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_sequencer_cpu.sdc
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_sequencer_mux_bridge.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_sequencer_rom.hex
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_timing.tcl
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/ddr3_s4_uniphy_p0_write_datapath.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/rw_manager_ac_ROM_no_ifdef_params.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/rw_manager_ac_ROM_reg.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/rw_manager_bitcheck.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/rw_manager_core.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/rw_manager_data_broadcast.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/rw_manager_data_decoder.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/rw_manager_datamux.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/rw_manager_ddr3.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/rw_manager_di_buffer.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/rw_manager_di_buffer_wrap.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/rw_manager_dm_decoder.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/rw_manager_generic.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/rw_manager_inst_ROM_no_ifdef_params.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/rw_manager_inst_ROM_reg.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/rw_manager_jumplogic.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/rw_manager_lfsr12.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/rw_manager_lfsr36.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/rw_manager_lfsr72.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/rw_manager_pattern_fifo.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/rw_manager_ram.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/rw_manager_ram_csr.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/rw_manager_read_datapath.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/rw_manager_write_decoder.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/sequencer_data_mgr.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/sequencer_phy_mgr.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/sequencer_ptr_mgr.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/sequencer_scc_mgr.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/sequencer_scc_reg_file.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/sequencer_scc_siii_phase_decode.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/sequencer_scc_siii_wrapper.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/sequencer_scc_sv_phase_decode.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/sequencer_scc_sv_wrapper.sv
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/software/sequencer.c
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/ddr3_s4_uniphy/ddr3_s4_uniphy/software/sequencer.h
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pci_express_compiler-library/altpcie_hip_pipen1b.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pci_express_compiler-library/altpcie_reconfig_4sgx.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pci_express_compiler-library/altpcie_rs_serdes.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pci_express_compiler-library/pciexp_dcram.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128.sdc
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128.tcl
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_core.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_wrapper.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/fpgaTop_alst4.dpf
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/fpgaTop_alst4.qpf
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/fpgaTop_alst4.qsf
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/fpgaTop_alst4.sdc
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/fpgaTop_alst4.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/incremental_db/compiled_partitions/fpgaTop_alst4.db_info
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/libsrc/hdl/bsv/BRAM2.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/libsrc/hdl/bsv/FIFO1.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/libsrc/hdl/bsv/FIFO10.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/libsrc/hdl/bsv/FIFO2.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/libsrc/hdl/bsv/FIFO20.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/libsrc/hdl/bsv/MakeResetA.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/libsrc/hdl/bsv/SizedFIFO.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/libsrc/hdl/bsv/SyncBit.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/libsrc/hdl/bsv/SyncFIFO.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/libsrc/hdl/bsv/SyncHandshake.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/libsrc/hdl/bsv/SyncRegister.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/libsrc/hdl/bsv/SyncResetA.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/libsrc/hdl/bsv/TriState.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/libsrc/hdl/ocpi/arSRLFIFO.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/pcie_hip_s4gx_gen2_x4_128_rs_hip.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/pll1.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/rtl/mkBiasWorker4B.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/rtl/mkCTop4B.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/rtl/mkDramServer_s4.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/rtl/mkFTop_alst4.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/rtl/mkFlashWorker.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/rtl/mkLCDController.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/rtl/mkOCApp4B.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/rtl/mkOCCP.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/rtl/mkOCDP4B.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/rtl/mkOCInf4B.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/rtl/mkPktFork.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/rtl/mkPktMerge.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/rtl/mkSMAdapter4B.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/rtl/mkTLPSM.v
/home/shep/projects/ocpi/scripts/altera/sr10827666/fpgaTop_alst4_SR_restored/rtl/mkUUID.v
	======= Total: 198 files to archive =======

	================ Status: ===============
All files archived successfully.
