
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//grolj4_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401680 <.init>:
  401680:	stp	x29, x30, [sp, #-16]!
  401684:	mov	x29, sp
  401688:	bl	401af0 <sqrt@plt+0x60>
  40168c:	ldp	x29, x30, [sp], #16
  401690:	ret

Disassembly of section .plt:

00000000004016a0 <_Znam@plt-0x20>:
  4016a0:	stp	x16, x30, [sp, #-16]!
  4016a4:	adrp	x16, 42b000 <_ZdlPvm@@Base+0x17d88>
  4016a8:	ldr	x17, [x16, #4088]
  4016ac:	add	x16, x16, #0xff8
  4016b0:	br	x17
  4016b4:	nop
  4016b8:	nop
  4016bc:	nop

00000000004016c0 <_Znam@plt>:
  4016c0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4016c4:	ldr	x17, [x16]
  4016c8:	add	x16, x16, #0x0
  4016cc:	br	x17

00000000004016d0 <fputs@plt>:
  4016d0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4016d4:	ldr	x17, [x16, #8]
  4016d8:	add	x16, x16, #0x8
  4016dc:	br	x17

00000000004016e0 <memcpy@plt>:
  4016e0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16, #16]
  4016e8:	add	x16, x16, #0x10
  4016ec:	br	x17

00000000004016f0 <ungetc@plt>:
  4016f0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #24]
  4016f8:	add	x16, x16, #0x18
  4016fc:	br	x17

0000000000401700 <isalnum@plt>:
  401700:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #32]
  401708:	add	x16, x16, #0x20
  40170c:	br	x17

0000000000401710 <strlen@plt>:
  401710:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16, #40]
  401718:	add	x16, x16, #0x28
  40171c:	br	x17

0000000000401720 <fprintf@plt>:
  401720:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401724:	ldr	x17, [x16, #48]
  401728:	add	x16, x16, #0x30
  40172c:	br	x17

0000000000401730 <putc@plt>:
  401730:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401734:	ldr	x17, [x16, #56]
  401738:	add	x16, x16, #0x38
  40173c:	br	x17

0000000000401740 <islower@plt>:
  401740:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401744:	ldr	x17, [x16, #64]
  401748:	add	x16, x16, #0x40
  40174c:	br	x17

0000000000401750 <fclose@plt>:
  401750:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401754:	ldr	x17, [x16, #72]
  401758:	add	x16, x16, #0x48
  40175c:	br	x17

0000000000401760 <isspace@plt>:
  401760:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401764:	ldr	x17, [x16, #80]
  401768:	add	x16, x16, #0x50
  40176c:	br	x17

0000000000401770 <strtol@plt>:
  401770:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401774:	ldr	x17, [x16, #88]
  401778:	add	x16, x16, #0x58
  40177c:	br	x17

0000000000401780 <free@plt>:
  401780:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401784:	ldr	x17, [x16, #96]
  401788:	add	x16, x16, #0x60
  40178c:	br	x17

0000000000401790 <strchr@plt>:
  401790:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401794:	ldr	x17, [x16, #104]
  401798:	add	x16, x16, #0x68
  40179c:	br	x17

00000000004017a0 <_exit@plt>:
  4017a0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4017a4:	ldr	x17, [x16, #112]
  4017a8:	add	x16, x16, #0x70
  4017ac:	br	x17

00000000004017b0 <strcpy@plt>:
  4017b0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4017b4:	ldr	x17, [x16, #120]
  4017b8:	add	x16, x16, #0x78
  4017bc:	br	x17

00000000004017c0 <strtok@plt>:
  4017c0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4017c4:	ldr	x17, [x16, #128]
  4017c8:	add	x16, x16, #0x80
  4017cc:	br	x17

00000000004017d0 <sprintf@plt>:
  4017d0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4017d4:	ldr	x17, [x16, #136]
  4017d8:	add	x16, x16, #0x88
  4017dc:	br	x17

00000000004017e0 <isxdigit@plt>:
  4017e0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4017e4:	ldr	x17, [x16, #144]
  4017e8:	add	x16, x16, #0x90
  4017ec:	br	x17

00000000004017f0 <putchar@plt>:
  4017f0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4017f4:	ldr	x17, [x16, #152]
  4017f8:	add	x16, x16, #0x98
  4017fc:	br	x17

0000000000401800 <atan2@plt>:
  401800:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401804:	ldr	x17, [x16, #160]
  401808:	add	x16, x16, #0xa0
  40180c:	br	x17

0000000000401810 <atoi@plt>:
  401810:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401814:	ldr	x17, [x16, #168]
  401818:	add	x16, x16, #0xa8
  40181c:	br	x17

0000000000401820 <__libc_start_main@plt>:
  401820:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401824:	ldr	x17, [x16, #176]
  401828:	add	x16, x16, #0xb0
  40182c:	br	x17

0000000000401830 <isgraph@plt>:
  401830:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401834:	ldr	x17, [x16, #184]
  401838:	add	x16, x16, #0xb8
  40183c:	br	x17

0000000000401840 <setlocale@plt>:
  401840:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401844:	ldr	x17, [x16, #192]
  401848:	add	x16, x16, #0xc0
  40184c:	br	x17

0000000000401850 <getc@plt>:
  401850:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401854:	ldr	x17, [x16, #200]
  401858:	add	x16, x16, #0xc8
  40185c:	br	x17

0000000000401860 <strncmp@plt>:
  401860:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401864:	ldr	x17, [x16, #208]
  401868:	add	x16, x16, #0xd0
  40186c:	br	x17

0000000000401870 <isprint@plt>:
  401870:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401874:	ldr	x17, [x16, #216]
  401878:	add	x16, x16, #0xd8
  40187c:	br	x17

0000000000401880 <strncpy@plt>:
  401880:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401884:	ldr	x17, [x16, #224]
  401888:	add	x16, x16, #0xe0
  40188c:	br	x17

0000000000401890 <isupper@plt>:
  401890:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16, #232]
  401898:	add	x16, x16, #0xe8
  40189c:	br	x17

00000000004018a0 <fputc@plt>:
  4018a0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #240]
  4018a8:	add	x16, x16, #0xf0
  4018ac:	br	x17

00000000004018b0 <__isoc99_sscanf@plt>:
  4018b0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #248]
  4018b8:	add	x16, x16, #0xf8
  4018bc:	br	x17

00000000004018c0 <__cxa_atexit@plt>:
  4018c0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #256]
  4018c8:	add	x16, x16, #0x100
  4018cc:	br	x17

00000000004018d0 <fflush@plt>:
  4018d0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #264]
  4018d8:	add	x16, x16, #0x108
  4018dc:	br	x17

00000000004018e0 <floor@plt>:
  4018e0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #272]
  4018e8:	add	x16, x16, #0x110
  4018ec:	br	x17

00000000004018f0 <isalpha@plt>:
  4018f0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #280]
  4018f8:	add	x16, x16, #0x118
  4018fc:	br	x17

0000000000401900 <_ZdaPv@plt>:
  401900:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #288]
  401908:	add	x16, x16, #0x120
  40190c:	br	x17

0000000000401910 <__errno_location@plt>:
  401910:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #296]
  401918:	add	x16, x16, #0x128
  40191c:	br	x17

0000000000401920 <wcwidth@plt>:
  401920:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #304]
  401928:	add	x16, x16, #0x130
  40192c:	br	x17

0000000000401930 <fopen@plt>:
  401930:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #312]
  401938:	add	x16, x16, #0x138
  40193c:	br	x17

0000000000401940 <__cxa_throw_bad_array_new_length@plt>:
  401940:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #320]
  401948:	add	x16, x16, #0x140
  40194c:	br	x17

0000000000401950 <strcmp@plt>:
  401950:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #328]
  401958:	add	x16, x16, #0x148
  40195c:	br	x17

0000000000401960 <fgets@plt>:
  401960:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #336]
  401968:	add	x16, x16, #0x150
  40196c:	br	x17

0000000000401970 <write@plt>:
  401970:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #344]
  401978:	add	x16, x16, #0x158
  40197c:	br	x17

0000000000401980 <malloc@plt>:
  401980:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #352]
  401988:	add	x16, x16, #0x160
  40198c:	br	x17

0000000000401990 <ispunct@plt>:
  401990:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #360]
  401998:	add	x16, x16, #0x168
  40199c:	br	x17

00000000004019a0 <iscntrl@plt>:
  4019a0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #368]
  4019a8:	add	x16, x16, #0x170
  4019ac:	br	x17

00000000004019b0 <abort@plt>:
  4019b0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #376]
  4019b8:	add	x16, x16, #0x178
  4019bc:	br	x17

00000000004019c0 <getenv@plt>:
  4019c0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #384]
  4019c8:	add	x16, x16, #0x180
  4019cc:	br	x17

00000000004019d0 <strcasecmp@plt>:
  4019d0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #392]
  4019d8:	add	x16, x16, #0x188
  4019dc:	br	x17

00000000004019e0 <__gxx_personality_v0@plt>:
  4019e0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #400]
  4019e8:	add	x16, x16, #0x190
  4019ec:	br	x17

00000000004019f0 <tan@plt>:
  4019f0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #408]
  4019f8:	add	x16, x16, #0x198
  4019fc:	br	x17

0000000000401a00 <exit@plt>:
  401a00:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #416]
  401a08:	add	x16, x16, #0x1a0
  401a0c:	br	x17

0000000000401a10 <fwrite@plt>:
  401a10:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #424]
  401a18:	add	x16, x16, #0x1a8
  401a1c:	br	x17

0000000000401a20 <_Unwind_Resume@plt>:
  401a20:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #432]
  401a28:	add	x16, x16, #0x1b0
  401a2c:	br	x17

0000000000401a30 <ferror@plt>:
  401a30:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #440]
  401a38:	add	x16, x16, #0x1b8
  401a3c:	br	x17

0000000000401a40 <__gmon_start__@plt>:
  401a40:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #448]
  401a48:	add	x16, x16, #0x1c0
  401a4c:	br	x17

0000000000401a50 <__cxa_pure_virtual@plt>:
  401a50:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #456]
  401a58:	add	x16, x16, #0x1c8
  401a5c:	br	x17

0000000000401a60 <setbuf@plt>:
  401a60:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #464]
  401a68:	add	x16, x16, #0x1d0
  401a6c:	br	x17

0000000000401a70 <strcat@plt>:
  401a70:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #472]
  401a78:	add	x16, x16, #0x1d8
  401a7c:	br	x17

0000000000401a80 <printf@plt>:
  401a80:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #480]
  401a88:	add	x16, x16, #0x1e0
  401a8c:	br	x17

0000000000401a90 <sqrt@plt>:
  401a90:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #488]
  401a98:	add	x16, x16, #0x1e8
  401a9c:	br	x17

Disassembly of section .text:

0000000000401aa0 <_Znwm@@Base-0x1171c>:
  401aa0:	mov	x29, #0x0                   	// #0
  401aa4:	mov	x30, #0x0                   	// #0
  401aa8:	mov	x5, x0
  401aac:	ldr	x1, [sp]
  401ab0:	add	x2, sp, #0x8
  401ab4:	mov	x6, sp
  401ab8:	movz	x0, #0x0, lsl #48
  401abc:	movk	x0, #0x0, lsl #32
  401ac0:	movk	x0, #0x40, lsl #16
  401ac4:	movk	x0, #0x3a78
  401ac8:	movz	x3, #0x0, lsl #48
  401acc:	movk	x3, #0x0, lsl #32
  401ad0:	movk	x3, #0x41, lsl #16
  401ad4:	movk	x3, #0x4d10
  401ad8:	movz	x4, #0x0, lsl #48
  401adc:	movk	x4, #0x0, lsl #32
  401ae0:	movk	x4, #0x41, lsl #16
  401ae4:	movk	x4, #0x4d90
  401ae8:	bl	401820 <__libc_start_main@plt>
  401aec:	bl	4019b0 <abort@plt>
  401af0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x17d88>
  401af4:	ldr	x0, [x0, #4064]
  401af8:	cbz	x0, 401b00 <sqrt@plt+0x70>
  401afc:	b	401a40 <__gmon_start__@plt>
  401b00:	ret
  401b04:	stp	x29, x30, [sp, #-32]!
  401b08:	mov	x29, sp
  401b0c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401b10:	add	x0, x0, #0x38
  401b14:	str	x0, [sp, #24]
  401b18:	ldr	x0, [sp, #24]
  401b1c:	str	x0, [sp, #24]
  401b20:	ldr	x1, [sp, #24]
  401b24:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401b28:	add	x0, x0, #0x38
  401b2c:	cmp	x1, x0
  401b30:	b.eq	401b6c <sqrt@plt+0xdc>  // b.none
  401b34:	adrp	x0, 414000 <_ZdlPvm@@Base+0xd88>
  401b38:	add	x0, x0, #0xdb0
  401b3c:	ldr	x0, [x0]
  401b40:	str	x0, [sp, #16]
  401b44:	ldr	x0, [sp, #16]
  401b48:	str	x0, [sp, #16]
  401b4c:	ldr	x0, [sp, #16]
  401b50:	cmp	x0, #0x0
  401b54:	b.eq	401b70 <sqrt@plt+0xe0>  // b.none
  401b58:	ldr	x1, [sp, #16]
  401b5c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401b60:	add	x0, x0, #0x38
  401b64:	blr	x1
  401b68:	b	401b70 <sqrt@plt+0xe0>
  401b6c:	nop
  401b70:	ldp	x29, x30, [sp], #32
  401b74:	ret
  401b78:	stp	x29, x30, [sp, #-48]!
  401b7c:	mov	x29, sp
  401b80:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401b84:	add	x0, x0, #0x38
  401b88:	str	x0, [sp, #40]
  401b8c:	ldr	x0, [sp, #40]
  401b90:	str	x0, [sp, #40]
  401b94:	ldr	x1, [sp, #40]
  401b98:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401b9c:	add	x0, x0, #0x38
  401ba0:	sub	x0, x1, x0
  401ba4:	asr	x0, x0, #3
  401ba8:	lsr	x1, x0, #63
  401bac:	add	x0, x1, x0
  401bb0:	asr	x0, x0, #1
  401bb4:	str	x0, [sp, #32]
  401bb8:	ldr	x0, [sp, #32]
  401bbc:	cmp	x0, #0x0
  401bc0:	b.eq	401c00 <sqrt@plt+0x170>  // b.none
  401bc4:	adrp	x0, 414000 <_ZdlPvm@@Base+0xd88>
  401bc8:	add	x0, x0, #0xdb8
  401bcc:	ldr	x0, [x0]
  401bd0:	str	x0, [sp, #24]
  401bd4:	ldr	x0, [sp, #24]
  401bd8:	str	x0, [sp, #24]
  401bdc:	ldr	x0, [sp, #24]
  401be0:	cmp	x0, #0x0
  401be4:	b.eq	401c04 <sqrt@plt+0x174>  // b.none
  401be8:	ldr	x2, [sp, #24]
  401bec:	ldr	x1, [sp, #32]
  401bf0:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401bf4:	add	x0, x0, #0x38
  401bf8:	blr	x2
  401bfc:	b	401c04 <sqrt@plt+0x174>
  401c00:	nop
  401c04:	ldp	x29, x30, [sp], #48
  401c08:	ret
  401c0c:	stp	x29, x30, [sp, #-16]!
  401c10:	mov	x29, sp
  401c14:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401c18:	add	x0, x0, #0x50
  401c1c:	ldrb	w0, [x0]
  401c20:	and	x0, x0, #0xff
  401c24:	cmp	x0, #0x0
  401c28:	b.ne	401c44 <sqrt@plt+0x1b4>  // b.any
  401c2c:	bl	401b04 <sqrt@plt+0x74>
  401c30:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401c34:	add	x0, x0, #0x50
  401c38:	mov	w1, #0x1                   	// #1
  401c3c:	strb	w1, [x0]
  401c40:	b	401c48 <sqrt@plt+0x1b8>
  401c44:	nop
  401c48:	ldp	x29, x30, [sp], #16
  401c4c:	ret
  401c50:	stp	x29, x30, [sp, #-16]!
  401c54:	mov	x29, sp
  401c58:	bl	401b78 <sqrt@plt+0xe8>
  401c5c:	nop
  401c60:	ldp	x29, x30, [sp], #16
  401c64:	ret
  401c68:	stp	x29, x30, [sp, #-32]!
  401c6c:	mov	x29, sp
  401c70:	str	x0, [sp, #24]
  401c74:	str	x1, [sp, #16]
  401c78:	ldr	x0, [sp, #24]
  401c7c:	ldr	x1, [sp, #16]
  401c80:	bl	40ad54 <sqrt@plt+0x92c4>
  401c84:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  401c88:	add	x1, x0, #0x5c8
  401c8c:	ldr	x0, [sp, #24]
  401c90:	str	x1, [x0]
  401c94:	ldr	x0, [sp, #24]
  401c98:	str	wzr, [x0, #104]
  401c9c:	ldr	x0, [sp, #24]
  401ca0:	str	wzr, [x0, #108]
  401ca4:	ldr	x0, [sp, #24]
  401ca8:	str	wzr, [x0, #112]
  401cac:	ldr	x0, [sp, #24]
  401cb0:	str	wzr, [x0, #116]
  401cb4:	nop
  401cb8:	ldp	x29, x30, [sp], #32
  401cbc:	ret
  401cc0:	stp	x29, x30, [sp, #-32]!
  401cc4:	mov	x29, sp
  401cc8:	str	x0, [sp, #24]
  401ccc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  401cd0:	add	x1, x0, #0x5c8
  401cd4:	ldr	x0, [sp, #24]
  401cd8:	str	x1, [x0]
  401cdc:	ldr	x0, [sp, #24]
  401ce0:	bl	40ae14 <sqrt@plt+0x9384>
  401ce4:	nop
  401ce8:	ldp	x29, x30, [sp], #32
  401cec:	ret
  401cf0:	stp	x29, x30, [sp, #-32]!
  401cf4:	mov	x29, sp
  401cf8:	str	x0, [sp, #24]
  401cfc:	ldr	x0, [sp, #24]
  401d00:	bl	401cc0 <sqrt@plt+0x230>
  401d04:	mov	x1, #0x78                  	// #120
  401d08:	ldr	x0, [sp, #24]
  401d0c:	bl	413278 <_ZdlPvm@@Base>
  401d10:	ldp	x29, x30, [sp], #32
  401d14:	ret
  401d18:	stp	x29, x30, [sp, #-64]!
  401d1c:	mov	x29, sp
  401d20:	stp	x19, x20, [sp, #16]
  401d24:	str	x0, [sp, #40]
  401d28:	mov	x0, #0x78                  	// #120
  401d2c:	bl	4131bc <_Znwm@@Base>
  401d30:	mov	x19, x0
  401d34:	ldr	x1, [sp, #40]
  401d38:	mov	x0, x19
  401d3c:	bl	401c68 <sqrt@plt+0x1d8>
  401d40:	str	x19, [sp, #56]
  401d44:	ldr	x0, [sp, #56]
  401d48:	mov	w2, #0x0                   	// #0
  401d4c:	mov	x1, #0x0                   	// #0
  401d50:	bl	40d054 <sqrt@plt+0xb5c4>
  401d54:	cmp	w0, #0x0
  401d58:	cset	w0, eq  // eq = none
  401d5c:	and	w0, w0, #0xff
  401d60:	cmp	w0, #0x0
  401d64:	b.eq	401d8c <sqrt@plt+0x2fc>  // b.none
  401d68:	ldr	x0, [sp, #56]
  401d6c:	cmp	x0, #0x0
  401d70:	b.eq	401d84 <sqrt@plt+0x2f4>  // b.none
  401d74:	ldr	x1, [x0]
  401d78:	add	x1, x1, #0x8
  401d7c:	ldr	x1, [x1]
  401d80:	blr	x1
  401d84:	mov	x0, #0x0                   	// #0
  401d88:	b	401dac <sqrt@plt+0x31c>
  401d8c:	ldr	x0, [sp, #56]
  401d90:	b	401dac <sqrt@plt+0x31c>
  401d94:	mov	x20, x0
  401d98:	mov	x1, #0x78                  	// #120
  401d9c:	mov	x0, x19
  401da0:	bl	413278 <_ZdlPvm@@Base>
  401da4:	mov	x0, x20
  401da8:	bl	401a20 <_Unwind_Resume@plt>
  401dac:	ldp	x19, x20, [sp, #16]
  401db0:	ldp	x29, x30, [sp], #64
  401db4:	ret
  401db8:	stp	x29, x30, [sp, #-192]!
  401dbc:	mov	x29, sp
  401dc0:	str	x0, [sp, #56]
  401dc4:	str	x1, [sp, #48]
  401dc8:	str	x2, [sp, #40]
  401dcc:	str	x3, [sp, #32]
  401dd0:	str	w4, [sp, #28]
  401dd4:	str	wzr, [sp, #188]
  401dd8:	ldr	w0, [sp, #188]
  401ddc:	cmp	w0, #0x3
  401de0:	b.hi	4020a8 <sqrt@plt+0x618>  // b.pmore
  401de4:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  401de8:	add	x2, x0, #0x2e0
  401dec:	ldr	w1, [sp, #188]
  401df0:	mov	x0, x1
  401df4:	lsl	x0, x0, #1
  401df8:	add	x0, x0, x1
  401dfc:	lsl	x0, x0, #3
  401e00:	add	x0, x2, x0
  401e04:	ldr	x0, [x0]
  401e08:	mov	x1, x0
  401e0c:	ldr	x0, [sp, #48]
  401e10:	bl	401950 <strcmp@plt>
  401e14:	cmp	w0, #0x0
  401e18:	b.ne	402098 <sqrt@plt+0x608>  // b.any
  401e1c:	ldr	x0, [sp, #40]
  401e20:	cmp	x0, #0x0
  401e24:	b.ne	401e60 <sqrt@plt+0x3d0>  // b.any
  401e28:	add	x0, sp, #0x50
  401e2c:	ldr	x1, [sp, #48]
  401e30:	bl	409e00 <sqrt@plt+0x8370>
  401e34:	add	x1, sp, #0x50
  401e38:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  401e3c:	add	x5, x0, #0xbe8
  401e40:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  401e44:	add	x4, x0, #0xbe8
  401e48:	mov	x3, x1
  401e4c:	adrp	x0, 414000 <_ZdlPvm@@Base+0xd88>
  401e50:	add	x2, x0, #0xe58
  401e54:	ldr	w1, [sp, #28]
  401e58:	ldr	x0, [sp, #32]
  401e5c:	bl	40a6e4 <sqrt@plt+0x8c54>
  401e60:	add	x0, sp, #0x48
  401e64:	mov	w2, #0xa                   	// #10
  401e68:	mov	x1, x0
  401e6c:	ldr	x0, [sp, #40]
  401e70:	bl	401770 <strtol@plt>
  401e74:	str	x0, [sp, #176]
  401e78:	ldr	x0, [sp, #176]
  401e7c:	cmp	x0, #0x0
  401e80:	b.ne	401ecc <sqrt@plt+0x43c>  // b.any
  401e84:	ldr	x0, [sp, #72]
  401e88:	ldr	x1, [sp, #40]
  401e8c:	cmp	x1, x0
  401e90:	b.ne	401ecc <sqrt@plt+0x43c>  // b.any
  401e94:	add	x0, sp, #0x60
  401e98:	ldr	x1, [sp, #48]
  401e9c:	bl	409e00 <sqrt@plt+0x8370>
  401ea0:	add	x1, sp, #0x60
  401ea4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  401ea8:	add	x5, x0, #0xbe8
  401eac:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  401eb0:	add	x4, x0, #0xbe8
  401eb4:	mov	x3, x1
  401eb8:	adrp	x0, 414000 <_ZdlPvm@@Base+0xd88>
  401ebc:	add	x2, x0, #0xe80
  401ec0:	ldr	w1, [sp, #28]
  401ec4:	ldr	x0, [sp, #32]
  401ec8:	bl	40a6e4 <sqrt@plt+0x8c54>
  401ecc:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  401ed0:	add	x2, x0, #0x2e0
  401ed4:	ldr	w1, [sp, #188]
  401ed8:	mov	x0, x1
  401edc:	lsl	x0, x0, #1
  401ee0:	add	x0, x0, x1
  401ee4:	lsl	x0, x0, #3
  401ee8:	add	x0, x2, x0
  401eec:	ldr	w0, [x0, #16]
  401ef0:	sxtw	x0, w0
  401ef4:	ldr	x1, [sp, #176]
  401ef8:	cmp	x1, x0
  401efc:	b.ge	401f94 <sqrt@plt+0x504>  // b.tcont
  401f00:	add	x0, sp, #0x70
  401f04:	ldr	x1, [sp, #48]
  401f08:	bl	409e00 <sqrt@plt+0x8370>
  401f0c:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  401f10:	add	x2, x0, #0x2e0
  401f14:	ldr	w1, [sp, #188]
  401f18:	mov	x0, x1
  401f1c:	lsl	x0, x0, #1
  401f20:	add	x0, x0, x1
  401f24:	lsl	x0, x0, #3
  401f28:	add	x0, x2, x0
  401f2c:	ldr	w1, [x0, #16]
  401f30:	add	x0, sp, #0x80
  401f34:	bl	409e64 <sqrt@plt+0x83d4>
  401f38:	add	x2, sp, #0x80
  401f3c:	add	x1, sp, #0x70
  401f40:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  401f44:	add	x5, x0, #0xbe8
  401f48:	mov	x4, x2
  401f4c:	mov	x3, x1
  401f50:	adrp	x0, 414000 <_ZdlPvm@@Base+0xd88>
  401f54:	add	x2, x0, #0xea8
  401f58:	ldr	w1, [sp, #28]
  401f5c:	ldr	x0, [sp, #32]
  401f60:	bl	40a644 <sqrt@plt+0x8bb4>
  401f64:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  401f68:	add	x2, x0, #0x2e0
  401f6c:	ldr	w1, [sp, #188]
  401f70:	mov	x0, x1
  401f74:	lsl	x0, x0, #1
  401f78:	add	x0, x0, x1
  401f7c:	lsl	x0, x0, #3
  401f80:	add	x0, x2, x0
  401f84:	ldr	w0, [x0, #16]
  401f88:	sxtw	x0, w0
  401f8c:	str	x0, [sp, #176]
  401f90:	b	402058 <sqrt@plt+0x5c8>
  401f94:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  401f98:	add	x2, x0, #0x2e0
  401f9c:	ldr	w1, [sp, #188]
  401fa0:	mov	x0, x1
  401fa4:	lsl	x0, x0, #1
  401fa8:	add	x0, x0, x1
  401fac:	lsl	x0, x0, #3
  401fb0:	add	x0, x2, x0
  401fb4:	ldr	w0, [x0, #20]
  401fb8:	sxtw	x0, w0
  401fbc:	ldr	x1, [sp, #176]
  401fc0:	cmp	x1, x0
  401fc4:	b.le	402058 <sqrt@plt+0x5c8>
  401fc8:	add	x0, sp, #0x90
  401fcc:	ldr	x1, [sp, #48]
  401fd0:	bl	409e00 <sqrt@plt+0x8370>
  401fd4:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  401fd8:	add	x2, x0, #0x2e0
  401fdc:	ldr	w1, [sp, #188]
  401fe0:	mov	x0, x1
  401fe4:	lsl	x0, x0, #1
  401fe8:	add	x0, x0, x1
  401fec:	lsl	x0, x0, #3
  401ff0:	add	x0, x2, x0
  401ff4:	ldr	w1, [x0, #20]
  401ff8:	add	x0, sp, #0xa0
  401ffc:	bl	409e64 <sqrt@plt+0x83d4>
  402000:	add	x2, sp, #0xa0
  402004:	add	x1, sp, #0x90
  402008:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40200c:	add	x5, x0, #0xbe8
  402010:	mov	x4, x2
  402014:	mov	x3, x1
  402018:	adrp	x0, 414000 <_ZdlPvm@@Base+0xd88>
  40201c:	add	x2, x0, #0xee0
  402020:	ldr	w1, [sp, #28]
  402024:	ldr	x0, [sp, #32]
  402028:	bl	40a644 <sqrt@plt+0x8bb4>
  40202c:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  402030:	add	x2, x0, #0x2e0
  402034:	ldr	w1, [sp, #188]
  402038:	mov	x0, x1
  40203c:	lsl	x0, x0, #1
  402040:	add	x0, x0, x1
  402044:	lsl	x0, x0, #3
  402048:	add	x0, x2, x0
  40204c:	ldr	w0, [x0, #20]
  402050:	sxtw	x0, w0
  402054:	str	x0, [sp, #176]
  402058:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  40205c:	add	x2, x0, #0x2e0
  402060:	ldr	w1, [sp, #188]
  402064:	mov	x0, x1
  402068:	lsl	x0, x0, #1
  40206c:	add	x0, x0, x1
  402070:	lsl	x0, x0, #3
  402074:	add	x0, x2, x0
  402078:	ldr	x0, [x0, #8]
  40207c:	mov	x1, x0
  402080:	ldr	x0, [sp, #56]
  402084:	add	x0, x0, x1
  402088:	ldr	x1, [sp, #176]
  40208c:	str	w1, [x0]
  402090:	nop
  402094:	b	4020a8 <sqrt@plt+0x618>
  402098:	ldr	w0, [sp, #188]
  40209c:	add	w0, w0, #0x1
  4020a0:	str	w0, [sp, #188]
  4020a4:	b	401dd8 <sqrt@plt+0x348>
  4020a8:	nop
  4020ac:	ldp	x29, x30, [sp], #192
  4020b0:	ret
  4020b4:	stp	x29, x30, [sp, #-96]!
  4020b8:	mov	x29, sp
  4020bc:	str	x19, [sp, #16]
  4020c0:	str	x0, [sp, #40]
  4020c4:	str	w1, [sp, #36]
  4020c8:	ldr	x0, [sp, #40]
  4020cc:	bl	4077a0 <sqrt@plt+0x5d10>
  4020d0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4020d4:	add	x1, x0, #0x550
  4020d8:	ldr	x0, [sp, #40]
  4020dc:	str	x1, [x0]
  4020e0:	ldr	x0, [sp, #40]
  4020e4:	mov	w1, #0xffffffff            	// #-1
  4020e8:	str	w1, [x0, #52]
  4020ec:	ldr	x0, [sp, #40]
  4020f0:	str	xzr, [x0, #64]
  4020f4:	ldr	x0, [sp, #40]
  4020f8:	str	wzr, [x0, #72]
  4020fc:	ldr	x0, [sp, #40]
  402100:	strh	wzr, [x0, #76]
  402104:	ldr	x0, [sp, #40]
  402108:	mov	w1, #0xffffffff            	// #-1
  40210c:	str	w1, [x0, #84]
  402110:	ldr	x0, [sp, #40]
  402114:	fmov	d0, #-1.000000000000000000e+00
  402118:	str	d0, [x0, #88]
  40211c:	ldr	x0, [sp, #40]
  402120:	str	wzr, [x0, #104]
  402124:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402128:	add	x0, x0, #0xc08
  40212c:	ldr	w1, [x0]
  402130:	mov	w0, #0x1c20                	// #7200
  402134:	sdiv	w2, w0, w1
  402138:	mul	w1, w2, w1
  40213c:	sub	w0, w0, w1
  402140:	cmp	w0, #0x0
  402144:	b.eq	40217c <sqrt@plt+0x6ec>  // b.none
  402148:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40214c:	add	x0, x0, #0xc08
  402150:	ldr	w1, [x0]
  402154:	add	x0, sp, #0x38
  402158:	bl	409e64 <sqrt@plt+0x83d4>
  40215c:	add	x1, sp, #0x38
  402160:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402164:	add	x3, x0, #0xbe8
  402168:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40216c:	add	x2, x0, #0xbe8
  402170:	adrp	x0, 414000 <_ZdlPvm@@Base+0xd88>
  402174:	add	x0, x0, #0xf28
  402178:	bl	40a608 <sqrt@plt+0x8b78>
  40217c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402180:	add	x0, x0, #0x40
  402184:	ldr	x0, [x0]
  402188:	mov	x3, x0
  40218c:	mov	x2, #0x2                   	// #2
  402190:	mov	x1, #0x1                   	// #1
  402194:	adrp	x0, 414000 <_ZdlPvm@@Base+0xd88>
  402198:	add	x0, x0, #0xf68
  40219c:	bl	401a10 <fwrite@plt>
  4021a0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4021a4:	add	x0, x0, #0xc08
  4021a8:	ldr	w0, [x0]
  4021ac:	cmp	w0, #0x12c
  4021b0:	b.eq	4021d0 <sqrt@plt+0x740>  // b.none
  4021b4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4021b8:	add	x0, x0, #0xc08
  4021bc:	ldr	w0, [x0]
  4021c0:	mov	w1, w0
  4021c4:	adrp	x0, 414000 <_ZdlPvm@@Base+0xd88>
  4021c8:	add	x0, x0, #0xf70
  4021cc:	bl	401a80 <printf@plt>
  4021d0:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4021d4:	add	x0, x0, #0x58
  4021d8:	ldr	w0, [x0]
  4021dc:	cmp	w0, #0x0
  4021e0:	b.eq	402200 <sqrt@plt+0x770>  // b.none
  4021e4:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4021e8:	add	x0, x0, #0x58
  4021ec:	ldr	w0, [x0]
  4021f0:	mov	w1, w0
  4021f4:	adrp	x0, 414000 <_ZdlPvm@@Base+0xd88>
  4021f8:	add	x0, x0, #0xf78
  4021fc:	bl	401a80 <printf@plt>
  402200:	ldr	x0, [sp, #40]
  402204:	str	wzr, [x0, #108]
  402208:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40220c:	add	x0, x0, #0xc18
  402210:	ldr	x0, [x0]
  402214:	cmp	x0, #0x0
  402218:	b.eq	402280 <sqrt@plt+0x7f0>  // b.none
  40221c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402220:	add	x0, x0, #0xc18
  402224:	ldr	x0, [x0]
  402228:	bl	403a00 <sqrt@plt+0x1f70>
  40222c:	str	w0, [sp, #92]
  402230:	ldr	w0, [sp, #92]
  402234:	cmp	w0, #0x0
  402238:	b.ge	402274 <sqrt@plt+0x7e4>  // b.tcont
  40223c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402240:	add	x0, x0, #0xc18
  402244:	ldr	x1, [x0]
  402248:	add	x0, sp, #0x48
  40224c:	bl	409e00 <sqrt@plt+0x8370>
  402250:	add	x1, sp, #0x48
  402254:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402258:	add	x3, x0, #0xbe8
  40225c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402260:	add	x2, x0, #0xbe8
  402264:	adrp	x0, 414000 <_ZdlPvm@@Base+0xd88>
  402268:	add	x0, x0, #0xf80
  40226c:	bl	40a590 <sqrt@plt+0x8b00>
  402270:	b	402280 <sqrt@plt+0x7f0>
  402274:	ldr	x0, [sp, #40]
  402278:	ldr	w1, [sp, #92]
  40227c:	str	w1, [x0, #108]
  402280:	ldr	w0, [sp, #36]
  402284:	cmp	w0, #0x0
  402288:	b.lt	402298 <sqrt@plt+0x808>  // b.tstop
  40228c:	ldr	x0, [sp, #40]
  402290:	ldr	w1, [sp, #36]
  402294:	str	w1, [x0, #108]
  402298:	ldr	x0, [sp, #40]
  40229c:	ldr	w1, [x0, #108]
  4022a0:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  4022a4:	add	x2, x0, #0x200
  4022a8:	sxtw	x1, w1
  4022ac:	mov	x0, x1
  4022b0:	lsl	x0, x0, #1
  4022b4:	add	x0, x0, x1
  4022b8:	lsl	x0, x0, #3
  4022bc:	add	x0, x2, x0
  4022c0:	ldr	w1, [x0, #8]
  4022c4:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4022c8:	add	x0, x0, #0x5c
  4022cc:	ldr	w0, [x0]
  4022d0:	cmp	w0, #0x0
  4022d4:	cset	w0, ne  // ne = any
  4022d8:	and	w0, w0, #0xff
  4022dc:	mov	w2, w0
  4022e0:	adrp	x0, 414000 <_ZdlPvm@@Base+0xd88>
  4022e4:	add	x0, x0, #0xf98
  4022e8:	bl	401a80 <printf@plt>
  4022ec:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4022f0:	add	x0, x0, #0x5c
  4022f4:	ldr	w0, [x0]
  4022f8:	cmp	w0, #0x0
  4022fc:	b.eq	402338 <sqrt@plt+0x8a8>  // b.none
  402300:	ldr	x0, [sp, #40]
  402304:	ldr	w1, [x0, #108]
  402308:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  40230c:	add	x2, x0, #0x200
  402310:	sxtw	x1, w1
  402314:	mov	x0, x1
  402318:	lsl	x0, x0, #1
  40231c:	add	x0, x0, x1
  402320:	lsl	x0, x0, #3
  402324:	add	x0, x2, x0
  402328:	ldr	w1, [x0, #16]
  40232c:	ldr	x0, [sp, #40]
  402330:	str	w1, [x0, #80]
  402334:	b	40236c <sqrt@plt+0x8dc>
  402338:	ldr	x0, [sp, #40]
  40233c:	ldr	w1, [x0, #108]
  402340:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  402344:	add	x2, x0, #0x200
  402348:	sxtw	x1, w1
  40234c:	mov	x0, x1
  402350:	lsl	x0, x0, #1
  402354:	add	x0, x0, x1
  402358:	lsl	x0, x0, #3
  40235c:	add	x0, x2, x0
  402360:	ldr	w1, [x0, #12]
  402364:	ldr	x0, [sp, #40]
  402368:	str	w1, [x0, #80]
  40236c:	ldr	x0, [sp, #40]
  402370:	ldr	w1, [x0, #80]
  402374:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402378:	add	x0, x0, #0xc08
  40237c:	ldr	w0, [x0]
  402380:	mul	w0, w1, w0
  402384:	mov	w1, #0x81b5                	// #33205
  402388:	movk	w1, #0x1b4e, lsl #16
  40238c:	smull	x1, w0, w1
  402390:	lsr	x1, x1, #32
  402394:	asr	w1, w1, #5
  402398:	asr	w0, w0, #31
  40239c:	sub	w1, w1, w0
  4023a0:	ldr	x0, [sp, #40]
  4023a4:	str	w1, [x0, #80]
  4023a8:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4023ac:	add	x0, x0, #0x60
  4023b0:	ldr	w0, [x0]
  4023b4:	cmp	w0, #0x0
  4023b8:	b.eq	4023f0 <sqrt@plt+0x960>  // b.none
  4023bc:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4023c0:	add	x0, x0, #0x60
  4023c4:	ldr	w0, [x0]
  4023c8:	mov	w1, w0
  4023cc:	adrp	x0, 414000 <_ZdlPvm@@Base+0xd88>
  4023d0:	add	x0, x0, #0xfb0
  4023d4:	bl	401a80 <printf@plt>
  4023d8:	b	4023f0 <sqrt@plt+0x960>
  4023dc:	mov	x19, x0
  4023e0:	ldr	x0, [sp, #40]
  4023e4:	bl	4077dc <sqrt@plt+0x5d4c>
  4023e8:	mov	x0, x19
  4023ec:	bl	401a20 <_Unwind_Resume@plt>
  4023f0:	nop
  4023f4:	ldr	x19, [sp, #16]
  4023f8:	ldp	x29, x30, [sp], #96
  4023fc:	ret
  402400:	stp	x29, x30, [sp, #-32]!
  402404:	mov	x29, sp
  402408:	str	x0, [sp, #24]
  40240c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  402410:	add	x1, x0, #0x550
  402414:	ldr	x0, [sp, #24]
  402418:	str	x1, [x0]
  40241c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402420:	add	x0, x0, #0x40
  402424:	ldr	x0, [x0]
  402428:	mov	x3, x0
  40242c:	mov	x2, #0x2                   	// #2
  402430:	mov	x1, #0x1                   	// #1
  402434:	adrp	x0, 414000 <_ZdlPvm@@Base+0xd88>
  402438:	add	x0, x0, #0xf68
  40243c:	bl	401a10 <fwrite@plt>
  402440:	ldr	x0, [sp, #24]
  402444:	bl	4077dc <sqrt@plt+0x5d4c>
  402448:	nop
  40244c:	ldp	x29, x30, [sp], #32
  402450:	ret
  402454:	stp	x29, x30, [sp, #-32]!
  402458:	mov	x29, sp
  40245c:	str	x0, [sp, #24]
  402460:	ldr	x0, [sp, #24]
  402464:	bl	402400 <sqrt@plt+0x970>
  402468:	mov	x1, #0x70                  	// #112
  40246c:	ldr	x0, [sp, #24]
  402470:	bl	413278 <_ZdlPvm@@Base>
  402474:	ldp	x29, x30, [sp], #32
  402478:	ret
  40247c:	sub	sp, sp, #0x10
  402480:	str	x0, [sp, #8]
  402484:	str	w1, [sp, #4]
  402488:	nop
  40248c:	add	sp, sp, #0x10
  402490:	ret
  402494:	stp	x29, x30, [sp, #-32]!
  402498:	mov	x29, sp
  40249c:	str	x0, [sp, #24]
  4024a0:	str	w1, [sp, #20]
  4024a4:	mov	w0, #0xc                   	// #12
  4024a8:	bl	4017f0 <putchar@plt>
  4024ac:	ldr	x0, [sp, #24]
  4024b0:	mov	w1, #0xffffffff            	// #-1
  4024b4:	str	w1, [x0, #52]
  4024b8:	nop
  4024bc:	ldp	x29, x30, [sp], #32
  4024c0:	ret
  4024c4:	sub	sp, sp, #0x10
  4024c8:	str	x0, [sp, #8]
  4024cc:	ldr	x0, [sp, #8]
  4024d0:	mov	w1, #0xffffffff            	// #-1
  4024d4:	str	w1, [x0, #52]
  4024d8:	nop
  4024dc:	add	sp, sp, #0x10
  4024e0:	ret
  4024e4:	stp	x29, x30, [sp, #-96]!
  4024e8:	mov	x29, sp
  4024ec:	str	x0, [sp, #56]
  4024f0:	str	x1, [sp, #48]
  4024f4:	str	x2, [sp, #40]
  4024f8:	str	x3, [sp, #32]
  4024fc:	str	w4, [sp, #28]
  402500:	str	x5, [sp, #16]
  402504:	ldr	x1, [sp, #48]
  402508:	ldr	x0, [sp, #40]
  40250c:	bl	40c2bc <sqrt@plt+0xa82c>
  402510:	str	w0, [sp, #92]
  402514:	ldr	w0, [sp, #92]
  402518:	strb	w0, [sp, #91]
  40251c:	ldr	w0, [sp, #92]
  402520:	asr	w0, w0, #8
  402524:	strh	w0, [sp, #88]
  402528:	ldr	x0, [sp, #56]
  40252c:	ldrh	w0, [x0, #76]
  402530:	ldrh	w1, [sp, #88]
  402534:	cmp	w1, w0
  402538:	b.eq	402574 <sqrt@plt+0xae4>  // b.none
  40253c:	ldrh	w0, [sp, #88]
  402540:	lsr	w0, w0, #5
  402544:	and	w0, w0, #0xffff
  402548:	mov	w1, w0
  40254c:	ldrh	w0, [sp, #88]
  402550:	and	w0, w0, #0x1f
  402554:	add	w0, w0, #0x40
  402558:	mov	w2, w0
  40255c:	adrp	x0, 414000 <_ZdlPvm@@Base+0xd88>
  402560:	add	x0, x0, #0xfd8
  402564:	bl	401a80 <printf@plt>
  402568:	ldr	x0, [sp, #56]
  40256c:	ldrh	w1, [sp, #88]
  402570:	strh	w1, [x0, #76]
  402574:	ldr	x0, [sp, #56]
  402578:	ldr	x0, [x0, #64]
  40257c:	ldr	x1, [sp, #40]
  402580:	cmp	x1, x0
  402584:	b.eq	402608 <sqrt@plt+0xb78>  // b.none
  402588:	ldr	x0, [sp, #40]
  40258c:	str	x0, [sp, #80]
  402590:	ldr	x0, [sp, #80]
  402594:	ldr	w1, [x0, #112]
  402598:	ldr	x0, [sp, #80]
  40259c:	ldr	w2, [x0, #108]
  4025a0:	ldr	x0, [sp, #80]
  4025a4:	ldr	w3, [x0, #104]
  4025a8:	ldr	x0, [sp, #80]
  4025ac:	ldr	w0, [x0, #116]
  4025b0:	mov	w4, w0
  4025b4:	adrp	x0, 414000 <_ZdlPvm@@Base+0xd88>
  4025b8:	add	x0, x0, #0xfe0
  4025bc:	bl	401a80 <printf@plt>
  4025c0:	ldr	x0, [sp, #80]
  4025c4:	ldr	w0, [x0, #112]
  4025c8:	cmp	w0, #0x0
  4025cc:	b.eq	4025f4 <sqrt@plt+0xb64>  // b.none
  4025d0:	ldr	x0, [sp, #56]
  4025d4:	ldr	x0, [x0, #64]
  4025d8:	cmp	x0, #0x0
  4025dc:	b.eq	4025f4 <sqrt@plt+0xb64>  // b.none
  4025e0:	ldr	x0, [sp, #56]
  4025e4:	ldr	x0, [x0, #64]
  4025e8:	ldr	w0, [x0, #112]
  4025ec:	cmp	w0, #0x0
  4025f0:	b.ne	4025fc <sqrt@plt+0xb6c>  // b.any
  4025f4:	ldr	x0, [sp, #56]
  4025f8:	str	wzr, [x0, #72]
  4025fc:	ldr	x0, [sp, #56]
  402600:	ldr	x1, [sp, #80]
  402604:	str	x1, [x0, #64]
  402608:	ldr	x0, [sp, #32]
  40260c:	ldr	w1, [x0, #4]
  402610:	ldr	x0, [sp, #56]
  402614:	ldr	w0, [x0, #72]
  402618:	cmp	w1, w0
  40261c:	b.eq	4026e8 <sqrt@plt+0xc58>  // b.none
  402620:	ldr	x0, [sp, #56]
  402624:	ldr	x0, [x0, #64]
  402628:	ldr	w0, [x0, #112]
  40262c:	cmp	w0, #0x0
  402630:	b.eq	402684 <sqrt@plt+0xbf4>  // b.none
  402634:	ldr	x0, [sp, #32]
  402638:	ldr	w0, [x0, #4]
  40263c:	add	w1, w0, #0x3
  402640:	cmp	w0, #0x0
  402644:	csel	w0, w1, w0, lt  // lt = tstop
  402648:	asr	w0, w0, #2
  40264c:	mov	w3, w0
  402650:	ldr	x0, [sp, #32]
  402654:	ldr	w0, [x0, #4]
  402658:	and	w1, w0, #0x3
  40265c:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  402660:	add	x0, x0, #0x340
  402664:	sxtw	x1, w1
  402668:	ldr	x0, [x0, x1, lsl #3]
  40266c:	mov	x2, x0
  402670:	mov	w1, w3
  402674:	adrp	x0, 414000 <_ZdlPvm@@Base+0xd88>
  402678:	add	x0, x0, #0xff0
  40267c:	bl	401a80 <printf@plt>
  402680:	b	4026d8 <sqrt@plt+0xc48>
  402684:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402688:	add	x0, x0, #0xc08
  40268c:	ldr	w0, [x0]
  402690:	scvtf	d1, w0
  402694:	ldr	w0, [sp, #28]
  402698:	scvtf	d0, w0
  40269c:	fdiv	d0, d1, d0
  4026a0:	str	d0, [sp, #72]
  4026a4:	ldr	d0, [sp, #72]
  4026a8:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  4026ac:	fmov	d1, x0
  4026b0:	fmul	d0, d0, d1
  4026b4:	bl	4018e0 <floor@plt>
  4026b8:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  4026bc:	fmov	d1, x0
  4026c0:	fdiv	d0, d0, d1
  4026c4:	str	d0, [sp, #72]
  4026c8:	ldr	d0, [sp, #72]
  4026cc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4026d0:	add	x0, x0, #0x0
  4026d4:	bl	401a80 <printf@plt>
  4026d8:	ldr	x0, [sp, #32]
  4026dc:	ldr	w1, [x0, #4]
  4026e0:	ldr	x0, [sp, #56]
  4026e4:	str	w1, [x0, #72]
  4026e8:	ldr	x0, [sp, #32]
  4026ec:	ldr	w1, [x0, #8]
  4026f0:	ldr	x0, [sp, #32]
  4026f4:	ldr	w0, [x0, #12]
  4026f8:	mov	w2, w0
  4026fc:	ldr	x0, [sp, #56]
  402700:	bl	4040c8 <sqrt@plt+0x2638>
  402704:	cmp	w0, #0x0
  402708:	cset	w0, eq  // eq = none
  40270c:	and	w0, w0, #0xff
  402710:	cmp	w0, #0x0
  402714:	b.ne	40277c <sqrt@plt+0xcec>  // b.any
  402718:	ldrb	w0, [sp, #91]
  40271c:	bl	4041ac <sqrt@plt+0x271c>
  402720:	cmp	w0, #0x0
  402724:	cset	w0, ne  // ne = any
  402728:	and	w0, w0, #0xff
  40272c:	cmp	w0, #0x0
  402730:	b.eq	402758 <sqrt@plt+0xcc8>  // b.none
  402734:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402738:	add	x0, x0, #0x40
  40273c:	ldr	x0, [x0]
  402740:	mov	x3, x0
  402744:	mov	x2, #0x5                   	// #5
  402748:	mov	x1, #0x1                   	// #1
  40274c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  402750:	add	x0, x0, #0x10
  402754:	bl	401a10 <fwrite@plt>
  402758:	ldrb	w0, [sp, #91]
  40275c:	bl	4017f0 <putchar@plt>
  402760:	ldr	x0, [sp, #56]
  402764:	ldr	w1, [x0, #52]
  402768:	ldr	w0, [sp, #28]
  40276c:	add	w1, w1, w0
  402770:	ldr	x0, [sp, #56]
  402774:	str	w1, [x0, #52]
  402778:	b	402780 <sqrt@plt+0xcf0>
  40277c:	nop
  402780:	ldp	x29, x30, [sp], #96
  402784:	ret
  402788:	stp	x29, x30, [sp, #-32]!
  40278c:	mov	x29, sp
  402790:	str	x0, [sp, #24]
  402794:	str	w1, [sp, #20]
  402798:	str	w2, [sp, #16]
  40279c:	ldr	x0, [sp, #24]
  4027a0:	ldr	w0, [x0, #80]
  4027a4:	ldr	w1, [sp, #20]
  4027a8:	cmp	w1, w0
  4027ac:	b.lt	4027bc <sqrt@plt+0xd2c>  // b.tstop
  4027b0:	ldr	w0, [sp, #16]
  4027b4:	cmp	w0, #0x0
  4027b8:	b.ge	4027c4 <sqrt@plt+0xd34>  // b.tcont
  4027bc:	mov	w0, #0x0                   	// #0
  4027c0:	b	402920 <sqrt@plt+0xe90>
  4027c4:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4027c8:	add	x0, x0, #0x40
  4027cc:	ldr	x0, [x0]
  4027d0:	mov	x3, x0
  4027d4:	mov	x2, #0x3                   	// #3
  4027d8:	mov	x1, #0x1                   	// #1
  4027dc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4027e0:	add	x0, x0, #0x18
  4027e4:	bl	401a10 <fwrite@plt>
  4027e8:	ldr	x0, [sp, #24]
  4027ec:	ldr	w0, [x0, #52]
  4027f0:	cmp	w0, #0x0
  4027f4:	b.ge	402820 <sqrt@plt+0xd90>  // b.tcont
  4027f8:	ldr	x0, [sp, #24]
  4027fc:	ldr	w0, [x0, #80]
  402800:	ldr	w1, [sp, #20]
  402804:	sub	w0, w1, w0
  402808:	ldr	w2, [sp, #16]
  40280c:	mov	w1, w0
  402810:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  402814:	add	x0, x0, #0x20
  402818:	bl	401a80 <printf@plt>
  40281c:	b	402904 <sqrt@plt+0xe74>
  402820:	ldr	x0, [sp, #24]
  402824:	ldr	w0, [x0, #52]
  402828:	ldr	w1, [sp, #20]
  40282c:	cmp	w1, w0
  402830:	b.eq	4028a4 <sqrt@plt+0xe14>  // b.none
  402834:	ldr	x0, [sp, #24]
  402838:	ldr	w0, [x0, #52]
  40283c:	ldr	w1, [sp, #20]
  402840:	cmp	w1, w0
  402844:	b.le	402854 <sqrt@plt+0xdc4>
  402848:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40284c:	add	x0, x0, #0x28
  402850:	b	40285c <sqrt@plt+0xdcc>
  402854:	adrp	x0, 414000 <_ZdlPvm@@Base+0xd88>
  402858:	add	x0, x0, #0xfb8
  40285c:	ldr	x1, [sp, #24]
  402860:	ldr	w1, [x1, #52]
  402864:	ldr	w2, [sp, #20]
  402868:	sub	w4, w2, w1
  40286c:	ldr	x1, [sp, #24]
  402870:	ldr	w1, [x1, #56]
  402874:	ldr	w2, [sp, #16]
  402878:	cmp	w2, w1
  40287c:	b.ne	402888 <sqrt@plt+0xdf8>  // b.any
  402880:	mov	w1, #0x58                  	// #88
  402884:	b	40288c <sqrt@plt+0xdfc>
  402888:	mov	w1, #0x78                  	// #120
  40288c:	mov	w3, w1
  402890:	mov	w2, w4
  402894:	mov	x1, x0
  402898:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40289c:	add	x0, x0, #0x30
  4028a0:	bl	401a80 <printf@plt>
  4028a4:	ldr	x0, [sp, #24]
  4028a8:	ldr	w0, [x0, #56]
  4028ac:	ldr	w1, [sp, #16]
  4028b0:	cmp	w1, w0
  4028b4:	b.eq	402904 <sqrt@plt+0xe74>  // b.none
  4028b8:	ldr	x0, [sp, #24]
  4028bc:	ldr	w0, [x0, #56]
  4028c0:	ldr	w1, [sp, #16]
  4028c4:	cmp	w1, w0
  4028c8:	b.le	4028d8 <sqrt@plt+0xe48>
  4028cc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4028d0:	add	x0, x0, #0x28
  4028d4:	b	4028e0 <sqrt@plt+0xe50>
  4028d8:	adrp	x0, 414000 <_ZdlPvm@@Base+0xd88>
  4028dc:	add	x0, x0, #0xfb8
  4028e0:	ldr	x1, [sp, #24]
  4028e4:	ldr	w1, [x1, #56]
  4028e8:	ldr	w2, [sp, #16]
  4028ec:	sub	w1, w2, w1
  4028f0:	mov	w2, w1
  4028f4:	mov	x1, x0
  4028f8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4028fc:	add	x0, x0, #0x38
  402900:	bl	401a80 <printf@plt>
  402904:	ldr	x0, [sp, #24]
  402908:	ldr	w1, [sp, #20]
  40290c:	str	w1, [x0, #52]
  402910:	ldr	x0, [sp, #24]
  402914:	ldr	w1, [sp, #16]
  402918:	str	w1, [x0, #56]
  40291c:	mov	w0, #0x1                   	// #1
  402920:	ldp	x29, x30, [sp], #32
  402924:	ret
  402928:	stp	x29, x30, [sp, #-144]!
  40292c:	mov	x29, sp
  402930:	str	d8, [sp, #16]
  402934:	str	x0, [sp, #56]
  402938:	str	w1, [sp, #52]
  40293c:	str	x2, [sp, #40]
  402940:	str	w3, [sp, #48]
  402944:	str	x4, [sp, #32]
  402948:	ldr	w0, [sp, #52]
  40294c:	cmp	w0, #0x7e
  402950:	b.eq	402dac <sqrt@plt+0x131c>  // b.none
  402954:	ldr	w0, [sp, #52]
  402958:	cmp	w0, #0x7e
  40295c:	b.gt	40376c <sqrt@plt+0x1cdc>
  402960:	ldr	w0, [sp, #52]
  402964:	cmp	w0, #0x74
  402968:	b.eq	4036fc <sqrt@plt+0x1c6c>  // b.none
  40296c:	ldr	w0, [sp, #52]
  402970:	cmp	w0, #0x74
  402974:	b.gt	40376c <sqrt@plt+0x1cdc>
  402978:	ldr	w0, [sp, #52]
  40297c:	cmp	w0, #0x70
  402980:	b.eq	402c44 <sqrt@plt+0x11b4>  // b.none
  402984:	ldr	w0, [sp, #52]
  402988:	cmp	w0, #0x70
  40298c:	b.gt	40376c <sqrt@plt+0x1cdc>
  402990:	ldr	w0, [sp, #52]
  402994:	cmp	w0, #0x6c
  402998:	b.eq	402b5c <sqrt@plt+0x10cc>  // b.none
  40299c:	ldr	w0, [sp, #52]
  4029a0:	cmp	w0, #0x6c
  4029a4:	b.gt	40376c <sqrt@plt+0x1cdc>
  4029a8:	ldr	w0, [sp, #52]
  4029ac:	cmp	w0, #0x66
  4029b0:	b.eq	40364c <sqrt@plt+0x1bbc>  // b.none
  4029b4:	ldr	w0, [sp, #52]
  4029b8:	cmp	w0, #0x66
  4029bc:	b.gt	40376c <sqrt@plt+0x1cdc>
  4029c0:	ldr	w0, [sp, #52]
  4029c4:	cmp	w0, #0x65
  4029c8:	b.eq	4032f0 <sqrt@plt+0x1860>  // b.none
  4029cc:	ldr	w0, [sp, #52]
  4029d0:	cmp	w0, #0x65
  4029d4:	b.gt	40376c <sqrt@plt+0x1cdc>
  4029d8:	ldr	w0, [sp, #52]
  4029dc:	cmp	w0, #0x63
  4029e0:	b.eq	4031d0 <sqrt@plt+0x1740>  // b.none
  4029e4:	ldr	w0, [sp, #52]
  4029e8:	cmp	w0, #0x63
  4029ec:	b.gt	40376c <sqrt@plt+0x1cdc>
  4029f0:	ldr	w0, [sp, #52]
  4029f4:	cmp	w0, #0x61
  4029f8:	b.eq	40345c <sqrt@plt+0x19cc>  // b.none
  4029fc:	ldr	w0, [sp, #52]
  402a00:	cmp	w0, #0x61
  402a04:	b.gt	40376c <sqrt@plt+0x1cdc>
  402a08:	ldr	w0, [sp, #52]
  402a0c:	cmp	w0, #0x52
  402a10:	b.eq	402a6c <sqrt@plt+0xfdc>  // b.none
  402a14:	ldr	w0, [sp, #52]
  402a18:	cmp	w0, #0x52
  402a1c:	b.gt	40376c <sqrt@plt+0x1cdc>
  402a20:	ldr	w0, [sp, #52]
  402a24:	cmp	w0, #0x50
  402a28:	b.eq	402c44 <sqrt@plt+0x11b4>  // b.none
  402a2c:	ldr	w0, [sp, #52]
  402a30:	cmp	w0, #0x50
  402a34:	b.gt	40376c <sqrt@plt+0x1cdc>
  402a38:	ldr	w0, [sp, #52]
  402a3c:	cmp	w0, #0x46
  402a40:	b.eq	4037a0 <sqrt@plt+0x1d10>  // b.none
  402a44:	ldr	w0, [sp, #52]
  402a48:	cmp	w0, #0x46
  402a4c:	b.gt	40376c <sqrt@plt+0x1cdc>
  402a50:	ldr	w0, [sp, #52]
  402a54:	cmp	w0, #0x43
  402a58:	b.eq	4031d0 <sqrt@plt+0x1740>  // b.none
  402a5c:	ldr	w0, [sp, #52]
  402a60:	cmp	w0, #0x45
  402a64:	b.eq	4032f0 <sqrt@plt+0x1860>  // b.none
  402a68:	b	40376c <sqrt@plt+0x1cdc>
  402a6c:	ldr	w0, [sp, #48]
  402a70:	cmp	w0, #0x2
  402a74:	b.eq	402aa0 <sqrt@plt+0x1010>  // b.none
  402a78:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402a7c:	add	x3, x0, #0xbe8
  402a80:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402a84:	add	x2, x0, #0xbe8
  402a88:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402a8c:	add	x1, x0, #0xbe8
  402a90:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  402a94:	add	x0, x0, #0x40
  402a98:	bl	40a590 <sqrt@plt+0x8b00>
  402a9c:	b	4037dc <sqrt@plt+0x1d4c>
  402aa0:	ldr	x0, [sp, #32]
  402aa4:	ldr	w0, [x0, #8]
  402aa8:	str	w0, [sp, #140]
  402aac:	ldr	x0, [sp, #32]
  402ab0:	ldr	w0, [x0, #12]
  402ab4:	str	w0, [sp, #136]
  402ab8:	ldr	x0, [sp, #40]
  402abc:	ldr	w0, [x0]
  402ac0:	str	w0, [sp, #132]
  402ac4:	ldr	x0, [sp, #40]
  402ac8:	ldr	w0, [x0, #4]
  402acc:	str	w0, [sp, #128]
  402ad0:	ldr	w0, [sp, #132]
  402ad4:	cmp	w0, #0x0
  402ad8:	b.ge	402af8 <sqrt@plt+0x1068>  // b.tcont
  402adc:	ldr	w1, [sp, #140]
  402ae0:	ldr	w0, [sp, #132]
  402ae4:	add	w0, w1, w0
  402ae8:	str	w0, [sp, #140]
  402aec:	ldr	w0, [sp, #132]
  402af0:	neg	w0, w0
  402af4:	str	w0, [sp, #132]
  402af8:	ldr	w0, [sp, #128]
  402afc:	cmp	w0, #0x0
  402b00:	b.ge	402b20 <sqrt@plt+0x1090>  // b.tcont
  402b04:	ldr	w1, [sp, #136]
  402b08:	ldr	w0, [sp, #128]
  402b0c:	add	w0, w1, w0
  402b10:	str	w0, [sp, #136]
  402b14:	ldr	w0, [sp, #128]
  402b18:	neg	w0, w0
  402b1c:	str	w0, [sp, #128]
  402b20:	ldr	w2, [sp, #136]
  402b24:	ldr	w1, [sp, #140]
  402b28:	ldr	x0, [sp, #56]
  402b2c:	bl	4040c8 <sqrt@plt+0x2638>
  402b30:	cmp	w0, #0x0
  402b34:	cset	w0, eq  // eq = none
  402b38:	and	w0, w0, #0xff
  402b3c:	cmp	w0, #0x0
  402b40:	b.ne	4037a8 <sqrt@plt+0x1d18>  // b.any
  402b44:	ldr	w2, [sp, #128]
  402b48:	ldr	w1, [sp, #132]
  402b4c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  402b50:	add	x0, x0, #0x60
  402b54:	bl	401a80 <printf@plt>
  402b58:	b	4037dc <sqrt@plt+0x1d4c>
  402b5c:	ldr	w0, [sp, #48]
  402b60:	cmp	w0, #0x2
  402b64:	b.eq	402b90 <sqrt@plt+0x1100>  // b.none
  402b68:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402b6c:	add	x3, x0, #0xbe8
  402b70:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402b74:	add	x2, x0, #0xbe8
  402b78:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402b7c:	add	x1, x0, #0xbe8
  402b80:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  402b84:	add	x0, x0, #0x70
  402b88:	bl	40a590 <sqrt@plt+0x8b00>
  402b8c:	b	4037dc <sqrt@plt+0x1d4c>
  402b90:	ldr	x0, [sp, #56]
  402b94:	bl	4037e8 <sqrt@plt+0x1d58>
  402b98:	ldr	x0, [sp, #32]
  402b9c:	ldr	w1, [x0, #8]
  402ba0:	ldr	x0, [sp, #32]
  402ba4:	ldr	w0, [x0, #12]
  402ba8:	mov	w2, w0
  402bac:	ldr	x0, [sp, #56]
  402bb0:	bl	4040c8 <sqrt@plt+0x2638>
  402bb4:	cmp	w0, #0x0
  402bb8:	cset	w0, eq  // eq = none
  402bbc:	and	w0, w0, #0xff
  402bc0:	cmp	w0, #0x0
  402bc4:	b.ne	4037b0 <sqrt@plt+0x1d20>  // b.any
  402bc8:	ldr	x0, [sp, #56]
  402bcc:	bl	404134 <sqrt@plt+0x26a4>
  402bd0:	ldr	x0, [sp, #32]
  402bd4:	ldr	w1, [x0, #4]
  402bd8:	ldr	x0, [sp, #40]
  402bdc:	ldr	w0, [x0]
  402be0:	cmp	w0, #0x0
  402be4:	b.ne	402c04 <sqrt@plt+0x1174>  // b.any
  402be8:	ldr	x0, [sp, #40]
  402bec:	add	x0, x0, #0x4
  402bf0:	ldr	w0, [x0]
  402bf4:	cmp	w0, #0x0
  402bf8:	b.ne	402c04 <sqrt@plt+0x1174>  // b.any
  402bfc:	mov	w0, #0x1                   	// #1
  402c00:	b	402c08 <sqrt@plt+0x1178>
  402c04:	mov	w0, #0x0                   	// #0
  402c08:	mov	w2, w0
  402c0c:	ldr	x0, [sp, #56]
  402c10:	bl	40386c <sqrt@plt+0x1ddc>
  402c14:	ldr	x0, [sp, #40]
  402c18:	ldr	w1, [x0]
  402c1c:	ldr	x0, [sp, #40]
  402c20:	add	x0, x0, #0x4
  402c24:	ldr	w0, [x0]
  402c28:	mov	w2, w0
  402c2c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  402c30:	add	x0, x0, #0x90
  402c34:	bl	401a80 <printf@plt>
  402c38:	ldr	x0, [sp, #56]
  402c3c:	bl	404170 <sqrt@plt+0x26e0>
  402c40:	b	4037dc <sqrt@plt+0x1d4c>
  402c44:	ldr	w0, [sp, #48]
  402c48:	and	w0, w0, #0x1
  402c4c:	cmp	w0, #0x0
  402c50:	b.eq	402c7c <sqrt@plt+0x11ec>  // b.none
  402c54:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402c58:	add	x3, x0, #0xbe8
  402c5c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402c60:	add	x2, x0, #0xbe8
  402c64:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402c68:	add	x1, x0, #0xbe8
  402c6c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  402c70:	add	x0, x0, #0x98
  402c74:	bl	40a590 <sqrt@plt+0x8b00>
  402c78:	b	4037dc <sqrt@plt+0x1d4c>
  402c7c:	ldr	w0, [sp, #48]
  402c80:	cmp	w0, #0x0
  402c84:	b.ne	402cb0 <sqrt@plt+0x1220>  // b.any
  402c88:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402c8c:	add	x3, x0, #0xbe8
  402c90:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402c94:	add	x2, x0, #0xbe8
  402c98:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402c9c:	add	x1, x0, #0xbe8
  402ca0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  402ca4:	add	x0, x0, #0xc8
  402ca8:	bl	40a590 <sqrt@plt+0x8b00>
  402cac:	b	4037dc <sqrt@plt+0x1d4c>
  402cb0:	ldr	x0, [sp, #56]
  402cb4:	bl	4037e8 <sqrt@plt+0x1d58>
  402cb8:	ldr	x0, [sp, #32]
  402cbc:	ldr	w1, [x0, #8]
  402cc0:	ldr	x0, [sp, #32]
  402cc4:	ldr	w0, [x0, #12]
  402cc8:	mov	w2, w0
  402ccc:	ldr	x0, [sp, #56]
  402cd0:	bl	4040c8 <sqrt@plt+0x2638>
  402cd4:	cmp	w0, #0x0
  402cd8:	cset	w0, eq  // eq = none
  402cdc:	and	w0, w0, #0xff
  402ce0:	cmp	w0, #0x0
  402ce4:	b.ne	4037b8 <sqrt@plt+0x1d28>  // b.any
  402ce8:	ldr	x0, [sp, #56]
  402cec:	bl	404134 <sqrt@plt+0x26a4>
  402cf0:	ldr	w0, [sp, #52]
  402cf4:	cmp	w0, #0x70
  402cf8:	b.ne	402d14 <sqrt@plt+0x1284>  // b.any
  402cfc:	ldr	x0, [sp, #32]
  402d00:	ldr	w0, [x0, #4]
  402d04:	mov	w2, #0x0                   	// #0
  402d08:	mov	w1, w0
  402d0c:	ldr	x0, [sp, #56]
  402d10:	bl	40386c <sqrt@plt+0x1ddc>
  402d14:	ldr	x0, [sp, #40]
  402d18:	ldr	w0, [x0]
  402d1c:	mov	w1, w0
  402d20:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  402d24:	add	x0, x0, #0xe8
  402d28:	bl	401a80 <printf@plt>
  402d2c:	mov	w0, #0x1                   	// #1
  402d30:	str	w0, [sp, #124]
  402d34:	ldr	w1, [sp, #124]
  402d38:	ldr	w0, [sp, #48]
  402d3c:	cmp	w1, w0
  402d40:	b.ge	402d78 <sqrt@plt+0x12e8>  // b.tcont
  402d44:	ldrsw	x0, [sp, #124]
  402d48:	lsl	x0, x0, #2
  402d4c:	ldr	x1, [sp, #40]
  402d50:	add	x0, x1, x0
  402d54:	ldr	w0, [x0]
  402d58:	mov	w1, w0
  402d5c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  402d60:	add	x0, x0, #0xf0
  402d64:	bl	401a80 <printf@plt>
  402d68:	ldr	w0, [sp, #124]
  402d6c:	add	w0, w0, #0x1
  402d70:	str	w0, [sp, #124]
  402d74:	b	402d34 <sqrt@plt+0x12a4>
  402d78:	ldr	w0, [sp, #52]
  402d7c:	cmp	w0, #0x70
  402d80:	b.ne	402d8c <sqrt@plt+0x12fc>  // b.any
  402d84:	mov	w0, #0x45                  	// #69
  402d88:	b	402d90 <sqrt@plt+0x1300>
  402d8c:	mov	w0, #0x46                  	// #70
  402d90:	mov	w1, w0
  402d94:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  402d98:	add	x0, x0, #0xf8
  402d9c:	bl	401a80 <printf@plt>
  402da0:	ldr	x0, [sp, #56]
  402da4:	bl	404170 <sqrt@plt+0x26e0>
  402da8:	b	4037dc <sqrt@plt+0x1d4c>
  402dac:	ldr	w0, [sp, #48]
  402db0:	and	w0, w0, #0x1
  402db4:	cmp	w0, #0x0
  402db8:	b.eq	402de4 <sqrt@plt+0x1354>  // b.none
  402dbc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402dc0:	add	x3, x0, #0xbe8
  402dc4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402dc8:	add	x2, x0, #0xbe8
  402dcc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402dd0:	add	x1, x0, #0xbe8
  402dd4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  402dd8:	add	x0, x0, #0x100
  402ddc:	bl	40a590 <sqrt@plt+0x8b00>
  402de0:	b	4037dc <sqrt@plt+0x1d4c>
  402de4:	ldr	w0, [sp, #48]
  402de8:	cmp	w0, #0x0
  402dec:	b.ne	402e18 <sqrt@plt+0x1388>  // b.any
  402df0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402df4:	add	x3, x0, #0xbe8
  402df8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402dfc:	add	x2, x0, #0xbe8
  402e00:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  402e04:	add	x1, x0, #0xbe8
  402e08:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  402e0c:	add	x0, x0, #0x130
  402e10:	bl	40a590 <sqrt@plt+0x8b00>
  402e14:	b	4037dc <sqrt@plt+0x1d4c>
  402e18:	ldr	x0, [sp, #56]
  402e1c:	bl	4037e8 <sqrt@plt+0x1d58>
  402e20:	ldr	x0, [sp, #32]
  402e24:	ldr	w1, [x0, #8]
  402e28:	ldr	x0, [sp, #32]
  402e2c:	ldr	w0, [x0, #12]
  402e30:	mov	w2, w0
  402e34:	ldr	x0, [sp, #56]
  402e38:	bl	4040c8 <sqrt@plt+0x2638>
  402e3c:	cmp	w0, #0x0
  402e40:	cset	w0, eq  // eq = none
  402e44:	and	w0, w0, #0xff
  402e48:	cmp	w0, #0x0
  402e4c:	b.ne	4037c0 <sqrt@plt+0x1d30>  // b.any
  402e50:	ldr	x0, [sp, #56]
  402e54:	bl	404134 <sqrt@plt+0x26a4>
  402e58:	ldr	x0, [sp, #32]
  402e5c:	ldr	w0, [x0, #4]
  402e60:	mov	w2, #0x0                   	// #0
  402e64:	mov	w1, w0
  402e68:	ldr	x0, [sp, #56]
  402e6c:	bl	40386c <sqrt@plt+0x1ddc>
  402e70:	ldr	x0, [sp, #40]
  402e74:	ldr	w0, [x0]
  402e78:	lsr	w1, w0, #31
  402e7c:	add	w0, w1, w0
  402e80:	asr	w0, w0, #1
  402e84:	mov	w3, w0
  402e88:	ldr	x0, [sp, #40]
  402e8c:	add	x0, x0, #0x4
  402e90:	ldr	w0, [x0]
  402e94:	lsr	w1, w0, #31
  402e98:	add	w0, w1, w0
  402e9c:	asr	w0, w0, #1
  402ea0:	mov	w2, w0
  402ea4:	mov	w1, w3
  402ea8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  402eac:	add	x0, x0, #0x90
  402eb0:	bl	401a80 <printf@plt>
  402eb4:	mov	w0, #0x2                   	// #2
  402eb8:	str	w0, [sp, #108]
  402ebc:	mov	w0, #0x3                   	// #3
  402ec0:	str	w0, [sp, #104]
  402ec4:	ldr	w0, [sp, #48]
  402ec8:	cmp	w0, #0x2
  402ecc:	b.le	403128 <sqrt@plt+0x1698>
  402ed0:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402ed4:	add	x0, x0, #0x40
  402ed8:	ldr	x0, [x0]
  402edc:	mov	x3, x0
  402ee0:	mov	x2, #0x2                   	// #2
  402ee4:	mov	x1, #0x1                   	// #1
  402ee8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  402eec:	add	x0, x0, #0x148
  402ef0:	bl	401a10 <fwrite@plt>
  402ef4:	str	wzr, [sp, #120]
  402ef8:	ldr	w0, [sp, #48]
  402efc:	sub	w0, w0, #0x2
  402f00:	ldr	w1, [sp, #120]
  402f04:	cmp	w1, w0
  402f08:	b.ge	403128 <sqrt@plt+0x1698>  // b.tcont
  402f0c:	ldr	w0, [sp, #120]
  402f10:	cmp	w0, #0x0
  402f14:	b.eq	402f20 <sqrt@plt+0x1490>  // b.none
  402f18:	mov	w0, #0x2c                  	// #44
  402f1c:	bl	4017f0 <putchar@plt>
  402f20:	ldrsw	x0, [sp, #120]
  402f24:	lsl	x0, x0, #2
  402f28:	ldr	x1, [sp, #40]
  402f2c:	add	x0, x1, x0
  402f30:	ldr	w0, [x0]
  402f34:	mov	w1, #0x5556                	// #21846
  402f38:	movk	w1, #0x5555, lsl #16
  402f3c:	smull	x1, w0, w1
  402f40:	lsr	x1, x1, #32
  402f44:	asr	w0, w0, #31
  402f48:	sub	w7, w1, w0
  402f4c:	ldrsw	x0, [sp, #120]
  402f50:	add	x0, x0, #0x1
  402f54:	lsl	x0, x0, #2
  402f58:	ldr	x1, [sp, #40]
  402f5c:	add	x0, x1, x0
  402f60:	ldr	w0, [x0]
  402f64:	mov	w1, #0x5556                	// #21846
  402f68:	movk	w1, #0x5555, lsl #16
  402f6c:	smull	x1, w0, w1
  402f70:	lsr	x1, x1, #32
  402f74:	asr	w0, w0, #31
  402f78:	sub	w8, w1, w0
  402f7c:	ldrsw	x0, [sp, #120]
  402f80:	lsl	x0, x0, #2
  402f84:	ldr	x1, [sp, #40]
  402f88:	add	x0, x1, x0
  402f8c:	ldr	w0, [x0]
  402f90:	lsr	w1, w0, #31
  402f94:	add	w0, w1, w0
  402f98:	asr	w0, w0, #1
  402f9c:	mov	w2, w0
  402fa0:	ldrsw	x0, [sp, #120]
  402fa4:	add	x0, x0, #0x2
  402fa8:	lsl	x0, x0, #2
  402fac:	ldr	x1, [sp, #40]
  402fb0:	add	x0, x1, x0
  402fb4:	ldr	w0, [x0]
  402fb8:	mov	w1, #0xaaab                	// #43691
  402fbc:	movk	w1, #0x2aaa, lsl #16
  402fc0:	smull	x1, w0, w1
  402fc4:	lsr	x1, x1, #32
  402fc8:	asr	w0, w0, #31
  402fcc:	sub	w0, w1, w0
  402fd0:	add	w3, w2, w0
  402fd4:	ldrsw	x0, [sp, #120]
  402fd8:	add	x0, x0, #0x1
  402fdc:	lsl	x0, x0, #2
  402fe0:	ldr	x1, [sp, #40]
  402fe4:	add	x0, x1, x0
  402fe8:	ldr	w0, [x0]
  402fec:	lsr	w1, w0, #31
  402ff0:	add	w0, w1, w0
  402ff4:	asr	w0, w0, #1
  402ff8:	mov	w2, w0
  402ffc:	ldrsw	x0, [sp, #120]
  403000:	add	x0, x0, #0x3
  403004:	lsl	x0, x0, #2
  403008:	ldr	x1, [sp, #40]
  40300c:	add	x0, x1, x0
  403010:	ldr	w0, [x0]
  403014:	mov	w1, #0xaaab                	// #43691
  403018:	movk	w1, #0x2aaa, lsl #16
  40301c:	smull	x1, w0, w1
  403020:	lsr	x1, x1, #32
  403024:	asr	w0, w0, #31
  403028:	sub	w0, w1, w0
  40302c:	add	w4, w2, w0
  403030:	ldrsw	x0, [sp, #120]
  403034:	lsl	x0, x0, #2
  403038:	ldr	x1, [sp, #40]
  40303c:	add	x0, x1, x0
  403040:	ldr	w1, [x0]
  403044:	ldrsw	x0, [sp, #120]
  403048:	lsl	x0, x0, #2
  40304c:	ldr	x2, [sp, #40]
  403050:	add	x0, x2, x0
  403054:	ldr	w0, [x0]
  403058:	lsr	w2, w0, #31
  40305c:	add	w0, w2, w0
  403060:	asr	w0, w0, #1
  403064:	neg	w0, w0
  403068:	add	w1, w1, w0
  40306c:	ldrsw	x0, [sp, #120]
  403070:	add	x0, x0, #0x2
  403074:	lsl	x0, x0, #2
  403078:	ldr	x2, [sp, #40]
  40307c:	add	x0, x2, x0
  403080:	ldr	w0, [x0]
  403084:	lsr	w2, w0, #31
  403088:	add	w0, w2, w0
  40308c:	asr	w0, w0, #1
  403090:	add	w5, w1, w0
  403094:	ldrsw	x0, [sp, #120]
  403098:	add	x0, x0, #0x1
  40309c:	lsl	x0, x0, #2
  4030a0:	ldr	x1, [sp, #40]
  4030a4:	add	x0, x1, x0
  4030a8:	ldr	w1, [x0]
  4030ac:	ldrsw	x0, [sp, #120]
  4030b0:	add	x0, x0, #0x1
  4030b4:	lsl	x0, x0, #2
  4030b8:	ldr	x2, [sp, #40]
  4030bc:	add	x0, x2, x0
  4030c0:	ldr	w0, [x0]
  4030c4:	lsr	w2, w0, #31
  4030c8:	add	w0, w2, w0
  4030cc:	asr	w0, w0, #1
  4030d0:	neg	w0, w0
  4030d4:	add	w1, w1, w0
  4030d8:	ldrsw	x0, [sp, #120]
  4030dc:	add	x0, x0, #0x3
  4030e0:	lsl	x0, x0, #2
  4030e4:	ldr	x2, [sp, #40]
  4030e8:	add	x0, x2, x0
  4030ec:	ldr	w0, [x0]
  4030f0:	lsr	w2, w0, #31
  4030f4:	add	w0, w2, w0
  4030f8:	asr	w0, w0, #1
  4030fc:	add	w0, w1, w0
  403100:	mov	w6, w0
  403104:	mov	w2, w8
  403108:	mov	w1, w7
  40310c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403110:	add	x0, x0, #0x150
  403114:	bl	401a80 <printf@plt>
  403118:	ldr	w0, [sp, #120]
  40311c:	add	w0, w0, #0x2
  403120:	str	w0, [sp, #120]
  403124:	b	402ef8 <sqrt@plt+0x1468>
  403128:	ldrsw	x0, [sp, #48]
  40312c:	lsl	x0, x0, #2
  403130:	sub	x0, x0, #0x8
  403134:	ldr	x1, [sp, #40]
  403138:	add	x0, x1, x0
  40313c:	ldr	w1, [x0]
  403140:	ldrsw	x0, [sp, #48]
  403144:	lsl	x0, x0, #2
  403148:	sub	x0, x0, #0x8
  40314c:	ldr	x2, [sp, #40]
  403150:	add	x0, x2, x0
  403154:	ldr	w0, [x0]
  403158:	lsr	w2, w0, #31
  40315c:	add	w0, w2, w0
  403160:	asr	w0, w0, #1
  403164:	neg	w0, w0
  403168:	add	w3, w1, w0
  40316c:	ldrsw	x0, [sp, #48]
  403170:	lsl	x0, x0, #2
  403174:	sub	x0, x0, #0x4
  403178:	ldr	x1, [sp, #40]
  40317c:	add	x0, x1, x0
  403180:	ldr	w1, [x0]
  403184:	ldrsw	x0, [sp, #48]
  403188:	lsl	x0, x0, #2
  40318c:	sub	x0, x0, #0x4
  403190:	ldr	x2, [sp, #40]
  403194:	add	x0, x2, x0
  403198:	ldr	w0, [x0]
  40319c:	lsr	w2, w0, #31
  4031a0:	add	w0, w2, w0
  4031a4:	asr	w0, w0, #1
  4031a8:	neg	w0, w0
  4031ac:	add	w0, w1, w0
  4031b0:	mov	w2, w0
  4031b4:	mov	w1, w3
  4031b8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4031bc:	add	x0, x0, #0x168
  4031c0:	bl	401a80 <printf@plt>
  4031c4:	ldr	x0, [sp, #56]
  4031c8:	bl	404170 <sqrt@plt+0x26e0>
  4031cc:	b	4037dc <sqrt@plt+0x1d4c>
  4031d0:	ldr	w0, [sp, #48]
  4031d4:	cmp	w0, #0x1
  4031d8:	b.eq	40321c <sqrt@plt+0x178c>  // b.none
  4031dc:	ldr	w0, [sp, #52]
  4031e0:	cmp	w0, #0x43
  4031e4:	b.ne	4031f4 <sqrt@plt+0x1764>  // b.any
  4031e8:	ldr	w0, [sp, #48]
  4031ec:	cmp	w0, #0x2
  4031f0:	b.eq	40321c <sqrt@plt+0x178c>  // b.none
  4031f4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4031f8:	add	x3, x0, #0xbe8
  4031fc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403200:	add	x2, x0, #0xbe8
  403204:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403208:	add	x1, x0, #0xbe8
  40320c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403210:	add	x0, x0, #0x170
  403214:	bl	40a590 <sqrt@plt+0x8b00>
  403218:	b	4037dc <sqrt@plt+0x1d4c>
  40321c:	ldr	x0, [sp, #56]
  403220:	bl	4037e8 <sqrt@plt+0x1d58>
  403224:	ldr	x0, [sp, #32]
  403228:	ldr	w1, [x0, #8]
  40322c:	ldr	x0, [sp, #40]
  403230:	ldr	w0, [x0]
  403234:	lsr	w2, w0, #31
  403238:	add	w0, w2, w0
  40323c:	asr	w0, w0, #1
  403240:	add	w1, w1, w0
  403244:	ldr	x0, [sp, #32]
  403248:	ldr	w0, [x0, #12]
  40324c:	mov	w2, w0
  403250:	ldr	x0, [sp, #56]
  403254:	bl	4040c8 <sqrt@plt+0x2638>
  403258:	cmp	w0, #0x0
  40325c:	cset	w0, eq  // eq = none
  403260:	and	w0, w0, #0xff
  403264:	cmp	w0, #0x0
  403268:	b.ne	4037c8 <sqrt@plt+0x1d38>  // b.any
  40326c:	ldr	x0, [sp, #56]
  403270:	bl	404134 <sqrt@plt+0x26a4>
  403274:	ldr	w0, [sp, #52]
  403278:	cmp	w0, #0x63
  40327c:	b.ne	4032c0 <sqrt@plt+0x1830>  // b.any
  403280:	ldr	x0, [sp, #32]
  403284:	ldr	w0, [x0, #4]
  403288:	mov	w2, #0x0                   	// #0
  40328c:	mov	w1, w0
  403290:	ldr	x0, [sp, #56]
  403294:	bl	40386c <sqrt@plt+0x1ddc>
  403298:	ldr	x0, [sp, #40]
  40329c:	ldr	w0, [x0]
  4032a0:	lsr	w1, w0, #31
  4032a4:	add	w0, w1, w0
  4032a8:	asr	w0, w0, #1
  4032ac:	mov	w1, w0
  4032b0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4032b4:	add	x0, x0, #0x190
  4032b8:	bl	401a80 <printf@plt>
  4032bc:	b	4032e4 <sqrt@plt+0x1854>
  4032c0:	ldr	x0, [sp, #40]
  4032c4:	ldr	w0, [x0]
  4032c8:	lsr	w1, w0, #31
  4032cc:	add	w0, w1, w0
  4032d0:	asr	w0, w0, #1
  4032d4:	mov	w1, w0
  4032d8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4032dc:	add	x0, x0, #0x198
  4032e0:	bl	401a80 <printf@plt>
  4032e4:	ldr	x0, [sp, #56]
  4032e8:	bl	404170 <sqrt@plt+0x26e0>
  4032ec:	b	4037dc <sqrt@plt+0x1d4c>
  4032f0:	ldr	w0, [sp, #48]
  4032f4:	cmp	w0, #0x2
  4032f8:	b.eq	403324 <sqrt@plt+0x1894>  // b.none
  4032fc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403300:	add	x3, x0, #0xbe8
  403304:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403308:	add	x2, x0, #0xbe8
  40330c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403310:	add	x1, x0, #0xbe8
  403314:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403318:	add	x0, x0, #0x1a8
  40331c:	bl	40a590 <sqrt@plt+0x8b00>
  403320:	b	4037dc <sqrt@plt+0x1d4c>
  403324:	ldr	x0, [sp, #56]
  403328:	bl	4037e8 <sqrt@plt+0x1d58>
  40332c:	ldr	x0, [sp, #32]
  403330:	ldr	w1, [x0, #8]
  403334:	ldr	x0, [sp, #40]
  403338:	ldr	w0, [x0]
  40333c:	lsr	w2, w0, #31
  403340:	add	w0, w2, w0
  403344:	asr	w0, w0, #1
  403348:	add	w1, w1, w0
  40334c:	ldr	x0, [sp, #32]
  403350:	ldr	w0, [x0, #12]
  403354:	mov	w2, w0
  403358:	ldr	x0, [sp, #56]
  40335c:	bl	4040c8 <sqrt@plt+0x2638>
  403360:	cmp	w0, #0x0
  403364:	cset	w0, eq  // eq = none
  403368:	and	w0, w0, #0xff
  40336c:	cmp	w0, #0x0
  403370:	b.ne	4037d0 <sqrt@plt+0x1d40>  // b.any
  403374:	ldr	x0, [sp, #56]
  403378:	bl	404134 <sqrt@plt+0x26a4>
  40337c:	ldr	x0, [sp, #56]
  403380:	ldr	d1, [x0, #96]
  403384:	ldr	x0, [sp, #40]
  403388:	ldr	w0, [x0]
  40338c:	scvtf	d0, w0
  403390:	fmul	d1, d1, d0
  403394:	ldr	x0, [sp, #40]
  403398:	add	x0, x0, #0x4
  40339c:	ldr	w0, [x0]
  4033a0:	scvtf	d0, w0
  4033a4:	fdiv	d0, d1, d0
  4033a8:	ldr	x0, [sp, #56]
  4033ac:	ldr	d1, [x0, #96]
  4033b0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4033b4:	add	x0, x0, #0x1d0
  4033b8:	bl	401a80 <printf@plt>
  4033bc:	ldr	w0, [sp, #52]
  4033c0:	cmp	w0, #0x65
  4033c4:	b.ne	40340c <sqrt@plt+0x197c>  // b.any
  4033c8:	ldr	x0, [sp, #32]
  4033cc:	ldr	w0, [x0, #4]
  4033d0:	mov	w2, #0x0                   	// #0
  4033d4:	mov	w1, w0
  4033d8:	ldr	x0, [sp, #56]
  4033dc:	bl	40386c <sqrt@plt+0x1ddc>
  4033e0:	ldr	x0, [sp, #40]
  4033e4:	add	x0, x0, #0x4
  4033e8:	ldr	w0, [x0]
  4033ec:	lsr	w1, w0, #31
  4033f0:	add	w0, w1, w0
  4033f4:	asr	w0, w0, #1
  4033f8:	mov	w1, w0
  4033fc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403400:	add	x0, x0, #0x190
  403404:	bl	401a80 <printf@plt>
  403408:	b	403434 <sqrt@plt+0x19a4>
  40340c:	ldr	x0, [sp, #40]
  403410:	add	x0, x0, #0x4
  403414:	ldr	w0, [x0]
  403418:	lsr	w1, w0, #31
  40341c:	add	w0, w1, w0
  403420:	asr	w0, w0, #1
  403424:	mov	w1, w0
  403428:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40342c:	add	x0, x0, #0x198
  403430:	bl	401a80 <printf@plt>
  403434:	ldr	x0, [sp, #56]
  403438:	ldr	d0, [x0, #96]
  40343c:	ldr	x0, [sp, #56]
  403440:	ldr	d1, [x0, #96]
  403444:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403448:	add	x0, x0, #0x1d0
  40344c:	bl	401a80 <printf@plt>
  403450:	ldr	x0, [sp, #56]
  403454:	bl	404170 <sqrt@plt+0x26e0>
  403458:	b	4037dc <sqrt@plt+0x1d4c>
  40345c:	ldr	w0, [sp, #48]
  403460:	cmp	w0, #0x4
  403464:	b.eq	403490 <sqrt@plt+0x1a00>  // b.none
  403468:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40346c:	add	x3, x0, #0xbe8
  403470:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403474:	add	x2, x0, #0xbe8
  403478:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40347c:	add	x1, x0, #0xbe8
  403480:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403484:	add	x0, x0, #0x1e8
  403488:	bl	40a590 <sqrt@plt+0x8b00>
  40348c:	b	4037dc <sqrt@plt+0x1d4c>
  403490:	ldr	x0, [sp, #56]
  403494:	bl	4037e8 <sqrt@plt+0x1d58>
  403498:	ldr	x0, [sp, #32]
  40349c:	ldr	w1, [x0, #8]
  4034a0:	ldr	x0, [sp, #32]
  4034a4:	ldr	w0, [x0, #12]
  4034a8:	mov	w2, w0
  4034ac:	ldr	x0, [sp, #56]
  4034b0:	bl	4040c8 <sqrt@plt+0x2638>
  4034b4:	cmp	w0, #0x0
  4034b8:	cset	w0, eq  // eq = none
  4034bc:	and	w0, w0, #0xff
  4034c0:	cmp	w0, #0x0
  4034c4:	b.ne	4037d8 <sqrt@plt+0x1d48>  // b.any
  4034c8:	ldr	x0, [sp, #56]
  4034cc:	bl	404134 <sqrt@plt+0x26a4>
  4034d0:	ldr	x0, [sp, #32]
  4034d4:	ldr	w0, [x0, #4]
  4034d8:	mov	w2, #0x0                   	// #0
  4034dc:	mov	w1, w0
  4034e0:	ldr	x0, [sp, #56]
  4034e4:	bl	40386c <sqrt@plt+0x1ddc>
  4034e8:	add	x0, sp, #0x48
  4034ec:	mov	x1, x0
  4034f0:	ldr	x0, [sp, #40]
  4034f4:	bl	40f28c <sqrt@plt+0xd7fc>
  4034f8:	cmp	w0, #0x0
  4034fc:	cset	w0, ne  // ne = any
  403500:	and	w0, w0, #0xff
  403504:	cmp	w0, #0x0
  403508:	b.eq	4035f8 <sqrt@plt+0x1b68>  // b.none
  40350c:	ldr	x0, [sp, #40]
  403510:	add	x0, x0, #0x4
  403514:	ldr	w1, [x0]
  403518:	ldr	x0, [sp, #40]
  40351c:	add	x0, x0, #0xc
  403520:	ldr	w0, [x0]
  403524:	add	w0, w1, w0
  403528:	scvtf	d1, w0
  40352c:	ldr	d0, [sp, #80]
  403530:	fsub	d2, d1, d0
  403534:	ldr	x0, [sp, #40]
  403538:	ldr	w1, [x0]
  40353c:	ldr	x0, [sp, #40]
  403540:	add	x0, x0, #0x8
  403544:	ldr	w0, [x0]
  403548:	add	w0, w1, w0
  40354c:	scvtf	d1, w0
  403550:	ldr	d0, [sp, #72]
  403554:	fsub	d0, d1, d0
  403558:	fmov	d1, d0
  40355c:	fmov	d0, d2
  403560:	bl	401800 <atan2@plt>
  403564:	fmov	d8, d0
  403568:	ldr	d0, [sp, #80]
  40356c:	fneg	d2, d0
  403570:	ldr	d0, [sp, #72]
  403574:	fneg	d0, d0
  403578:	fmov	d1, d0
  40357c:	fmov	d0, d2
  403580:	bl	401800 <atan2@plt>
  403584:	fsub	d0, d8, d0
  403588:	mov	x0, #0x800000000000        	// #140737488355328
  40358c:	movk	x0, #0x4066, lsl #48
  403590:	fmov	d1, x0
  403594:	fmul	d0, d0, d1
  403598:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40359c:	ldr	d1, [x0, #1328]
  4035a0:	fdiv	d0, d0, d1
  4035a4:	str	d0, [sp, #112]
  4035a8:	ldr	d0, [sp, #112]
  4035ac:	fcmpe	d0, #0.0
  4035b0:	b.le	4035cc <sqrt@plt+0x1b3c>
  4035b4:	ldr	d0, [sp, #112]
  4035b8:	mov	x0, #0x800000000000        	// #140737488355328
  4035bc:	movk	x0, #0x4076, lsl #48
  4035c0:	fmov	d1, x0
  4035c4:	fsub	d0, d0, d1
  4035c8:	str	d0, [sp, #112]
  4035cc:	ldr	d0, [sp, #72]
  4035d0:	fcvtzs	w0, d0
  4035d4:	ldr	d0, [sp, #80]
  4035d8:	fcvtzs	w1, d0
  4035dc:	ldr	d0, [sp, #112]
  4035e0:	mov	w2, w1
  4035e4:	mov	w1, w0
  4035e8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4035ec:	add	x0, x0, #0x208
  4035f0:	bl	401a80 <printf@plt>
  4035f4:	b	403640 <sqrt@plt+0x1bb0>
  4035f8:	ldr	x0, [sp, #40]
  4035fc:	ldr	w1, [x0]
  403600:	ldr	x0, [sp, #40]
  403604:	add	x0, x0, #0x8
  403608:	ldr	w0, [x0]
  40360c:	add	w3, w1, w0
  403610:	ldr	x0, [sp, #40]
  403614:	add	x0, x0, #0x4
  403618:	ldr	w1, [x0]
  40361c:	ldr	x0, [sp, #40]
  403620:	add	x0, x0, #0xc
  403624:	ldr	w0, [x0]
  403628:	add	w0, w1, w0
  40362c:	mov	w2, w0
  403630:	mov	w1, w3
  403634:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403638:	add	x0, x0, #0x90
  40363c:	bl	401a80 <printf@plt>
  403640:	ldr	x0, [sp, #56]
  403644:	bl	404170 <sqrt@plt+0x26e0>
  403648:	b	4037dc <sqrt@plt+0x1d4c>
  40364c:	ldr	w0, [sp, #48]
  403650:	cmp	w0, #0x1
  403654:	b.eq	40368c <sqrt@plt+0x1bfc>  // b.none
  403658:	ldr	w0, [sp, #48]
  40365c:	cmp	w0, #0x2
  403660:	b.eq	40368c <sqrt@plt+0x1bfc>  // b.none
  403664:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403668:	add	x3, x0, #0xbe8
  40366c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403670:	add	x2, x0, #0xbe8
  403674:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403678:	add	x1, x0, #0xbe8
  40367c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403680:	add	x0, x0, #0x218
  403684:	bl	40a590 <sqrt@plt+0x8b00>
  403688:	b	4037dc <sqrt@plt+0x1d4c>
  40368c:	ldr	x0, [sp, #56]
  403690:	bl	4037e8 <sqrt@plt+0x1d58>
  403694:	ldr	x0, [sp, #56]
  403698:	bl	404134 <sqrt@plt+0x26a4>
  40369c:	ldr	x0, [sp, #40]
  4036a0:	ldr	w0, [x0]
  4036a4:	cmp	w0, #0x0
  4036a8:	b.lt	4036f0 <sqrt@plt+0x1c60>  // b.tstop
  4036ac:	ldr	x0, [sp, #40]
  4036b0:	ldr	w0, [x0]
  4036b4:	cmp	w0, #0x3e8
  4036b8:	b.gt	4036f0 <sqrt@plt+0x1c60>
  4036bc:	ldr	x0, [sp, #40]
  4036c0:	ldr	w0, [x0]
  4036c4:	mov	w1, #0x6667                	// #26215
  4036c8:	movk	w1, #0x6666, lsl #16
  4036cc:	smull	x1, w0, w1
  4036d0:	lsr	x1, x1, #32
  4036d4:	asr	w1, w1, #2
  4036d8:	asr	w0, w0, #31
  4036dc:	sub	w0, w1, w0
  4036e0:	mov	w1, w0
  4036e4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4036e8:	add	x0, x0, #0x238
  4036ec:	bl	401a80 <printf@plt>
  4036f0:	ldr	x0, [sp, #56]
  4036f4:	bl	404170 <sqrt@plt+0x26e0>
  4036f8:	b	4037dc <sqrt@plt+0x1d4c>
  4036fc:	ldr	w0, [sp, #48]
  403700:	cmp	w0, #0x0
  403704:	b.ne	403718 <sqrt@plt+0x1c88>  // b.any
  403708:	ldr	x0, [sp, #56]
  40370c:	mov	w1, #0xffffffff            	// #-1
  403710:	str	w1, [x0, #84]
  403714:	b	4037dc <sqrt@plt+0x1d4c>
  403718:	ldr	w0, [sp, #48]
  40371c:	cmp	w0, #0x1
  403720:	b.eq	403758 <sqrt@plt+0x1cc8>  // b.none
  403724:	ldr	w0, [sp, #48]
  403728:	cmp	w0, #0x2
  40372c:	b.eq	403758 <sqrt@plt+0x1cc8>  // b.none
  403730:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403734:	add	x3, x0, #0xbe8
  403738:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40373c:	add	x2, x0, #0xbe8
  403740:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403744:	add	x1, x0, #0xbe8
  403748:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40374c:	add	x0, x0, #0x240
  403750:	bl	40a590 <sqrt@plt+0x8b00>
  403754:	b	4037dc <sqrt@plt+0x1d4c>
  403758:	ldr	x0, [sp, #40]
  40375c:	ldr	w1, [x0]
  403760:	ldr	x0, [sp, #56]
  403764:	str	w1, [x0, #84]
  403768:	b	4037dc <sqrt@plt+0x1d4c>
  40376c:	ldr	w0, [sp, #52]
  403770:	and	w1, w0, #0xff
  403774:	add	x0, sp, #0x58
  403778:	bl	409ec4 <sqrt@plt+0x8434>
  40377c:	add	x1, sp, #0x58
  403780:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403784:	add	x3, x0, #0xbe8
  403788:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40378c:	add	x2, x0, #0xbe8
  403790:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403794:	add	x0, x0, #0x268
  403798:	bl	40a590 <sqrt@plt+0x8b00>
  40379c:	b	4037dc <sqrt@plt+0x1d4c>
  4037a0:	nop
  4037a4:	b	4037dc <sqrt@plt+0x1d4c>
  4037a8:	nop
  4037ac:	b	4037dc <sqrt@plt+0x1d4c>
  4037b0:	nop
  4037b4:	b	4037dc <sqrt@plt+0x1d4c>
  4037b8:	nop
  4037bc:	b	4037dc <sqrt@plt+0x1d4c>
  4037c0:	nop
  4037c4:	b	4037dc <sqrt@plt+0x1d4c>
  4037c8:	nop
  4037cc:	b	4037dc <sqrt@plt+0x1d4c>
  4037d0:	nop
  4037d4:	b	4037dc <sqrt@plt+0x1d4c>
  4037d8:	nop
  4037dc:	ldr	d8, [sp, #16]
  4037e0:	ldp	x29, x30, [sp], #144
  4037e4:	ret
  4037e8:	stp	x29, x30, [sp, #-32]!
  4037ec:	mov	x29, sp
  4037f0:	str	x0, [sp, #24]
  4037f4:	ldr	x0, [sp, #24]
  4037f8:	ldr	w0, [x0, #104]
  4037fc:	cmp	w0, #0x0
  403800:	b.ne	403860 <sqrt@plt+0x1dd0>  // b.any
  403804:	ldr	x0, [sp, #24]
  403808:	mov	w1, #0x1                   	// #1
  40380c:	str	w1, [x0, #104]
  403810:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403814:	add	x0, x0, #0xc08
  403818:	ldr	w0, [x0]
  40381c:	scvtf	d0, w0
  403820:	mov	x0, #0xc00000000000        	// #211106232532992
  403824:	movk	x0, #0x408f, lsl #48
  403828:	fmov	d1, x0
  40382c:	fdiv	d0, d1, d0
  403830:	ldr	x0, [sp, #24]
  403834:	str	d0, [x0, #96]
  403838:	ldr	x0, [sp, #24]
  40383c:	ldr	d0, [x0, #96]
  403840:	ldr	x0, [sp, #24]
  403844:	ldr	d1, [x0, #96]
  403848:	mov	w2, #0x2fd0                	// #12240
  40384c:	mov	w1, #0x21c0                	// #8640
  403850:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403854:	add	x0, x0, #0x290
  403858:	bl	401a80 <printf@plt>
  40385c:	b	403864 <sqrt@plt+0x1dd4>
  403860:	nop
  403864:	ldp	x29, x30, [sp], #32
  403868:	ret
  40386c:	stp	x29, x30, [sp, #-48]!
  403870:	mov	x29, sp
  403874:	str	x0, [sp, #24]
  403878:	str	w1, [sp, #20]
  40387c:	str	w2, [sp, #16]
  403880:	ldr	x0, [sp, #24]
  403884:	ldr	w0, [x0, #84]
  403888:	cmp	w0, #0x0
  40388c:	b.ge	4038e8 <sqrt@plt+0x1e58>  // b.tcont
  403890:	ldr	w0, [sp, #20]
  403894:	scvtf	d1, w0
  403898:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  40389c:	add	x0, x0, #0x2dc
  4038a0:	ldr	w0, [x0]
  4038a4:	scvtf	d0, w0
  4038a8:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  4038ac:	movk	x0, #0x4039, lsl #48
  4038b0:	fmov	d2, x0
  4038b4:	fmul	d0, d0, d2
  4038b8:	fmul	d1, d1, d0
  4038bc:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  4038c0:	add	x0, x0, #0x410
  4038c4:	ldr	w0, [x0]
  4038c8:	scvtf	d0, w0
  4038cc:	mov	x0, #0x940000000000        	// #162727720910848
  4038d0:	movk	x0, #0x40f1, lsl #48
  4038d4:	fmov	d2, x0
  4038d8:	fmul	d0, d0, d2
  4038dc:	fdiv	d0, d1, d0
  4038e0:	str	d0, [sp, #40]
  4038e4:	b	40391c <sqrt@plt+0x1e8c>
  4038e8:	ldr	x0, [sp, #24]
  4038ec:	ldr	w0, [x0, #84]
  4038f0:	scvtf	d0, w0
  4038f4:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  4038f8:	movk	x0, #0x4039, lsl #48
  4038fc:	fmov	d1, x0
  403900:	fmul	d1, d0, d1
  403904:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403908:	add	x0, x0, #0xc08
  40390c:	ldr	w0, [x0]
  403910:	scvtf	d0, w0
  403914:	fdiv	d0, d1, d0
  403918:	str	d0, [sp, #40]
  40391c:	ldr	w0, [sp, #16]
  403920:	cmp	w0, #0x0
  403924:	b.eq	403948 <sqrt@plt+0x1eb8>  // b.none
  403928:	ldr	d0, [sp, #40]
  40392c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403930:	ldr	d1, [x0, #1336]
  403934:	fcmpe	d0, d1
  403938:	b.pl	403948 <sqrt@plt+0x1eb8>  // b.nfrst
  40393c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403940:	ldr	d0, [x0, #1336]
  403944:	str	d0, [sp, #40]
  403948:	ldr	x0, [sp, #24]
  40394c:	ldr	d0, [x0, #88]
  403950:	ldr	d1, [sp, #40]
  403954:	fcmp	d1, d0
  403958:	b.eq	403978 <sqrt@plt+0x1ee8>  // b.none
  40395c:	ldr	d0, [sp, #40]
  403960:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403964:	add	x0, x0, #0x2e8
  403968:	bl	401a80 <printf@plt>
  40396c:	ldr	x0, [sp, #24]
  403970:	ldr	d0, [sp, #40]
  403974:	str	d0, [x0, #88]
  403978:	nop
  40397c:	ldp	x29, x30, [sp], #48
  403980:	ret
  403984:	stp	x29, x30, [sp, #-32]!
  403988:	mov	x29, sp
  40398c:	str	x0, [sp, #24]
  403990:	str	x1, [sp, #16]
  403994:	ldr	x0, [sp, #16]
  403998:	bl	401d18 <sqrt@plt+0x288>
  40399c:	ldp	x29, x30, [sp], #32
  4039a0:	ret
  4039a4:	stp	x29, x30, [sp, #-32]!
  4039a8:	mov	x29, sp
  4039ac:	stp	x19, x20, [sp, #16]
  4039b0:	mov	x0, #0x70                  	// #112
  4039b4:	bl	4131bc <_Znwm@@Base>
  4039b8:	mov	x19, x0
  4039bc:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  4039c0:	add	x0, x0, #0x2d8
  4039c4:	ldr	w0, [x0]
  4039c8:	mov	w1, w0
  4039cc:	mov	x0, x19
  4039d0:	bl	4020b4 <sqrt@plt+0x624>
  4039d4:	mov	x0, x19
  4039d8:	b	4039f4 <sqrt@plt+0x1f64>
  4039dc:	mov	x20, x0
  4039e0:	mov	x1, #0x70                  	// #112
  4039e4:	mov	x0, x19
  4039e8:	bl	413278 <_ZdlPvm@@Base>
  4039ec:	mov	x0, x20
  4039f0:	bl	401a20 <_Unwind_Resume@plt>
  4039f4:	ldp	x19, x20, [sp, #16]
  4039f8:	ldp	x29, x30, [sp], #32
  4039fc:	ret
  403a00:	stp	x29, x30, [sp, #-48]!
  403a04:	mov	x29, sp
  403a08:	str	x0, [sp, #24]
  403a0c:	str	wzr, [sp, #44]
  403a10:	ldr	w0, [sp, #44]
  403a14:	cmp	w0, #0x8
  403a18:	b.hi	403a6c <sqrt@plt+0x1fdc>  // b.pmore
  403a1c:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  403a20:	add	x2, x0, #0x200
  403a24:	ldr	w1, [sp, #44]
  403a28:	mov	x0, x1
  403a2c:	lsl	x0, x0, #1
  403a30:	add	x0, x0, x1
  403a34:	lsl	x0, x0, #3
  403a38:	add	x0, x2, x0
  403a3c:	ldr	x0, [x0]
  403a40:	mov	x1, x0
  403a44:	ldr	x0, [sp, #24]
  403a48:	bl	4019d0 <strcasecmp@plt>
  403a4c:	cmp	w0, #0x0
  403a50:	b.ne	403a5c <sqrt@plt+0x1fcc>  // b.any
  403a54:	ldr	w0, [sp, #44]
  403a58:	b	403a70 <sqrt@plt+0x1fe0>
  403a5c:	ldr	w0, [sp, #44]
  403a60:	add	w0, w0, #0x1
  403a64:	str	w0, [sp, #44]
  403a68:	b	403a10 <sqrt@plt+0x1f80>
  403a6c:	mov	w0, #0xffffffff            	// #-1
  403a70:	ldp	x29, x30, [sp], #48
  403a74:	ret
  403a78:	stp	x29, x30, [sp, #-96]!
  403a7c:	mov	x29, sp
  403a80:	str	w0, [sp, #28]
  403a84:	str	x1, [sp, #16]
  403a88:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403a8c:	add	x1, x0, #0x360
  403a90:	mov	w0, #0x1                   	// #1
  403a94:	bl	401840 <setlocale@plt>
  403a98:	ldr	x0, [sp, #16]
  403a9c:	ldr	x1, [x0]
  403aa0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  403aa4:	add	x0, x0, #0x110
  403aa8:	str	x1, [x0]
  403aac:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403ab0:	add	x0, x0, #0x48
  403ab4:	ldr	x2, [x0]
  403ab8:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403abc:	add	x1, x0, #0x68
  403ac0:	mov	x0, x2
  403ac4:	bl	401a60 <setbuf@plt>
  403ac8:	mov	x4, #0x0                   	// #0
  403acc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403ad0:	add	x3, x0, #0x300
  403ad4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403ad8:	add	x2, x0, #0x368
  403adc:	ldr	x1, [sp, #16]
  403ae0:	ldr	w0, [sp, #28]
  403ae4:	bl	410ebc <sqrt@plt+0xf42c>
  403ae8:	str	w0, [sp, #88]
  403aec:	ldr	w0, [sp, #88]
  403af0:	cmn	w0, #0x1
  403af4:	cset	w0, ne  // ne = any
  403af8:	and	w0, w0, #0xff
  403afc:	cmp	w0, #0x0
  403b00:	b.eq	403fdc <sqrt@plt+0x254c>  // b.none
  403b04:	ldr	w0, [sp, #88]
  403b08:	cmp	w0, #0x100
  403b0c:	b.eq	403f84 <sqrt@plt+0x24f4>  // b.none
  403b10:	ldr	w0, [sp, #88]
  403b14:	cmp	w0, #0x100
  403b18:	b.gt	403fb4 <sqrt@plt+0x2524>
  403b1c:	ldr	w0, [sp, #88]
  403b20:	cmp	w0, #0x77
  403b24:	b.eq	403ebc <sqrt@plt+0x242c>  // b.none
  403b28:	ldr	w0, [sp, #88]
  403b2c:	cmp	w0, #0x77
  403b30:	b.gt	403fb4 <sqrt@plt+0x2524>
  403b34:	ldr	w0, [sp, #88]
  403b38:	cmp	w0, #0x76
  403b3c:	b.eq	403dbc <sqrt@plt+0x232c>  // b.none
  403b40:	ldr	w0, [sp, #88]
  403b44:	cmp	w0, #0x76
  403b48:	b.gt	403fb4 <sqrt@plt+0x2524>
  403b4c:	ldr	w0, [sp, #88]
  403b50:	cmp	w0, #0x70
  403b54:	b.eq	403d50 <sqrt@plt+0x22c0>  // b.none
  403b58:	ldr	w0, [sp, #88]
  403b5c:	cmp	w0, #0x70
  403b60:	b.gt	403fb4 <sqrt@plt+0x2524>
  403b64:	ldr	w0, [sp, #88]
  403b68:	cmp	w0, #0x6c
  403b6c:	b.eq	403bf8 <sqrt@plt+0x2168>  // b.none
  403b70:	ldr	w0, [sp, #88]
  403b74:	cmp	w0, #0x6c
  403b78:	b.gt	403fb4 <sqrt@plt+0x2524>
  403b7c:	ldr	w0, [sp, #88]
  403b80:	cmp	w0, #0x64
  403b84:	b.eq	403c98 <sqrt@plt+0x2208>  // b.none
  403b88:	ldr	w0, [sp, #88]
  403b8c:	cmp	w0, #0x64
  403b90:	b.gt	403fb4 <sqrt@plt+0x2524>
  403b94:	ldr	w0, [sp, #88]
  403b98:	cmp	w0, #0x63
  403b9c:	b.eq	403df4 <sqrt@plt+0x2364>  // b.none
  403ba0:	ldr	w0, [sp, #88]
  403ba4:	cmp	w0, #0x63
  403ba8:	b.gt	403fb4 <sqrt@plt+0x2524>
  403bac:	ldr	w0, [sp, #88]
  403bb0:	cmp	w0, #0x49
  403bb4:	b.eq	403fcc <sqrt@plt+0x253c>  // b.none
  403bb8:	ldr	w0, [sp, #88]
  403bbc:	cmp	w0, #0x49
  403bc0:	b.gt	403fb4 <sqrt@plt+0x2524>
  403bc4:	ldr	w0, [sp, #88]
  403bc8:	cmp	w0, #0x46
  403bcc:	b.eq	403de0 <sqrt@plt+0x2350>  // b.none
  403bd0:	ldr	w0, [sp, #88]
  403bd4:	cmp	w0, #0x46
  403bd8:	b.gt	403fb4 <sqrt@plt+0x2524>
  403bdc:	ldr	w0, [sp, #88]
  403be0:	cmp	w0, #0x3a
  403be4:	b.eq	403c0c <sqrt@plt+0x217c>  // b.none
  403be8:	ldr	w0, [sp, #88]
  403bec:	cmp	w0, #0x3f
  403bf0:	b.eq	403f9c <sqrt@plt+0x250c>  // b.none
  403bf4:	b	403fb4 <sqrt@plt+0x2524>
  403bf8:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403bfc:	add	x0, x0, #0x5c
  403c00:	mov	w1, #0x1                   	// #1
  403c04:	str	w1, [x0]
  403c08:	b	403fd8 <sqrt@plt+0x2548>
  403c0c:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  403c10:	add	x0, x0, #0x41c
  403c14:	ldr	w0, [x0]
  403c18:	cmp	w0, #0x64
  403c1c:	b.ne	403c58 <sqrt@plt+0x21c8>  // b.any
  403c20:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403c24:	add	x0, x0, #0x48
  403c28:	ldr	x0, [x0]
  403c2c:	mov	x3, x0
  403c30:	mov	x2, #0x1f                  	// #31
  403c34:	mov	x1, #0x1                   	// #1
  403c38:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403c3c:	add	x0, x0, #0x378
  403c40:	bl	401a10 <fwrite@plt>
  403c44:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403c48:	add	x0, x0, #0x60
  403c4c:	mov	w1, #0x1                   	// #1
  403c50:	str	w1, [x0]
  403c54:	b	403c84 <sqrt@plt+0x21f4>
  403c58:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403c5c:	add	x0, x0, #0x48
  403c60:	ldr	x3, [x0]
  403c64:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  403c68:	add	x0, x0, #0x41c
  403c6c:	ldr	w0, [x0]
  403c70:	mov	w2, w0
  403c74:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403c78:	add	x1, x0, #0x398
  403c7c:	mov	x0, x3
  403c80:	bl	401720 <fprintf@plt>
  403c84:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403c88:	add	x0, x0, #0x48
  403c8c:	ldr	x0, [x0]
  403c90:	bl	4018d0 <fflush@plt>
  403c94:	b	403fd8 <sqrt@plt+0x2548>
  403c98:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  403c9c:	add	x0, x0, #0x158
  403ca0:	ldr	x0, [x0]
  403ca4:	ldrb	w0, [x0]
  403ca8:	sub	w0, w0, #0x30
  403cac:	cmp	w0, #0x9
  403cb0:	b.ls	403cd0 <sqrt@plt+0x2240>  // b.plast
  403cb4:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  403cb8:	add	x0, x0, #0x414
  403cbc:	ldr	w0, [x0]
  403cc0:	sub	w1, w0, #0x1
  403cc4:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  403cc8:	add	x0, x0, #0x414
  403ccc:	str	w1, [x0]
  403cd0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  403cd4:	add	x0, x0, #0x158
  403cd8:	ldr	x0, [x0]
  403cdc:	bl	401810 <atoi@plt>
  403ce0:	mov	w1, w0
  403ce4:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403ce8:	add	x0, x0, #0x60
  403cec:	str	w1, [x0]
  403cf0:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403cf4:	add	x0, x0, #0x60
  403cf8:	ldr	w0, [x0]
  403cfc:	cmp	w0, #0x1
  403d00:	b.eq	403fd4 <sqrt@plt+0x2544>  // b.none
  403d04:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403d08:	add	x0, x0, #0x60
  403d0c:	ldr	w0, [x0]
  403d10:	cmp	w0, #0x2
  403d14:	b.eq	403fd4 <sqrt@plt+0x2544>  // b.none
  403d18:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403d1c:	add	x0, x0, #0x48
  403d20:	ldr	x0, [x0]
  403d24:	mov	x3, x0
  403d28:	mov	x2, #0x2e                  	// #46
  403d2c:	mov	x1, #0x1                   	// #1
  403d30:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403d34:	add	x0, x0, #0x3c0
  403d38:	bl	401a10 <fwrite@plt>
  403d3c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403d40:	add	x0, x0, #0x60
  403d44:	mov	w1, #0x1                   	// #1
  403d48:	str	w1, [x0]
  403d4c:	b	403fd4 <sqrt@plt+0x2544>
  403d50:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  403d54:	add	x0, x0, #0x158
  403d58:	ldr	x0, [x0]
  403d5c:	bl	403a00 <sqrt@plt+0x1f70>
  403d60:	str	w0, [sp, #76]
  403d64:	ldr	w0, [sp, #76]
  403d68:	cmp	w0, #0x0
  403d6c:	b.ge	403da8 <sqrt@plt+0x2318>  // b.tcont
  403d70:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  403d74:	add	x0, x0, #0x158
  403d78:	ldr	x1, [x0]
  403d7c:	add	x0, sp, #0x30
  403d80:	bl	409e00 <sqrt@plt+0x8370>
  403d84:	add	x1, sp, #0x30
  403d88:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403d8c:	add	x3, x0, #0xbe8
  403d90:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403d94:	add	x2, x0, #0xbe8
  403d98:	adrp	x0, 414000 <_ZdlPvm@@Base+0xd88>
  403d9c:	add	x0, x0, #0xf80
  403da0:	bl	40a590 <sqrt@plt+0x8b00>
  403da4:	b	403fd8 <sqrt@plt+0x2548>
  403da8:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  403dac:	add	x0, x0, #0x2d8
  403db0:	ldr	w1, [sp, #76]
  403db4:	str	w1, [x0]
  403db8:	b	403fd8 <sqrt@plt+0x2548>
  403dbc:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403dc0:	add	x0, x0, #0x30
  403dc4:	ldr	x0, [x0]
  403dc8:	mov	x1, x0
  403dcc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403dd0:	add	x0, x0, #0x3f0
  403dd4:	bl	401a80 <printf@plt>
  403dd8:	mov	w0, #0x0                   	// #0
  403ddc:	bl	401a00 <exit@plt>
  403de0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  403de4:	add	x0, x0, #0x158
  403de8:	ldr	x0, [x0]
  403dec:	bl	40f130 <sqrt@plt+0xd6a0>
  403df0:	b	403fd8 <sqrt@plt+0x2548>
  403df4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  403df8:	add	x0, x0, #0x158
  403dfc:	ldr	x0, [x0]
  403e00:	add	x1, sp, #0x28
  403e04:	mov	w2, #0xa                   	// #10
  403e08:	bl	401770 <strtol@plt>
  403e0c:	str	x0, [sp, #64]
  403e10:	ldr	x0, [sp, #64]
  403e14:	cmp	x0, #0x0
  403e18:	b.ne	403e5c <sqrt@plt+0x23cc>  // b.any
  403e1c:	ldr	x1, [sp, #40]
  403e20:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  403e24:	add	x0, x0, #0x158
  403e28:	ldr	x0, [x0]
  403e2c:	cmp	x1, x0
  403e30:	b.ne	403e5c <sqrt@plt+0x23cc>  // b.any
  403e34:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403e38:	add	x3, x0, #0xbe8
  403e3c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403e40:	add	x2, x0, #0xbe8
  403e44:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403e48:	add	x1, x0, #0xbe8
  403e4c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403e50:	add	x0, x0, #0x410
  403e54:	bl	40a590 <sqrt@plt+0x8b00>
  403e58:	b	403eb8 <sqrt@plt+0x2428>
  403e5c:	ldr	x0, [sp, #64]
  403e60:	cmp	x0, #0x0
  403e64:	b.le	403e78 <sqrt@plt+0x23e8>
  403e68:	ldr	x1, [sp, #64]
  403e6c:	mov	x0, #0x7fff                	// #32767
  403e70:	cmp	x1, x0
  403e74:	b.le	403ea0 <sqrt@plt+0x2410>
  403e78:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403e7c:	add	x3, x0, #0xbe8
  403e80:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403e84:	add	x2, x0, #0xbe8
  403e88:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403e8c:	add	x1, x0, #0xbe8
  403e90:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403e94:	add	x0, x0, #0x440
  403e98:	bl	40a590 <sqrt@plt+0x8b00>
  403e9c:	b	403eb8 <sqrt@plt+0x2428>
  403ea0:	ldr	x0, [sp, #64]
  403ea4:	mov	w1, w0
  403ea8:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403eac:	add	x0, x0, #0x58
  403eb0:	str	w1, [x0]
  403eb4:	b	403fd8 <sqrt@plt+0x2548>
  403eb8:	b	403fd8 <sqrt@plt+0x2548>
  403ebc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  403ec0:	add	x0, x0, #0x158
  403ec4:	ldr	x0, [x0]
  403ec8:	add	x1, sp, #0x20
  403ecc:	mov	w2, #0xa                   	// #10
  403ed0:	bl	401770 <strtol@plt>
  403ed4:	str	x0, [sp, #80]
  403ed8:	ldr	x0, [sp, #80]
  403edc:	cmp	x0, #0x0
  403ee0:	b.ne	403f24 <sqrt@plt+0x2494>  // b.any
  403ee4:	ldr	x1, [sp, #32]
  403ee8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  403eec:	add	x0, x0, #0x158
  403ef0:	ldr	x0, [x0]
  403ef4:	cmp	x1, x0
  403ef8:	b.ne	403f24 <sqrt@plt+0x2494>  // b.any
  403efc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403f00:	add	x3, x0, #0xbe8
  403f04:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403f08:	add	x2, x0, #0xbe8
  403f0c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403f10:	add	x1, x0, #0xbe8
  403f14:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403f18:	add	x0, x0, #0x460
  403f1c:	bl	40a590 <sqrt@plt+0x8b00>
  403f20:	b	403f80 <sqrt@plt+0x24f0>
  403f24:	ldr	x0, [sp, #80]
  403f28:	cmp	x0, #0x0
  403f2c:	b.lt	403f40 <sqrt@plt+0x24b0>  // b.tstop
  403f30:	ldr	x1, [sp, #80]
  403f34:	mov	x0, #0x7fffffff            	// #2147483647
  403f38:	cmp	x1, x0
  403f3c:	b.le	403f68 <sqrt@plt+0x24d8>
  403f40:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403f44:	add	x3, x0, #0xbe8
  403f48:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403f4c:	add	x2, x0, #0xbe8
  403f50:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  403f54:	add	x1, x0, #0xbe8
  403f58:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403f5c:	add	x0, x0, #0x490
  403f60:	bl	40a590 <sqrt@plt+0x8b00>
  403f64:	b	403f80 <sqrt@plt+0x24f0>
  403f68:	ldr	x0, [sp, #80]
  403f6c:	mov	w1, w0
  403f70:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  403f74:	add	x0, x0, #0x2dc
  403f78:	str	w1, [x0]
  403f7c:	b	403fd8 <sqrt@plt+0x2548>
  403f80:	b	403fd8 <sqrt@plt+0x2548>
  403f84:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403f88:	add	x0, x0, #0x40
  403f8c:	ldr	x0, [x0]
  403f90:	bl	404058 <sqrt@plt+0x25c8>
  403f94:	mov	w0, #0x0                   	// #0
  403f98:	bl	401a00 <exit@plt>
  403f9c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403fa0:	add	x0, x0, #0x48
  403fa4:	ldr	x0, [x0]
  403fa8:	bl	404058 <sqrt@plt+0x25c8>
  403fac:	mov	w0, #0x1                   	// #1
  403fb0:	bl	401a00 <exit@plt>
  403fb4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403fb8:	add	x2, x0, #0x4b0
  403fbc:	mov	w1, #0x2b0                 	// #688
  403fc0:	mov	w0, #0x0                   	// #0
  403fc4:	bl	404090 <sqrt@plt+0x2600>
  403fc8:	b	403ac8 <sqrt@plt+0x2038>
  403fcc:	nop
  403fd0:	b	403ac8 <sqrt@plt+0x2038>
  403fd4:	nop
  403fd8:	b	403ac8 <sqrt@plt+0x2038>
  403fdc:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  403fe0:	add	x0, x0, #0x414
  403fe4:	ldr	w0, [x0]
  403fe8:	ldr	w1, [sp, #28]
  403fec:	cmp	w1, w0
  403ff0:	b.gt	404004 <sqrt@plt+0x2574>
  403ff4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  403ff8:	add	x0, x0, #0x4d0
  403ffc:	bl	406404 <sqrt@plt+0x4974>
  404000:	b	40404c <sqrt@plt+0x25bc>
  404004:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  404008:	add	x0, x0, #0x414
  40400c:	ldr	w0, [x0]
  404010:	str	w0, [sp, #92]
  404014:	ldr	w1, [sp, #92]
  404018:	ldr	w0, [sp, #28]
  40401c:	cmp	w1, w0
  404020:	b.ge	40404c <sqrt@plt+0x25bc>  // b.tcont
  404024:	ldrsw	x0, [sp, #92]
  404028:	lsl	x0, x0, #3
  40402c:	ldr	x1, [sp, #16]
  404030:	add	x0, x1, x0
  404034:	ldr	x0, [x0]
  404038:	bl	406404 <sqrt@plt+0x4974>
  40403c:	ldr	w0, [sp, #92]
  404040:	add	w0, w0, #0x1
  404044:	str	w0, [sp, #92]
  404048:	b	404014 <sqrt@plt+0x2584>
  40404c:	mov	w0, #0x0                   	// #0
  404050:	ldp	x29, x30, [sp], #96
  404054:	ret
  404058:	stp	x29, x30, [sp, #-32]!
  40405c:	mov	x29, sp
  404060:	str	x0, [sp, #24]
  404064:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  404068:	add	x0, x0, #0x110
  40406c:	ldr	x0, [x0]
  404070:	mov	x2, x0
  404074:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  404078:	add	x1, x0, #0x4d8
  40407c:	ldr	x0, [sp, #24]
  404080:	bl	401720 <fprintf@plt>
  404084:	nop
  404088:	ldp	x29, x30, [sp], #32
  40408c:	ret
  404090:	stp	x29, x30, [sp, #-32]!
  404094:	mov	x29, sp
  404098:	str	w0, [sp, #28]
  40409c:	str	w1, [sp, #24]
  4040a0:	str	x2, [sp, #16]
  4040a4:	ldr	w0, [sp, #28]
  4040a8:	cmp	w0, #0x0
  4040ac:	b.ne	4040bc <sqrt@plt+0x262c>  // b.any
  4040b0:	ldr	x1, [sp, #16]
  4040b4:	ldr	w0, [sp, #24]
  4040b8:	bl	408290 <sqrt@plt+0x6800>
  4040bc:	nop
  4040c0:	ldp	x29, x30, [sp], #32
  4040c4:	ret
  4040c8:	stp	x29, x30, [sp, #-32]!
  4040cc:	mov	x29, sp
  4040d0:	str	x0, [sp, #24]
  4040d4:	str	w1, [sp, #20]
  4040d8:	str	w2, [sp, #16]
  4040dc:	ldr	x0, [sp, #24]
  4040e0:	ldr	w0, [x0, #52]
  4040e4:	ldr	w1, [sp, #20]
  4040e8:	cmp	w1, w0
  4040ec:	b.ne	404114 <sqrt@plt+0x2684>  // b.any
  4040f0:	ldr	x0, [sp, #24]
  4040f4:	ldr	w0, [x0, #56]
  4040f8:	ldr	w1, [sp, #16]
  4040fc:	cmp	w1, w0
  404100:	b.ne	404114 <sqrt@plt+0x2684>  // b.any
  404104:	ldr	x0, [sp, #24]
  404108:	ldr	w0, [x0, #52]
  40410c:	cmp	w0, #0x0
  404110:	b.ge	404128 <sqrt@plt+0x2698>  // b.tcont
  404114:	ldr	w2, [sp, #16]
  404118:	ldr	w1, [sp, #20]
  40411c:	ldr	x0, [sp, #24]
  404120:	bl	402788 <sqrt@plt+0xcf8>
  404124:	b	40412c <sqrt@plt+0x269c>
  404128:	mov	w0, #0x1                   	// #1
  40412c:	ldp	x29, x30, [sp], #32
  404130:	ret
  404134:	stp	x29, x30, [sp, #-32]!
  404138:	mov	x29, sp
  40413c:	str	x0, [sp, #24]
  404140:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404144:	add	x0, x0, #0x40
  404148:	ldr	x0, [x0]
  40414c:	mov	x3, x0
  404150:	mov	x2, #0x4                   	// #4
  404154:	mov	x1, #0x1                   	// #1
  404158:	adrp	x0, 414000 <_ZdlPvm@@Base+0xd88>
  40415c:	add	x0, x0, #0xf18
  404160:	bl	401a10 <fwrite@plt>
  404164:	nop
  404168:	ldp	x29, x30, [sp], #32
  40416c:	ret
  404170:	stp	x29, x30, [sp, #-32]!
  404174:	mov	x29, sp
  404178:	str	x0, [sp, #24]
  40417c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404180:	add	x0, x0, #0x40
  404184:	ldr	x0, [x0]
  404188:	mov	x3, x0
  40418c:	mov	x2, #0x5                   	// #5
  404190:	mov	x1, #0x1                   	// #1
  404194:	adrp	x0, 414000 <_ZdlPvm@@Base+0xd88>
  404198:	add	x0, x0, #0xf20
  40419c:	bl	401a10 <fwrite@plt>
  4041a0:	nop
  4041a4:	ldp	x29, x30, [sp], #32
  4041a8:	ret
  4041ac:	sub	sp, sp, #0x10
  4041b0:	strb	w0, [sp, #15]
  4041b4:	ldrb	w0, [sp, #15]
  4041b8:	cmp	w0, #0x1f
  4041bc:	b.hi	4041f8 <sqrt@plt+0x2768>  // b.pmore
  4041c0:	ldrb	w0, [sp, #15]
  4041c4:	cmp	w0, #0x0
  4041c8:	b.eq	4041f0 <sqrt@plt+0x2760>  // b.none
  4041cc:	ldrb	w0, [sp, #15]
  4041d0:	cmp	w0, #0x6
  4041d4:	b.ls	4041e4 <sqrt@plt+0x2754>  // b.plast
  4041d8:	ldrb	w0, [sp, #15]
  4041dc:	cmp	w0, #0xf
  4041e0:	b.ls	4041f0 <sqrt@plt+0x2760>  // b.plast
  4041e4:	ldrb	w0, [sp, #15]
  4041e8:	cmp	w0, #0x1b
  4041ec:	b.ne	4041f8 <sqrt@plt+0x2768>  // b.any
  4041f0:	mov	w0, #0x1                   	// #1
  4041f4:	b	4041fc <sqrt@plt+0x276c>
  4041f8:	mov	w0, #0x0                   	// #0
  4041fc:	add	sp, sp, #0x10
  404200:	ret
  404204:	stp	x29, x30, [sp, #-32]!
  404208:	mov	x29, sp
  40420c:	str	x0, [sp, #24]
  404210:	ldr	x0, [sp, #24]
  404214:	mov	x1, #0x4                   	// #4
  404218:	str	x1, [x0]
  40421c:	ldr	x0, [sp, #24]
  404220:	ldr	x0, [x0]
  404224:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  404228:	cmp	x0, x1
  40422c:	b.hi	404238 <sqrt@plt+0x27a8>  // b.pmore
  404230:	lsl	x0, x0, #2
  404234:	b	40423c <sqrt@plt+0x27ac>
  404238:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  40423c:	bl	4016c0 <_Znam@plt>
  404240:	mov	x1, x0
  404244:	ldr	x0, [sp, #24]
  404248:	str	x1, [x0, #16]
  40424c:	ldr	x0, [sp, #24]
  404250:	str	xzr, [x0, #8]
  404254:	nop
  404258:	ldp	x29, x30, [sp], #32
  40425c:	ret
  404260:	stp	x29, x30, [sp, #-32]!
  404264:	mov	x29, sp
  404268:	str	x0, [sp, #24]
  40426c:	str	x1, [sp, #16]
  404270:	ldr	x0, [sp, #16]
  404274:	cmp	x0, #0x0
  404278:	b.ne	4042a0 <sqrt@plt+0x2810>  // b.any
  40427c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404280:	add	x3, x0, #0xbe8
  404284:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404288:	add	x2, x0, #0xbe8
  40428c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404290:	add	x1, x0, #0xbe8
  404294:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  404298:	add	x0, x0, #0x658
  40429c:	bl	40a608 <sqrt@plt+0x8b78>
  4042a0:	ldr	x0, [sp, #24]
  4042a4:	ldr	x1, [sp, #16]
  4042a8:	str	x1, [x0]
  4042ac:	ldr	x0, [sp, #24]
  4042b0:	ldr	x0, [x0]
  4042b4:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  4042b8:	cmp	x0, x1
  4042bc:	b.hi	4042c8 <sqrt@plt+0x2838>  // b.pmore
  4042c0:	lsl	x0, x0, #2
  4042c4:	b	4042cc <sqrt@plt+0x283c>
  4042c8:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  4042cc:	bl	4016c0 <_Znam@plt>
  4042d0:	mov	x1, x0
  4042d4:	ldr	x0, [sp, #24]
  4042d8:	str	x1, [x0, #16]
  4042dc:	ldr	x0, [sp, #24]
  4042e0:	str	xzr, [x0, #8]
  4042e4:	nop
  4042e8:	ldp	x29, x30, [sp], #32
  4042ec:	ret
  4042f0:	stp	x29, x30, [sp, #-32]!
  4042f4:	mov	x29, sp
  4042f8:	str	x0, [sp, #24]
  4042fc:	ldr	x0, [sp, #24]
  404300:	ldr	x0, [x0, #16]
  404304:	cmp	x0, #0x0
  404308:	b.eq	404318 <sqrt@plt+0x2888>  // b.none
  40430c:	ldr	x0, [sp, #24]
  404310:	ldr	x0, [x0, #16]
  404314:	bl	401900 <_ZdaPv@plt>
  404318:	nop
  40431c:	ldp	x29, x30, [sp], #32
  404320:	ret
  404324:	stp	x29, x30, [sp, #-48]!
  404328:	mov	x29, sp
  40432c:	str	x0, [sp, #24]
  404330:	str	w1, [sp, #20]
  404334:	ldr	x0, [sp, #24]
  404338:	ldr	x1, [x0, #8]
  40433c:	ldr	x0, [sp, #24]
  404340:	ldr	x0, [x0]
  404344:	cmp	x1, x0
  404348:	b.cc	404404 <sqrt@plt+0x2974>  // b.lo, b.ul, b.last
  40434c:	ldr	x0, [sp, #24]
  404350:	ldr	x0, [x0, #16]
  404354:	str	x0, [sp, #32]
  404358:	ldr	x0, [sp, #24]
  40435c:	ldr	x0, [x0]
  404360:	lsl	x1, x0, #1
  404364:	ldr	x0, [sp, #24]
  404368:	str	x1, [x0]
  40436c:	ldr	x0, [sp, #24]
  404370:	ldr	x0, [x0]
  404374:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  404378:	cmp	x0, x1
  40437c:	b.hi	40439c <sqrt@plt+0x290c>  // b.pmore
  404380:	lsl	x0, x0, #2
  404384:	bl	4016c0 <_Znam@plt>
  404388:	mov	x1, x0
  40438c:	ldr	x0, [sp, #24]
  404390:	str	x1, [x0, #16]
  404394:	str	xzr, [sp, #40]
  404398:	b	4043a0 <sqrt@plt+0x2910>
  40439c:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  4043a0:	ldr	x0, [sp, #24]
  4043a4:	ldr	x0, [x0, #8]
  4043a8:	ldr	x1, [sp, #40]
  4043ac:	cmp	x1, x0
  4043b0:	b.cs	4043f0 <sqrt@plt+0x2960>  // b.hs, b.nlast
  4043b4:	ldr	x0, [sp, #40]
  4043b8:	lsl	x0, x0, #2
  4043bc:	ldr	x1, [sp, #32]
  4043c0:	add	x1, x1, x0
  4043c4:	ldr	x0, [sp, #24]
  4043c8:	ldr	x2, [x0, #16]
  4043cc:	ldr	x0, [sp, #40]
  4043d0:	lsl	x0, x0, #2
  4043d4:	add	x0, x2, x0
  4043d8:	ldr	w1, [x1]
  4043dc:	str	w1, [x0]
  4043e0:	ldr	x0, [sp, #40]
  4043e4:	add	x0, x0, #0x1
  4043e8:	str	x0, [sp, #40]
  4043ec:	b	4043a0 <sqrt@plt+0x2910>
  4043f0:	ldr	x0, [sp, #32]
  4043f4:	cmp	x0, #0x0
  4043f8:	b.eq	404404 <sqrt@plt+0x2974>  // b.none
  4043fc:	ldr	x0, [sp, #32]
  404400:	bl	401900 <_ZdaPv@plt>
  404404:	ldr	x0, [sp, #24]
  404408:	ldr	x1, [x0, #16]
  40440c:	ldr	x0, [sp, #24]
  404410:	ldr	x0, [x0, #8]
  404414:	lsl	x0, x0, #2
  404418:	add	x0, x1, x0
  40441c:	ldr	w1, [sp, #20]
  404420:	str	w1, [x0]
  404424:	ldr	x0, [sp, #24]
  404428:	ldr	x0, [x0, #8]
  40442c:	add	x1, x0, #0x1
  404430:	ldr	x0, [sp, #24]
  404434:	str	x1, [x0, #8]
  404438:	nop
  40443c:	ldp	x29, x30, [sp], #48
  404440:	ret
  404444:	stp	x29, x30, [sp, #-64]!
  404448:	mov	x29, sp
  40444c:	stp	x19, x20, [sp, #16]
  404450:	str	x21, [sp, #32]
  404454:	str	x0, [sp, #56]
  404458:	ldr	x0, [sp, #56]
  40445c:	str	xzr, [x0, #8]
  404460:	ldr	x0, [sp, #56]
  404464:	mov	x1, #0x80                  	// #128
  404468:	str	x1, [x0]
  40446c:	ldr	x0, [sp, #56]
  404470:	ldr	x19, [x0]
  404474:	mov	x0, #0x1ffffffffffffffe    	// #2305843009213693950
  404478:	cmp	x19, x0
  40447c:	b.hi	40449c <sqrt@plt+0x2a0c>  // b.pmore
  404480:	lsl	x0, x19, #2
  404484:	bl	4016c0 <_Znam@plt>
  404488:	mov	x21, x0
  40448c:	mov	x20, x21
  404490:	sub	x0, x19, #0x1
  404494:	mov	x19, x0
  404498:	b	4044a0 <sqrt@plt+0x2a10>
  40449c:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  4044a0:	cmp	x19, #0x0
  4044a4:	b.lt	4044bc <sqrt@plt+0x2a2c>  // b.tstop
  4044a8:	mov	x0, x20
  4044ac:	bl	407464 <sqrt@plt+0x59d4>
  4044b0:	add	x20, x20, #0x4
  4044b4:	sub	x19, x19, #0x1
  4044b8:	b	4044a0 <sqrt@plt+0x2a10>
  4044bc:	ldr	x0, [sp, #56]
  4044c0:	str	x21, [x0, #16]
  4044c4:	nop
  4044c8:	ldp	x19, x20, [sp, #16]
  4044cc:	ldr	x21, [sp, #32]
  4044d0:	ldp	x29, x30, [sp], #64
  4044d4:	ret
  4044d8:	stp	x29, x30, [sp, #-32]!
  4044dc:	mov	x29, sp
  4044e0:	str	x0, [sp, #24]
  4044e4:	ldr	x0, [sp, #24]
  4044e8:	ldr	x0, [x0, #16]
  4044ec:	cmp	x0, #0x0
  4044f0:	b.eq	404500 <sqrt@plt+0x2a70>  // b.none
  4044f4:	ldr	x0, [sp, #24]
  4044f8:	ldr	x0, [x0, #16]
  4044fc:	bl	401900 <_ZdaPv@plt>
  404500:	nop
  404504:	ldp	x29, x30, [sp], #32
  404508:	ret
  40450c:	stp	x29, x30, [sp, #-80]!
  404510:	mov	x29, sp
  404514:	stp	x19, x20, [sp, #16]
  404518:	str	x21, [sp, #32]
  40451c:	str	x0, [sp, #56]
  404520:	str	w1, [sp, #48]
  404524:	ldr	x0, [sp, #56]
  404528:	ldr	x1, [x0, #8]
  40452c:	ldr	x0, [sp, #56]
  404530:	ldr	x0, [x0]
  404534:	cmp	x1, x0
  404538:	b.cc	40461c <sqrt@plt+0x2b8c>  // b.lo, b.ul, b.last
  40453c:	ldr	x0, [sp, #56]
  404540:	ldr	x0, [x0, #16]
  404544:	str	x0, [sp, #64]
  404548:	ldr	x0, [sp, #56]
  40454c:	ldr	x0, [x0]
  404550:	lsl	x1, x0, #1
  404554:	ldr	x0, [sp, #56]
  404558:	str	x1, [x0]
  40455c:	ldr	x0, [sp, #56]
  404560:	ldr	x19, [x0]
  404564:	mov	x0, #0x1ffffffffffffffe    	// #2305843009213693950
  404568:	cmp	x19, x0
  40456c:	b.hi	40458c <sqrt@plt+0x2afc>  // b.pmore
  404570:	lsl	x0, x19, #2
  404574:	bl	4016c0 <_Znam@plt>
  404578:	mov	x21, x0
  40457c:	mov	x20, x21
  404580:	sub	x0, x19, #0x1
  404584:	mov	x19, x0
  404588:	b	404590 <sqrt@plt+0x2b00>
  40458c:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  404590:	cmp	x19, #0x0
  404594:	b.lt	4045ac <sqrt@plt+0x2b1c>  // b.tstop
  404598:	mov	x0, x20
  40459c:	bl	407464 <sqrt@plt+0x59d4>
  4045a0:	add	x20, x20, #0x4
  4045a4:	sub	x19, x19, #0x1
  4045a8:	b	404590 <sqrt@plt+0x2b00>
  4045ac:	ldr	x0, [sp, #56]
  4045b0:	str	x21, [x0, #16]
  4045b4:	str	xzr, [sp, #72]
  4045b8:	ldr	x0, [sp, #56]
  4045bc:	ldr	x0, [x0, #8]
  4045c0:	ldr	x1, [sp, #72]
  4045c4:	cmp	x1, x0
  4045c8:	b.cs	404608 <sqrt@plt+0x2b78>  // b.hs, b.nlast
  4045cc:	ldr	x0, [sp, #72]
  4045d0:	lsl	x0, x0, #2
  4045d4:	ldr	x1, [sp, #64]
  4045d8:	add	x1, x1, x0
  4045dc:	ldr	x0, [sp, #56]
  4045e0:	ldr	x2, [x0, #16]
  4045e4:	ldr	x0, [sp, #72]
  4045e8:	lsl	x0, x0, #2
  4045ec:	add	x0, x2, x0
  4045f0:	ldr	w1, [x1]
  4045f4:	str	w1, [x0]
  4045f8:	ldr	x0, [sp, #72]
  4045fc:	add	x0, x0, #0x1
  404600:	str	x0, [sp, #72]
  404604:	b	4045b8 <sqrt@plt+0x2b28>
  404608:	ldr	x0, [sp, #64]
  40460c:	cmp	x0, #0x0
  404610:	b.eq	40461c <sqrt@plt+0x2b8c>  // b.none
  404614:	ldr	x0, [sp, #64]
  404618:	bl	401900 <_ZdaPv@plt>
  40461c:	ldr	x0, [sp, #56]
  404620:	ldr	x1, [x0, #16]
  404624:	ldr	x0, [sp, #56]
  404628:	ldr	x0, [x0, #8]
  40462c:	lsl	x0, x0, #2
  404630:	add	x0, x1, x0
  404634:	ldr	w1, [sp, #48]
  404638:	str	w1, [x0]
  40463c:	ldr	x0, [sp, #56]
  404640:	ldr	x0, [x0, #8]
  404644:	add	x1, x0, #0x1
  404648:	ldr	x0, [sp, #56]
  40464c:	str	x1, [x0, #8]
  404650:	nop
  404654:	ldp	x19, x20, [sp, #16]
  404658:	ldr	x21, [sp, #32]
  40465c:	ldp	x29, x30, [sp], #80
  404660:	ret
  404664:	stp	x29, x30, [sp, #-64]!
  404668:	mov	x29, sp
  40466c:	str	x19, [sp, #16]
  404670:	str	x0, [sp, #40]
  404674:	ldr	x0, [sp, #40]
  404678:	ldr	x0, [x0, #8]
  40467c:	add	x0, x0, #0x1
  404680:	bl	4016c0 <_Znam@plt>
  404684:	str	x0, [sp, #48]
  404688:	str	xzr, [sp, #56]
  40468c:	ldr	x0, [sp, #40]
  404690:	ldr	x0, [x0, #8]
  404694:	ldr	x1, [sp, #56]
  404698:	cmp	x1, x0
  40469c:	b.cs	4046e0 <sqrt@plt+0x2c50>  // b.hs, b.nlast
  4046a0:	ldr	x0, [sp, #40]
  4046a4:	ldr	x1, [x0, #16]
  4046a8:	ldr	x0, [sp, #56]
  4046ac:	lsl	x0, x0, #2
  4046b0:	add	x2, x1, x0
  4046b4:	ldr	x1, [sp, #48]
  4046b8:	ldr	x0, [sp, #56]
  4046bc:	add	x19, x1, x0
  4046c0:	mov	x0, x2
  4046c4:	bl	4075ec <sqrt@plt+0x5b5c>
  4046c8:	and	w0, w0, #0xff
  4046cc:	strb	w0, [x19]
  4046d0:	ldr	x0, [sp, #56]
  4046d4:	add	x0, x0, #0x1
  4046d8:	str	x0, [sp, #56]
  4046dc:	b	40468c <sqrt@plt+0x2bfc>
  4046e0:	ldr	x0, [sp, #40]
  4046e4:	ldr	x0, [x0, #8]
  4046e8:	ldr	x1, [sp, #48]
  4046ec:	add	x0, x1, x0
  4046f0:	strb	wzr, [x0]
  4046f4:	ldr	x0, [sp, #48]
  4046f8:	ldr	x19, [sp, #16]
  4046fc:	ldp	x29, x30, [sp], #64
  404700:	ret
  404704:	sub	sp, sp, #0x10
  404708:	str	x0, [sp, #8]
  40470c:	ldr	x0, [sp, #8]
  404710:	str	xzr, [x0, #8]
  404714:	nop
  404718:	add	sp, sp, #0x10
  40471c:	ret
  404720:	sub	sp, sp, #0x10
  404724:	str	w0, [sp, #12]
  404728:	mov	w1, #0x3e8                 	// #1000
  40472c:	ldr	w0, [sp, #12]
  404730:	sub	w0, w1, w0
  404734:	lsl	w1, w0, #16
  404738:	mov	w0, #0x4dd3                	// #19923
  40473c:	movk	w0, #0x1062, lsl #16
  404740:	umull	x0, w1, w0
  404744:	lsr	x0, x0, #32
  404748:	lsr	w0, w0, #6
  40474c:	add	sp, sp, #0x10
  404750:	ret
  404754:	stp	x29, x30, [sp, #-32]!
  404758:	mov	x29, sp
  40475c:	str	x19, [sp, #16]
  404760:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404764:	add	x0, x0, #0xa0
  404768:	ldr	x0, [x0]
  40476c:	ldr	x19, [x0, #24]
  404770:	cmp	x19, #0x0
  404774:	b.eq	40478c <sqrt@plt+0x2cfc>  // b.none
  404778:	mov	x0, x19
  40477c:	bl	4083d0 <sqrt@plt+0x6940>
  404780:	mov	x1, #0x28                  	// #40
  404784:	mov	x0, x19
  404788:	bl	413278 <_ZdlPvm@@Base>
  40478c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404790:	add	x0, x0, #0xa0
  404794:	ldr	x0, [x0]
  404798:	ldr	x19, [x0, #32]
  40479c:	cmp	x19, #0x0
  4047a0:	b.eq	4047b8 <sqrt@plt+0x2d28>  // b.none
  4047a4:	mov	x0, x19
  4047a8:	bl	4083d0 <sqrt@plt+0x6940>
  4047ac:	mov	x1, #0x28                  	// #40
  4047b0:	mov	x0, x19
  4047b4:	bl	413278 <_ZdlPvm@@Base>
  4047b8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4047bc:	add	x0, x0, #0xa0
  4047c0:	ldr	x0, [x0]
  4047c4:	cmp	x0, #0x0
  4047c8:	b.eq	4047d4 <sqrt@plt+0x2d44>  // b.none
  4047cc:	mov	x1, #0x28                  	// #40
  4047d0:	bl	413278 <_ZdlPvm@@Base>
  4047d4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4047d8:	add	x0, x0, #0xa0
  4047dc:	str	xzr, [x0]
  4047e0:	nop
  4047e4:	ldr	x19, [sp, #16]
  4047e8:	ldp	x29, x30, [sp], #32
  4047ec:	ret
  4047f0:	stp	x29, x30, [sp, #-48]!
  4047f4:	mov	x29, sp
  4047f8:	strb	w0, [sp, #31]
  4047fc:	add	x0, sp, #0x20
  404800:	ldrb	w1, [sp, #31]
  404804:	bl	409ec4 <sqrt@plt+0x8434>
  404808:	add	x1, sp, #0x20
  40480c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404810:	add	x3, x0, #0xbe8
  404814:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404818:	add	x2, x0, #0xbe8
  40481c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  404820:	add	x0, x0, #0x688
  404824:	bl	40a608 <sqrt@plt+0x8b78>
  404828:	nop
  40482c:	ldp	x29, x30, [sp], #48
  404830:	ret
  404834:	stp	x29, x30, [sp, #-32]!
  404838:	mov	x29, sp
  40483c:	bl	404c34 <sqrt@plt+0x31a4>
  404840:	str	w0, [sp, #28]
  404844:	ldr	w0, [sp, #28]
  404848:	cmp	w0, #0x0
  40484c:	b.lt	40485c <sqrt@plt+0x2dcc>  // b.tstop
  404850:	ldr	w0, [sp, #28]
  404854:	cmp	w0, #0x10, lsl #12
  404858:	b.le	404884 <sqrt@plt+0x2df4>
  40485c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404860:	add	x3, x0, #0xbe8
  404864:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404868:	add	x2, x0, #0xbe8
  40486c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404870:	add	x1, x0, #0xbe8
  404874:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  404878:	add	x0, x0, #0x6b8
  40487c:	bl	40a590 <sqrt@plt+0x8b00>
  404880:	str	wzr, [sp, #28]
  404884:	ldr	w0, [sp, #28]
  404888:	ldp	x29, x30, [sp], #32
  40488c:	ret
  404890:	stp	x29, x30, [sp, #-64]!
  404894:	mov	x29, sp
  404898:	stp	x19, x20, [sp, #16]
  40489c:	str	x0, [sp, #40]
  4048a0:	ldr	x0, [sp, #40]
  4048a4:	cmp	x0, #0x0
  4048a8:	b.ne	4048d0 <sqrt@plt+0x2e40>  // b.any
  4048ac:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4048b0:	add	x3, x0, #0xbe8
  4048b4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4048b8:	add	x2, x0, #0xbe8
  4048bc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4048c0:	add	x1, x0, #0xbe8
  4048c4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4048c8:	add	x0, x0, #0x6e0
  4048cc:	bl	40a608 <sqrt@plt+0x8b78>
  4048d0:	mov	x0, #0x18                  	// #24
  4048d4:	bl	4131bc <_Znwm@@Base>
  4048d8:	mov	x19, x0
  4048dc:	ldr	x1, [sp, #40]
  4048e0:	mov	x0, x19
  4048e4:	bl	404260 <sqrt@plt+0x27d0>
  4048e8:	str	x19, [sp, #48]
  4048ec:	str	xzr, [sp, #56]
  4048f0:	ldr	x1, [sp, #56]
  4048f4:	ldr	x0, [sp, #40]
  4048f8:	cmp	x1, x0
  4048fc:	b.cs	404920 <sqrt@plt+0x2e90>  // b.hs, b.nlast
  404900:	bl	404c34 <sqrt@plt+0x31a4>
  404904:	mov	w1, w0
  404908:	ldr	x0, [sp, #48]
  40490c:	bl	404324 <sqrt@plt+0x2894>
  404910:	ldr	x0, [sp, #56]
  404914:	add	x0, x0, #0x1
  404918:	str	x0, [sp, #56]
  40491c:	b	4048f0 <sqrt@plt+0x2e60>
  404920:	bl	405850 <sqrt@plt+0x3dc0>
  404924:	ldr	x0, [sp, #48]
  404928:	b	404944 <sqrt@plt+0x2eb4>
  40492c:	mov	x20, x0
  404930:	mov	x1, #0x18                  	// #24
  404934:	mov	x0, x19
  404938:	bl	413278 <_ZdlPvm@@Base>
  40493c:	mov	x0, x20
  404940:	bl	401a20 <_Unwind_Resume@plt>
  404944:	ldp	x19, x20, [sp, #16]
  404948:	ldp	x29, x30, [sp], #64
  40494c:	ret
  404950:	stp	x29, x30, [sp, #-80]!
  404954:	mov	x29, sp
  404958:	stp	x19, x20, [sp, #16]
  40495c:	str	x0, [sp, #40]
  404960:	ldr	x0, [sp, #40]
  404964:	cmp	x0, #0x0
  404968:	b.ne	404990 <sqrt@plt+0x2f00>  // b.any
  40496c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404970:	add	x3, x0, #0xbe8
  404974:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404978:	add	x2, x0, #0xbe8
  40497c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404980:	add	x1, x0, #0xbe8
  404984:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  404988:	add	x0, x0, #0x6e0
  40498c:	bl	40a608 <sqrt@plt+0x8b78>
  404990:	mov	x0, #0x18                  	// #24
  404994:	bl	4131bc <_Znwm@@Base>
  404998:	mov	x19, x0
  40499c:	ldr	x1, [sp, #40]
  4049a0:	mov	x0, x19
  4049a4:	bl	404260 <sqrt@plt+0x27d0>
  4049a8:	str	x19, [sp, #64]
  4049ac:	str	xzr, [sp, #72]
  4049b0:	ldr	x1, [sp, #72]
  4049b4:	ldr	x0, [sp, #40]
  4049b8:	cmp	x1, x0
  4049bc:	b.cs	4049e0 <sqrt@plt+0x2f50>  // b.hs, b.nlast
  4049c0:	bl	404c34 <sqrt@plt+0x31a4>
  4049c4:	mov	w1, w0
  4049c8:	ldr	x0, [sp, #64]
  4049cc:	bl	404324 <sqrt@plt+0x2894>
  4049d0:	ldr	x0, [sp, #72]
  4049d4:	add	x0, x0, #0x1
  4049d8:	str	x0, [sp, #72]
  4049dc:	b	4049b0 <sqrt@plt+0x2f20>
  4049e0:	ldr	x0, [sp, #40]
  4049e4:	bl	4076c4 <sqrt@plt+0x5c34>
  4049e8:	and	w0, w0, #0xff
  4049ec:	cmp	w0, #0x0
  4049f0:	b.eq	404a5c <sqrt@plt+0x2fcc>  // b.none
  4049f4:	bl	404ddc <sqrt@plt+0x334c>
  4049f8:	str	x0, [sp, #56]
  4049fc:	ldr	x0, [sp, #56]
  404a00:	bl	40744c <sqrt@plt+0x59bc>
  404a04:	cmp	x0, #0x1
  404a08:	cset	w0, hi  // hi = pmore
  404a0c:	and	w0, w0, #0xff
  404a10:	cmp	w0, #0x0
  404a14:	b.eq	404a3c <sqrt@plt+0x2fac>  // b.none
  404a18:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404a1c:	add	x3, x0, #0xbe8
  404a20:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404a24:	add	x2, x0, #0xbe8
  404a28:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404a2c:	add	x1, x0, #0xbe8
  404a30:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  404a34:	add	x0, x0, #0x710
  404a38:	bl	40a590 <sqrt@plt+0x8b00>
  404a3c:	ldr	x19, [sp, #56]
  404a40:	cmp	x19, #0x0
  404a44:	b.eq	404a5c <sqrt@plt+0x2fcc>  // b.none
  404a48:	mov	x0, x19
  404a4c:	bl	4042f0 <sqrt@plt+0x2860>
  404a50:	mov	x1, #0x18                  	// #24
  404a54:	mov	x0, x19
  404a58:	bl	413278 <_ZdlPvm@@Base>
  404a5c:	bl	405850 <sqrt@plt+0x3dc0>
  404a60:	ldr	x0, [sp, #64]
  404a64:	b	404a80 <sqrt@plt+0x2ff0>
  404a68:	mov	x20, x0
  404a6c:	mov	x1, #0x18                  	// #24
  404a70:	mov	x0, x19
  404a74:	bl	413278 <_ZdlPvm@@Base>
  404a78:	mov	x0, x20
  404a7c:	bl	401a20 <_Unwind_Resume@plt>
  404a80:	ldp	x19, x20, [sp, #16]
  404a84:	ldp	x29, x30, [sp], #80
  404a88:	ret
  404a8c:	stp	x29, x30, [sp, #-32]!
  404a90:	mov	x29, sp
  404a94:	bl	404ddc <sqrt@plt+0x334c>
  404a98:	str	x0, [sp, #24]
  404a9c:	ldr	x0, [sp, #24]
  404aa0:	bl	40744c <sqrt@plt+0x59bc>
  404aa4:	str	x0, [sp, #16]
  404aa8:	ldr	x0, [sp, #16]
  404aac:	cmp	x0, #0x0
  404ab0:	b.ne	404ad8 <sqrt@plt+0x3048>  // b.any
  404ab4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404ab8:	add	x3, x0, #0xbe8
  404abc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404ac0:	add	x2, x0, #0xbe8
  404ac4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404ac8:	add	x1, x0, #0xbe8
  404acc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  404ad0:	add	x0, x0, #0x728
  404ad4:	bl	40a590 <sqrt@plt+0x8b00>
  404ad8:	ldr	x0, [sp, #16]
  404adc:	bl	4076c4 <sqrt@plt+0x5c34>
  404ae0:	and	w0, w0, #0xff
  404ae4:	cmp	w0, #0x0
  404ae8:	b.eq	404b10 <sqrt@plt+0x3080>  // b.none
  404aec:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404af0:	add	x3, x0, #0xbe8
  404af4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404af8:	add	x2, x0, #0xbe8
  404afc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404b00:	add	x1, x0, #0xbe8
  404b04:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  404b08:	add	x0, x0, #0x740
  404b0c:	bl	40a590 <sqrt@plt+0x8b00>
  404b10:	bl	405850 <sqrt@plt+0x3dc0>
  404b14:	ldr	x0, [sp, #24]
  404b18:	ldp	x29, x30, [sp], #32
  404b1c:	ret
  404b20:	stp	x29, x30, [sp, #-80]!
  404b24:	mov	x29, sp
  404b28:	str	x19, [sp, #16]
  404b2c:	add	x0, sp, #0x30
  404b30:	bl	404444 <sqrt@plt+0x29b4>
  404b34:	bl	4051ac <sqrt@plt+0x371c>
  404b38:	str	w0, [sp, #40]
  404b3c:	add	x0, sp, #0x28
  404b40:	bl	4075b8 <sqrt@plt+0x5b28>
  404b44:	cmn	w0, #0x1
  404b48:	cset	w0, ne  // ne = any
  404b4c:	and	w0, w0, #0xff
  404b50:	cmp	w0, #0x0
  404b54:	b.eq	404bf4 <sqrt@plt+0x3164>  // b.none
  404b58:	add	x0, sp, #0x28
  404b5c:	bl	4075b8 <sqrt@plt+0x5b28>
  404b60:	cmp	w0, #0xa
  404b64:	cset	w0, eq  // eq = none
  404b68:	and	w0, w0, #0xff
  404b6c:	cmp	w0, #0x0
  404b70:	b.eq	404bdc <sqrt@plt+0x314c>  // b.none
  404b74:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404b78:	add	x0, x0, #0x78
  404b7c:	ldr	w0, [x0]
  404b80:	add	w1, w0, #0x1
  404b84:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404b88:	add	x0, x0, #0x78
  404b8c:	str	w1, [x0]
  404b90:	bl	40762c <sqrt@plt+0x5b9c>
  404b94:	str	w0, [sp, #40]
  404b98:	add	x0, sp, #0x28
  404b9c:	bl	4075b8 <sqrt@plt+0x5b28>
  404ba0:	cmp	w0, #0x2b
  404ba4:	cset	w0, eq  // eq = none
  404ba8:	and	w0, w0, #0xff
  404bac:	cmp	w0, #0x0
  404bb0:	b.eq	404bd0 <sqrt@plt+0x3140>  // b.none
  404bb4:	add	x0, sp, #0x48
  404bb8:	mov	w1, #0xa                   	// #10
  404bbc:	bl	407480 <sqrt@plt+0x59f0>
  404bc0:	add	x0, sp, #0x30
  404bc4:	ldr	w1, [sp, #72]
  404bc8:	bl	40450c <sqrt@plt+0x2a7c>
  404bcc:	b	404be8 <sqrt@plt+0x3158>
  404bd0:	ldr	w0, [sp, #40]
  404bd4:	bl	4076e0 <sqrt@plt+0x5c50>
  404bd8:	b	404bf4 <sqrt@plt+0x3164>
  404bdc:	add	x0, sp, #0x30
  404be0:	ldr	w1, [sp, #40]
  404be4:	bl	40450c <sqrt@plt+0x2a7c>
  404be8:	bl	40762c <sqrt@plt+0x5b9c>
  404bec:	str	w0, [sp, #40]
  404bf0:	b	404b3c <sqrt@plt+0x30ac>
  404bf4:	add	x0, sp, #0x30
  404bf8:	bl	404664 <sqrt@plt+0x2bd4>
  404bfc:	mov	x19, x0
  404c00:	nop
  404c04:	add	x0, sp, #0x30
  404c08:	bl	4044d8 <sqrt@plt+0x2a48>
  404c0c:	mov	x0, x19
  404c10:	b	404c28 <sqrt@plt+0x3198>
  404c14:	mov	x19, x0
  404c18:	add	x0, sp, #0x30
  404c1c:	bl	4044d8 <sqrt@plt+0x2a48>
  404c20:	mov	x0, x19
  404c24:	bl	401a20 <_Unwind_Resume@plt>
  404c28:	ldr	x19, [sp, #16]
  404c2c:	ldp	x29, x30, [sp], #80
  404c30:	ret
  404c34:	stp	x29, x30, [sp, #-80]!
  404c38:	mov	x29, sp
  404c3c:	str	x19, [sp, #16]
  404c40:	add	x0, sp, #0x28
  404c44:	bl	404444 <sqrt@plt+0x29b4>
  404c48:	bl	4051ac <sqrt@plt+0x371c>
  404c4c:	str	w0, [sp, #32]
  404c50:	add	x0, sp, #0x20
  404c54:	bl	4075b8 <sqrt@plt+0x5b28>
  404c58:	cmp	w0, #0x2d
  404c5c:	cset	w0, eq  // eq = none
  404c60:	and	w0, w0, #0xff
  404c64:	cmp	w0, #0x0
  404c68:	b.eq	404c80 <sqrt@plt+0x31f0>  // b.none
  404c6c:	add	x0, sp, #0x28
  404c70:	ldr	w1, [sp, #32]
  404c74:	bl	40450c <sqrt@plt+0x2a7c>
  404c78:	bl	40762c <sqrt@plt+0x5b9c>
  404c7c:	str	w0, [sp, #32]
  404c80:	add	x0, sp, #0x20
  404c84:	bl	4075b8 <sqrt@plt+0x5b28>
  404c88:	sub	w0, w0, #0x30
  404c8c:	cmp	w0, #0x9
  404c90:	cset	w0, hi  // hi = pmore
  404c94:	and	w0, w0, #0xff
  404c98:	cmp	w0, #0x0
  404c9c:	b.eq	404cc4 <sqrt@plt+0x3234>  // b.none
  404ca0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404ca4:	add	x3, x0, #0xbe8
  404ca8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404cac:	add	x2, x0, #0xbe8
  404cb0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404cb4:	add	x1, x0, #0xbe8
  404cb8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  404cbc:	add	x0, x0, #0x768
  404cc0:	bl	40a608 <sqrt@plt+0x8b78>
  404cc4:	add	x0, sp, #0x20
  404cc8:	bl	4075b8 <sqrt@plt+0x5b28>
  404ccc:	sub	w0, w0, #0x30
  404cd0:	cmp	w0, #0x9
  404cd4:	cset	w0, ls  // ls = plast
  404cd8:	and	w0, w0, #0xff
  404cdc:	cmp	w0, #0x0
  404ce0:	cset	w0, ne  // ne = any
  404ce4:	and	w0, w0, #0xff
  404ce8:	cmp	w0, #0x0
  404cec:	b.eq	404d08 <sqrt@plt+0x3278>  // b.none
  404cf0:	add	x0, sp, #0x28
  404cf4:	ldr	w1, [sp, #32]
  404cf8:	bl	40450c <sqrt@plt+0x2a7c>
  404cfc:	bl	40762c <sqrt@plt+0x5b9c>
  404d00:	str	w0, [sp, #32]
  404d04:	b	404cc4 <sqrt@plt+0x3234>
  404d08:	ldr	w0, [sp, #32]
  404d0c:	bl	4076e0 <sqrt@plt+0x5c50>
  404d10:	add	x0, sp, #0x28
  404d14:	bl	404664 <sqrt@plt+0x2bd4>
  404d18:	str	x0, [sp, #64]
  404d1c:	bl	401910 <__errno_location@plt>
  404d20:	str	wzr, [x0]
  404d24:	mov	w2, #0xa                   	// #10
  404d28:	mov	x1, #0x0                   	// #0
  404d2c:	ldr	x0, [sp, #64]
  404d30:	bl	401770 <strtol@plt>
  404d34:	str	x0, [sp, #72]
  404d38:	bl	401910 <__errno_location@plt>
  404d3c:	ldr	w0, [x0]
  404d40:	cmp	w0, #0x0
  404d44:	b.ne	404d68 <sqrt@plt+0x32d8>  // b.any
  404d48:	ldr	x1, [sp, #72]
  404d4c:	mov	x0, #0x7fffffff            	// #2147483647
  404d50:	cmp	x1, x0
  404d54:	b.gt	404d68 <sqrt@plt+0x32d8>
  404d58:	ldr	x1, [sp, #72]
  404d5c:	mov	x0, #0xffffffff80000001    	// #-2147483647
  404d60:	cmp	x1, x0
  404d64:	b.ge	404d90 <sqrt@plt+0x3300>  // b.tcont
  404d68:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404d6c:	add	x3, x0, #0xbe8
  404d70:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404d74:	add	x2, x0, #0xbe8
  404d78:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404d7c:	add	x1, x0, #0xbe8
  404d80:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  404d84:	add	x0, x0, #0x788
  404d88:	bl	40a590 <sqrt@plt+0x8b00>
  404d8c:	str	xzr, [sp, #72]
  404d90:	ldr	x0, [sp, #64]
  404d94:	cmp	x0, #0x0
  404d98:	b.eq	404da4 <sqrt@plt+0x3314>  // b.none
  404d9c:	ldr	x0, [sp, #64]
  404da0:	bl	401900 <_ZdaPv@plt>
  404da4:	ldr	x0, [sp, #72]
  404da8:	mov	w19, w0
  404dac:	add	x0, sp, #0x28
  404db0:	bl	4044d8 <sqrt@plt+0x2a48>
  404db4:	mov	w0, w19
  404db8:	b	404dd0 <sqrt@plt+0x3340>
  404dbc:	mov	x19, x0
  404dc0:	add	x0, sp, #0x28
  404dc4:	bl	4044d8 <sqrt@plt+0x2a48>
  404dc8:	mov	x0, x19
  404dcc:	bl	401a20 <_Unwind_Resume@plt>
  404dd0:	ldr	x19, [sp, #16]
  404dd4:	ldp	x29, x30, [sp], #80
  404dd8:	ret
  404ddc:	stp	x29, x30, [sp, #-112]!
  404de0:	mov	x29, sp
  404de4:	stp	x19, x20, [sp, #16]
  404de8:	strb	wzr, [sp, #111]
  404dec:	add	x0, sp, #0x38
  404df0:	bl	404444 <sqrt@plt+0x29b4>
  404df4:	bl	40762c <sqrt@plt+0x5b9c>
  404df8:	str	w0, [sp, #48]
  404dfc:	mov	x0, #0x18                  	// #24
  404e00:	bl	4131bc <_Znwm@@Base>
  404e04:	mov	x19, x0
  404e08:	mov	x0, x19
  404e0c:	bl	404204 <sqrt@plt+0x2774>
  404e10:	str	x19, [sp, #88]
  404e14:	ldrb	w0, [sp, #111]
  404e18:	cmp	w0, #0x0
  404e1c:	b.ne	40506c <sqrt@plt+0x35dc>  // b.any
  404e20:	add	x0, sp, #0x38
  404e24:	bl	404704 <sqrt@plt+0x2c74>
  404e28:	ldr	w0, [sp, #48]
  404e2c:	bl	40765c <sqrt@plt+0x5bcc>
  404e30:	and	w0, w0, #0xff
  404e34:	cmp	w0, #0x0
  404e38:	b.eq	404e48 <sqrt@plt+0x33b8>  // b.none
  404e3c:	bl	40762c <sqrt@plt+0x5b9c>
  404e40:	str	w0, [sp, #48]
  404e44:	b	404e28 <sqrt@plt+0x3398>
  404e48:	add	x0, sp, #0x30
  404e4c:	mov	w1, #0x2d                  	// #45
  404e50:	bl	4074a4 <sqrt@plt+0x5a14>
  404e54:	and	w0, w0, #0xff
  404e58:	cmp	w0, #0x0
  404e5c:	b.eq	404eb4 <sqrt@plt+0x3424>  // b.none
  404e60:	bl	40762c <sqrt@plt+0x5b9c>
  404e64:	str	w0, [sp, #40]
  404e68:	add	x0, sp, #0x28
  404e6c:	bl	4075b8 <sqrt@plt+0x5b28>
  404e70:	sub	w0, w0, #0x30
  404e74:	cmp	w0, #0x9
  404e78:	cset	w0, ls  // ls = plast
  404e7c:	and	w0, w0, #0xff
  404e80:	cmp	w0, #0x0
  404e84:	cset	w0, ne  // ne = any
  404e88:	and	w0, w0, #0xff
  404e8c:	cmp	w0, #0x0
  404e90:	b.eq	404eac <sqrt@plt+0x341c>  // b.none
  404e94:	add	x0, sp, #0x38
  404e98:	ldr	w1, [sp, #48]
  404e9c:	bl	40450c <sqrt@plt+0x2a7c>
  404ea0:	ldr	w0, [sp, #40]
  404ea4:	str	w0, [sp, #48]
  404ea8:	b	404eb4 <sqrt@plt+0x3424>
  404eac:	ldr	w0, [sp, #40]
  404eb0:	bl	4076e0 <sqrt@plt+0x5c50>
  404eb4:	add	x0, sp, #0x30
  404eb8:	bl	4075b8 <sqrt@plt+0x5b28>
  404ebc:	sub	w0, w0, #0x30
  404ec0:	cmp	w0, #0x9
  404ec4:	cset	w0, ls  // ls = plast
  404ec8:	and	w0, w0, #0xff
  404ecc:	cmp	w0, #0x0
  404ed0:	cset	w0, ne  // ne = any
  404ed4:	and	w0, w0, #0xff
  404ed8:	cmp	w0, #0x0
  404edc:	b.eq	404ef8 <sqrt@plt+0x3468>  // b.none
  404ee0:	add	x0, sp, #0x38
  404ee4:	ldr	w1, [sp, #48]
  404ee8:	bl	40450c <sqrt@plt+0x2a7c>
  404eec:	bl	40762c <sqrt@plt+0x5b9c>
  404ef0:	str	w0, [sp, #48]
  404ef4:	b	404eb4 <sqrt@plt+0x3424>
  404ef8:	add	x0, sp, #0x38
  404efc:	bl	407608 <sqrt@plt+0x5b78>
  404f00:	and	w0, w0, #0xff
  404f04:	eor	w0, w0, #0x1
  404f08:	and	w0, w0, #0xff
  404f0c:	cmp	w0, #0x0
  404f10:	b.eq	404fb8 <sqrt@plt+0x3528>  // b.none
  404f14:	add	x0, sp, #0x38
  404f18:	bl	404664 <sqrt@plt+0x2bd4>
  404f1c:	str	x0, [sp, #80]
  404f20:	bl	401910 <__errno_location@plt>
  404f24:	str	wzr, [x0]
  404f28:	mov	w2, #0xa                   	// #10
  404f2c:	mov	x1, #0x0                   	// #0
  404f30:	ldr	x0, [sp, #80]
  404f34:	bl	401770 <strtol@plt>
  404f38:	str	x0, [sp, #96]
  404f3c:	bl	401910 <__errno_location@plt>
  404f40:	ldr	w0, [x0]
  404f44:	cmp	w0, #0x0
  404f48:	b.ne	404f6c <sqrt@plt+0x34dc>  // b.any
  404f4c:	ldr	x1, [sp, #96]
  404f50:	mov	x0, #0x7fffffff            	// #2147483647
  404f54:	cmp	x1, x0
  404f58:	b.gt	404f6c <sqrt@plt+0x34dc>
  404f5c:	ldr	x1, [sp, #96]
  404f60:	mov	x0, #0xffffffff80000001    	// #-2147483647
  404f64:	cmp	x1, x0
  404f68:	b.ge	404f94 <sqrt@plt+0x3504>  // b.tcont
  404f6c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404f70:	add	x3, x0, #0xbe8
  404f74:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404f78:	add	x2, x0, #0xbe8
  404f7c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  404f80:	add	x1, x0, #0xbe8
  404f84:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  404f88:	add	x0, x0, #0x7a8
  404f8c:	bl	40a590 <sqrt@plt+0x8b00>
  404f90:	str	xzr, [sp, #96]
  404f94:	ldr	x0, [sp, #96]
  404f98:	mov	w1, w0
  404f9c:	ldr	x0, [sp, #88]
  404fa0:	bl	404324 <sqrt@plt+0x2894>
  404fa4:	ldr	x0, [sp, #80]
  404fa8:	cmp	x0, #0x0
  404fac:	b.eq	404fb8 <sqrt@plt+0x3528>  // b.none
  404fb0:	ldr	x0, [sp, #80]
  404fb4:	bl	401900 <_ZdaPv@plt>
  404fb8:	add	x0, sp, #0x30
  404fbc:	bl	4075b8 <sqrt@plt+0x5b28>
  404fc0:	cmp	w0, #0x23
  404fc4:	b.eq	405004 <sqrt@plt+0x3574>  // b.none
  404fc8:	cmp	w0, #0x23
  404fcc:	b.gt	405034 <sqrt@plt+0x35a4>
  404fd0:	cmp	w0, #0x20
  404fd4:	b.eq	405064 <sqrt@plt+0x35d4>  // b.none
  404fd8:	cmp	w0, #0x20
  404fdc:	b.gt	405034 <sqrt@plt+0x35a4>
  404fe0:	cmp	w0, #0xa
  404fe4:	b.eq	405014 <sqrt@plt+0x3584>  // b.none
  404fe8:	cmp	w0, #0xa
  404fec:	b.gt	405034 <sqrt@plt+0x35a4>
  404ff0:	cmn	w0, #0x1
  404ff4:	b.eq	405028 <sqrt@plt+0x3598>  // b.none
  404ff8:	cmp	w0, #0x9
  404ffc:	b.eq	405064 <sqrt@plt+0x35d4>  // b.none
  405000:	b	405034 <sqrt@plt+0x35a4>
  405004:	bl	405880 <sqrt@plt+0x3df0>
  405008:	mov	w0, #0x1                   	// #1
  40500c:	strb	w0, [sp, #111]
  405010:	b	405068 <sqrt@plt+0x35d8>
  405014:	mov	w0, #0x1                   	// #1
  405018:	strb	w0, [sp, #111]
  40501c:	ldr	w0, [sp, #48]
  405020:	bl	4076e0 <sqrt@plt+0x5c50>
  405024:	b	405068 <sqrt@plt+0x35d8>
  405028:	mov	w0, #0x1                   	// #1
  40502c:	strb	w0, [sp, #111]
  405030:	b	405068 <sqrt@plt+0x35d8>
  405034:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405038:	add	x3, x0, #0xbe8
  40503c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405040:	add	x2, x0, #0xbe8
  405044:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405048:	add	x1, x0, #0xbe8
  40504c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  405050:	add	x0, x0, #0x768
  405054:	bl	40a590 <sqrt@plt+0x8b00>
  405058:	mov	w0, #0x1                   	// #1
  40505c:	strb	w0, [sp, #111]
  405060:	b	405068 <sqrt@plt+0x35d8>
  405064:	nop
  405068:	b	404e14 <sqrt@plt+0x3384>
  40506c:	ldr	x19, [sp, #88]
  405070:	add	x0, sp, #0x38
  405074:	bl	4044d8 <sqrt@plt+0x2a48>
  405078:	mov	x0, x19
  40507c:	b	4050ac <sqrt@plt+0x361c>
  405080:	mov	x20, x0
  405084:	mov	x1, #0x18                  	// #24
  405088:	mov	x0, x19
  40508c:	bl	413278 <_ZdlPvm@@Base>
  405090:	mov	x19, x20
  405094:	b	40509c <sqrt@plt+0x360c>
  405098:	mov	x19, x0
  40509c:	add	x0, sp, #0x38
  4050a0:	bl	4044d8 <sqrt@plt+0x2a48>
  4050a4:	mov	x0, x19
  4050a8:	bl	401a20 <_Unwind_Resume@plt>
  4050ac:	ldp	x19, x20, [sp, #16]
  4050b0:	ldp	x29, x30, [sp], #112
  4050b4:	ret
  4050b8:	stp	x29, x30, [sp, #-80]!
  4050bc:	mov	x29, sp
  4050c0:	str	x19, [sp, #16]
  4050c4:	add	x0, sp, #0x28
  4050c8:	bl	404444 <sqrt@plt+0x29b4>
  4050cc:	bl	4051ac <sqrt@plt+0x371c>
  4050d0:	str	w0, [sp, #32]
  4050d4:	ldr	w0, [sp, #32]
  4050d8:	bl	40765c <sqrt@plt+0x5bcc>
  4050dc:	and	w0, w0, #0xff
  4050e0:	eor	w0, w0, #0x1
  4050e4:	and	w0, w0, #0xff
  4050e8:	cmp	w0, #0x0
  4050ec:	b.eq	405140 <sqrt@plt+0x36b0>  // b.none
  4050f0:	add	x0, sp, #0x40
  4050f4:	mov	w1, #0xa                   	// #10
  4050f8:	bl	407480 <sqrt@plt+0x59f0>
  4050fc:	add	x0, sp, #0x20
  405100:	ldr	w1, [sp, #64]
  405104:	bl	407588 <sqrt@plt+0x5af8>
  405108:	and	w0, w0, #0xff
  40510c:	cmp	w0, #0x0
  405110:	b.eq	405140 <sqrt@plt+0x36b0>  // b.none
  405114:	add	x0, sp, #0x48
  405118:	mov	w1, #0xffffffff            	// #-1
  40511c:	bl	407480 <sqrt@plt+0x59f0>
  405120:	add	x0, sp, #0x20
  405124:	ldr	w1, [sp, #72]
  405128:	bl	407588 <sqrt@plt+0x5af8>
  40512c:	and	w0, w0, #0xff
  405130:	cmp	w0, #0x0
  405134:	b.eq	405140 <sqrt@plt+0x36b0>  // b.none
  405138:	mov	w0, #0x1                   	// #1
  40513c:	b	405144 <sqrt@plt+0x36b4>
  405140:	mov	w0, #0x0                   	// #0
  405144:	cmp	w0, #0x0
  405148:	b.eq	405164 <sqrt@plt+0x36d4>  // b.none
  40514c:	add	x0, sp, #0x28
  405150:	ldr	w1, [sp, #32]
  405154:	bl	40450c <sqrt@plt+0x2a7c>
  405158:	bl	40762c <sqrt@plt+0x5b9c>
  40515c:	str	w0, [sp, #32]
  405160:	b	4050d4 <sqrt@plt+0x3644>
  405164:	ldr	w0, [sp, #32]
  405168:	bl	4076e0 <sqrt@plt+0x5c50>
  40516c:	add	x0, sp, #0x28
  405170:	bl	404664 <sqrt@plt+0x2bd4>
  405174:	mov	x19, x0
  405178:	nop
  40517c:	add	x0, sp, #0x28
  405180:	bl	4044d8 <sqrt@plt+0x2a48>
  405184:	mov	x0, x19
  405188:	b	4051a0 <sqrt@plt+0x3710>
  40518c:	mov	x19, x0
  405190:	add	x0, sp, #0x28
  405194:	bl	4044d8 <sqrt@plt+0x2a48>
  405198:	mov	x0, x19
  40519c:	bl	401a20 <_Unwind_Resume@plt>
  4051a0:	ldr	x19, [sp, #16]
  4051a4:	ldp	x29, x30, [sp], #80
  4051a8:	ret
  4051ac:	stp	x29, x30, [sp, #-32]!
  4051b0:	mov	x29, sp
  4051b4:	add	x0, sp, #0x18
  4051b8:	bl	407464 <sqrt@plt+0x59d4>
  4051bc:	bl	40762c <sqrt@plt+0x5b9c>
  4051c0:	str	w0, [sp, #24]
  4051c4:	add	x0, sp, #0x18
  4051c8:	bl	4075b8 <sqrt@plt+0x5b28>
  4051cc:	cmp	w0, #0x20
  4051d0:	b.eq	405234 <sqrt@plt+0x37a4>  // b.none
  4051d4:	cmp	w0, #0x20
  4051d8:	b.gt	40522c <sqrt@plt+0x379c>
  4051dc:	cmp	w0, #0xa
  4051e0:	b.eq	405200 <sqrt@plt+0x3770>  // b.none
  4051e4:	cmp	w0, #0xa
  4051e8:	b.gt	40522c <sqrt@plt+0x379c>
  4051ec:	cmn	w0, #0x1
  4051f0:	b.eq	405200 <sqrt@plt+0x3770>  // b.none
  4051f4:	cmp	w0, #0x9
  4051f8:	b.ne	40522c <sqrt@plt+0x379c>  // b.any
  4051fc:	b	405234 <sqrt@plt+0x37a4>
  405200:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405204:	add	x3, x0, #0xbe8
  405208:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40520c:	add	x2, x0, #0xbe8
  405210:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405214:	add	x1, x0, #0xbe8
  405218:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40521c:	add	x0, x0, #0x7d0
  405220:	bl	40a590 <sqrt@plt+0x8b00>
  405224:	ldr	w0, [sp, #24]
  405228:	b	40523c <sqrt@plt+0x37ac>
  40522c:	ldr	w0, [sp, #24]
  405230:	b	40523c <sqrt@plt+0x37ac>
  405234:	nop
  405238:	b	4051bc <sqrt@plt+0x372c>
  40523c:	ldp	x29, x30, [sp], #32
  405240:	ret
  405244:	stp	x29, x30, [sp, #-32]!
  405248:	mov	x29, sp
  40524c:	add	x0, sp, #0x18
  405250:	bl	407464 <sqrt@plt+0x59d4>
  405254:	bl	40762c <sqrt@plt+0x5b9c>
  405258:	str	w0, [sp, #24]
  40525c:	add	x0, sp, #0x18
  405260:	bl	4075b8 <sqrt@plt+0x5b28>
  405264:	cmp	w0, #0x23
  405268:	b.eq	4052b4 <sqrt@plt+0x3824>  // b.none
  40526c:	cmp	w0, #0x23
  405270:	b.gt	4052bc <sqrt@plt+0x382c>
  405274:	cmp	w0, #0x20
  405278:	b.eq	4052c4 <sqrt@plt+0x3834>  // b.none
  40527c:	cmp	w0, #0x20
  405280:	b.gt	4052bc <sqrt@plt+0x382c>
  405284:	cmp	w0, #0x9
  405288:	b.eq	4052c4 <sqrt@plt+0x3834>  // b.none
  40528c:	cmp	w0, #0xa
  405290:	b.ne	4052bc <sqrt@plt+0x382c>  // b.any
  405294:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405298:	add	x0, x0, #0x78
  40529c:	ldr	w0, [x0]
  4052a0:	add	w1, w0, #0x1
  4052a4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4052a8:	add	x0, x0, #0x78
  4052ac:	str	w1, [x0]
  4052b0:	b	4052c8 <sqrt@plt+0x3838>
  4052b4:	bl	40560c <sqrt@plt+0x3b7c>
  4052b8:	b	4052c8 <sqrt@plt+0x3838>
  4052bc:	ldr	w0, [sp, #24]
  4052c0:	b	4052cc <sqrt@plt+0x383c>
  4052c4:	nop
  4052c8:	b	405254 <sqrt@plt+0x37c4>
  4052cc:	ldp	x29, x30, [sp], #32
  4052d0:	ret
  4052d4:	stp	x29, x30, [sp, #-48]!
  4052d8:	mov	x29, sp
  4052dc:	str	x0, [sp, #24]
  4052e0:	ldr	x0, [sp, #24]
  4052e4:	bl	40744c <sqrt@plt+0x59bc>
  4052e8:	str	x0, [sp, #32]
  4052ec:	str	xzr, [sp, #40]
  4052f0:	ldr	x1, [sp, #40]
  4052f4:	ldr	x0, [sp, #32]
  4052f8:	cmp	x1, x0
  4052fc:	b.cs	405344 <sqrt@plt+0x38b4>  // b.hs, b.nlast
  405300:	ldr	x1, [sp, #40]
  405304:	ldr	x0, [sp, #24]
  405308:	bl	4073cc <sqrt@plt+0x593c>
  40530c:	mov	w2, w0
  405310:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405314:	add	x0, x0, #0xa0
  405318:	ldr	x0, [x0]
  40531c:	ldr	w1, [x0, #8]
  405320:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405324:	add	x0, x0, #0xa0
  405328:	ldr	x0, [x0]
  40532c:	add	w1, w2, w1
  405330:	str	w1, [x0, #8]
  405334:	ldr	x0, [sp, #40]
  405338:	add	x0, x0, #0x2
  40533c:	str	x0, [sp, #40]
  405340:	b	4052f0 <sqrt@plt+0x3860>
  405344:	mov	x0, #0x1                   	// #1
  405348:	str	x0, [sp, #40]
  40534c:	ldr	x1, [sp, #40]
  405350:	ldr	x0, [sp, #32]
  405354:	cmp	x1, x0
  405358:	b.cs	4053a0 <sqrt@plt+0x3910>  // b.hs, b.nlast
  40535c:	ldr	x1, [sp, #40]
  405360:	ldr	x0, [sp, #24]
  405364:	bl	4073cc <sqrt@plt+0x593c>
  405368:	mov	w2, w0
  40536c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405370:	add	x0, x0, #0xa0
  405374:	ldr	x0, [x0]
  405378:	ldr	w1, [x0, #12]
  40537c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405380:	add	x0, x0, #0xa0
  405384:	ldr	x0, [x0]
  405388:	add	w1, w2, w1
  40538c:	str	w1, [x0, #12]
  405390:	ldr	x0, [sp, #40]
  405394:	add	x0, x0, #0x2
  405398:	str	x0, [sp, #40]
  40539c:	b	40534c <sqrt@plt+0x38bc>
  4053a0:	nop
  4053a4:	ldp	x29, x30, [sp], #48
  4053a8:	ret
  4053ac:	stp	x29, x30, [sp, #-48]!
  4053b0:	mov	x29, sp
  4053b4:	str	x0, [sp, #24]
  4053b8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4053bc:	add	x1, x0, #0x7e8
  4053c0:	ldr	x0, [sp, #24]
  4053c4:	bl	401950 <strcmp@plt>
  4053c8:	cmp	w0, #0x0
  4053cc:	b.ne	4053e0 <sqrt@plt+0x3950>  // b.any
  4053d0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4053d4:	add	x0, x0, #0x7f0
  4053d8:	str	x0, [sp, #40]
  4053dc:	b	4053e8 <sqrt@plt+0x3958>
  4053e0:	ldr	x0, [sp, #24]
  4053e4:	str	x0, [sp, #40]
  4053e8:	ldr	x0, [sp, #40]
  4053ec:	bl	401710 <strlen@plt>
  4053f0:	add	x0, x0, #0x1
  4053f4:	str	x0, [sp, #32]
  4053f8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4053fc:	add	x0, x0, #0x68
  405400:	ldr	x0, [x0]
  405404:	cmp	x0, #0x0
  405408:	b.eq	40541c <sqrt@plt+0x398c>  // b.none
  40540c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405410:	add	x0, x0, #0x68
  405414:	ldr	x0, [x0]
  405418:	bl	401780 <free@plt>
  40541c:	ldr	x0, [sp, #32]
  405420:	bl	401980 <malloc@plt>
  405424:	mov	x1, x0
  405428:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40542c:	add	x0, x0, #0x68
  405430:	str	x1, [x0]
  405434:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405438:	add	x0, x0, #0x68
  40543c:	ldr	x0, [x0]
  405440:	cmp	x0, #0x0
  405444:	b.ne	40546c <sqrt@plt+0x39dc>  // b.any
  405448:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40544c:	add	x3, x0, #0xbe8
  405450:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405454:	add	x2, x0, #0xbe8
  405458:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40545c:	add	x1, x0, #0xbe8
  405460:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  405464:	add	x0, x0, #0x808
  405468:	bl	40a608 <sqrt@plt+0x8b78>
  40546c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405470:	add	x0, x0, #0x68
  405474:	ldr	x0, [x0]
  405478:	ldr	x2, [sp, #32]
  40547c:	ldr	x1, [sp, #40]
  405480:	bl	401880 <strncpy@plt>
  405484:	nop
  405488:	ldp	x29, x30, [sp], #48
  40548c:	ret
  405490:	stp	x29, x30, [sp, #-48]!
  405494:	mov	x29, sp
  405498:	str	x0, [sp, #24]
  40549c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4054a0:	add	x1, x0, #0x7e8
  4054a4:	ldr	x0, [sp, #24]
  4054a8:	bl	401950 <strcmp@plt>
  4054ac:	cmp	w0, #0x0
  4054b0:	b.ne	4054c4 <sqrt@plt+0x3a34>  // b.any
  4054b4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4054b8:	add	x0, x0, #0x7f0
  4054bc:	str	x0, [sp, #40]
  4054c0:	b	4054cc <sqrt@plt+0x3a3c>
  4054c4:	ldr	x0, [sp, #24]
  4054c8:	str	x0, [sp, #40]
  4054cc:	ldr	x0, [sp, #40]
  4054d0:	bl	401710 <strlen@plt>
  4054d4:	add	x0, x0, #0x1
  4054d8:	str	x0, [sp, #32]
  4054dc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4054e0:	add	x0, x0, #0x70
  4054e4:	ldr	x0, [x0]
  4054e8:	cmp	x0, #0x0
  4054ec:	b.eq	405500 <sqrt@plt+0x3a70>  // b.none
  4054f0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4054f4:	add	x0, x0, #0x70
  4054f8:	ldr	x0, [x0]
  4054fc:	bl	401780 <free@plt>
  405500:	ldr	x0, [sp, #32]
  405504:	bl	401980 <malloc@plt>
  405508:	mov	x1, x0
  40550c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405510:	add	x0, x0, #0x70
  405514:	str	x1, [x0]
  405518:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40551c:	add	x0, x0, #0x70
  405520:	ldr	x0, [x0]
  405524:	cmp	x0, #0x0
  405528:	b.ne	405550 <sqrt@plt+0x3ac0>  // b.any
  40552c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405530:	add	x3, x0, #0xbe8
  405534:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405538:	add	x2, x0, #0xbe8
  40553c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405540:	add	x1, x0, #0xbe8
  405544:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  405548:	add	x0, x0, #0x808
  40554c:	bl	40a608 <sqrt@plt+0x8b78>
  405550:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405554:	add	x0, x0, #0x70
  405558:	ldr	x0, [x0]
  40555c:	ldr	x2, [sp, #32]
  405560:	ldr	x1, [sp, #40]
  405564:	bl	401880 <strncpy@plt>
  405568:	nop
  40556c:	ldp	x29, x30, [sp], #48
  405570:	ret
  405574:	stp	x29, x30, [sp, #-80]!
  405578:	mov	x29, sp
  40557c:	stp	x19, x20, [sp, #16]
  405580:	str	x21, [sp, #32]
  405584:	str	w0, [sp, #56]
  405588:	str	x1, [sp, #48]
  40558c:	ldr	x0, [sp, #48]
  405590:	bl	40744c <sqrt@plt+0x59bc>
  405594:	str	w0, [sp, #76]
  405598:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40559c:	add	x0, x0, #0x88
  4055a0:	ldr	x20, [x0]
  4055a4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4055a8:	add	x0, x0, #0x88
  4055ac:	ldr	x0, [x0]
  4055b0:	ldr	x0, [x0]
  4055b4:	add	x0, x0, #0x18
  4055b8:	ldr	x19, [x0]
  4055bc:	add	x0, sp, #0x38
  4055c0:	bl	4075b8 <sqrt@plt+0x5b28>
  4055c4:	mov	w21, w0
  4055c8:	ldr	x0, [sp, #48]
  4055cc:	bl	407434 <sqrt@plt+0x59a4>
  4055d0:	mov	x1, x0
  4055d4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4055d8:	add	x0, x0, #0xa0
  4055dc:	ldr	x0, [x0]
  4055e0:	mov	x4, x0
  4055e4:	ldr	w3, [sp, #76]
  4055e8:	mov	x2, x1
  4055ec:	mov	w1, w21
  4055f0:	mov	x0, x20
  4055f4:	blr	x19
  4055f8:	nop
  4055fc:	ldp	x19, x20, [sp, #16]
  405600:	ldr	x21, [sp, #32]
  405604:	ldp	x29, x30, [sp], #80
  405608:	ret
  40560c:	stp	x29, x30, [sp, #-32]!
  405610:	mov	x29, sp
  405614:	bl	40762c <sqrt@plt+0x5b9c>
  405618:	str	w0, [sp, #24]
  40561c:	add	x0, sp, #0x18
  405620:	mov	w1, #0xa                   	// #10
  405624:	bl	4074a4 <sqrt@plt+0x5a14>
  405628:	and	w0, w0, #0xff
  40562c:	cmp	w0, #0x0
  405630:	b.eq	405654 <sqrt@plt+0x3bc4>  // b.none
  405634:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405638:	add	x0, x0, #0x78
  40563c:	ldr	w0, [x0]
  405640:	add	w1, w0, #0x1
  405644:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405648:	add	x0, x0, #0x78
  40564c:	str	w1, [x0]
  405650:	b	40567c <sqrt@plt+0x3bec>
  405654:	add	x0, sp, #0x18
  405658:	mov	w1, #0xffffffff            	// #-1
  40565c:	bl	4074d0 <sqrt@plt+0x5a40>
  405660:	and	w0, w0, #0xff
  405664:	cmp	w0, #0x0
  405668:	b.ne	405678 <sqrt@plt+0x3be8>  // b.any
  40566c:	bl	40762c <sqrt@plt+0x5b9c>
  405670:	str	w0, [sp, #24]
  405674:	b	40561c <sqrt@plt+0x3b8c>
  405678:	nop
  40567c:	nop
  405680:	ldp	x29, x30, [sp], #32
  405684:	ret
  405688:	stp	x29, x30, [sp, #-32]!
  40568c:	mov	x29, sp
  405690:	mov	w0, #0x1                   	// #1
  405694:	strb	w0, [sp, #31]
  405698:	bl	40762c <sqrt@plt+0x5b9c>
  40569c:	str	w0, [sp, #24]
  4056a0:	ldr	w0, [sp, #24]
  4056a4:	bl	40765c <sqrt@plt+0x5bcc>
  4056a8:	and	w0, w0, #0xff
  4056ac:	cmp	w0, #0x0
  4056b0:	b.eq	4056c0 <sqrt@plt+0x3c30>  // b.none
  4056b4:	bl	40762c <sqrt@plt+0x5b9c>
  4056b8:	str	w0, [sp, #24]
  4056bc:	b	4056a0 <sqrt@plt+0x3c10>
  4056c0:	add	x0, sp, #0x18
  4056c4:	bl	4075b8 <sqrt@plt+0x5b28>
  4056c8:	cmp	w0, #0x23
  4056cc:	b.eq	4056ec <sqrt@plt+0x3c5c>  // b.none
  4056d0:	cmp	w0, #0x23
  4056d4:	b.gt	405714 <sqrt@plt+0x3c84>
  4056d8:	cmn	w0, #0x1
  4056dc:	b.eq	405720 <sqrt@plt+0x3c90>  // b.none
  4056e0:	cmp	w0, #0xa
  4056e4:	b.eq	4056f4 <sqrt@plt+0x3c64>  // b.none
  4056e8:	b	405714 <sqrt@plt+0x3c84>
  4056ec:	bl	40560c <sqrt@plt+0x3b7c>
  4056f0:	b	405724 <sqrt@plt+0x3c94>
  4056f4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4056f8:	add	x0, x0, #0x78
  4056fc:	ldr	w0, [x0]
  405700:	add	w1, w0, #0x1
  405704:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405708:	add	x0, x0, #0x78
  40570c:	str	w1, [x0]
  405710:	b	405724 <sqrt@plt+0x3c94>
  405714:	strb	wzr, [sp, #31]
  405718:	bl	40560c <sqrt@plt+0x3b7c>
  40571c:	b	405724 <sqrt@plt+0x3c94>
  405720:	nop
  405724:	ldrb	w0, [sp, #31]
  405728:	ldp	x29, x30, [sp], #32
  40572c:	ret
  405730:	stp	x29, x30, [sp, #-32]!
  405734:	mov	x29, sp
  405738:	bl	405688 <sqrt@plt+0x3bf8>
  40573c:	and	w0, w0, #0xff
  405740:	strb	w0, [sp, #31]
  405744:	ldrb	w0, [sp, #31]
  405748:	eor	w0, w0, #0x1
  40574c:	and	w0, w0, #0xff
  405750:	cmp	w0, #0x0
  405754:	b.eq	4057b4 <sqrt@plt+0x3d24>  // b.none
  405758:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40575c:	add	x0, x0, #0x78
  405760:	ldr	w0, [x0]
  405764:	sub	w1, w0, #0x1
  405768:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40576c:	add	x0, x0, #0x78
  405770:	str	w1, [x0]
  405774:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405778:	add	x3, x0, #0xbe8
  40577c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405780:	add	x2, x0, #0xbe8
  405784:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405788:	add	x1, x0, #0xbe8
  40578c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  405790:	add	x0, x0, #0x710
  405794:	bl	40a590 <sqrt@plt+0x8b00>
  405798:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40579c:	add	x0, x0, #0x78
  4057a0:	ldr	w0, [x0]
  4057a4:	add	w1, w0, #0x1
  4057a8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4057ac:	add	x0, x0, #0x78
  4057b0:	str	w1, [x0]
  4057b4:	nop
  4057b8:	ldp	x29, x30, [sp], #32
  4057bc:	ret
  4057c0:	stp	x29, x30, [sp, #-32]!
  4057c4:	mov	x29, sp
  4057c8:	bl	405688 <sqrt@plt+0x3bf8>
  4057cc:	and	w0, w0, #0xff
  4057d0:	strb	w0, [sp, #31]
  4057d4:	ldrb	w0, [sp, #31]
  4057d8:	eor	w0, w0, #0x1
  4057dc:	and	w0, w0, #0xff
  4057e0:	cmp	w0, #0x0
  4057e4:	b.eq	405844 <sqrt@plt+0x3db4>  // b.none
  4057e8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4057ec:	add	x0, x0, #0x78
  4057f0:	ldr	w0, [x0]
  4057f4:	sub	w1, w0, #0x1
  4057f8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4057fc:	add	x0, x0, #0x78
  405800:	str	w1, [x0]
  405804:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405808:	add	x3, x0, #0xbe8
  40580c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405810:	add	x2, x0, #0xbe8
  405814:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405818:	add	x1, x0, #0xbe8
  40581c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  405820:	add	x0, x0, #0x828
  405824:	bl	40a5cc <sqrt@plt+0x8b3c>
  405828:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40582c:	add	x0, x0, #0x78
  405830:	ldr	w0, [x0]
  405834:	add	w1, w0, #0x1
  405838:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40583c:	add	x0, x0, #0x78
  405840:	str	w1, [x0]
  405844:	nop
  405848:	ldp	x29, x30, [sp], #32
  40584c:	ret
  405850:	stp	x29, x30, [sp, #-16]!
  405854:	mov	x29, sp
  405858:	bl	4057c0 <sqrt@plt+0x3d30>
  40585c:	nop
  405860:	ldp	x29, x30, [sp], #16
  405864:	ret
  405868:	stp	x29, x30, [sp, #-16]!
  40586c:	mov	x29, sp
  405870:	bl	4057c0 <sqrt@plt+0x3d30>
  405874:	nop
  405878:	ldp	x29, x30, [sp], #16
  40587c:	ret
  405880:	stp	x29, x30, [sp, #-32]!
  405884:	mov	x29, sp
  405888:	bl	40762c <sqrt@plt+0x5b9c>
  40588c:	str	w0, [sp, #24]
  405890:	add	x0, sp, #0x18
  405894:	mov	w1, #0xa                   	// #10
  405898:	bl	4074a4 <sqrt@plt+0x5a14>
  40589c:	and	w0, w0, #0xff
  4058a0:	cmp	w0, #0x0
  4058a4:	b.eq	4058b4 <sqrt@plt+0x3e24>  // b.none
  4058a8:	ldr	w0, [sp, #24]
  4058ac:	bl	4076e0 <sqrt@plt+0x5c50>
  4058b0:	b	4058dc <sqrt@plt+0x3e4c>
  4058b4:	add	x0, sp, #0x18
  4058b8:	mov	w1, #0xffffffff            	// #-1
  4058bc:	bl	4074d0 <sqrt@plt+0x5a40>
  4058c0:	and	w0, w0, #0xff
  4058c4:	cmp	w0, #0x0
  4058c8:	b.ne	4058d8 <sqrt@plt+0x3e48>  // b.any
  4058cc:	bl	40762c <sqrt@plt+0x5b9c>
  4058d0:	str	w0, [sp, #24]
  4058d4:	b	405890 <sqrt@plt+0x3e00>
  4058d8:	nop
  4058dc:	ldp	x29, x30, [sp], #32
  4058e0:	ret
  4058e4:	stp	x29, x30, [sp, #-96]!
  4058e8:	mov	x29, sp
  4058ec:	str	x0, [sp, #24]
  4058f0:	str	wzr, [sp, #92]
  4058f4:	str	wzr, [sp, #88]
  4058f8:	str	wzr, [sp, #84]
  4058fc:	str	wzr, [sp, #80]
  405900:	str	wzr, [sp, #76]
  405904:	str	wzr, [sp, #72]
  405908:	str	wzr, [sp, #68]
  40590c:	str	wzr, [sp, #64]
  405910:	bl	4051ac <sqrt@plt+0x371c>
  405914:	str	w0, [sp, #40]
  405918:	add	x0, sp, #0x28
  40591c:	bl	4075b8 <sqrt@plt+0x5b28>
  405920:	cmp	w0, #0x72
  405924:	b.eq	4059f4 <sqrt@plt+0x3f64>  // b.none
  405928:	cmp	w0, #0x72
  40592c:	b.gt	405a24 <sqrt@plt+0x3f94>
  405930:	cmp	w0, #0x6b
  405934:	b.eq	4059b8 <sqrt@plt+0x3f28>  // b.none
  405938:	cmp	w0, #0x6b
  40593c:	b.gt	405a24 <sqrt@plt+0x3f94>
  405940:	cmp	w0, #0x67
  405944:	b.eq	4059a0 <sqrt@plt+0x3f10>  // b.none
  405948:	cmp	w0, #0x67
  40594c:	b.gt	405a24 <sqrt@plt+0x3f94>
  405950:	cmp	w0, #0x63
  405954:	b.eq	405964 <sqrt@plt+0x3ed4>  // b.none
  405958:	cmp	w0, #0x64
  40595c:	b.eq	405994 <sqrt@plt+0x3f04>  // b.none
  405960:	b	405a24 <sqrt@plt+0x3f94>
  405964:	bl	404834 <sqrt@plt+0x2da4>
  405968:	str	w0, [sp, #76]
  40596c:	bl	404834 <sqrt@plt+0x2da4>
  405970:	str	w0, [sp, #72]
  405974:	bl	404834 <sqrt@plt+0x2da4>
  405978:	str	w0, [sp, #68]
  40597c:	ldr	w3, [sp, #68]
  405980:	ldr	w2, [sp, #72]
  405984:	ldr	w1, [sp, #76]
  405988:	ldr	x0, [sp, #24]
  40598c:	bl	4086e0 <sqrt@plt+0x6c50>
  405990:	b	405a5c <sqrt@plt+0x3fcc>
  405994:	ldr	x0, [sp, #24]
  405998:	bl	40864c <sqrt@plt+0x6bbc>
  40599c:	b	405a5c <sqrt@plt+0x3fcc>
  4059a0:	bl	404834 <sqrt@plt+0x2da4>
  4059a4:	str	w0, [sp, #92]
  4059a8:	ldr	w1, [sp, #92]
  4059ac:	ldr	x0, [sp, #24]
  4059b0:	bl	4087ec <sqrt@plt+0x6d5c>
  4059b4:	b	405a5c <sqrt@plt+0x3fcc>
  4059b8:	bl	404834 <sqrt@plt+0x2da4>
  4059bc:	str	w0, [sp, #76]
  4059c0:	bl	404834 <sqrt@plt+0x2da4>
  4059c4:	str	w0, [sp, #72]
  4059c8:	bl	404834 <sqrt@plt+0x2da4>
  4059cc:	str	w0, [sp, #68]
  4059d0:	bl	404834 <sqrt@plt+0x2da4>
  4059d4:	str	w0, [sp, #64]
  4059d8:	ldr	w4, [sp, #64]
  4059dc:	ldr	w3, [sp, #68]
  4059e0:	ldr	w2, [sp, #72]
  4059e4:	ldr	w1, [sp, #76]
  4059e8:	ldr	x0, [sp, #24]
  4059ec:	bl	408758 <sqrt@plt+0x6cc8>
  4059f0:	b	405a5c <sqrt@plt+0x3fcc>
  4059f4:	bl	404834 <sqrt@plt+0x2da4>
  4059f8:	str	w0, [sp, #88]
  4059fc:	bl	404834 <sqrt@plt+0x2da4>
  405a00:	str	w0, [sp, #84]
  405a04:	bl	404834 <sqrt@plt+0x2da4>
  405a08:	str	w0, [sp, #80]
  405a0c:	ldr	w3, [sp, #80]
  405a10:	ldr	w2, [sp, #84]
  405a14:	ldr	w1, [sp, #88]
  405a18:	ldr	x0, [sp, #24]
  405a1c:	bl	408668 <sqrt@plt+0x6bd8>
  405a20:	b	405a5c <sqrt@plt+0x3fcc>
  405a24:	add	x0, sp, #0x28
  405a28:	bl	4075b8 <sqrt@plt+0x5b28>
  405a2c:	mov	w1, w0
  405a30:	add	x0, sp, #0x30
  405a34:	bl	409e64 <sqrt@plt+0x83d4>
  405a38:	add	x1, sp, #0x30
  405a3c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405a40:	add	x3, x0, #0xbe8
  405a44:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405a48:	add	x2, x0, #0xbe8
  405a4c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  405a50:	add	x0, x0, #0x870
  405a54:	bl	40a590 <sqrt@plt+0x8b00>
  405a58:	nop
  405a5c:	nop
  405a60:	ldp	x29, x30, [sp], #96
  405a64:	ret
  405a68:	stp	x29, x30, [sp, #-112]!
  405a6c:	mov	x29, sp
  405a70:	stp	x19, x20, [sp, #16]
  405a74:	bl	4051ac <sqrt@plt+0x371c>
  405a78:	str	w0, [sp, #32]
  405a7c:	add	x0, sp, #0x20
  405a80:	bl	4075b8 <sqrt@plt+0x5b28>
  405a84:	cmp	w0, #0x74
  405a88:	b.eq	405ef0 <sqrt@plt+0x4460>  // b.none
  405a8c:	cmp	w0, #0x74
  405a90:	b.gt	405b24 <sqrt@plt+0x4094>
  405a94:	cmp	w0, #0x70
  405a98:	b.eq	405eb0 <sqrt@plt+0x4420>  // b.none
  405a9c:	cmp	w0, #0x70
  405aa0:	b.gt	405b24 <sqrt@plt+0x4094>
  405aa4:	cmp	w0, #0x6c
  405aa8:	b.eq	405e6c <sqrt@plt+0x43dc>  // b.none
  405aac:	cmp	w0, #0x6c
  405ab0:	b.gt	405b24 <sqrt@plt+0x4094>
  405ab4:	cmp	w0, #0x66
  405ab8:	b.eq	405cf8 <sqrt@plt+0x4268>  // b.none
  405abc:	cmp	w0, #0x66
  405ac0:	b.gt	405b24 <sqrt@plt+0x4094>
  405ac4:	cmp	w0, #0x65
  405ac8:	b.eq	405c88 <sqrt@plt+0x41f8>  // b.none
  405acc:	cmp	w0, #0x65
  405ad0:	b.gt	405b24 <sqrt@plt+0x4094>
  405ad4:	cmp	w0, #0x63
  405ad8:	b.eq	405ba8 <sqrt@plt+0x4118>  // b.none
  405adc:	cmp	w0, #0x63
  405ae0:	b.gt	405b24 <sqrt@plt+0x4094>
  405ae4:	cmp	w0, #0x61
  405ae8:	b.eq	405b64 <sqrt@plt+0x40d4>  // b.none
  405aec:	cmp	w0, #0x61
  405af0:	b.gt	405b24 <sqrt@plt+0x4094>
  405af4:	cmp	w0, #0x50
  405af8:	b.eq	405eb0 <sqrt@plt+0x4420>  // b.none
  405afc:	cmp	w0, #0x50
  405b00:	b.gt	405b24 <sqrt@plt+0x4094>
  405b04:	cmp	w0, #0x46
  405b08:	b.eq	405e14 <sqrt@plt+0x4384>  // b.none
  405b0c:	cmp	w0, #0x46
  405b10:	b.gt	405b24 <sqrt@plt+0x4094>
  405b14:	cmp	w0, #0x43
  405b18:	b.eq	405c18 <sqrt@plt+0x4188>  // b.none
  405b1c:	cmp	w0, #0x45
  405b20:	b.eq	405c88 <sqrt@plt+0x41f8>  // b.none
  405b24:	bl	404a8c <sqrt@plt+0x2ffc>
  405b28:	str	x0, [sp, #40]
  405b2c:	ldr	x1, [sp, #40]
  405b30:	ldr	w0, [sp, #32]
  405b34:	bl	405574 <sqrt@plt+0x3ae4>
  405b38:	ldr	x0, [sp, #40]
  405b3c:	bl	4052d4 <sqrt@plt+0x3844>
  405b40:	ldr	x19, [sp, #40]
  405b44:	cmp	x19, #0x0
  405b48:	b.eq	405f34 <sqrt@plt+0x44a4>  // b.none
  405b4c:	mov	x0, x19
  405b50:	bl	4042f0 <sqrt@plt+0x2860>
  405b54:	mov	x1, #0x18                  	// #24
  405b58:	mov	x0, x19
  405b5c:	bl	413278 <_ZdlPvm@@Base>
  405b60:	b	405f34 <sqrt@plt+0x44a4>
  405b64:	mov	x0, #0x4                   	// #4
  405b68:	bl	404890 <sqrt@plt+0x2e00>
  405b6c:	str	x0, [sp, #72]
  405b70:	ldr	x1, [sp, #72]
  405b74:	ldr	w0, [sp, #32]
  405b78:	bl	405574 <sqrt@plt+0x3ae4>
  405b7c:	ldr	x0, [sp, #72]
  405b80:	bl	4052d4 <sqrt@plt+0x3844>
  405b84:	ldr	x19, [sp, #72]
  405b88:	cmp	x19, #0x0
  405b8c:	b.eq	405f3c <sqrt@plt+0x44ac>  // b.none
  405b90:	mov	x0, x19
  405b94:	bl	4042f0 <sqrt@plt+0x2860>
  405b98:	mov	x1, #0x18                  	// #24
  405b9c:	mov	x0, x19
  405ba0:	bl	413278 <_ZdlPvm@@Base>
  405ba4:	b	405f3c <sqrt@plt+0x44ac>
  405ba8:	mov	x0, #0x1                   	// #1
  405bac:	bl	404890 <sqrt@plt+0x2e00>
  405bb0:	str	x0, [sp, #80]
  405bb4:	ldr	x1, [sp, #80]
  405bb8:	ldr	w0, [sp, #32]
  405bbc:	bl	405574 <sqrt@plt+0x3ae4>
  405bc0:	mov	x1, #0x0                   	// #0
  405bc4:	ldr	x0, [sp, #80]
  405bc8:	bl	4073cc <sqrt@plt+0x593c>
  405bcc:	mov	w2, w0
  405bd0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405bd4:	add	x0, x0, #0xa0
  405bd8:	ldr	x0, [x0]
  405bdc:	ldr	w1, [x0, #8]
  405be0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405be4:	add	x0, x0, #0xa0
  405be8:	ldr	x0, [x0]
  405bec:	add	w1, w2, w1
  405bf0:	str	w1, [x0, #8]
  405bf4:	ldr	x19, [sp, #80]
  405bf8:	cmp	x19, #0x0
  405bfc:	b.eq	405f44 <sqrt@plt+0x44b4>  // b.none
  405c00:	mov	x0, x19
  405c04:	bl	4042f0 <sqrt@plt+0x2860>
  405c08:	mov	x1, #0x18                  	// #24
  405c0c:	mov	x0, x19
  405c10:	bl	413278 <_ZdlPvm@@Base>
  405c14:	b	405f44 <sqrt@plt+0x44b4>
  405c18:	mov	x0, #0x1                   	// #1
  405c1c:	bl	404950 <sqrt@plt+0x2ec0>
  405c20:	str	x0, [sp, #48]
  405c24:	ldr	x1, [sp, #48]
  405c28:	ldr	w0, [sp, #32]
  405c2c:	bl	405574 <sqrt@plt+0x3ae4>
  405c30:	mov	x1, #0x0                   	// #0
  405c34:	ldr	x0, [sp, #48]
  405c38:	bl	4073cc <sqrt@plt+0x593c>
  405c3c:	mov	w2, w0
  405c40:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405c44:	add	x0, x0, #0xa0
  405c48:	ldr	x0, [x0]
  405c4c:	ldr	w1, [x0, #8]
  405c50:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405c54:	add	x0, x0, #0xa0
  405c58:	ldr	x0, [x0]
  405c5c:	add	w1, w2, w1
  405c60:	str	w1, [x0, #8]
  405c64:	ldr	x19, [sp, #48]
  405c68:	cmp	x19, #0x0
  405c6c:	b.eq	405f4c <sqrt@plt+0x44bc>  // b.none
  405c70:	mov	x0, x19
  405c74:	bl	4042f0 <sqrt@plt+0x2860>
  405c78:	mov	x1, #0x18                  	// #24
  405c7c:	mov	x0, x19
  405c80:	bl	413278 <_ZdlPvm@@Base>
  405c84:	b	405f4c <sqrt@plt+0x44bc>
  405c88:	mov	x0, #0x2                   	// #2
  405c8c:	bl	404890 <sqrt@plt+0x2e00>
  405c90:	str	x0, [sp, #56]
  405c94:	ldr	x1, [sp, #56]
  405c98:	ldr	w0, [sp, #32]
  405c9c:	bl	405574 <sqrt@plt+0x3ae4>
  405ca0:	mov	x1, #0x0                   	// #0
  405ca4:	ldr	x0, [sp, #56]
  405ca8:	bl	4073cc <sqrt@plt+0x593c>
  405cac:	mov	w2, w0
  405cb0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405cb4:	add	x0, x0, #0xa0
  405cb8:	ldr	x0, [x0]
  405cbc:	ldr	w1, [x0, #8]
  405cc0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405cc4:	add	x0, x0, #0xa0
  405cc8:	ldr	x0, [x0]
  405ccc:	add	w1, w2, w1
  405cd0:	str	w1, [x0, #8]
  405cd4:	ldr	x19, [sp, #56]
  405cd8:	cmp	x19, #0x0
  405cdc:	b.eq	405f54 <sqrt@plt+0x44c4>  // b.none
  405ce0:	mov	x0, x19
  405ce4:	bl	4042f0 <sqrt@plt+0x2860>
  405ce8:	mov	x1, #0x18                  	// #24
  405cec:	mov	x0, x19
  405cf0:	bl	413278 <_ZdlPvm@@Base>
  405cf4:	b	405f54 <sqrt@plt+0x44c4>
  405cf8:	bl	404c34 <sqrt@plt+0x31a4>
  405cfc:	str	w0, [sp, #92]
  405d00:	ldr	w0, [sp, #92]
  405d04:	cmp	w0, #0x0
  405d08:	b.lt	405d40 <sqrt@plt+0x42b0>  // b.tstop
  405d0c:	ldr	w0, [sp, #92]
  405d10:	cmp	w0, #0x3e8
  405d14:	b.gt	405d40 <sqrt@plt+0x42b0>
  405d18:	ldr	w0, [sp, #92]
  405d1c:	bl	404720 <sqrt@plt+0x2c90>
  405d20:	str	w0, [sp, #88]
  405d24:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405d28:	add	x0, x0, #0xa0
  405d2c:	ldr	x0, [x0]
  405d30:	ldr	x0, [x0, #32]
  405d34:	ldr	w1, [sp, #88]
  405d38:	bl	4087ec <sqrt@plt+0x6d5c>
  405d3c:	b	405da4 <sqrt@plt+0x4314>
  405d40:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405d44:	add	x0, x0, #0xa0
  405d48:	ldr	x0, [x0]
  405d4c:	ldr	x19, [x0, #32]
  405d50:	cmp	x19, #0x0
  405d54:	b.eq	405d6c <sqrt@plt+0x42dc>  // b.none
  405d58:	mov	x0, x19
  405d5c:	bl	4083d0 <sqrt@plt+0x6940>
  405d60:	mov	x1, #0x28                  	// #40
  405d64:	mov	x0, x19
  405d68:	bl	413278 <_ZdlPvm@@Base>
  405d6c:	mov	x0, #0x28                  	// #40
  405d70:	bl	4131bc <_Znwm@@Base>
  405d74:	mov	x19, x0
  405d78:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405d7c:	add	x0, x0, #0xa0
  405d80:	ldr	x0, [x0]
  405d84:	ldr	x0, [x0, #24]
  405d88:	mov	x1, x0
  405d8c:	mov	x0, x19
  405d90:	bl	408348 <sqrt@plt+0x68b8>
  405d94:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405d98:	add	x0, x0, #0xa0
  405d9c:	ldr	x0, [x0]
  405da0:	str	x19, [x0, #32]
  405da4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405da8:	add	x0, x0, #0x88
  405dac:	ldr	x3, [x0]
  405db0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405db4:	add	x0, x0, #0x88
  405db8:	ldr	x0, [x0]
  405dbc:	ldr	x0, [x0]
  405dc0:	add	x0, x0, #0x28
  405dc4:	ldr	x2, [x0]
  405dc8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405dcc:	add	x0, x0, #0xa0
  405dd0:	ldr	x0, [x0]
  405dd4:	mov	x1, x0
  405dd8:	mov	x0, x3
  405ddc:	blr	x2
  405de0:	bl	404c34 <sqrt@plt+0x31a4>
  405de4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405de8:	add	x0, x0, #0xa0
  405dec:	ldr	x0, [x0]
  405df0:	ldr	w2, [x0, #8]
  405df4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405df8:	add	x0, x0, #0xa0
  405dfc:	ldr	x0, [x0]
  405e00:	ldr	w1, [sp, #92]
  405e04:	add	w1, w2, w1
  405e08:	str	w1, [x0, #8]
  405e0c:	bl	405868 <sqrt@plt+0x3dd8>
  405e10:	b	405f70 <sqrt@plt+0x44e0>
  405e14:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405e18:	add	x0, x0, #0xa0
  405e1c:	ldr	x0, [x0]
  405e20:	ldr	x0, [x0, #32]
  405e24:	bl	4058e4 <sqrt@plt+0x3e54>
  405e28:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405e2c:	add	x0, x0, #0x88
  405e30:	ldr	x3, [x0]
  405e34:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405e38:	add	x0, x0, #0x88
  405e3c:	ldr	x0, [x0]
  405e40:	ldr	x0, [x0]
  405e44:	add	x0, x0, #0x28
  405e48:	ldr	x2, [x0]
  405e4c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  405e50:	add	x0, x0, #0xa0
  405e54:	ldr	x0, [x0]
  405e58:	mov	x1, x0
  405e5c:	mov	x0, x3
  405e60:	blr	x2
  405e64:	bl	405868 <sqrt@plt+0x3dd8>
  405e68:	b	405f70 <sqrt@plt+0x44e0>
  405e6c:	mov	x0, #0x2                   	// #2
  405e70:	bl	404890 <sqrt@plt+0x2e00>
  405e74:	str	x0, [sp, #96]
  405e78:	ldr	x1, [sp, #96]
  405e7c:	ldr	w0, [sp, #32]
  405e80:	bl	405574 <sqrt@plt+0x3ae4>
  405e84:	ldr	x0, [sp, #96]
  405e88:	bl	4052d4 <sqrt@plt+0x3844>
  405e8c:	ldr	x19, [sp, #96]
  405e90:	cmp	x19, #0x0
  405e94:	b.eq	405f5c <sqrt@plt+0x44cc>  // b.none
  405e98:	mov	x0, x19
  405e9c:	bl	4042f0 <sqrt@plt+0x2860>
  405ea0:	mov	x1, #0x18                  	// #24
  405ea4:	mov	x0, x19
  405ea8:	bl	413278 <_ZdlPvm@@Base>
  405eac:	b	405f5c <sqrt@plt+0x44cc>
  405eb0:	bl	404a8c <sqrt@plt+0x2ffc>
  405eb4:	str	x0, [sp, #64]
  405eb8:	ldr	x1, [sp, #64]
  405ebc:	ldr	w0, [sp, #32]
  405ec0:	bl	405574 <sqrt@plt+0x3ae4>
  405ec4:	ldr	x0, [sp, #64]
  405ec8:	bl	4052d4 <sqrt@plt+0x3844>
  405ecc:	ldr	x19, [sp, #64]
  405ed0:	cmp	x19, #0x0
  405ed4:	b.eq	405f64 <sqrt@plt+0x44d4>  // b.none
  405ed8:	mov	x0, x19
  405edc:	bl	4042f0 <sqrt@plt+0x2860>
  405ee0:	mov	x1, #0x18                  	// #24
  405ee4:	mov	x0, x19
  405ee8:	bl	413278 <_ZdlPvm@@Base>
  405eec:	b	405f64 <sqrt@plt+0x44d4>
  405ef0:	mov	x0, #0x1                   	// #1
  405ef4:	bl	404950 <sqrt@plt+0x2ec0>
  405ef8:	str	x0, [sp, #104]
  405efc:	ldr	x1, [sp, #104]
  405f00:	ldr	w0, [sp, #32]
  405f04:	bl	405574 <sqrt@plt+0x3ae4>
  405f08:	ldr	x0, [sp, #104]
  405f0c:	bl	4052d4 <sqrt@plt+0x3844>
  405f10:	ldr	x19, [sp, #104]
  405f14:	cmp	x19, #0x0
  405f18:	b.eq	405f6c <sqrt@plt+0x44dc>  // b.none
  405f1c:	mov	x0, x19
  405f20:	bl	4042f0 <sqrt@plt+0x2860>
  405f24:	mov	x1, #0x18                  	// #24
  405f28:	mov	x0, x19
  405f2c:	bl	413278 <_ZdlPvm@@Base>
  405f30:	b	405f6c <sqrt@plt+0x44dc>
  405f34:	nop
  405f38:	b	405f8c <sqrt@plt+0x44fc>
  405f3c:	nop
  405f40:	b	405f8c <sqrt@plt+0x44fc>
  405f44:	nop
  405f48:	b	405f8c <sqrt@plt+0x44fc>
  405f4c:	nop
  405f50:	b	405f8c <sqrt@plt+0x44fc>
  405f54:	nop
  405f58:	b	405f8c <sqrt@plt+0x44fc>
  405f5c:	nop
  405f60:	b	405f8c <sqrt@plt+0x44fc>
  405f64:	nop
  405f68:	b	405f8c <sqrt@plt+0x44fc>
  405f6c:	nop
  405f70:	b	405f8c <sqrt@plt+0x44fc>
  405f74:	mov	x20, x0
  405f78:	mov	x1, #0x28                  	// #40
  405f7c:	mov	x0, x19
  405f80:	bl	413278 <_ZdlPvm@@Base>
  405f84:	mov	x0, x20
  405f88:	bl	401a20 <_Unwind_Resume@plt>
  405f8c:	ldp	x19, x20, [sp, #16]
  405f90:	ldp	x29, x30, [sp], #112
  405f94:	ret
  405f98:	stp	x29, x30, [sp, #-112]!
  405f9c:	mov	x29, sp
  405fa0:	str	x19, [sp, #16]
  405fa4:	strb	wzr, [sp, #111]
  405fa8:	bl	4050b8 <sqrt@plt+0x3628>
  405fac:	str	x0, [sp, #96]
  405fb0:	ldr	x0, [sp, #96]
  405fb4:	ldrb	w0, [x0]
  405fb8:	strb	w0, [sp, #95]
  405fbc:	ldrb	w0, [sp, #95]
  405fc0:	cmp	w0, #0x75
  405fc4:	b.eq	406228 <sqrt@plt+0x4798>  // b.none
  405fc8:	cmp	w0, #0x75
  405fcc:	b.gt	4063a0 <sqrt@plt+0x4910>
  405fd0:	cmp	w0, #0x74
  405fd4:	b.eq	4061f4 <sqrt@plt+0x4764>  // b.none
  405fd8:	cmp	w0, #0x74
  405fdc:	b.gt	4063a0 <sqrt@plt+0x4910>
  405fe0:	cmp	w0, #0x73
  405fe4:	b.eq	4061c8 <sqrt@plt+0x4738>  // b.none
  405fe8:	cmp	w0, #0x73
  405fec:	b.gt	4063a0 <sqrt@plt+0x4910>
  405ff0:	cmp	w0, #0x72
  405ff4:	b.eq	40619c <sqrt@plt+0x470c>  // b.none
  405ff8:	cmp	w0, #0x72
  405ffc:	b.gt	4063a0 <sqrt@plt+0x4910>
  406000:	cmp	w0, #0x70
  406004:	b.eq	406194 <sqrt@plt+0x4704>  // b.none
  406008:	cmp	w0, #0x70
  40600c:	b.gt	4063a0 <sqrt@plt+0x4910>
  406010:	cmp	w0, #0x69
  406014:	b.eq	406168 <sqrt@plt+0x46d8>  // b.none
  406018:	cmp	w0, #0x69
  40601c:	b.gt	4063a0 <sqrt@plt+0x4910>
  406020:	cmp	w0, #0x66
  406024:	b.eq	406074 <sqrt@plt+0x45e4>  // b.none
  406028:	cmp	w0, #0x66
  40602c:	b.gt	4063a0 <sqrt@plt+0x4910>
  406030:	cmp	w0, #0x58
  406034:	b.eq	406290 <sqrt@plt+0x4800>  // b.none
  406038:	cmp	w0, #0x58
  40603c:	b.gt	4063a0 <sqrt@plt+0x4910>
  406040:	cmp	w0, #0x54
  406044:	b.eq	4061fc <sqrt@plt+0x476c>  // b.none
  406048:	cmp	w0, #0x54
  40604c:	b.gt	4063a0 <sqrt@plt+0x4910>
  406050:	cmp	w0, #0x53
  406054:	b.eq	4061d8 <sqrt@plt+0x4748>  // b.none
  406058:	cmp	w0, #0x53
  40605c:	b.gt	4063a0 <sqrt@plt+0x4910>
  406060:	cmp	w0, #0x46
  406064:	b.eq	4060b8 <sqrt@plt+0x4628>  // b.none
  406068:	cmp	w0, #0x48
  40606c:	b.eq	406114 <sqrt@plt+0x4684>  // b.none
  406070:	b	4063a0 <sqrt@plt+0x4910>
  406074:	bl	404c34 <sqrt@plt+0x31a4>
  406078:	str	w0, [sp, #76]
  40607c:	bl	4050b8 <sqrt@plt+0x3628>
  406080:	str	x0, [sp, #64]
  406084:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406088:	add	x0, x0, #0x88
  40608c:	ldr	x0, [x0]
  406090:	ldr	x2, [sp, #64]
  406094:	ldr	w1, [sp, #76]
  406098:	bl	407918 <sqrt@plt+0x5e88>
  40609c:	ldr	x0, [sp, #64]
  4060a0:	cmp	x0, #0x0
  4060a4:	b.eq	4060b0 <sqrt@plt+0x4620>  // b.none
  4060a8:	ldr	x0, [sp, #64]
  4060ac:	bl	401900 <_ZdaPv@plt>
  4060b0:	bl	405868 <sqrt@plt+0x3dd8>
  4060b4:	b	4063e0 <sqrt@plt+0x4950>
  4060b8:	bl	404b20 <sqrt@plt+0x3090>
  4060bc:	str	x0, [sp, #48]
  4060c0:	ldr	x0, [sp, #48]
  4060c4:	cmp	x0, #0x0
  4060c8:	b.ne	4060f4 <sqrt@plt+0x4664>  // b.any
  4060cc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4060d0:	add	x3, x0, #0xbe8
  4060d4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4060d8:	add	x2, x0, #0xbe8
  4060dc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4060e0:	add	x1, x0, #0xbe8
  4060e4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4060e8:	add	x0, x0, #0x890
  4060ec:	bl	40a5cc <sqrt@plt+0x8b3c>
  4060f0:	b	4063d4 <sqrt@plt+0x4944>
  4060f4:	ldr	x0, [sp, #48]
  4060f8:	bl	405490 <sqrt@plt+0x3a00>
  4060fc:	ldr	x0, [sp, #48]
  406100:	cmp	x0, #0x0
  406104:	b.eq	4063d4 <sqrt@plt+0x4944>  // b.none
  406108:	ldr	x0, [sp, #48]
  40610c:	bl	401900 <_ZdaPv@plt>
  406110:	b	4063d4 <sqrt@plt+0x4944>
  406114:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406118:	add	x0, x0, #0xa0
  40611c:	ldr	x19, [x0]
  406120:	bl	404c34 <sqrt@plt+0x31a4>
  406124:	str	w0, [x19, #16]
  406128:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40612c:	add	x0, x0, #0xa0
  406130:	ldr	x0, [x0]
  406134:	ldr	w1, [x0, #16]
  406138:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40613c:	add	x0, x0, #0xa0
  406140:	ldr	x0, [x0]
  406144:	ldr	w0, [x0, #4]
  406148:	cmp	w1, w0
  40614c:	b.ne	406160 <sqrt@plt+0x46d0>  // b.any
  406150:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406154:	add	x0, x0, #0xa0
  406158:	ldr	x0, [x0]
  40615c:	str	wzr, [x0, #16]
  406160:	bl	405868 <sqrt@plt+0x3dd8>
  406164:	b	4063e0 <sqrt@plt+0x4950>
  406168:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40616c:	add	x3, x0, #0xbe8
  406170:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406174:	add	x2, x0, #0xbe8
  406178:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40617c:	add	x1, x0, #0xbe8
  406180:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  406184:	add	x0, x0, #0x8b8
  406188:	bl	40a590 <sqrt@plt+0x8b00>
  40618c:	bl	405868 <sqrt@plt+0x3dd8>
  406190:	b	4063e0 <sqrt@plt+0x4950>
  406194:	bl	405868 <sqrt@plt+0x3dd8>
  406198:	b	4063e0 <sqrt@plt+0x4950>
  40619c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4061a0:	add	x3, x0, #0xbe8
  4061a4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4061a8:	add	x2, x0, #0xbe8
  4061ac:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4061b0:	add	x1, x0, #0xbe8
  4061b4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4061b8:	add	x0, x0, #0x8d8
  4061bc:	bl	40a590 <sqrt@plt+0x8b00>
  4061c0:	bl	405868 <sqrt@plt+0x3dd8>
  4061c4:	b	4063e0 <sqrt@plt+0x4950>
  4061c8:	mov	w0, #0x1                   	// #1
  4061cc:	strb	w0, [sp, #111]
  4061d0:	bl	405868 <sqrt@plt+0x3dd8>
  4061d4:	b	4063e0 <sqrt@plt+0x4950>
  4061d8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4061dc:	add	x0, x0, #0xa0
  4061e0:	ldr	x19, [x0]
  4061e4:	bl	404c34 <sqrt@plt+0x31a4>
  4061e8:	str	w0, [x19, #20]
  4061ec:	bl	405868 <sqrt@plt+0x3dd8>
  4061f0:	b	4063e0 <sqrt@plt+0x4950>
  4061f4:	bl	405868 <sqrt@plt+0x3dd8>
  4061f8:	b	4063e0 <sqrt@plt+0x4950>
  4061fc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406200:	add	x3, x0, #0xbe8
  406204:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406208:	add	x2, x0, #0xbe8
  40620c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406210:	add	x1, x0, #0xbe8
  406214:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  406218:	add	x0, x0, #0x8f8
  40621c:	bl	40a590 <sqrt@plt+0x8b00>
  406220:	bl	40560c <sqrt@plt+0x3b7c>
  406224:	b	4063e0 <sqrt@plt+0x4950>
  406228:	bl	4050b8 <sqrt@plt+0x3628>
  40622c:	str	x0, [sp, #80]
  406230:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406234:	add	x0, x0, #0x88
  406238:	ldr	x5, [x0]
  40623c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406240:	add	x0, x0, #0x88
  406244:	ldr	x0, [x0]
  406248:	ldr	x0, [x0]
  40624c:	add	x0, x0, #0x50
  406250:	ldr	x4, [x0]
  406254:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406258:	add	x0, x0, #0xa0
  40625c:	ldr	x0, [x0]
  406260:	mov	w3, #0x75                  	// #117
  406264:	mov	x2, x0
  406268:	ldr	x1, [sp, #80]
  40626c:	mov	x0, x5
  406270:	blr	x4
  406274:	ldr	x0, [sp, #80]
  406278:	cmp	x0, #0x0
  40627c:	b.eq	406288 <sqrt@plt+0x47f8>  // b.none
  406280:	ldr	x0, [sp, #80]
  406284:	bl	401900 <_ZdaPv@plt>
  406288:	bl	405868 <sqrt@plt+0x3dd8>
  40628c:	b	4063e0 <sqrt@plt+0x4950>
  406290:	bl	404b20 <sqrt@plt+0x3090>
  406294:	str	x0, [sp, #56]
  406298:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40629c:	add	x0, x0, #0x98
  4062a0:	ldr	w0, [x0]
  4062a4:	cmp	w0, #0x0
  4062a8:	b.gt	4062d4 <sqrt@plt+0x4844>
  4062ac:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4062b0:	add	x3, x0, #0xbe8
  4062b4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4062b8:	add	x2, x0, #0xbe8
  4062bc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4062c0:	add	x1, x0, #0xbe8
  4062c4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4062c8:	add	x0, x0, #0x910
  4062cc:	bl	40a590 <sqrt@plt+0x8b00>
  4062d0:	b	406388 <sqrt@plt+0x48f8>
  4062d4:	ldr	x0, [sp, #56]
  4062d8:	cmp	x0, #0x0
  4062dc:	b.eq	406344 <sqrt@plt+0x48b4>  // b.none
  4062e0:	mov	x2, #0x7                   	// #7
  4062e4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4062e8:	add	x1, x0, #0x940
  4062ec:	ldr	x0, [sp, #56]
  4062f0:	bl	401860 <strncmp@plt>
  4062f4:	cmp	w0, #0x0
  4062f8:	b.ne	406344 <sqrt@plt+0x48b4>  // b.any
  4062fc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406300:	add	x0, x0, #0x88
  406304:	ldr	x5, [x0]
  406308:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40630c:	add	x0, x0, #0x88
  406310:	ldr	x0, [x0]
  406314:	ldr	x0, [x0]
  406318:	add	x0, x0, #0x58
  40631c:	ldr	x4, [x0]
  406320:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406324:	add	x0, x0, #0xa0
  406328:	ldr	x0, [x0]
  40632c:	mov	w3, #0x70                  	// #112
  406330:	mov	x2, x0
  406334:	ldr	x1, [sp, #56]
  406338:	mov	x0, x5
  40633c:	blr	x4
  406340:	b	406388 <sqrt@plt+0x48f8>
  406344:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406348:	add	x0, x0, #0x88
  40634c:	ldr	x5, [x0]
  406350:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406354:	add	x0, x0, #0x88
  406358:	ldr	x0, [x0]
  40635c:	ldr	x0, [x0]
  406360:	add	x0, x0, #0x50
  406364:	ldr	x4, [x0]
  406368:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40636c:	add	x0, x0, #0xa0
  406370:	ldr	x0, [x0]
  406374:	mov	w3, #0x70                  	// #112
  406378:	mov	x2, x0
  40637c:	ldr	x1, [sp, #56]
  406380:	mov	x0, x5
  406384:	blr	x4
  406388:	ldr	x0, [sp, #56]
  40638c:	cmp	x0, #0x0
  406390:	b.eq	4063dc <sqrt@plt+0x494c>  // b.none
  406394:	ldr	x0, [sp, #56]
  406398:	bl	401900 <_ZdaPv@plt>
  40639c:	b	4063dc <sqrt@plt+0x494c>
  4063a0:	add	x0, sp, #0x20
  4063a4:	ldrb	w1, [sp, #95]
  4063a8:	bl	409ec4 <sqrt@plt+0x8434>
  4063ac:	add	x1, sp, #0x20
  4063b0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4063b4:	add	x3, x0, #0xbe8
  4063b8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4063bc:	add	x2, x0, #0xbe8
  4063c0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4063c4:	add	x0, x0, #0x948
  4063c8:	bl	40a5cc <sqrt@plt+0x8b3c>
  4063cc:	bl	40560c <sqrt@plt+0x3b7c>
  4063d0:	b	4063e0 <sqrt@plt+0x4950>
  4063d4:	nop
  4063d8:	b	4063e0 <sqrt@plt+0x4950>
  4063dc:	nop
  4063e0:	ldr	x0, [sp, #96]
  4063e4:	cmp	x0, #0x0
  4063e8:	b.eq	4063f4 <sqrt@plt+0x4964>  // b.none
  4063ec:	ldr	x0, [sp, #96]
  4063f0:	bl	401900 <_ZdaPv@plt>
  4063f4:	ldrb	w0, [sp, #111]
  4063f8:	ldr	x19, [sp, #16]
  4063fc:	ldp	x29, x30, [sp], #112
  406400:	ret
  406404:	stp	x29, x30, [sp, #-272]!
  406408:	mov	x29, sp
  40640c:	stp	x19, x20, [sp, #16]
  406410:	str	x0, [sp, #40]
  406414:	add	x0, sp, #0x58
  406418:	bl	407464 <sqrt@plt+0x59d4>
  40641c:	strb	wzr, [sp, #271]
  406420:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406424:	add	x0, x0, #0x98
  406428:	str	wzr, [x0]
  40642c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406430:	add	x0, x0, #0x78
  406434:	mov	w1, #0x1                   	// #1
  406438:	str	w1, [x0]
  40643c:	ldr	x0, [sp, #40]
  406440:	ldrb	w0, [x0]
  406444:	cmp	w0, #0x2d
  406448:	b.ne	40647c <sqrt@plt+0x49ec>  // b.any
  40644c:	ldr	x0, [sp, #40]
  406450:	add	x0, x0, #0x1
  406454:	ldrb	w0, [x0]
  406458:	cmp	w0, #0x0
  40645c:	b.ne	40647c <sqrt@plt+0x49ec>  // b.any
  406460:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406464:	add	x0, x0, #0x38
  406468:	ldr	x1, [x0]
  40646c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406470:	add	x0, x0, #0x90
  406474:	str	x1, [x0]
  406478:	b	4064f8 <sqrt@plt+0x4a68>
  40647c:	bl	401910 <__errno_location@plt>
  406480:	str	wzr, [x0]
  406484:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  406488:	add	x1, x0, #0x960
  40648c:	ldr	x0, [sp, #40]
  406490:	bl	401930 <fopen@plt>
  406494:	mov	x1, x0
  406498:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40649c:	add	x0, x0, #0x90
  4064a0:	str	x1, [x0]
  4064a4:	bl	401910 <__errno_location@plt>
  4064a8:	ldr	w0, [x0]
  4064ac:	cmp	w0, #0x0
  4064b0:	b.ne	4064c8 <sqrt@plt+0x4a38>  // b.any
  4064b4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4064b8:	add	x0, x0, #0x90
  4064bc:	ldr	x0, [x0]
  4064c0:	cmp	x0, #0x0
  4064c4:	b.ne	4064f8 <sqrt@plt+0x4a68>  // b.any
  4064c8:	add	x0, sp, #0x60
  4064cc:	ldr	x1, [sp, #40]
  4064d0:	bl	409e00 <sqrt@plt+0x8370>
  4064d4:	add	x1, sp, #0x60
  4064d8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4064dc:	add	x3, x0, #0xbe8
  4064e0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4064e4:	add	x2, x0, #0xbe8
  4064e8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4064ec:	add	x0, x0, #0x968
  4064f0:	bl	40a590 <sqrt@plt+0x8b00>
  4064f4:	b	407394 <sqrt@plt+0x5904>
  4064f8:	ldr	x0, [sp, #40]
  4064fc:	bl	4053ac <sqrt@plt+0x391c>
  406500:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406504:	add	x0, x0, #0xa0
  406508:	ldr	x0, [x0]
  40650c:	cmp	x0, #0x0
  406510:	b.eq	406518 <sqrt@plt+0x4a88>  // b.none
  406514:	bl	404754 <sqrt@plt+0x2cc4>
  406518:	mov	x0, #0x28                  	// #40
  40651c:	bl	4131bc <_Znwm@@Base>
  406520:	mov	x1, x0
  406524:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406528:	add	x0, x0, #0xa0
  40652c:	str	x1, [x0]
  406530:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  406534:	add	x0, x0, #0x148
  406538:	ldr	x0, [x0]
  40653c:	str	x0, [sp, #112]
  406540:	mov	x0, #0x28                  	// #40
  406544:	bl	4131bc <_Znwm@@Base>
  406548:	mov	x19, x0
  40654c:	ldr	x1, [sp, #112]
  406550:	mov	x0, x19
  406554:	bl	4073a0 <sqrt@plt+0x5910>
  406558:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40655c:	add	x0, x0, #0xa0
  406560:	ldr	x0, [x0]
  406564:	str	x19, [x0, #24]
  406568:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  40656c:	add	x0, x0, #0x148
  406570:	ldr	x0, [x0]
  406574:	str	x0, [sp, #120]
  406578:	mov	x0, #0x28                  	// #40
  40657c:	bl	4131bc <_Znwm@@Base>
  406580:	mov	x19, x0
  406584:	ldr	x1, [sp, #120]
  406588:	mov	x0, x19
  40658c:	bl	4073a0 <sqrt@plt+0x5910>
  406590:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406594:	add	x0, x0, #0xa0
  406598:	ldr	x0, [x0]
  40659c:	str	x19, [x0, #32]
  4065a0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4065a4:	add	x0, x0, #0xa0
  4065a8:	ldr	x0, [x0]
  4065ac:	mov	w1, #0xffffffff            	// #-1
  4065b0:	str	w1, [x0]
  4065b4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4065b8:	add	x0, x0, #0xa0
  4065bc:	ldr	x0, [x0]
  4065c0:	str	wzr, [x0, #16]
  4065c4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4065c8:	add	x0, x0, #0xa0
  4065cc:	ldr	x0, [x0]
  4065d0:	mov	w1, #0xffffffff            	// #-1
  4065d4:	str	w1, [x0, #8]
  4065d8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4065dc:	add	x0, x0, #0xa0
  4065e0:	ldr	x0, [x0]
  4065e4:	str	wzr, [x0, #20]
  4065e8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4065ec:	add	x0, x0, #0xa0
  4065f0:	ldr	x0, [x0]
  4065f4:	str	wzr, [x0, #4]
  4065f8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4065fc:	add	x0, x0, #0xa0
  406600:	ldr	x0, [x0]
  406604:	mov	w1, #0xffffffff            	// #-1
  406608:	str	w1, [x0, #12]
  40660c:	bl	405244 <sqrt@plt+0x37b4>
  406610:	str	w0, [sp, #88]
  406614:	add	x0, sp, #0x58
  406618:	bl	4075b8 <sqrt@plt+0x5b28>
  40661c:	cmn	w0, #0x1
  406620:	cset	w0, eq  // eq = none
  406624:	and	w0, w0, #0xff
  406628:	cmp	w0, #0x0
  40662c:	b.ne	407390 <sqrt@plt+0x5900>  // b.any
  406630:	add	x0, sp, #0x58
  406634:	bl	4075b8 <sqrt@plt+0x5b28>
  406638:	cmp	w0, #0x78
  40663c:	cset	w0, ne  // ne = any
  406640:	and	w0, w0, #0xff
  406644:	cmp	w0, #0x0
  406648:	b.eq	406670 <sqrt@plt+0x4be0>  // b.none
  40664c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406650:	add	x3, x0, #0xbe8
  406654:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406658:	add	x2, x0, #0xbe8
  40665c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406660:	add	x1, x0, #0xbe8
  406664:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  406668:	add	x0, x0, #0x980
  40666c:	bl	40a608 <sqrt@plt+0x8b78>
  406670:	bl	4050b8 <sqrt@plt+0x3628>
  406674:	str	x0, [sp, #240]
  406678:	ldr	x0, [sp, #240]
  40667c:	ldrb	w0, [x0]
  406680:	cmp	w0, #0x54
  406684:	b.eq	4066ac <sqrt@plt+0x4c1c>  // b.none
  406688:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40668c:	add	x3, x0, #0xbe8
  406690:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406694:	add	x2, x0, #0xbe8
  406698:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40669c:	add	x1, x0, #0xbe8
  4066a0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4066a4:	add	x0, x0, #0x980
  4066a8:	bl	40a608 <sqrt@plt+0x8b78>
  4066ac:	ldr	x0, [sp, #240]
  4066b0:	cmp	x0, #0x0
  4066b4:	b.eq	4066c0 <sqrt@plt+0x4c30>  // b.none
  4066b8:	ldr	x0, [sp, #240]
  4066bc:	bl	401900 <_ZdaPv@plt>
  4066c0:	bl	4050b8 <sqrt@plt+0x3628>
  4066c4:	str	x0, [sp, #232]
  4066c8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4066cc:	add	x0, x0, #0x88
  4066d0:	ldr	x0, [x0]
  4066d4:	cmp	x0, #0x0
  4066d8:	b.ne	40672c <sqrt@plt+0x4c9c>  // b.any
  4066dc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4066e0:	add	x0, x0, #0x80
  4066e4:	ldr	x1, [sp, #232]
  4066e8:	str	x1, [x0]
  4066ec:	bl	40df78 <sqrt@plt+0xc4e8>
  4066f0:	cmp	w0, #0x0
  4066f4:	cset	w0, eq  // eq = none
  4066f8:	and	w0, w0, #0xff
  4066fc:	cmp	w0, #0x0
  406700:	b.eq	406794 <sqrt@plt+0x4d04>  // b.none
  406704:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406708:	add	x3, x0, #0xbe8
  40670c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406710:	add	x2, x0, #0xbe8
  406714:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406718:	add	x1, x0, #0xbe8
  40671c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  406720:	add	x0, x0, #0x9a0
  406724:	bl	40a608 <sqrt@plt+0x8b78>
  406728:	b	406794 <sqrt@plt+0x4d04>
  40672c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406730:	add	x0, x0, #0x80
  406734:	ldr	x0, [x0]
  406738:	cmp	x0, #0x0
  40673c:	b.eq	40675c <sqrt@plt+0x4ccc>  // b.none
  406740:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406744:	add	x0, x0, #0x80
  406748:	ldr	x0, [x0]
  40674c:	ldr	x1, [sp, #232]
  406750:	bl	401950 <strcmp@plt>
  406754:	cmp	w0, #0x0
  406758:	b.eq	406780 <sqrt@plt+0x4cf0>  // b.none
  40675c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406760:	add	x3, x0, #0xbe8
  406764:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406768:	add	x2, x0, #0xbe8
  40676c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406770:	add	x1, x0, #0xbe8
  406774:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  406778:	add	x0, x0, #0x9c8
  40677c:	bl	40a608 <sqrt@plt+0x8b78>
  406780:	ldr	x0, [sp, #232]
  406784:	cmp	x0, #0x0
  406788:	b.eq	406794 <sqrt@plt+0x4d04>  // b.none
  40678c:	ldr	x0, [sp, #232]
  406790:	bl	401900 <_ZdaPv@plt>
  406794:	bl	405868 <sqrt@plt+0x3dd8>
  406798:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  40679c:	add	x0, x0, #0x410
  4067a0:	ldr	w1, [x0]
  4067a4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4067a8:	add	x0, x0, #0xa0
  4067ac:	ldr	x2, [x0]
  4067b0:	mov	w0, w1
  4067b4:	lsl	w0, w0, #2
  4067b8:	add	w0, w0, w1
  4067bc:	lsl	w0, w0, #1
  4067c0:	str	w0, [x2, #4]
  4067c4:	bl	405244 <sqrt@plt+0x37b4>
  4067c8:	str	w0, [sp, #88]
  4067cc:	add	x0, sp, #0x58
  4067d0:	bl	4075b8 <sqrt@plt+0x5b28>
  4067d4:	cmp	w0, #0x78
  4067d8:	cset	w0, ne  // ne = any
  4067dc:	and	w0, w0, #0xff
  4067e0:	cmp	w0, #0x0
  4067e4:	b.eq	40680c <sqrt@plt+0x4d7c>  // b.none
  4067e8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4067ec:	add	x3, x0, #0xbe8
  4067f0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4067f4:	add	x2, x0, #0xbe8
  4067f8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4067fc:	add	x1, x0, #0xbe8
  406800:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  406804:	add	x0, x0, #0x9f0
  406808:	bl	40a608 <sqrt@plt+0x8b78>
  40680c:	bl	4050b8 <sqrt@plt+0x3628>
  406810:	str	x0, [sp, #240]
  406814:	ldr	x0, [sp, #240]
  406818:	ldrb	w0, [x0]
  40681c:	cmp	w0, #0x72
  406820:	b.eq	406848 <sqrt@plt+0x4db8>  // b.none
  406824:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406828:	add	x3, x0, #0xbe8
  40682c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406830:	add	x2, x0, #0xbe8
  406834:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406838:	add	x1, x0, #0xbe8
  40683c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  406840:	add	x0, x0, #0x9f0
  406844:	bl	40a608 <sqrt@plt+0x8b78>
  406848:	ldr	x0, [sp, #240]
  40684c:	cmp	x0, #0x0
  406850:	b.eq	40685c <sqrt@plt+0x4dcc>  // b.none
  406854:	ldr	x0, [sp, #240]
  406858:	bl	401900 <_ZdaPv@plt>
  40685c:	bl	404c34 <sqrt@plt+0x31a4>
  406860:	str	w0, [sp, #228]
  406864:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406868:	add	x0, x0, #0xc08
  40686c:	ldr	w0, [x0]
  406870:	str	w0, [sp, #224]
  406874:	ldr	w1, [sp, #228]
  406878:	ldr	w0, [sp, #224]
  40687c:	cmp	w1, w0
  406880:	b.eq	4068a8 <sqrt@plt+0x4e18>  // b.none
  406884:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406888:	add	x3, x0, #0xbe8
  40688c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406890:	add	x2, x0, #0xbe8
  406894:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406898:	add	x1, x0, #0xbe8
  40689c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4068a0:	add	x0, x0, #0xa18
  4068a4:	bl	40a608 <sqrt@plt+0x8b78>
  4068a8:	bl	404c34 <sqrt@plt+0x31a4>
  4068ac:	str	w0, [sp, #228]
  4068b0:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  4068b4:	add	x0, x0, #0x408
  4068b8:	ldr	w0, [x0]
  4068bc:	ldr	w1, [sp, #228]
  4068c0:	cmp	w1, w0
  4068c4:	b.eq	4068ec <sqrt@plt+0x4e5c>  // b.none
  4068c8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4068cc:	add	x3, x0, #0xbe8
  4068d0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4068d4:	add	x2, x0, #0xbe8
  4068d8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4068dc:	add	x1, x0, #0xbe8
  4068e0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4068e4:	add	x0, x0, #0xa38
  4068e8:	bl	40a608 <sqrt@plt+0x8b78>
  4068ec:	bl	404c34 <sqrt@plt+0x31a4>
  4068f0:	str	w0, [sp, #228]
  4068f4:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  4068f8:	add	x0, x0, #0x40c
  4068fc:	ldr	w0, [x0]
  406900:	ldr	w1, [sp, #228]
  406904:	cmp	w1, w0
  406908:	b.eq	406930 <sqrt@plt+0x4ea0>  // b.none
  40690c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406910:	add	x3, x0, #0xbe8
  406914:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406918:	add	x2, x0, #0xbe8
  40691c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406920:	add	x1, x0, #0xbe8
  406924:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  406928:	add	x0, x0, #0xa68
  40692c:	bl	40a608 <sqrt@plt+0x8b78>
  406930:	bl	405868 <sqrt@plt+0x3dd8>
  406934:	bl	405244 <sqrt@plt+0x37b4>
  406938:	str	w0, [sp, #88]
  40693c:	add	x0, sp, #0x58
  406940:	mov	w1, #0x78                  	// #120
  406944:	bl	407528 <sqrt@plt+0x5a98>
  406948:	and	w0, w0, #0xff
  40694c:	cmp	w0, #0x0
  406950:	b.eq	406978 <sqrt@plt+0x4ee8>  // b.none
  406954:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406958:	add	x3, x0, #0xbe8
  40695c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406960:	add	x2, x0, #0xbe8
  406964:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406968:	add	x1, x0, #0xbe8
  40696c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  406970:	add	x0, x0, #0xa90
  406974:	bl	40a608 <sqrt@plt+0x8b78>
  406978:	bl	4050b8 <sqrt@plt+0x3628>
  40697c:	str	x0, [sp, #240]
  406980:	ldr	x0, [sp, #240]
  406984:	ldrb	w0, [x0]
  406988:	cmp	w0, #0x69
  40698c:	b.eq	4069b4 <sqrt@plt+0x4f24>  // b.none
  406990:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406994:	add	x3, x0, #0xbe8
  406998:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40699c:	add	x2, x0, #0xbe8
  4069a0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4069a4:	add	x1, x0, #0xbe8
  4069a8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4069ac:	add	x0, x0, #0xa90
  4069b0:	bl	40a608 <sqrt@plt+0x8b78>
  4069b4:	ldr	x0, [sp, #240]
  4069b8:	cmp	x0, #0x0
  4069bc:	b.eq	4069c8 <sqrt@plt+0x4f38>  // b.none
  4069c0:	ldr	x0, [sp, #240]
  4069c4:	bl	401900 <_ZdaPv@plt>
  4069c8:	bl	405868 <sqrt@plt+0x3dd8>
  4069cc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4069d0:	add	x0, x0, #0x88
  4069d4:	ldr	x0, [x0]
  4069d8:	cmp	x0, #0x0
  4069dc:	b.ne	4069f4 <sqrt@plt+0x4f64>  // b.any
  4069e0:	bl	4039a4 <sqrt@plt+0x1f14>
  4069e4:	mov	x1, x0
  4069e8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4069ec:	add	x0, x0, #0x88
  4069f0:	str	x1, [x0]
  4069f4:	ldrb	w0, [sp, #271]
  4069f8:	cmp	w0, #0x0
  4069fc:	b.ne	4072bc <sqrt@plt+0x582c>  // b.any
  406a00:	bl	405244 <sqrt@plt+0x37b4>
  406a04:	str	w0, [sp, #88]
  406a08:	add	x0, sp, #0x58
  406a0c:	mov	w1, #0xffffffff            	// #-1
  406a10:	bl	4074d0 <sqrt@plt+0x5a40>
  406a14:	and	w0, w0, #0xff
  406a18:	cmp	w0, #0x0
  406a1c:	b.ne	4072b8 <sqrt@plt+0x5828>  // b.any
  406a20:	add	x0, sp, #0x58
  406a24:	bl	4075b8 <sqrt@plt+0x5b28>
  406a28:	sub	w0, w0, #0x23
  406a2c:	cmp	w0, #0x55
  406a30:	b.hi	40724c <sqrt@plt+0x57bc>  // b.pmore
  406a34:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1d88>
  406a38:	add	x1, x1, #0xb64
  406a3c:	ldr	w0, [x1, w0, uxtw #2]
  406a40:	adr	x1, 406a4c <sqrt@plt+0x4fbc>
  406a44:	add	x0, x1, w0, sxtw #2
  406a48:	br	x0
  406a4c:	bl	40560c <sqrt@plt+0x3b7c>
  406a50:	b	4072b4 <sqrt@plt+0x5824>
  406a54:	bl	4051ac <sqrt@plt+0x371c>
  406a58:	str	w0, [sp, #72]
  406a5c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406a60:	add	x0, x0, #0x98
  406a64:	ldr	w0, [x0]
  406a68:	cmp	w0, #0x0
  406a6c:	b.gt	406a80 <sqrt@plt+0x4ff0>
  406a70:	add	x0, sp, #0x58
  406a74:	bl	4075ec <sqrt@plt+0x5b5c>
  406a78:	and	w0, w0, #0xff
  406a7c:	bl	4047f0 <sqrt@plt+0x2d60>
  406a80:	add	x0, sp, #0x48
  406a84:	bl	4075b8 <sqrt@plt+0x5b28>
  406a88:	sub	w0, w0, #0x30
  406a8c:	cmp	w0, #0x9
  406a90:	cset	w0, hi  // hi = pmore
  406a94:	and	w0, w0, #0xff
  406a98:	cmp	w0, #0x0
  406a9c:	b.eq	406ad8 <sqrt@plt+0x5048>  // b.none
  406aa0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406aa4:	add	x3, x0, #0xbe8
  406aa8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406aac:	add	x2, x0, #0xbe8
  406ab0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406ab4:	add	x1, x0, #0xbe8
  406ab8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  406abc:	add	x0, x0, #0xab8
  406ac0:	bl	40a590 <sqrt@plt+0x8b00>
  406ac4:	add	x0, sp, #0x80
  406ac8:	mov	w1, #0x0                   	// #0
  406acc:	bl	407480 <sqrt@plt+0x59f0>
  406ad0:	ldr	w0, [sp, #128]
  406ad4:	str	w0, [sp, #72]
  406ad8:	add	x0, sp, #0x58
  406adc:	bl	4075ec <sqrt@plt+0x5b5c>
  406ae0:	and	w0, w0, #0xff
  406ae4:	strb	w0, [sp, #80]
  406ae8:	add	x0, sp, #0x48
  406aec:	bl	4075ec <sqrt@plt+0x5b5c>
  406af0:	and	w0, w0, #0xff
  406af4:	strb	w0, [sp, #81]
  406af8:	strb	wzr, [sp, #82]
  406afc:	bl	401910 <__errno_location@plt>
  406b00:	str	wzr, [x0]
  406b04:	add	x0, sp, #0x50
  406b08:	mov	w2, #0xa                   	// #10
  406b0c:	mov	x1, #0x0                   	// #0
  406b10:	bl	401770 <strtol@plt>
  406b14:	str	x0, [sp, #160]
  406b18:	bl	401910 <__errno_location@plt>
  406b1c:	ldr	w0, [x0]
  406b20:	cmp	w0, #0x0
  406b24:	b.eq	406b4c <sqrt@plt+0x50bc>  // b.none
  406b28:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406b2c:	add	x3, x0, #0xbe8
  406b30:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406b34:	add	x2, x0, #0xbe8
  406b38:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406b3c:	add	x1, x0, #0xbe8
  406b40:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  406b44:	add	x0, x0, #0xac8
  406b48:	bl	40a590 <sqrt@plt+0x8b00>
  406b4c:	ldr	x0, [sp, #160]
  406b50:	str	w0, [sp, #156]
  406b54:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406b58:	add	x0, x0, #0xa0
  406b5c:	ldr	x0, [x0]
  406b60:	ldr	w2, [x0, #8]
  406b64:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406b68:	add	x0, x0, #0xa0
  406b6c:	ldr	x0, [x0]
  406b70:	ldr	w1, [sp, #156]
  406b74:	add	w1, w2, w1
  406b78:	str	w1, [x0, #8]
  406b7c:	bl	4051ac <sqrt@plt+0x371c>
  406b80:	str	w0, [sp, #72]
  406b84:	add	x0, sp, #0x48
  406b88:	bl	4075b8 <sqrt@plt+0x5b28>
  406b8c:	cmp	w0, #0xa
  406b90:	b.eq	406ba4 <sqrt@plt+0x5114>  // b.none
  406b94:	add	x0, sp, #0x48
  406b98:	bl	4075b8 <sqrt@plt+0x5b28>
  406b9c:	cmn	w0, #0x1
  406ba0:	b.ne	406bac <sqrt@plt+0x511c>  // b.any
  406ba4:	mov	w0, #0x1                   	// #1
  406ba8:	b	406bb0 <sqrt@plt+0x5120>
  406bac:	mov	w0, #0x0                   	// #0
  406bb0:	cmp	w0, #0x0
  406bb4:	b.eq	406be0 <sqrt@plt+0x5150>  // b.none
  406bb8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406bbc:	add	x3, x0, #0xbe8
  406bc0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406bc4:	add	x2, x0, #0xbe8
  406bc8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406bcc:	add	x1, x0, #0xbe8
  406bd0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  406bd4:	add	x0, x0, #0xae8
  406bd8:	bl	40a590 <sqrt@plt+0x8b00>
  406bdc:	b	4072b4 <sqrt@plt+0x5824>
  406be0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406be4:	add	x0, x0, #0x88
  406be8:	ldr	x19, [x0]
  406bec:	add	x0, sp, #0x48
  406bf0:	bl	4075d0 <sqrt@plt+0x5b40>
  406bf4:	and	w1, w0, #0xff
  406bf8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406bfc:	add	x0, x0, #0xa0
  406c00:	ldr	x0, [x0]
  406c04:	mov	x3, #0x0                   	// #0
  406c08:	mov	x2, x0
  406c0c:	mov	x0, x19
  406c10:	bl	407d4c <sqrt@plt+0x62bc>
  406c14:	b	4072b4 <sqrt@plt+0x5824>
  406c18:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406c1c:	add	x0, x0, #0x98
  406c20:	ldr	w0, [x0]
  406c24:	cmp	w0, #0x0
  406c28:	b.gt	406c3c <sqrt@plt+0x51ac>
  406c2c:	add	x0, sp, #0x58
  406c30:	bl	4075ec <sqrt@plt+0x5b5c>
  406c34:	and	w0, w0, #0xff
  406c38:	bl	4047f0 <sqrt@plt+0x2d60>
  406c3c:	bl	4051ac <sqrt@plt+0x371c>
  406c40:	str	w0, [sp, #64]
  406c44:	add	x0, sp, #0x40
  406c48:	mov	w1, #0xa                   	// #10
  406c4c:	bl	4074a4 <sqrt@plt+0x5a14>
  406c50:	and	w0, w0, #0xff
  406c54:	cmp	w0, #0x0
  406c58:	b.ne	406c74 <sqrt@plt+0x51e4>  // b.any
  406c5c:	add	x0, sp, #0x40
  406c60:	mov	w1, #0xffffffff            	// #-1
  406c64:	bl	4074d0 <sqrt@plt+0x5a40>
  406c68:	and	w0, w0, #0xff
  406c6c:	cmp	w0, #0x0
  406c70:	b.eq	406c7c <sqrt@plt+0x51ec>  // b.none
  406c74:	mov	w0, #0x1                   	// #1
  406c78:	b	406c80 <sqrt@plt+0x51f0>
  406c7c:	mov	w0, #0x0                   	// #0
  406c80:	cmp	w0, #0x0
  406c84:	b.eq	406cb0 <sqrt@plt+0x5220>  // b.none
  406c88:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406c8c:	add	x3, x0, #0xbe8
  406c90:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406c94:	add	x2, x0, #0xbe8
  406c98:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406c9c:	add	x1, x0, #0xbe8
  406ca0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  406ca4:	add	x0, x0, #0xb08
  406ca8:	bl	40a590 <sqrt@plt+0x8b00>
  406cac:	b	4072b4 <sqrt@plt+0x5824>
  406cb0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406cb4:	add	x0, x0, #0x88
  406cb8:	ldr	x19, [x0]
  406cbc:	add	x0, sp, #0x40
  406cc0:	bl	4075d0 <sqrt@plt+0x5b40>
  406cc4:	and	w1, w0, #0xff
  406cc8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406ccc:	add	x0, x0, #0xa0
  406cd0:	ldr	x0, [x0]
  406cd4:	mov	x3, #0x0                   	// #0
  406cd8:	mov	x2, x0
  406cdc:	mov	x0, x19
  406ce0:	bl	407d4c <sqrt@plt+0x62bc>
  406ce4:	b	4072b4 <sqrt@plt+0x5824>
  406ce8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406cec:	add	x0, x0, #0x98
  406cf0:	ldr	w0, [x0]
  406cf4:	cmp	w0, #0x0
  406cf8:	b.gt	406d0c <sqrt@plt+0x527c>
  406cfc:	add	x0, sp, #0x58
  406d00:	bl	4075ec <sqrt@plt+0x5b5c>
  406d04:	and	w0, w0, #0xff
  406d08:	bl	4047f0 <sqrt@plt+0x2d60>
  406d0c:	bl	4050b8 <sqrt@plt+0x3628>
  406d10:	str	x0, [sp, #168]
  406d14:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406d18:	add	x0, x0, #0x88
  406d1c:	ldr	x4, [x0]
  406d20:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406d24:	add	x0, x0, #0xa0
  406d28:	ldr	x0, [x0]
  406d2c:	mov	x3, #0x0                   	// #0
  406d30:	mov	x2, x0
  406d34:	ldr	x1, [sp, #168]
  406d38:	mov	x0, x4
  406d3c:	bl	407df0 <sqrt@plt+0x6360>
  406d40:	ldr	x0, [sp, #168]
  406d44:	cmp	x0, #0x0
  406d48:	b.eq	407290 <sqrt@plt+0x5800>  // b.none
  406d4c:	ldr	x0, [sp, #168]
  406d50:	bl	401900 <_ZdaPv@plt>
  406d54:	b	407290 <sqrt@plt+0x5800>
  406d58:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406d5c:	add	x0, x0, #0x98
  406d60:	ldr	w0, [x0]
  406d64:	cmp	w0, #0x0
  406d68:	b.gt	406d7c <sqrt@plt+0x52ec>
  406d6c:	add	x0, sp, #0x58
  406d70:	bl	4075ec <sqrt@plt+0x5b5c>
  406d74:	and	w0, w0, #0xff
  406d78:	bl	4047f0 <sqrt@plt+0x2d60>
  406d7c:	bl	405a68 <sqrt@plt+0x3fd8>
  406d80:	b	4072b4 <sqrt@plt+0x5824>
  406d84:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406d88:	add	x0, x0, #0xa0
  406d8c:	ldr	x19, [x0]
  406d90:	bl	404c34 <sqrt@plt+0x31a4>
  406d94:	str	w0, [x19]
  406d98:	b	4072b4 <sqrt@plt+0x5824>
  406d9c:	bl	404b20 <sqrt@plt+0x3090>
  406da0:	str	x0, [sp, #176]
  406da4:	ldr	x0, [sp, #176]
  406da8:	bl	405490 <sqrt@plt+0x3a00>
  406dac:	ldr	x0, [sp, #176]
  406db0:	cmp	x0, #0x0
  406db4:	b.eq	407298 <sqrt@plt+0x5808>  // b.none
  406db8:	ldr	x0, [sp, #176]
  406dbc:	bl	401900 <_ZdaPv@plt>
  406dc0:	b	407298 <sqrt@plt+0x5808>
  406dc4:	bl	404c34 <sqrt@plt+0x31a4>
  406dc8:	mov	w2, w0
  406dcc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406dd0:	add	x0, x0, #0xa0
  406dd4:	ldr	x0, [x0]
  406dd8:	ldr	w1, [x0, #8]
  406ddc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406de0:	add	x0, x0, #0xa0
  406de4:	ldr	x0, [x0]
  406de8:	add	w1, w2, w1
  406dec:	str	w1, [x0, #8]
  406df0:	b	4072b4 <sqrt@plt+0x5824>
  406df4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406df8:	add	x0, x0, #0xa0
  406dfc:	ldr	x19, [x0]
  406e00:	bl	404c34 <sqrt@plt+0x31a4>
  406e04:	str	w0, [x19, #8]
  406e08:	b	4072b4 <sqrt@plt+0x5824>
  406e0c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406e10:	add	x0, x0, #0xa0
  406e14:	ldr	x0, [x0]
  406e18:	ldr	x0, [x0, #24]
  406e1c:	bl	4058e4 <sqrt@plt+0x3e54>
  406e20:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406e24:	add	x0, x0, #0x88
  406e28:	ldr	x3, [x0]
  406e2c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406e30:	add	x0, x0, #0x88
  406e34:	ldr	x0, [x0]
  406e38:	ldr	x0, [x0]
  406e3c:	add	x0, x0, #0x20
  406e40:	ldr	x2, [x0]
  406e44:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406e48:	add	x0, x0, #0xa0
  406e4c:	ldr	x0, [x0]
  406e50:	mov	x1, x0
  406e54:	mov	x0, x3
  406e58:	blr	x2
  406e5c:	b	4072b4 <sqrt@plt+0x5824>
  406e60:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406e64:	add	x0, x0, #0x98
  406e68:	ldr	w0, [x0]
  406e6c:	cmp	w0, #0x0
  406e70:	b.gt	406e84 <sqrt@plt+0x53f4>
  406e74:	add	x0, sp, #0x58
  406e78:	bl	4075ec <sqrt@plt+0x5b5c>
  406e7c:	and	w0, w0, #0xff
  406e80:	bl	4047f0 <sqrt@plt+0x2d60>
  406e84:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406e88:	add	x0, x0, #0x88
  406e8c:	ldr	x2, [x0]
  406e90:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406e94:	add	x0, x0, #0x88
  406e98:	ldr	x0, [x0]
  406e9c:	ldr	x0, [x0]
  406ea0:	add	x0, x0, #0x48
  406ea4:	ldr	x1, [x0]
  406ea8:	mov	x0, x2
  406eac:	blr	x1
  406eb0:	bl	404c34 <sqrt@plt+0x31a4>
  406eb4:	bl	404c34 <sqrt@plt+0x31a4>
  406eb8:	b	4072b4 <sqrt@plt+0x5824>
  406ebc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406ec0:	add	x0, x0, #0x98
  406ec4:	ldr	w0, [x0]
  406ec8:	cmp	w0, #0x0
  406ecc:	b.gt	406ee0 <sqrt@plt+0x5450>
  406ed0:	add	x0, sp, #0x58
  406ed4:	bl	4075ec <sqrt@plt+0x5b5c>
  406ed8:	and	w0, w0, #0xff
  406edc:	bl	4047f0 <sqrt@plt+0x2d60>
  406ee0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406ee4:	add	x0, x0, #0x88
  406ee8:	ldr	x20, [x0]
  406eec:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406ef0:	add	x0, x0, #0x88
  406ef4:	ldr	x0, [x0]
  406ef8:	ldr	x0, [x0]
  406efc:	add	x0, x0, #0x10
  406f00:	ldr	x19, [x0]
  406f04:	bl	404c34 <sqrt@plt+0x31a4>
  406f08:	mov	w1, w0
  406f0c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406f10:	add	x0, x0, #0xa0
  406f14:	ldr	x0, [x0]
  406f18:	mov	x3, #0x0                   	// #0
  406f1c:	mov	x2, x0
  406f20:	mov	x0, x20
  406f24:	blr	x19
  406f28:	b	4072b4 <sqrt@plt+0x5824>
  406f2c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406f30:	add	x0, x0, #0x98
  406f34:	ldr	w0, [x0]
  406f38:	cmp	w0, #0x0
  406f3c:	b.le	406f80 <sqrt@plt+0x54f0>
  406f40:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406f44:	add	x0, x0, #0x88
  406f48:	ldr	x3, [x0]
  406f4c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406f50:	add	x0, x0, #0x88
  406f54:	ldr	x0, [x0]
  406f58:	ldr	x0, [x0]
  406f5c:	add	x0, x0, #0x38
  406f60:	ldr	x2, [x0]
  406f64:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406f68:	add	x0, x0, #0xa0
  406f6c:	ldr	x0, [x0]
  406f70:	ldr	w0, [x0, #12]
  406f74:	mov	w1, w0
  406f78:	mov	x0, x3
  406f7c:	blr	x2
  406f80:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406f84:	add	x0, x0, #0x98
  406f88:	ldr	w0, [x0]
  406f8c:	add	w1, w0, #0x1
  406f90:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406f94:	add	x0, x0, #0x98
  406f98:	str	w1, [x0]
  406f9c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406fa0:	add	x0, x0, #0x88
  406fa4:	ldr	x20, [x0]
  406fa8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406fac:	add	x0, x0, #0x88
  406fb0:	ldr	x0, [x0]
  406fb4:	ldr	x0, [x0]
  406fb8:	add	x0, x0, #0x30
  406fbc:	ldr	x19, [x0]
  406fc0:	bl	404c34 <sqrt@plt+0x31a4>
  406fc4:	mov	w1, w0
  406fc8:	mov	x0, x20
  406fcc:	blr	x19
  406fd0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406fd4:	add	x0, x0, #0xa0
  406fd8:	ldr	x0, [x0]
  406fdc:	str	wzr, [x0, #12]
  406fe0:	b	4072b4 <sqrt@plt+0x5824>
  406fe4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406fe8:	add	x0, x0, #0xa0
  406fec:	ldr	x19, [x0]
  406ff0:	bl	404c34 <sqrt@plt+0x31a4>
  406ff4:	str	w0, [x19, #4]
  406ff8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  406ffc:	add	x0, x0, #0xa0
  407000:	ldr	x0, [x0]
  407004:	ldr	w1, [x0, #16]
  407008:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40700c:	add	x0, x0, #0xa0
  407010:	ldr	x0, [x0]
  407014:	ldr	w0, [x0, #4]
  407018:	cmp	w1, w0
  40701c:	b.ne	4072a0 <sqrt@plt+0x5810>  // b.any
  407020:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407024:	add	x0, x0, #0xa0
  407028:	ldr	x0, [x0]
  40702c:	str	wzr, [x0, #16]
  407030:	b	4072a0 <sqrt@plt+0x5810>
  407034:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407038:	add	x0, x0, #0x98
  40703c:	ldr	w0, [x0]
  407040:	cmp	w0, #0x0
  407044:	b.gt	407058 <sqrt@plt+0x55c8>
  407048:	add	x0, sp, #0x58
  40704c:	bl	4075ec <sqrt@plt+0x5b5c>
  407050:	and	w0, w0, #0xff
  407054:	bl	4047f0 <sqrt@plt+0x2d60>
  407058:	bl	4050b8 <sqrt@plt+0x3628>
  40705c:	str	x0, [sp, #192]
  407060:	str	xzr, [sp, #256]
  407064:	ldr	x0, [sp, #256]
  407068:	add	x1, x0, #0x1
  40706c:	str	x1, [sp, #256]
  407070:	ldr	x1, [sp, #192]
  407074:	add	x0, x1, x0
  407078:	ldrb	w0, [x0]
  40707c:	strb	w0, [sp, #191]
  407080:	ldrb	w0, [sp, #191]
  407084:	cmp	w0, #0x0
  407088:	cset	w0, ne  // ne = any
  40708c:	and	w0, w0, #0xff
  407090:	cmp	w0, #0x0
  407094:	b.eq	4070f4 <sqrt@plt+0x5664>  // b.none
  407098:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40709c:	add	x0, x0, #0x88
  4070a0:	ldr	x4, [x0]
  4070a4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4070a8:	add	x0, x0, #0xa0
  4070ac:	ldr	x0, [x0]
  4070b0:	add	x1, sp, #0x3c
  4070b4:	mov	x3, x1
  4070b8:	mov	x2, x0
  4070bc:	ldrb	w1, [sp, #191]
  4070c0:	mov	x0, x4
  4070c4:	bl	407d4c <sqrt@plt+0x62bc>
  4070c8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4070cc:	add	x0, x0, #0xa0
  4070d0:	ldr	x0, [x0]
  4070d4:	ldr	w2, [x0, #8]
  4070d8:	ldr	w1, [sp, #60]
  4070dc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4070e0:	add	x0, x0, #0xa0
  4070e4:	ldr	x0, [x0]
  4070e8:	add	w1, w2, w1
  4070ec:	str	w1, [x0, #8]
  4070f0:	b	407064 <sqrt@plt+0x55d4>
  4070f4:	ldr	x0, [sp, #192]
  4070f8:	cmp	x0, #0x0
  4070fc:	b.eq	4072a8 <sqrt@plt+0x5818>  // b.none
  407100:	ldr	x0, [sp, #192]
  407104:	bl	401900 <_ZdaPv@plt>
  407108:	b	4072a8 <sqrt@plt+0x5818>
  40710c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407110:	add	x0, x0, #0x98
  407114:	ldr	w0, [x0]
  407118:	cmp	w0, #0x0
  40711c:	b.gt	407130 <sqrt@plt+0x56a0>
  407120:	add	x0, sp, #0x58
  407124:	bl	4075ec <sqrt@plt+0x5b5c>
  407128:	and	w0, w0, #0xff
  40712c:	bl	4047f0 <sqrt@plt+0x2d60>
  407130:	bl	404c34 <sqrt@plt+0x31a4>
  407134:	str	w0, [sp, #220]
  407138:	bl	4050b8 <sqrt@plt+0x3628>
  40713c:	str	x0, [sp, #208]
  407140:	str	xzr, [sp, #248]
  407144:	ldr	x0, [sp, #248]
  407148:	add	x1, x0, #0x1
  40714c:	str	x1, [sp, #248]
  407150:	ldr	x1, [sp, #208]
  407154:	add	x0, x1, x0
  407158:	ldrb	w0, [x0]
  40715c:	strb	w0, [sp, #207]
  407160:	ldrb	w0, [sp, #207]
  407164:	cmp	w0, #0x0
  407168:	cset	w0, ne  // ne = any
  40716c:	and	w0, w0, #0xff
  407170:	cmp	w0, #0x0
  407174:	b.eq	4071dc <sqrt@plt+0x574c>  // b.none
  407178:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40717c:	add	x0, x0, #0x88
  407180:	ldr	x4, [x0]
  407184:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407188:	add	x0, x0, #0xa0
  40718c:	ldr	x0, [x0]
  407190:	add	x1, sp, #0x38
  407194:	mov	x3, x1
  407198:	mov	x2, x0
  40719c:	ldrb	w1, [sp, #207]
  4071a0:	mov	x0, x4
  4071a4:	bl	407d4c <sqrt@plt+0x62bc>
  4071a8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4071ac:	add	x0, x0, #0xa0
  4071b0:	ldr	x0, [x0]
  4071b4:	ldr	w2, [x0, #8]
  4071b8:	ldr	w1, [sp, #56]
  4071bc:	ldr	w0, [sp, #220]
  4071c0:	add	w1, w1, w0
  4071c4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4071c8:	add	x0, x0, #0xa0
  4071cc:	ldr	x0, [x0]
  4071d0:	add	w1, w2, w1
  4071d4:	str	w1, [x0, #8]
  4071d8:	b	407144 <sqrt@plt+0x56b4>
  4071dc:	ldr	x0, [sp, #208]
  4071e0:	cmp	x0, #0x0
  4071e4:	b.eq	4072b0 <sqrt@plt+0x5820>  // b.none
  4071e8:	ldr	x0, [sp, #208]
  4071ec:	bl	401900 <_ZdaPv@plt>
  4071f0:	b	4072b0 <sqrt@plt+0x5820>
  4071f4:	bl	404c34 <sqrt@plt+0x31a4>
  4071f8:	mov	w2, w0
  4071fc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407200:	add	x0, x0, #0xa0
  407204:	ldr	x0, [x0]
  407208:	ldr	w1, [x0, #12]
  40720c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407210:	add	x0, x0, #0xa0
  407214:	ldr	x0, [x0]
  407218:	add	w1, w2, w1
  40721c:	str	w1, [x0, #12]
  407220:	b	4072b4 <sqrt@plt+0x5824>
  407224:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407228:	add	x0, x0, #0xa0
  40722c:	ldr	x19, [x0]
  407230:	bl	404c34 <sqrt@plt+0x31a4>
  407234:	str	w0, [x19, #12]
  407238:	b	4072b4 <sqrt@plt+0x5824>
  40723c:	bl	405f98 <sqrt@plt+0x4508>
  407240:	and	w0, w0, #0xff
  407244:	strb	w0, [sp, #271]
  407248:	b	4072b4 <sqrt@plt+0x5824>
  40724c:	add	x0, sp, #0x58
  407250:	bl	4075d0 <sqrt@plt+0x5b40>
  407254:	and	w1, w0, #0xff
  407258:	add	x0, sp, #0x88
  40725c:	bl	409ef4 <sqrt@plt+0x8464>
  407260:	add	x1, sp, #0x88
  407264:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407268:	add	x3, x0, #0xbe8
  40726c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407270:	add	x2, x0, #0xbe8
  407274:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  407278:	add	x0, x0, #0xb28
  40727c:	bl	40a5cc <sqrt@plt+0x8b3c>
  407280:	bl	40560c <sqrt@plt+0x3b7c>
  407284:	b	4072b4 <sqrt@plt+0x5824>
  407288:	nop
  40728c:	b	4069f4 <sqrt@plt+0x4f64>
  407290:	nop
  407294:	b	4069f4 <sqrt@plt+0x4f64>
  407298:	nop
  40729c:	b	4069f4 <sqrt@plt+0x4f64>
  4072a0:	nop
  4072a4:	b	4069f4 <sqrt@plt+0x4f64>
  4072a8:	nop
  4072ac:	b	4069f4 <sqrt@plt+0x4f64>
  4072b0:	nop
  4072b4:	b	4069f4 <sqrt@plt+0x4f64>
  4072b8:	nop
  4072bc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4072c0:	add	x0, x0, #0x98
  4072c4:	ldr	w0, [x0]
  4072c8:	cmp	w0, #0x0
  4072cc:	b.le	407310 <sqrt@plt+0x5880>
  4072d0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4072d4:	add	x0, x0, #0x88
  4072d8:	ldr	x3, [x0]
  4072dc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4072e0:	add	x0, x0, #0x88
  4072e4:	ldr	x0, [x0]
  4072e8:	ldr	x0, [x0]
  4072ec:	add	x0, x0, #0x38
  4072f0:	ldr	x2, [x0]
  4072f4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4072f8:	add	x0, x0, #0xa0
  4072fc:	ldr	x0, [x0]
  407300:	ldr	w0, [x0, #12]
  407304:	mov	w1, w0
  407308:	mov	x0, x3
  40730c:	blr	x2
  407310:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407314:	add	x0, x0, #0x88
  407318:	ldr	x0, [x0]
  40731c:	cmp	x0, #0x0
  407320:	b.eq	407334 <sqrt@plt+0x58a4>  // b.none
  407324:	ldr	x1, [x0]
  407328:	add	x1, x1, #0x8
  40732c:	ldr	x1, [x1]
  407330:	blr	x1
  407334:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407338:	add	x0, x0, #0x88
  40733c:	str	xzr, [x0]
  407340:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407344:	add	x0, x0, #0x90
  407348:	ldr	x0, [x0]
  40734c:	bl	401750 <fclose@plt>
  407350:	ldrb	w0, [sp, #271]
  407354:	eor	w0, w0, #0x1
  407358:	and	w0, w0, #0xff
  40735c:	cmp	w0, #0x0
  407360:	b.eq	407388 <sqrt@plt+0x58f8>  // b.none
  407364:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407368:	add	x3, x0, #0xbe8
  40736c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407370:	add	x2, x0, #0xbe8
  407374:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407378:	add	x1, x0, #0xbe8
  40737c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  407380:	add	x0, x0, #0xb48
  407384:	bl	40a5cc <sqrt@plt+0x8b3c>
  407388:	bl	404754 <sqrt@plt+0x2cc4>
  40738c:	b	407394 <sqrt@plt+0x5904>
  407390:	nop
  407394:	ldp	x19, x20, [sp, #16]
  407398:	ldp	x29, x30, [sp], #272
  40739c:	ret
  4073a0:	sub	sp, sp, #0x10
  4073a4:	str	x0, [sp, #8]
  4073a8:	str	x1, [sp]
  4073ac:	ldr	x0, [sp, #8]
  4073b0:	str	wzr, [x0]
  4073b4:	ldr	x0, [sp, #8]
  4073b8:	ldr	x1, [sp]
  4073bc:	str	x1, [x0, #32]
  4073c0:	nop
  4073c4:	add	sp, sp, #0x10
  4073c8:	ret
  4073cc:	stp	x29, x30, [sp, #-32]!
  4073d0:	mov	x29, sp
  4073d4:	str	x0, [sp, #24]
  4073d8:	str	x1, [sp, #16]
  4073dc:	ldr	x0, [sp, #24]
  4073e0:	ldr	x0, [x0, #8]
  4073e4:	ldr	x1, [sp, #16]
  4073e8:	cmp	x1, x0
  4073ec:	b.cc	407414 <sqrt@plt+0x5984>  // b.lo, b.ul, b.last
  4073f0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4073f4:	add	x3, x0, #0xbe8
  4073f8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4073fc:	add	x2, x0, #0xbe8
  407400:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407404:	add	x1, x0, #0xbe8
  407408:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40740c:	add	x0, x0, #0x638
  407410:	bl	40a608 <sqrt@plt+0x8b78>
  407414:	ldr	x0, [sp, #24]
  407418:	ldr	x1, [x0, #16]
  40741c:	ldr	x0, [sp, #16]
  407420:	lsl	x0, x0, #2
  407424:	add	x0, x1, x0
  407428:	ldr	w0, [x0]
  40742c:	ldp	x29, x30, [sp], #32
  407430:	ret
  407434:	sub	sp, sp, #0x10
  407438:	str	x0, [sp, #8]
  40743c:	ldr	x0, [sp, #8]
  407440:	ldr	x0, [x0, #16]
  407444:	add	sp, sp, #0x10
  407448:	ret
  40744c:	sub	sp, sp, #0x10
  407450:	str	x0, [sp, #8]
  407454:	ldr	x0, [sp, #8]
  407458:	ldr	x0, [x0, #8]
  40745c:	add	sp, sp, #0x10
  407460:	ret
  407464:	sub	sp, sp, #0x10
  407468:	str	x0, [sp, #8]
  40746c:	ldr	x0, [sp, #8]
  407470:	str	wzr, [x0]
  407474:	nop
  407478:	add	sp, sp, #0x10
  40747c:	ret
  407480:	sub	sp, sp, #0x10
  407484:	str	x0, [sp, #8]
  407488:	str	w1, [sp, #4]
  40748c:	ldr	x0, [sp, #8]
  407490:	ldr	w1, [sp, #4]
  407494:	str	w1, [x0]
  407498:	nop
  40749c:	add	sp, sp, #0x10
  4074a0:	ret
  4074a4:	sub	sp, sp, #0x10
  4074a8:	str	x0, [sp, #8]
  4074ac:	strb	w1, [sp, #7]
  4074b0:	ldr	x0, [sp, #8]
  4074b4:	ldr	w1, [x0]
  4074b8:	ldrb	w0, [sp, #7]
  4074bc:	cmp	w1, w0
  4074c0:	cset	w0, eq  // eq = none
  4074c4:	and	w0, w0, #0xff
  4074c8:	add	sp, sp, #0x10
  4074cc:	ret
  4074d0:	sub	sp, sp, #0x10
  4074d4:	str	x0, [sp, #8]
  4074d8:	str	w1, [sp, #4]
  4074dc:	ldr	x0, [sp, #8]
  4074e0:	ldr	w0, [x0]
  4074e4:	ldr	w1, [sp, #4]
  4074e8:	cmp	w1, w0
  4074ec:	cset	w0, eq  // eq = none
  4074f0:	and	w0, w0, #0xff
  4074f4:	add	sp, sp, #0x10
  4074f8:	ret
  4074fc:	sub	sp, sp, #0x10
  407500:	str	x0, [sp, #8]
  407504:	str	w1, [sp]
  407508:	ldr	x0, [sp, #8]
  40750c:	ldr	w1, [x0]
  407510:	ldr	w0, [sp]
  407514:	cmp	w1, w0
  407518:	cset	w0, eq  // eq = none
  40751c:	and	w0, w0, #0xff
  407520:	add	sp, sp, #0x10
  407524:	ret
  407528:	stp	x29, x30, [sp, #-32]!
  40752c:	mov	x29, sp
  407530:	str	x0, [sp, #24]
  407534:	strb	w1, [sp, #23]
  407538:	ldrb	w1, [sp, #23]
  40753c:	ldr	x0, [sp, #24]
  407540:	bl	4074a4 <sqrt@plt+0x5a14>
  407544:	and	w0, w0, #0xff
  407548:	eor	w0, w0, #0x1
  40754c:	and	w0, w0, #0xff
  407550:	ldp	x29, x30, [sp], #32
  407554:	ret
  407558:	stp	x29, x30, [sp, #-32]!
  40755c:	mov	x29, sp
  407560:	str	x0, [sp, #24]
  407564:	str	w1, [sp, #20]
  407568:	ldr	w1, [sp, #20]
  40756c:	ldr	x0, [sp, #24]
  407570:	bl	4074d0 <sqrt@plt+0x5a40>
  407574:	and	w0, w0, #0xff
  407578:	eor	w0, w0, #0x1
  40757c:	and	w0, w0, #0xff
  407580:	ldp	x29, x30, [sp], #32
  407584:	ret
  407588:	stp	x29, x30, [sp, #-32]!
  40758c:	mov	x29, sp
  407590:	str	x0, [sp, #24]
  407594:	str	w1, [sp, #16]
  407598:	ldr	w1, [sp, #16]
  40759c:	ldr	x0, [sp, #24]
  4075a0:	bl	4074fc <sqrt@plt+0x5a6c>
  4075a4:	and	w0, w0, #0xff
  4075a8:	eor	w0, w0, #0x1
  4075ac:	and	w0, w0, #0xff
  4075b0:	ldp	x29, x30, [sp], #32
  4075b4:	ret
  4075b8:	sub	sp, sp, #0x10
  4075bc:	str	x0, [sp, #8]
  4075c0:	ldr	x0, [sp, #8]
  4075c4:	ldr	w0, [x0]
  4075c8:	add	sp, sp, #0x10
  4075cc:	ret
  4075d0:	sub	sp, sp, #0x10
  4075d4:	str	x0, [sp, #8]
  4075d8:	ldr	x0, [sp, #8]
  4075dc:	ldr	w0, [x0]
  4075e0:	and	w0, w0, #0xff
  4075e4:	add	sp, sp, #0x10
  4075e8:	ret
  4075ec:	sub	sp, sp, #0x10
  4075f0:	str	x0, [sp, #8]
  4075f4:	ldr	x0, [sp, #8]
  4075f8:	ldr	w0, [x0]
  4075fc:	and	w0, w0, #0xff
  407600:	add	sp, sp, #0x10
  407604:	ret
  407608:	sub	sp, sp, #0x10
  40760c:	str	x0, [sp, #8]
  407610:	ldr	x0, [sp, #8]
  407614:	ldr	x0, [x0, #8]
  407618:	cmp	x0, #0x0
  40761c:	cset	w0, eq  // eq = none
  407620:	and	w0, w0, #0xff
  407624:	add	sp, sp, #0x10
  407628:	ret
  40762c:	stp	x29, x30, [sp, #-32]!
  407630:	mov	x29, sp
  407634:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407638:	add	x0, x0, #0x90
  40763c:	ldr	x0, [x0]
  407640:	bl	401850 <getc@plt>
  407644:	mov	w1, w0
  407648:	add	x0, sp, #0x18
  40764c:	bl	407480 <sqrt@plt+0x59f0>
  407650:	ldr	w0, [sp, #24]
  407654:	ldp	x29, x30, [sp], #32
  407658:	ret
  40765c:	stp	x29, x30, [sp, #-48]!
  407660:	mov	x29, sp
  407664:	str	w0, [sp, #24]
  407668:	add	x0, sp, #0x20
  40766c:	mov	w1, #0x20                  	// #32
  407670:	bl	407480 <sqrt@plt+0x59f0>
  407674:	add	x0, sp, #0x18
  407678:	ldr	w1, [sp, #32]
  40767c:	bl	4074fc <sqrt@plt+0x5a6c>
  407680:	and	w0, w0, #0xff
  407684:	cmp	w0, #0x0
  407688:	b.ne	4076b0 <sqrt@plt+0x5c20>  // b.any
  40768c:	add	x0, sp, #0x28
  407690:	mov	w1, #0x9                   	// #9
  407694:	bl	407480 <sqrt@plt+0x59f0>
  407698:	add	x0, sp, #0x18
  40769c:	ldr	w1, [sp, #40]
  4076a0:	bl	4074fc <sqrt@plt+0x5a6c>
  4076a4:	and	w0, w0, #0xff
  4076a8:	cmp	w0, #0x0
  4076ac:	b.eq	4076b8 <sqrt@plt+0x5c28>  // b.none
  4076b0:	mov	w0, #0x1                   	// #1
  4076b4:	b	4076bc <sqrt@plt+0x5c2c>
  4076b8:	mov	w0, #0x0                   	// #0
  4076bc:	ldp	x29, x30, [sp], #48
  4076c0:	ret
  4076c4:	sub	sp, sp, #0x10
  4076c8:	str	w0, [sp, #12]
  4076cc:	ldr	w0, [sp, #12]
  4076d0:	and	w0, w0, #0x1
  4076d4:	and	w0, w0, #0xff
  4076d8:	add	sp, sp, #0x10
  4076dc:	ret
  4076e0:	stp	x29, x30, [sp, #-48]!
  4076e4:	mov	x29, sp
  4076e8:	str	w0, [sp, #24]
  4076ec:	add	x0, sp, #0x18
  4076f0:	mov	w1, #0xffffffff            	// #-1
  4076f4:	bl	407558 <sqrt@plt+0x5ac8>
  4076f8:	and	w0, w0, #0xff
  4076fc:	cmp	w0, #0x0
  407700:	b.eq	407760 <sqrt@plt+0x5cd0>  // b.none
  407704:	add	x0, sp, #0x18
  407708:	bl	4075b8 <sqrt@plt+0x5b28>
  40770c:	str	w0, [sp, #44]
  407710:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407714:	add	x0, x0, #0x90
  407718:	ldr	x0, [x0]
  40771c:	mov	x1, x0
  407720:	ldr	w0, [sp, #44]
  407724:	bl	4016f0 <ungetc@plt>
  407728:	cmn	w0, #0x1
  40772c:	cset	w0, eq  // eq = none
  407730:	and	w0, w0, #0xff
  407734:	cmp	w0, #0x0
  407738:	b.eq	407760 <sqrt@plt+0x5cd0>  // b.none
  40773c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407740:	add	x3, x0, #0xbe8
  407744:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407748:	add	x2, x0, #0xbe8
  40774c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407750:	add	x1, x0, #0xbe8
  407754:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  407758:	add	x0, x0, #0x850
  40775c:	bl	40a608 <sqrt@plt+0x8b78>
  407760:	nop
  407764:	ldp	x29, x30, [sp], #48
  407768:	ret
  40776c:	sub	sp, sp, #0x20
  407770:	str	x0, [sp, #24]
  407774:	str	x1, [sp, #16]
  407778:	str	x2, [sp, #8]
  40777c:	ldr	x0, [sp, #24]
  407780:	ldr	x1, [sp, #16]
  407784:	str	x1, [x0]
  407788:	ldr	x0, [sp, #24]
  40778c:	ldr	x1, [sp, #8]
  407790:	str	x1, [x0, #8]
  407794:	nop
  407798:	add	sp, sp, #0x20
  40779c:	ret
  4077a0:	sub	sp, sp, #0x10
  4077a4:	str	x0, [sp, #8]
  4077a8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4077ac:	add	x1, x0, #0xdf0
  4077b0:	ldr	x0, [sp, #8]
  4077b4:	str	x1, [x0]
  4077b8:	ldr	x0, [sp, #8]
  4077bc:	str	xzr, [x0, #8]
  4077c0:	ldr	x0, [sp, #8]
  4077c4:	str	xzr, [x0, #16]
  4077c8:	ldr	x0, [sp, #8]
  4077cc:	str	wzr, [x0, #24]
  4077d0:	nop
  4077d4:	add	sp, sp, #0x10
  4077d8:	ret
  4077dc:	stp	x29, x30, [sp, #-48]!
  4077e0:	mov	x29, sp
  4077e4:	str	x0, [sp, #24]
  4077e8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4077ec:	add	x1, x0, #0xdf0
  4077f0:	ldr	x0, [sp, #24]
  4077f4:	str	x1, [x0]
  4077f8:	ldr	x0, [sp, #24]
  4077fc:	ldr	x0, [x0, #16]
  407800:	cmp	x0, #0x0
  407804:	b.eq	407814 <sqrt@plt+0x5d84>  // b.none
  407808:	ldr	x0, [sp, #24]
  40780c:	ldr	x0, [x0, #16]
  407810:	bl	401900 <_ZdaPv@plt>
  407814:	ldr	x0, [sp, #24]
  407818:	ldr	x0, [x0, #8]
  40781c:	cmp	x0, #0x0
  407820:	b.eq	40787c <sqrt@plt+0x5dec>  // b.none
  407824:	ldr	x0, [sp, #24]
  407828:	ldr	x0, [x0, #8]
  40782c:	str	x0, [sp, #40]
  407830:	ldr	x0, [sp, #24]
  407834:	ldr	x0, [x0, #8]
  407838:	ldr	x1, [x0, #8]
  40783c:	ldr	x0, [sp, #24]
  407840:	str	x1, [x0, #8]
  407844:	ldr	x0, [sp, #40]
  407848:	ldr	x0, [x0]
  40784c:	cmp	x0, #0x0
  407850:	b.eq	407864 <sqrt@plt+0x5dd4>  // b.none
  407854:	ldr	x1, [x0]
  407858:	add	x1, x1, #0x8
  40785c:	ldr	x1, [x1]
  407860:	blr	x1
  407864:	ldr	x0, [sp, #40]
  407868:	cmp	x0, #0x0
  40786c:	b.eq	407814 <sqrt@plt+0x5d84>  // b.none
  407870:	mov	x1, #0x10                  	// #16
  407874:	bl	413278 <_ZdlPvm@@Base>
  407878:	b	407814 <sqrt@plt+0x5d84>
  40787c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407880:	add	x0, x0, #0x40
  407884:	ldr	x0, [x0]
  407888:	bl	401a30 <ferror@plt>
  40788c:	cmp	w0, #0x0
  407890:	b.ne	4078ac <sqrt@plt+0x5e1c>  // b.any
  407894:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407898:	add	x0, x0, #0x40
  40789c:	ldr	x0, [x0]
  4078a0:	bl	4018d0 <fflush@plt>
  4078a4:	cmp	w0, #0x0
  4078a8:	b.ge	4078b4 <sqrt@plt+0x5e24>  // b.tcont
  4078ac:	mov	w0, #0x1                   	// #1
  4078b0:	b	4078b8 <sqrt@plt+0x5e28>
  4078b4:	mov	w0, #0x0                   	// #0
  4078b8:	cmp	w0, #0x0
  4078bc:	b.eq	4078e4 <sqrt@plt+0x5e54>  // b.none
  4078c0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4078c4:	add	x3, x0, #0xbe8
  4078c8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4078cc:	add	x2, x0, #0xbe8
  4078d0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4078d4:	add	x1, x0, #0xbe8
  4078d8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4078dc:	add	x0, x0, #0xcc8
  4078e0:	bl	40a608 <sqrt@plt+0x8b78>
  4078e4:	nop
  4078e8:	ldp	x29, x30, [sp], #48
  4078ec:	ret
  4078f0:	stp	x29, x30, [sp, #-32]!
  4078f4:	mov	x29, sp
  4078f8:	str	x0, [sp, #24]
  4078fc:	ldr	x0, [sp, #24]
  407900:	bl	4077dc <sqrt@plt+0x5d4c>
  407904:	mov	x1, #0x38                  	// #56
  407908:	ldr	x0, [sp, #24]
  40790c:	bl	413278 <_ZdlPvm@@Base>
  407910:	ldp	x29, x30, [sp], #32
  407914:	ret
  407918:	stp	x29, x30, [sp, #-80]!
  40791c:	mov	x29, sp
  407920:	str	x0, [sp, #40]
  407924:	str	w1, [sp, #36]
  407928:	str	x2, [sp, #24]
  40792c:	ldr	w0, [sp, #36]
  407930:	mvn	w0, w0
  407934:	lsr	w0, w0, #31
  407938:	and	w0, w0, #0xff
  40793c:	mov	w3, w0
  407940:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  407944:	add	x2, x0, #0xcd8
  407948:	mov	w1, #0x64                  	// #100
  40794c:	mov	w0, w3
  407950:	bl	404090 <sqrt@plt+0x2600>
  407954:	ldr	x0, [sp, #40]
  407958:	ldr	w0, [x0, #24]
  40795c:	ldr	w1, [sp, #36]
  407960:	cmp	w1, w0
  407964:	b.lt	407b48 <sqrt@plt+0x60b8>  // b.tstop
  407968:	ldr	x0, [sp, #40]
  40796c:	ldr	w0, [x0, #24]
  407970:	cmp	w0, #0x0
  407974:	b.ne	407a1c <sqrt@plt+0x5f8c>  // b.any
  407978:	ldr	x0, [sp, #40]
  40797c:	mov	w1, #0xa                   	// #10
  407980:	str	w1, [x0, #24]
  407984:	ldr	x0, [sp, #40]
  407988:	ldr	w0, [x0, #24]
  40798c:	ldr	w1, [sp, #36]
  407990:	cmp	w1, w0
  407994:	b.lt	4079a8 <sqrt@plt+0x5f18>  // b.tstop
  407998:	ldr	w0, [sp, #36]
  40799c:	add	w1, w0, #0x1
  4079a0:	ldr	x0, [sp, #40]
  4079a4:	str	w1, [x0, #24]
  4079a8:	ldr	x0, [sp, #40]
  4079ac:	ldr	w0, [x0, #24]
  4079b0:	sxtw	x0, w0
  4079b4:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  4079b8:	cmp	x0, x1
  4079bc:	b.hi	4079dc <sqrt@plt+0x5f4c>  // b.pmore
  4079c0:	lsl	x0, x0, #3
  4079c4:	bl	4016c0 <_Znam@plt>
  4079c8:	mov	x1, x0
  4079cc:	ldr	x0, [sp, #40]
  4079d0:	str	x1, [x0, #16]
  4079d4:	str	wzr, [sp, #76]
  4079d8:	b	4079e0 <sqrt@plt+0x5f50>
  4079dc:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  4079e0:	ldr	x0, [sp, #40]
  4079e4:	ldr	w0, [x0, #24]
  4079e8:	ldr	w1, [sp, #76]
  4079ec:	cmp	w1, w0
  4079f0:	b.ge	407b48 <sqrt@plt+0x60b8>  // b.tcont
  4079f4:	ldr	x0, [sp, #40]
  4079f8:	ldr	x1, [x0, #16]
  4079fc:	ldrsw	x0, [sp, #76]
  407a00:	lsl	x0, x0, #3
  407a04:	add	x0, x1, x0
  407a08:	str	xzr, [x0]
  407a0c:	ldr	w0, [sp, #76]
  407a10:	add	w0, w0, #0x1
  407a14:	str	w0, [sp, #76]
  407a18:	b	4079e0 <sqrt@plt+0x5f50>
  407a1c:	ldr	x0, [sp, #40]
  407a20:	ldr	x0, [x0, #16]
  407a24:	str	x0, [sp, #64]
  407a28:	ldr	x0, [sp, #40]
  407a2c:	ldr	w0, [x0, #24]
  407a30:	str	w0, [sp, #60]
  407a34:	ldr	x0, [sp, #40]
  407a38:	ldr	w0, [x0, #24]
  407a3c:	lsl	w1, w0, #1
  407a40:	ldr	x0, [sp, #40]
  407a44:	str	w1, [x0, #24]
  407a48:	ldr	x0, [sp, #40]
  407a4c:	ldr	w0, [x0, #24]
  407a50:	ldr	w1, [sp, #36]
  407a54:	cmp	w1, w0
  407a58:	b.lt	407a6c <sqrt@plt+0x5fdc>  // b.tstop
  407a5c:	ldr	w0, [sp, #36]
  407a60:	add	w1, w0, #0x1
  407a64:	ldr	x0, [sp, #40]
  407a68:	str	w1, [x0, #24]
  407a6c:	ldr	x0, [sp, #40]
  407a70:	ldr	w0, [x0, #24]
  407a74:	sxtw	x0, w0
  407a78:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  407a7c:	cmp	x0, x1
  407a80:	b.hi	407aa0 <sqrt@plt+0x6010>  // b.pmore
  407a84:	lsl	x0, x0, #3
  407a88:	bl	4016c0 <_Znam@plt>
  407a8c:	mov	x1, x0
  407a90:	ldr	x0, [sp, #40]
  407a94:	str	x1, [x0, #16]
  407a98:	str	wzr, [sp, #72]
  407a9c:	b	407aa4 <sqrt@plt+0x6014>
  407aa0:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  407aa4:	ldr	w1, [sp, #72]
  407aa8:	ldr	w0, [sp, #60]
  407aac:	cmp	w1, w0
  407ab0:	b.ge	407af0 <sqrt@plt+0x6060>  // b.tcont
  407ab4:	ldrsw	x0, [sp, #72]
  407ab8:	lsl	x0, x0, #3
  407abc:	ldr	x1, [sp, #64]
  407ac0:	add	x1, x1, x0
  407ac4:	ldr	x0, [sp, #40]
  407ac8:	ldr	x2, [x0, #16]
  407acc:	ldrsw	x0, [sp, #72]
  407ad0:	lsl	x0, x0, #3
  407ad4:	add	x0, x2, x0
  407ad8:	ldr	x1, [x1]
  407adc:	str	x1, [x0]
  407ae0:	ldr	w0, [sp, #72]
  407ae4:	add	w0, w0, #0x1
  407ae8:	str	w0, [sp, #72]
  407aec:	b	407aa4 <sqrt@plt+0x6014>
  407af0:	ldr	w0, [sp, #60]
  407af4:	str	w0, [sp, #72]
  407af8:	ldr	x0, [sp, #40]
  407afc:	ldr	w0, [x0, #24]
  407b00:	ldr	w1, [sp, #72]
  407b04:	cmp	w1, w0
  407b08:	b.ge	407b34 <sqrt@plt+0x60a4>  // b.tcont
  407b0c:	ldr	x0, [sp, #40]
  407b10:	ldr	x1, [x0, #16]
  407b14:	ldrsw	x0, [sp, #72]
  407b18:	lsl	x0, x0, #3
  407b1c:	add	x0, x1, x0
  407b20:	str	xzr, [x0]
  407b24:	ldr	w0, [sp, #72]
  407b28:	add	w0, w0, #0x1
  407b2c:	str	w0, [sp, #72]
  407b30:	b	407af8 <sqrt@plt+0x6068>
  407b34:	ldr	x0, [sp, #64]
  407b38:	cmp	x0, #0x0
  407b3c:	b.eq	407b48 <sqrt@plt+0x60b8>  // b.none
  407b40:	ldr	x0, [sp, #64]
  407b44:	bl	401900 <_ZdaPv@plt>
  407b48:	ldr	x1, [sp, #24]
  407b4c:	ldr	x0, [sp, #40]
  407b50:	bl	407b80 <sqrt@plt+0x60f0>
  407b54:	str	x0, [sp, #48]
  407b58:	ldr	x0, [sp, #40]
  407b5c:	ldr	x1, [x0, #16]
  407b60:	ldrsw	x0, [sp, #36]
  407b64:	lsl	x0, x0, #3
  407b68:	add	x0, x1, x0
  407b6c:	ldr	x1, [sp, #48]
  407b70:	str	x1, [x0]
  407b74:	nop
  407b78:	ldp	x29, x30, [sp], #80
  407b7c:	ret
  407b80:	stp	x29, x30, [sp, #-64]!
  407b84:	mov	x29, sp
  407b88:	str	x19, [sp, #16]
  407b8c:	str	x0, [sp, #40]
  407b90:	str	x1, [sp, #32]
  407b94:	ldr	x0, [sp, #40]
  407b98:	ldr	x0, [x0, #8]
  407b9c:	str	x0, [sp, #56]
  407ba0:	ldr	x0, [sp, #56]
  407ba4:	cmp	x0, #0x0
  407ba8:	b.eq	407bf0 <sqrt@plt+0x6160>  // b.none
  407bac:	ldr	x0, [sp, #56]
  407bb0:	ldr	x0, [x0]
  407bb4:	bl	40c3d4 <sqrt@plt+0xa944>
  407bb8:	ldr	x1, [sp, #32]
  407bbc:	bl	401950 <strcmp@plt>
  407bc0:	cmp	w0, #0x0
  407bc4:	cset	w0, eq  // eq = none
  407bc8:	and	w0, w0, #0xff
  407bcc:	cmp	w0, #0x0
  407bd0:	b.eq	407be0 <sqrt@plt+0x6150>  // b.none
  407bd4:	ldr	x0, [sp, #56]
  407bd8:	ldr	x0, [x0]
  407bdc:	b	407c70 <sqrt@plt+0x61e0>
  407be0:	ldr	x0, [sp, #56]
  407be4:	ldr	x0, [x0, #8]
  407be8:	str	x0, [sp, #56]
  407bec:	b	407ba0 <sqrt@plt+0x6110>
  407bf0:	ldr	x0, [sp, #40]
  407bf4:	ldr	x0, [x0]
  407bf8:	add	x0, x0, #0x40
  407bfc:	ldr	x2, [x0]
  407c00:	ldr	x1, [sp, #32]
  407c04:	ldr	x0, [sp, #40]
  407c08:	blr	x2
  407c0c:	str	x0, [sp, #48]
  407c10:	ldr	x0, [sp, #48]
  407c14:	cmp	x0, #0x0
  407c18:	b.ne	407c40 <sqrt@plt+0x61b0>  // b.any
  407c1c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407c20:	add	x3, x0, #0xbe8
  407c24:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407c28:	add	x2, x0, #0xbe8
  407c2c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407c30:	add	x1, x0, #0xbe8
  407c34:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  407c38:	add	x0, x0, #0xcf8
  407c3c:	bl	40a608 <sqrt@plt+0x8b78>
  407c40:	mov	x0, #0x10                  	// #16
  407c44:	bl	4131bc <_Znwm@@Base>
  407c48:	mov	x19, x0
  407c4c:	ldr	x0, [sp, #40]
  407c50:	ldr	x0, [x0, #8]
  407c54:	mov	x2, x0
  407c58:	ldr	x1, [sp, #48]
  407c5c:	mov	x0, x19
  407c60:	bl	40776c <sqrt@plt+0x5cdc>
  407c64:	ldr	x0, [sp, #40]
  407c68:	str	x19, [x0, #8]
  407c6c:	ldr	x0, [sp, #48]
  407c70:	ldr	x19, [sp, #16]
  407c74:	ldp	x29, x30, [sp], #64
  407c78:	ret
  407c7c:	stp	x29, x30, [sp, #-32]!
  407c80:	mov	x29, sp
  407c84:	str	x0, [sp, #24]
  407c88:	str	x1, [sp, #16]
  407c8c:	mov	w2, #0x0                   	// #0
  407c90:	mov	x1, #0x0                   	// #0
  407c94:	ldr	x0, [sp, #16]
  407c98:	bl	40cbfc <sqrt@plt+0xb16c>
  407c9c:	ldp	x29, x30, [sp], #32
  407ca0:	ret
  407ca4:	sub	sp, sp, #0x10
  407ca8:	str	x0, [sp, #8]
  407cac:	nop
  407cb0:	add	sp, sp, #0x10
  407cb4:	ret
  407cb8:	sub	sp, sp, #0x20
  407cbc:	str	x0, [sp, #24]
  407cc0:	str	x1, [sp, #16]
  407cc4:	str	x2, [sp, #8]
  407cc8:	strb	w3, [sp, #7]
  407ccc:	nop
  407cd0:	add	sp, sp, #0x20
  407cd4:	ret
  407cd8:	sub	sp, sp, #0x20
  407cdc:	str	x0, [sp, #24]
  407ce0:	str	x1, [sp, #16]
  407ce4:	str	x2, [sp, #8]
  407ce8:	strb	w3, [sp, #7]
  407cec:	nop
  407cf0:	add	sp, sp, #0x20
  407cf4:	ret
  407cf8:	sub	sp, sp, #0x20
  407cfc:	str	x0, [sp, #24]
  407d00:	str	w1, [sp, #20]
  407d04:	str	x2, [sp, #8]
  407d08:	str	w3, [sp, #16]
  407d0c:	str	x4, [sp]
  407d10:	nop
  407d14:	add	sp, sp, #0x20
  407d18:	ret
  407d1c:	sub	sp, sp, #0x10
  407d20:	str	x0, [sp, #8]
  407d24:	str	x1, [sp]
  407d28:	nop
  407d2c:	add	sp, sp, #0x10
  407d30:	ret
  407d34:	sub	sp, sp, #0x10
  407d38:	str	x0, [sp, #8]
  407d3c:	str	x1, [sp]
  407d40:	nop
  407d44:	add	sp, sp, #0x10
  407d48:	ret
  407d4c:	stp	x29, x30, [sp, #-80]!
  407d50:	mov	x29, sp
  407d54:	str	x0, [sp, #40]
  407d58:	strb	w1, [sp, #39]
  407d5c:	str	x2, [sp, #24]
  407d60:	str	x3, [sp, #16]
  407d64:	ldrb	w0, [sp, #39]
  407d68:	strb	w0, [sp, #64]
  407d6c:	strb	wzr, [sp, #65]
  407d70:	add	x2, sp, #0x30
  407d74:	add	x1, sp, #0x3c
  407d78:	add	x0, sp, #0x40
  407d7c:	mov	x4, x2
  407d80:	mov	x3, x1
  407d84:	ldr	x2, [sp, #24]
  407d88:	mov	x1, x0
  407d8c:	ldr	x0, [sp, #40]
  407d90:	bl	407e90 <sqrt@plt+0x6400>
  407d94:	str	x0, [sp, #72]
  407d98:	ldr	x0, [sp, #40]
  407d9c:	ldr	x0, [x0]
  407da0:	add	x0, x0, #0x60
  407da4:	ldr	x6, [x0]
  407da8:	ldr	x0, [sp, #48]
  407dac:	ldr	w1, [sp, #60]
  407db0:	mov	x5, #0x0                   	// #0
  407db4:	mov	w4, w1
  407db8:	ldr	x3, [sp, #24]
  407dbc:	mov	x2, x0
  407dc0:	ldr	x1, [sp, #72]
  407dc4:	ldr	x0, [sp, #40]
  407dc8:	blr	x6
  407dcc:	ldr	x0, [sp, #16]
  407dd0:	cmp	x0, #0x0
  407dd4:	b.eq	407de4 <sqrt@plt+0x6354>  // b.none
  407dd8:	ldr	w1, [sp, #60]
  407ddc:	ldr	x0, [sp, #16]
  407de0:	str	w1, [x0]
  407de4:	nop
  407de8:	ldp	x29, x30, [sp], #80
  407dec:	ret
  407df0:	stp	x29, x30, [sp, #-80]!
  407df4:	mov	x29, sp
  407df8:	str	x0, [sp, #40]
  407dfc:	str	x1, [sp, #32]
  407e00:	str	x2, [sp, #24]
  407e04:	str	x3, [sp, #16]
  407e08:	add	x1, sp, #0x40
  407e0c:	add	x0, sp, #0x3c
  407e10:	mov	x4, x1
  407e14:	mov	x3, x0
  407e18:	ldr	x2, [sp, #24]
  407e1c:	ldr	x1, [sp, #32]
  407e20:	ldr	x0, [sp, #40]
  407e24:	bl	407e90 <sqrt@plt+0x6400>
  407e28:	str	x0, [sp, #72]
  407e2c:	ldr	x0, [sp, #72]
  407e30:	cmp	x0, #0x0
  407e34:	b.eq	407e84 <sqrt@plt+0x63f4>  // b.none
  407e38:	ldr	x0, [sp, #40]
  407e3c:	ldr	x0, [x0]
  407e40:	add	x0, x0, #0x60
  407e44:	ldr	x6, [x0]
  407e48:	ldr	x0, [sp, #64]
  407e4c:	ldr	w1, [sp, #60]
  407e50:	ldr	x5, [sp, #32]
  407e54:	mov	w4, w1
  407e58:	ldr	x3, [sp, #24]
  407e5c:	mov	x2, x0
  407e60:	ldr	x1, [sp, #72]
  407e64:	ldr	x0, [sp, #40]
  407e68:	blr	x6
  407e6c:	ldr	x0, [sp, #16]
  407e70:	cmp	x0, #0x0
  407e74:	b.eq	407e84 <sqrt@plt+0x63f4>  // b.none
  407e78:	ldr	w1, [sp, #60]
  407e7c:	ldr	x0, [sp, #16]
  407e80:	str	w1, [x0]
  407e84:	nop
  407e88:	ldp	x29, x30, [sp], #80
  407e8c:	ret
  407e90:	stp	x29, x30, [sp, #-176]!
  407e94:	mov	x29, sp
  407e98:	str	x0, [sp, #56]
  407e9c:	str	x1, [sp, #48]
  407ea0:	str	x2, [sp, #40]
  407ea4:	str	x3, [sp, #32]
  407ea8:	str	x4, [sp, #24]
  407eac:	ldr	x0, [sp, #48]
  407eb0:	bl	412dc8 <sqrt@plt+0x11338>
  407eb4:	str	x0, [sp, #168]
  407eb8:	ldr	x0, [sp, #40]
  407ebc:	ldr	w0, [x0]
  407ec0:	str	w0, [sp, #164]
  407ec4:	ldr	w0, [sp, #164]
  407ec8:	cmp	w0, #0x0
  407ecc:	b.lt	407ee4 <sqrt@plt+0x6454>  // b.tstop
  407ed0:	ldr	x0, [sp, #56]
  407ed4:	ldr	w0, [x0, #24]
  407ed8:	ldr	w1, [sp, #164]
  407edc:	cmp	w1, w0
  407ee0:	b.lt	407f18 <sqrt@plt+0x6488>  // b.tstop
  407ee4:	add	x0, sp, #0x40
  407ee8:	ldr	w1, [sp, #164]
  407eec:	bl	409e64 <sqrt@plt+0x83d4>
  407ef0:	add	x1, sp, #0x40
  407ef4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407ef8:	add	x3, x0, #0xbe8
  407efc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407f00:	add	x2, x0, #0xbe8
  407f04:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  407f08:	add	x0, x0, #0xd10
  407f0c:	bl	40a590 <sqrt@plt+0x8b00>
  407f10:	mov	x0, #0x0                   	// #0
  407f14:	b	408094 <sqrt@plt+0x6604>
  407f18:	ldr	x0, [sp, #56]
  407f1c:	ldr	x1, [x0, #16]
  407f20:	ldrsw	x0, [sp, #164]
  407f24:	lsl	x0, x0, #3
  407f28:	add	x0, x1, x0
  407f2c:	ldr	x1, [x0]
  407f30:	ldr	x0, [sp, #24]
  407f34:	str	x1, [x0]
  407f38:	ldr	x0, [sp, #24]
  407f3c:	ldr	x0, [x0]
  407f40:	cmp	x0, #0x0
  407f44:	b.ne	407f7c <sqrt@plt+0x64ec>  // b.any
  407f48:	add	x0, sp, #0x50
  407f4c:	ldr	w1, [sp, #164]
  407f50:	bl	409e64 <sqrt@plt+0x83d4>
  407f54:	add	x1, sp, #0x50
  407f58:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407f5c:	add	x3, x0, #0xbe8
  407f60:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407f64:	add	x2, x0, #0xbe8
  407f68:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  407f6c:	add	x0, x0, #0xd28
  407f70:	bl	40a590 <sqrt@plt+0x8b00>
  407f74:	mov	x0, #0x0                   	// #0
  407f78:	b	408094 <sqrt@plt+0x6604>
  407f7c:	ldr	x0, [sp, #24]
  407f80:	ldr	x0, [x0]
  407f84:	ldr	x1, [sp, #168]
  407f88:	bl	40b45c <sqrt@plt+0x99cc>
  407f8c:	cmp	w0, #0x0
  407f90:	cset	w0, eq  // eq = none
  407f94:	and	w0, w0, #0xff
  407f98:	cmp	w0, #0x0
  407f9c:	b.eq	408054 <sqrt@plt+0x65c4>  // b.none
  407fa0:	ldr	x0, [sp, #48]
  407fa4:	ldrb	w0, [x0]
  407fa8:	cmp	w0, #0x0
  407fac:	b.eq	40800c <sqrt@plt+0x657c>  // b.none
  407fb0:	ldr	x0, [sp, #48]
  407fb4:	add	x0, x0, #0x1
  407fb8:	ldrb	w0, [x0]
  407fbc:	cmp	w0, #0x0
  407fc0:	b.ne	40800c <sqrt@plt+0x657c>  // b.any
  407fc4:	ldr	x0, [sp, #24]
  407fc8:	ldr	x0, [x0]
  407fcc:	bl	40c3d4 <sqrt@plt+0xa944>
  407fd0:	mov	x1, x0
  407fd4:	add	x0, sp, #0x60
  407fd8:	bl	409e00 <sqrt@plt+0x8370>
  407fdc:	ldr	x0, [sp, #48]
  407fe0:	ldrb	w1, [x0]
  407fe4:	add	x0, sp, #0x70
  407fe8:	bl	409ec4 <sqrt@plt+0x8434>
  407fec:	add	x2, sp, #0x70
  407ff0:	add	x1, sp, #0x60
  407ff4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  407ff8:	add	x3, x0, #0xbe8
  407ffc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  408000:	add	x0, x0, #0xd40
  408004:	bl	40a590 <sqrt@plt+0x8b00>
  408008:	b	40804c <sqrt@plt+0x65bc>
  40800c:	ldr	x0, [sp, #24]
  408010:	ldr	x0, [x0]
  408014:	bl	40c3d4 <sqrt@plt+0xa944>
  408018:	mov	x1, x0
  40801c:	add	x0, sp, #0x80
  408020:	bl	409e00 <sqrt@plt+0x8370>
  408024:	add	x0, sp, #0x90
  408028:	ldr	x1, [sp, #48]
  40802c:	bl	409e00 <sqrt@plt+0x8370>
  408030:	add	x2, sp, #0x90
  408034:	add	x1, sp, #0x80
  408038:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40803c:	add	x3, x0, #0xbe8
  408040:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  408044:	add	x0, x0, #0xd70
  408048:	bl	40a590 <sqrt@plt+0x8b00>
  40804c:	mov	x0, #0x0                   	// #0
  408050:	b	408094 <sqrt@plt+0x6604>
  408054:	ldr	x0, [sp, #24]
  408058:	ldr	x3, [x0]
  40805c:	ldr	x0, [sp, #40]
  408060:	ldr	w0, [x0, #4]
  408064:	mov	w2, w0
  408068:	ldr	x1, [sp, #168]
  40806c:	mov	x0, x3
  408070:	bl	40b638 <sqrt@plt+0x9ba8>
  408074:	str	w0, [sp, #160]
  408078:	ldr	x0, [sp, #32]
  40807c:	cmp	x0, #0x0
  408080:	b.eq	408090 <sqrt@plt+0x6600>  // b.none
  408084:	ldr	x0, [sp, #32]
  408088:	ldr	w1, [sp, #160]
  40808c:	str	w1, [x0]
  408090:	ldr	x0, [sp, #168]
  408094:	ldp	x29, x30, [sp], #176
  408098:	ret
  40809c:	stp	x29, x30, [sp, #-144]!
  4080a0:	mov	x29, sp
  4080a4:	str	x0, [sp, #40]
  4080a8:	str	w1, [sp, #36]
  4080ac:	str	x2, [sp, #24]
  4080b0:	str	x3, [sp, #16]
  4080b4:	ldr	w0, [sp, #36]
  4080b8:	bl	412da4 <sqrt@plt+0x11314>
  4080bc:	str	x0, [sp, #136]
  4080c0:	ldr	x0, [sp, #24]
  4080c4:	ldr	w0, [x0]
  4080c8:	str	w0, [sp, #132]
  4080cc:	ldr	w0, [sp, #132]
  4080d0:	cmp	w0, #0x0
  4080d4:	b.lt	4080ec <sqrt@plt+0x665c>  // b.tstop
  4080d8:	ldr	x0, [sp, #40]
  4080dc:	ldr	w0, [x0, #24]
  4080e0:	ldr	w1, [sp, #132]
  4080e4:	cmp	w1, w0
  4080e8:	b.lt	40811c <sqrt@plt+0x668c>  // b.tstop
  4080ec:	add	x0, sp, #0x30
  4080f0:	ldr	w1, [sp, #132]
  4080f4:	bl	409e64 <sqrt@plt+0x83d4>
  4080f8:	add	x1, sp, #0x30
  4080fc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  408100:	add	x3, x0, #0xbe8
  408104:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  408108:	add	x2, x0, #0xbe8
  40810c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  408110:	add	x0, x0, #0xd10
  408114:	bl	40a590 <sqrt@plt+0x8b00>
  408118:	b	408234 <sqrt@plt+0x67a4>
  40811c:	ldr	x0, [sp, #40]
  408120:	ldr	x1, [x0, #16]
  408124:	ldrsw	x0, [sp, #132]
  408128:	lsl	x0, x0, #3
  40812c:	add	x0, x1, x0
  408130:	ldr	x0, [x0]
  408134:	str	x0, [sp, #120]
  408138:	ldr	x0, [sp, #120]
  40813c:	cmp	x0, #0x0
  408140:	b.ne	408174 <sqrt@plt+0x66e4>  // b.any
  408144:	add	x0, sp, #0x40
  408148:	ldr	w1, [sp, #132]
  40814c:	bl	409e64 <sqrt@plt+0x83d4>
  408150:	add	x1, sp, #0x40
  408154:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  408158:	add	x3, x0, #0xbe8
  40815c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  408160:	add	x2, x0, #0xbe8
  408164:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  408168:	add	x0, x0, #0xd28
  40816c:	bl	40a590 <sqrt@plt+0x8b00>
  408170:	b	408234 <sqrt@plt+0x67a4>
  408174:	ldr	x1, [sp, #136]
  408178:	ldr	x0, [sp, #120]
  40817c:	bl	40b45c <sqrt@plt+0x99cc>
  408180:	cmp	w0, #0x0
  408184:	cset	w0, eq  // eq = none
  408188:	and	w0, w0, #0xff
  40818c:	cmp	w0, #0x0
  408190:	b.eq	4081d4 <sqrt@plt+0x6744>  // b.none
  408194:	ldr	x0, [sp, #120]
  408198:	bl	40c3d4 <sqrt@plt+0xa944>
  40819c:	mov	x1, x0
  4081a0:	add	x0, sp, #0x50
  4081a4:	bl	409e00 <sqrt@plt+0x8370>
  4081a8:	add	x0, sp, #0x60
  4081ac:	ldr	w1, [sp, #36]
  4081b0:	bl	409e64 <sqrt@plt+0x83d4>
  4081b4:	add	x2, sp, #0x60
  4081b8:	add	x1, sp, #0x50
  4081bc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4081c0:	add	x3, x0, #0xbe8
  4081c4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4081c8:	add	x0, x0, #0xda8
  4081cc:	bl	40a590 <sqrt@plt+0x8b00>
  4081d0:	b	408234 <sqrt@plt+0x67a4>
  4081d4:	ldr	x0, [sp, #24]
  4081d8:	ldr	w0, [x0, #4]
  4081dc:	mov	w2, w0
  4081e0:	ldr	x1, [sp, #136]
  4081e4:	ldr	x0, [sp, #120]
  4081e8:	bl	40b638 <sqrt@plt+0x9ba8>
  4081ec:	str	w0, [sp, #116]
  4081f0:	ldr	x0, [sp, #16]
  4081f4:	cmp	x0, #0x0
  4081f8:	b.eq	408208 <sqrt@plt+0x6778>  // b.none
  4081fc:	ldr	x0, [sp, #16]
  408200:	ldr	w1, [sp, #116]
  408204:	str	w1, [x0]
  408208:	ldr	x0, [sp, #40]
  40820c:	ldr	x0, [x0]
  408210:	add	x0, x0, #0x60
  408214:	ldr	x6, [x0]
  408218:	mov	x5, #0x0                   	// #0
  40821c:	ldr	w4, [sp, #116]
  408220:	ldr	x3, [sp, #24]
  408224:	ldr	x2, [sp, #120]
  408228:	ldr	x1, [sp, #136]
  40822c:	ldr	x0, [sp, #40]
  408230:	blr	x6
  408234:	ldp	x29, x30, [sp], #144
  408238:	ret
  40823c:	sub	sp, sp, #0x10
  408240:	str	x0, [sp, #8]
  408244:	str	w1, [sp, #4]
  408248:	ldr	w0, [sp, #4]
  40824c:	cmp	w0, #0x0
  408250:	b.lt	408284 <sqrt@plt+0x67f4>  // b.tstop
  408254:	ldr	x0, [sp, #8]
  408258:	ldr	w0, [x0, #24]
  40825c:	ldr	w1, [sp, #4]
  408260:	cmp	w1, w0
  408264:	b.ge	408284 <sqrt@plt+0x67f4>  // b.tcont
  408268:	ldr	x0, [sp, #8]
  40826c:	ldr	x1, [x0, #16]
  408270:	ldrsw	x0, [sp, #4]
  408274:	lsl	x0, x0, #3
  408278:	add	x0, x1, x0
  40827c:	ldr	x0, [x0]
  408280:	b	408288 <sqrt@plt+0x67f8>
  408284:	mov	x0, #0x0                   	// #0
  408288:	add	sp, sp, #0x10
  40828c:	ret
  408290:	stp	x29, x30, [sp, #-32]!
  408294:	mov	x29, sp
  408298:	str	w0, [sp, #28]
  40829c:	str	x1, [sp, #16]
  4082a0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  4082a4:	add	x0, x0, #0x110
  4082a8:	ldr	x0, [x0]
  4082ac:	cmp	x0, #0x0
  4082b0:	b.eq	4082e0 <sqrt@plt+0x6850>  // b.none
  4082b4:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4082b8:	add	x0, x0, #0x48
  4082bc:	ldr	x3, [x0]
  4082c0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  4082c4:	add	x0, x0, #0x110
  4082c8:	ldr	x0, [x0]
  4082cc:	mov	x2, x0
  4082d0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4082d4:	add	x1, x0, #0xe78
  4082d8:	mov	x0, x3
  4082dc:	bl	401720 <fprintf@plt>
  4082e0:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4082e4:	add	x0, x0, #0x48
  4082e8:	ldr	x4, [x0]
  4082ec:	ldr	x3, [sp, #16]
  4082f0:	ldr	w2, [sp, #28]
  4082f4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4082f8:	add	x1, x0, #0xe80
  4082fc:	mov	x0, x4
  408300:	bl	401720 <fprintf@plt>
  408304:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408308:	add	x0, x0, #0x48
  40830c:	ldr	x0, [x0]
  408310:	bl	4018d0 <fflush@plt>
  408314:	bl	4019b0 <abort@plt>
  408318:	sub	sp, sp, #0x10
  40831c:	str	w0, [sp, #12]
  408320:	str	w1, [sp, #8]
  408324:	ldr	w1, [sp, #12]
  408328:	ldr	w0, [sp, #8]
  40832c:	cmp	w1, w0
  408330:	b.cs	40833c <sqrt@plt+0x68ac>  // b.hs, b.nlast
  408334:	ldr	w0, [sp, #12]
  408338:	b	408340 <sqrt@plt+0x68b0>
  40833c:	ldr	w0, [sp, #8]
  408340:	add	sp, sp, #0x10
  408344:	ret
  408348:	stp	x29, x30, [sp, #-32]!
  40834c:	mov	x29, sp
  408350:	str	x0, [sp, #24]
  408354:	str	x1, [sp, #16]
  408358:	ldr	x0, [sp, #24]
  40835c:	add	x0, x0, #0x20
  408360:	bl	4097f8 <sqrt@plt+0x7d68>
  408364:	ldr	x0, [sp, #24]
  408368:	ldr	x1, [sp, #16]
  40836c:	ldr	x1, [x1, #32]
  408370:	str	x1, [x0, #32]
  408374:	ldr	x0, [sp, #16]
  408378:	ldr	w1, [x0]
  40837c:	ldr	x0, [sp, #24]
  408380:	str	w1, [x0]
  408384:	ldr	x0, [sp, #16]
  408388:	ldr	w1, [x0, #4]
  40838c:	ldr	x0, [sp, #24]
  408390:	str	w1, [x0, #4]
  408394:	ldr	x0, [sp, #16]
  408398:	ldr	w1, [x0, #8]
  40839c:	ldr	x0, [sp, #24]
  4083a0:	str	w1, [x0, #8]
  4083a4:	ldr	x0, [sp, #16]
  4083a8:	ldr	w1, [x0, #12]
  4083ac:	ldr	x0, [sp, #24]
  4083b0:	str	w1, [x0, #12]
  4083b4:	ldr	x0, [sp, #16]
  4083b8:	ldr	w1, [x0, #16]
  4083bc:	ldr	x0, [sp, #24]
  4083c0:	str	w1, [x0, #16]
  4083c4:	nop
  4083c8:	ldp	x29, x30, [sp], #32
  4083cc:	ret
  4083d0:	sub	sp, sp, #0x10
  4083d4:	str	x0, [sp, #8]
  4083d8:	nop
  4083dc:	add	sp, sp, #0x10
  4083e0:	ret
  4083e4:	sub	sp, sp, #0x10
  4083e8:	str	x0, [sp, #8]
  4083ec:	str	x1, [sp]
  4083f0:	ldr	x0, [sp, #8]
  4083f4:	ldr	w1, [x0]
  4083f8:	ldr	x0, [sp]
  4083fc:	ldr	w0, [x0]
  408400:	cmp	w1, w0
  408404:	b.eq	408410 <sqrt@plt+0x6980>  // b.none
  408408:	mov	w0, #0x0                   	// #0
  40840c:	b	4085ac <sqrt@plt+0x6b1c>
  408410:	ldr	x0, [sp, #8]
  408414:	ldr	w0, [x0]
  408418:	cmp	w0, #0x4
  40841c:	b.eq	408514 <sqrt@plt+0x6a84>  // b.none
  408420:	cmp	w0, #0x4
  408424:	b.gt	4085a8 <sqrt@plt+0x6b18>
  408428:	cmp	w0, #0x3
  40842c:	b.eq	40845c <sqrt@plt+0x69cc>  // b.none
  408430:	cmp	w0, #0x3
  408434:	b.gt	4085a8 <sqrt@plt+0x6b18>
  408438:	cmp	w0, #0x2
  40843c:	b.eq	4084ac <sqrt@plt+0x6a1c>  // b.none
  408440:	cmp	w0, #0x2
  408444:	b.gt	4085a8 <sqrt@plt+0x6b18>
  408448:	cmp	w0, #0x0
  40844c:	b.eq	408584 <sqrt@plt+0x6af4>  // b.none
  408450:	cmp	w0, #0x1
  408454:	b.eq	408534 <sqrt@plt+0x6aa4>  // b.none
  408458:	b	4085a8 <sqrt@plt+0x6b18>
  40845c:	ldr	x0, [sp, #8]
  408460:	ldr	w1, [x0, #4]
  408464:	ldr	x0, [sp]
  408468:	ldr	w0, [x0, #4]
  40846c:	cmp	w1, w0
  408470:	b.ne	4084a4 <sqrt@plt+0x6a14>  // b.any
  408474:	ldr	x0, [sp, #8]
  408478:	ldr	w1, [x0, #8]
  40847c:	ldr	x0, [sp]
  408480:	ldr	w0, [x0, #8]
  408484:	cmp	w1, w0
  408488:	b.ne	4084a4 <sqrt@plt+0x6a14>  // b.any
  40848c:	ldr	x0, [sp, #8]
  408490:	ldr	w1, [x0, #12]
  408494:	ldr	x0, [sp]
  408498:	ldr	w0, [x0, #12]
  40849c:	cmp	w1, w0
  4084a0:	b.eq	40858c <sqrt@plt+0x6afc>  // b.none
  4084a4:	mov	w0, #0x0                   	// #0
  4084a8:	b	4085ac <sqrt@plt+0x6b1c>
  4084ac:	ldr	x0, [sp, #8]
  4084b0:	ldr	w1, [x0, #4]
  4084b4:	ldr	x0, [sp]
  4084b8:	ldr	w0, [x0, #4]
  4084bc:	cmp	w1, w0
  4084c0:	b.ne	40850c <sqrt@plt+0x6a7c>  // b.any
  4084c4:	ldr	x0, [sp, #8]
  4084c8:	ldr	w1, [x0, #8]
  4084cc:	ldr	x0, [sp]
  4084d0:	ldr	w0, [x0, #8]
  4084d4:	cmp	w1, w0
  4084d8:	b.ne	40850c <sqrt@plt+0x6a7c>  // b.any
  4084dc:	ldr	x0, [sp, #8]
  4084e0:	ldr	w1, [x0, #12]
  4084e4:	ldr	x0, [sp]
  4084e8:	ldr	w0, [x0, #12]
  4084ec:	cmp	w1, w0
  4084f0:	b.ne	40850c <sqrt@plt+0x6a7c>  // b.any
  4084f4:	ldr	x0, [sp, #8]
  4084f8:	ldr	w1, [x0, #16]
  4084fc:	ldr	x0, [sp]
  408500:	ldr	w0, [x0, #16]
  408504:	cmp	w1, w0
  408508:	b.eq	408594 <sqrt@plt+0x6b04>  // b.none
  40850c:	mov	w0, #0x0                   	// #0
  408510:	b	4085ac <sqrt@plt+0x6b1c>
  408514:	ldr	x0, [sp, #8]
  408518:	ldr	w1, [x0, #4]
  40851c:	ldr	x0, [sp]
  408520:	ldr	w0, [x0, #4]
  408524:	cmp	w1, w0
  408528:	b.eq	40859c <sqrt@plt+0x6b0c>  // b.none
  40852c:	mov	w0, #0x0                   	// #0
  408530:	b	4085ac <sqrt@plt+0x6b1c>
  408534:	ldr	x0, [sp, #8]
  408538:	ldr	w1, [x0, #4]
  40853c:	ldr	x0, [sp]
  408540:	ldr	w0, [x0, #4]
  408544:	cmp	w1, w0
  408548:	b.ne	40857c <sqrt@plt+0x6aec>  // b.any
  40854c:	ldr	x0, [sp, #8]
  408550:	ldr	w1, [x0, #8]
  408554:	ldr	x0, [sp]
  408558:	ldr	w0, [x0, #8]
  40855c:	cmp	w1, w0
  408560:	b.ne	40857c <sqrt@plt+0x6aec>  // b.any
  408564:	ldr	x0, [sp, #8]
  408568:	ldr	w1, [x0, #12]
  40856c:	ldr	x0, [sp]
  408570:	ldr	w0, [x0, #12]
  408574:	cmp	w1, w0
  408578:	b.eq	4085a4 <sqrt@plt+0x6b14>  // b.none
  40857c:	mov	w0, #0x0                   	// #0
  408580:	b	4085ac <sqrt@plt+0x6b1c>
  408584:	nop
  408588:	b	4085a8 <sqrt@plt+0x6b18>
  40858c:	nop
  408590:	b	4085a8 <sqrt@plt+0x6b18>
  408594:	nop
  408598:	b	4085a8 <sqrt@plt+0x6b18>
  40859c:	nop
  4085a0:	b	4085a8 <sqrt@plt+0x6b18>
  4085a4:	nop
  4085a8:	mov	w0, #0x1                   	// #1
  4085ac:	add	sp, sp, #0x10
  4085b0:	ret
  4085b4:	stp	x29, x30, [sp, #-32]!
  4085b8:	mov	x29, sp
  4085bc:	str	x0, [sp, #24]
  4085c0:	str	x1, [sp, #16]
  4085c4:	ldr	x1, [sp, #16]
  4085c8:	ldr	x0, [sp, #24]
  4085cc:	bl	4083e4 <sqrt@plt+0x6954>
  4085d0:	cmp	w0, #0x0
  4085d4:	cset	w0, eq  // eq = none
  4085d8:	and	w0, w0, #0xff
  4085dc:	ldp	x29, x30, [sp], #32
  4085e0:	ret
  4085e4:	sub	sp, sp, #0x10
  4085e8:	str	x0, [sp, #8]
  4085ec:	str	x1, [sp]
  4085f0:	ldr	x0, [sp, #8]
  4085f4:	ldr	w1, [x0, #4]
  4085f8:	ldr	x0, [sp]
  4085fc:	str	w1, [x0]
  408600:	ldr	x0, [sp]
  408604:	add	x0, x0, #0x4
  408608:	ldr	x1, [sp, #8]
  40860c:	ldr	w1, [x1, #8]
  408610:	str	w1, [x0]
  408614:	ldr	x0, [sp]
  408618:	add	x0, x0, #0x8
  40861c:	ldr	x1, [sp, #8]
  408620:	ldr	w1, [x1, #12]
  408624:	str	w1, [x0]
  408628:	ldr	x0, [sp]
  40862c:	add	x0, x0, #0xc
  408630:	ldr	x1, [sp, #8]
  408634:	ldr	w1, [x1, #16]
  408638:	str	w1, [x0]
  40863c:	ldr	x0, [sp, #8]
  408640:	ldr	w0, [x0]
  408644:	add	sp, sp, #0x10
  408648:	ret
  40864c:	sub	sp, sp, #0x10
  408650:	str	x0, [sp, #8]
  408654:	ldr	x0, [sp, #8]
  408658:	str	wzr, [x0]
  40865c:	nop
  408660:	add	sp, sp, #0x10
  408664:	ret
  408668:	stp	x29, x30, [sp, #-48]!
  40866c:	mov	x29, sp
  408670:	str	x0, [sp, #40]
  408674:	str	w1, [sp, #36]
  408678:	str	w2, [sp, #32]
  40867c:	str	w3, [sp, #28]
  408680:	ldr	x0, [sp, #40]
  408684:	mov	w1, #0x3                   	// #3
  408688:	str	w1, [x0]
  40868c:	ldr	w1, [sp, #36]
  408690:	mov	w0, #0xffff                	// #65535
  408694:	bl	408318 <sqrt@plt+0x6888>
  408698:	mov	w1, w0
  40869c:	ldr	x0, [sp, #40]
  4086a0:	str	w1, [x0, #4]
  4086a4:	ldr	w1, [sp, #32]
  4086a8:	mov	w0, #0xffff                	// #65535
  4086ac:	bl	408318 <sqrt@plt+0x6888>
  4086b0:	mov	w1, w0
  4086b4:	ldr	x0, [sp, #40]
  4086b8:	str	w1, [x0, #8]
  4086bc:	ldr	w1, [sp, #28]
  4086c0:	mov	w0, #0xffff                	// #65535
  4086c4:	bl	408318 <sqrt@plt+0x6888>
  4086c8:	mov	w1, w0
  4086cc:	ldr	x0, [sp, #40]
  4086d0:	str	w1, [x0, #12]
  4086d4:	nop
  4086d8:	ldp	x29, x30, [sp], #48
  4086dc:	ret
  4086e0:	stp	x29, x30, [sp, #-48]!
  4086e4:	mov	x29, sp
  4086e8:	str	x0, [sp, #40]
  4086ec:	str	w1, [sp, #36]
  4086f0:	str	w2, [sp, #32]
  4086f4:	str	w3, [sp, #28]
  4086f8:	ldr	x0, [sp, #40]
  4086fc:	mov	w1, #0x1                   	// #1
  408700:	str	w1, [x0]
  408704:	ldr	w1, [sp, #36]
  408708:	mov	w0, #0xffff                	// #65535
  40870c:	bl	408318 <sqrt@plt+0x6888>
  408710:	mov	w1, w0
  408714:	ldr	x0, [sp, #40]
  408718:	str	w1, [x0, #4]
  40871c:	ldr	w1, [sp, #32]
  408720:	mov	w0, #0xffff                	// #65535
  408724:	bl	408318 <sqrt@plt+0x6888>
  408728:	mov	w1, w0
  40872c:	ldr	x0, [sp, #40]
  408730:	str	w1, [x0, #8]
  408734:	ldr	w1, [sp, #28]
  408738:	mov	w0, #0xffff                	// #65535
  40873c:	bl	408318 <sqrt@plt+0x6888>
  408740:	mov	w1, w0
  408744:	ldr	x0, [sp, #40]
  408748:	str	w1, [x0, #12]
  40874c:	nop
  408750:	ldp	x29, x30, [sp], #48
  408754:	ret
  408758:	stp	x29, x30, [sp, #-48]!
  40875c:	mov	x29, sp
  408760:	str	x0, [sp, #40]
  408764:	str	w1, [sp, #36]
  408768:	str	w2, [sp, #32]
  40876c:	str	w3, [sp, #28]
  408770:	str	w4, [sp, #24]
  408774:	ldr	x0, [sp, #40]
  408778:	mov	w1, #0x2                   	// #2
  40877c:	str	w1, [x0]
  408780:	ldr	w1, [sp, #36]
  408784:	mov	w0, #0xffff                	// #65535
  408788:	bl	408318 <sqrt@plt+0x6888>
  40878c:	mov	w1, w0
  408790:	ldr	x0, [sp, #40]
  408794:	str	w1, [x0, #4]
  408798:	ldr	w1, [sp, #32]
  40879c:	mov	w0, #0xffff                	// #65535
  4087a0:	bl	408318 <sqrt@plt+0x6888>
  4087a4:	mov	w1, w0
  4087a8:	ldr	x0, [sp, #40]
  4087ac:	str	w1, [x0, #8]
  4087b0:	ldr	w1, [sp, #28]
  4087b4:	mov	w0, #0xffff                	// #65535
  4087b8:	bl	408318 <sqrt@plt+0x6888>
  4087bc:	mov	w1, w0
  4087c0:	ldr	x0, [sp, #40]
  4087c4:	str	w1, [x0, #12]
  4087c8:	ldr	w1, [sp, #24]
  4087cc:	mov	w0, #0xffff                	// #65535
  4087d0:	bl	408318 <sqrt@plt+0x6888>
  4087d4:	mov	w1, w0
  4087d8:	ldr	x0, [sp, #40]
  4087dc:	str	w1, [x0, #16]
  4087e0:	nop
  4087e4:	ldp	x29, x30, [sp], #48
  4087e8:	ret
  4087ec:	stp	x29, x30, [sp, #-32]!
  4087f0:	mov	x29, sp
  4087f4:	str	x0, [sp, #24]
  4087f8:	str	w1, [sp, #20]
  4087fc:	ldr	x0, [sp, #24]
  408800:	mov	w1, #0x4                   	// #4
  408804:	str	w1, [x0]
  408808:	ldr	w1, [sp, #20]
  40880c:	mov	w0, #0xffff                	// #65535
  408810:	bl	408318 <sqrt@plt+0x6888>
  408814:	mov	w1, w0
  408818:	ldr	x0, [sp, #24]
  40881c:	str	w1, [x0, #4]
  408820:	nop
  408824:	ldp	x29, x30, [sp], #32
  408828:	ret
  40882c:	stp	x29, x30, [sp, #-64]!
  408830:	mov	x29, sp
  408834:	str	x0, [sp, #40]
  408838:	str	x1, [sp, #32]
  40883c:	str	x2, [sp, #24]
  408840:	str	xzr, [sp, #56]
  408844:	str	wzr, [sp, #52]
  408848:	ldr	x1, [sp, #56]
  40884c:	ldr	x0, [sp, #24]
  408850:	cmp	x1, x0
  408854:	b.cs	408888 <sqrt@plt+0x6df8>  // b.hs, b.nlast
  408858:	ldr	x1, [sp, #32]
  40885c:	ldr	x0, [sp, #56]
  408860:	add	x0, x1, x0
  408864:	ldrb	w0, [x0]
  408868:	mov	w1, w0
  40886c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  408870:	add	x0, x0, #0x4d8
  408874:	bl	409814 <sqrt@plt+0x7d84>
  408878:	cmp	w0, #0x0
  40887c:	b.eq	408888 <sqrt@plt+0x6df8>  // b.none
  408880:	mov	w0, #0x1                   	// #1
  408884:	b	40888c <sqrt@plt+0x6dfc>
  408888:	mov	w0, #0x0                   	// #0
  40888c:	cmp	w0, #0x0
  408890:	b.eq	408980 <sqrt@plt+0x6ef0>  // b.none
  408894:	ldr	x1, [sp, #32]
  408898:	ldr	x0, [sp, #56]
  40889c:	add	x0, x1, x0
  4088a0:	ldrb	w0, [x0]
  4088a4:	mov	w1, w0
  4088a8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4088ac:	add	x0, x0, #0x3d8
  4088b0:	bl	409814 <sqrt@plt+0x7d84>
  4088b4:	cmp	w0, #0x0
  4088b8:	cset	w0, ne  // ne = any
  4088bc:	and	w0, w0, #0xff
  4088c0:	cmp	w0, #0x0
  4088c4:	b.eq	4088f0 <sqrt@plt+0x6e60>  // b.none
  4088c8:	ldr	w0, [sp, #52]
  4088cc:	lsl	w0, w0, #4
  4088d0:	ldr	x2, [sp, #32]
  4088d4:	ldr	x1, [sp, #56]
  4088d8:	add	x1, x2, x1
  4088dc:	ldrb	w1, [x1]
  4088e0:	add	w0, w0, w1
  4088e4:	sub	w0, w0, #0x30
  4088e8:	str	w0, [sp, #52]
  4088ec:	b	408970 <sqrt@plt+0x6ee0>
  4088f0:	ldr	x1, [sp, #32]
  4088f4:	ldr	x0, [sp, #56]
  4088f8:	add	x0, x1, x0
  4088fc:	ldrb	w0, [x0]
  408900:	mov	w1, w0
  408904:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  408908:	add	x0, x0, #0x1d8
  40890c:	bl	409814 <sqrt@plt+0x7d84>
  408910:	cmp	w0, #0x0
  408914:	cset	w0, ne  // ne = any
  408918:	and	w0, w0, #0xff
  40891c:	cmp	w0, #0x0
  408920:	b.eq	40894c <sqrt@plt+0x6ebc>  // b.none
  408924:	ldr	w0, [sp, #52]
  408928:	lsl	w0, w0, #4
  40892c:	ldr	x2, [sp, #32]
  408930:	ldr	x1, [sp, #56]
  408934:	add	x1, x2, x1
  408938:	ldrb	w1, [x1]
  40893c:	add	w0, w0, w1
  408940:	sub	w0, w0, #0x37
  408944:	str	w0, [sp, #52]
  408948:	b	408970 <sqrt@plt+0x6ee0>
  40894c:	ldr	w0, [sp, #52]
  408950:	lsl	w0, w0, #4
  408954:	ldr	x2, [sp, #32]
  408958:	ldr	x1, [sp, #56]
  40895c:	add	x1, x2, x1
  408960:	ldrb	w1, [x1]
  408964:	add	w0, w0, w1
  408968:	sub	w0, w0, #0x57
  40896c:	str	w0, [sp, #52]
  408970:	ldr	x0, [sp, #56]
  408974:	add	x0, x0, #0x1
  408978:	str	x0, [sp, #56]
  40897c:	b	408848 <sqrt@plt+0x6db8>
  408980:	ldr	x1, [sp, #56]
  408984:	ldr	x0, [sp, #24]
  408988:	cmp	x1, x0
  40898c:	b.eq	408998 <sqrt@plt+0x6f08>  // b.none
  408990:	mov	w0, #0x0                   	// #0
  408994:	b	4089a8 <sqrt@plt+0x6f18>
  408998:	ldr	x0, [sp, #40]
  40899c:	ldr	w1, [sp, #52]
  4089a0:	str	w1, [x0]
  4089a4:	mov	w0, #0x1                   	// #1
  4089a8:	ldp	x29, x30, [sp], #64
  4089ac:	ret
  4089b0:	stp	x29, x30, [sp, #-80]!
  4089b4:	mov	x29, sp
  4089b8:	str	x0, [sp, #40]
  4089bc:	str	w1, [sp, #36]
  4089c0:	str	x2, [sp, #24]
  4089c4:	str	x3, [sp, #16]
  4089c8:	mov	x0, #0x2                   	// #2
  4089cc:	str	x0, [sp, #72]
  4089d0:	ldr	x0, [sp, #40]
  4089d4:	ldr	w1, [sp, #36]
  4089d8:	str	w1, [x0]
  4089dc:	ldr	x0, [sp, #24]
  4089e0:	str	x0, [sp, #64]
  4089e4:	ldr	x0, [sp, #64]
  4089e8:	add	x0, x0, #0x1
  4089ec:	str	x0, [sp, #64]
  4089f0:	ldr	x0, [sp, #64]
  4089f4:	ldrb	w0, [x0]
  4089f8:	cmp	w0, #0x23
  4089fc:	b.ne	408a14 <sqrt@plt+0x6f84>  // b.any
  408a00:	mov	x0, #0x4                   	// #4
  408a04:	str	x0, [sp, #72]
  408a08:	ldr	x0, [sp, #64]
  408a0c:	add	x0, x0, #0x1
  408a10:	str	x0, [sp, #64]
  408a14:	str	xzr, [sp, #56]
  408a18:	ldr	x1, [sp, #56]
  408a1c:	ldr	x0, [sp, #16]
  408a20:	cmp	x1, x0
  408a24:	b.cs	408ac4 <sqrt@plt+0x7034>  // b.hs, b.nlast
  408a28:	ldr	x0, [sp, #56]
  408a2c:	lsl	x0, x0, #2
  408a30:	ldr	x1, [sp, #40]
  408a34:	add	x0, x1, x0
  408a38:	add	x0, x0, #0x4
  408a3c:	ldr	x2, [sp, #72]
  408a40:	ldr	x1, [sp, #64]
  408a44:	bl	40882c <sqrt@plt+0x6d9c>
  408a48:	cmp	w0, #0x0
  408a4c:	cset	w0, eq  // eq = none
  408a50:	and	w0, w0, #0xff
  408a54:	cmp	w0, #0x0
  408a58:	b.eq	408a64 <sqrt@plt+0x6fd4>  // b.none
  408a5c:	mov	w0, #0x0                   	// #0
  408a60:	b	408ac8 <sqrt@plt+0x7038>
  408a64:	ldr	x0, [sp, #72]
  408a68:	cmp	x0, #0x2
  408a6c:	b.ne	408aa4 <sqrt@plt+0x7014>  // b.any
  408a70:	ldr	x1, [sp, #40]
  408a74:	ldr	x0, [sp, #56]
  408a78:	lsl	x0, x0, #2
  408a7c:	add	x0, x1, x0
  408a80:	ldr	w1, [x0, #4]
  408a84:	mov	w0, w1
  408a88:	lsl	w0, w0, #8
  408a8c:	add	w1, w0, w1
  408a90:	ldr	x2, [sp, #40]
  408a94:	ldr	x0, [sp, #56]
  408a98:	lsl	x0, x0, #2
  408a9c:	add	x0, x2, x0
  408aa0:	str	w1, [x0, #4]
  408aa4:	ldr	x1, [sp, #64]
  408aa8:	ldr	x0, [sp, #72]
  408aac:	add	x0, x1, x0
  408ab0:	str	x0, [sp, #64]
  408ab4:	ldr	x0, [sp, #56]
  408ab8:	add	x0, x0, #0x1
  408abc:	str	x0, [sp, #56]
  408ac0:	b	408a18 <sqrt@plt+0x6f88>
  408ac4:	mov	w0, #0x1                   	// #1
  408ac8:	ldp	x29, x30, [sp], #80
  408acc:	ret
  408ad0:	stp	x29, x30, [sp, #-32]!
  408ad4:	mov	x29, sp
  408ad8:	str	x0, [sp, #24]
  408adc:	str	x1, [sp, #16]
  408ae0:	mov	x3, #0x3                   	// #3
  408ae4:	ldr	x2, [sp, #16]
  408ae8:	mov	w1, #0x3                   	// #3
  408aec:	ldr	x0, [sp, #24]
  408af0:	bl	4089b0 <sqrt@plt+0x6f20>
  408af4:	ldp	x29, x30, [sp], #32
  408af8:	ret
  408afc:	stp	x29, x30, [sp, #-32]!
  408b00:	mov	x29, sp
  408b04:	str	x0, [sp, #24]
  408b08:	str	x1, [sp, #16]
  408b0c:	mov	x3, #0x3                   	// #3
  408b10:	ldr	x2, [sp, #16]
  408b14:	mov	w1, #0x1                   	// #1
  408b18:	ldr	x0, [sp, #24]
  408b1c:	bl	4089b0 <sqrt@plt+0x6f20>
  408b20:	ldp	x29, x30, [sp], #32
  408b24:	ret
  408b28:	stp	x29, x30, [sp, #-32]!
  408b2c:	mov	x29, sp
  408b30:	str	x0, [sp, #24]
  408b34:	str	x1, [sp, #16]
  408b38:	mov	x3, #0x4                   	// #4
  408b3c:	ldr	x2, [sp, #16]
  408b40:	mov	w1, #0x2                   	// #2
  408b44:	ldr	x0, [sp, #24]
  408b48:	bl	4089b0 <sqrt@plt+0x6f20>
  408b4c:	ldp	x29, x30, [sp], #32
  408b50:	ret
  408b54:	stp	x29, x30, [sp, #-32]!
  408b58:	mov	x29, sp
  408b5c:	str	x0, [sp, #24]
  408b60:	str	x1, [sp, #16]
  408b64:	mov	x3, #0x1                   	// #1
  408b68:	ldr	x2, [sp, #16]
  408b6c:	mov	w1, #0x4                   	// #4
  408b70:	ldr	x0, [sp, #24]
  408b74:	bl	4089b0 <sqrt@plt+0x6f20>
  408b78:	ldp	x29, x30, [sp], #32
  408b7c:	ret
  408b80:	stp	x29, x30, [sp, #-48]!
  408b84:	mov	x29, sp
  408b88:	str	x0, [sp, #40]
  408b8c:	str	x1, [sp, #32]
  408b90:	str	x2, [sp, #24]
  408b94:	str	x3, [sp, #16]
  408b98:	ldr	x0, [sp, #40]
  408b9c:	ldr	w0, [x0]
  408ba0:	cmp	w0, #0x4
  408ba4:	b.eq	408d6c <sqrt@plt+0x72dc>  // b.none
  408ba8:	cmp	w0, #0x4
  408bac:	b.gt	408da0 <sqrt@plt+0x7310>
  408bb0:	cmp	w0, #0x3
  408bb4:	b.eq	408bd4 <sqrt@plt+0x7144>  // b.none
  408bb8:	cmp	w0, #0x3
  408bbc:	b.gt	408da0 <sqrt@plt+0x7310>
  408bc0:	cmp	w0, #0x1
  408bc4:	b.eq	408c08 <sqrt@plt+0x7178>  // b.none
  408bc8:	cmp	w0, #0x2
  408bcc:	b.eq	408c54 <sqrt@plt+0x71c4>  // b.none
  408bd0:	b	408da0 <sqrt@plt+0x7310>
  408bd4:	ldr	x0, [sp, #40]
  408bd8:	ldr	w1, [x0, #4]
  408bdc:	ldr	x0, [sp, #32]
  408be0:	str	w1, [x0]
  408be4:	ldr	x0, [sp, #40]
  408be8:	ldr	w1, [x0, #8]
  408bec:	ldr	x0, [sp, #24]
  408bf0:	str	w1, [x0]
  408bf4:	ldr	x0, [sp, #40]
  408bf8:	ldr	w1, [x0, #12]
  408bfc:	ldr	x0, [sp, #16]
  408c00:	str	w1, [x0]
  408c04:	b	408db8 <sqrt@plt+0x7328>
  408c08:	ldr	x0, [sp, #40]
  408c0c:	ldr	w0, [x0, #4]
  408c10:	mov	w1, #0xffff                	// #65535
  408c14:	sub	w1, w1, w0
  408c18:	ldr	x0, [sp, #32]
  408c1c:	str	w1, [x0]
  408c20:	ldr	x0, [sp, #40]
  408c24:	ldr	w0, [x0, #8]
  408c28:	mov	w1, #0xffff                	// #65535
  408c2c:	sub	w1, w1, w0
  408c30:	ldr	x0, [sp, #24]
  408c34:	str	w1, [x0]
  408c38:	ldr	x0, [sp, #40]
  408c3c:	ldr	w0, [x0, #12]
  408c40:	mov	w1, #0xffff                	// #65535
  408c44:	sub	w1, w1, w0
  408c48:	ldr	x0, [sp, #16]
  408c4c:	str	w1, [x0]
  408c50:	b	408db8 <sqrt@plt+0x7328>
  408c54:	ldr	x0, [sp, #40]
  408c58:	ldr	w1, [x0, #4]
  408c5c:	ldr	x0, [sp, #40]
  408c60:	ldr	w0, [x0, #16]
  408c64:	mov	w2, #0xffff                	// #65535
  408c68:	sub	w0, w2, w0
  408c6c:	mul	w1, w1, w0
  408c70:	mov	w0, #0x8001                	// #32769
  408c74:	movk	w0, #0x8000, lsl #16
  408c78:	umull	x0, w1, w0
  408c7c:	lsr	x0, x0, #32
  408c80:	lsr	w1, w0, #15
  408c84:	ldr	x0, [sp, #40]
  408c88:	ldr	w0, [x0, #16]
  408c8c:	add	w0, w1, w0
  408c90:	mov	w1, w0
  408c94:	mov	w0, #0xffff                	// #65535
  408c98:	bl	408318 <sqrt@plt+0x6888>
  408c9c:	mov	w1, w0
  408ca0:	mov	w0, #0xffff                	// #65535
  408ca4:	sub	w1, w0, w1
  408ca8:	ldr	x0, [sp, #32]
  408cac:	str	w1, [x0]
  408cb0:	ldr	x0, [sp, #40]
  408cb4:	ldr	w1, [x0, #8]
  408cb8:	ldr	x0, [sp, #40]
  408cbc:	ldr	w0, [x0, #16]
  408cc0:	mov	w2, #0xffff                	// #65535
  408cc4:	sub	w0, w2, w0
  408cc8:	mul	w1, w1, w0
  408ccc:	mov	w0, #0x8001                	// #32769
  408cd0:	movk	w0, #0x8000, lsl #16
  408cd4:	umull	x0, w1, w0
  408cd8:	lsr	x0, x0, #32
  408cdc:	lsr	w1, w0, #15
  408ce0:	ldr	x0, [sp, #40]
  408ce4:	ldr	w0, [x0, #16]
  408ce8:	add	w0, w1, w0
  408cec:	mov	w1, w0
  408cf0:	mov	w0, #0xffff                	// #65535
  408cf4:	bl	408318 <sqrt@plt+0x6888>
  408cf8:	mov	w1, w0
  408cfc:	mov	w0, #0xffff                	// #65535
  408d00:	sub	w1, w0, w1
  408d04:	ldr	x0, [sp, #24]
  408d08:	str	w1, [x0]
  408d0c:	ldr	x0, [sp, #40]
  408d10:	ldr	w1, [x0, #12]
  408d14:	ldr	x0, [sp, #40]
  408d18:	ldr	w0, [x0, #16]
  408d1c:	mov	w2, #0xffff                	// #65535
  408d20:	sub	w0, w2, w0
  408d24:	mul	w1, w1, w0
  408d28:	mov	w0, #0x8001                	// #32769
  408d2c:	movk	w0, #0x8000, lsl #16
  408d30:	umull	x0, w1, w0
  408d34:	lsr	x0, x0, #32
  408d38:	lsr	w1, w0, #15
  408d3c:	ldr	x0, [sp, #40]
  408d40:	ldr	w0, [x0, #16]
  408d44:	add	w0, w1, w0
  408d48:	mov	w1, w0
  408d4c:	mov	w0, #0xffff                	// #65535
  408d50:	bl	408318 <sqrt@plt+0x6888>
  408d54:	mov	w1, w0
  408d58:	mov	w0, #0xffff                	// #65535
  408d5c:	sub	w1, w0, w1
  408d60:	ldr	x0, [sp, #16]
  408d64:	str	w1, [x0]
  408d68:	b	408db8 <sqrt@plt+0x7328>
  408d6c:	ldr	x0, [sp, #40]
  408d70:	ldr	w1, [x0, #4]
  408d74:	ldr	x0, [sp, #16]
  408d78:	str	w1, [x0]
  408d7c:	ldr	x0, [sp, #16]
  408d80:	ldr	w1, [x0]
  408d84:	ldr	x0, [sp, #24]
  408d88:	str	w1, [x0]
  408d8c:	ldr	x0, [sp, #24]
  408d90:	ldr	w1, [x0]
  408d94:	ldr	x0, [sp, #32]
  408d98:	str	w1, [x0]
  408d9c:	b	408db8 <sqrt@plt+0x7328>
  408da0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  408da4:	add	x2, x0, #0xeb8
  408da8:	mov	w1, #0x100                 	// #256
  408dac:	mov	w0, #0x0                   	// #0
  408db0:	bl	404090 <sqrt@plt+0x2600>
  408db4:	nop
  408db8:	nop
  408dbc:	ldp	x29, x30, [sp], #48
  408dc0:	ret
  408dc4:	stp	x29, x30, [sp, #-48]!
  408dc8:	mov	x29, sp
  408dcc:	str	x0, [sp, #40]
  408dd0:	str	x1, [sp, #32]
  408dd4:	str	x2, [sp, #24]
  408dd8:	str	x3, [sp, #16]
  408ddc:	ldr	x0, [sp, #40]
  408de0:	ldr	w0, [x0]
  408de4:	cmp	w0, #0x4
  408de8:	b.eq	408f98 <sqrt@plt+0x7508>  // b.none
  408dec:	cmp	w0, #0x4
  408df0:	b.gt	408fd4 <sqrt@plt+0x7544>
  408df4:	cmp	w0, #0x3
  408df8:	b.eq	408e18 <sqrt@plt+0x7388>  // b.none
  408dfc:	cmp	w0, #0x3
  408e00:	b.gt	408fd4 <sqrt@plt+0x7544>
  408e04:	cmp	w0, #0x1
  408e08:	b.eq	408e64 <sqrt@plt+0x73d4>  // b.none
  408e0c:	cmp	w0, #0x2
  408e10:	b.eq	408e98 <sqrt@plt+0x7408>  // b.none
  408e14:	b	408fd4 <sqrt@plt+0x7544>
  408e18:	ldr	x0, [sp, #40]
  408e1c:	ldr	w0, [x0, #4]
  408e20:	mov	w1, #0xffff                	// #65535
  408e24:	sub	w1, w1, w0
  408e28:	ldr	x0, [sp, #32]
  408e2c:	str	w1, [x0]
  408e30:	ldr	x0, [sp, #40]
  408e34:	ldr	w0, [x0, #8]
  408e38:	mov	w1, #0xffff                	// #65535
  408e3c:	sub	w1, w1, w0
  408e40:	ldr	x0, [sp, #24]
  408e44:	str	w1, [x0]
  408e48:	ldr	x0, [sp, #40]
  408e4c:	ldr	w0, [x0, #12]
  408e50:	mov	w1, #0xffff                	// #65535
  408e54:	sub	w1, w1, w0
  408e58:	ldr	x0, [sp, #16]
  408e5c:	str	w1, [x0]
  408e60:	b	408fec <sqrt@plt+0x755c>
  408e64:	ldr	x0, [sp, #40]
  408e68:	ldr	w1, [x0, #4]
  408e6c:	ldr	x0, [sp, #32]
  408e70:	str	w1, [x0]
  408e74:	ldr	x0, [sp, #40]
  408e78:	ldr	w1, [x0, #8]
  408e7c:	ldr	x0, [sp, #24]
  408e80:	str	w1, [x0]
  408e84:	ldr	x0, [sp, #40]
  408e88:	ldr	w1, [x0, #12]
  408e8c:	ldr	x0, [sp, #16]
  408e90:	str	w1, [x0]
  408e94:	b	408fec <sqrt@plt+0x755c>
  408e98:	ldr	x0, [sp, #40]
  408e9c:	ldr	w1, [x0, #4]
  408ea0:	ldr	x0, [sp, #40]
  408ea4:	ldr	w0, [x0, #16]
  408ea8:	mov	w2, #0xffff                	// #65535
  408eac:	sub	w0, w2, w0
  408eb0:	mul	w1, w1, w0
  408eb4:	mov	w0, #0x8001                	// #32769
  408eb8:	movk	w0, #0x8000, lsl #16
  408ebc:	umull	x0, w1, w0
  408ec0:	lsr	x0, x0, #32
  408ec4:	lsr	w1, w0, #15
  408ec8:	ldr	x0, [sp, #40]
  408ecc:	ldr	w0, [x0, #16]
  408ed0:	add	w0, w1, w0
  408ed4:	mov	w1, w0
  408ed8:	mov	w0, #0xffff                	// #65535
  408edc:	bl	408318 <sqrt@plt+0x6888>
  408ee0:	mov	w1, w0
  408ee4:	ldr	x0, [sp, #32]
  408ee8:	str	w1, [x0]
  408eec:	ldr	x0, [sp, #40]
  408ef0:	ldr	w1, [x0, #8]
  408ef4:	ldr	x0, [sp, #40]
  408ef8:	ldr	w0, [x0, #16]
  408efc:	mov	w2, #0xffff                	// #65535
  408f00:	sub	w0, w2, w0
  408f04:	mul	w1, w1, w0
  408f08:	mov	w0, #0x8001                	// #32769
  408f0c:	movk	w0, #0x8000, lsl #16
  408f10:	umull	x0, w1, w0
  408f14:	lsr	x0, x0, #32
  408f18:	lsr	w1, w0, #15
  408f1c:	ldr	x0, [sp, #40]
  408f20:	ldr	w0, [x0, #16]
  408f24:	add	w0, w1, w0
  408f28:	mov	w1, w0
  408f2c:	mov	w0, #0xffff                	// #65535
  408f30:	bl	408318 <sqrt@plt+0x6888>
  408f34:	mov	w1, w0
  408f38:	ldr	x0, [sp, #24]
  408f3c:	str	w1, [x0]
  408f40:	ldr	x0, [sp, #40]
  408f44:	ldr	w1, [x0, #12]
  408f48:	ldr	x0, [sp, #40]
  408f4c:	ldr	w0, [x0, #16]
  408f50:	mov	w2, #0xffff                	// #65535
  408f54:	sub	w0, w2, w0
  408f58:	mul	w1, w1, w0
  408f5c:	mov	w0, #0x8001                	// #32769
  408f60:	movk	w0, #0x8000, lsl #16
  408f64:	umull	x0, w1, w0
  408f68:	lsr	x0, x0, #32
  408f6c:	lsr	w1, w0, #15
  408f70:	ldr	x0, [sp, #40]
  408f74:	ldr	w0, [x0, #16]
  408f78:	add	w0, w1, w0
  408f7c:	mov	w1, w0
  408f80:	mov	w0, #0xffff                	// #65535
  408f84:	bl	408318 <sqrt@plt+0x6888>
  408f88:	mov	w1, w0
  408f8c:	ldr	x0, [sp, #16]
  408f90:	str	w1, [x0]
  408f94:	b	408fec <sqrt@plt+0x755c>
  408f98:	ldr	x0, [sp, #40]
  408f9c:	ldr	w0, [x0, #4]
  408fa0:	mov	w1, #0xffff                	// #65535
  408fa4:	sub	w1, w1, w0
  408fa8:	ldr	x0, [sp, #16]
  408fac:	str	w1, [x0]
  408fb0:	ldr	x0, [sp, #16]
  408fb4:	ldr	w1, [x0]
  408fb8:	ldr	x0, [sp, #24]
  408fbc:	str	w1, [x0]
  408fc0:	ldr	x0, [sp, #24]
  408fc4:	ldr	w1, [x0]
  408fc8:	ldr	x0, [sp, #32]
  408fcc:	str	w1, [x0]
  408fd0:	b	408fec <sqrt@plt+0x755c>
  408fd4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  408fd8:	add	x2, x0, #0xeb8
  408fdc:	mov	w1, #0x11f                 	// #287
  408fe0:	mov	w0, #0x0                   	// #0
  408fe4:	bl	404090 <sqrt@plt+0x2600>
  408fe8:	nop
  408fec:	nop
  408ff0:	ldp	x29, x30, [sp], #48
  408ff4:	ret
  408ff8:	stp	x29, x30, [sp, #-80]!
  408ffc:	mov	x29, sp
  409000:	str	x19, [sp, #16]
  409004:	str	x0, [sp, #72]
  409008:	str	x1, [sp, #64]
  40900c:	str	x2, [sp, #56]
  409010:	str	x3, [sp, #48]
  409014:	str	x4, [sp, #40]
  409018:	ldr	x0, [sp, #72]
  40901c:	ldr	w0, [x0]
  409020:	cmp	w0, #0x4
  409024:	b.eq	409328 <sqrt@plt+0x7898>  // b.none
  409028:	cmp	w0, #0x4
  40902c:	b.gt	40936c <sqrt@plt+0x78dc>
  409030:	cmp	w0, #0x3
  409034:	b.eq	409054 <sqrt@plt+0x75c4>  // b.none
  409038:	cmp	w0, #0x3
  40903c:	b.gt	40936c <sqrt@plt+0x78dc>
  409040:	cmp	w0, #0x1
  409044:	b.eq	4091b4 <sqrt@plt+0x7724>  // b.none
  409048:	cmp	w0, #0x2
  40904c:	b.eq	4092e4 <sqrt@plt+0x7854>  // b.none
  409050:	b	40936c <sqrt@plt+0x78dc>
  409054:	ldr	x0, [sp, #72]
  409058:	ldr	w0, [x0, #4]
  40905c:	mov	w1, #0xffff                	// #65535
  409060:	sub	w19, w1, w0
  409064:	ldr	x0, [sp, #72]
  409068:	ldr	w0, [x0, #8]
  40906c:	mov	w1, #0xffff                	// #65535
  409070:	sub	w2, w1, w0
  409074:	ldr	x0, [sp, #72]
  409078:	ldr	w0, [x0, #12]
  40907c:	mov	w1, #0xffff                	// #65535
  409080:	sub	w0, w1, w0
  409084:	mov	w1, w0
  409088:	mov	w0, w2
  40908c:	bl	408318 <sqrt@plt+0x6888>
  409090:	mov	w1, w0
  409094:	mov	w0, w19
  409098:	bl	408318 <sqrt@plt+0x6888>
  40909c:	mov	w1, w0
  4090a0:	ldr	x0, [sp, #40]
  4090a4:	str	w1, [x0]
  4090a8:	ldr	x0, [sp, #40]
  4090ac:	ldr	w1, [x0]
  4090b0:	mov	w0, #0xffff                	// #65535
  4090b4:	cmp	w1, w0
  4090b8:	b.ne	4090e4 <sqrt@plt+0x7654>  // b.any
  4090bc:	ldr	x0, [sp, #64]
  4090c0:	mov	w1, #0xffff                	// #65535
  4090c4:	str	w1, [x0]
  4090c8:	ldr	x0, [sp, #56]
  4090cc:	mov	w1, #0xffff                	// #65535
  4090d0:	str	w1, [x0]
  4090d4:	ldr	x0, [sp, #48]
  4090d8:	mov	w1, #0xffff                	// #65535
  4090dc:	str	w1, [x0]
  4090e0:	b	409384 <sqrt@plt+0x78f4>
  4090e4:	ldr	x0, [sp, #72]
  4090e8:	ldr	w1, [x0, #4]
  4090ec:	ldr	x0, [sp, #40]
  4090f0:	ldr	w0, [x0]
  4090f4:	add	w0, w1, w0
  4090f8:	mov	w1, w0
  4090fc:	lsl	w0, w0, #16
  409100:	sub	w1, w1, w0
  409104:	mov	w0, #0xfffe0001            	// #-131071
  409108:	add	w1, w1, w0
  40910c:	ldr	x0, [sp, #40]
  409110:	ldr	w0, [x0]
  409114:	mov	w2, #0xffff                	// #65535
  409118:	sub	w0, w2, w0
  40911c:	udiv	w1, w1, w0
  409120:	ldr	x0, [sp, #64]
  409124:	str	w1, [x0]
  409128:	ldr	x0, [sp, #72]
  40912c:	ldr	w1, [x0, #8]
  409130:	ldr	x0, [sp, #40]
  409134:	ldr	w0, [x0]
  409138:	add	w0, w1, w0
  40913c:	mov	w1, w0
  409140:	lsl	w0, w0, #16
  409144:	sub	w1, w1, w0
  409148:	mov	w0, #0xfffe0001            	// #-131071
  40914c:	add	w1, w1, w0
  409150:	ldr	x0, [sp, #40]
  409154:	ldr	w0, [x0]
  409158:	mov	w2, #0xffff                	// #65535
  40915c:	sub	w0, w2, w0
  409160:	udiv	w1, w1, w0
  409164:	ldr	x0, [sp, #56]
  409168:	str	w1, [x0]
  40916c:	ldr	x0, [sp, #72]
  409170:	ldr	w1, [x0, #12]
  409174:	ldr	x0, [sp, #40]
  409178:	ldr	w0, [x0]
  40917c:	add	w0, w1, w0
  409180:	mov	w1, w0
  409184:	lsl	w0, w0, #16
  409188:	sub	w1, w1, w0
  40918c:	mov	w0, #0xfffe0001            	// #-131071
  409190:	add	w1, w1, w0
  409194:	ldr	x0, [sp, #40]
  409198:	ldr	w0, [x0]
  40919c:	mov	w2, #0xffff                	// #65535
  4091a0:	sub	w0, w2, w0
  4091a4:	udiv	w1, w1, w0
  4091a8:	ldr	x0, [sp, #48]
  4091ac:	str	w1, [x0]
  4091b0:	b	409384 <sqrt@plt+0x78f4>
  4091b4:	ldr	x0, [sp, #72]
  4091b8:	ldr	w19, [x0, #4]
  4091bc:	ldr	x0, [sp, #72]
  4091c0:	ldr	w2, [x0, #8]
  4091c4:	ldr	x0, [sp, #72]
  4091c8:	ldr	w0, [x0, #12]
  4091cc:	mov	w1, w0
  4091d0:	mov	w0, w2
  4091d4:	bl	408318 <sqrt@plt+0x6888>
  4091d8:	mov	w1, w0
  4091dc:	mov	w0, w19
  4091e0:	bl	408318 <sqrt@plt+0x6888>
  4091e4:	mov	w1, w0
  4091e8:	ldr	x0, [sp, #40]
  4091ec:	str	w1, [x0]
  4091f0:	ldr	x0, [sp, #40]
  4091f4:	ldr	w1, [x0]
  4091f8:	mov	w0, #0xffff                	// #65535
  4091fc:	cmp	w1, w0
  409200:	b.ne	40922c <sqrt@plt+0x779c>  // b.any
  409204:	ldr	x0, [sp, #64]
  409208:	mov	w1, #0xffff                	// #65535
  40920c:	str	w1, [x0]
  409210:	ldr	x0, [sp, #56]
  409214:	mov	w1, #0xffff                	// #65535
  409218:	str	w1, [x0]
  40921c:	ldr	x0, [sp, #48]
  409220:	mov	w1, #0xffff                	// #65535
  409224:	str	w1, [x0]
  409228:	b	409384 <sqrt@plt+0x78f4>
  40922c:	ldr	x0, [sp, #72]
  409230:	ldr	w1, [x0, #4]
  409234:	ldr	x0, [sp, #40]
  409238:	ldr	w0, [x0]
  40923c:	sub	w1, w1, w0
  409240:	mov	w0, w1
  409244:	lsl	w0, w0, #16
  409248:	sub	w1, w0, w1
  40924c:	ldr	x0, [sp, #40]
  409250:	ldr	w0, [x0]
  409254:	mov	w2, #0xffff                	// #65535
  409258:	sub	w0, w2, w0
  40925c:	udiv	w1, w1, w0
  409260:	ldr	x0, [sp, #64]
  409264:	str	w1, [x0]
  409268:	ldr	x0, [sp, #72]
  40926c:	ldr	w1, [x0, #8]
  409270:	ldr	x0, [sp, #40]
  409274:	ldr	w0, [x0]
  409278:	sub	w1, w1, w0
  40927c:	mov	w0, w1
  409280:	lsl	w0, w0, #16
  409284:	sub	w1, w0, w1
  409288:	ldr	x0, [sp, #40]
  40928c:	ldr	w0, [x0]
  409290:	mov	w2, #0xffff                	// #65535
  409294:	sub	w0, w2, w0
  409298:	udiv	w1, w1, w0
  40929c:	ldr	x0, [sp, #56]
  4092a0:	str	w1, [x0]
  4092a4:	ldr	x0, [sp, #72]
  4092a8:	ldr	w1, [x0, #12]
  4092ac:	ldr	x0, [sp, #40]
  4092b0:	ldr	w0, [x0]
  4092b4:	sub	w1, w1, w0
  4092b8:	mov	w0, w1
  4092bc:	lsl	w0, w0, #16
  4092c0:	sub	w1, w0, w1
  4092c4:	ldr	x0, [sp, #40]
  4092c8:	ldr	w0, [x0]
  4092cc:	mov	w2, #0xffff                	// #65535
  4092d0:	sub	w0, w2, w0
  4092d4:	udiv	w1, w1, w0
  4092d8:	ldr	x0, [sp, #48]
  4092dc:	str	w1, [x0]
  4092e0:	b	409384 <sqrt@plt+0x78f4>
  4092e4:	ldr	x0, [sp, #72]
  4092e8:	ldr	w1, [x0, #4]
  4092ec:	ldr	x0, [sp, #64]
  4092f0:	str	w1, [x0]
  4092f4:	ldr	x0, [sp, #72]
  4092f8:	ldr	w1, [x0, #8]
  4092fc:	ldr	x0, [sp, #56]
  409300:	str	w1, [x0]
  409304:	ldr	x0, [sp, #72]
  409308:	ldr	w1, [x0, #12]
  40930c:	ldr	x0, [sp, #48]
  409310:	str	w1, [x0]
  409314:	ldr	x0, [sp, #72]
  409318:	ldr	w1, [x0, #16]
  40931c:	ldr	x0, [sp, #40]
  409320:	str	w1, [x0]
  409324:	b	409384 <sqrt@plt+0x78f4>
  409328:	ldr	x0, [sp, #48]
  40932c:	str	wzr, [x0]
  409330:	ldr	x0, [sp, #48]
  409334:	ldr	w1, [x0]
  409338:	ldr	x0, [sp, #56]
  40933c:	str	w1, [x0]
  409340:	ldr	x0, [sp, #56]
  409344:	ldr	w1, [x0]
  409348:	ldr	x0, [sp, #64]
  40934c:	str	w1, [x0]
  409350:	ldr	x0, [sp, #72]
  409354:	ldr	w0, [x0, #4]
  409358:	mov	w1, #0xffff                	// #65535
  40935c:	sub	w1, w1, w0
  409360:	ldr	x0, [sp, #40]
  409364:	str	w1, [x0]
  409368:	b	409384 <sqrt@plt+0x78f4>
  40936c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  409370:	add	x2, x0, #0xeb8
  409374:	mov	w1, #0x151                 	// #337
  409378:	mov	w0, #0x0                   	// #0
  40937c:	bl	404090 <sqrt@plt+0x2600>
  409380:	nop
  409384:	nop
  409388:	ldr	x19, [sp, #16]
  40938c:	ldp	x29, x30, [sp], #80
  409390:	ret
  409394:	stp	x29, x30, [sp, #-32]!
  409398:	mov	x29, sp
  40939c:	str	x0, [sp, #24]
  4093a0:	str	x1, [sp, #16]
  4093a4:	ldr	x0, [sp, #24]
  4093a8:	ldr	w0, [x0]
  4093ac:	cmp	w0, #0x4
  4093b0:	b.eq	40950c <sqrt@plt+0x7a7c>  // b.none
  4093b4:	cmp	w0, #0x4
  4093b8:	b.gt	409520 <sqrt@plt+0x7a90>
  4093bc:	cmp	w0, #0x3
  4093c0:	b.eq	4093e0 <sqrt@plt+0x7950>  // b.none
  4093c4:	cmp	w0, #0x3
  4093c8:	b.gt	409520 <sqrt@plt+0x7a90>
  4093cc:	cmp	w0, #0x1
  4093d0:	b.eq	409438 <sqrt@plt+0x79a8>  // b.none
  4093d4:	cmp	w0, #0x2
  4093d8:	b.eq	409498 <sqrt@plt+0x7a08>  // b.none
  4093dc:	b	409520 <sqrt@plt+0x7a90>
  4093e0:	ldr	x0, [sp, #24]
  4093e4:	ldr	w1, [x0, #4]
  4093e8:	mov	w0, #0xde                  	// #222
  4093ec:	mul	w1, w1, w0
  4093f0:	ldr	x0, [sp, #24]
  4093f4:	ldr	w2, [x0, #8]
  4093f8:	mov	w0, #0x2c3                 	// #707
  4093fc:	mul	w0, w2, w0
  409400:	add	w1, w1, w0
  409404:	ldr	x0, [sp, #24]
  409408:	ldr	w2, [x0, #12]
  40940c:	mov	w0, #0x47                  	// #71
  409410:	mul	w0, w2, w0
  409414:	add	w1, w1, w0
  409418:	mov	w0, #0x4dd3                	// #19923
  40941c:	movk	w0, #0x1062, lsl #16
  409420:	umull	x0, w1, w0
  409424:	lsr	x0, x0, #32
  409428:	lsr	w1, w0, #6
  40942c:	ldr	x0, [sp, #16]
  409430:	str	w1, [x0]
  409434:	b	409538 <sqrt@plt+0x7aa8>
  409438:	ldr	x0, [sp, #24]
  40943c:	ldr	w1, [x0, #4]
  409440:	mov	w0, #0xde                  	// #222
  409444:	mul	w1, w1, w0
  409448:	ldr	x0, [sp, #24]
  40944c:	ldr	w2, [x0, #8]
  409450:	mov	w0, #0x2c3                 	// #707
  409454:	mul	w0, w2, w0
  409458:	add	w1, w1, w0
  40945c:	ldr	x0, [sp, #24]
  409460:	ldr	w2, [x0, #12]
  409464:	mov	w0, #0x47                  	// #71
  409468:	mul	w0, w2, w0
  40946c:	add	w1, w1, w0
  409470:	mov	w0, #0x4dd3                	// #19923
  409474:	movk	w0, #0x1062, lsl #16
  409478:	umull	x0, w1, w0
  40947c:	lsr	x0, x0, #32
  409480:	lsr	w0, w0, #6
  409484:	mov	w1, #0xffff                	// #65535
  409488:	sub	w1, w1, w0
  40948c:	ldr	x0, [sp, #16]
  409490:	str	w1, [x0]
  409494:	b	409538 <sqrt@plt+0x7aa8>
  409498:	ldr	x0, [sp, #24]
  40949c:	ldr	w1, [x0, #4]
  4094a0:	mov	w0, #0xde                  	// #222
  4094a4:	mul	w1, w1, w0
  4094a8:	ldr	x0, [sp, #24]
  4094ac:	ldr	w2, [x0, #8]
  4094b0:	mov	w0, #0x2c3                 	// #707
  4094b4:	mul	w0, w2, w0
  4094b8:	add	w1, w1, w0
  4094bc:	ldr	x0, [sp, #24]
  4094c0:	ldr	w2, [x0, #12]
  4094c4:	mov	w0, #0x47                  	// #71
  4094c8:	mul	w0, w2, w0
  4094cc:	add	w1, w1, w0
  4094d0:	mov	w0, #0x4dd3                	// #19923
  4094d4:	movk	w0, #0x1062, lsl #16
  4094d8:	umull	x0, w1, w0
  4094dc:	lsr	x0, x0, #32
  4094e0:	lsr	w0, w0, #6
  4094e4:	mov	w1, #0xffff                	// #65535
  4094e8:	sub	w1, w1, w0
  4094ec:	ldr	x0, [sp, #24]
  4094f0:	ldr	w0, [x0, #16]
  4094f4:	mov	w2, #0xffff                	// #65535
  4094f8:	sub	w0, w2, w0
  4094fc:	mul	w1, w1, w0
  409500:	ldr	x0, [sp, #16]
  409504:	str	w1, [x0]
  409508:	b	409538 <sqrt@plt+0x7aa8>
  40950c:	ldr	x0, [sp, #24]
  409510:	ldr	w1, [x0, #4]
  409514:	ldr	x0, [sp, #16]
  409518:	str	w1, [x0]
  40951c:	b	409538 <sqrt@plt+0x7aa8>
  409520:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  409524:	add	x2, x0, #0xeb8
  409528:	mov	w1, #0x16a                 	// #362
  40952c:	mov	w0, #0x0                   	// #0
  409530:	bl	404090 <sqrt@plt+0x2600>
  409534:	nop
  409538:	nop
  40953c:	ldp	x29, x30, [sp], #32
  409540:	ret
  409544:	stp	x29, x30, [sp, #-48]!
  409548:	mov	x29, sp
  40954c:	str	x0, [sp, #24]
  409550:	mov	x0, #0x1e                  	// #30
  409554:	bl	4016c0 <_Znam@plt>
  409558:	str	x0, [sp, #40]
  40955c:	ldr	x0, [sp, #24]
  409560:	ldr	w0, [x0]
  409564:	cmp	w0, #0x4
  409568:	b.eq	409728 <sqrt@plt+0x7c98>  // b.none
  40956c:	cmp	w0, #0x4
  409570:	b.gt	409758 <sqrt@plt+0x7cc8>
  409574:	cmp	w0, #0x3
  409578:	b.eq	4095bc <sqrt@plt+0x7b2c>  // b.none
  40957c:	cmp	w0, #0x3
  409580:	b.gt	409758 <sqrt@plt+0x7cc8>
  409584:	cmp	w0, #0x2
  409588:	b.eq	40969c <sqrt@plt+0x7c0c>  // b.none
  40958c:	cmp	w0, #0x2
  409590:	b.gt	409758 <sqrt@plt+0x7cc8>
  409594:	cmp	w0, #0x0
  409598:	b.eq	4095a8 <sqrt@plt+0x7b18>  // b.none
  40959c:	cmp	w0, #0x1
  4095a0:	b.eq	40962c <sqrt@plt+0x7b9c>  // b.none
  4095a4:	b	409758 <sqrt@plt+0x7cc8>
  4095a8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  4095ac:	add	x1, x0, #0xed8
  4095b0:	ldr	x0, [sp, #40]
  4095b4:	bl	4017d0 <sprintf@plt>
  4095b8:	b	409758 <sqrt@plt+0x7cc8>
  4095bc:	ldr	x0, [sp, #24]
  4095c0:	ldr	w0, [x0, #4]
  4095c4:	ucvtf	d0, w0
  4095c8:	mov	x0, #0xffe000000000        	// #281337537757184
  4095cc:	movk	x0, #0x40ef, lsl #48
  4095d0:	fmov	d1, x0
  4095d4:	fdiv	d3, d0, d1
  4095d8:	ldr	x0, [sp, #24]
  4095dc:	ldr	w0, [x0, #8]
  4095e0:	ucvtf	d0, w0
  4095e4:	mov	x0, #0xffe000000000        	// #281337537757184
  4095e8:	movk	x0, #0x40ef, lsl #48
  4095ec:	fmov	d1, x0
  4095f0:	fdiv	d1, d0, d1
  4095f4:	ldr	x0, [sp, #24]
  4095f8:	ldr	w0, [x0, #12]
  4095fc:	ucvtf	d0, w0
  409600:	mov	x0, #0xffe000000000        	// #281337537757184
  409604:	movk	x0, #0x40ef, lsl #48
  409608:	fmov	d2, x0
  40960c:	fdiv	d0, d0, d2
  409610:	fmov	d2, d0
  409614:	fmov	d0, d3
  409618:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40961c:	add	x1, x0, #0xee0
  409620:	ldr	x0, [sp, #40]
  409624:	bl	4017d0 <sprintf@plt>
  409628:	b	409758 <sqrt@plt+0x7cc8>
  40962c:	ldr	x0, [sp, #24]
  409630:	ldr	w0, [x0, #4]
  409634:	ucvtf	d0, w0
  409638:	mov	x0, #0xffe000000000        	// #281337537757184
  40963c:	movk	x0, #0x40ef, lsl #48
  409640:	fmov	d1, x0
  409644:	fdiv	d3, d0, d1
  409648:	ldr	x0, [sp, #24]
  40964c:	ldr	w0, [x0, #8]
  409650:	ucvtf	d0, w0
  409654:	mov	x0, #0xffe000000000        	// #281337537757184
  409658:	movk	x0, #0x40ef, lsl #48
  40965c:	fmov	d1, x0
  409660:	fdiv	d1, d0, d1
  409664:	ldr	x0, [sp, #24]
  409668:	ldr	w0, [x0, #12]
  40966c:	ucvtf	d0, w0
  409670:	mov	x0, #0xffe000000000        	// #281337537757184
  409674:	movk	x0, #0x40ef, lsl #48
  409678:	fmov	d2, x0
  40967c:	fdiv	d0, d0, d2
  409680:	fmov	d2, d0
  409684:	fmov	d0, d3
  409688:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40968c:	add	x1, x0, #0xef8
  409690:	ldr	x0, [sp, #40]
  409694:	bl	4017d0 <sprintf@plt>
  409698:	b	409758 <sqrt@plt+0x7cc8>
  40969c:	ldr	x0, [sp, #24]
  4096a0:	ldr	w0, [x0, #4]
  4096a4:	ucvtf	d0, w0
  4096a8:	mov	x0, #0xffe000000000        	// #281337537757184
  4096ac:	movk	x0, #0x40ef, lsl #48
  4096b0:	fmov	d1, x0
  4096b4:	fdiv	d4, d0, d1
  4096b8:	ldr	x0, [sp, #24]
  4096bc:	ldr	w0, [x0, #8]
  4096c0:	ucvtf	d0, w0
  4096c4:	mov	x0, #0xffe000000000        	// #281337537757184
  4096c8:	movk	x0, #0x40ef, lsl #48
  4096cc:	fmov	d1, x0
  4096d0:	fdiv	d1, d0, d1
  4096d4:	ldr	x0, [sp, #24]
  4096d8:	ldr	w0, [x0, #12]
  4096dc:	ucvtf	d0, w0
  4096e0:	mov	x0, #0xffe000000000        	// #281337537757184
  4096e4:	movk	x0, #0x40ef, lsl #48
  4096e8:	fmov	d2, x0
  4096ec:	fdiv	d2, d0, d2
  4096f0:	ldr	x0, [sp, #24]
  4096f4:	ldr	w0, [x0, #16]
  4096f8:	ucvtf	d0, w0
  4096fc:	mov	x0, #0xffe000000000        	// #281337537757184
  409700:	movk	x0, #0x40ef, lsl #48
  409704:	fmov	d3, x0
  409708:	fdiv	d0, d0, d3
  40970c:	fmov	d3, d0
  409710:	fmov	d0, d4
  409714:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  409718:	add	x1, x0, #0xf10
  40971c:	ldr	x0, [sp, #40]
  409720:	bl	4017d0 <sprintf@plt>
  409724:	b	409758 <sqrt@plt+0x7cc8>
  409728:	ldr	x0, [sp, #24]
  40972c:	ldr	w0, [x0, #4]
  409730:	ucvtf	d0, w0
  409734:	mov	x0, #0xffe000000000        	// #281337537757184
  409738:	movk	x0, #0x40ef, lsl #48
  40973c:	fmov	d1, x0
  409740:	fdiv	d0, d0, d1
  409744:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  409748:	add	x1, x0, #0xf30
  40974c:	ldr	x0, [sp, #40]
  409750:	bl	4017d0 <sprintf@plt>
  409754:	nop
  409758:	ldr	x0, [sp, #40]
  40975c:	ldp	x29, x30, [sp], #48
  409760:	ret
  409764:	stp	x29, x30, [sp, #-32]!
  409768:	mov	x29, sp
  40976c:	str	w0, [sp, #28]
  409770:	str	w1, [sp, #24]
  409774:	ldr	w0, [sp, #28]
  409778:	cmp	w0, #0x1
  40977c:	b.ne	4097d0 <sqrt@plt+0x7d40>  // b.any
  409780:	ldr	w1, [sp, #24]
  409784:	mov	w0, #0xffff                	// #65535
  409788:	cmp	w1, w0
  40978c:	b.ne	4097d0 <sqrt@plt+0x7d40>  // b.any
  409790:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409794:	add	x0, x0, #0xd0
  409798:	bl	4099c8 <sqrt@plt+0x7f38>
  40979c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  4097a0:	add	x0, x0, #0x148
  4097a4:	ldr	x1, [x0]
  4097a8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4097ac:	add	x0, x0, #0xa8
  4097b0:	bl	4073a0 <sqrt@plt+0x5910>
  4097b4:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  4097b8:	add	x2, x0, #0x1f8
  4097bc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4097c0:	add	x1, x0, #0xa8
  4097c4:	adrp	x0, 408000 <sqrt@plt+0x6570>
  4097c8:	add	x0, x0, #0x3d0
  4097cc:	bl	4018c0 <__cxa_atexit@plt>
  4097d0:	nop
  4097d4:	ldp	x29, x30, [sp], #32
  4097d8:	ret
  4097dc:	stp	x29, x30, [sp, #-16]!
  4097e0:	mov	x29, sp
  4097e4:	mov	w1, #0xffff                	// #65535
  4097e8:	mov	w0, #0x1                   	// #1
  4097ec:	bl	409764 <sqrt@plt+0x7cd4>
  4097f0:	ldp	x29, x30, [sp], #16
  4097f4:	ret
  4097f8:	sub	sp, sp, #0x10
  4097fc:	str	x0, [sp, #8]
  409800:	ldr	x0, [sp, #8]
  409804:	str	xzr, [x0]
  409808:	nop
  40980c:	add	sp, sp, #0x10
  409810:	ret
  409814:	sub	sp, sp, #0x10
  409818:	str	x0, [sp, #8]
  40981c:	strb	w1, [sp, #7]
  409820:	ldrb	w0, [sp, #7]
  409824:	ldr	x1, [sp, #8]
  409828:	sxtw	x0, w0
  40982c:	ldrb	w0, [x1, x0]
  409830:	add	sp, sp, #0x10
  409834:	ret
  409838:	sub	sp, sp, #0x20
  40983c:	str	x0, [sp, #8]
  409840:	ldr	x0, [sp, #8]
  409844:	str	x0, [sp, #16]
  409848:	str	wzr, [sp, #28]
  40984c:	ldr	w0, [sp, #28]
  409850:	cmp	w0, #0xff
  409854:	b.gt	409878 <sqrt@plt+0x7de8>
  409858:	ldrsw	x0, [sp, #28]
  40985c:	ldr	x1, [sp, #16]
  409860:	add	x0, x1, x0
  409864:	strb	wzr, [x0]
  409868:	ldr	w0, [sp, #28]
  40986c:	add	w0, w0, #0x1
  409870:	str	w0, [sp, #28]
  409874:	b	40984c <sqrt@plt+0x7dbc>
  409878:	nop
  40987c:	add	sp, sp, #0x20
  409880:	ret
  409884:	stp	x29, x30, [sp, #-32]!
  409888:	mov	x29, sp
  40988c:	str	x0, [sp, #24]
  409890:	ldr	x0, [sp, #24]
  409894:	bl	409838 <sqrt@plt+0x7da8>
  409898:	nop
  40989c:	ldp	x29, x30, [sp], #32
  4098a0:	ret
  4098a4:	stp	x29, x30, [sp, #-32]!
  4098a8:	mov	x29, sp
  4098ac:	str	x0, [sp, #24]
  4098b0:	str	x1, [sp, #16]
  4098b4:	ldr	x0, [sp, #24]
  4098b8:	bl	409838 <sqrt@plt+0x7da8>
  4098bc:	ldr	x0, [sp, #16]
  4098c0:	ldrb	w0, [x0]
  4098c4:	cmp	w0, #0x0
  4098c8:	b.eq	4098f0 <sqrt@plt+0x7e60>  // b.none
  4098cc:	ldr	x0, [sp, #16]
  4098d0:	add	x1, x0, #0x1
  4098d4:	str	x1, [sp, #16]
  4098d8:	ldrb	w0, [x0]
  4098dc:	ldr	x1, [sp, #24]
  4098e0:	sxtw	x0, w0
  4098e4:	mov	w2, #0x1                   	// #1
  4098e8:	strb	w2, [x1, x0]
  4098ec:	b	4098bc <sqrt@plt+0x7e2c>
  4098f0:	nop
  4098f4:	ldp	x29, x30, [sp], #32
  4098f8:	ret
  4098fc:	stp	x29, x30, [sp, #-32]!
  409900:	mov	x29, sp
  409904:	str	x0, [sp, #24]
  409908:	str	x1, [sp, #16]
  40990c:	ldr	x0, [sp, #24]
  409910:	bl	409838 <sqrt@plt+0x7da8>
  409914:	ldr	x0, [sp, #16]
  409918:	ldrb	w0, [x0]
  40991c:	cmp	w0, #0x0
  409920:	b.eq	409948 <sqrt@plt+0x7eb8>  // b.none
  409924:	ldr	x0, [sp, #16]
  409928:	add	x1, x0, #0x1
  40992c:	str	x1, [sp, #16]
  409930:	ldrb	w0, [x0]
  409934:	ldr	x1, [sp, #24]
  409938:	sxtw	x0, w0
  40993c:	mov	w2, #0x1                   	// #1
  409940:	strb	w2, [x1, x0]
  409944:	b	409914 <sqrt@plt+0x7e84>
  409948:	nop
  40994c:	ldp	x29, x30, [sp], #32
  409950:	ret
  409954:	sub	sp, sp, #0x10
  409958:	str	x0, [sp, #8]
  40995c:	str	w1, [sp, #4]
  409960:	nop
  409964:	add	sp, sp, #0x10
  409968:	ret
  40996c:	sub	sp, sp, #0x20
  409970:	str	x0, [sp, #8]
  409974:	str	x1, [sp]
  409978:	str	wzr, [sp, #28]
  40997c:	ldr	w0, [sp, #28]
  409980:	cmp	w0, #0xff
  409984:	b.gt	4099bc <sqrt@plt+0x7f2c>
  409988:	ldr	x1, [sp]
  40998c:	ldrsw	x0, [sp, #28]
  409990:	ldrb	w0, [x1, x0]
  409994:	cmp	w0, #0x0
  409998:	b.eq	4099ac <sqrt@plt+0x7f1c>  // b.none
  40999c:	ldr	x1, [sp, #8]
  4099a0:	ldrsw	x0, [sp, #28]
  4099a4:	mov	w2, #0x1                   	// #1
  4099a8:	strb	w2, [x1, x0]
  4099ac:	ldr	w0, [sp, #28]
  4099b0:	add	w0, w0, #0x1
  4099b4:	str	w0, [sp, #28]
  4099b8:	b	40997c <sqrt@plt+0x7eec>
  4099bc:	ldr	x0, [sp, #8]
  4099c0:	add	sp, sp, #0x20
  4099c4:	ret
  4099c8:	stp	x29, x30, [sp, #-48]!
  4099cc:	mov	x29, sp
  4099d0:	str	x0, [sp, #24]
  4099d4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4099d8:	add	x0, x0, #0xbd8
  4099dc:	ldr	w0, [x0]
  4099e0:	cmp	w0, #0x0
  4099e4:	b.ne	409ce4 <sqrt@plt+0x8254>  // b.any
  4099e8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4099ec:	add	x0, x0, #0xbd8
  4099f0:	mov	w1, #0x1                   	// #1
  4099f4:	str	w1, [x0]
  4099f8:	str	wzr, [sp, #44]
  4099fc:	ldr	w0, [sp, #44]
  409a00:	cmp	w0, #0xff
  409a04:	b.gt	409ce8 <sqrt@plt+0x8258>
  409a08:	ldr	w0, [sp, #44]
  409a0c:	and	w0, w0, #0xffffff80
  409a10:	cmp	w0, #0x0
  409a14:	b.ne	409a30 <sqrt@plt+0x7fa0>  // b.any
  409a18:	ldr	w0, [sp, #44]
  409a1c:	bl	4018f0 <isalpha@plt>
  409a20:	cmp	w0, #0x0
  409a24:	b.eq	409a30 <sqrt@plt+0x7fa0>  // b.none
  409a28:	mov	w0, #0x1                   	// #1
  409a2c:	b	409a34 <sqrt@plt+0x7fa4>
  409a30:	mov	w0, #0x0                   	// #0
  409a34:	mov	w2, w0
  409a38:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409a3c:	add	x1, x0, #0xd8
  409a40:	ldrsw	x0, [sp, #44]
  409a44:	strb	w2, [x1, x0]
  409a48:	ldr	w0, [sp, #44]
  409a4c:	and	w0, w0, #0xffffff80
  409a50:	cmp	w0, #0x0
  409a54:	b.ne	409a70 <sqrt@plt+0x7fe0>  // b.any
  409a58:	ldr	w0, [sp, #44]
  409a5c:	bl	401890 <isupper@plt>
  409a60:	cmp	w0, #0x0
  409a64:	b.eq	409a70 <sqrt@plt+0x7fe0>  // b.none
  409a68:	mov	w0, #0x1                   	// #1
  409a6c:	b	409a74 <sqrt@plt+0x7fe4>
  409a70:	mov	w0, #0x0                   	// #0
  409a74:	mov	w2, w0
  409a78:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409a7c:	add	x1, x0, #0x1d8
  409a80:	ldrsw	x0, [sp, #44]
  409a84:	strb	w2, [x1, x0]
  409a88:	ldr	w0, [sp, #44]
  409a8c:	and	w0, w0, #0xffffff80
  409a90:	cmp	w0, #0x0
  409a94:	b.ne	409ab0 <sqrt@plt+0x8020>  // b.any
  409a98:	ldr	w0, [sp, #44]
  409a9c:	bl	401740 <islower@plt>
  409aa0:	cmp	w0, #0x0
  409aa4:	b.eq	409ab0 <sqrt@plt+0x8020>  // b.none
  409aa8:	mov	w0, #0x1                   	// #1
  409aac:	b	409ab4 <sqrt@plt+0x8024>
  409ab0:	mov	w0, #0x0                   	// #0
  409ab4:	mov	w2, w0
  409ab8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409abc:	add	x1, x0, #0x2d8
  409ac0:	ldrsw	x0, [sp, #44]
  409ac4:	strb	w2, [x1, x0]
  409ac8:	ldr	w0, [sp, #44]
  409acc:	and	w0, w0, #0xffffff80
  409ad0:	cmp	w0, #0x0
  409ad4:	b.ne	409afc <sqrt@plt+0x806c>  // b.any
  409ad8:	ldr	w0, [sp, #44]
  409adc:	sub	w0, w0, #0x30
  409ae0:	cmp	w0, #0x9
  409ae4:	cset	w0, ls  // ls = plast
  409ae8:	and	w0, w0, #0xff
  409aec:	cmp	w0, #0x0
  409af0:	b.eq	409afc <sqrt@plt+0x806c>  // b.none
  409af4:	mov	w0, #0x1                   	// #1
  409af8:	b	409b00 <sqrt@plt+0x8070>
  409afc:	mov	w0, #0x0                   	// #0
  409b00:	mov	w2, w0
  409b04:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409b08:	add	x1, x0, #0x3d8
  409b0c:	ldrsw	x0, [sp, #44]
  409b10:	strb	w2, [x1, x0]
  409b14:	ldr	w0, [sp, #44]
  409b18:	and	w0, w0, #0xffffff80
  409b1c:	cmp	w0, #0x0
  409b20:	b.ne	409b3c <sqrt@plt+0x80ac>  // b.any
  409b24:	ldr	w0, [sp, #44]
  409b28:	bl	4017e0 <isxdigit@plt>
  409b2c:	cmp	w0, #0x0
  409b30:	b.eq	409b3c <sqrt@plt+0x80ac>  // b.none
  409b34:	mov	w0, #0x1                   	// #1
  409b38:	b	409b40 <sqrt@plt+0x80b0>
  409b3c:	mov	w0, #0x0                   	// #0
  409b40:	mov	w2, w0
  409b44:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409b48:	add	x1, x0, #0x4d8
  409b4c:	ldrsw	x0, [sp, #44]
  409b50:	strb	w2, [x1, x0]
  409b54:	ldr	w0, [sp, #44]
  409b58:	and	w0, w0, #0xffffff80
  409b5c:	cmp	w0, #0x0
  409b60:	b.ne	409b7c <sqrt@plt+0x80ec>  // b.any
  409b64:	ldr	w0, [sp, #44]
  409b68:	bl	401760 <isspace@plt>
  409b6c:	cmp	w0, #0x0
  409b70:	b.eq	409b7c <sqrt@plt+0x80ec>  // b.none
  409b74:	mov	w0, #0x1                   	// #1
  409b78:	b	409b80 <sqrt@plt+0x80f0>
  409b7c:	mov	w0, #0x0                   	// #0
  409b80:	mov	w2, w0
  409b84:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409b88:	add	x1, x0, #0x5d8
  409b8c:	ldrsw	x0, [sp, #44]
  409b90:	strb	w2, [x1, x0]
  409b94:	ldr	w0, [sp, #44]
  409b98:	and	w0, w0, #0xffffff80
  409b9c:	cmp	w0, #0x0
  409ba0:	b.ne	409bbc <sqrt@plt+0x812c>  // b.any
  409ba4:	ldr	w0, [sp, #44]
  409ba8:	bl	401990 <ispunct@plt>
  409bac:	cmp	w0, #0x0
  409bb0:	b.eq	409bbc <sqrt@plt+0x812c>  // b.none
  409bb4:	mov	w0, #0x1                   	// #1
  409bb8:	b	409bc0 <sqrt@plt+0x8130>
  409bbc:	mov	w0, #0x0                   	// #0
  409bc0:	mov	w2, w0
  409bc4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409bc8:	add	x1, x0, #0x6d8
  409bcc:	ldrsw	x0, [sp, #44]
  409bd0:	strb	w2, [x1, x0]
  409bd4:	ldr	w0, [sp, #44]
  409bd8:	and	w0, w0, #0xffffff80
  409bdc:	cmp	w0, #0x0
  409be0:	b.ne	409bfc <sqrt@plt+0x816c>  // b.any
  409be4:	ldr	w0, [sp, #44]
  409be8:	bl	401700 <isalnum@plt>
  409bec:	cmp	w0, #0x0
  409bf0:	b.eq	409bfc <sqrt@plt+0x816c>  // b.none
  409bf4:	mov	w0, #0x1                   	// #1
  409bf8:	b	409c00 <sqrt@plt+0x8170>
  409bfc:	mov	w0, #0x0                   	// #0
  409c00:	mov	w2, w0
  409c04:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409c08:	add	x1, x0, #0x7d8
  409c0c:	ldrsw	x0, [sp, #44]
  409c10:	strb	w2, [x1, x0]
  409c14:	ldr	w0, [sp, #44]
  409c18:	and	w0, w0, #0xffffff80
  409c1c:	cmp	w0, #0x0
  409c20:	b.ne	409c3c <sqrt@plt+0x81ac>  // b.any
  409c24:	ldr	w0, [sp, #44]
  409c28:	bl	401870 <isprint@plt>
  409c2c:	cmp	w0, #0x0
  409c30:	b.eq	409c3c <sqrt@plt+0x81ac>  // b.none
  409c34:	mov	w0, #0x1                   	// #1
  409c38:	b	409c40 <sqrt@plt+0x81b0>
  409c3c:	mov	w0, #0x0                   	// #0
  409c40:	mov	w2, w0
  409c44:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409c48:	add	x1, x0, #0x8d8
  409c4c:	ldrsw	x0, [sp, #44]
  409c50:	strb	w2, [x1, x0]
  409c54:	ldr	w0, [sp, #44]
  409c58:	and	w0, w0, #0xffffff80
  409c5c:	cmp	w0, #0x0
  409c60:	b.ne	409c7c <sqrt@plt+0x81ec>  // b.any
  409c64:	ldr	w0, [sp, #44]
  409c68:	bl	401830 <isgraph@plt>
  409c6c:	cmp	w0, #0x0
  409c70:	b.eq	409c7c <sqrt@plt+0x81ec>  // b.none
  409c74:	mov	w0, #0x1                   	// #1
  409c78:	b	409c80 <sqrt@plt+0x81f0>
  409c7c:	mov	w0, #0x0                   	// #0
  409c80:	mov	w2, w0
  409c84:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409c88:	add	x1, x0, #0x9d8
  409c8c:	ldrsw	x0, [sp, #44]
  409c90:	strb	w2, [x1, x0]
  409c94:	ldr	w0, [sp, #44]
  409c98:	and	w0, w0, #0xffffff80
  409c9c:	cmp	w0, #0x0
  409ca0:	b.ne	409cbc <sqrt@plt+0x822c>  // b.any
  409ca4:	ldr	w0, [sp, #44]
  409ca8:	bl	4019a0 <iscntrl@plt>
  409cac:	cmp	w0, #0x0
  409cb0:	b.eq	409cbc <sqrt@plt+0x822c>  // b.none
  409cb4:	mov	w0, #0x1                   	// #1
  409cb8:	b	409cc0 <sqrt@plt+0x8230>
  409cbc:	mov	w0, #0x0                   	// #0
  409cc0:	mov	w2, w0
  409cc4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409cc8:	add	x1, x0, #0xad8
  409ccc:	ldrsw	x0, [sp, #44]
  409cd0:	strb	w2, [x1, x0]
  409cd4:	ldr	w0, [sp, #44]
  409cd8:	add	w0, w0, #0x1
  409cdc:	str	w0, [sp, #44]
  409ce0:	b	4099fc <sqrt@plt+0x7f6c>
  409ce4:	nop
  409ce8:	ldp	x29, x30, [sp], #48
  409cec:	ret
  409cf0:	stp	x29, x30, [sp, #-32]!
  409cf4:	mov	x29, sp
  409cf8:	str	w0, [sp, #28]
  409cfc:	str	w1, [sp, #24]
  409d00:	ldr	w0, [sp, #28]
  409d04:	cmp	w0, #0x1
  409d08:	b.ne	409dd8 <sqrt@plt+0x8348>  // b.any
  409d0c:	ldr	w1, [sp, #24]
  409d10:	mov	w0, #0xffff                	// #65535
  409d14:	cmp	w1, w0
  409d18:	b.ne	409dd8 <sqrt@plt+0x8348>  // b.any
  409d1c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409d20:	add	x0, x0, #0xbe0
  409d24:	bl	4099c8 <sqrt@plt+0x7f38>
  409d28:	mov	w1, #0x0                   	// #0
  409d2c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409d30:	add	x0, x0, #0xd8
  409d34:	bl	409954 <sqrt@plt+0x7ec4>
  409d38:	mov	w1, #0x0                   	// #0
  409d3c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409d40:	add	x0, x0, #0x1d8
  409d44:	bl	409954 <sqrt@plt+0x7ec4>
  409d48:	mov	w1, #0x0                   	// #0
  409d4c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409d50:	add	x0, x0, #0x2d8
  409d54:	bl	409954 <sqrt@plt+0x7ec4>
  409d58:	mov	w1, #0x0                   	// #0
  409d5c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409d60:	add	x0, x0, #0x3d8
  409d64:	bl	409954 <sqrt@plt+0x7ec4>
  409d68:	mov	w1, #0x0                   	// #0
  409d6c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409d70:	add	x0, x0, #0x4d8
  409d74:	bl	409954 <sqrt@plt+0x7ec4>
  409d78:	mov	w1, #0x0                   	// #0
  409d7c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409d80:	add	x0, x0, #0x5d8
  409d84:	bl	409954 <sqrt@plt+0x7ec4>
  409d88:	mov	w1, #0x0                   	// #0
  409d8c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409d90:	add	x0, x0, #0x6d8
  409d94:	bl	409954 <sqrt@plt+0x7ec4>
  409d98:	mov	w1, #0x0                   	// #0
  409d9c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409da0:	add	x0, x0, #0x7d8
  409da4:	bl	409954 <sqrt@plt+0x7ec4>
  409da8:	mov	w1, #0x0                   	// #0
  409dac:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409db0:	add	x0, x0, #0x8d8
  409db4:	bl	409954 <sqrt@plt+0x7ec4>
  409db8:	mov	w1, #0x0                   	// #0
  409dbc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409dc0:	add	x0, x0, #0x9d8
  409dc4:	bl	409954 <sqrt@plt+0x7ec4>
  409dc8:	mov	w1, #0x0                   	// #0
  409dcc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  409dd0:	add	x0, x0, #0xad8
  409dd4:	bl	409954 <sqrt@plt+0x7ec4>
  409dd8:	nop
  409ddc:	ldp	x29, x30, [sp], #32
  409de0:	ret
  409de4:	stp	x29, x30, [sp, #-16]!
  409de8:	mov	x29, sp
  409dec:	mov	w1, #0xffff                	// #65535
  409df0:	mov	w0, #0x1                   	// #1
  409df4:	bl	409cf0 <sqrt@plt+0x8260>
  409df8:	ldp	x29, x30, [sp], #16
  409dfc:	ret
  409e00:	sub	sp, sp, #0x10
  409e04:	str	x0, [sp, #8]
  409e08:	str	x1, [sp]
  409e0c:	ldr	x0, [sp, #8]
  409e10:	mov	w1, #0x1                   	// #1
  409e14:	str	w1, [x0]
  409e18:	ldr	x0, [sp]
  409e1c:	cmp	x0, #0x0
  409e20:	b.eq	409e2c <sqrt@plt+0x839c>  // b.none
  409e24:	ldr	x0, [sp]
  409e28:	b	409e34 <sqrt@plt+0x83a4>
  409e2c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  409e30:	add	x0, x0, #0xf48
  409e34:	ldr	x1, [sp, #8]
  409e38:	str	x0, [x1, #8]
  409e3c:	nop
  409e40:	add	sp, sp, #0x10
  409e44:	ret
  409e48:	sub	sp, sp, #0x10
  409e4c:	str	x0, [sp, #8]
  409e50:	ldr	x0, [sp, #8]
  409e54:	str	wzr, [x0]
  409e58:	nop
  409e5c:	add	sp, sp, #0x10
  409e60:	ret
  409e64:	sub	sp, sp, #0x10
  409e68:	str	x0, [sp, #8]
  409e6c:	str	w1, [sp, #4]
  409e70:	ldr	x0, [sp, #8]
  409e74:	mov	w1, #0x3                   	// #3
  409e78:	str	w1, [x0]
  409e7c:	ldr	x0, [sp, #8]
  409e80:	ldr	w1, [sp, #4]
  409e84:	str	w1, [x0, #8]
  409e88:	nop
  409e8c:	add	sp, sp, #0x10
  409e90:	ret
  409e94:	sub	sp, sp, #0x10
  409e98:	str	x0, [sp, #8]
  409e9c:	str	w1, [sp, #4]
  409ea0:	ldr	x0, [sp, #8]
  409ea4:	mov	w1, #0x4                   	// #4
  409ea8:	str	w1, [x0]
  409eac:	ldr	x0, [sp, #8]
  409eb0:	ldr	w1, [sp, #4]
  409eb4:	str	w1, [x0, #8]
  409eb8:	nop
  409ebc:	add	sp, sp, #0x10
  409ec0:	ret
  409ec4:	sub	sp, sp, #0x10
  409ec8:	str	x0, [sp, #8]
  409ecc:	strb	w1, [sp, #7]
  409ed0:	ldr	x0, [sp, #8]
  409ed4:	mov	w1, #0x2                   	// #2
  409ed8:	str	w1, [x0]
  409edc:	ldr	x0, [sp, #8]
  409ee0:	ldrb	w1, [sp, #7]
  409ee4:	strb	w1, [x0, #8]
  409ee8:	nop
  409eec:	add	sp, sp, #0x10
  409ef0:	ret
  409ef4:	sub	sp, sp, #0x10
  409ef8:	str	x0, [sp, #8]
  409efc:	strb	w1, [sp, #7]
  409f00:	ldr	x0, [sp, #8]
  409f04:	mov	w1, #0x2                   	// #2
  409f08:	str	w1, [x0]
  409f0c:	ldr	x0, [sp, #8]
  409f10:	ldrb	w1, [sp, #7]
  409f14:	strb	w1, [x0, #8]
  409f18:	nop
  409f1c:	add	sp, sp, #0x10
  409f20:	ret
  409f24:	sub	sp, sp, #0x10
  409f28:	str	x0, [sp, #8]
  409f2c:	str	d0, [sp]
  409f30:	ldr	x0, [sp, #8]
  409f34:	mov	w1, #0x5                   	// #5
  409f38:	str	w1, [x0]
  409f3c:	ldr	x0, [sp, #8]
  409f40:	ldr	d0, [sp]
  409f44:	str	d0, [x0, #8]
  409f48:	nop
  409f4c:	add	sp, sp, #0x10
  409f50:	ret
  409f54:	sub	sp, sp, #0x10
  409f58:	str	x0, [sp, #8]
  409f5c:	ldr	x0, [sp, #8]
  409f60:	ldr	w0, [x0]
  409f64:	cmp	w0, #0x0
  409f68:	cset	w0, eq  // eq = none
  409f6c:	and	w0, w0, #0xff
  409f70:	add	sp, sp, #0x10
  409f74:	ret
  409f78:	stp	x29, x30, [sp, #-32]!
  409f7c:	mov	x29, sp
  409f80:	str	x0, [sp, #24]
  409f84:	ldr	x0, [sp, #24]
  409f88:	ldr	w0, [x0]
  409f8c:	cmp	w0, #0x5
  409f90:	b.eq	40a084 <sqrt@plt+0x85f4>  // b.none
  409f94:	cmp	w0, #0x5
  409f98:	b.gt	40a0b0 <sqrt@plt+0x8620>
  409f9c:	cmp	w0, #0x4
  409fa0:	b.eq	40a00c <sqrt@plt+0x857c>  // b.none
  409fa4:	cmp	w0, #0x4
  409fa8:	b.gt	40a0b0 <sqrt@plt+0x8620>
  409fac:	cmp	w0, #0x3
  409fb0:	b.eq	409fe0 <sqrt@plt+0x8550>  // b.none
  409fb4:	cmp	w0, #0x3
  409fb8:	b.gt	40a0b0 <sqrt@plt+0x8620>
  409fbc:	cmp	w0, #0x2
  409fc0:	b.eq	40a038 <sqrt@plt+0x85a8>  // b.none
  409fc4:	cmp	w0, #0x2
  409fc8:	b.gt	40a0b0 <sqrt@plt+0x8620>
  409fcc:	cmp	w0, #0x0
  409fd0:	b.eq	40a0ac <sqrt@plt+0x861c>  // b.none
  409fd4:	cmp	w0, #0x1
  409fd8:	b.eq	40a060 <sqrt@plt+0x85d0>  // b.none
  409fdc:	b	40a0b0 <sqrt@plt+0x8620>
  409fe0:	ldr	x0, [sp, #24]
  409fe4:	ldr	w0, [x0, #8]
  409fe8:	bl	4119d0 <sqrt@plt+0xff40>
  409fec:	mov	x2, x0
  409ff0:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409ff4:	add	x0, x0, #0x48
  409ff8:	ldr	x0, [x0]
  409ffc:	mov	x1, x0
  40a000:	mov	x0, x2
  40a004:	bl	4016d0 <fputs@plt>
  40a008:	b	40a0b0 <sqrt@plt+0x8620>
  40a00c:	ldr	x0, [sp, #24]
  40a010:	ldr	w0, [x0, #8]
  40a014:	bl	411b28 <sqrt@plt+0x10098>
  40a018:	mov	x2, x0
  40a01c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a020:	add	x0, x0, #0x48
  40a024:	ldr	x0, [x0]
  40a028:	mov	x1, x0
  40a02c:	mov	x0, x2
  40a030:	bl	4016d0 <fputs@plt>
  40a034:	b	40a0b0 <sqrt@plt+0x8620>
  40a038:	ldr	x0, [sp, #24]
  40a03c:	ldrb	w0, [x0, #8]
  40a040:	mov	w2, w0
  40a044:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a048:	add	x0, x0, #0x48
  40a04c:	ldr	x0, [x0]
  40a050:	mov	x1, x0
  40a054:	mov	w0, w2
  40a058:	bl	401730 <putc@plt>
  40a05c:	b	40a0b0 <sqrt@plt+0x8620>
  40a060:	ldr	x0, [sp, #24]
  40a064:	ldr	x2, [x0, #8]
  40a068:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a06c:	add	x0, x0, #0x48
  40a070:	ldr	x0, [x0]
  40a074:	mov	x1, x0
  40a078:	mov	x0, x2
  40a07c:	bl	4016d0 <fputs@plt>
  40a080:	b	40a0b0 <sqrt@plt+0x8620>
  40a084:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a088:	add	x0, x0, #0x48
  40a08c:	ldr	x2, [x0]
  40a090:	ldr	x0, [sp, #24]
  40a094:	ldr	d0, [x0, #8]
  40a098:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40a09c:	add	x1, x0, #0xf50
  40a0a0:	mov	x0, x2
  40a0a4:	bl	401720 <fprintf@plt>
  40a0a8:	b	40a0b0 <sqrt@plt+0x8620>
  40a0ac:	nop
  40a0b0:	nop
  40a0b4:	ldp	x29, x30, [sp], #32
  40a0b8:	ret
  40a0bc:	stp	x29, x30, [sp, #-64]!
  40a0c0:	mov	x29, sp
  40a0c4:	str	x0, [sp, #40]
  40a0c8:	str	x1, [sp, #32]
  40a0cc:	str	x2, [sp, #24]
  40a0d0:	str	x3, [sp, #16]
  40a0d4:	ldr	x0, [sp, #40]
  40a0d8:	cmp	x0, #0x0
  40a0dc:	cset	w0, ne  // ne = any
  40a0e0:	and	w0, w0, #0xff
  40a0e4:	mov	w3, w0
  40a0e8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40a0ec:	add	x2, x0, #0xf58
  40a0f0:	mov	w1, #0x62                  	// #98
  40a0f4:	mov	w0, w3
  40a0f8:	bl	404090 <sqrt@plt+0x2600>
  40a0fc:	ldr	x0, [sp, #40]
  40a100:	add	x1, x0, #0x1
  40a104:	str	x1, [sp, #40]
  40a108:	ldrb	w0, [x0]
  40a10c:	strb	w0, [sp, #63]
  40a110:	ldrb	w0, [sp, #63]
  40a114:	cmp	w0, #0x0
  40a118:	cset	w0, ne  // ne = any
  40a11c:	and	w0, w0, #0xff
  40a120:	cmp	w0, #0x0
  40a124:	b.eq	40a27c <sqrt@plt+0x87ec>  // b.none
  40a128:	ldrb	w0, [sp, #63]
  40a12c:	cmp	w0, #0x25
  40a130:	b.ne	40a25c <sqrt@plt+0x87cc>  // b.any
  40a134:	ldr	x0, [sp, #40]
  40a138:	add	x1, x0, #0x1
  40a13c:	str	x1, [sp, #40]
  40a140:	ldrb	w0, [x0]
  40a144:	strb	w0, [sp, #63]
  40a148:	ldrb	w0, [sp, #63]
  40a14c:	cmp	w0, #0x33
  40a150:	b.eq	40a20c <sqrt@plt+0x877c>  // b.none
  40a154:	cmp	w0, #0x33
  40a158:	b.gt	40a244 <sqrt@plt+0x87b4>
  40a15c:	cmp	w0, #0x32
  40a160:	b.eq	40a1d4 <sqrt@plt+0x8744>  // b.none
  40a164:	cmp	w0, #0x32
  40a168:	b.gt	40a244 <sqrt@plt+0x87b4>
  40a16c:	cmp	w0, #0x25
  40a170:	b.eq	40a180 <sqrt@plt+0x86f0>  // b.none
  40a174:	cmp	w0, #0x31
  40a178:	b.eq	40a19c <sqrt@plt+0x870c>  // b.none
  40a17c:	b	40a244 <sqrt@plt+0x87b4>
  40a180:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a184:	add	x0, x0, #0x48
  40a188:	ldr	x0, [x0]
  40a18c:	mov	x1, x0
  40a190:	mov	w0, #0x25                  	// #37
  40a194:	bl	4018a0 <fputc@plt>
  40a198:	b	40a278 <sqrt@plt+0x87e8>
  40a19c:	ldr	x0, [sp, #32]
  40a1a0:	bl	409f54 <sqrt@plt+0x84c4>
  40a1a4:	cmp	w0, #0x0
  40a1a8:	cset	w0, eq  // eq = none
  40a1ac:	and	w0, w0, #0xff
  40a1b0:	mov	w3, w0
  40a1b4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40a1b8:	add	x2, x0, #0xf58
  40a1bc:	mov	w1, #0x6c                  	// #108
  40a1c0:	mov	w0, w3
  40a1c4:	bl	404090 <sqrt@plt+0x2600>
  40a1c8:	ldr	x0, [sp, #32]
  40a1cc:	bl	409f78 <sqrt@plt+0x84e8>
  40a1d0:	b	40a278 <sqrt@plt+0x87e8>
  40a1d4:	ldr	x0, [sp, #24]
  40a1d8:	bl	409f54 <sqrt@plt+0x84c4>
  40a1dc:	cmp	w0, #0x0
  40a1e0:	cset	w0, eq  // eq = none
  40a1e4:	and	w0, w0, #0xff
  40a1e8:	mov	w3, w0
  40a1ec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40a1f0:	add	x2, x0, #0xf58
  40a1f4:	mov	w1, #0x70                  	// #112
  40a1f8:	mov	w0, w3
  40a1fc:	bl	404090 <sqrt@plt+0x2600>
  40a200:	ldr	x0, [sp, #24]
  40a204:	bl	409f78 <sqrt@plt+0x84e8>
  40a208:	b	40a278 <sqrt@plt+0x87e8>
  40a20c:	ldr	x0, [sp, #16]
  40a210:	bl	409f54 <sqrt@plt+0x84c4>
  40a214:	cmp	w0, #0x0
  40a218:	cset	w0, eq  // eq = none
  40a21c:	and	w0, w0, #0xff
  40a220:	mov	w3, w0
  40a224:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40a228:	add	x2, x0, #0xf58
  40a22c:	mov	w1, #0x74                  	// #116
  40a230:	mov	w0, w3
  40a234:	bl	404090 <sqrt@plt+0x2600>
  40a238:	ldr	x0, [sp, #16]
  40a23c:	bl	409f78 <sqrt@plt+0x84e8>
  40a240:	b	40a278 <sqrt@plt+0x87e8>
  40a244:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40a248:	add	x2, x0, #0xf58
  40a24c:	mov	w1, #0x78                  	// #120
  40a250:	mov	w0, #0x0                   	// #0
  40a254:	bl	404090 <sqrt@plt+0x2600>
  40a258:	b	40a0fc <sqrt@plt+0x866c>
  40a25c:	ldrb	w2, [sp, #63]
  40a260:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a264:	add	x0, x0, #0x48
  40a268:	ldr	x0, [x0]
  40a26c:	mov	x1, x0
  40a270:	mov	w0, w2
  40a274:	bl	401730 <putc@plt>
  40a278:	b	40a0fc <sqrt@plt+0x866c>
  40a27c:	nop
  40a280:	ldp	x29, x30, [sp], #64
  40a284:	ret
  40a288:	stp	x29, x30, [sp, #-32]!
  40a28c:	mov	x29, sp
  40a290:	str	w0, [sp, #28]
  40a294:	str	w1, [sp, #24]
  40a298:	ldr	w0, [sp, #28]
  40a29c:	cmp	w0, #0x1
  40a2a0:	b.ne	40a2c0 <sqrt@plt+0x8830>  // b.any
  40a2a4:	ldr	w1, [sp, #24]
  40a2a8:	mov	w0, #0xffff                	// #65535
  40a2ac:	cmp	w1, w0
  40a2b0:	b.ne	40a2c0 <sqrt@plt+0x8830>  // b.any
  40a2b4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40a2b8:	add	x0, x0, #0xbe8
  40a2bc:	bl	409e48 <sqrt@plt+0x83b8>
  40a2c0:	nop
  40a2c4:	ldp	x29, x30, [sp], #32
  40a2c8:	ret
  40a2cc:	stp	x29, x30, [sp, #-16]!
  40a2d0:	mov	x29, sp
  40a2d4:	mov	w1, #0xffff                	// #65535
  40a2d8:	mov	w0, #0x1                   	// #1
  40a2dc:	bl	40a288 <sqrt@plt+0x87f8>
  40a2e0:	ldp	x29, x30, [sp], #16
  40a2e4:	ret
  40a2e8:	stp	x29, x30, [sp, #-96]!
  40a2ec:	mov	x29, sp
  40a2f0:	str	x0, [sp, #72]
  40a2f4:	str	x1, [sp, #64]
  40a2f8:	str	w2, [sp, #60]
  40a2fc:	str	w3, [sp, #56]
  40a300:	str	x4, [sp, #48]
  40a304:	str	x5, [sp, #40]
  40a308:	str	x6, [sp, #32]
  40a30c:	str	x7, [sp, #24]
  40a310:	str	wzr, [sp, #92]
  40a314:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  40a318:	add	x0, x0, #0x110
  40a31c:	ldr	x0, [x0]
  40a320:	cmp	x0, #0x0
  40a324:	b.eq	40a35c <sqrt@plt+0x88cc>  // b.none
  40a328:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a32c:	add	x0, x0, #0x48
  40a330:	ldr	x3, [x0]
  40a334:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  40a338:	add	x0, x0, #0x110
  40a33c:	ldr	x0, [x0]
  40a340:	mov	x2, x0
  40a344:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40a348:	add	x1, x0, #0xf78
  40a34c:	mov	x0, x3
  40a350:	bl	401720 <fprintf@plt>
  40a354:	mov	w0, #0x1                   	// #1
  40a358:	str	w0, [sp, #92]
  40a35c:	ldr	w0, [sp, #60]
  40a360:	cmp	w0, #0x0
  40a364:	b.lt	40a3fc <sqrt@plt+0x896c>  // b.tstop
  40a368:	ldr	x0, [sp, #72]
  40a36c:	cmp	x0, #0x0
  40a370:	b.eq	40a3fc <sqrt@plt+0x896c>  // b.none
  40a374:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40a378:	add	x1, x0, #0xf80
  40a37c:	ldr	x0, [sp, #72]
  40a380:	bl	401950 <strcmp@plt>
  40a384:	cmp	w0, #0x0
  40a388:	b.ne	40a398 <sqrt@plt+0x8908>  // b.any
  40a38c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40a390:	add	x0, x0, #0xf88
  40a394:	str	x0, [sp, #72]
  40a398:	ldr	x0, [sp, #64]
  40a39c:	cmp	x0, #0x0
  40a3a0:	b.eq	40a3d0 <sqrt@plt+0x8940>  // b.none
  40a3a4:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a3a8:	add	x0, x0, #0x48
  40a3ac:	ldr	x5, [x0]
  40a3b0:	ldr	w4, [sp, #60]
  40a3b4:	ldr	x3, [sp, #64]
  40a3b8:	ldr	x2, [sp, #72]
  40a3bc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40a3c0:	add	x1, x0, #0xfa0
  40a3c4:	mov	x0, x5
  40a3c8:	bl	401720 <fprintf@plt>
  40a3cc:	b	40a3f4 <sqrt@plt+0x8964>
  40a3d0:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a3d4:	add	x0, x0, #0x48
  40a3d8:	ldr	x4, [x0]
  40a3dc:	ldr	w3, [sp, #60]
  40a3e0:	ldr	x2, [sp, #72]
  40a3e4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40a3e8:	add	x1, x0, #0xfb0
  40a3ec:	mov	x0, x4
  40a3f0:	bl	401720 <fprintf@plt>
  40a3f4:	mov	w0, #0x1                   	// #1
  40a3f8:	str	w0, [sp, #92]
  40a3fc:	ldr	w0, [sp, #92]
  40a400:	cmp	w0, #0x0
  40a404:	b.eq	40a424 <sqrt@plt+0x8994>  // b.none
  40a408:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a40c:	add	x0, x0, #0x48
  40a410:	ldr	x0, [x0]
  40a414:	mov	x1, x0
  40a418:	mov	w0, #0x20                  	// #32
  40a41c:	bl	4018a0 <fputc@plt>
  40a420:	str	wzr, [sp, #92]
  40a424:	ldr	w0, [sp, #56]
  40a428:	cmp	w0, #0x2
  40a42c:	b.eq	40a448 <sqrt@plt+0x89b8>  // b.none
  40a430:	cmp	w0, #0x2
  40a434:	b.gt	40a4a8 <sqrt@plt+0x8a18>
  40a438:	cmp	w0, #0x0
  40a43c:	b.eq	40a478 <sqrt@plt+0x89e8>  // b.none
  40a440:	cmp	w0, #0x1
  40a444:	b	40a4a8 <sqrt@plt+0x8a18>
  40a448:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a44c:	add	x0, x0, #0x48
  40a450:	ldr	x0, [x0]
  40a454:	mov	x3, x0
  40a458:	mov	x2, #0xc                   	// #12
  40a45c:	mov	x1, #0x1                   	// #1
  40a460:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40a464:	add	x0, x0, #0xfb8
  40a468:	bl	401a10 <fwrite@plt>
  40a46c:	mov	w0, #0x1                   	// #1
  40a470:	str	w0, [sp, #92]
  40a474:	b	40a4a8 <sqrt@plt+0x8a18>
  40a478:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a47c:	add	x0, x0, #0x48
  40a480:	ldr	x0, [x0]
  40a484:	mov	x3, x0
  40a488:	mov	x2, #0x8                   	// #8
  40a48c:	mov	x1, #0x1                   	// #1
  40a490:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40a494:	add	x0, x0, #0xfc8
  40a498:	bl	401a10 <fwrite@plt>
  40a49c:	mov	w0, #0x1                   	// #1
  40a4a0:	str	w0, [sp, #92]
  40a4a4:	nop
  40a4a8:	ldr	w0, [sp, #92]
  40a4ac:	cmp	w0, #0x0
  40a4b0:	b.eq	40a4cc <sqrt@plt+0x8a3c>  // b.none
  40a4b4:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a4b8:	add	x0, x0, #0x48
  40a4bc:	ldr	x0, [x0]
  40a4c0:	mov	x1, x0
  40a4c4:	mov	w0, #0x20                  	// #32
  40a4c8:	bl	4018a0 <fputc@plt>
  40a4cc:	ldr	x3, [sp, #24]
  40a4d0:	ldr	x2, [sp, #32]
  40a4d4:	ldr	x1, [sp, #40]
  40a4d8:	ldr	x0, [sp, #48]
  40a4dc:	bl	40a0bc <sqrt@plt+0x862c>
  40a4e0:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a4e4:	add	x0, x0, #0x48
  40a4e8:	ldr	x0, [x0]
  40a4ec:	mov	x1, x0
  40a4f0:	mov	w0, #0xa                   	// #10
  40a4f4:	bl	4018a0 <fputc@plt>
  40a4f8:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a4fc:	add	x0, x0, #0x48
  40a500:	ldr	x0, [x0]
  40a504:	bl	4018d0 <fflush@plt>
  40a508:	ldr	w0, [sp, #56]
  40a50c:	cmp	w0, #0x2
  40a510:	b.ne	40a518 <sqrt@plt+0x8a88>  // b.any
  40a514:	bl	40a734 <sqrt@plt+0x8ca4>
  40a518:	nop
  40a51c:	ldp	x29, x30, [sp], #96
  40a520:	ret
  40a524:	stp	x29, x30, [sp, #-64]!
  40a528:	mov	x29, sp
  40a52c:	str	w0, [sp, #60]
  40a530:	str	x1, [sp, #48]
  40a534:	str	x2, [sp, #40]
  40a538:	str	x3, [sp, #32]
  40a53c:	str	x4, [sp, #24]
  40a540:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40a544:	add	x0, x0, #0x68
  40a548:	ldr	x8, [x0]
  40a54c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40a550:	add	x0, x0, #0x70
  40a554:	ldr	x1, [x0]
  40a558:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40a55c:	add	x0, x0, #0x78
  40a560:	ldr	w0, [x0]
  40a564:	ldr	x7, [sp, #24]
  40a568:	ldr	x6, [sp, #32]
  40a56c:	ldr	x5, [sp, #40]
  40a570:	ldr	x4, [sp, #48]
  40a574:	ldr	w3, [sp, #60]
  40a578:	mov	w2, w0
  40a57c:	mov	x0, x8
  40a580:	bl	40a2e8 <sqrt@plt+0x8858>
  40a584:	nop
  40a588:	ldp	x29, x30, [sp], #64
  40a58c:	ret
  40a590:	stp	x29, x30, [sp, #-48]!
  40a594:	mov	x29, sp
  40a598:	str	x0, [sp, #40]
  40a59c:	str	x1, [sp, #32]
  40a5a0:	str	x2, [sp, #24]
  40a5a4:	str	x3, [sp, #16]
  40a5a8:	ldr	x4, [sp, #16]
  40a5ac:	ldr	x3, [sp, #24]
  40a5b0:	ldr	x2, [sp, #32]
  40a5b4:	ldr	x1, [sp, #40]
  40a5b8:	mov	w0, #0x1                   	// #1
  40a5bc:	bl	40a524 <sqrt@plt+0x8a94>
  40a5c0:	nop
  40a5c4:	ldp	x29, x30, [sp], #48
  40a5c8:	ret
  40a5cc:	stp	x29, x30, [sp, #-48]!
  40a5d0:	mov	x29, sp
  40a5d4:	str	x0, [sp, #40]
  40a5d8:	str	x1, [sp, #32]
  40a5dc:	str	x2, [sp, #24]
  40a5e0:	str	x3, [sp, #16]
  40a5e4:	ldr	x4, [sp, #16]
  40a5e8:	ldr	x3, [sp, #24]
  40a5ec:	ldr	x2, [sp, #32]
  40a5f0:	ldr	x1, [sp, #40]
  40a5f4:	mov	w0, #0x0                   	// #0
  40a5f8:	bl	40a524 <sqrt@plt+0x8a94>
  40a5fc:	nop
  40a600:	ldp	x29, x30, [sp], #48
  40a604:	ret
  40a608:	stp	x29, x30, [sp, #-48]!
  40a60c:	mov	x29, sp
  40a610:	str	x0, [sp, #40]
  40a614:	str	x1, [sp, #32]
  40a618:	str	x2, [sp, #24]
  40a61c:	str	x3, [sp, #16]
  40a620:	ldr	x4, [sp, #16]
  40a624:	ldr	x3, [sp, #24]
  40a628:	ldr	x2, [sp, #32]
  40a62c:	ldr	x1, [sp, #40]
  40a630:	mov	w0, #0x2                   	// #2
  40a634:	bl	40a524 <sqrt@plt+0x8a94>
  40a638:	nop
  40a63c:	ldp	x29, x30, [sp], #48
  40a640:	ret
  40a644:	stp	x29, x30, [sp, #-64]!
  40a648:	mov	x29, sp
  40a64c:	str	x0, [sp, #56]
  40a650:	str	w1, [sp, #52]
  40a654:	str	x2, [sp, #40]
  40a658:	str	x3, [sp, #32]
  40a65c:	str	x4, [sp, #24]
  40a660:	str	x5, [sp, #16]
  40a664:	ldr	x7, [sp, #16]
  40a668:	ldr	x6, [sp, #24]
  40a66c:	ldr	x5, [sp, #32]
  40a670:	ldr	x4, [sp, #40]
  40a674:	mov	w3, #0x1                   	// #1
  40a678:	ldr	w2, [sp, #52]
  40a67c:	mov	x1, #0x0                   	// #0
  40a680:	ldr	x0, [sp, #56]
  40a684:	bl	40a2e8 <sqrt@plt+0x8858>
  40a688:	nop
  40a68c:	ldp	x29, x30, [sp], #64
  40a690:	ret
  40a694:	stp	x29, x30, [sp, #-64]!
  40a698:	mov	x29, sp
  40a69c:	str	x0, [sp, #56]
  40a6a0:	str	w1, [sp, #52]
  40a6a4:	str	x2, [sp, #40]
  40a6a8:	str	x3, [sp, #32]
  40a6ac:	str	x4, [sp, #24]
  40a6b0:	str	x5, [sp, #16]
  40a6b4:	ldr	x7, [sp, #16]
  40a6b8:	ldr	x6, [sp, #24]
  40a6bc:	ldr	x5, [sp, #32]
  40a6c0:	ldr	x4, [sp, #40]
  40a6c4:	mov	w3, #0x0                   	// #0
  40a6c8:	ldr	w2, [sp, #52]
  40a6cc:	mov	x1, #0x0                   	// #0
  40a6d0:	ldr	x0, [sp, #56]
  40a6d4:	bl	40a2e8 <sqrt@plt+0x8858>
  40a6d8:	nop
  40a6dc:	ldp	x29, x30, [sp], #64
  40a6e0:	ret
  40a6e4:	stp	x29, x30, [sp, #-64]!
  40a6e8:	mov	x29, sp
  40a6ec:	str	x0, [sp, #56]
  40a6f0:	str	w1, [sp, #52]
  40a6f4:	str	x2, [sp, #40]
  40a6f8:	str	x3, [sp, #32]
  40a6fc:	str	x4, [sp, #24]
  40a700:	str	x5, [sp, #16]
  40a704:	ldr	x7, [sp, #16]
  40a708:	ldr	x6, [sp, #24]
  40a70c:	ldr	x5, [sp, #32]
  40a710:	ldr	x4, [sp, #40]
  40a714:	mov	w3, #0x2                   	// #2
  40a718:	ldr	w2, [sp, #52]
  40a71c:	mov	x1, #0x0                   	// #0
  40a720:	ldr	x0, [sp, #56]
  40a724:	bl	40a2e8 <sqrt@plt+0x8858>
  40a728:	nop
  40a72c:	ldp	x29, x30, [sp], #64
  40a730:	ret
  40a734:	stp	x29, x30, [sp, #-16]!
  40a738:	mov	x29, sp
  40a73c:	mov	w0, #0x3                   	// #3
  40a740:	bl	401a00 <exit@plt>
  40a744:	sub	sp, sp, #0x20
  40a748:	str	x0, [sp, #24]
  40a74c:	str	x1, [sp, #16]
  40a750:	str	x2, [sp, #8]
  40a754:	ldr	x0, [sp, #24]
  40a758:	ldr	x1, [sp, #16]
  40a75c:	str	x1, [x0]
  40a760:	ldr	x0, [sp, #24]
  40a764:	ldr	x1, [sp, #8]
  40a768:	str	x1, [x0, #8]
  40a76c:	ldr	x0, [sp, #24]
  40a770:	str	wzr, [x0, #16]
  40a774:	ldr	x0, [sp, #24]
  40a778:	str	wzr, [x0, #20]
  40a77c:	ldr	x0, [sp, #24]
  40a780:	mov	w1, #0x1                   	// #1
  40a784:	str	w1, [x0, #24]
  40a788:	ldr	x0, [sp, #24]
  40a78c:	str	wzr, [x0, #28]
  40a790:	ldr	x0, [sp, #24]
  40a794:	str	xzr, [x0, #32]
  40a798:	nop
  40a79c:	add	sp, sp, #0x20
  40a7a0:	ret
  40a7a4:	stp	x29, x30, [sp, #-32]!
  40a7a8:	mov	x29, sp
  40a7ac:	str	x0, [sp, #24]
  40a7b0:	ldr	x0, [sp, #24]
  40a7b4:	ldr	x0, [x0, #32]
  40a7b8:	cmp	x0, #0x0
  40a7bc:	b.eq	40a7cc <sqrt@plt+0x8d3c>  // b.none
  40a7c0:	ldr	x0, [sp, #24]
  40a7c4:	ldr	x0, [x0, #32]
  40a7c8:	bl	401900 <_ZdaPv@plt>
  40a7cc:	ldr	x0, [sp, #24]
  40a7d0:	ldr	x0, [x0, #8]
  40a7d4:	bl	401780 <free@plt>
  40a7d8:	ldr	x0, [sp, #24]
  40a7dc:	ldr	x0, [x0]
  40a7e0:	cmp	x0, #0x0
  40a7e4:	b.eq	40a7f4 <sqrt@plt+0x8d64>  // b.none
  40a7e8:	ldr	x0, [sp, #24]
  40a7ec:	ldr	x0, [x0]
  40a7f0:	bl	401750 <fclose@plt>
  40a7f4:	nop
  40a7f8:	ldp	x29, x30, [sp], #32
  40a7fc:	ret
  40a800:	stp	x29, x30, [sp, #-80]!
  40a804:	mov	x29, sp
  40a808:	str	x0, [sp, #24]
  40a80c:	ldr	x0, [sp, #24]
  40a810:	ldr	x0, [x0]
  40a814:	cmp	x0, #0x0
  40a818:	b.ne	40a824 <sqrt@plt+0x8d94>  // b.any
  40a81c:	mov	w0, #0x0                   	// #0
  40a820:	b	40aa58 <sqrt@plt+0x8fc8>
  40a824:	ldr	x0, [sp, #24]
  40a828:	ldr	x0, [x0, #32]
  40a82c:	cmp	x0, #0x0
  40a830:	b.ne	40a854 <sqrt@plt+0x8dc4>  // b.any
  40a834:	mov	x0, #0x80                  	// #128
  40a838:	bl	4016c0 <_Znam@plt>
  40a83c:	mov	x1, x0
  40a840:	ldr	x0, [sp, #24]
  40a844:	str	x1, [x0, #32]
  40a848:	ldr	x0, [sp, #24]
  40a84c:	mov	w1, #0x80                  	// #128
  40a850:	str	w1, [x0, #20]
  40a854:	str	wzr, [sp, #76]
  40a858:	ldr	x0, [sp, #24]
  40a85c:	ldr	x0, [x0]
  40a860:	bl	401850 <getc@plt>
  40a864:	str	w0, [sp, #60]
  40a868:	ldr	w0, [sp, #60]
  40a86c:	cmn	w0, #0x1
  40a870:	b.eq	40a990 <sqrt@plt+0x8f00>  // b.none
  40a874:	ldr	w0, [sp, #60]
  40a878:	bl	40efb4 <sqrt@plt+0xd524>
  40a87c:	cmp	w0, #0x0
  40a880:	cset	w0, ne  // ne = any
  40a884:	and	w0, w0, #0xff
  40a888:	cmp	w0, #0x0
  40a88c:	b.eq	40a8c8 <sqrt@plt+0x8e38>  // b.none
  40a890:	add	x0, sp, #0x20
  40a894:	ldr	w1, [sp, #60]
  40a898:	bl	409e64 <sqrt@plt+0x83d4>
  40a89c:	add	x1, sp, #0x20
  40a8a0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40a8a4:	add	x4, x0, #0xbe8
  40a8a8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40a8ac:	add	x3, x0, #0xbe8
  40a8b0:	mov	x2, x1
  40a8b4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40a8b8:	add	x1, x0, #0xff0
  40a8bc:	ldr	x0, [sp, #24]
  40a8c0:	bl	40aa60 <sqrt@plt+0x8fd0>
  40a8c4:	b	40a858 <sqrt@plt+0x8dc8>
  40a8c8:	ldr	w0, [sp, #76]
  40a8cc:	add	w1, w0, #0x1
  40a8d0:	ldr	x0, [sp, #24]
  40a8d4:	ldr	w0, [x0, #20]
  40a8d8:	cmp	w1, w0
  40a8dc:	b.lt	40a958 <sqrt@plt+0x8ec8>  // b.tstop
  40a8e0:	ldr	x0, [sp, #24]
  40a8e4:	ldr	x0, [x0, #32]
  40a8e8:	str	x0, [sp, #48]
  40a8ec:	ldr	x0, [sp, #24]
  40a8f0:	ldr	w0, [x0, #20]
  40a8f4:	lsl	w0, w0, #1
  40a8f8:	sxtw	x0, w0
  40a8fc:	bl	4016c0 <_Znam@plt>
  40a900:	mov	x1, x0
  40a904:	ldr	x0, [sp, #24]
  40a908:	str	x1, [x0, #32]
  40a90c:	ldr	x0, [sp, #24]
  40a910:	ldr	x3, [x0, #32]
  40a914:	ldr	x0, [sp, #24]
  40a918:	ldr	w0, [x0, #20]
  40a91c:	sxtw	x0, w0
  40a920:	mov	x2, x0
  40a924:	ldr	x1, [sp, #48]
  40a928:	mov	x0, x3
  40a92c:	bl	4016e0 <memcpy@plt>
  40a930:	ldr	x0, [sp, #48]
  40a934:	cmp	x0, #0x0
  40a938:	b.eq	40a944 <sqrt@plt+0x8eb4>  // b.none
  40a93c:	ldr	x0, [sp, #48]
  40a940:	bl	401900 <_ZdaPv@plt>
  40a944:	ldr	x0, [sp, #24]
  40a948:	ldr	w0, [x0, #20]
  40a94c:	lsl	w1, w0, #1
  40a950:	ldr	x0, [sp, #24]
  40a954:	str	w1, [x0, #20]
  40a958:	ldr	x0, [sp, #24]
  40a95c:	ldr	x1, [x0, #32]
  40a960:	ldr	w0, [sp, #76]
  40a964:	add	w2, w0, #0x1
  40a968:	str	w2, [sp, #76]
  40a96c:	sxtw	x0, w0
  40a970:	add	x0, x1, x0
  40a974:	ldr	w1, [sp, #60]
  40a978:	and	w1, w1, #0xff
  40a97c:	strb	w1, [x0]
  40a980:	ldr	w0, [sp, #60]
  40a984:	cmp	w0, #0xa
  40a988:	b.eq	40a998 <sqrt@plt+0x8f08>  // b.none
  40a98c:	b	40a858 <sqrt@plt+0x8dc8>
  40a990:	nop
  40a994:	b	40a99c <sqrt@plt+0x8f0c>
  40a998:	nop
  40a99c:	ldr	w0, [sp, #76]
  40a9a0:	cmp	w0, #0x0
  40a9a4:	b.eq	40aa50 <sqrt@plt+0x8fc0>  // b.none
  40a9a8:	ldr	x0, [sp, #24]
  40a9ac:	ldr	x1, [x0, #32]
  40a9b0:	ldrsw	x0, [sp, #76]
  40a9b4:	add	x0, x1, x0
  40a9b8:	strb	wzr, [x0]
  40a9bc:	ldr	x0, [sp, #24]
  40a9c0:	ldr	w0, [x0, #16]
  40a9c4:	add	w1, w0, #0x1
  40a9c8:	ldr	x0, [sp, #24]
  40a9cc:	str	w1, [x0, #16]
  40a9d0:	ldr	x0, [sp, #24]
  40a9d4:	ldr	x0, [x0, #32]
  40a9d8:	str	x0, [sp, #64]
  40a9dc:	ldr	x0, [sp, #64]
  40a9e0:	ldrb	w0, [x0]
  40a9e4:	mov	w1, w0
  40a9e8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40a9ec:	add	x0, x0, #0x5d8
  40a9f0:	bl	409814 <sqrt@plt+0x7d84>
  40a9f4:	cmp	w0, #0x0
  40a9f8:	cset	w0, ne  // ne = any
  40a9fc:	and	w0, w0, #0xff
  40aa00:	cmp	w0, #0x0
  40aa04:	b.eq	40aa18 <sqrt@plt+0x8f88>  // b.none
  40aa08:	ldr	x0, [sp, #64]
  40aa0c:	add	x0, x0, #0x1
  40aa10:	str	x0, [sp, #64]
  40aa14:	b	40a9dc <sqrt@plt+0x8f4c>
  40aa18:	ldr	x0, [sp, #64]
  40aa1c:	ldrb	w0, [x0]
  40aa20:	cmp	w0, #0x0
  40aa24:	b.eq	40a854 <sqrt@plt+0x8dc4>  // b.none
  40aa28:	ldr	x0, [sp, #24]
  40aa2c:	ldr	w0, [x0, #24]
  40aa30:	cmp	w0, #0x0
  40aa34:	b.eq	40aa48 <sqrt@plt+0x8fb8>  // b.none
  40aa38:	ldr	x0, [sp, #64]
  40aa3c:	ldrb	w0, [x0]
  40aa40:	cmp	w0, #0x23
  40aa44:	b.eq	40a854 <sqrt@plt+0x8dc4>  // b.none
  40aa48:	mov	w0, #0x1                   	// #1
  40aa4c:	b	40aa58 <sqrt@plt+0x8fc8>
  40aa50:	nop
  40aa54:	mov	w0, #0x0                   	// #0
  40aa58:	ldp	x29, x30, [sp], #80
  40aa5c:	ret
  40aa60:	stp	x29, x30, [sp, #-64]!
  40aa64:	mov	x29, sp
  40aa68:	str	x0, [sp, #56]
  40aa6c:	str	x1, [sp, #48]
  40aa70:	str	x2, [sp, #40]
  40aa74:	str	x3, [sp, #32]
  40aa78:	str	x4, [sp, #24]
  40aa7c:	ldr	x0, [sp, #56]
  40aa80:	ldr	w0, [x0, #28]
  40aa84:	cmp	w0, #0x0
  40aa88:	b.ne	40aab8 <sqrt@plt+0x9028>  // b.any
  40aa8c:	ldr	x0, [sp, #56]
  40aa90:	ldr	x6, [x0, #8]
  40aa94:	ldr	x0, [sp, #56]
  40aa98:	ldr	w0, [x0, #16]
  40aa9c:	ldr	x5, [sp, #24]
  40aaa0:	ldr	x4, [sp, #32]
  40aaa4:	ldr	x3, [sp, #40]
  40aaa8:	ldr	x2, [sp, #48]
  40aaac:	mov	w1, w0
  40aab0:	mov	x0, x6
  40aab4:	bl	40a644 <sqrt@plt+0x8bb4>
  40aab8:	nop
  40aabc:	ldp	x29, x30, [sp], #64
  40aac0:	ret
  40aac4:	stp	x29, x30, [sp, #-80]!
  40aac8:	mov	x29, sp
  40aacc:	str	x0, [sp, #24]
  40aad0:	ldr	x0, [sp, #24]
  40aad4:	bl	412e70 <sqrt@plt+0x113e0>
  40aad8:	str	x0, [sp, #72]
  40aadc:	ldr	x0, [sp, #72]
  40aae0:	cmp	x0, #0x0
  40aae4:	b.eq	40ad48 <sqrt@plt+0x92b8>  // b.none
  40aae8:	ldr	x0, [sp, #72]
  40aaec:	ldrb	w0, [x0]
  40aaf0:	cmp	w0, #0x63
  40aaf4:	b.ne	40ac8c <sqrt@plt+0x91fc>  // b.any
  40aaf8:	ldr	x0, [sp, #72]
  40aafc:	add	x0, x0, #0x1
  40ab00:	ldrb	w0, [x0]
  40ab04:	cmp	w0, #0x68
  40ab08:	b.ne	40ac8c <sqrt@plt+0x91fc>  // b.any
  40ab0c:	ldr	x0, [sp, #72]
  40ab10:	add	x0, x0, #0x2
  40ab14:	ldrb	w0, [x0]
  40ab18:	cmp	w0, #0x61
  40ab1c:	b.ne	40ac8c <sqrt@plt+0x91fc>  // b.any
  40ab20:	ldr	x0, [sp, #72]
  40ab24:	add	x0, x0, #0x3
  40ab28:	ldrb	w0, [x0]
  40ab2c:	cmp	w0, #0x72
  40ab30:	b.ne	40ac8c <sqrt@plt+0x91fc>  // b.any
  40ab34:	ldr	x0, [sp, #72]
  40ab38:	add	x0, x0, #0x4
  40ab3c:	ldrb	w0, [x0]
  40ab40:	cmp	w0, #0x2f
  40ab44:	b.ls	40ac8c <sqrt@plt+0x91fc>  // b.plast
  40ab48:	ldr	x0, [sp, #72]
  40ab4c:	add	x0, x0, #0x4
  40ab50:	ldrb	w0, [x0]
  40ab54:	cmp	w0, #0x39
  40ab58:	b.hi	40ac8c <sqrt@plt+0x91fc>  // b.pmore
  40ab5c:	ldr	x0, [sp, #72]
  40ab60:	add	x0, x0, #0x4
  40ab64:	ldrb	w0, [x0]
  40ab68:	sub	w0, w0, #0x30
  40ab6c:	str	w0, [sp, #68]
  40ab70:	ldr	x0, [sp, #72]
  40ab74:	add	x0, x0, #0x5
  40ab78:	ldrb	w0, [x0]
  40ab7c:	cmp	w0, #0x0
  40ab80:	b.ne	40ab8c <sqrt@plt+0x90fc>  // b.any
  40ab84:	ldr	w0, [sp, #68]
  40ab88:	b	40ad4c <sqrt@plt+0x92bc>
  40ab8c:	ldr	w0, [sp, #68]
  40ab90:	cmp	w0, #0x0
  40ab94:	b.le	40ac8c <sqrt@plt+0x91fc>
  40ab98:	ldr	x0, [sp, #72]
  40ab9c:	add	x0, x0, #0x5
  40aba0:	ldrb	w0, [x0]
  40aba4:	cmp	w0, #0x2f
  40aba8:	b.ls	40ac8c <sqrt@plt+0x91fc>  // b.plast
  40abac:	ldr	x0, [sp, #72]
  40abb0:	add	x0, x0, #0x5
  40abb4:	ldrb	w0, [x0]
  40abb8:	cmp	w0, #0x39
  40abbc:	b.hi	40ac8c <sqrt@plt+0x91fc>  // b.pmore
  40abc0:	ldr	w1, [sp, #68]
  40abc4:	mov	w0, w1
  40abc8:	lsl	w0, w0, #2
  40abcc:	add	w0, w0, w1
  40abd0:	lsl	w0, w0, #1
  40abd4:	mov	w1, w0
  40abd8:	ldr	x0, [sp, #72]
  40abdc:	add	x0, x0, #0x5
  40abe0:	ldrb	w0, [x0]
  40abe4:	sub	w0, w0, #0x30
  40abe8:	add	w0, w1, w0
  40abec:	str	w0, [sp, #68]
  40abf0:	ldr	x0, [sp, #72]
  40abf4:	add	x0, x0, #0x6
  40abf8:	ldrb	w0, [x0]
  40abfc:	cmp	w0, #0x0
  40ac00:	b.ne	40ac0c <sqrt@plt+0x917c>  // b.any
  40ac04:	ldr	w0, [sp, #68]
  40ac08:	b	40ad4c <sqrt@plt+0x92bc>
  40ac0c:	ldr	x0, [sp, #72]
  40ac10:	add	x0, x0, #0x6
  40ac14:	ldrb	w0, [x0]
  40ac18:	cmp	w0, #0x2f
  40ac1c:	b.ls	40ac8c <sqrt@plt+0x91fc>  // b.plast
  40ac20:	ldr	x0, [sp, #72]
  40ac24:	add	x0, x0, #0x6
  40ac28:	ldrb	w0, [x0]
  40ac2c:	cmp	w0, #0x39
  40ac30:	b.hi	40ac8c <sqrt@plt+0x91fc>  // b.pmore
  40ac34:	ldr	w1, [sp, #68]
  40ac38:	mov	w0, w1
  40ac3c:	lsl	w0, w0, #2
  40ac40:	add	w0, w0, w1
  40ac44:	lsl	w0, w0, #1
  40ac48:	mov	w1, w0
  40ac4c:	ldr	x0, [sp, #72]
  40ac50:	add	x0, x0, #0x6
  40ac54:	ldrb	w0, [x0]
  40ac58:	sub	w0, w0, #0x30
  40ac5c:	add	w0, w1, w0
  40ac60:	str	w0, [sp, #68]
  40ac64:	ldr	x0, [sp, #72]
  40ac68:	add	x0, x0, #0x7
  40ac6c:	ldrb	w0, [x0]
  40ac70:	cmp	w0, #0x0
  40ac74:	b.ne	40ac8c <sqrt@plt+0x91fc>  // b.any
  40ac78:	ldr	w0, [sp, #68]
  40ac7c:	cmp	w0, #0x7f
  40ac80:	b.gt	40ac8c <sqrt@plt+0x91fc>
  40ac84:	ldr	w0, [sp, #68]
  40ac88:	b	40ad4c <sqrt@plt+0x92bc>
  40ac8c:	ldr	x0, [sp, #72]
  40ac90:	bl	414a94 <_ZdlPvm@@Base+0x181c>
  40ac94:	cmp	x0, #0x0
  40ac98:	cset	w0, ne  // ne = any
  40ac9c:	and	w0, w0, #0xff
  40aca0:	cmp	w0, #0x0
  40aca4:	b.eq	40acc0 <sqrt@plt+0x9230>  // b.none
  40aca8:	ldr	x0, [sp, #72]
  40acac:	add	x0, x0, #0x1
  40acb0:	add	x1, sp, #0x28
  40acb4:	mov	w2, #0x10                  	// #16
  40acb8:	bl	401770 <strtol@plt>
  40acbc:	b	40ad4c <sqrt@plt+0x92bc>
  40acc0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40acc4:	add	x1, x0, #0x18
  40acc8:	add	x0, sp, #0x30
  40accc:	ldrh	w2, [x1]
  40acd0:	strh	w2, [x0]
  40acd4:	ldrb	w1, [x1, #2]
  40acd8:	strb	w1, [x0, #2]
  40acdc:	ldr	x0, [sp, #72]
  40ace0:	add	x0, x0, #0x1
  40ace4:	ldrb	w0, [x0]
  40ace8:	cmp	w0, #0x0
  40acec:	b.ne	40ad04 <sqrt@plt+0x9274>  // b.any
  40acf0:	ldr	x0, [sp, #72]
  40acf4:	ldrb	w0, [x0]
  40acf8:	strb	w0, [sp, #49]
  40acfc:	add	x0, sp, #0x30
  40ad00:	str	x0, [sp, #72]
  40ad04:	ldr	x0, [sp, #72]
  40ad08:	bl	411904 <sqrt@plt+0xfe74>
  40ad0c:	str	x0, [sp, #56]
  40ad10:	ldr	x0, [sp, #56]
  40ad14:	cmp	x0, #0x0
  40ad18:	b.eq	40ad48 <sqrt@plt+0x92b8>  // b.none
  40ad1c:	mov	w1, #0x5f                  	// #95
  40ad20:	ldr	x0, [sp, #56]
  40ad24:	bl	401790 <strchr@plt>
  40ad28:	cmp	x0, #0x0
  40ad2c:	b.ne	40ad48 <sqrt@plt+0x92b8>  // b.any
  40ad30:	add	x0, sp, #0x20
  40ad34:	mov	w2, #0x10                  	// #16
  40ad38:	mov	x1, x0
  40ad3c:	ldr	x0, [sp, #56]
  40ad40:	bl	401770 <strtol@plt>
  40ad44:	b	40ad4c <sqrt@plt+0x92bc>
  40ad48:	mov	w0, #0xffffffff            	// #-1
  40ad4c:	ldp	x29, x30, [sp], #80
  40ad50:	ret
  40ad54:	stp	x29, x30, [sp, #-32]!
  40ad58:	mov	x29, sp
  40ad5c:	str	x0, [sp, #24]
  40ad60:	str	x1, [sp, #16]
  40ad64:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40ad68:	add	x1, x0, #0x7a0
  40ad6c:	ldr	x0, [sp, #24]
  40ad70:	str	x1, [x0]
  40ad74:	ldr	x0, [sp, #24]
  40ad78:	str	wzr, [x0, #8]
  40ad7c:	ldr	x0, [sp, #24]
  40ad80:	str	xzr, [x0, #16]
  40ad84:	ldr	x0, [sp, #24]
  40ad88:	str	wzr, [x0, #24]
  40ad8c:	ldr	x0, [sp, #24]
  40ad90:	str	wzr, [x0, #28]
  40ad94:	ldr	x0, [sp, #24]
  40ad98:	str	xzr, [x0, #64]
  40ad9c:	ldr	x0, [sp, #24]
  40ada0:	str	wzr, [x0, #72]
  40ada4:	ldr	x0, [sp, #24]
  40ada8:	str	xzr, [x0, #80]
  40adac:	ldr	x0, [sp, #24]
  40adb0:	str	wzr, [x0, #88]
  40adb4:	ldr	x0, [sp, #24]
  40adb8:	str	wzr, [x0, #92]
  40adbc:	ldr	x0, [sp, #24]
  40adc0:	str	xzr, [x0, #96]
  40adc4:	ldr	x0, [sp, #16]
  40adc8:	bl	401710 <strlen@plt>
  40adcc:	add	x0, x0, #0x1
  40add0:	bl	4016c0 <_Znam@plt>
  40add4:	mov	x1, x0
  40add8:	ldr	x0, [sp, #24]
  40addc:	str	x1, [x0, #32]
  40ade0:	ldr	x0, [sp, #24]
  40ade4:	ldr	x0, [x0, #32]
  40ade8:	ldr	x1, [sp, #16]
  40adec:	bl	4017b0 <strcpy@plt>
  40adf0:	ldr	x0, [sp, #24]
  40adf4:	str	xzr, [x0, #40]
  40adf8:	ldr	x0, [sp, #24]
  40adfc:	str	xzr, [x0, #48]
  40ae00:	ldr	x0, [sp, #24]
  40ae04:	str	wzr, [x0, #56]
  40ae08:	nop
  40ae0c:	ldp	x29, x30, [sp], #32
  40ae10:	ret
  40ae14:	stp	x29, x30, [sp, #-80]!
  40ae18:	mov	x29, sp
  40ae1c:	str	x19, [sp, #16]
  40ae20:	str	x0, [sp, #40]
  40ae24:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40ae28:	add	x1, x0, #0x7a0
  40ae2c:	ldr	x0, [sp, #40]
  40ae30:	str	x1, [x0]
  40ae34:	str	wzr, [sp, #76]
  40ae38:	ldr	x0, [sp, #40]
  40ae3c:	ldr	w0, [x0, #88]
  40ae40:	ldr	w1, [sp, #76]
  40ae44:	cmp	w1, w0
  40ae48:	b.ge	40aedc <sqrt@plt+0x944c>  // b.tcont
  40ae4c:	ldr	x0, [sp, #40]
  40ae50:	ldr	x2, [x0, #80]
  40ae54:	ldrsw	x1, [sp, #76]
  40ae58:	mov	x0, x1
  40ae5c:	lsl	x0, x0, #2
  40ae60:	add	x0, x0, x1
  40ae64:	lsl	x0, x0, #3
  40ae68:	add	x0, x2, x0
  40ae6c:	ldr	x0, [x0, #32]
  40ae70:	cmp	x0, #0x0
  40ae74:	b.eq	40aecc <sqrt@plt+0x943c>  // b.none
  40ae78:	ldr	x0, [sp, #40]
  40ae7c:	ldr	x2, [x0, #80]
  40ae80:	ldrsw	x1, [sp, #76]
  40ae84:	mov	x0, x1
  40ae88:	lsl	x0, x0, #2
  40ae8c:	add	x0, x0, x1
  40ae90:	lsl	x0, x0, #3
  40ae94:	add	x0, x2, x0
  40ae98:	ldr	x0, [x0, #32]
  40ae9c:	cmp	x0, #0x0
  40aea0:	b.eq	40aecc <sqrt@plt+0x943c>  // b.none
  40aea4:	ldr	x0, [sp, #40]
  40aea8:	ldr	x2, [x0, #80]
  40aeac:	ldrsw	x1, [sp, #76]
  40aeb0:	mov	x0, x1
  40aeb4:	lsl	x0, x0, #2
  40aeb8:	add	x0, x0, x1
  40aebc:	lsl	x0, x0, #3
  40aec0:	add	x0, x2, x0
  40aec4:	ldr	x0, [x0, #32]
  40aec8:	bl	401900 <_ZdaPv@plt>
  40aecc:	ldr	w0, [sp, #76]
  40aed0:	add	w0, w0, #0x1
  40aed4:	str	w0, [sp, #76]
  40aed8:	b	40ae38 <sqrt@plt+0x93a8>
  40aedc:	ldr	x0, [sp, #40]
  40aee0:	ldr	x0, [x0, #80]
  40aee4:	cmp	x0, #0x0
  40aee8:	b.eq	40aef8 <sqrt@plt+0x9468>  // b.none
  40aeec:	ldr	x0, [sp, #40]
  40aef0:	ldr	x0, [x0, #80]
  40aef4:	bl	401900 <_ZdaPv@plt>
  40aef8:	ldr	x0, [sp, #40]
  40aefc:	ldr	x0, [x0, #64]
  40af00:	cmp	x0, #0x0
  40af04:	b.eq	40af14 <sqrt@plt+0x9484>  // b.none
  40af08:	ldr	x0, [sp, #40]
  40af0c:	ldr	x0, [x0, #64]
  40af10:	bl	401900 <_ZdaPv@plt>
  40af14:	ldr	x0, [sp, #40]
  40af18:	ldr	x0, [x0, #16]
  40af1c:	cmp	x0, #0x0
  40af20:	b.eq	40afb4 <sqrt@plt+0x9524>  // b.none
  40af24:	str	wzr, [sp, #72]
  40af28:	ldr	w0, [sp, #72]
  40af2c:	cmp	w0, #0x1f6
  40af30:	b.gt	40af98 <sqrt@plt+0x9508>
  40af34:	ldr	x0, [sp, #40]
  40af38:	ldr	x1, [x0, #16]
  40af3c:	ldrsw	x0, [sp, #72]
  40af40:	lsl	x0, x0, #3
  40af44:	add	x0, x1, x0
  40af48:	ldr	x0, [x0]
  40af4c:	str	x0, [sp, #64]
  40af50:	ldr	x0, [sp, #64]
  40af54:	cmp	x0, #0x0
  40af58:	b.eq	40af88 <sqrt@plt+0x94f8>  // b.none
  40af5c:	ldr	x0, [sp, #64]
  40af60:	str	x0, [sp, #56]
  40af64:	ldr	x0, [sp, #64]
  40af68:	ldr	x0, [x0, #24]
  40af6c:	str	x0, [sp, #64]
  40af70:	ldr	x0, [sp, #56]
  40af74:	cmp	x0, #0x0
  40af78:	b.eq	40af50 <sqrt@plt+0x94c0>  // b.none
  40af7c:	mov	x1, #0x20                  	// #32
  40af80:	bl	413278 <_ZdlPvm@@Base>
  40af84:	b	40af50 <sqrt@plt+0x94c0>
  40af88:	ldr	w0, [sp, #72]
  40af8c:	add	w0, w0, #0x1
  40af90:	str	w0, [sp, #72]
  40af94:	b	40af28 <sqrt@plt+0x9498>
  40af98:	ldr	x0, [sp, #40]
  40af9c:	ldr	x0, [x0, #16]
  40afa0:	cmp	x0, #0x0
  40afa4:	b.eq	40afb4 <sqrt@plt+0x9524>  // b.none
  40afa8:	ldr	x0, [sp, #40]
  40afac:	ldr	x0, [x0, #16]
  40afb0:	bl	401900 <_ZdaPv@plt>
  40afb4:	ldr	x0, [sp, #40]
  40afb8:	ldr	x0, [x0, #32]
  40afbc:	cmp	x0, #0x0
  40afc0:	b.eq	40afd0 <sqrt@plt+0x9540>  // b.none
  40afc4:	ldr	x0, [sp, #40]
  40afc8:	ldr	x0, [x0, #32]
  40afcc:	bl	401900 <_ZdaPv@plt>
  40afd0:	ldr	x0, [sp, #40]
  40afd4:	ldr	x0, [x0, #40]
  40afd8:	cmp	x0, #0x0
  40afdc:	b.eq	40afec <sqrt@plt+0x955c>  // b.none
  40afe0:	ldr	x0, [sp, #40]
  40afe4:	ldr	x0, [x0, #40]
  40afe8:	bl	401900 <_ZdaPv@plt>
  40afec:	ldr	x0, [sp, #40]
  40aff0:	ldr	x0, [x0, #96]
  40aff4:	cmp	x0, #0x0
  40aff8:	b.eq	40b040 <sqrt@plt+0x95b0>  // b.none
  40affc:	ldr	x0, [sp, #40]
  40b000:	ldr	x0, [x0, #96]
  40b004:	str	x0, [sp, #48]
  40b008:	ldr	x0, [sp, #40]
  40b00c:	ldr	x0, [x0, #96]
  40b010:	ldr	x1, [x0]
  40b014:	ldr	x0, [sp, #40]
  40b018:	str	x1, [x0, #96]
  40b01c:	ldr	x19, [sp, #48]
  40b020:	cmp	x19, #0x0
  40b024:	b.eq	40afec <sqrt@plt+0x955c>  // b.none
  40b028:	mov	x0, x19
  40b02c:	bl	40b604 <sqrt@plt+0x9b74>
  40b030:	mov	x1, #0x18                  	// #24
  40b034:	mov	x0, x19
  40b038:	bl	413278 <_ZdlPvm@@Base>
  40b03c:	b	40afec <sqrt@plt+0x955c>
  40b040:	nop
  40b044:	ldr	x19, [sp, #16]
  40b048:	ldp	x29, x30, [sp], #80
  40b04c:	ret
  40b050:	stp	x29, x30, [sp, #-32]!
  40b054:	mov	x29, sp
  40b058:	str	x0, [sp, #24]
  40b05c:	ldr	x0, [sp, #24]
  40b060:	bl	40ae14 <sqrt@plt+0x9384>
  40b064:	mov	x1, #0x68                  	// #104
  40b068:	ldr	x0, [sp, #24]
  40b06c:	bl	413278 <_ZdlPvm@@Base>
  40b070:	ldp	x29, x30, [sp], #32
  40b074:	ret
  40b078:	stp	x29, x30, [sp, #-48]!
  40b07c:	mov	x29, sp
  40b080:	str	w0, [sp, #28]
  40b084:	str	w1, [sp, #24]
  40b088:	str	w2, [sp, #20]
  40b08c:	ldr	w0, [sp, #24]
  40b090:	cmp	w0, #0x0
  40b094:	b.lt	40b0ac <sqrt@plt+0x961c>  // b.tstop
  40b098:	ldr	w0, [sp, #20]
  40b09c:	cmp	w0, #0x0
  40b0a0:	b.le	40b0ac <sqrt@plt+0x961c>
  40b0a4:	mov	w0, #0x1                   	// #1
  40b0a8:	b	40b0b0 <sqrt@plt+0x9620>
  40b0ac:	mov	w0, #0x0                   	// #0
  40b0b0:	mov	w3, w0
  40b0b4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40b0b8:	add	x2, x0, #0x20
  40b0bc:	mov	w1, #0xea                  	// #234
  40b0c0:	mov	w0, w3
  40b0c4:	bl	404090 <sqrt@plt+0x2600>
  40b0c8:	ldr	w0, [sp, #20]
  40b0cc:	lsr	w1, w0, #31
  40b0d0:	add	w0, w1, w0
  40b0d4:	asr	w0, w0, #1
  40b0d8:	str	w0, [sp, #44]
  40b0dc:	ldr	w0, [sp, #24]
  40b0e0:	cmp	w0, #0x0
  40b0e4:	b.ne	40b0f0 <sqrt@plt+0x9660>  // b.any
  40b0e8:	mov	w0, #0x0                   	// #0
  40b0ec:	b	40b1dc <sqrt@plt+0x974c>
  40b0f0:	ldr	w0, [sp, #28]
  40b0f4:	cmp	w0, #0x0
  40b0f8:	b.lt	40b16c <sqrt@plt+0x96dc>  // b.tstop
  40b0fc:	mov	w1, #0x7fffffff            	// #2147483647
  40b100:	ldr	w0, [sp, #44]
  40b104:	sub	w1, w1, w0
  40b108:	ldr	w0, [sp, #24]
  40b10c:	sdiv	w0, w1, w0
  40b110:	ldr	w1, [sp, #28]
  40b114:	cmp	w1, w0
  40b118:	b.gt	40b13c <sqrt@plt+0x96ac>
  40b11c:	ldr	w1, [sp, #28]
  40b120:	ldr	w0, [sp, #24]
  40b124:	mul	w1, w1, w0
  40b128:	ldr	w0, [sp, #44]
  40b12c:	add	w1, w1, w0
  40b130:	ldr	w0, [sp, #20]
  40b134:	sdiv	w0, w1, w0
  40b138:	b	40b1dc <sqrt@plt+0x974c>
  40b13c:	ldr	w0, [sp, #28]
  40b140:	scvtf	d1, w0
  40b144:	ldr	w0, [sp, #24]
  40b148:	scvtf	d0, w0
  40b14c:	fmul	d1, d1, d0
  40b150:	ldr	w0, [sp, #20]
  40b154:	scvtf	d0, w0
  40b158:	fdiv	d1, d1, d0
  40b15c:	fmov	d0, #5.000000000000000000e-01
  40b160:	fadd	d0, d1, d0
  40b164:	fcvtzs	w0, d0
  40b168:	b	40b1dc <sqrt@plt+0x974c>
  40b16c:	ldr	w0, [sp, #28]
  40b170:	neg	w1, w0
  40b174:	ldr	w0, [sp, #44]
  40b178:	mov	w2, #0x80000000            	// #-2147483648
  40b17c:	sub	w2, w2, w0
  40b180:	ldr	w0, [sp, #24]
  40b184:	udiv	w0, w2, w0
  40b188:	cmp	w1, w0
  40b18c:	b.hi	40b1b0 <sqrt@plt+0x9720>  // b.pmore
  40b190:	ldr	w1, [sp, #28]
  40b194:	ldr	w0, [sp, #24]
  40b198:	mul	w1, w1, w0
  40b19c:	ldr	w0, [sp, #44]
  40b1a0:	sub	w1, w1, w0
  40b1a4:	ldr	w0, [sp, #20]
  40b1a8:	sdiv	w0, w1, w0
  40b1ac:	b	40b1dc <sqrt@plt+0x974c>
  40b1b0:	ldr	w0, [sp, #28]
  40b1b4:	scvtf	d1, w0
  40b1b8:	ldr	w0, [sp, #24]
  40b1bc:	scvtf	d0, w0
  40b1c0:	fmul	d1, d1, d0
  40b1c4:	ldr	w0, [sp, #20]
  40b1c8:	scvtf	d0, w0
  40b1cc:	fdiv	d1, d1, d0
  40b1d0:	fmov	d0, #5.000000000000000000e-01
  40b1d4:	fsub	d0, d1, d0
  40b1d8:	fcvtzs	w0, d0
  40b1dc:	ldp	x29, x30, [sp], #48
  40b1e0:	ret
  40b1e4:	stp	x29, x30, [sp, #-32]!
  40b1e8:	mov	x29, sp
  40b1ec:	str	w0, [sp, #28]
  40b1f0:	str	w1, [sp, #24]
  40b1f4:	str	w2, [sp, #20]
  40b1f8:	str	w3, [sp, #16]
  40b1fc:	ldr	w0, [sp, #24]
  40b200:	cmp	w0, #0x0
  40b204:	b.lt	40b228 <sqrt@plt+0x9798>  // b.tstop
  40b208:	ldr	w0, [sp, #20]
  40b20c:	cmp	w0, #0x0
  40b210:	b.le	40b228 <sqrt@plt+0x9798>
  40b214:	ldr	w0, [sp, #16]
  40b218:	cmp	w0, #0x0
  40b21c:	b.le	40b228 <sqrt@plt+0x9798>
  40b220:	mov	w0, #0x1                   	// #1
  40b224:	b	40b22c <sqrt@plt+0x979c>
  40b228:	mov	w0, #0x0                   	// #0
  40b22c:	mov	w3, w0
  40b230:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40b234:	add	x2, x0, #0x20
  40b238:	mov	w1, #0xfc                  	// #252
  40b23c:	mov	w0, w3
  40b240:	bl	404090 <sqrt@plt+0x2600>
  40b244:	ldr	w0, [sp, #24]
  40b248:	cmp	w0, #0x0
  40b24c:	b.ne	40b258 <sqrt@plt+0x97c8>  // b.any
  40b250:	mov	w0, #0x0                   	// #0
  40b254:	b	40b2f8 <sqrt@plt+0x9868>
  40b258:	ldr	w0, [sp, #28]
  40b25c:	cmp	w0, #0x0
  40b260:	b.lt	40b2b0 <sqrt@plt+0x9820>  // b.tstop
  40b264:	ldr	w0, [sp, #28]
  40b268:	scvtf	d1, w0
  40b26c:	ldr	w0, [sp, #24]
  40b270:	scvtf	d0, w0
  40b274:	fmul	d1, d1, d0
  40b278:	ldr	w0, [sp, #20]
  40b27c:	scvtf	d0, w0
  40b280:	fdiv	d1, d1, d0
  40b284:	ldr	w0, [sp, #16]
  40b288:	scvtf	d0, w0
  40b28c:	mov	x0, #0x400000000000        	// #70368744177664
  40b290:	movk	x0, #0x408f, lsl #48
  40b294:	fmov	d2, x0
  40b298:	fdiv	d0, d0, d2
  40b29c:	fmul	d1, d1, d0
  40b2a0:	fmov	d0, #5.000000000000000000e-01
  40b2a4:	fadd	d0, d1, d0
  40b2a8:	fcvtzs	w0, d0
  40b2ac:	b	40b2f8 <sqrt@plt+0x9868>
  40b2b0:	ldr	w0, [sp, #28]
  40b2b4:	scvtf	d1, w0
  40b2b8:	ldr	w0, [sp, #24]
  40b2bc:	scvtf	d0, w0
  40b2c0:	fmul	d1, d1, d0
  40b2c4:	ldr	w0, [sp, #20]
  40b2c8:	scvtf	d0, w0
  40b2cc:	fdiv	d1, d1, d0
  40b2d0:	ldr	w0, [sp, #16]
  40b2d4:	scvtf	d0, w0
  40b2d8:	mov	x0, #0x400000000000        	// #70368744177664
  40b2dc:	movk	x0, #0x408f, lsl #48
  40b2e0:	fmov	d2, x0
  40b2e4:	fdiv	d0, d0, d2
  40b2e8:	fmul	d1, d1, d0
  40b2ec:	fmov	d0, #5.000000000000000000e-01
  40b2f0:	fsub	d0, d1, d0
  40b2f4:	fcvtzs	w0, d0
  40b2f8:	ldp	x29, x30, [sp], #32
  40b2fc:	ret
  40b300:	stp	x29, x30, [sp, #-48]!
  40b304:	mov	x29, sp
  40b308:	str	x0, [sp, #24]
  40b30c:	strb	w1, [sp, #23]
  40b310:	str	xzr, [sp, #40]
  40b314:	ldrb	w0, [sp, #23]
  40b318:	cmp	w0, #0x70
  40b31c:	b.eq	40b358 <sqrt@plt+0x98c8>  // b.none
  40b320:	cmp	w0, #0x70
  40b324:	b.gt	40b384 <sqrt@plt+0x98f4>
  40b328:	cmp	w0, #0x69
  40b32c:	b.eq	40b34c <sqrt@plt+0x98bc>  // b.none
  40b330:	cmp	w0, #0x69
  40b334:	b.gt	40b384 <sqrt@plt+0x98f4>
  40b338:	cmp	w0, #0x50
  40b33c:	b.eq	40b368 <sqrt@plt+0x98d8>  // b.none
  40b340:	cmp	w0, #0x63
  40b344:	b.eq	40b374 <sqrt@plt+0x98e4>  // b.none
  40b348:	b	40b384 <sqrt@plt+0x98f4>
  40b34c:	fmov	d0, #1.000000000000000000e+00
  40b350:	str	d0, [sp, #40]
  40b354:	b	40b39c <sqrt@plt+0x990c>
  40b358:	mov	x0, #0x4052000000000000    	// #4634766966517661696
  40b35c:	fmov	d0, x0
  40b360:	str	d0, [sp, #40]
  40b364:	b	40b39c <sqrt@plt+0x990c>
  40b368:	fmov	d0, #6.000000000000000000e+00
  40b36c:	str	d0, [sp, #40]
  40b370:	b	40b39c <sqrt@plt+0x990c>
  40b374:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40b378:	ldr	d0, [x0, #1920]
  40b37c:	str	d0, [sp, #40]
  40b380:	b	40b39c <sqrt@plt+0x990c>
  40b384:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40b388:	add	x2, x0, #0x20
  40b38c:	mov	w1, #0x11f                 	// #287
  40b390:	mov	w0, #0x0                   	// #0
  40b394:	bl	404090 <sqrt@plt+0x2600>
  40b398:	nop
  40b39c:	ldr	d0, [sp, #40]
  40b3a0:	fcmp	d0, #0.0
  40b3a4:	b.eq	40b3c8 <sqrt@plt+0x9938>  // b.none
  40b3a8:	ldr	x0, [sp, #24]
  40b3ac:	ldr	d1, [x0]
  40b3b0:	ldr	d0, [sp, #40]
  40b3b4:	fdiv	d0, d1, d0
  40b3b8:	ldr	x0, [sp, #24]
  40b3bc:	str	d0, [x0]
  40b3c0:	mov	w0, #0x1                   	// #1
  40b3c4:	b	40b3cc <sqrt@plt+0x993c>
  40b3c8:	mov	w0, #0x0                   	// #0
  40b3cc:	ldp	x29, x30, [sp], #48
  40b3d0:	ret
  40b3d4:	stp	x29, x30, [sp, #-80]!
  40b3d8:	mov	x29, sp
  40b3dc:	str	d8, [sp, #16]
  40b3e0:	str	x0, [sp, #56]
  40b3e4:	str	x1, [sp, #48]
  40b3e8:	str	w2, [sp, #44]
  40b3ec:	str	w3, [sp, #40]
  40b3f0:	ldr	w2, [sp, #44]
  40b3f4:	ldr	x1, [sp, #48]
  40b3f8:	ldr	x0, [sp, #56]
  40b3fc:	bl	40ba4c <sqrt@plt+0x9fbc>
  40b400:	str	w0, [sp, #76]
  40b404:	ldr	w0, [sp, #76]
  40b408:	scvtf	d8, w0
  40b40c:	ldr	x0, [sp, #56]
  40b410:	ldr	d1, [x0, #48]
  40b414:	ldr	w0, [sp, #40]
  40b418:	scvtf	d0, w0
  40b41c:	fadd	d0, d1, d0
  40b420:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40b424:	ldr	d1, [x0, #1928]
  40b428:	fmul	d0, d0, d1
  40b42c:	mov	x0, #0x800000000000        	// #140737488355328
  40b430:	movk	x0, #0x4066, lsl #48
  40b434:	fmov	d1, x0
  40b438:	fdiv	d0, d0, d1
  40b43c:	bl	4019f0 <tan@plt>
  40b440:	fmul	d1, d8, d0
  40b444:	fmov	d0, #5.000000000000000000e-01
  40b448:	fadd	d0, d1, d0
  40b44c:	fcvtzs	w0, d0
  40b450:	ldr	d8, [sp, #16]
  40b454:	ldp	x29, x30, [sp], #80
  40b458:	ret
  40b45c:	stp	x29, x30, [sp, #-48]!
  40b460:	mov	x29, sp
  40b464:	str	x0, [sp, #24]
  40b468:	str	x1, [sp, #16]
  40b46c:	ldr	x0, [sp, #16]
  40b470:	bl	40f00c <sqrt@plt+0xd57c>
  40b474:	str	w0, [sp, #44]
  40b478:	ldr	w0, [sp, #44]
  40b47c:	mvn	w0, w0
  40b480:	lsr	w0, w0, #31
  40b484:	and	w0, w0, #0xff
  40b488:	mov	w3, w0
  40b48c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40b490:	add	x2, x0, #0x20
  40b494:	mov	w1, #0x132                 	// #306
  40b498:	mov	w0, w3
  40b49c:	bl	404090 <sqrt@plt+0x2600>
  40b4a0:	ldr	x0, [sp, #24]
  40b4a4:	ldr	w0, [x0, #72]
  40b4a8:	ldr	w1, [sp, #44]
  40b4ac:	cmp	w1, w0
  40b4b0:	b.ge	40b4dc <sqrt@plt+0x9a4c>  // b.tcont
  40b4b4:	ldr	x0, [sp, #24]
  40b4b8:	ldr	x1, [x0, #64]
  40b4bc:	ldrsw	x0, [sp, #44]
  40b4c0:	lsl	x0, x0, #2
  40b4c4:	add	x0, x1, x0
  40b4c8:	ldr	w0, [x0]
  40b4cc:	cmp	w0, #0x0
  40b4d0:	b.lt	40b4dc <sqrt@plt+0x9a4c>  // b.tstop
  40b4d4:	mov	w0, #0x1                   	// #1
  40b4d8:	b	40b53c <sqrt@plt+0x9aac>
  40b4dc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40b4e0:	add	x0, x0, #0xc38
  40b4e4:	ldr	w0, [x0]
  40b4e8:	cmp	w0, #0x0
  40b4ec:	b.eq	40b538 <sqrt@plt+0x9aa8>  // b.none
  40b4f0:	ldr	x0, [sp, #16]
  40b4f4:	bl	40aac4 <sqrt@plt+0x9034>
  40b4f8:	mvn	w0, w0
  40b4fc:	lsr	w0, w0, #31
  40b500:	and	w0, w0, #0xff
  40b504:	cmp	w0, #0x0
  40b508:	b.eq	40b514 <sqrt@plt+0x9a84>  // b.none
  40b50c:	mov	w0, #0x1                   	// #1
  40b510:	b	40b53c <sqrt@plt+0x9aac>
  40b514:	ldr	x0, [sp, #16]
  40b518:	bl	40eff4 <sqrt@plt+0xd564>
  40b51c:	mvn	w0, w0
  40b520:	lsr	w0, w0, #31
  40b524:	and	w0, w0, #0xff
  40b528:	cmp	w0, #0x0
  40b52c:	b.eq	40b538 <sqrt@plt+0x9aa8>  // b.none
  40b530:	mov	w0, #0x1                   	// #1
  40b534:	b	40b53c <sqrt@plt+0x9aac>
  40b538:	mov	w0, #0x0                   	// #0
  40b53c:	ldp	x29, x30, [sp], #48
  40b540:	ret
  40b544:	sub	sp, sp, #0x10
  40b548:	str	x0, [sp, #8]
  40b54c:	ldr	x0, [sp, #8]
  40b550:	ldr	w0, [x0, #28]
  40b554:	add	sp, sp, #0x10
  40b558:	ret
  40b55c:	stp	x29, x30, [sp, #-64]!
  40b560:	mov	x29, sp
  40b564:	str	x0, [sp, #40]
  40b568:	str	w1, [sp, #36]
  40b56c:	str	w2, [sp, #32]
  40b570:	str	x3, [sp, #24]
  40b574:	ldr	x0, [sp, #40]
  40b578:	ldr	x1, [sp, #24]
  40b57c:	str	x1, [x0]
  40b580:	ldr	x0, [sp, #40]
  40b584:	ldr	w1, [sp, #36]
  40b588:	str	w1, [x0, #8]
  40b58c:	ldrsw	x0, [sp, #32]
  40b590:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40b594:	cmp	x0, x1
  40b598:	b.hi	40b5b8 <sqrt@plt+0x9b28>  // b.pmore
  40b59c:	lsl	x0, x0, #2
  40b5a0:	bl	4016c0 <_Znam@plt>
  40b5a4:	mov	x1, x0
  40b5a8:	ldr	x0, [sp, #40]
  40b5ac:	str	x1, [x0, #16]
  40b5b0:	str	wzr, [sp, #60]
  40b5b4:	b	40b5bc <sqrt@plt+0x9b2c>
  40b5b8:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  40b5bc:	ldr	w1, [sp, #60]
  40b5c0:	ldr	w0, [sp, #32]
  40b5c4:	cmp	w1, w0
  40b5c8:	b.ge	40b5f8 <sqrt@plt+0x9b68>  // b.tcont
  40b5cc:	ldr	x0, [sp, #40]
  40b5d0:	ldr	x1, [x0, #16]
  40b5d4:	ldrsw	x0, [sp, #60]
  40b5d8:	lsl	x0, x0, #2
  40b5dc:	add	x0, x1, x0
  40b5e0:	mov	w1, #0xffffffff            	// #-1
  40b5e4:	str	w1, [x0]
  40b5e8:	ldr	w0, [sp, #60]
  40b5ec:	add	w0, w0, #0x1
  40b5f0:	str	w0, [sp, #60]
  40b5f4:	b	40b5bc <sqrt@plt+0x9b2c>
  40b5f8:	nop
  40b5fc:	ldp	x29, x30, [sp], #64
  40b600:	ret
  40b604:	stp	x29, x30, [sp, #-32]!
  40b608:	mov	x29, sp
  40b60c:	str	x0, [sp, #24]
  40b610:	ldr	x0, [sp, #24]
  40b614:	ldr	x0, [x0, #16]
  40b618:	cmp	x0, #0x0
  40b61c:	b.eq	40b62c <sqrt@plt+0x9b9c>  // b.none
  40b620:	ldr	x0, [sp, #24]
  40b624:	ldr	x0, [x0, #16]
  40b628:	bl	401900 <_ZdaPv@plt>
  40b62c:	nop
  40b630:	ldp	x29, x30, [sp], #32
  40b634:	ret
  40b638:	stp	x29, x30, [sp, #-128]!
  40b63c:	mov	x29, sp
  40b640:	stp	x19, x20, [sp, #16]
  40b644:	str	x0, [sp, #56]
  40b648:	str	x1, [sp, #48]
  40b64c:	str	w2, [sp, #44]
  40b650:	ldr	x0, [sp, #48]
  40b654:	bl	40f00c <sqrt@plt+0xd57c>
  40b658:	str	w0, [sp, #104]
  40b65c:	ldr	w0, [sp, #104]
  40b660:	mvn	w0, w0
  40b664:	lsr	w0, w0, #31
  40b668:	and	w0, w0, #0xff
  40b66c:	mov	w3, w0
  40b670:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40b674:	add	x2, x0, #0x20
  40b678:	mov	w1, #0x158                 	// #344
  40b67c:	mov	w0, w3
  40b680:	bl	404090 <sqrt@plt+0x2600>
  40b684:	ldr	x0, [sp, #56]
  40b688:	ldr	w0, [x0, #56]
  40b68c:	cmp	w0, #0x0
  40b690:	b.ne	40b6a0 <sqrt@plt+0x9c10>  // b.any
  40b694:	ldr	w0, [sp, #44]
  40b698:	str	w0, [sp, #124]
  40b69c:	b	40b730 <sqrt@plt+0x9ca0>
  40b6a0:	ldr	x0, [sp, #56]
  40b6a4:	ldr	w0, [x0, #56]
  40b6a8:	mov	w1, #0xfe0b                	// #65035
  40b6ac:	movk	w1, #0x7fff, lsl #16
  40b6b0:	sdiv	w0, w1, w0
  40b6b4:	ldr	w1, [sp, #44]
  40b6b8:	cmp	w1, w0
  40b6bc:	b.gt	40b6f8 <sqrt@plt+0x9c68>
  40b6c0:	ldr	x0, [sp, #56]
  40b6c4:	ldr	w1, [x0, #56]
  40b6c8:	ldr	w0, [sp, #44]
  40b6cc:	mul	w0, w1, w0
  40b6d0:	add	w0, w0, #0x1f4
  40b6d4:	mov	w1, #0x4dd3                	// #19923
  40b6d8:	movk	w1, #0x1062, lsl #16
  40b6dc:	smull	x1, w0, w1
  40b6e0:	lsr	x1, x1, #32
  40b6e4:	asr	w1, w1, #6
  40b6e8:	asr	w0, w0, #31
  40b6ec:	sub	w0, w1, w0
  40b6f0:	str	w0, [sp, #124]
  40b6f4:	b	40b730 <sqrt@plt+0x9ca0>
  40b6f8:	ldr	w0, [sp, #44]
  40b6fc:	scvtf	d1, w0
  40b700:	ldr	x0, [sp, #56]
  40b704:	ldr	w0, [x0, #56]
  40b708:	scvtf	d0, w0
  40b70c:	fmul	d0, d1, d0
  40b710:	mov	x0, #0x400000000000        	// #70368744177664
  40b714:	movk	x0, #0x408f, lsl #48
  40b718:	fmov	d1, x0
  40b71c:	fdiv	d1, d0, d1
  40b720:	fmov	d0, #5.000000000000000000e-01
  40b724:	fadd	d0, d1, d0
  40b728:	fcvtzs	w0, d0
  40b72c:	str	w0, [sp, #124]
  40b730:	ldr	x0, [sp, #56]
  40b734:	ldr	w0, [x0, #72]
  40b738:	ldr	w1, [sp, #104]
  40b73c:	cmp	w1, w0
  40b740:	b.ge	40b978 <sqrt@plt+0x9ee8>  // b.tcont
  40b744:	ldr	x0, [sp, #56]
  40b748:	ldr	x1, [x0, #64]
  40b74c:	ldrsw	x0, [sp, #104]
  40b750:	lsl	x0, x0, #2
  40b754:	add	x0, x1, x0
  40b758:	ldr	w0, [x0]
  40b75c:	cmp	w0, #0x0
  40b760:	b.lt	40b978 <sqrt@plt+0x9ee8>  // b.tstop
  40b764:	ldr	x0, [sp, #56]
  40b768:	ldr	x1, [x0, #64]
  40b76c:	ldrsw	x0, [sp, #104]
  40b770:	lsl	x0, x0, #2
  40b774:	add	x0, x1, x0
  40b778:	ldr	w0, [x0]
  40b77c:	str	w0, [sp, #100]
  40b780:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40b784:	add	x0, x0, #0xc0c
  40b788:	ldr	w0, [x0]
  40b78c:	ldr	w1, [sp, #124]
  40b790:	cmp	w1, w0
  40b794:	b.eq	40b7ac <sqrt@plt+0x9d1c>  // b.none
  40b798:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40b79c:	add	x0, x0, #0xc30
  40b7a0:	ldr	w0, [x0]
  40b7a4:	cmp	w0, #0x0
  40b7a8:	b.eq	40b7d4 <sqrt@plt+0x9d44>  // b.none
  40b7ac:	ldr	x0, [sp, #56]
  40b7b0:	ldr	x2, [x0, #80]
  40b7b4:	ldrsw	x1, [sp, #100]
  40b7b8:	mov	x0, x1
  40b7bc:	lsl	x0, x0, #2
  40b7c0:	add	x0, x0, x1
  40b7c4:	lsl	x0, x0, #3
  40b7c8:	add	x0, x2, x0
  40b7cc:	ldr	w0, [x0, #8]
  40b7d0:	b	40ba40 <sqrt@plt+0x9fb0>
  40b7d4:	ldr	x0, [sp, #56]
  40b7d8:	ldr	x0, [x0, #96]
  40b7dc:	cmp	x0, #0x0
  40b7e0:	b.ne	40b818 <sqrt@plt+0x9d88>  // b.any
  40b7e4:	mov	x0, #0x18                  	// #24
  40b7e8:	bl	4131bc <_Znwm@@Base>
  40b7ec:	mov	x19, x0
  40b7f0:	ldr	x0, [sp, #56]
  40b7f4:	ldr	w0, [x0, #92]
  40b7f8:	mov	x3, #0x0                   	// #0
  40b7fc:	mov	w2, w0
  40b800:	ldr	w1, [sp, #124]
  40b804:	mov	x0, x19
  40b808:	bl	40b55c <sqrt@plt+0x9acc>
  40b80c:	ldr	x0, [sp, #56]
  40b810:	str	x19, [x0, #96]
  40b814:	b	40b900 <sqrt@plt+0x9e70>
  40b818:	ldr	x0, [sp, #56]
  40b81c:	ldr	x0, [x0, #96]
  40b820:	ldr	w0, [x0, #8]
  40b824:	ldr	w1, [sp, #124]
  40b828:	cmp	w1, w0
  40b82c:	b.eq	40b900 <sqrt@plt+0x9e70>  // b.none
  40b830:	ldr	x0, [sp, #56]
  40b834:	add	x0, x0, #0x60
  40b838:	str	x0, [sp, #112]
  40b83c:	ldr	x0, [sp, #112]
  40b840:	ldr	x0, [x0]
  40b844:	cmp	x0, #0x0
  40b848:	b.eq	40b878 <sqrt@plt+0x9de8>  // b.none
  40b84c:	ldr	x0, [sp, #112]
  40b850:	ldr	x0, [x0]
  40b854:	ldr	w0, [x0, #8]
  40b858:	ldr	w1, [sp, #124]
  40b85c:	cmp	w1, w0
  40b860:	b.eq	40b874 <sqrt@plt+0x9de4>  // b.none
  40b864:	ldr	x0, [sp, #112]
  40b868:	ldr	x0, [x0]
  40b86c:	str	x0, [sp, #112]
  40b870:	b	40b83c <sqrt@plt+0x9dac>
  40b874:	nop
  40b878:	ldr	x0, [sp, #112]
  40b87c:	ldr	x0, [x0]
  40b880:	cmp	x0, #0x0
  40b884:	b.eq	40b8c8 <sqrt@plt+0x9e38>  // b.none
  40b888:	ldr	x0, [sp, #112]
  40b88c:	ldr	x0, [x0]
  40b890:	str	x0, [sp, #88]
  40b894:	ldr	x0, [sp, #112]
  40b898:	ldr	x0, [x0]
  40b89c:	ldr	x1, [x0]
  40b8a0:	ldr	x0, [sp, #112]
  40b8a4:	str	x1, [x0]
  40b8a8:	ldr	x0, [sp, #56]
  40b8ac:	ldr	x1, [x0, #96]
  40b8b0:	ldr	x0, [sp, #88]
  40b8b4:	str	x1, [x0]
  40b8b8:	ldr	x0, [sp, #56]
  40b8bc:	ldr	x1, [sp, #88]
  40b8c0:	str	x1, [x0, #96]
  40b8c4:	b	40b900 <sqrt@plt+0x9e70>
  40b8c8:	mov	x0, #0x18                  	// #24
  40b8cc:	bl	4131bc <_Znwm@@Base>
  40b8d0:	mov	x19, x0
  40b8d4:	ldr	x0, [sp, #56]
  40b8d8:	ldr	w1, [x0, #92]
  40b8dc:	ldr	x0, [sp, #56]
  40b8e0:	ldr	x0, [x0, #96]
  40b8e4:	mov	x3, x0
  40b8e8:	mov	w2, w1
  40b8ec:	ldr	w1, [sp, #124]
  40b8f0:	mov	x0, x19
  40b8f4:	bl	40b55c <sqrt@plt+0x9acc>
  40b8f8:	ldr	x0, [sp, #56]
  40b8fc:	str	x19, [x0, #96]
  40b900:	ldr	x0, [sp, #56]
  40b904:	ldr	x0, [x0, #96]
  40b908:	ldr	x1, [x0, #16]
  40b90c:	ldrsw	x0, [sp, #100]
  40b910:	lsl	x0, x0, #2
  40b914:	add	x0, x1, x0
  40b918:	str	x0, [sp, #80]
  40b91c:	ldr	x0, [sp, #80]
  40b920:	ldr	w0, [x0]
  40b924:	cmp	w0, #0x0
  40b928:	b.ge	40b96c <sqrt@plt+0x9edc>  // b.tcont
  40b92c:	ldr	x0, [sp, #56]
  40b930:	ldr	x2, [x0, #80]
  40b934:	ldrsw	x1, [sp, #100]
  40b938:	mov	x0, x1
  40b93c:	lsl	x0, x0, #2
  40b940:	add	x0, x0, x1
  40b944:	lsl	x0, x0, #3
  40b948:	add	x0, x2, x0
  40b94c:	ldr	w0, [x0, #8]
  40b950:	ldr	w2, [sp, #44]
  40b954:	mov	w1, w0
  40b958:	ldr	x0, [sp, #56]
  40b95c:	bl	40f024 <sqrt@plt+0xd594>
  40b960:	mov	w1, w0
  40b964:	ldr	x0, [sp, #80]
  40b968:	str	w1, [x0]
  40b96c:	ldr	x0, [sp, #80]
  40b970:	ldr	w0, [x0]
  40b974:	b	40ba40 <sqrt@plt+0x9fb0>
  40b978:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40b97c:	add	x0, x0, #0xc38
  40b980:	ldr	w0, [x0]
  40b984:	cmp	w0, #0x0
  40b988:	b.eq	40ba0c <sqrt@plt+0x9f7c>  // b.none
  40b98c:	mov	w0, #0x18                  	// #24
  40b990:	str	w0, [sp, #108]
  40b994:	ldr	x1, [sp, #48]
  40b998:	ldr	x0, [sp, #56]
  40b99c:	bl	40c2bc <sqrt@plt+0xa82c>
  40b9a0:	bl	401920 <wcwidth@plt>
  40b9a4:	str	w0, [sp, #76]
  40b9a8:	ldr	w0, [sp, #76]
  40b9ac:	cmp	w0, #0x1
  40b9b0:	b.le	40b9c4 <sqrt@plt+0x9f34>
  40b9b4:	ldr	w1, [sp, #108]
  40b9b8:	ldr	w0, [sp, #76]
  40b9bc:	mul	w0, w1, w0
  40b9c0:	str	w0, [sp, #108]
  40b9c4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40b9c8:	add	x0, x0, #0xc0c
  40b9cc:	ldr	w0, [x0]
  40b9d0:	ldr	w1, [sp, #124]
  40b9d4:	cmp	w1, w0
  40b9d8:	b.eq	40b9f0 <sqrt@plt+0x9f60>  // b.none
  40b9dc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40b9e0:	add	x0, x0, #0xc30
  40b9e4:	ldr	w0, [x0]
  40b9e8:	cmp	w0, #0x0
  40b9ec:	b.eq	40b9f8 <sqrt@plt+0x9f68>  // b.none
  40b9f0:	ldr	w0, [sp, #108]
  40b9f4:	b	40ba40 <sqrt@plt+0x9fb0>
  40b9f8:	ldr	w2, [sp, #44]
  40b9fc:	ldr	w1, [sp, #108]
  40ba00:	ldr	x0, [sp, #56]
  40ba04:	bl	40f024 <sqrt@plt+0xd594>
  40ba08:	b	40ba40 <sqrt@plt+0x9fb0>
  40ba0c:	bl	4019b0 <abort@plt>
  40ba10:	mov	x20, x0
  40ba14:	mov	x1, #0x18                  	// #24
  40ba18:	mov	x0, x19
  40ba1c:	bl	413278 <_ZdlPvm@@Base>
  40ba20:	mov	x0, x20
  40ba24:	bl	401a20 <_Unwind_Resume@plt>
  40ba28:	mov	x20, x0
  40ba2c:	mov	x1, #0x18                  	// #24
  40ba30:	mov	x0, x19
  40ba34:	bl	413278 <_ZdlPvm@@Base>
  40ba38:	mov	x0, x20
  40ba3c:	bl	401a20 <_Unwind_Resume@plt>
  40ba40:	ldp	x19, x20, [sp, #16]
  40ba44:	ldp	x29, x30, [sp], #128
  40ba48:	ret
  40ba4c:	stp	x29, x30, [sp, #-64]!
  40ba50:	mov	x29, sp
  40ba54:	str	x0, [sp, #40]
  40ba58:	str	x1, [sp, #32]
  40ba5c:	str	w2, [sp, #28]
  40ba60:	ldr	x0, [sp, #32]
  40ba64:	bl	40f00c <sqrt@plt+0xd57c>
  40ba68:	str	w0, [sp, #60]
  40ba6c:	ldr	w0, [sp, #60]
  40ba70:	mvn	w0, w0
  40ba74:	lsr	w0, w0, #31
  40ba78:	and	w0, w0, #0xff
  40ba7c:	mov	w3, w0
  40ba80:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40ba84:	add	x2, x0, #0x20
  40ba88:	mov	w1, #0x190                 	// #400
  40ba8c:	mov	w0, w3
  40ba90:	bl	404090 <sqrt@plt+0x2600>
  40ba94:	ldr	x0, [sp, #40]
  40ba98:	ldr	w0, [x0, #72]
  40ba9c:	ldr	w1, [sp, #60]
  40baa0:	cmp	w1, w0
  40baa4:	b.ge	40bb18 <sqrt@plt+0xa088>  // b.tcont
  40baa8:	ldr	x0, [sp, #40]
  40baac:	ldr	x1, [x0, #64]
  40bab0:	ldrsw	x0, [sp, #60]
  40bab4:	lsl	x0, x0, #2
  40bab8:	add	x0, x1, x0
  40babc:	ldr	w0, [x0]
  40bac0:	cmp	w0, #0x0
  40bac4:	b.lt	40bb18 <sqrt@plt+0xa088>  // b.tstop
  40bac8:	ldr	x0, [sp, #40]
  40bacc:	ldr	x2, [x0, #80]
  40bad0:	ldr	x0, [sp, #40]
  40bad4:	ldr	x1, [x0, #64]
  40bad8:	ldrsw	x0, [sp, #60]
  40badc:	lsl	x0, x0, #2
  40bae0:	add	x0, x1, x0
  40bae4:	ldr	w0, [x0]
  40bae8:	sxtw	x1, w0
  40baec:	mov	x0, x1
  40baf0:	lsl	x0, x0, #2
  40baf4:	add	x0, x0, x1
  40baf8:	lsl	x0, x0, #3
  40bafc:	add	x0, x2, x0
  40bb00:	ldr	w0, [x0, #12]
  40bb04:	ldr	w2, [sp, #28]
  40bb08:	mov	w1, w0
  40bb0c:	ldr	x0, [sp, #40]
  40bb10:	bl	40f024 <sqrt@plt+0xd594>
  40bb14:	b	40bb38 <sqrt@plt+0xa0a8>
  40bb18:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40bb1c:	add	x0, x0, #0xc38
  40bb20:	ldr	w0, [x0]
  40bb24:	cmp	w0, #0x0
  40bb28:	b.eq	40bb34 <sqrt@plt+0xa0a4>  // b.none
  40bb2c:	mov	w0, #0x0                   	// #0
  40bb30:	b	40bb38 <sqrt@plt+0xa0a8>
  40bb34:	bl	4019b0 <abort@plt>
  40bb38:	ldp	x29, x30, [sp], #64
  40bb3c:	ret
  40bb40:	stp	x29, x30, [sp, #-64]!
  40bb44:	mov	x29, sp
  40bb48:	str	x0, [sp, #40]
  40bb4c:	str	x1, [sp, #32]
  40bb50:	str	w2, [sp, #28]
  40bb54:	ldr	x0, [sp, #32]
  40bb58:	bl	40f00c <sqrt@plt+0xd57c>
  40bb5c:	str	w0, [sp, #60]
  40bb60:	ldr	w0, [sp, #60]
  40bb64:	mvn	w0, w0
  40bb68:	lsr	w0, w0, #31
  40bb6c:	and	w0, w0, #0xff
  40bb70:	mov	w3, w0
  40bb74:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40bb78:	add	x2, x0, #0x20
  40bb7c:	mov	w1, #0x19f                 	// #415
  40bb80:	mov	w0, w3
  40bb84:	bl	404090 <sqrt@plt+0x2600>
  40bb88:	ldr	x0, [sp, #40]
  40bb8c:	ldr	w0, [x0, #72]
  40bb90:	ldr	w1, [sp, #60]
  40bb94:	cmp	w1, w0
  40bb98:	b.ge	40bc0c <sqrt@plt+0xa17c>  // b.tcont
  40bb9c:	ldr	x0, [sp, #40]
  40bba0:	ldr	x1, [x0, #64]
  40bba4:	ldrsw	x0, [sp, #60]
  40bba8:	lsl	x0, x0, #2
  40bbac:	add	x0, x1, x0
  40bbb0:	ldr	w0, [x0]
  40bbb4:	cmp	w0, #0x0
  40bbb8:	b.lt	40bc0c <sqrt@plt+0xa17c>  // b.tstop
  40bbbc:	ldr	x0, [sp, #40]
  40bbc0:	ldr	x2, [x0, #80]
  40bbc4:	ldr	x0, [sp, #40]
  40bbc8:	ldr	x1, [x0, #64]
  40bbcc:	ldrsw	x0, [sp, #60]
  40bbd0:	lsl	x0, x0, #2
  40bbd4:	add	x0, x1, x0
  40bbd8:	ldr	w0, [x0]
  40bbdc:	sxtw	x1, w0
  40bbe0:	mov	x0, x1
  40bbe4:	lsl	x0, x0, #2
  40bbe8:	add	x0, x0, x1
  40bbec:	lsl	x0, x0, #3
  40bbf0:	add	x0, x2, x0
  40bbf4:	ldr	w0, [x0, #16]
  40bbf8:	ldr	w2, [sp, #28]
  40bbfc:	mov	w1, w0
  40bc00:	ldr	x0, [sp, #40]
  40bc04:	bl	40f024 <sqrt@plt+0xd594>
  40bc08:	b	40bc2c <sqrt@plt+0xa19c>
  40bc0c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40bc10:	add	x0, x0, #0xc38
  40bc14:	ldr	w0, [x0]
  40bc18:	cmp	w0, #0x0
  40bc1c:	b.eq	40bc28 <sqrt@plt+0xa198>  // b.none
  40bc20:	mov	w0, #0x0                   	// #0
  40bc24:	b	40bc2c <sqrt@plt+0xa19c>
  40bc28:	bl	4019b0 <abort@plt>
  40bc2c:	ldp	x29, x30, [sp], #64
  40bc30:	ret
  40bc34:	stp	x29, x30, [sp, #-64]!
  40bc38:	mov	x29, sp
  40bc3c:	str	x0, [sp, #40]
  40bc40:	str	x1, [sp, #32]
  40bc44:	str	w2, [sp, #28]
  40bc48:	ldr	x0, [sp, #32]
  40bc4c:	bl	40f00c <sqrt@plt+0xd57c>
  40bc50:	str	w0, [sp, #60]
  40bc54:	ldr	w0, [sp, #60]
  40bc58:	mvn	w0, w0
  40bc5c:	lsr	w0, w0, #31
  40bc60:	and	w0, w0, #0xff
  40bc64:	mov	w3, w0
  40bc68:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40bc6c:	add	x2, x0, #0x20
  40bc70:	mov	w1, #0x1ae                 	// #430
  40bc74:	mov	w0, w3
  40bc78:	bl	404090 <sqrt@plt+0x2600>
  40bc7c:	ldr	x0, [sp, #40]
  40bc80:	ldr	w0, [x0, #72]
  40bc84:	ldr	w1, [sp, #60]
  40bc88:	cmp	w1, w0
  40bc8c:	b.ge	40bd00 <sqrt@plt+0xa270>  // b.tcont
  40bc90:	ldr	x0, [sp, #40]
  40bc94:	ldr	x1, [x0, #64]
  40bc98:	ldrsw	x0, [sp, #60]
  40bc9c:	lsl	x0, x0, #2
  40bca0:	add	x0, x1, x0
  40bca4:	ldr	w0, [x0]
  40bca8:	cmp	w0, #0x0
  40bcac:	b.lt	40bd00 <sqrt@plt+0xa270>  // b.tstop
  40bcb0:	ldr	x0, [sp, #40]
  40bcb4:	ldr	x2, [x0, #80]
  40bcb8:	ldr	x0, [sp, #40]
  40bcbc:	ldr	x1, [x0, #64]
  40bcc0:	ldrsw	x0, [sp, #60]
  40bcc4:	lsl	x0, x0, #2
  40bcc8:	add	x0, x1, x0
  40bccc:	ldr	w0, [x0]
  40bcd0:	sxtw	x1, w0
  40bcd4:	mov	x0, x1
  40bcd8:	lsl	x0, x0, #2
  40bcdc:	add	x0, x0, x1
  40bce0:	lsl	x0, x0, #3
  40bce4:	add	x0, x2, x0
  40bce8:	ldr	w0, [x0, #24]
  40bcec:	ldr	w2, [sp, #28]
  40bcf0:	mov	w1, w0
  40bcf4:	ldr	x0, [sp, #40]
  40bcf8:	bl	40f024 <sqrt@plt+0xd594>
  40bcfc:	b	40bd20 <sqrt@plt+0xa290>
  40bd00:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40bd04:	add	x0, x0, #0xc38
  40bd08:	ldr	w0, [x0]
  40bd0c:	cmp	w0, #0x0
  40bd10:	b.eq	40bd1c <sqrt@plt+0xa28c>  // b.none
  40bd14:	mov	w0, #0x0                   	// #0
  40bd18:	b	40bd20 <sqrt@plt+0xa290>
  40bd1c:	bl	4019b0 <abort@plt>
  40bd20:	ldp	x29, x30, [sp], #64
  40bd24:	ret
  40bd28:	stp	x29, x30, [sp, #-64]!
  40bd2c:	mov	x29, sp
  40bd30:	str	x0, [sp, #40]
  40bd34:	str	x1, [sp, #32]
  40bd38:	str	w2, [sp, #28]
  40bd3c:	ldr	x0, [sp, #32]
  40bd40:	bl	40f00c <sqrt@plt+0xd57c>
  40bd44:	str	w0, [sp, #60]
  40bd48:	ldr	w0, [sp, #60]
  40bd4c:	mvn	w0, w0
  40bd50:	lsr	w0, w0, #31
  40bd54:	and	w0, w0, #0xff
  40bd58:	mov	w3, w0
  40bd5c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40bd60:	add	x2, x0, #0x20
  40bd64:	mov	w1, #0x1bd                 	// #445
  40bd68:	mov	w0, w3
  40bd6c:	bl	404090 <sqrt@plt+0x2600>
  40bd70:	ldr	x0, [sp, #40]
  40bd74:	ldr	w0, [x0, #72]
  40bd78:	ldr	w1, [sp, #60]
  40bd7c:	cmp	w1, w0
  40bd80:	b.ge	40bdf4 <sqrt@plt+0xa364>  // b.tcont
  40bd84:	ldr	x0, [sp, #40]
  40bd88:	ldr	x1, [x0, #64]
  40bd8c:	ldrsw	x0, [sp, #60]
  40bd90:	lsl	x0, x0, #2
  40bd94:	add	x0, x1, x0
  40bd98:	ldr	w0, [x0]
  40bd9c:	cmp	w0, #0x0
  40bda0:	b.lt	40bdf4 <sqrt@plt+0xa364>  // b.tstop
  40bda4:	ldr	x0, [sp, #40]
  40bda8:	ldr	x2, [x0, #80]
  40bdac:	ldr	x0, [sp, #40]
  40bdb0:	ldr	x1, [x0, #64]
  40bdb4:	ldrsw	x0, [sp, #60]
  40bdb8:	lsl	x0, x0, #2
  40bdbc:	add	x0, x1, x0
  40bdc0:	ldr	w0, [x0]
  40bdc4:	sxtw	x1, w0
  40bdc8:	mov	x0, x1
  40bdcc:	lsl	x0, x0, #2
  40bdd0:	add	x0, x0, x1
  40bdd4:	lsl	x0, x0, #3
  40bdd8:	add	x0, x2, x0
  40bddc:	ldr	w0, [x0, #20]
  40bde0:	ldr	w2, [sp, #28]
  40bde4:	mov	w1, w0
  40bde8:	ldr	x0, [sp, #40]
  40bdec:	bl	40f024 <sqrt@plt+0xd594>
  40bdf0:	b	40be14 <sqrt@plt+0xa384>
  40bdf4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40bdf8:	add	x0, x0, #0xc38
  40bdfc:	ldr	w0, [x0]
  40be00:	cmp	w0, #0x0
  40be04:	b.eq	40be10 <sqrt@plt+0xa380>  // b.none
  40be08:	mov	w0, #0x0                   	// #0
  40be0c:	b	40be14 <sqrt@plt+0xa384>
  40be10:	bl	4019b0 <abort@plt>
  40be14:	ldp	x29, x30, [sp], #64
  40be18:	ret
  40be1c:	stp	x29, x30, [sp, #-64]!
  40be20:	mov	x29, sp
  40be24:	str	x0, [sp, #40]
  40be28:	str	x1, [sp, #32]
  40be2c:	str	w2, [sp, #28]
  40be30:	ldr	x0, [sp, #32]
  40be34:	bl	40f00c <sqrt@plt+0xd57c>
  40be38:	str	w0, [sp, #60]
  40be3c:	ldr	w0, [sp, #60]
  40be40:	mvn	w0, w0
  40be44:	lsr	w0, w0, #31
  40be48:	and	w0, w0, #0xff
  40be4c:	mov	w3, w0
  40be50:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40be54:	add	x2, x0, #0x20
  40be58:	mov	w1, #0x1cc                 	// #460
  40be5c:	mov	w0, w3
  40be60:	bl	404090 <sqrt@plt+0x2600>
  40be64:	ldr	x0, [sp, #40]
  40be68:	ldr	w0, [x0, #72]
  40be6c:	ldr	w1, [sp, #60]
  40be70:	cmp	w1, w0
  40be74:	b.ge	40bee8 <sqrt@plt+0xa458>  // b.tcont
  40be78:	ldr	x0, [sp, #40]
  40be7c:	ldr	x1, [x0, #64]
  40be80:	ldrsw	x0, [sp, #60]
  40be84:	lsl	x0, x0, #2
  40be88:	add	x0, x1, x0
  40be8c:	ldr	w0, [x0]
  40be90:	cmp	w0, #0x0
  40be94:	b.lt	40bee8 <sqrt@plt+0xa458>  // b.tstop
  40be98:	ldr	x0, [sp, #40]
  40be9c:	ldr	x2, [x0, #80]
  40bea0:	ldr	x0, [sp, #40]
  40bea4:	ldr	x1, [x0, #64]
  40bea8:	ldrsw	x0, [sp, #60]
  40beac:	lsl	x0, x0, #2
  40beb0:	add	x0, x1, x0
  40beb4:	ldr	w0, [x0]
  40beb8:	sxtw	x1, w0
  40bebc:	mov	x0, x1
  40bec0:	lsl	x0, x0, #2
  40bec4:	add	x0, x0, x1
  40bec8:	lsl	x0, x0, #3
  40becc:	add	x0, x2, x0
  40bed0:	ldr	w0, [x0, #28]
  40bed4:	ldr	w2, [sp, #28]
  40bed8:	mov	w1, w0
  40bedc:	ldr	x0, [sp, #40]
  40bee0:	bl	40f024 <sqrt@plt+0xd594>
  40bee4:	b	40bf08 <sqrt@plt+0xa478>
  40bee8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40beec:	add	x0, x0, #0xc38
  40bef0:	ldr	w0, [x0]
  40bef4:	cmp	w0, #0x0
  40bef8:	b.eq	40bf04 <sqrt@plt+0xa474>  // b.none
  40befc:	mov	w0, #0x0                   	// #0
  40bf00:	b	40bf08 <sqrt@plt+0xa478>
  40bf04:	bl	4019b0 <abort@plt>
  40bf08:	ldp	x29, x30, [sp], #64
  40bf0c:	ret
  40bf10:	stp	x29, x30, [sp, #-32]!
  40bf14:	mov	x29, sp
  40bf18:	str	x0, [sp, #24]
  40bf1c:	str	w1, [sp, #20]
  40bf20:	ldr	w0, [sp, #20]
  40bf24:	mvn	w0, w0
  40bf28:	lsr	w0, w0, #31
  40bf2c:	and	w0, w0, #0xff
  40bf30:	mov	w3, w0
  40bf34:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40bf38:	add	x2, x0, #0x20
  40bf3c:	mov	w1, #0x1da                 	// #474
  40bf40:	mov	w0, w3
  40bf44:	bl	404090 <sqrt@plt+0x2600>
  40bf48:	ldr	w0, [sp, #20]
  40bf4c:	cmp	w0, #0x3e8
  40bf50:	b.ne	40bf60 <sqrt@plt+0xa4d0>  // b.any
  40bf54:	ldr	x0, [sp, #24]
  40bf58:	str	wzr, [x0, #56]
  40bf5c:	b	40bf6c <sqrt@plt+0xa4dc>
  40bf60:	ldr	x0, [sp, #24]
  40bf64:	ldr	w1, [sp, #20]
  40bf68:	str	w1, [x0, #56]
  40bf6c:	nop
  40bf70:	ldp	x29, x30, [sp], #32
  40bf74:	ret
  40bf78:	sub	sp, sp, #0x10
  40bf7c:	str	x0, [sp, #8]
  40bf80:	ldr	x0, [sp, #8]
  40bf84:	ldr	w0, [x0, #56]
  40bf88:	add	sp, sp, #0x10
  40bf8c:	ret
  40bf90:	stp	x29, x30, [sp, #-32]!
  40bf94:	mov	x29, sp
  40bf98:	str	x0, [sp, #24]
  40bf9c:	str	w1, [sp, #20]
  40bfa0:	ldr	x0, [sp, #24]
  40bfa4:	ldr	w0, [x0, #24]
  40bfa8:	ldr	w2, [sp, #20]
  40bfac:	mov	w1, w0
  40bfb0:	ldr	x0, [sp, #24]
  40bfb4:	bl	40f024 <sqrt@plt+0xd594>
  40bfb8:	ldp	x29, x30, [sp], #32
  40bfbc:	ret
  40bfc0:	sub	sp, sp, #0x30
  40bfc4:	str	x0, [sp, #40]
  40bfc8:	str	x1, [sp, #32]
  40bfcc:	str	x2, [sp, #24]
  40bfd0:	str	w3, [sp, #20]
  40bfd4:	str	x4, [sp, #8]
  40bfd8:	ldr	x0, [sp, #40]
  40bfdc:	ldr	x1, [sp, #32]
  40bfe0:	str	x1, [x0]
  40bfe4:	ldr	x0, [sp, #40]
  40bfe8:	ldr	x1, [sp, #24]
  40bfec:	str	x1, [x0, #8]
  40bff0:	ldr	x0, [sp, #40]
  40bff4:	ldr	w1, [sp, #20]
  40bff8:	str	w1, [x0, #16]
  40bffc:	ldr	x0, [sp, #40]
  40c000:	ldr	x1, [sp, #8]
  40c004:	str	x1, [x0, #24]
  40c008:	nop
  40c00c:	add	sp, sp, #0x30
  40c010:	ret
  40c014:	stp	x29, x30, [sp, #-80]!
  40c018:	mov	x29, sp
  40c01c:	str	x19, [sp, #16]
  40c020:	str	x0, [sp, #56]
  40c024:	str	x1, [sp, #48]
  40c028:	str	x2, [sp, #40]
  40c02c:	str	w3, [sp, #36]
  40c030:	ldr	x0, [sp, #56]
  40c034:	ldr	x0, [x0, #16]
  40c038:	cmp	x0, #0x0
  40c03c:	b.ne	40c08c <sqrt@plt+0xa5fc>  // b.any
  40c040:	mov	x0, #0xfb8                 	// #4024
  40c044:	bl	4016c0 <_Znam@plt>
  40c048:	mov	x1, x0
  40c04c:	ldr	x0, [sp, #56]
  40c050:	str	x1, [x0, #16]
  40c054:	str	wzr, [sp, #76]
  40c058:	ldr	w0, [sp, #76]
  40c05c:	cmp	w0, #0x1f6
  40c060:	b.gt	40c08c <sqrt@plt+0xa5fc>
  40c064:	ldr	x0, [sp, #56]
  40c068:	ldr	x1, [x0, #16]
  40c06c:	ldrsw	x0, [sp, #76]
  40c070:	lsl	x0, x0, #3
  40c074:	add	x0, x1, x0
  40c078:	str	xzr, [x0]
  40c07c:	ldr	w0, [sp, #76]
  40c080:	add	w0, w0, #0x1
  40c084:	str	w0, [sp, #76]
  40c088:	b	40c058 <sqrt@plt+0xa5c8>
  40c08c:	ldr	x0, [sp, #56]
  40c090:	ldr	x19, [x0, #16]
  40c094:	ldr	x1, [sp, #40]
  40c098:	ldr	x0, [sp, #48]
  40c09c:	bl	40f0bc <sqrt@plt+0xd62c>
  40c0a0:	sxtw	x0, w0
  40c0a4:	lsl	x0, x0, #3
  40c0a8:	add	x0, x19, x0
  40c0ac:	str	x0, [sp, #64]
  40c0b0:	mov	x0, #0x20                  	// #32
  40c0b4:	bl	4131bc <_Znwm@@Base>
  40c0b8:	mov	x19, x0
  40c0bc:	ldr	x0, [sp, #64]
  40c0c0:	ldr	x0, [x0]
  40c0c4:	mov	x4, x0
  40c0c8:	ldr	w3, [sp, #36]
  40c0cc:	ldr	x2, [sp, #40]
  40c0d0:	ldr	x1, [sp, #48]
  40c0d4:	mov	x0, x19
  40c0d8:	bl	40bfc0 <sqrt@plt+0xa530>
  40c0dc:	ldr	x0, [sp, #64]
  40c0e0:	str	x19, [x0]
  40c0e4:	nop
  40c0e8:	ldr	x19, [sp, #16]
  40c0ec:	ldp	x29, x30, [sp], #80
  40c0f0:	ret
  40c0f4:	stp	x29, x30, [sp, #-80]!
  40c0f8:	mov	x29, sp
  40c0fc:	str	x19, [sp, #16]
  40c100:	str	x0, [sp, #56]
  40c104:	str	x1, [sp, #48]
  40c108:	str	x2, [sp, #40]
  40c10c:	str	w3, [sp, #36]
  40c110:	ldr	x0, [sp, #56]
  40c114:	ldr	x0, [x0, #16]
  40c118:	cmp	x0, #0x0
  40c11c:	b.eq	40c1a8 <sqrt@plt+0xa718>  // b.none
  40c120:	ldr	x0, [sp, #56]
  40c124:	ldr	x19, [x0, #16]
  40c128:	ldr	x1, [sp, #40]
  40c12c:	ldr	x0, [sp, #48]
  40c130:	bl	40f0bc <sqrt@plt+0xd62c>
  40c134:	sxtw	x0, w0
  40c138:	lsl	x0, x0, #3
  40c13c:	add	x0, x19, x0
  40c140:	ldr	x0, [x0]
  40c144:	str	x0, [sp, #72]
  40c148:	ldr	x0, [sp, #72]
  40c14c:	cmp	x0, #0x0
  40c150:	b.eq	40c1a8 <sqrt@plt+0xa718>  // b.none
  40c154:	ldr	x0, [sp, #72]
  40c158:	ldr	x0, [x0]
  40c15c:	ldr	x1, [sp, #48]
  40c160:	cmp	x1, x0
  40c164:	b.ne	40c198 <sqrt@plt+0xa708>  // b.any
  40c168:	ldr	x0, [sp, #72]
  40c16c:	ldr	x0, [x0, #8]
  40c170:	ldr	x1, [sp, #40]
  40c174:	cmp	x1, x0
  40c178:	b.ne	40c198 <sqrt@plt+0xa708>  // b.any
  40c17c:	ldr	x0, [sp, #72]
  40c180:	ldr	w0, [x0, #16]
  40c184:	ldr	w2, [sp, #36]
  40c188:	mov	w1, w0
  40c18c:	ldr	x0, [sp, #56]
  40c190:	bl	40f024 <sqrt@plt+0xd594>
  40c194:	b	40c1ac <sqrt@plt+0xa71c>
  40c198:	ldr	x0, [sp, #72]
  40c19c:	ldr	x0, [x0, #24]
  40c1a0:	str	x0, [sp, #72]
  40c1a4:	b	40c148 <sqrt@plt+0xa6b8>
  40c1a8:	mov	w0, #0x0                   	// #0
  40c1ac:	ldr	x19, [sp, #16]
  40c1b0:	ldp	x29, x30, [sp], #80
  40c1b4:	ret
  40c1b8:	sub	sp, sp, #0x10
  40c1bc:	str	x0, [sp, #8]
  40c1c0:	str	w1, [sp, #4]
  40c1c4:	ldr	x0, [sp, #8]
  40c1c8:	ldr	w1, [x0, #8]
  40c1cc:	ldr	w0, [sp, #4]
  40c1d0:	and	w0, w1, w0
  40c1d4:	add	sp, sp, #0x10
  40c1d8:	ret
  40c1dc:	stp	x29, x30, [sp, #-48]!
  40c1e0:	mov	x29, sp
  40c1e4:	str	x0, [sp, #24]
  40c1e8:	str	x1, [sp, #16]
  40c1ec:	ldr	x0, [sp, #16]
  40c1f0:	bl	40f00c <sqrt@plt+0xd57c>
  40c1f4:	str	w0, [sp, #44]
  40c1f8:	ldr	w0, [sp, #44]
  40c1fc:	mvn	w0, w0
  40c200:	lsr	w0, w0, #31
  40c204:	and	w0, w0, #0xff
  40c208:	mov	w3, w0
  40c20c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40c210:	add	x2, x0, #0x20
  40c214:	mov	w1, #0x215                 	// #533
  40c218:	mov	w0, w3
  40c21c:	bl	404090 <sqrt@plt+0x2600>
  40c220:	ldr	x0, [sp, #24]
  40c224:	ldr	w0, [x0, #72]
  40c228:	ldr	w1, [sp, #44]
  40c22c:	cmp	w1, w0
  40c230:	b.ge	40c294 <sqrt@plt+0xa804>  // b.tcont
  40c234:	ldr	x0, [sp, #24]
  40c238:	ldr	x1, [x0, #64]
  40c23c:	ldrsw	x0, [sp, #44]
  40c240:	lsl	x0, x0, #2
  40c244:	add	x0, x1, x0
  40c248:	ldr	w0, [x0]
  40c24c:	cmp	w0, #0x0
  40c250:	b.lt	40c294 <sqrt@plt+0xa804>  // b.tstop
  40c254:	ldr	x0, [sp, #24]
  40c258:	ldr	x2, [x0, #80]
  40c25c:	ldr	x0, [sp, #24]
  40c260:	ldr	x1, [x0, #64]
  40c264:	ldrsw	x0, [sp, #44]
  40c268:	lsl	x0, x0, #2
  40c26c:	add	x0, x1, x0
  40c270:	ldr	w0, [x0]
  40c274:	sxtw	x1, w0
  40c278:	mov	x0, x1
  40c27c:	lsl	x0, x0, #2
  40c280:	add	x0, x0, x1
  40c284:	lsl	x0, x0, #3
  40c288:	add	x0, x2, x0
  40c28c:	ldrb	w0, [x0]
  40c290:	b	40c2b4 <sqrt@plt+0xa824>
  40c294:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40c298:	add	x0, x0, #0xc38
  40c29c:	ldr	w0, [x0]
  40c2a0:	cmp	w0, #0x0
  40c2a4:	b.eq	40c2b0 <sqrt@plt+0xa820>  // b.none
  40c2a8:	mov	w0, #0x0                   	// #0
  40c2ac:	b	40c2b4 <sqrt@plt+0xa824>
  40c2b0:	bl	4019b0 <abort@plt>
  40c2b4:	ldp	x29, x30, [sp], #48
  40c2b8:	ret
  40c2bc:	stp	x29, x30, [sp, #-48]!
  40c2c0:	mov	x29, sp
  40c2c4:	str	x0, [sp, #24]
  40c2c8:	str	x1, [sp, #16]
  40c2cc:	ldr	x0, [sp, #16]
  40c2d0:	bl	40f00c <sqrt@plt+0xd57c>
  40c2d4:	str	w0, [sp, #44]
  40c2d8:	ldr	w0, [sp, #44]
  40c2dc:	mvn	w0, w0
  40c2e0:	lsr	w0, w0, #31
  40c2e4:	and	w0, w0, #0xff
  40c2e8:	mov	w3, w0
  40c2ec:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40c2f0:	add	x2, x0, #0x20
  40c2f4:	mov	w1, #0x224                 	// #548
  40c2f8:	mov	w0, w3
  40c2fc:	bl	404090 <sqrt@plt+0x2600>
  40c300:	ldr	x0, [sp, #24]
  40c304:	ldr	w0, [x0, #72]
  40c308:	ldr	w1, [sp, #44]
  40c30c:	cmp	w1, w0
  40c310:	b.ge	40c374 <sqrt@plt+0xa8e4>  // b.tcont
  40c314:	ldr	x0, [sp, #24]
  40c318:	ldr	x1, [x0, #64]
  40c31c:	ldrsw	x0, [sp, #44]
  40c320:	lsl	x0, x0, #2
  40c324:	add	x0, x1, x0
  40c328:	ldr	w0, [x0]
  40c32c:	cmp	w0, #0x0
  40c330:	b.lt	40c374 <sqrt@plt+0xa8e4>  // b.tstop
  40c334:	ldr	x0, [sp, #24]
  40c338:	ldr	x2, [x0, #80]
  40c33c:	ldr	x0, [sp, #24]
  40c340:	ldr	x1, [x0, #64]
  40c344:	ldrsw	x0, [sp, #44]
  40c348:	lsl	x0, x0, #2
  40c34c:	add	x0, x1, x0
  40c350:	ldr	w0, [x0]
  40c354:	sxtw	x1, w0
  40c358:	mov	x0, x1
  40c35c:	lsl	x0, x0, #2
  40c360:	add	x0, x0, x1
  40c364:	lsl	x0, x0, #3
  40c368:	add	x0, x2, x0
  40c36c:	ldr	w0, [x0, #4]
  40c370:	b	40c3cc <sqrt@plt+0xa93c>
  40c374:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40c378:	add	x0, x0, #0xc38
  40c37c:	ldr	w0, [x0]
  40c380:	cmp	w0, #0x0
  40c384:	b.eq	40c3c8 <sqrt@plt+0xa938>  // b.none
  40c388:	ldr	x0, [sp, #16]
  40c38c:	bl	40aac4 <sqrt@plt+0x9034>
  40c390:	str	w0, [sp, #40]
  40c394:	ldr	w0, [sp, #40]
  40c398:	cmp	w0, #0x0
  40c39c:	b.lt	40c3a8 <sqrt@plt+0xa918>  // b.tstop
  40c3a0:	ldr	w0, [sp, #40]
  40c3a4:	b	40c3cc <sqrt@plt+0xa93c>
  40c3a8:	ldr	x0, [sp, #16]
  40c3ac:	bl	40eff4 <sqrt@plt+0xd564>
  40c3b0:	str	w0, [sp, #36]
  40c3b4:	ldr	w0, [sp, #36]
  40c3b8:	cmp	w0, #0x0
  40c3bc:	b.lt	40c3c8 <sqrt@plt+0xa938>  // b.tstop
  40c3c0:	ldr	w0, [sp, #36]
  40c3c4:	b	40c3cc <sqrt@plt+0xa93c>
  40c3c8:	bl	4019b0 <abort@plt>
  40c3cc:	ldp	x29, x30, [sp], #48
  40c3d0:	ret
  40c3d4:	sub	sp, sp, #0x10
  40c3d8:	str	x0, [sp, #8]
  40c3dc:	ldr	x0, [sp, #8]
  40c3e0:	ldr	x0, [x0, #32]
  40c3e4:	add	sp, sp, #0x10
  40c3e8:	ret
  40c3ec:	sub	sp, sp, #0x10
  40c3f0:	str	x0, [sp, #8]
  40c3f4:	ldr	x0, [sp, #8]
  40c3f8:	ldr	x0, [x0, #40]
  40c3fc:	add	sp, sp, #0x10
  40c400:	ret
  40c404:	stp	x29, x30, [sp, #-48]!
  40c408:	mov	x29, sp
  40c40c:	str	x0, [sp, #24]
  40c410:	str	x1, [sp, #16]
  40c414:	ldr	x0, [sp, #16]
  40c418:	bl	40f00c <sqrt@plt+0xd57c>
  40c41c:	str	w0, [sp, #44]
  40c420:	ldr	w0, [sp, #44]
  40c424:	mvn	w0, w0
  40c428:	lsr	w0, w0, #31
  40c42c:	and	w0, w0, #0xff
  40c430:	mov	w3, w0
  40c434:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40c438:	add	x2, x0, #0x20
  40c43c:	mov	w1, #0x245                 	// #581
  40c440:	mov	w0, w3
  40c444:	bl	404090 <sqrt@plt+0x2600>
  40c448:	ldr	x0, [sp, #24]
  40c44c:	ldr	w0, [x0, #72]
  40c450:	ldr	w1, [sp, #44]
  40c454:	cmp	w1, w0
  40c458:	b.ge	40c4bc <sqrt@plt+0xaa2c>  // b.tcont
  40c45c:	ldr	x0, [sp, #24]
  40c460:	ldr	x1, [x0, #64]
  40c464:	ldrsw	x0, [sp, #44]
  40c468:	lsl	x0, x0, #2
  40c46c:	add	x0, x1, x0
  40c470:	ldr	w0, [x0]
  40c474:	cmp	w0, #0x0
  40c478:	b.lt	40c4bc <sqrt@plt+0xaa2c>  // b.tstop
  40c47c:	ldr	x0, [sp, #24]
  40c480:	ldr	x2, [x0, #80]
  40c484:	ldr	x0, [sp, #24]
  40c488:	ldr	x1, [x0, #64]
  40c48c:	ldrsw	x0, [sp, #44]
  40c490:	lsl	x0, x0, #2
  40c494:	add	x0, x1, x0
  40c498:	ldr	w0, [x0]
  40c49c:	sxtw	x1, w0
  40c4a0:	mov	x0, x1
  40c4a4:	lsl	x0, x0, #2
  40c4a8:	add	x0, x0, x1
  40c4ac:	lsl	x0, x0, #3
  40c4b0:	add	x0, x2, x0
  40c4b4:	ldr	x0, [x0, #32]
  40c4b8:	b	40c4dc <sqrt@plt+0xaa4c>
  40c4bc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40c4c0:	add	x0, x0, #0xc38
  40c4c4:	ldr	w0, [x0]
  40c4c8:	cmp	w0, #0x0
  40c4cc:	b.eq	40c4d8 <sqrt@plt+0xaa48>  // b.none
  40c4d0:	mov	x0, #0x0                   	// #0
  40c4d4:	b	40c4dc <sqrt@plt+0xaa4c>
  40c4d8:	bl	4019b0 <abort@plt>
  40c4dc:	ldp	x29, x30, [sp], #48
  40c4e0:	ret
  40c4e4:	sub	sp, sp, #0x10
  40c4e8:	str	x0, [sp, #8]
  40c4ec:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40c4f0:	add	x0, x0, #0xc40
  40c4f4:	ldr	x0, [x0]
  40c4f8:	add	sp, sp, #0x10
  40c4fc:	ret
  40c500:	stp	x29, x30, [sp, #-64]!
  40c504:	mov	x29, sp
  40c508:	str	x0, [sp, #24]
  40c50c:	str	w1, [sp, #20]
  40c510:	ldr	x0, [sp, #24]
  40c514:	ldr	w0, [x0, #72]
  40c518:	cmp	w0, #0x0
  40c51c:	b.ne	40c5c8 <sqrt@plt+0xab38>  // b.any
  40c520:	ldr	x0, [sp, #24]
  40c524:	mov	w1, #0x80                  	// #128
  40c528:	str	w1, [x0, #72]
  40c52c:	ldr	x0, [sp, #24]
  40c530:	ldr	w0, [x0, #72]
  40c534:	ldr	w1, [sp, #20]
  40c538:	cmp	w1, w0
  40c53c:	b.lt	40c550 <sqrt@plt+0xaac0>  // b.tstop
  40c540:	ldr	w0, [sp, #20]
  40c544:	add	w1, w0, #0xa
  40c548:	ldr	x0, [sp, #24]
  40c54c:	str	w1, [x0, #72]
  40c550:	ldr	x0, [sp, #24]
  40c554:	ldr	w0, [x0, #72]
  40c558:	sxtw	x0, w0
  40c55c:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40c560:	cmp	x0, x1
  40c564:	b.hi	40c584 <sqrt@plt+0xaaf4>  // b.pmore
  40c568:	lsl	x0, x0, #2
  40c56c:	bl	4016c0 <_Znam@plt>
  40c570:	mov	x1, x0
  40c574:	ldr	x0, [sp, #24]
  40c578:	str	x1, [x0, #64]
  40c57c:	str	wzr, [sp, #60]
  40c580:	b	40c588 <sqrt@plt+0xaaf8>
  40c584:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  40c588:	ldr	x0, [sp, #24]
  40c58c:	ldr	w0, [x0, #72]
  40c590:	ldr	w1, [sp, #60]
  40c594:	cmp	w1, w0
  40c598:	b.ge	40c6c8 <sqrt@plt+0xac38>  // b.tcont
  40c59c:	ldr	x0, [sp, #24]
  40c5a0:	ldr	x1, [x0, #64]
  40c5a4:	ldrsw	x0, [sp, #60]
  40c5a8:	lsl	x0, x0, #2
  40c5ac:	add	x0, x1, x0
  40c5b0:	mov	w1, #0xffffffff            	// #-1
  40c5b4:	str	w1, [x0]
  40c5b8:	ldr	w0, [sp, #60]
  40c5bc:	add	w0, w0, #0x1
  40c5c0:	str	w0, [sp, #60]
  40c5c4:	b	40c588 <sqrt@plt+0xaaf8>
  40c5c8:	ldr	x0, [sp, #24]
  40c5cc:	ldr	w0, [x0, #72]
  40c5d0:	str	w0, [sp, #52]
  40c5d4:	ldr	x0, [sp, #24]
  40c5d8:	ldr	w0, [x0, #72]
  40c5dc:	lsl	w1, w0, #1
  40c5e0:	ldr	x0, [sp, #24]
  40c5e4:	str	w1, [x0, #72]
  40c5e8:	ldr	x0, [sp, #24]
  40c5ec:	ldr	w0, [x0, #72]
  40c5f0:	ldr	w1, [sp, #20]
  40c5f4:	cmp	w1, w0
  40c5f8:	b.lt	40c60c <sqrt@plt+0xab7c>  // b.tstop
  40c5fc:	ldr	w0, [sp, #20]
  40c600:	add	w1, w0, #0xa
  40c604:	ldr	x0, [sp, #24]
  40c608:	str	w1, [x0, #72]
  40c60c:	ldr	x0, [sp, #24]
  40c610:	ldr	x0, [x0, #64]
  40c614:	str	x0, [sp, #40]
  40c618:	ldr	x0, [sp, #24]
  40c61c:	ldr	w0, [x0, #72]
  40c620:	sxtw	x0, w0
  40c624:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40c628:	cmp	x0, x1
  40c62c:	b.hi	40c670 <sqrt@plt+0xabe0>  // b.pmore
  40c630:	lsl	x0, x0, #2
  40c634:	bl	4016c0 <_Znam@plt>
  40c638:	mov	x1, x0
  40c63c:	ldr	x0, [sp, #24]
  40c640:	str	x1, [x0, #64]
  40c644:	ldr	x0, [sp, #24]
  40c648:	ldr	x3, [x0, #64]
  40c64c:	ldrsw	x0, [sp, #52]
  40c650:	lsl	x0, x0, #2
  40c654:	mov	x2, x0
  40c658:	ldr	x1, [sp, #40]
  40c65c:	mov	x0, x3
  40c660:	bl	4016e0 <memcpy@plt>
  40c664:	ldr	w0, [sp, #52]
  40c668:	str	w0, [sp, #56]
  40c66c:	b	40c674 <sqrt@plt+0xabe4>
  40c670:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  40c674:	ldr	x0, [sp, #24]
  40c678:	ldr	w0, [x0, #72]
  40c67c:	ldr	w1, [sp, #56]
  40c680:	cmp	w1, w0
  40c684:	b.ge	40c6b4 <sqrt@plt+0xac24>  // b.tcont
  40c688:	ldr	x0, [sp, #24]
  40c68c:	ldr	x1, [x0, #64]
  40c690:	ldrsw	x0, [sp, #56]
  40c694:	lsl	x0, x0, #2
  40c698:	add	x0, x1, x0
  40c69c:	mov	w1, #0xffffffff            	// #-1
  40c6a0:	str	w1, [x0]
  40c6a4:	ldr	w0, [sp, #56]
  40c6a8:	add	w0, w0, #0x1
  40c6ac:	str	w0, [sp, #56]
  40c6b0:	b	40c674 <sqrt@plt+0xabe4>
  40c6b4:	ldr	x0, [sp, #40]
  40c6b8:	cmp	x0, #0x0
  40c6bc:	b.eq	40c6c8 <sqrt@plt+0xac38>  // b.none
  40c6c0:	ldr	x0, [sp, #40]
  40c6c4:	bl	401900 <_ZdaPv@plt>
  40c6c8:	nop
  40c6cc:	ldp	x29, x30, [sp], #64
  40c6d0:	ret
  40c6d4:	stp	x29, x30, [sp, #-48]!
  40c6d8:	mov	x29, sp
  40c6dc:	str	x0, [sp, #24]
  40c6e0:	ldr	x0, [sp, #24]
  40c6e4:	ldr	x0, [x0, #80]
  40c6e8:	cmp	x0, #0x0
  40c6ec:	b.ne	40c738 <sqrt@plt+0xaca8>  // b.any
  40c6f0:	ldr	x0, [sp, #24]
  40c6f4:	mov	w1, #0x10                  	// #16
  40c6f8:	str	w1, [x0, #92]
  40c6fc:	mov	x1, #0x10                  	// #16
  40c700:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  40c704:	movk	x0, #0x333, lsl #48
  40c708:	cmp	x1, x0
  40c70c:	b.hi	40c734 <sqrt@plt+0xaca4>  // b.pmore
  40c710:	mov	x0, x1
  40c714:	lsl	x0, x0, #2
  40c718:	add	x0, x0, x1
  40c71c:	lsl	x0, x0, #3
  40c720:	bl	4016c0 <_Znam@plt>
  40c724:	mov	x1, x0
  40c728:	ldr	x0, [sp, #24]
  40c72c:	str	x1, [x0, #80]
  40c730:	b	40c7e8 <sqrt@plt+0xad58>
  40c734:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  40c738:	ldr	x0, [sp, #24]
  40c73c:	ldr	w0, [x0, #92]
  40c740:	str	w0, [sp, #44]
  40c744:	ldr	x0, [sp, #24]
  40c748:	ldr	w0, [x0, #92]
  40c74c:	lsl	w1, w0, #1
  40c750:	ldr	x0, [sp, #24]
  40c754:	str	w1, [x0, #92]
  40c758:	ldr	x0, [sp, #24]
  40c75c:	ldr	x0, [x0, #80]
  40c760:	str	x0, [sp, #32]
  40c764:	ldr	x0, [sp, #24]
  40c768:	ldr	w0, [x0, #92]
  40c76c:	sxtw	x1, w0
  40c770:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  40c774:	movk	x0, #0x333, lsl #48
  40c778:	cmp	x1, x0
  40c77c:	b.hi	40c7dc <sqrt@plt+0xad4c>  // b.pmore
  40c780:	mov	x0, x1
  40c784:	lsl	x0, x0, #2
  40c788:	add	x0, x0, x1
  40c78c:	lsl	x0, x0, #3
  40c790:	bl	4016c0 <_Znam@plt>
  40c794:	mov	x1, x0
  40c798:	ldr	x0, [sp, #24]
  40c79c:	str	x1, [x0, #80]
  40c7a0:	ldr	x0, [sp, #24]
  40c7a4:	ldr	x3, [x0, #80]
  40c7a8:	ldrsw	x1, [sp, #44]
  40c7ac:	mov	x0, x1
  40c7b0:	lsl	x0, x0, #2
  40c7b4:	add	x0, x0, x1
  40c7b8:	lsl	x0, x0, #3
  40c7bc:	mov	x2, x0
  40c7c0:	ldr	x1, [sp, #32]
  40c7c4:	mov	x0, x3
  40c7c8:	bl	4016e0 <memcpy@plt>
  40c7cc:	ldr	x0, [sp, #32]
  40c7d0:	cmp	x0, #0x0
  40c7d4:	b.eq	40c7e8 <sqrt@plt+0xad58>  // b.none
  40c7d8:	b	40c7e0 <sqrt@plt+0xad50>
  40c7dc:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  40c7e0:	ldr	x0, [sp, #32]
  40c7e4:	bl	401900 <_ZdaPv@plt>
  40c7e8:	nop
  40c7ec:	ldp	x29, x30, [sp], #48
  40c7f0:	ret
  40c7f4:	stp	x29, x30, [sp, #-64]!
  40c7f8:	mov	x29, sp
  40c7fc:	str	x0, [sp, #24]
  40c800:	ldr	x0, [sp, #24]
  40c804:	ldr	w0, [x0, #72]
  40c808:	sub	w0, w0, #0x1
  40c80c:	str	w0, [sp, #60]
  40c810:	ldr	w0, [sp, #60]
  40c814:	cmp	w0, #0x0
  40c818:	b.lt	40c850 <sqrt@plt+0xadc0>  // b.tstop
  40c81c:	ldr	x0, [sp, #24]
  40c820:	ldr	x1, [x0, #64]
  40c824:	ldrsw	x0, [sp, #60]
  40c828:	lsl	x0, x0, #2
  40c82c:	add	x0, x1, x0
  40c830:	ldr	w0, [x0]
  40c834:	cmp	w0, #0x0
  40c838:	b.ge	40c84c <sqrt@plt+0xadbc>  // b.tcont
  40c83c:	ldr	w0, [sp, #60]
  40c840:	sub	w0, w0, #0x1
  40c844:	str	w0, [sp, #60]
  40c848:	b	40c810 <sqrt@plt+0xad80>
  40c84c:	nop
  40c850:	ldr	w0, [sp, #60]
  40c854:	add	w0, w0, #0x1
  40c858:	str	w0, [sp, #60]
  40c85c:	ldr	x0, [sp, #24]
  40c860:	ldr	w0, [x0, #72]
  40c864:	ldr	w1, [sp, #60]
  40c868:	cmp	w1, w0
  40c86c:	b.ge	40c8e8 <sqrt@plt+0xae58>  // b.tcont
  40c870:	ldr	x0, [sp, #24]
  40c874:	ldr	x0, [x0, #64]
  40c878:	str	x0, [sp, #48]
  40c87c:	ldrsw	x0, [sp, #60]
  40c880:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40c884:	cmp	x0, x1
  40c888:	b.hi	40c8d0 <sqrt@plt+0xae40>  // b.pmore
  40c88c:	lsl	x0, x0, #2
  40c890:	bl	4016c0 <_Znam@plt>
  40c894:	mov	x1, x0
  40c898:	ldr	x0, [sp, #24]
  40c89c:	str	x1, [x0, #64]
  40c8a0:	ldr	x0, [sp, #24]
  40c8a4:	ldr	x3, [x0, #64]
  40c8a8:	ldrsw	x0, [sp, #60]
  40c8ac:	lsl	x0, x0, #2
  40c8b0:	mov	x2, x0
  40c8b4:	ldr	x1, [sp, #48]
  40c8b8:	mov	x0, x3
  40c8bc:	bl	4016e0 <memcpy@plt>
  40c8c0:	ldr	x0, [sp, #48]
  40c8c4:	cmp	x0, #0x0
  40c8c8:	b.eq	40c8dc <sqrt@plt+0xae4c>  // b.none
  40c8cc:	b	40c8d4 <sqrt@plt+0xae44>
  40c8d0:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  40c8d4:	ldr	x0, [sp, #48]
  40c8d8:	bl	401900 <_ZdaPv@plt>
  40c8dc:	ldr	x0, [sp, #24]
  40c8e0:	ldr	w1, [sp, #60]
  40c8e4:	str	w1, [x0, #72]
  40c8e8:	ldr	x0, [sp, #24]
  40c8ec:	ldr	w1, [x0, #88]
  40c8f0:	ldr	x0, [sp, #24]
  40c8f4:	ldr	w0, [x0, #92]
  40c8f8:	cmp	w1, w0
  40c8fc:	b.ge	40c9a8 <sqrt@plt+0xaf18>  // b.tcont
  40c900:	ldr	x0, [sp, #24]
  40c904:	ldr	x0, [x0, #80]
  40c908:	str	x0, [sp, #40]
  40c90c:	ldr	x0, [sp, #24]
  40c910:	ldr	w0, [x0, #88]
  40c914:	sxtw	x1, w0
  40c918:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  40c91c:	movk	x0, #0x333, lsl #48
  40c920:	cmp	x1, x0
  40c924:	b.hi	40c98c <sqrt@plt+0xaefc>  // b.pmore
  40c928:	mov	x0, x1
  40c92c:	lsl	x0, x0, #2
  40c930:	add	x0, x0, x1
  40c934:	lsl	x0, x0, #3
  40c938:	bl	4016c0 <_Znam@plt>
  40c93c:	mov	x1, x0
  40c940:	ldr	x0, [sp, #24]
  40c944:	str	x1, [x0, #80]
  40c948:	ldr	x0, [sp, #24]
  40c94c:	ldr	x3, [x0, #80]
  40c950:	ldr	x0, [sp, #24]
  40c954:	ldr	w0, [x0, #88]
  40c958:	sxtw	x1, w0
  40c95c:	mov	x0, x1
  40c960:	lsl	x0, x0, #2
  40c964:	add	x0, x0, x1
  40c968:	lsl	x0, x0, #3
  40c96c:	mov	x2, x0
  40c970:	ldr	x1, [sp, #40]
  40c974:	mov	x0, x3
  40c978:	bl	4016e0 <memcpy@plt>
  40c97c:	ldr	x0, [sp, #40]
  40c980:	cmp	x0, #0x0
  40c984:	b.eq	40c998 <sqrt@plt+0xaf08>  // b.none
  40c988:	b	40c990 <sqrt@plt+0xaf00>
  40c98c:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  40c990:	ldr	x0, [sp, #40]
  40c994:	bl	401900 <_ZdaPv@plt>
  40c998:	ldr	x0, [sp, #24]
  40c99c:	ldr	w1, [x0, #88]
  40c9a0:	ldr	x0, [sp, #24]
  40c9a4:	str	w1, [x0, #92]
  40c9a8:	nop
  40c9ac:	ldp	x29, x30, [sp], #64
  40c9b0:	ret
  40c9b4:	stp	x29, x30, [sp, #-64]!
  40c9b8:	mov	x29, sp
  40c9bc:	str	x0, [sp, #40]
  40c9c0:	str	x1, [sp, #32]
  40c9c4:	str	x2, [sp, #24]
  40c9c8:	ldr	x0, [sp, #32]
  40c9cc:	bl	40f00c <sqrt@plt+0xd57c>
  40c9d0:	str	w0, [sp, #60]
  40c9d4:	ldr	w0, [sp, #60]
  40c9d8:	mvn	w0, w0
  40c9dc:	lsr	w0, w0, #31
  40c9e0:	and	w0, w0, #0xff
  40c9e4:	mov	w3, w0
  40c9e8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40c9ec:	add	x2, x0, #0x20
  40c9f0:	mov	w1, #0x296                 	// #662
  40c9f4:	mov	w0, w3
  40c9f8:	bl	404090 <sqrt@plt+0x2600>
  40c9fc:	ldr	x0, [sp, #40]
  40ca00:	ldr	w0, [x0, #72]
  40ca04:	ldr	w1, [sp, #60]
  40ca08:	cmp	w1, w0
  40ca0c:	b.lt	40ca1c <sqrt@plt+0xaf8c>  // b.tstop
  40ca10:	ldr	w1, [sp, #60]
  40ca14:	ldr	x0, [sp, #40]
  40ca18:	bl	40c500 <sqrt@plt+0xaa70>
  40ca1c:	ldr	x0, [sp, #40]
  40ca20:	ldr	w0, [x0, #72]
  40ca24:	ldr	w1, [sp, #60]
  40ca28:	cmp	w1, w0
  40ca2c:	cset	w0, lt  // lt = tstop
  40ca30:	and	w0, w0, #0xff
  40ca34:	mov	w3, w0
  40ca38:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40ca3c:	add	x2, x0, #0x20
  40ca40:	mov	w1, #0x299                 	// #665
  40ca44:	mov	w0, w3
  40ca48:	bl	404090 <sqrt@plt+0x2600>
  40ca4c:	ldr	x0, [sp, #40]
  40ca50:	ldr	w0, [x0, #88]
  40ca54:	add	w1, w0, #0x1
  40ca58:	ldr	x0, [sp, #40]
  40ca5c:	ldr	w0, [x0, #92]
  40ca60:	cmp	w1, w0
  40ca64:	b.lt	40ca70 <sqrt@plt+0xafe0>  // b.tstop
  40ca68:	ldr	x0, [sp, #40]
  40ca6c:	bl	40c6d4 <sqrt@plt+0xac44>
  40ca70:	ldr	x0, [sp, #40]
  40ca74:	ldr	w0, [x0, #88]
  40ca78:	add	w1, w0, #0x1
  40ca7c:	ldr	x0, [sp, #40]
  40ca80:	ldr	w0, [x0, #92]
  40ca84:	cmp	w1, w0
  40ca88:	cset	w0, lt  // lt = tstop
  40ca8c:	and	w0, w0, #0xff
  40ca90:	mov	w3, w0
  40ca94:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40ca98:	add	x2, x0, #0x20
  40ca9c:	mov	w1, #0x29c                 	// #668
  40caa0:	mov	w0, w3
  40caa4:	bl	404090 <sqrt@plt+0x2600>
  40caa8:	ldr	x0, [sp, #40]
  40caac:	ldr	x1, [x0, #64]
  40cab0:	ldrsw	x0, [sp, #60]
  40cab4:	lsl	x0, x0, #2
  40cab8:	add	x0, x1, x0
  40cabc:	ldr	x1, [sp, #40]
  40cac0:	ldr	w1, [x1, #88]
  40cac4:	str	w1, [x0]
  40cac8:	ldr	x0, [sp, #40]
  40cacc:	ldr	x2, [x0, #80]
  40cad0:	ldr	x0, [sp, #40]
  40cad4:	ldr	w0, [x0, #88]
  40cad8:	add	w3, w0, #0x1
  40cadc:	ldr	x1, [sp, #40]
  40cae0:	str	w3, [x1, #88]
  40cae4:	sxtw	x1, w0
  40cae8:	mov	x0, x1
  40caec:	lsl	x0, x0, #2
  40caf0:	add	x0, x0, x1
  40caf4:	lsl	x0, x0, #3
  40caf8:	add	x0, x2, x0
  40cafc:	ldr	x1, [sp, #24]
  40cb00:	ldp	x2, x3, [x1]
  40cb04:	stp	x2, x3, [x0]
  40cb08:	ldp	x2, x3, [x1, #16]
  40cb0c:	stp	x2, x3, [x0, #16]
  40cb10:	ldr	x1, [x1, #32]
  40cb14:	str	x1, [x0, #32]
  40cb18:	nop
  40cb1c:	ldp	x29, x30, [sp], #64
  40cb20:	ret
  40cb24:	stp	x29, x30, [sp, #-64]!
  40cb28:	mov	x29, sp
  40cb2c:	str	x0, [sp, #40]
  40cb30:	str	x1, [sp, #32]
  40cb34:	str	x2, [sp, #24]
  40cb38:	ldr	x0, [sp, #32]
  40cb3c:	bl	40f00c <sqrt@plt+0xd57c>
  40cb40:	str	w0, [sp, #60]
  40cb44:	ldr	x0, [sp, #24]
  40cb48:	bl	40f00c <sqrt@plt+0xd57c>
  40cb4c:	str	w0, [sp, #56]
  40cb50:	ldr	w0, [sp, #60]
  40cb54:	cmp	w0, #0x0
  40cb58:	b.lt	40cb84 <sqrt@plt+0xb0f4>  // b.tstop
  40cb5c:	ldr	w0, [sp, #56]
  40cb60:	cmp	w0, #0x0
  40cb64:	b.lt	40cb84 <sqrt@plt+0xb0f4>  // b.tstop
  40cb68:	ldr	x0, [sp, #40]
  40cb6c:	ldr	w0, [x0, #72]
  40cb70:	ldr	w1, [sp, #56]
  40cb74:	cmp	w1, w0
  40cb78:	b.ge	40cb84 <sqrt@plt+0xb0f4>  // b.tcont
  40cb7c:	mov	w0, #0x1                   	// #1
  40cb80:	b	40cb88 <sqrt@plt+0xb0f8>
  40cb84:	mov	w0, #0x0                   	// #0
  40cb88:	mov	w3, w0
  40cb8c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40cb90:	add	x2, x0, #0x20
  40cb94:	mov	w1, #0x2a5                 	// #677
  40cb98:	mov	w0, w3
  40cb9c:	bl	404090 <sqrt@plt+0x2600>
  40cba0:	ldr	x0, [sp, #40]
  40cba4:	ldr	w0, [x0, #72]
  40cba8:	ldr	w1, [sp, #60]
  40cbac:	cmp	w1, w0
  40cbb0:	b.lt	40cbc0 <sqrt@plt+0xb130>  // b.tstop
  40cbb4:	ldr	w1, [sp, #60]
  40cbb8:	ldr	x0, [sp, #40]
  40cbbc:	bl	40c500 <sqrt@plt+0xaa70>
  40cbc0:	ldr	x0, [sp, #40]
  40cbc4:	ldr	x1, [x0, #64]
  40cbc8:	ldrsw	x0, [sp, #56]
  40cbcc:	lsl	x0, x0, #2
  40cbd0:	add	x1, x1, x0
  40cbd4:	ldr	x0, [sp, #40]
  40cbd8:	ldr	x2, [x0, #64]
  40cbdc:	ldrsw	x0, [sp, #60]
  40cbe0:	lsl	x0, x0, #2
  40cbe4:	add	x0, x2, x0
  40cbe8:	ldr	w1, [x1]
  40cbec:	str	w1, [x0]
  40cbf0:	nop
  40cbf4:	ldp	x29, x30, [sp], #64
  40cbf8:	ret
  40cbfc:	stp	x29, x30, [sp, #-80]!
  40cc00:	mov	x29, sp
  40cc04:	stp	x19, x20, [sp, #16]
  40cc08:	str	x0, [sp, #56]
  40cc0c:	str	x1, [sp, #48]
  40cc10:	str	w2, [sp, #44]
  40cc14:	mov	x0, #0x68                  	// #104
  40cc18:	bl	4131bc <_Znwm@@Base>
  40cc1c:	mov	x19, x0
  40cc20:	ldr	x1, [sp, #56]
  40cc24:	mov	x0, x19
  40cc28:	bl	40ad54 <sqrt@plt+0x92c4>
  40cc2c:	str	x19, [sp, #72]
  40cc30:	ldr	w2, [sp, #44]
  40cc34:	ldr	x1, [sp, #48]
  40cc38:	ldr	x0, [sp, #72]
  40cc3c:	bl	40d054 <sqrt@plt+0xb5c4>
  40cc40:	cmp	w0, #0x0
  40cc44:	cset	w0, eq  // eq = none
  40cc48:	and	w0, w0, #0xff
  40cc4c:	cmp	w0, #0x0
  40cc50:	b.eq	40cc78 <sqrt@plt+0xb1e8>  // b.none
  40cc54:	ldr	x0, [sp, #72]
  40cc58:	cmp	x0, #0x0
  40cc5c:	b.eq	40cc70 <sqrt@plt+0xb1e0>  // b.none
  40cc60:	ldr	x1, [x0]
  40cc64:	add	x1, x1, #0x8
  40cc68:	ldr	x1, [x1]
  40cc6c:	blr	x1
  40cc70:	mov	x0, #0x0                   	// #0
  40cc74:	b	40cc98 <sqrt@plt+0xb208>
  40cc78:	ldr	x0, [sp, #72]
  40cc7c:	b	40cc98 <sqrt@plt+0xb208>
  40cc80:	mov	x20, x0
  40cc84:	mov	x1, #0x68                  	// #104
  40cc88:	mov	x0, x19
  40cc8c:	bl	413278 <_ZdlPvm@@Base>
  40cc90:	mov	x0, x20
  40cc94:	bl	401a20 <_Unwind_Resume@plt>
  40cc98:	ldp	x19, x20, [sp, #16]
  40cc9c:	ldp	x29, x30, [sp], #80
  40cca0:	ret
  40cca4:	stp	x29, x30, [sp, #-48]!
  40cca8:	mov	x29, sp
  40ccac:	str	x0, [sp, #24]
  40ccb0:	ldr	x0, [sp, #24]
  40ccb4:	cmp	x0, #0x0
  40ccb8:	b.ne	40ccc4 <sqrt@plt+0xb234>  // b.any
  40ccbc:	mov	x0, #0x0                   	// #0
  40ccc0:	b	40cd74 <sqrt@plt+0xb2e4>
  40ccc4:	ldr	x0, [sp, #24]
  40ccc8:	ldrb	w0, [x0]
  40cccc:	mov	w1, w0
  40ccd0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ccd4:	add	x0, x0, #0x5d8
  40ccd8:	bl	409814 <sqrt@plt+0x7d84>
  40ccdc:	cmp	w0, #0x0
  40cce0:	cset	w0, ne  // ne = any
  40cce4:	and	w0, w0, #0xff
  40cce8:	cmp	w0, #0x0
  40ccec:	b.eq	40cd00 <sqrt@plt+0xb270>  // b.none
  40ccf0:	ldr	x0, [sp, #24]
  40ccf4:	add	x0, x0, #0x1
  40ccf8:	str	x0, [sp, #24]
  40ccfc:	b	40ccc4 <sqrt@plt+0xb234>
  40cd00:	mov	w1, #0x0                   	// #0
  40cd04:	ldr	x0, [sp, #24]
  40cd08:	bl	401790 <strchr@plt>
  40cd0c:	str	x0, [sp, #40]
  40cd10:	ldr	x1, [sp, #40]
  40cd14:	ldr	x0, [sp, #24]
  40cd18:	cmp	x1, x0
  40cd1c:	b.ls	40cd4c <sqrt@plt+0xb2bc>  // b.plast
  40cd20:	ldr	x0, [sp, #40]
  40cd24:	sub	x0, x0, #0x1
  40cd28:	ldrb	w0, [x0]
  40cd2c:	mov	w1, w0
  40cd30:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40cd34:	add	x0, x0, #0x5d8
  40cd38:	bl	409814 <sqrt@plt+0x7d84>
  40cd3c:	cmp	w0, #0x0
  40cd40:	b.eq	40cd4c <sqrt@plt+0xb2bc>  // b.none
  40cd44:	mov	w0, #0x1                   	// #1
  40cd48:	b	40cd50 <sqrt@plt+0xb2c0>
  40cd4c:	mov	w0, #0x0                   	// #0
  40cd50:	cmp	w0, #0x0
  40cd54:	b.eq	40cd68 <sqrt@plt+0xb2d8>  // b.none
  40cd58:	ldr	x0, [sp, #40]
  40cd5c:	sub	x0, x0, #0x1
  40cd60:	str	x0, [sp, #40]
  40cd64:	b	40cd10 <sqrt@plt+0xb280>
  40cd68:	ldr	x0, [sp, #40]
  40cd6c:	strb	wzr, [x0]
  40cd70:	ldr	x0, [sp, #24]
  40cd74:	ldp	x29, x30, [sp], #48
  40cd78:	ret
  40cd7c:	stp	x29, x30, [sp, #-368]!
  40cd80:	mov	x29, sp
  40cd84:	str	x0, [sp, #40]
  40cd88:	str	x1, [sp, #32]
  40cd8c:	str	x2, [sp, #24]
  40cd90:	str	x3, [sp, #16]
  40cd94:	ldr	x0, [sp, #40]
  40cd98:	str	x0, [sp, #360]
  40cd9c:	mov	w0, #0x1                   	// #1
  40cda0:	str	w0, [sp, #356]
  40cda4:	ldr	x0, [sp, #360]
  40cda8:	ldrb	w0, [x0]
  40cdac:	mov	w1, w0
  40cdb0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40cdb4:	add	x0, x0, #0x3d8
  40cdb8:	bl	409814 <sqrt@plt+0x7d84>
  40cdbc:	cmp	w0, #0x0
  40cdc0:	cset	w0, ne  // ne = any
  40cdc4:	and	w0, w0, #0xff
  40cdc8:	cmp	w0, #0x0
  40cdcc:	b.eq	40ceb0 <sqrt@plt+0xb420>  // b.none
  40cdd0:	add	x3, sp, #0x130
  40cdd4:	add	x2, sp, #0x140
  40cdd8:	add	x1, sp, #0x138
  40cddc:	add	x0, sp, #0x148
  40cde0:	mov	x5, x3
  40cde4:	mov	x4, x2
  40cde8:	mov	x3, x1
  40cdec:	mov	x2, x0
  40cdf0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40cdf4:	add	x1, x0, #0x40
  40cdf8:	ldr	x0, [sp, #360]
  40cdfc:	bl	4018b0 <__isoc99_sscanf@plt>
  40ce00:	cmp	w0, #0x4
  40ce04:	b.ne	40ce50 <sqrt@plt+0xb3c0>  // b.any
  40ce08:	ldr	d0, [sp, #328]
  40ce0c:	fcmpe	d0, #0.0
  40ce10:	b.le	40ce50 <sqrt@plt+0xb3c0>
  40ce14:	ldr	d0, [sp, #320]
  40ce18:	fcmpe	d0, #0.0
  40ce1c:	b.le	40ce50 <sqrt@plt+0xb3c0>
  40ce20:	ldrb	w1, [sp, #312]
  40ce24:	add	x0, sp, #0x148
  40ce28:	bl	40b300 <sqrt@plt+0x9870>
  40ce2c:	cmp	w0, #0x0
  40ce30:	b.eq	40ce50 <sqrt@plt+0xb3c0>  // b.none
  40ce34:	ldrb	w1, [sp, #304]
  40ce38:	add	x0, sp, #0x140
  40ce3c:	bl	40b300 <sqrt@plt+0x9870>
  40ce40:	cmp	w0, #0x0
  40ce44:	b.eq	40ce50 <sqrt@plt+0xb3c0>  // b.none
  40ce48:	mov	w0, #0x1                   	// #1
  40ce4c:	b	40ce54 <sqrt@plt+0xb3c4>
  40ce50:	mov	w0, #0x0                   	// #0
  40ce54:	cmp	w0, #0x0
  40ce58:	b.eq	40d048 <sqrt@plt+0xb5b8>  // b.none
  40ce5c:	ldr	x0, [sp, #24]
  40ce60:	cmp	x0, #0x0
  40ce64:	b.eq	40ce74 <sqrt@plt+0xb3e4>  // b.none
  40ce68:	ldr	d0, [sp, #328]
  40ce6c:	ldr	x0, [sp, #24]
  40ce70:	str	d0, [x0]
  40ce74:	ldr	x0, [sp, #16]
  40ce78:	cmp	x0, #0x0
  40ce7c:	b.eq	40ce8c <sqrt@plt+0xb3fc>  // b.none
  40ce80:	ldr	d0, [sp, #320]
  40ce84:	ldr	x0, [sp, #16]
  40ce88:	str	d0, [x0]
  40ce8c:	ldr	x0, [sp, #32]
  40ce90:	cmp	x0, #0x0
  40ce94:	b.eq	40cea8 <sqrt@plt+0xb418>  // b.none
  40ce98:	ldr	x0, [sp, #32]
  40ce9c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2d88>
  40cea0:	add	x1, x1, #0x58
  40cea4:	str	x1, [x0]
  40cea8:	mov	w0, #0x1                   	// #1
  40ceac:	b	40d04c <sqrt@plt+0xb5bc>
  40ceb0:	str	wzr, [sp, #352]
  40ceb4:	ldr	w0, [sp, #352]
  40ceb8:	cmp	w0, #0x28
  40cebc:	b.gt	40cfb4 <sqrt@plt+0xb524>
  40cec0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2fb8>
  40cec4:	add	x2, x0, #0xd28
  40cec8:	ldrsw	x1, [sp, #352]
  40cecc:	mov	x0, x1
  40ced0:	lsl	x0, x0, #1
  40ced4:	add	x0, x0, x1
  40ced8:	lsl	x0, x0, #3
  40cedc:	add	x0, x2, x0
  40cee0:	ldr	x0, [x0]
  40cee4:	ldr	x1, [sp, #360]
  40cee8:	bl	4019d0 <strcasecmp@plt>
  40ceec:	cmp	w0, #0x0
  40cef0:	b.ne	40cfa4 <sqrt@plt+0xb514>  // b.any
  40cef4:	ldr	x0, [sp, #24]
  40cef8:	cmp	x0, #0x0
  40cefc:	b.eq	40cf2c <sqrt@plt+0xb49c>  // b.none
  40cf00:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2fb8>
  40cf04:	add	x2, x0, #0xd28
  40cf08:	ldrsw	x1, [sp, #352]
  40cf0c:	mov	x0, x1
  40cf10:	lsl	x0, x0, #1
  40cf14:	add	x0, x0, x1
  40cf18:	lsl	x0, x0, #3
  40cf1c:	add	x0, x2, x0
  40cf20:	ldr	d0, [x0, #8]
  40cf24:	ldr	x0, [sp, #24]
  40cf28:	str	d0, [x0]
  40cf2c:	ldr	x0, [sp, #16]
  40cf30:	cmp	x0, #0x0
  40cf34:	b.eq	40cf64 <sqrt@plt+0xb4d4>  // b.none
  40cf38:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2fb8>
  40cf3c:	add	x2, x0, #0xd28
  40cf40:	ldrsw	x1, [sp, #352]
  40cf44:	mov	x0, x1
  40cf48:	lsl	x0, x0, #1
  40cf4c:	add	x0, x0, x1
  40cf50:	lsl	x0, x0, #3
  40cf54:	add	x0, x2, x0
  40cf58:	ldr	d0, [x0, #16]
  40cf5c:	ldr	x0, [sp, #16]
  40cf60:	str	d0, [x0]
  40cf64:	ldr	x0, [sp, #32]
  40cf68:	cmp	x0, #0x0
  40cf6c:	b.eq	40cf9c <sqrt@plt+0xb50c>  // b.none
  40cf70:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2fb8>
  40cf74:	add	x2, x0, #0xd28
  40cf78:	ldrsw	x1, [sp, #352]
  40cf7c:	mov	x0, x1
  40cf80:	lsl	x0, x0, #1
  40cf84:	add	x0, x0, x1
  40cf88:	lsl	x0, x0, #3
  40cf8c:	add	x0, x2, x0
  40cf90:	ldr	x1, [x0]
  40cf94:	ldr	x0, [sp, #32]
  40cf98:	str	x1, [x0]
  40cf9c:	mov	w0, #0x1                   	// #1
  40cfa0:	b	40d04c <sqrt@plt+0xb5bc>
  40cfa4:	ldr	w0, [sp, #352]
  40cfa8:	add	w0, w0, #0x1
  40cfac:	str	w0, [sp, #352]
  40cfb0:	b	40ceb4 <sqrt@plt+0xb424>
  40cfb4:	ldr	w0, [sp, #356]
  40cfb8:	cmp	w0, #0x0
  40cfbc:	b.eq	40d048 <sqrt@plt+0xb5b8>  // b.none
  40cfc0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40cfc4:	add	x1, x0, #0x60
  40cfc8:	ldr	x0, [sp, #40]
  40cfcc:	bl	401930 <fopen@plt>
  40cfd0:	str	x0, [sp, #344]
  40cfd4:	ldr	x0, [sp, #344]
  40cfd8:	cmp	x0, #0x0
  40cfdc:	b.eq	40d048 <sqrt@plt+0xb5b8>  // b.none
  40cfe0:	add	x0, sp, #0x30
  40cfe4:	ldr	x2, [sp, #344]
  40cfe8:	mov	w1, #0xfe                  	// #254
  40cfec:	bl	401960 <fgets@plt>
  40cff0:	ldr	x0, [sp, #344]
  40cff4:	bl	401750 <fclose@plt>
  40cff8:	str	wzr, [sp, #356]
  40cffc:	add	x0, sp, #0x30
  40d000:	mov	w1, #0x0                   	// #0
  40d004:	bl	401790 <strchr@plt>
  40d008:	str	x0, [sp, #336]
  40d00c:	ldr	x0, [sp, #336]
  40d010:	sub	x0, x0, #0x1
  40d014:	str	x0, [sp, #336]
  40d018:	ldr	x0, [sp, #336]
  40d01c:	ldrb	w0, [x0]
  40d020:	cmp	w0, #0xa
  40d024:	cset	w0, eq  // eq = none
  40d028:	and	w0, w0, #0xff
  40d02c:	cmp	w0, #0x0
  40d030:	b.eq	40d03c <sqrt@plt+0xb5ac>  // b.none
  40d034:	ldr	x0, [sp, #336]
  40d038:	strb	wzr, [x0]
  40d03c:	add	x0, sp, #0x30
  40d040:	str	x0, [sp, #360]
  40d044:	b	40cda4 <sqrt@plt+0xb314>
  40d048:	mov	w0, #0x0                   	// #0
  40d04c:	ldp	x29, x30, [sp], #368
  40d050:	ret
  40d054:	stp	x29, x30, [sp, #-496]!
  40d058:	mov	x29, sp
  40d05c:	str	x19, [sp, #16]
  40d060:	str	x0, [sp, #56]
  40d064:	str	x1, [sp, #48]
  40d068:	str	w2, [sp, #44]
  40d06c:	ldr	x0, [sp, #56]
  40d070:	ldr	x2, [x0, #32]
  40d074:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d078:	add	x1, x0, #0x68
  40d07c:	mov	x0, x2
  40d080:	bl	401950 <strcmp@plt>
  40d084:	cmp	w0, #0x0
  40d088:	b.ne	40d0d4 <sqrt@plt+0xb644>  // b.any
  40d08c:	ldr	x0, [sp, #48]
  40d090:	cmp	x0, #0x0
  40d094:	b.eq	40d0a8 <sqrt@plt+0xb618>  // b.none
  40d098:	ldr	x0, [sp, #48]
  40d09c:	mov	w1, #0x1                   	// #1
  40d0a0:	str	w1, [x0]
  40d0a4:	b	40d0cc <sqrt@plt+0xb63c>
  40d0a8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d0ac:	add	x3, x0, #0xbe8
  40d0b0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d0b4:	add	x2, x0, #0xbe8
  40d0b8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d0bc:	add	x1, x0, #0xbe8
  40d0c0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d0c4:	add	x0, x0, #0x70
  40d0c8:	bl	40a590 <sqrt@plt+0x8b00>
  40d0cc:	mov	w19, #0x0                   	// #0
  40d0d0:	b	40df50 <sqrt@plt+0xc4c0>
  40d0d4:	ldr	x0, [sp, #56]
  40d0d8:	ldr	x0, [x0, #32]
  40d0dc:	add	x1, sp, #0xb8
  40d0e0:	bl	40f158 <sqrt@plt+0xd6c8>
  40d0e4:	str	x0, [sp, #456]
  40d0e8:	ldr	x0, [sp, #456]
  40d0ec:	cmp	x0, #0x0
  40d0f0:	cset	w0, eq  // eq = none
  40d0f4:	and	w0, w0, #0xff
  40d0f8:	cmp	w0, #0x0
  40d0fc:	b.eq	40d154 <sqrt@plt+0xb6c4>  // b.none
  40d100:	ldr	x0, [sp, #48]
  40d104:	cmp	x0, #0x0
  40d108:	b.eq	40d11c <sqrt@plt+0xb68c>  // b.none
  40d10c:	ldr	x0, [sp, #48]
  40d110:	mov	w1, #0x1                   	// #1
  40d114:	str	w1, [x0]
  40d118:	b	40d14c <sqrt@plt+0xb6bc>
  40d11c:	ldr	x0, [sp, #56]
  40d120:	ldr	x1, [x0, #32]
  40d124:	add	x0, sp, #0xc0
  40d128:	bl	409e00 <sqrt@plt+0x8370>
  40d12c:	add	x1, sp, #0xc0
  40d130:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d134:	add	x3, x0, #0xbe8
  40d138:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d13c:	add	x2, x0, #0xbe8
  40d140:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d144:	add	x0, x0, #0x98
  40d148:	bl	40a590 <sqrt@plt+0x8b00>
  40d14c:	mov	w19, #0x0                   	// #0
  40d150:	b	40df50 <sqrt@plt+0xc4c0>
  40d154:	ldr	x1, [sp, #184]
  40d158:	add	x0, sp, #0x90
  40d15c:	mov	x2, x1
  40d160:	ldr	x1, [sp, #456]
  40d164:	bl	40a744 <sqrt@plt+0x8cb4>
  40d168:	mov	w0, #0x1                   	// #1
  40d16c:	str	w0, [sp, #168]
  40d170:	ldr	w0, [sp, #44]
  40d174:	str	w0, [sp, #172]
  40d178:	add	x0, sp, #0x90
  40d17c:	bl	40a800 <sqrt@plt+0x8d70>
  40d180:	cmp	w0, #0x0
  40d184:	cset	w0, eq  // eq = none
  40d188:	and	w0, w0, #0xff
  40d18c:	cmp	w0, #0x0
  40d190:	b.eq	40d19c <sqrt@plt+0xb70c>  // b.none
  40d194:	str	xzr, [sp, #488]
  40d198:	b	40d640 <sqrt@plt+0xbbb0>
  40d19c:	ldr	x2, [sp, #176]
  40d1a0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40d1a4:	add	x1, x0, #0xfe0
  40d1a8:	mov	x0, x2
  40d1ac:	bl	4017c0 <strtok@plt>
  40d1b0:	str	x0, [sp, #488]
  40d1b4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d1b8:	add	x1, x0, #0xb8
  40d1bc:	ldr	x0, [sp, #488]
  40d1c0:	bl	401950 <strcmp@plt>
  40d1c4:	cmp	w0, #0x0
  40d1c8:	b.eq	40d178 <sqrt@plt+0xb6e8>  // b.none
  40d1cc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d1d0:	add	x1, x0, #0xc0
  40d1d4:	ldr	x0, [sp, #488]
  40d1d8:	bl	401950 <strcmp@plt>
  40d1dc:	cmp	w0, #0x0
  40d1e0:	b.ne	40d288 <sqrt@plt+0xb7f8>  // b.any
  40d1e4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40d1e8:	add	x1, x0, #0xfe0
  40d1ec:	mov	x0, #0x0                   	// #0
  40d1f0:	bl	4017c0 <strtok@plt>
  40d1f4:	str	x0, [sp, #488]
  40d1f8:	ldr	x0, [sp, #488]
  40d1fc:	cmp	x0, #0x0
  40d200:	b.eq	40d230 <sqrt@plt+0xb7a0>  // b.none
  40d204:	add	x0, sp, #0x8c
  40d208:	mov	x2, x0
  40d20c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d210:	add	x1, x0, #0xd0
  40d214:	ldr	x0, [sp, #488]
  40d218:	bl	4018b0 <__isoc99_sscanf@plt>
  40d21c:	cmp	w0, #0x1
  40d220:	b.ne	40d230 <sqrt@plt+0xb7a0>  // b.any
  40d224:	ldr	w0, [sp, #140]
  40d228:	cmp	w0, #0x0
  40d22c:	b.gt	40d238 <sqrt@plt+0xb7a8>
  40d230:	mov	w0, #0x1                   	// #1
  40d234:	b	40d23c <sqrt@plt+0xb7ac>
  40d238:	mov	w0, #0x0                   	// #0
  40d23c:	cmp	w0, #0x0
  40d240:	b.eq	40d278 <sqrt@plt+0xb7e8>  // b.none
  40d244:	add	x5, sp, #0x90
  40d248:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d24c:	add	x4, x0, #0xbe8
  40d250:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d254:	add	x3, x0, #0xbe8
  40d258:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d25c:	add	x2, x0, #0xbe8
  40d260:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d264:	add	x1, x0, #0xd8
  40d268:	mov	x0, x5
  40d26c:	bl	40aa60 <sqrt@plt+0x8fd0>
  40d270:	mov	w19, #0x0                   	// #0
  40d274:	b	40df48 <sqrt@plt+0xc4b8>
  40d278:	ldr	w1, [sp, #140]
  40d27c:	ldr	x0, [sp, #56]
  40d280:	str	w1, [x0, #24]
  40d284:	b	40d178 <sqrt@plt+0xb6e8>
  40d288:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d28c:	add	x1, x0, #0x100
  40d290:	ldr	x0, [sp, #488]
  40d294:	bl	401950 <strcmp@plt>
  40d298:	cmp	w0, #0x0
  40d29c:	b.ne	40d374 <sqrt@plt+0xb8e4>  // b.any
  40d2a0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40d2a4:	add	x1, x0, #0xfe0
  40d2a8:	mov	x0, #0x0                   	// #0
  40d2ac:	bl	4017c0 <strtok@plt>
  40d2b0:	str	x0, [sp, #488]
  40d2b4:	ldr	x0, [sp, #488]
  40d2b8:	cmp	x0, #0x0
  40d2bc:	b.eq	40d310 <sqrt@plt+0xb880>  // b.none
  40d2c0:	add	x0, sp, #0x80
  40d2c4:	mov	x2, x0
  40d2c8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d2cc:	add	x1, x0, #0x108
  40d2d0:	ldr	x0, [sp, #488]
  40d2d4:	bl	4018b0 <__isoc99_sscanf@plt>
  40d2d8:	cmp	w0, #0x1
  40d2dc:	b.ne	40d310 <sqrt@plt+0xb880>  // b.any
  40d2e0:	ldr	d0, [sp, #128]
  40d2e4:	mov	x0, #0x800000000000        	// #140737488355328
  40d2e8:	movk	x0, #0x4056, lsl #48
  40d2ec:	fmov	d1, x0
  40d2f0:	fcmpe	d0, d1
  40d2f4:	b.ge	40d310 <sqrt@plt+0xb880>  // b.tcont
  40d2f8:	ldr	d0, [sp, #128]
  40d2fc:	mov	x0, #0x800000000000        	// #140737488355328
  40d300:	movk	x0, #0xc056, lsl #48
  40d304:	fmov	d1, x0
  40d308:	fcmpe	d0, d1
  40d30c:	b.hi	40d318 <sqrt@plt+0xb888>  // b.pmore
  40d310:	mov	w0, #0x1                   	// #1
  40d314:	b	40d31c <sqrt@plt+0xb88c>
  40d318:	mov	w0, #0x0                   	// #0
  40d31c:	cmp	w0, #0x0
  40d320:	b.eq	40d364 <sqrt@plt+0xb8d4>  // b.none
  40d324:	add	x0, sp, #0xd0
  40d328:	ldr	x1, [sp, #488]
  40d32c:	bl	409e00 <sqrt@plt+0x8370>
  40d330:	add	x1, sp, #0xd0
  40d334:	add	x5, sp, #0x90
  40d338:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d33c:	add	x4, x0, #0xbe8
  40d340:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d344:	add	x3, x0, #0xbe8
  40d348:	mov	x2, x1
  40d34c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d350:	add	x1, x0, #0x110
  40d354:	mov	x0, x5
  40d358:	bl	40aa60 <sqrt@plt+0x8fd0>
  40d35c:	mov	w19, #0x0                   	// #0
  40d360:	b	40df48 <sqrt@plt+0xc4b8>
  40d364:	ldr	d0, [sp, #128]
  40d368:	ldr	x0, [sp, #56]
  40d36c:	str	d0, [x0, #48]
  40d370:	b	40d178 <sqrt@plt+0xb6e8>
  40d374:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d378:	add	x1, x0, #0x138
  40d37c:	ldr	x0, [sp, #488]
  40d380:	bl	401950 <strcmp@plt>
  40d384:	cmp	w0, #0x0
  40d388:	b.ne	40d4f4 <sqrt@plt+0xba64>  // b.any
  40d38c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40d390:	add	x1, x0, #0xfe0
  40d394:	mov	x0, #0x0                   	// #0
  40d398:	bl	4017c0 <strtok@plt>
  40d39c:	str	x0, [sp, #488]
  40d3a0:	ldr	x0, [sp, #488]
  40d3a4:	cmp	x0, #0x0
  40d3a8:	b.eq	40d178 <sqrt@plt+0xb6e8>  // b.none
  40d3ac:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d3b0:	add	x1, x0, #0x148
  40d3b4:	ldr	x0, [sp, #488]
  40d3b8:	bl	401950 <strcmp@plt>
  40d3bc:	cmp	w0, #0x0
  40d3c0:	b.eq	40d178 <sqrt@plt+0xb6e8>  // b.none
  40d3c4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d3c8:	add	x1, x0, #0x150
  40d3cc:	ldr	x0, [sp, #488]
  40d3d0:	bl	401950 <strcmp@plt>
  40d3d4:	cmp	w0, #0x0
  40d3d8:	b.ne	40d3f4 <sqrt@plt+0xb964>  // b.any
  40d3dc:	ldr	x0, [sp, #56]
  40d3e0:	ldr	w0, [x0, #8]
  40d3e4:	orr	w1, w0, #0x1
  40d3e8:	ldr	x0, [sp, #56]
  40d3ec:	str	w1, [x0, #8]
  40d3f0:	b	40d38c <sqrt@plt+0xb8fc>
  40d3f4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d3f8:	add	x1, x0, #0x158
  40d3fc:	ldr	x0, [sp, #488]
  40d400:	bl	401950 <strcmp@plt>
  40d404:	cmp	w0, #0x0
  40d408:	b.ne	40d424 <sqrt@plt+0xb994>  // b.any
  40d40c:	ldr	x0, [sp, #56]
  40d410:	ldr	w0, [x0, #8]
  40d414:	orr	w1, w0, #0x2
  40d418:	ldr	x0, [sp, #56]
  40d41c:	str	w1, [x0, #8]
  40d420:	b	40d38c <sqrt@plt+0xb8fc>
  40d424:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d428:	add	x1, x0, #0x160
  40d42c:	ldr	x0, [sp, #488]
  40d430:	bl	401950 <strcmp@plt>
  40d434:	cmp	w0, #0x0
  40d438:	b.ne	40d454 <sqrt@plt+0xb9c4>  // b.any
  40d43c:	ldr	x0, [sp, #56]
  40d440:	ldr	w0, [x0, #8]
  40d444:	orr	w1, w0, #0x4
  40d448:	ldr	x0, [sp, #56]
  40d44c:	str	w1, [x0, #8]
  40d450:	b	40d38c <sqrt@plt+0xb8fc>
  40d454:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d458:	add	x1, x0, #0x168
  40d45c:	ldr	x0, [sp, #488]
  40d460:	bl	401950 <strcmp@plt>
  40d464:	cmp	w0, #0x0
  40d468:	b.ne	40d484 <sqrt@plt+0xb9f4>  // b.any
  40d46c:	ldr	x0, [sp, #56]
  40d470:	ldr	w0, [x0, #8]
  40d474:	orr	w1, w0, #0x8
  40d478:	ldr	x0, [sp, #56]
  40d47c:	str	w1, [x0, #8]
  40d480:	b	40d38c <sqrt@plt+0xb8fc>
  40d484:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d488:	add	x1, x0, #0x170
  40d48c:	ldr	x0, [sp, #488]
  40d490:	bl	401950 <strcmp@plt>
  40d494:	cmp	w0, #0x0
  40d498:	b.ne	40d4b4 <sqrt@plt+0xba24>  // b.any
  40d49c:	ldr	x0, [sp, #56]
  40d4a0:	ldr	w0, [x0, #8]
  40d4a4:	orr	w1, w0, #0x10
  40d4a8:	ldr	x0, [sp, #56]
  40d4ac:	str	w1, [x0, #8]
  40d4b0:	b	40d38c <sqrt@plt+0xb8fc>
  40d4b4:	add	x0, sp, #0xe0
  40d4b8:	ldr	x1, [sp, #488]
  40d4bc:	bl	409e00 <sqrt@plt+0x8370>
  40d4c0:	add	x1, sp, #0xe0
  40d4c4:	add	x5, sp, #0x90
  40d4c8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d4cc:	add	x4, x0, #0xbe8
  40d4d0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d4d4:	add	x3, x0, #0xbe8
  40d4d8:	mov	x2, x1
  40d4dc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d4e0:	add	x1, x0, #0x178
  40d4e4:	mov	x0, x5
  40d4e8:	bl	40aa60 <sqrt@plt+0x8fd0>
  40d4ec:	mov	w19, #0x0                   	// #0
  40d4f0:	b	40df48 <sqrt@plt+0xc4b8>
  40d4f4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d4f8:	add	x1, x0, #0x198
  40d4fc:	ldr	x0, [sp, #488]
  40d500:	bl	401950 <strcmp@plt>
  40d504:	cmp	w0, #0x0
  40d508:	b.ne	40d590 <sqrt@plt+0xbb00>  // b.any
  40d50c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40d510:	add	x1, x0, #0xfe0
  40d514:	mov	x0, #0x0                   	// #0
  40d518:	bl	4017c0 <strtok@plt>
  40d51c:	str	x0, [sp, #488]
  40d520:	ldr	x0, [sp, #488]
  40d524:	cmp	x0, #0x0
  40d528:	b.ne	40d560 <sqrt@plt+0xbad0>  // b.any
  40d52c:	add	x5, sp, #0x90
  40d530:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d534:	add	x4, x0, #0xbe8
  40d538:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d53c:	add	x3, x0, #0xbe8
  40d540:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d544:	add	x2, x0, #0xbe8
  40d548:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d54c:	add	x1, x0, #0x1a8
  40d550:	mov	x0, x5
  40d554:	bl	40aa60 <sqrt@plt+0x8fd0>
  40d558:	mov	w19, #0x0                   	// #0
  40d55c:	b	40df48 <sqrt@plt+0xc4b8>
  40d560:	ldr	x0, [sp, #488]
  40d564:	bl	401710 <strlen@plt>
  40d568:	add	x0, x0, #0x1
  40d56c:	bl	4016c0 <_Znam@plt>
  40d570:	mov	x1, x0
  40d574:	ldr	x0, [sp, #56]
  40d578:	str	x1, [x0, #40]
  40d57c:	ldr	x0, [sp, #56]
  40d580:	ldr	x0, [x0, #40]
  40d584:	ldr	x1, [sp, #488]
  40d588:	bl	4017b0 <strcpy@plt>
  40d58c:	b	40d178 <sqrt@plt+0xb6e8>
  40d590:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d594:	add	x1, x0, #0x1d8
  40d598:	ldr	x0, [sp, #488]
  40d59c:	bl	401950 <strcmp@plt>
  40d5a0:	cmp	w0, #0x0
  40d5a4:	b.ne	40d5b8 <sqrt@plt+0xbb28>  // b.any
  40d5a8:	ldr	x0, [sp, #56]
  40d5ac:	mov	w1, #0x1                   	// #1
  40d5b0:	str	w1, [x0, #28]
  40d5b4:	b	40d178 <sqrt@plt+0xb6e8>
  40d5b8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d5bc:	add	x1, x0, #0x1e0
  40d5c0:	ldr	x0, [sp, #488]
  40d5c4:	bl	401950 <strcmp@plt>
  40d5c8:	cmp	w0, #0x0
  40d5cc:	b.eq	40d640 <sqrt@plt+0xbbb0>  // b.none
  40d5d0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d5d4:	add	x1, x0, #0x1f0
  40d5d8:	ldr	x0, [sp, #488]
  40d5dc:	bl	401950 <strcmp@plt>
  40d5e0:	cmp	w0, #0x0
  40d5e4:	b.eq	40d640 <sqrt@plt+0xbbb0>  // b.none
  40d5e8:	ldr	x0, [sp, #488]
  40d5ec:	str	x0, [sp, #448]
  40d5f0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d5f4:	add	x1, x0, #0x1f8
  40d5f8:	mov	x0, #0x0                   	// #0
  40d5fc:	bl	4017c0 <strtok@plt>
  40d600:	str	x0, [sp, #488]
  40d604:	ldr	x0, [sp, #56]
  40d608:	ldr	x0, [x0]
  40d60c:	add	x0, x0, #0x10
  40d610:	ldr	x19, [x0]
  40d614:	ldr	x0, [sp, #488]
  40d618:	bl	40cca4 <sqrt@plt+0xb214>
  40d61c:	mov	x2, x0
  40d620:	ldr	x0, [sp, #152]
  40d624:	ldr	w1, [sp, #160]
  40d628:	mov	w4, w1
  40d62c:	mov	x3, x0
  40d630:	ldr	x1, [sp, #448]
  40d634:	ldr	x0, [sp, #56]
  40d638:	blr	x19
  40d63c:	b	40d178 <sqrt@plt+0xb6e8>
  40d640:	str	wzr, [sp, #484]
  40d644:	ldr	x0, [sp, #488]
  40d648:	cmp	x0, #0x0
  40d64c:	b.ne	40d698 <sqrt@plt+0xbc08>  // b.any
  40d650:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d654:	add	x0, x0, #0xc38
  40d658:	ldr	w0, [x0]
  40d65c:	cmp	w0, #0x0
  40d660:	b.ne	40de30 <sqrt@plt+0xc3a0>  // b.any
  40d664:	add	x5, sp, #0x90
  40d668:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d66c:	add	x4, x0, #0xbe8
  40d670:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d674:	add	x3, x0, #0xbe8
  40d678:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d67c:	add	x2, x0, #0xbe8
  40d680:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d684:	add	x1, x0, #0x200
  40d688:	mov	x0, x5
  40d68c:	bl	40aa60 <sqrt@plt+0x8fd0>
  40d690:	mov	w19, #0x0                   	// #0
  40d694:	b	40df48 <sqrt@plt+0xc4b8>
  40d698:	ldr	x0, [sp, #488]
  40d69c:	str	x0, [sp, #472]
  40d6a0:	str	wzr, [sp, #168]
  40d6a4:	ldr	x0, [sp, #472]
  40d6a8:	cmp	x0, #0x0
  40d6ac:	b.eq	40de28 <sqrt@plt+0xc398>  // b.none
  40d6b0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d6b4:	add	x1, x0, #0x1e0
  40d6b8:	ldr	x0, [sp, #472]
  40d6bc:	bl	401950 <strcmp@plt>
  40d6c0:	cmp	w0, #0x0
  40d6c4:	b.ne	40d84c <sqrt@plt+0xbdbc>  // b.any
  40d6c8:	ldr	w0, [sp, #44]
  40d6cc:	cmp	w0, #0x0
  40d6d0:	b.eq	40d6dc <sqrt@plt+0xbc4c>  // b.none
  40d6d4:	mov	w19, #0x1                   	// #1
  40d6d8:	b	40df48 <sqrt@plt+0xc4b8>
  40d6dc:	add	x0, sp, #0x90
  40d6e0:	bl	40a800 <sqrt@plt+0x8d70>
  40d6e4:	cmp	w0, #0x0
  40d6e8:	cset	w0, eq  // eq = none
  40d6ec:	and	w0, w0, #0xff
  40d6f0:	cmp	w0, #0x0
  40d6f4:	b.eq	40d700 <sqrt@plt+0xbc70>  // b.none
  40d6f8:	str	xzr, [sp, #472]
  40d6fc:	b	40de24 <sqrt@plt+0xc394>
  40d700:	ldr	x2, [sp, #176]
  40d704:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40d708:	add	x1, x0, #0xfe0
  40d70c:	mov	x0, x2
  40d710:	bl	4017c0 <strtok@plt>
  40d714:	str	x0, [sp, #408]
  40d718:	ldr	x0, [sp, #408]
  40d71c:	cmp	x0, #0x0
  40d720:	b.eq	40d844 <sqrt@plt+0xbdb4>  // b.none
  40d724:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40d728:	add	x1, x0, #0xfe0
  40d72c:	mov	x0, #0x0                   	// #0
  40d730:	bl	4017c0 <strtok@plt>
  40d734:	str	x0, [sp, #400]
  40d738:	ldr	x0, [sp, #400]
  40d73c:	cmp	x0, #0x0
  40d740:	b.ne	40d750 <sqrt@plt+0xbcc0>  // b.any
  40d744:	ldr	x0, [sp, #408]
  40d748:	str	x0, [sp, #472]
  40d74c:	b	40de24 <sqrt@plt+0xc394>
  40d750:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40d754:	add	x1, x0, #0xfe0
  40d758:	mov	x0, #0x0                   	// #0
  40d75c:	bl	4017c0 <strtok@plt>
  40d760:	str	x0, [sp, #488]
  40d764:	ldr	x0, [sp, #488]
  40d768:	cmp	x0, #0x0
  40d76c:	b.ne	40d7a4 <sqrt@plt+0xbd14>  // b.any
  40d770:	add	x5, sp, #0x90
  40d774:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d778:	add	x4, x0, #0xbe8
  40d77c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d780:	add	x3, x0, #0xbe8
  40d784:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d788:	add	x2, x0, #0xbe8
  40d78c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d790:	add	x1, x0, #0x218
  40d794:	mov	x0, x5
  40d798:	bl	40aa60 <sqrt@plt+0x8fd0>
  40d79c:	mov	w19, #0x0                   	// #0
  40d7a0:	b	40df48 <sqrt@plt+0xc4b8>
  40d7a4:	add	x0, sp, #0x7c
  40d7a8:	mov	x2, x0
  40d7ac:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d7b0:	add	x1, x0, #0xd0
  40d7b4:	ldr	x0, [sp, #488]
  40d7b8:	bl	4018b0 <__isoc99_sscanf@plt>
  40d7bc:	cmp	w0, #0x1
  40d7c0:	cset	w0, ne  // ne = any
  40d7c4:	and	w0, w0, #0xff
  40d7c8:	cmp	w0, #0x0
  40d7cc:	b.eq	40d810 <sqrt@plt+0xbd80>  // b.none
  40d7d0:	add	x0, sp, #0xf0
  40d7d4:	ldr	x1, [sp, #488]
  40d7d8:	bl	409e00 <sqrt@plt+0x8370>
  40d7dc:	add	x1, sp, #0xf0
  40d7e0:	add	x5, sp, #0x90
  40d7e4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d7e8:	add	x4, x0, #0xbe8
  40d7ec:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d7f0:	add	x3, x0, #0xbe8
  40d7f4:	mov	x2, x1
  40d7f8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d7fc:	add	x1, x0, #0x230
  40d800:	mov	x0, x5
  40d804:	bl	40aa60 <sqrt@plt+0x8fd0>
  40d808:	mov	w19, #0x0                   	// #0
  40d80c:	b	40df48 <sqrt@plt+0xc4b8>
  40d810:	ldr	x0, [sp, #408]
  40d814:	bl	412dc8 <sqrt@plt+0x11338>
  40d818:	str	x0, [sp, #392]
  40d81c:	ldr	x0, [sp, #400]
  40d820:	bl	412dc8 <sqrt@plt+0x11338>
  40d824:	str	x0, [sp, #384]
  40d828:	ldr	w0, [sp, #124]
  40d82c:	mov	w3, w0
  40d830:	ldr	x2, [sp, #384]
  40d834:	ldr	x1, [sp, #392]
  40d838:	ldr	x0, [sp, #56]
  40d83c:	bl	40c014 <sqrt@plt+0xa584>
  40d840:	b	40d6dc <sqrt@plt+0xbc4c>
  40d844:	nop
  40d848:	b	40d6dc <sqrt@plt+0xbc4c>
  40d84c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d850:	add	x1, x0, #0x1f0
  40d854:	ldr	x0, [sp, #472]
  40d858:	bl	401950 <strcmp@plt>
  40d85c:	cmp	w0, #0x0
  40d860:	b.ne	40dde4 <sqrt@plt+0xc354>  // b.any
  40d864:	ldr	w0, [sp, #44]
  40d868:	cmp	w0, #0x0
  40d86c:	b.eq	40d878 <sqrt@plt+0xbde8>  // b.none
  40d870:	mov	w19, #0x1                   	// #1
  40d874:	b	40df48 <sqrt@plt+0xc4b8>
  40d878:	mov	w0, #0x1                   	// #1
  40d87c:	str	w0, [sp, #484]
  40d880:	str	xzr, [sp, #464]
  40d884:	add	x0, sp, #0x90
  40d888:	bl	40a800 <sqrt@plt+0x8d70>
  40d88c:	cmp	w0, #0x0
  40d890:	cset	w0, eq  // eq = none
  40d894:	and	w0, w0, #0xff
  40d898:	cmp	w0, #0x0
  40d89c:	b.eq	40d8a8 <sqrt@plt+0xbe18>  // b.none
  40d8a0:	str	xzr, [sp, #472]
  40d8a4:	b	40dda4 <sqrt@plt+0xc314>
  40d8a8:	ldr	x2, [sp, #176]
  40d8ac:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40d8b0:	add	x1, x0, #0xfe0
  40d8b4:	mov	x0, x2
  40d8b8:	bl	4017c0 <strtok@plt>
  40d8bc:	str	x0, [sp, #440]
  40d8c0:	ldr	x0, [sp, #440]
  40d8c4:	cmp	x0, #0x0
  40d8c8:	b.eq	40dd9c <sqrt@plt+0xc30c>  // b.none
  40d8cc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40d8d0:	add	x1, x0, #0xfe0
  40d8d4:	mov	x0, #0x0                   	// #0
  40d8d8:	bl	4017c0 <strtok@plt>
  40d8dc:	str	x0, [sp, #488]
  40d8e0:	ldr	x0, [sp, #488]
  40d8e4:	cmp	x0, #0x0
  40d8e8:	b.ne	40d8f8 <sqrt@plt+0xbe68>  // b.any
  40d8ec:	ldr	x0, [sp, #440]
  40d8f0:	str	x0, [sp, #472]
  40d8f4:	b	40dda4 <sqrt@plt+0xc314>
  40d8f8:	ldr	x0, [sp, #488]
  40d8fc:	ldrb	w0, [x0]
  40d900:	cmp	w0, #0x22
  40d904:	b.ne	40d9b4 <sqrt@plt+0xbf24>  // b.any
  40d908:	ldr	x0, [sp, #464]
  40d90c:	cmp	x0, #0x0
  40d910:	b.ne	40d948 <sqrt@plt+0xbeb8>  // b.any
  40d914:	add	x5, sp, #0x90
  40d918:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d91c:	add	x4, x0, #0xbe8
  40d920:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d924:	add	x3, x0, #0xbe8
  40d928:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d92c:	add	x2, x0, #0xbe8
  40d930:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d934:	add	x1, x0, #0x248
  40d938:	mov	x0, x5
  40d93c:	bl	40aa60 <sqrt@plt+0x8fd0>
  40d940:	mov	w19, #0x0                   	// #0
  40d944:	b	40df48 <sqrt@plt+0xc4b8>
  40d948:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d94c:	add	x1, x0, #0x270
  40d950:	ldr	x0, [sp, #440]
  40d954:	bl	401950 <strcmp@plt>
  40d958:	cmp	w0, #0x0
  40d95c:	b.ne	40d994 <sqrt@plt+0xbf04>  // b.any
  40d960:	add	x5, sp, #0x90
  40d964:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d968:	add	x4, x0, #0xbe8
  40d96c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d970:	add	x3, x0, #0xbe8
  40d974:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40d978:	add	x2, x0, #0xbe8
  40d97c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40d980:	add	x1, x0, #0x278
  40d984:	mov	x0, x5
  40d988:	bl	40aa60 <sqrt@plt+0x8fd0>
  40d98c:	mov	w19, #0x0                   	// #0
  40d990:	b	40df48 <sqrt@plt+0xc4b8>
  40d994:	ldr	x0, [sp, #440]
  40d998:	bl	412dc8 <sqrt@plt+0x11338>
  40d99c:	str	x0, [sp, #416]
  40d9a0:	ldr	x2, [sp, #464]
  40d9a4:	ldr	x1, [sp, #416]
  40d9a8:	ldr	x0, [sp, #56]
  40d9ac:	bl	40cb24 <sqrt@plt+0xb094>
  40d9b0:	b	40dda0 <sqrt@plt+0xc310>
  40d9b4:	str	wzr, [sp, #84]
  40d9b8:	str	wzr, [sp, #88]
  40d9bc:	str	wzr, [sp, #92]
  40d9c0:	str	wzr, [sp, #96]
  40d9c4:	str	wzr, [sp, #100]
  40d9c8:	add	x0, sp, #0x48
  40d9cc:	add	x5, x0, #0x1c
  40d9d0:	add	x0, sp, #0x48
  40d9d4:	add	x4, x0, #0x14
  40d9d8:	add	x0, sp, #0x48
  40d9dc:	add	x3, x0, #0x18
  40d9e0:	add	x0, sp, #0x48
  40d9e4:	add	x2, x0, #0x10
  40d9e8:	add	x0, sp, #0x48
  40d9ec:	add	x1, x0, #0xc
  40d9f0:	add	x0, sp, #0x48
  40d9f4:	add	x0, x0, #0x8
  40d9f8:	mov	x7, x5
  40d9fc:	mov	x6, x4
  40da00:	mov	x5, x3
  40da04:	mov	x4, x2
  40da08:	mov	x3, x1
  40da0c:	mov	x2, x0
  40da10:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40da14:	add	x1, x0, #0x2a0
  40da18:	ldr	x0, [sp, #488]
  40da1c:	bl	4018b0 <__isoc99_sscanf@plt>
  40da20:	str	w0, [sp, #436]
  40da24:	ldr	w0, [sp, #436]
  40da28:	cmp	w0, #0x0
  40da2c:	b.gt	40da70 <sqrt@plt+0xbfe0>
  40da30:	add	x0, sp, #0x100
  40da34:	ldr	x1, [sp, #440]
  40da38:	bl	409e00 <sqrt@plt+0x8370>
  40da3c:	add	x1, sp, #0x100
  40da40:	add	x5, sp, #0x90
  40da44:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40da48:	add	x4, x0, #0xbe8
  40da4c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40da50:	add	x3, x0, #0xbe8
  40da54:	mov	x2, x1
  40da58:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40da5c:	add	x1, x0, #0x2b8
  40da60:	mov	x0, x5
  40da64:	bl	40aa60 <sqrt@plt+0x8fd0>
  40da68:	mov	w19, #0x0                   	// #0
  40da6c:	b	40df48 <sqrt@plt+0xc4b8>
  40da70:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40da74:	add	x1, x0, #0xfe0
  40da78:	mov	x0, #0x0                   	// #0
  40da7c:	bl	4017c0 <strtok@plt>
  40da80:	str	x0, [sp, #488]
  40da84:	ldr	x0, [sp, #488]
  40da88:	cmp	x0, #0x0
  40da8c:	b.ne	40dad0 <sqrt@plt+0xc040>  // b.any
  40da90:	add	x0, sp, #0x110
  40da94:	ldr	x1, [sp, #440]
  40da98:	bl	409e00 <sqrt@plt+0x8370>
  40da9c:	add	x1, sp, #0x110
  40daa0:	add	x5, sp, #0x90
  40daa4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40daa8:	add	x4, x0, #0xbe8
  40daac:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40dab0:	add	x3, x0, #0xbe8
  40dab4:	mov	x2, x1
  40dab8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40dabc:	add	x1, x0, #0x2d0
  40dac0:	mov	x0, x5
  40dac4:	bl	40aa60 <sqrt@plt+0x8fd0>
  40dac8:	mov	w19, #0x0                   	// #0
  40dacc:	b	40df48 <sqrt@plt+0xc4b8>
  40dad0:	add	x0, sp, #0x78
  40dad4:	mov	x2, x0
  40dad8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40dadc:	add	x1, x0, #0xd0
  40dae0:	ldr	x0, [sp, #488]
  40dae4:	bl	4018b0 <__isoc99_sscanf@plt>
  40dae8:	cmp	w0, #0x1
  40daec:	cset	w0, ne  // ne = any
  40daf0:	and	w0, w0, #0xff
  40daf4:	cmp	w0, #0x0
  40daf8:	b.eq	40db3c <sqrt@plt+0xc0ac>  // b.none
  40dafc:	add	x0, sp, #0x120
  40db00:	ldr	x1, [sp, #440]
  40db04:	bl	409e00 <sqrt@plt+0x8370>
  40db08:	add	x1, sp, #0x120
  40db0c:	add	x5, sp, #0x90
  40db10:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40db14:	add	x4, x0, #0xbe8
  40db18:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40db1c:	add	x3, x0, #0xbe8
  40db20:	mov	x2, x1
  40db24:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40db28:	add	x1, x0, #0x2f0
  40db2c:	mov	x0, x5
  40db30:	bl	40aa60 <sqrt@plt+0x8fd0>
  40db34:	mov	w19, #0x0                   	// #0
  40db38:	b	40df48 <sqrt@plt+0xc4b8>
  40db3c:	ldr	w0, [sp, #120]
  40db40:	cmp	w0, #0x0
  40db44:	b.lt	40db54 <sqrt@plt+0xc0c4>  // b.tstop
  40db48:	ldr	w0, [sp, #120]
  40db4c:	cmp	w0, #0xff
  40db50:	b.le	40db94 <sqrt@plt+0xc104>
  40db54:	ldr	w1, [sp, #120]
  40db58:	add	x0, sp, #0x130
  40db5c:	bl	409e64 <sqrt@plt+0x83d4>
  40db60:	add	x1, sp, #0x130
  40db64:	add	x5, sp, #0x90
  40db68:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40db6c:	add	x4, x0, #0xbe8
  40db70:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40db74:	add	x3, x0, #0xbe8
  40db78:	mov	x2, x1
  40db7c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40db80:	add	x1, x0, #0x310
  40db84:	mov	x0, x5
  40db88:	bl	40aa60 <sqrt@plt+0x8fd0>
  40db8c:	mov	w19, #0x0                   	// #0
  40db90:	b	40df48 <sqrt@plt+0xc4b8>
  40db94:	ldr	w0, [sp, #120]
  40db98:	and	w0, w0, #0xff
  40db9c:	strb	w0, [sp, #72]
  40dba0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40dba4:	add	x1, x0, #0xfe0
  40dba8:	mov	x0, #0x0                   	// #0
  40dbac:	bl	4017c0 <strtok@plt>
  40dbb0:	str	x0, [sp, #488]
  40dbb4:	ldr	x0, [sp, #488]
  40dbb8:	cmp	x0, #0x0
  40dbbc:	b.ne	40dc00 <sqrt@plt+0xc170>  // b.any
  40dbc0:	add	x0, sp, #0x140
  40dbc4:	ldr	x1, [sp, #440]
  40dbc8:	bl	409e00 <sqrt@plt+0x8370>
  40dbcc:	add	x1, sp, #0x140
  40dbd0:	add	x5, sp, #0x90
  40dbd4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40dbd8:	add	x4, x0, #0xbe8
  40dbdc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40dbe0:	add	x3, x0, #0xbe8
  40dbe4:	mov	x2, x1
  40dbe8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40dbec:	add	x1, x0, #0x338
  40dbf0:	mov	x0, x5
  40dbf4:	bl	40aa60 <sqrt@plt+0x8fd0>
  40dbf8:	mov	w19, #0x0                   	// #0
  40dbfc:	b	40df48 <sqrt@plt+0xc4b8>
  40dc00:	add	x0, sp, #0x70
  40dc04:	mov	w2, #0x0                   	// #0
  40dc08:	mov	x1, x0
  40dc0c:	ldr	x0, [sp, #488]
  40dc10:	bl	401770 <strtol@plt>
  40dc14:	str	w0, [sp, #76]
  40dc18:	ldr	w0, [sp, #76]
  40dc1c:	cmp	w0, #0x0
  40dc20:	b.ne	40dc80 <sqrt@plt+0xc1f0>  // b.any
  40dc24:	ldr	x0, [sp, #112]
  40dc28:	ldr	x1, [sp, #488]
  40dc2c:	cmp	x1, x0
  40dc30:	b.ne	40dc80 <sqrt@plt+0xc1f0>  // b.any
  40dc34:	add	x0, sp, #0x150
  40dc38:	ldr	x1, [sp, #488]
  40dc3c:	bl	409e00 <sqrt@plt+0x8370>
  40dc40:	add	x0, sp, #0x160
  40dc44:	ldr	x1, [sp, #440]
  40dc48:	bl	409e00 <sqrt@plt+0x8370>
  40dc4c:	add	x2, sp, #0x160
  40dc50:	add	x1, sp, #0x150
  40dc54:	add	x5, sp, #0x90
  40dc58:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40dc5c:	add	x4, x0, #0xbe8
  40dc60:	mov	x3, x2
  40dc64:	mov	x2, x1
  40dc68:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40dc6c:	add	x1, x0, #0x350
  40dc70:	mov	x0, x5
  40dc74:	bl	40aa60 <sqrt@plt+0x8fd0>
  40dc78:	mov	w19, #0x0                   	// #0
  40dc7c:	b	40df48 <sqrt@plt+0xc4b8>
  40dc80:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40dc84:	add	x0, x0, #0xc38
  40dc88:	ldr	w0, [x0]
  40dc8c:	cmp	w0, #0x0
  40dc90:	b.eq	40dcbc <sqrt@plt+0xc22c>  // b.none
  40dc94:	ldr	w0, [sp, #76]
  40dc98:	bl	401920 <wcwidth@plt>
  40dc9c:	str	w0, [sp, #432]
  40dca0:	ldr	w0, [sp, #432]
  40dca4:	cmp	w0, #0x1
  40dca8:	b.le	40dcbc <sqrt@plt+0xc22c>
  40dcac:	ldr	w1, [sp, #80]
  40dcb0:	ldr	w0, [sp, #432]
  40dcb4:	mul	w0, w1, w0
  40dcb8:	str	w0, [sp, #80]
  40dcbc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40dcc0:	add	x1, x0, #0xfe0
  40dcc4:	mov	x0, #0x0                   	// #0
  40dcc8:	bl	4017c0 <strtok@plt>
  40dccc:	str	x0, [sp, #488]
  40dcd0:	ldr	x0, [sp, #488]
  40dcd4:	cmp	x0, #0x0
  40dcd8:	b.eq	40dcf4 <sqrt@plt+0xc264>  // b.none
  40dcdc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40dce0:	add	x1, x0, #0x378
  40dce4:	ldr	x0, [sp, #488]
  40dce8:	bl	401950 <strcmp@plt>
  40dcec:	cmp	w0, #0x0
  40dcf0:	b.ne	40dcfc <sqrt@plt+0xc26c>  // b.any
  40dcf4:	str	xzr, [sp, #104]
  40dcf8:	b	40dd24 <sqrt@plt+0xc294>
  40dcfc:	ldr	x0, [sp, #488]
  40dd00:	bl	401710 <strlen@plt>
  40dd04:	add	x0, x0, #0x1
  40dd08:	bl	4016c0 <_Znam@plt>
  40dd0c:	str	x0, [sp, #424]
  40dd10:	ldr	x1, [sp, #488]
  40dd14:	ldr	x0, [sp, #424]
  40dd18:	bl	4017b0 <strcpy@plt>
  40dd1c:	ldr	x0, [sp, #424]
  40dd20:	str	x0, [sp, #104]
  40dd24:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40dd28:	add	x1, x0, #0x270
  40dd2c:	ldr	x0, [sp, #440]
  40dd30:	bl	401950 <strcmp@plt>
  40dd34:	cmp	w0, #0x0
  40dd38:	b.ne	40dd60 <sqrt@plt+0xc2d0>  // b.any
  40dd3c:	ldr	w0, [sp, #76]
  40dd40:	bl	412da4 <sqrt@plt+0x11314>
  40dd44:	str	x0, [sp, #464]
  40dd48:	add	x0, sp, #0x48
  40dd4c:	mov	x2, x0
  40dd50:	ldr	x1, [sp, #464]
  40dd54:	ldr	x0, [sp, #56]
  40dd58:	bl	40c9b4 <sqrt@plt+0xaf24>
  40dd5c:	b	40dda0 <sqrt@plt+0xc310>
  40dd60:	ldr	x0, [sp, #440]
  40dd64:	bl	412dc8 <sqrt@plt+0x11338>
  40dd68:	str	x0, [sp, #464]
  40dd6c:	add	x0, sp, #0x48
  40dd70:	mov	x2, x0
  40dd74:	ldr	x1, [sp, #464]
  40dd78:	ldr	x0, [sp, #56]
  40dd7c:	bl	40c9b4 <sqrt@plt+0xaf24>
  40dd80:	ldr	w0, [sp, #76]
  40dd84:	bl	412da4 <sqrt@plt+0x11314>
  40dd88:	ldr	x2, [sp, #464]
  40dd8c:	mov	x1, x0
  40dd90:	ldr	x0, [sp, #56]
  40dd94:	bl	40cb24 <sqrt@plt+0xb094>
  40dd98:	b	40d884 <sqrt@plt+0xbdf4>
  40dd9c:	nop
  40dda0:	b	40d884 <sqrt@plt+0xbdf4>
  40dda4:	ldr	x0, [sp, #464]
  40dda8:	cmp	x0, #0x0
  40ddac:	b.ne	40d6a4 <sqrt@plt+0xbc14>  // b.any
  40ddb0:	add	x5, sp, #0x90
  40ddb4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ddb8:	add	x4, x0, #0xbe8
  40ddbc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ddc0:	add	x3, x0, #0xbe8
  40ddc4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ddc8:	add	x2, x0, #0xbe8
  40ddcc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40ddd0:	add	x1, x0, #0x380
  40ddd4:	mov	x0, x5
  40ddd8:	bl	40aa60 <sqrt@plt+0x8fd0>
  40dddc:	mov	w19, #0x0                   	// #0
  40dde0:	b	40df48 <sqrt@plt+0xc4b8>
  40dde4:	add	x0, sp, #0x170
  40dde8:	ldr	x1, [sp, #472]
  40ddec:	bl	409e00 <sqrt@plt+0x8370>
  40ddf0:	add	x1, sp, #0x170
  40ddf4:	add	x5, sp, #0x90
  40ddf8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ddfc:	add	x4, x0, #0xbe8
  40de00:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40de04:	add	x3, x0, #0xbe8
  40de08:	mov	x2, x1
  40de0c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40de10:	add	x1, x0, #0x3a8
  40de14:	mov	x0, x5
  40de18:	bl	40aa60 <sqrt@plt+0x8fd0>
  40de1c:	mov	w19, #0x0                   	// #0
  40de20:	b	40df48 <sqrt@plt+0xc4b8>
  40de24:	b	40d6a4 <sqrt@plt+0xbc14>
  40de28:	ldr	x0, [sp, #56]
  40de2c:	bl	40c7f4 <sqrt@plt+0xad64>
  40de30:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40de34:	add	x0, x0, #0xc38
  40de38:	ldr	w0, [x0]
  40de3c:	cmp	w0, #0x0
  40de40:	b.ne	40de84 <sqrt@plt+0xc3f4>  // b.any
  40de44:	ldr	w0, [sp, #484]
  40de48:	cmp	w0, #0x0
  40de4c:	b.ne	40de84 <sqrt@plt+0xc3f4>  // b.any
  40de50:	add	x5, sp, #0x90
  40de54:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40de58:	add	x4, x0, #0xbe8
  40de5c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40de60:	add	x3, x0, #0xbe8
  40de64:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40de68:	add	x2, x0, #0xbe8
  40de6c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40de70:	add	x1, x0, #0x3f0
  40de74:	mov	x0, x5
  40de78:	bl	40aa60 <sqrt@plt+0x8fd0>
  40de7c:	mov	w19, #0x0                   	// #0
  40de80:	b	40df48 <sqrt@plt+0xc4b8>
  40de84:	ldr	x0, [sp, #56]
  40de88:	ldr	w0, [x0, #24]
  40de8c:	cmp	w0, #0x0
  40de90:	b.ne	40df44 <sqrt@plt+0xc4b4>  // b.any
  40de94:	ldr	x0, [sp, #56]
  40de98:	ldr	w0, [x0, #56]
  40de9c:	cmp	w0, #0x0
  40dea0:	b.eq	40defc <sqrt@plt+0xc46c>  // b.none
  40dea4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40dea8:	add	x0, x0, #0xc0c
  40deac:	ldr	w4, [x0]
  40deb0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40deb4:	add	x0, x0, #0xc08
  40deb8:	ldr	w5, [x0]
  40debc:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  40dec0:	add	x0, x0, #0x410
  40dec4:	ldr	w1, [x0]
  40dec8:	mov	w0, #0xd8                  	// #216
  40decc:	mul	w1, w1, w0
  40ded0:	ldr	x0, [sp, #56]
  40ded4:	ldr	w0, [x0, #56]
  40ded8:	mov	w3, w0
  40dedc:	mov	w2, w1
  40dee0:	mov	w1, w5
  40dee4:	mov	w0, w4
  40dee8:	bl	40b1e4 <sqrt@plt+0x9754>
  40deec:	mov	w1, w0
  40def0:	ldr	x0, [sp, #56]
  40def4:	str	w1, [x0, #24]
  40def8:	b	40df44 <sqrt@plt+0xc4b4>
  40defc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40df00:	add	x0, x0, #0xc0c
  40df04:	ldr	w3, [x0]
  40df08:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40df0c:	add	x0, x0, #0xc08
  40df10:	ldr	w4, [x0]
  40df14:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  40df18:	add	x0, x0, #0x410
  40df1c:	ldr	w1, [x0]
  40df20:	mov	w0, #0xd8                  	// #216
  40df24:	mul	w0, w1, w0
  40df28:	mov	w2, w0
  40df2c:	mov	w1, w4
  40df30:	mov	w0, w3
  40df34:	bl	40b078 <sqrt@plt+0x95e8>
  40df38:	mov	w1, w0
  40df3c:	ldr	x0, [sp, #56]
  40df40:	str	w1, [x0, #24]
  40df44:	mov	w19, #0x1                   	// #1
  40df48:	add	x0, sp, #0x90
  40df4c:	bl	40a7a4 <sqrt@plt+0x8d14>
  40df50:	mov	w0, w19
  40df54:	b	40df6c <sqrt@plt+0xc4dc>
  40df58:	mov	x19, x0
  40df5c:	add	x0, sp, #0x90
  40df60:	bl	40a7a4 <sqrt@plt+0x8d14>
  40df64:	mov	x0, x19
  40df68:	bl	401a20 <_Unwind_Resume@plt>
  40df6c:	ldr	x19, [sp, #16]
  40df70:	ldp	x29, x30, [sp], #496
  40df74:	ret
  40df78:	stp	x29, x30, [sp, #-304]!
  40df7c:	mov	x29, sp
  40df80:	str	x19, [sp, #16]
  40df84:	str	wzr, [sp, #116]
  40df88:	add	x0, sp, #0x68
  40df8c:	mov	x1, x0
  40df90:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40df94:	add	x0, x0, #0x68
  40df98:	bl	40f158 <sqrt@plt+0xd6c8>
  40df9c:	str	x0, [sp, #248]
  40dfa0:	ldr	x0, [sp, #248]
  40dfa4:	cmp	x0, #0x0
  40dfa8:	cset	w0, eq  // eq = none
  40dfac:	and	w0, w0, #0xff
  40dfb0:	cmp	w0, #0x0
  40dfb4:	b.eq	40dfe4 <sqrt@plt+0xc554>  // b.none
  40dfb8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40dfbc:	add	x3, x0, #0xbe8
  40dfc0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40dfc4:	add	x2, x0, #0xbe8
  40dfc8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40dfcc:	add	x1, x0, #0xbe8
  40dfd0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40dfd4:	add	x0, x0, #0x488
  40dfd8:	bl	40a590 <sqrt@plt+0x8b00>
  40dfdc:	mov	w19, #0x0                   	// #0
  40dfe0:	b	40eec8 <sqrt@plt+0xd438>
  40dfe4:	ldr	x1, [sp, #104]
  40dfe8:	add	x0, sp, #0x40
  40dfec:	mov	x2, x1
  40dff0:	ldr	x1, [sp, #248]
  40dff4:	bl	40a744 <sqrt@plt+0x8cb4>
  40dff8:	mov	w0, #0x1                   	// #1
  40dffc:	str	w0, [sp, #88]
  40e000:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e004:	add	x0, x0, #0xc08
  40e008:	str	wzr, [x0]
  40e00c:	add	x0, sp, #0x40
  40e010:	bl	40a800 <sqrt@plt+0x8d70>
  40e014:	cmp	w0, #0x0
  40e018:	cset	w0, ne  // ne = any
  40e01c:	and	w0, w0, #0xff
  40e020:	cmp	w0, #0x0
  40e024:	b.eq	40ecc4 <sqrt@plt+0xd234>  // b.none
  40e028:	ldr	x2, [sp, #96]
  40e02c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40e030:	add	x1, x0, #0xfe0
  40e034:	mov	x0, x2
  40e038:	bl	4017c0 <strtok@plt>
  40e03c:	str	x0, [sp, #296]
  40e040:	str	wzr, [sp, #292]
  40e044:	str	wzr, [sp, #288]
  40e048:	ldr	w0, [sp, #292]
  40e04c:	cmp	w0, #0x0
  40e050:	b.ne	40e0a0 <sqrt@plt+0xc610>  // b.any
  40e054:	ldr	w0, [sp, #288]
  40e058:	cmp	w0, #0x9
  40e05c:	b.hi	40e0a0 <sqrt@plt+0xc610>  // b.pmore
  40e060:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  40e064:	add	x1, x0, #0x368
  40e068:	ldr	w0, [sp, #288]
  40e06c:	lsl	x0, x0, #4
  40e070:	add	x0, x1, x0
  40e074:	ldr	x0, [x0]
  40e078:	ldr	x1, [sp, #296]
  40e07c:	bl	401950 <strcmp@plt>
  40e080:	cmp	w0, #0x0
  40e084:	b.ne	40e090 <sqrt@plt+0xc600>  // b.any
  40e088:	mov	w0, #0x1                   	// #1
  40e08c:	str	w0, [sp, #292]
  40e090:	ldr	w0, [sp, #288]
  40e094:	add	w0, w0, #0x1
  40e098:	str	w0, [sp, #288]
  40e09c:	b	40e048 <sqrt@plt+0xc5b8>
  40e0a0:	ldr	w0, [sp, #292]
  40e0a4:	cmp	w0, #0x0
  40e0a8:	b.eq	40e198 <sqrt@plt+0xc708>  // b.none
  40e0ac:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40e0b0:	add	x1, x0, #0xfe0
  40e0b4:	mov	x0, #0x0                   	// #0
  40e0b8:	bl	4017c0 <strtok@plt>
  40e0bc:	str	x0, [sp, #192]
  40e0c0:	ldr	x0, [sp, #192]
  40e0c4:	cmp	x0, #0x0
  40e0c8:	b.ne	40e10c <sqrt@plt+0xc67c>  // b.any
  40e0cc:	add	x0, sp, #0x78
  40e0d0:	ldr	x1, [sp, #296]
  40e0d4:	bl	409e00 <sqrt@plt+0x8370>
  40e0d8:	add	x1, sp, #0x78
  40e0dc:	add	x5, sp, #0x40
  40e0e0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e0e4:	add	x4, x0, #0xbe8
  40e0e8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e0ec:	add	x3, x0, #0xbe8
  40e0f0:	mov	x2, x1
  40e0f4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40e0f8:	add	x1, x0, #0x4a0
  40e0fc:	mov	x0, x5
  40e100:	bl	40aa60 <sqrt@plt+0x8fd0>
  40e104:	mov	w19, #0x0                   	// #0
  40e108:	b	40eec0 <sqrt@plt+0xd430>
  40e10c:	ldr	w0, [sp, #288]
  40e110:	sub	w2, w0, #0x1
  40e114:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  40e118:	add	x1, x0, #0x368
  40e11c:	mov	w0, w2
  40e120:	lsl	x0, x0, #4
  40e124:	add	x0, x1, x0
  40e128:	ldr	x0, [x0, #8]
  40e12c:	str	x0, [sp, #184]
  40e130:	ldr	x2, [sp, #184]
  40e134:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40e138:	add	x1, x0, #0xd0
  40e13c:	ldr	x0, [sp, #192]
  40e140:	bl	4018b0 <__isoc99_sscanf@plt>
  40e144:	cmp	w0, #0x1
  40e148:	cset	w0, ne  // ne = any
  40e14c:	and	w0, w0, #0xff
  40e150:	cmp	w0, #0x0
  40e154:	b.eq	40e00c <sqrt@plt+0xc57c>  // b.none
  40e158:	add	x0, sp, #0x88
  40e15c:	ldr	x1, [sp, #192]
  40e160:	bl	409e00 <sqrt@plt+0x8370>
  40e164:	add	x1, sp, #0x88
  40e168:	add	x5, sp, #0x40
  40e16c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e170:	add	x4, x0, #0xbe8
  40e174:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e178:	add	x3, x0, #0xbe8
  40e17c:	mov	x2, x1
  40e180:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40e184:	add	x1, x0, #0x4c0
  40e188:	mov	x0, x5
  40e18c:	bl	40aa60 <sqrt@plt+0x8fd0>
  40e190:	mov	w19, #0x0                   	// #0
  40e194:	b	40eec0 <sqrt@plt+0xd430>
  40e198:	ldr	x1, [sp, #296]
  40e19c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40e1a0:	add	x0, x0, #0x4d0
  40e1a4:	bl	401950 <strcmp@plt>
  40e1a8:	cmp	w0, #0x0
  40e1ac:	b.ne	40e238 <sqrt@plt+0xc7a8>  // b.any
  40e1b0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40e1b4:	add	x1, x0, #0xfe0
  40e1b8:	mov	x0, #0x0                   	// #0
  40e1bc:	bl	4017c0 <strtok@plt>
  40e1c0:	str	x0, [sp, #296]
  40e1c4:	ldr	x0, [sp, #296]
  40e1c8:	cmp	x0, #0x0
  40e1cc:	b.ne	40e204 <sqrt@plt+0xc774>  // b.any
  40e1d0:	add	x5, sp, #0x40
  40e1d4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e1d8:	add	x4, x0, #0xbe8
  40e1dc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e1e0:	add	x3, x0, #0xbe8
  40e1e4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e1e8:	add	x2, x0, #0xbe8
  40e1ec:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40e1f0:	add	x1, x0, #0x4d8
  40e1f4:	mov	x0, x5
  40e1f8:	bl	40aa60 <sqrt@plt+0x8fd0>
  40e1fc:	mov	w19, #0x0                   	// #0
  40e200:	b	40eec0 <sqrt@plt+0xd430>
  40e204:	ldr	x0, [sp, #296]
  40e208:	bl	401710 <strlen@plt>
  40e20c:	add	x0, x0, #0x1
  40e210:	bl	4016c0 <_Znam@plt>
  40e214:	str	x0, [sp, #200]
  40e218:	ldr	x1, [sp, #296]
  40e21c:	ldr	x0, [sp, #200]
  40e220:	bl	4017b0 <strcpy@plt>
  40e224:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e228:	add	x0, x0, #0xc58
  40e22c:	ldr	x1, [sp, #200]
  40e230:	str	x1, [x0]
  40e234:	b	40e00c <sqrt@plt+0xc57c>
  40e238:	ldr	x1, [sp, #296]
  40e23c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40e240:	add	x0, x0, #0x500
  40e244:	bl	401950 <strcmp@plt>
  40e248:	cmp	w0, #0x0
  40e24c:	b.ne	40e490 <sqrt@plt+0xca00>  // b.any
  40e250:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40e254:	add	x1, x0, #0xfe0
  40e258:	mov	x0, #0x0                   	// #0
  40e25c:	bl	4017c0 <strtok@plt>
  40e260:	str	x0, [sp, #296]
  40e264:	ldr	x0, [sp, #296]
  40e268:	cmp	x0, #0x0
  40e26c:	b.eq	40e29c <sqrt@plt+0xc80c>  // b.none
  40e270:	add	x0, sp, #0x74
  40e274:	mov	x2, x0
  40e278:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40e27c:	add	x1, x0, #0xd0
  40e280:	ldr	x0, [sp, #296]
  40e284:	bl	4018b0 <__isoc99_sscanf@plt>
  40e288:	cmp	w0, #0x1
  40e28c:	b.ne	40e29c <sqrt@plt+0xc80c>  // b.any
  40e290:	ldr	w0, [sp, #116]
  40e294:	cmp	w0, #0x0
  40e298:	b.gt	40e2a4 <sqrt@plt+0xc814>
  40e29c:	mov	w0, #0x1                   	// #1
  40e2a0:	b	40e2a8 <sqrt@plt+0xc818>
  40e2a4:	mov	w0, #0x0                   	// #0
  40e2a8:	cmp	w0, #0x0
  40e2ac:	b.eq	40e2f0 <sqrt@plt+0xc860>  // b.none
  40e2b0:	add	x0, sp, #0x98
  40e2b4:	ldr	x1, [sp, #296]
  40e2b8:	bl	409e00 <sqrt@plt+0x8370>
  40e2bc:	add	x1, sp, #0x98
  40e2c0:	add	x5, sp, #0x40
  40e2c4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e2c8:	add	x4, x0, #0xbe8
  40e2cc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e2d0:	add	x3, x0, #0xbe8
  40e2d4:	mov	x2, x1
  40e2d8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40e2dc:	add	x1, x0, #0x508
  40e2e0:	mov	x0, x5
  40e2e4:	bl	40aa60 <sqrt@plt+0x8fd0>
  40e2e8:	mov	w19, #0x0                   	// #0
  40e2ec:	b	40eec0 <sqrt@plt+0xd430>
  40e2f0:	ldr	w0, [sp, #116]
  40e2f4:	add	w0, w0, #0x1
  40e2f8:	sxtw	x0, w0
  40e2fc:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40e300:	cmp	x0, x1
  40e304:	b.hi	40e314 <sqrt@plt+0xc884>  // b.pmore
  40e308:	lsl	x0, x0, #3
  40e30c:	bl	4016c0 <_Znam@plt>
  40e310:	b	40e318 <sqrt@plt+0xc888>
  40e314:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  40e318:	mov	x1, x0
  40e31c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e320:	add	x0, x0, #0xc48
  40e324:	str	x1, [x0]
  40e328:	str	wzr, [sp, #284]
  40e32c:	ldr	w0, [sp, #116]
  40e330:	ldr	w1, [sp, #284]
  40e334:	cmp	w1, w0
  40e338:	b.ge	40e418 <sqrt@plt+0xc988>  // b.tcont
  40e33c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40e340:	add	x1, x0, #0xfe0
  40e344:	mov	x0, #0x0                   	// #0
  40e348:	bl	4017c0 <strtok@plt>
  40e34c:	str	x0, [sp, #296]
  40e350:	ldr	x0, [sp, #296]
  40e354:	cmp	x0, #0x0
  40e358:	b.ne	40e3c8 <sqrt@plt+0xc938>  // b.any
  40e35c:	add	x0, sp, #0x40
  40e360:	bl	40a800 <sqrt@plt+0x8d70>
  40e364:	cmp	w0, #0x0
  40e368:	cset	w0, eq  // eq = none
  40e36c:	and	w0, w0, #0xff
  40e370:	cmp	w0, #0x0
  40e374:	b.eq	40e3ac <sqrt@plt+0xc91c>  // b.none
  40e378:	add	x5, sp, #0x40
  40e37c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e380:	add	x4, x0, #0xbe8
  40e384:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e388:	add	x3, x0, #0xbe8
  40e38c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e390:	add	x2, x0, #0xbe8
  40e394:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40e398:	add	x1, x0, #0x528
  40e39c:	mov	x0, x5
  40e3a0:	bl	40aa60 <sqrt@plt+0x8fd0>
  40e3a4:	mov	w19, #0x0                   	// #0
  40e3a8:	b	40eec0 <sqrt@plt+0xd430>
  40e3ac:	ldr	x2, [sp, #96]
  40e3b0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40e3b4:	add	x1, x0, #0xfe0
  40e3b8:	mov	x0, x2
  40e3bc:	bl	4017c0 <strtok@plt>
  40e3c0:	str	x0, [sp, #296]
  40e3c4:	b	40e350 <sqrt@plt+0xc8c0>
  40e3c8:	ldr	x0, [sp, #296]
  40e3cc:	bl	401710 <strlen@plt>
  40e3d0:	add	x0, x0, #0x1
  40e3d4:	bl	4016c0 <_Znam@plt>
  40e3d8:	str	x0, [sp, #208]
  40e3dc:	ldr	x1, [sp, #296]
  40e3e0:	ldr	x0, [sp, #208]
  40e3e4:	bl	4017b0 <strcpy@plt>
  40e3e8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e3ec:	add	x0, x0, #0xc48
  40e3f0:	ldr	x1, [x0]
  40e3f4:	ldrsw	x0, [sp, #284]
  40e3f8:	lsl	x0, x0, #3
  40e3fc:	add	x0, x1, x0
  40e400:	ldr	x1, [sp, #208]
  40e404:	str	x1, [x0]
  40e408:	ldr	w0, [sp, #284]
  40e40c:	add	w0, w0, #0x1
  40e410:	str	w0, [sp, #284]
  40e414:	b	40e32c <sqrt@plt+0xc89c>
  40e418:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40e41c:	add	x1, x0, #0xfe0
  40e420:	mov	x0, #0x0                   	// #0
  40e424:	bl	4017c0 <strtok@plt>
  40e428:	str	x0, [sp, #296]
  40e42c:	ldr	x0, [sp, #296]
  40e430:	cmp	x0, #0x0
  40e434:	b.eq	40e46c <sqrt@plt+0xc9dc>  // b.none
  40e438:	add	x5, sp, #0x40
  40e43c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e440:	add	x4, x0, #0xbe8
  40e444:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e448:	add	x3, x0, #0xbe8
  40e44c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e450:	add	x2, x0, #0xbe8
  40e454:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40e458:	add	x1, x0, #0x550
  40e45c:	mov	x0, x5
  40e460:	bl	40aa60 <sqrt@plt+0x8fd0>
  40e464:	mov	w19, #0x0                   	// #0
  40e468:	b	40eec0 <sqrt@plt+0xd430>
  40e46c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e470:	add	x0, x0, #0xc48
  40e474:	ldr	x1, [x0]
  40e478:	ldr	w0, [sp, #116]
  40e47c:	sxtw	x0, w0
  40e480:	lsl	x0, x0, #3
  40e484:	add	x0, x1, x0
  40e488:	str	xzr, [x0]
  40e48c:	b	40e00c <sqrt@plt+0xc57c>
  40e490:	ldr	x1, [sp, #296]
  40e494:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40e498:	add	x0, x0, #0x580
  40e49c:	bl	401950 <strcmp@plt>
  40e4a0:	cmp	w0, #0x0
  40e4a4:	b.ne	40e604 <sqrt@plt+0xcb74>  // b.any
  40e4a8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40e4ac:	add	x1, x0, #0xfe0
  40e4b0:	mov	x0, #0x0                   	// #0
  40e4b4:	bl	4017c0 <strtok@plt>
  40e4b8:	str	x0, [sp, #296]
  40e4bc:	ldr	x0, [sp, #296]
  40e4c0:	cmp	x0, #0x0
  40e4c4:	b.ne	40e4fc <sqrt@plt+0xca6c>  // b.any
  40e4c8:	add	x5, sp, #0x40
  40e4cc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e4d0:	add	x4, x0, #0xbe8
  40e4d4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e4d8:	add	x3, x0, #0xbe8
  40e4dc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e4e0:	add	x2, x0, #0xbe8
  40e4e4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40e4e8:	add	x1, x0, #0x590
  40e4ec:	mov	x0, x5
  40e4f0:	bl	40aa60 <sqrt@plt+0x8fd0>
  40e4f4:	mov	w19, #0x0                   	// #0
  40e4f8:	b	40eec0 <sqrt@plt+0xd430>
  40e4fc:	str	wzr, [sp, #280]
  40e500:	ldr	x0, [sp, #296]
  40e504:	cmp	x0, #0x0
  40e508:	b.eq	40e5c4 <sqrt@plt+0xcb34>  // b.none
  40e50c:	add	x1, sp, #0x38
  40e510:	add	x0, sp, #0x30
  40e514:	mov	x3, x1
  40e518:	mov	x2, x0
  40e51c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e520:	add	x1, x0, #0xc18
  40e524:	ldr	x0, [sp, #296]
  40e528:	bl	40cd7c <sqrt@plt+0xb2ec>
  40e52c:	cmp	w0, #0x0
  40e530:	cset	w0, ne  // ne = any
  40e534:	and	w0, w0, #0xff
  40e538:	cmp	w0, #0x0
  40e53c:	b.eq	40e5ac <sqrt@plt+0xcb1c>  // b.none
  40e540:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e544:	add	x0, x0, #0xc08
  40e548:	ldr	w0, [x0]
  40e54c:	scvtf	d1, w0
  40e550:	ldr	d0, [sp, #56]
  40e554:	fmul	d1, d1, d0
  40e558:	fmov	d0, #5.000000000000000000e-01
  40e55c:	fadd	d0, d1, d0
  40e560:	fcvtzs	w1, d0
  40e564:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e568:	add	x0, x0, #0xc10
  40e56c:	str	w1, [x0]
  40e570:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e574:	add	x0, x0, #0xc08
  40e578:	ldr	w0, [x0]
  40e57c:	scvtf	d1, w0
  40e580:	ldr	d0, [sp, #48]
  40e584:	fmul	d1, d1, d0
  40e588:	fmov	d0, #5.000000000000000000e-01
  40e58c:	fadd	d0, d1, d0
  40e590:	fcvtzs	w1, d0
  40e594:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e598:	add	x0, x0, #0xc14
  40e59c:	str	w1, [x0]
  40e5a0:	mov	w0, #0x1                   	// #1
  40e5a4:	str	w0, [sp, #280]
  40e5a8:	b	40e5c4 <sqrt@plt+0xcb34>
  40e5ac:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40e5b0:	add	x1, x0, #0xfe0
  40e5b4:	mov	x0, #0x0                   	// #0
  40e5b8:	bl	4017c0 <strtok@plt>
  40e5bc:	str	x0, [sp, #296]
  40e5c0:	b	40e500 <sqrt@plt+0xca70>
  40e5c4:	ldr	w0, [sp, #280]
  40e5c8:	cmp	w0, #0x0
  40e5cc:	b.ne	40e00c <sqrt@plt+0xc57c>  // b.any
  40e5d0:	add	x5, sp, #0x40
  40e5d4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e5d8:	add	x4, x0, #0xbe8
  40e5dc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e5e0:	add	x3, x0, #0xbe8
  40e5e4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e5e8:	add	x2, x0, #0xbe8
  40e5ec:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40e5f0:	add	x1, x0, #0x5b8
  40e5f4:	mov	x0, x5
  40e5f8:	bl	40aa60 <sqrt@plt+0x8fd0>
  40e5fc:	mov	w19, #0x0                   	// #0
  40e600:	b	40eec0 <sqrt@plt+0xd430>
  40e604:	ldr	x1, [sp, #296]
  40e608:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40e60c:	add	x0, x0, #0x5c8
  40e610:	bl	401950 <strcmp@plt>
  40e614:	cmp	w0, #0x0
  40e618:	b.ne	40e630 <sqrt@plt+0xcba0>  // b.any
  40e61c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e620:	add	x0, x0, #0xc30
  40e624:	mov	w1, #0x1                   	// #1
  40e628:	str	w1, [x0]
  40e62c:	b	40e00c <sqrt@plt+0xc57c>
  40e630:	ldr	x1, [sp, #296]
  40e634:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40e638:	add	x0, x0, #0x5e0
  40e63c:	bl	401950 <strcmp@plt>
  40e640:	cmp	w0, #0x0
  40e644:	b.ne	40e65c <sqrt@plt+0xcbcc>  // b.any
  40e648:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e64c:	add	x0, x0, #0xc2c
  40e650:	mov	w1, #0x1                   	// #1
  40e654:	str	w1, [x0]
  40e658:	b	40e00c <sqrt@plt+0xc57c>
  40e65c:	ldr	x1, [sp, #296]
  40e660:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40e664:	add	x0, x0, #0x5f0
  40e668:	bl	401950 <strcmp@plt>
  40e66c:	cmp	w0, #0x0
  40e670:	b.ne	40e924 <sqrt@plt+0xce94>  // b.any
  40e674:	mov	w0, #0x10                  	// #16
  40e678:	str	w0, [sp, #276]
  40e67c:	ldrsw	x0, [sp, #276]
  40e680:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40e684:	cmp	x0, x1
  40e688:	b.hi	40e698 <sqrt@plt+0xcc08>  // b.pmore
  40e68c:	lsl	x0, x0, #2
  40e690:	bl	4016c0 <_Znam@plt>
  40e694:	b	40e69c <sqrt@plt+0xcc0c>
  40e698:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  40e69c:	mov	x1, x0
  40e6a0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e6a4:	add	x0, x0, #0xc50
  40e6a8:	str	x1, [x0]
  40e6ac:	str	wzr, [sp, #272]
  40e6b0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40e6b4:	add	x1, x0, #0xfe0
  40e6b8:	mov	x0, #0x0                   	// #0
  40e6bc:	bl	4017c0 <strtok@plt>
  40e6c0:	str	x0, [sp, #296]
  40e6c4:	ldr	x0, [sp, #296]
  40e6c8:	cmp	x0, #0x0
  40e6cc:	b.ne	40e73c <sqrt@plt+0xccac>  // b.any
  40e6d0:	add	x0, sp, #0x40
  40e6d4:	bl	40a800 <sqrt@plt+0x8d70>
  40e6d8:	cmp	w0, #0x0
  40e6dc:	cset	w0, eq  // eq = none
  40e6e0:	and	w0, w0, #0xff
  40e6e4:	cmp	w0, #0x0
  40e6e8:	b.eq	40e720 <sqrt@plt+0xcc90>  // b.none
  40e6ec:	add	x5, sp, #0x40
  40e6f0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e6f4:	add	x4, x0, #0xbe8
  40e6f8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e6fc:	add	x3, x0, #0xbe8
  40e700:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e704:	add	x2, x0, #0xbe8
  40e708:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40e70c:	add	x1, x0, #0x5f8
  40e710:	mov	x0, x5
  40e714:	bl	40aa60 <sqrt@plt+0x8fd0>
  40e718:	mov	w19, #0x0                   	// #0
  40e71c:	b	40eec0 <sqrt@plt+0xd430>
  40e720:	ldr	x2, [sp, #96]
  40e724:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40e728:	add	x1, x0, #0xfe0
  40e72c:	mov	x0, x2
  40e730:	bl	4017c0 <strtok@plt>
  40e734:	str	x0, [sp, #296]
  40e738:	b	40e6c4 <sqrt@plt+0xcc34>
  40e73c:	add	x1, sp, #0x28
  40e740:	add	x0, sp, #0x2c
  40e744:	mov	x3, x1
  40e748:	mov	x2, x0
  40e74c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40e750:	add	x1, x0, #0x620
  40e754:	ldr	x0, [sp, #296]
  40e758:	bl	4018b0 <__isoc99_sscanf@plt>
  40e75c:	cmp	w0, #0x1
  40e760:	b.eq	40e770 <sqrt@plt+0xcce0>  // b.none
  40e764:	cmp	w0, #0x2
  40e768:	b.eq	40e778 <sqrt@plt+0xcce8>  // b.none
  40e76c:	b	40e794 <sqrt@plt+0xcd04>
  40e770:	ldr	w0, [sp, #44]
  40e774:	str	w0, [sp, #40]
  40e778:	ldr	w1, [sp, #44]
  40e77c:	ldr	w0, [sp, #40]
  40e780:	cmp	w1, w0
  40e784:	b.gt	40e794 <sqrt@plt+0xcd04>
  40e788:	ldr	w0, [sp, #44]
  40e78c:	cmp	w0, #0x0
  40e790:	b.ge	40e7d4 <sqrt@plt+0xcd44>  // b.tcont
  40e794:	add	x0, sp, #0xa8
  40e798:	ldr	x1, [sp, #296]
  40e79c:	bl	409e00 <sqrt@plt+0x8370>
  40e7a0:	add	x1, sp, #0xa8
  40e7a4:	add	x5, sp, #0x40
  40e7a8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e7ac:	add	x4, x0, #0xbe8
  40e7b0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e7b4:	add	x3, x0, #0xbe8
  40e7b8:	mov	x2, x1
  40e7bc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40e7c0:	add	x1, x0, #0x628
  40e7c4:	mov	x0, x5
  40e7c8:	bl	40aa60 <sqrt@plt+0x8fd0>
  40e7cc:	mov	w19, #0x0                   	// #0
  40e7d0:	b	40eec0 <sqrt@plt+0xd430>
  40e7d4:	nop
  40e7d8:	ldr	w0, [sp, #272]
  40e7dc:	add	w0, w0, #0x1
  40e7e0:	ldr	w1, [sp, #276]
  40e7e4:	cmp	w1, w0
  40e7e8:	b.gt	40e878 <sqrt@plt+0xcde8>
  40e7ec:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e7f0:	add	x0, x0, #0xc50
  40e7f4:	ldr	x0, [x0]
  40e7f8:	str	x0, [sp, #216]
  40e7fc:	ldr	w0, [sp, #276]
  40e800:	lsl	w0, w0, #1
  40e804:	sxtw	x0, w0
  40e808:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40e80c:	cmp	x0, x1
  40e810:	b.hi	40e820 <sqrt@plt+0xcd90>  // b.pmore
  40e814:	lsl	x0, x0, #2
  40e818:	bl	4016c0 <_Znam@plt>
  40e81c:	b	40e824 <sqrt@plt+0xcd94>
  40e820:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  40e824:	mov	x1, x0
  40e828:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e82c:	add	x0, x0, #0xc50
  40e830:	str	x1, [x0]
  40e834:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e838:	add	x0, x0, #0xc50
  40e83c:	ldr	x3, [x0]
  40e840:	ldrsw	x0, [sp, #276]
  40e844:	lsl	x0, x0, #2
  40e848:	mov	x2, x0
  40e84c:	ldr	x1, [sp, #216]
  40e850:	mov	x0, x3
  40e854:	bl	4016e0 <memcpy@plt>
  40e858:	ldr	w0, [sp, #276]
  40e85c:	lsl	w0, w0, #1
  40e860:	str	w0, [sp, #276]
  40e864:	ldr	x0, [sp, #216]
  40e868:	cmp	x0, #0x0
  40e86c:	b.eq	40e878 <sqrt@plt+0xcde8>  // b.none
  40e870:	ldr	x0, [sp, #216]
  40e874:	bl	401900 <_ZdaPv@plt>
  40e878:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e87c:	add	x0, x0, #0xc50
  40e880:	ldr	x1, [x0]
  40e884:	ldr	w0, [sp, #272]
  40e888:	add	w2, w0, #0x1
  40e88c:	str	w2, [sp, #272]
  40e890:	sxtw	x0, w0
  40e894:	lsl	x0, x0, #2
  40e898:	add	x0, x1, x0
  40e89c:	ldr	w1, [sp, #44]
  40e8a0:	str	w1, [x0]
  40e8a4:	ldr	w0, [sp, #44]
  40e8a8:	cmp	w0, #0x0
  40e8ac:	b.ne	40e8c0 <sqrt@plt+0xce30>  // b.any
  40e8b0:	ldr	w0, [sp, #272]
  40e8b4:	cmp	w0, #0x1
  40e8b8:	b.eq	40e8f0 <sqrt@plt+0xce60>  // b.none
  40e8bc:	b	40e00c <sqrt@plt+0xc57c>
  40e8c0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e8c4:	add	x0, x0, #0xc50
  40e8c8:	ldr	x1, [x0]
  40e8cc:	ldr	w0, [sp, #272]
  40e8d0:	add	w2, w0, #0x1
  40e8d4:	str	w2, [sp, #272]
  40e8d8:	sxtw	x0, w0
  40e8dc:	lsl	x0, x0, #2
  40e8e0:	add	x0, x1, x0
  40e8e4:	ldr	w1, [sp, #40]
  40e8e8:	str	w1, [x0]
  40e8ec:	b	40e6b0 <sqrt@plt+0xcc20>
  40e8f0:	add	x5, sp, #0x40
  40e8f4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e8f8:	add	x4, x0, #0xbe8
  40e8fc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e900:	add	x3, x0, #0xbe8
  40e904:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e908:	add	x2, x0, #0xbe8
  40e90c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40e910:	add	x1, x0, #0x640
  40e914:	mov	x0, x5
  40e918:	bl	40aa60 <sqrt@plt+0x8fd0>
  40e91c:	mov	w19, #0x0                   	// #0
  40e920:	b	40eec0 <sqrt@plt+0xd430>
  40e924:	ldr	x1, [sp, #296]
  40e928:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40e92c:	add	x0, x0, #0x658
  40e930:	bl	401950 <strcmp@plt>
  40e934:	cmp	w0, #0x0
  40e938:	b.ne	40eb2c <sqrt@plt+0xd09c>  // b.any
  40e93c:	mov	w0, #0x5                   	// #5
  40e940:	str	w0, [sp, #268]
  40e944:	ldrsw	x0, [sp, #268]
  40e948:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40e94c:	cmp	x0, x1
  40e950:	b.hi	40e960 <sqrt@plt+0xced0>  // b.pmore
  40e954:	lsl	x0, x0, #3
  40e958:	bl	4016c0 <_Znam@plt>
  40e95c:	b	40e964 <sqrt@plt+0xced4>
  40e960:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  40e964:	mov	x1, x0
  40e968:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e96c:	add	x0, x0, #0xc60
  40e970:	str	x1, [x0]
  40e974:	str	wzr, [sp, #264]
  40e978:	ldr	w1, [sp, #264]
  40e97c:	ldr	w0, [sp, #268]
  40e980:	cmp	w1, w0
  40e984:	b.ge	40e9b4 <sqrt@plt+0xcf24>  // b.tcont
  40e988:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e98c:	add	x0, x0, #0xc60
  40e990:	ldr	x1, [x0]
  40e994:	ldrsw	x0, [sp, #264]
  40e998:	lsl	x0, x0, #3
  40e99c:	add	x0, x1, x0
  40e9a0:	str	xzr, [x0]
  40e9a4:	ldr	w0, [sp, #264]
  40e9a8:	add	w0, w0, #0x1
  40e9ac:	str	w0, [sp, #264]
  40e9b0:	b	40e978 <sqrt@plt+0xcee8>
  40e9b4:	str	wzr, [sp, #260]
  40e9b8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40e9bc:	add	x1, x0, #0xfe0
  40e9c0:	mov	x0, #0x0                   	// #0
  40e9c4:	bl	4017c0 <strtok@plt>
  40e9c8:	str	x0, [sp, #296]
  40e9cc:	ldr	x0, [sp, #296]
  40e9d0:	cmp	x0, #0x0
  40e9d4:	b.eq	40ecb8 <sqrt@plt+0xd228>  // b.none
  40e9d8:	ldr	w0, [sp, #260]
  40e9dc:	add	w0, w0, #0x1
  40e9e0:	ldr	w1, [sp, #268]
  40e9e4:	cmp	w1, w0
  40e9e8:	b.gt	40eadc <sqrt@plt+0xd04c>
  40e9ec:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40e9f0:	add	x0, x0, #0xc60
  40e9f4:	ldr	x0, [x0]
  40e9f8:	str	x0, [sp, #232]
  40e9fc:	ldr	w0, [sp, #268]
  40ea00:	lsl	w0, w0, #1
  40ea04:	str	w0, [sp, #268]
  40ea08:	ldrsw	x0, [sp, #268]
  40ea0c:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40ea10:	cmp	x0, x1
  40ea14:	b.hi	40ea24 <sqrt@plt+0xcf94>  // b.pmore
  40ea18:	lsl	x0, x0, #3
  40ea1c:	bl	4016c0 <_Znam@plt>
  40ea20:	b	40ea28 <sqrt@plt+0xcf98>
  40ea24:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  40ea28:	mov	x1, x0
  40ea2c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ea30:	add	x0, x0, #0xc60
  40ea34:	str	x1, [x0]
  40ea38:	str	wzr, [sp, #264]
  40ea3c:	ldr	w1, [sp, #264]
  40ea40:	ldr	w0, [sp, #260]
  40ea44:	cmp	w1, w0
  40ea48:	b.ge	40ea8c <sqrt@plt+0xcffc>  // b.tcont
  40ea4c:	ldrsw	x0, [sp, #264]
  40ea50:	lsl	x0, x0, #3
  40ea54:	ldr	x1, [sp, #232]
  40ea58:	add	x1, x1, x0
  40ea5c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ea60:	add	x0, x0, #0xc60
  40ea64:	ldr	x2, [x0]
  40ea68:	ldrsw	x0, [sp, #264]
  40ea6c:	lsl	x0, x0, #3
  40ea70:	add	x0, x2, x0
  40ea74:	ldr	x1, [x1]
  40ea78:	str	x1, [x0]
  40ea7c:	ldr	w0, [sp, #264]
  40ea80:	add	w0, w0, #0x1
  40ea84:	str	w0, [sp, #264]
  40ea88:	b	40ea3c <sqrt@plt+0xcfac>
  40ea8c:	ldr	w1, [sp, #264]
  40ea90:	ldr	w0, [sp, #268]
  40ea94:	cmp	w1, w0
  40ea98:	b.ge	40eac8 <sqrt@plt+0xd038>  // b.tcont
  40ea9c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40eaa0:	add	x0, x0, #0xc60
  40eaa4:	ldr	x1, [x0]
  40eaa8:	ldrsw	x0, [sp, #264]
  40eaac:	lsl	x0, x0, #3
  40eab0:	add	x0, x1, x0
  40eab4:	str	xzr, [x0]
  40eab8:	ldr	w0, [sp, #264]
  40eabc:	add	w0, w0, #0x1
  40eac0:	str	w0, [sp, #264]
  40eac4:	b	40ea8c <sqrt@plt+0xcffc>
  40eac8:	ldr	x0, [sp, #232]
  40eacc:	cmp	x0, #0x0
  40ead0:	b.eq	40eadc <sqrt@plt+0xd04c>  // b.none
  40ead4:	ldr	x0, [sp, #232]
  40ead8:	bl	401900 <_ZdaPv@plt>
  40eadc:	ldr	x0, [sp, #296]
  40eae0:	bl	401710 <strlen@plt>
  40eae4:	add	x0, x0, #0x1
  40eae8:	bl	4016c0 <_Znam@plt>
  40eaec:	str	x0, [sp, #224]
  40eaf0:	ldr	x1, [sp, #296]
  40eaf4:	ldr	x0, [sp, #224]
  40eaf8:	bl	4017b0 <strcpy@plt>
  40eafc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40eb00:	add	x0, x0, #0xc60
  40eb04:	ldr	x1, [x0]
  40eb08:	ldr	w0, [sp, #260]
  40eb0c:	add	w2, w0, #0x1
  40eb10:	str	w2, [sp, #260]
  40eb14:	sxtw	x0, w0
  40eb18:	lsl	x0, x0, #3
  40eb1c:	add	x0, x1, x0
  40eb20:	ldr	x1, [sp, #224]
  40eb24:	str	x1, [x0]
  40eb28:	b	40e9b8 <sqrt@plt+0xcf28>
  40eb2c:	ldr	x1, [sp, #296]
  40eb30:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40eb34:	add	x0, x0, #0x660
  40eb38:	bl	401950 <strcmp@plt>
  40eb3c:	cmp	w0, #0x0
  40eb40:	b.ne	40eb58 <sqrt@plt+0xd0c8>  // b.any
  40eb44:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40eb48:	add	x0, x0, #0xc28
  40eb4c:	mov	w1, #0x1                   	// #1
  40eb50:	str	w1, [x0]
  40eb54:	b	40e00c <sqrt@plt+0xc57c>
  40eb58:	ldr	x1, [sp, #296]
  40eb5c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40eb60:	add	x0, x0, #0x670
  40eb64:	bl	401950 <strcmp@plt>
  40eb68:	cmp	w0, #0x0
  40eb6c:	b.ne	40eb84 <sqrt@plt+0xd0f4>  // b.any
  40eb70:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40eb74:	add	x0, x0, #0xc34
  40eb78:	mov	w1, #0x1                   	// #1
  40eb7c:	str	w1, [x0]
  40eb80:	b	40e00c <sqrt@plt+0xc57c>
  40eb84:	ldr	x1, [sp, #296]
  40eb88:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40eb8c:	add	x0, x0, #0x690
  40eb90:	bl	401950 <strcmp@plt>
  40eb94:	cmp	w0, #0x0
  40eb98:	b.ne	40ebb0 <sqrt@plt+0xd120>  // b.any
  40eb9c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40eba0:	add	x0, x0, #0xc38
  40eba4:	mov	w1, #0x1                   	// #1
  40eba8:	str	w1, [x0]
  40ebac:	b	40e00c <sqrt@plt+0xc57c>
  40ebb0:	ldr	x1, [sp, #296]
  40ebb4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40ebb8:	add	x0, x0, #0x698
  40ebbc:	bl	401950 <strcmp@plt>
  40ebc0:	cmp	w0, #0x0
  40ebc4:	b.ne	40ec38 <sqrt@plt+0xd1a8>  // b.any
  40ebc8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1d88>
  40ebcc:	add	x1, x0, #0xfe0
  40ebd0:	mov	x0, #0x0                   	// #0
  40ebd4:	bl	4017c0 <strtok@plt>
  40ebd8:	str	x0, [sp, #296]
  40ebdc:	ldr	x0, [sp, #296]
  40ebe0:	cmp	x0, #0x0
  40ebe4:	b.ne	40ec1c <sqrt@plt+0xd18c>  // b.any
  40ebe8:	add	x5, sp, #0x40
  40ebec:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ebf0:	add	x4, x0, #0xbe8
  40ebf4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ebf8:	add	x3, x0, #0xbe8
  40ebfc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ec00:	add	x2, x0, #0xbe8
  40ec04:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40ec08:	add	x1, x0, #0x6a8
  40ec0c:	mov	x0, x5
  40ec10:	bl	40aa60 <sqrt@plt+0x8fd0>
  40ec14:	mov	w19, #0x0                   	// #0
  40ec18:	b	40eec0 <sqrt@plt+0xd430>
  40ec1c:	ldr	x0, [sp, #296]
  40ec20:	bl	4141f0 <_ZdlPvm@@Base+0xf78>
  40ec24:	mov	x1, x0
  40ec28:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ec2c:	add	x0, x0, #0xc40
  40ec30:	str	x1, [x0]
  40ec34:	b	40e00c <sqrt@plt+0xc57c>
  40ec38:	ldr	x1, [sp, #296]
  40ec3c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40ec40:	add	x0, x0, #0x1f0
  40ec44:	bl	401950 <strcmp@plt>
  40ec48:	cmp	w0, #0x0
  40ec4c:	b.eq	40ecc0 <sqrt@plt+0xd230>  // b.none
  40ec50:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ec54:	add	x0, x0, #0xc68
  40ec58:	ldr	x0, [x0]
  40ec5c:	cmp	x0, #0x0
  40ec60:	b.eq	40e00c <sqrt@plt+0xc57c>  // b.none
  40ec64:	ldr	x0, [sp, #296]
  40ec68:	str	x0, [sp, #240]
  40ec6c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40ec70:	add	x1, x0, #0x1f8
  40ec74:	mov	x0, #0x0                   	// #0
  40ec78:	bl	4017c0 <strtok@plt>
  40ec7c:	str	x0, [sp, #296]
  40ec80:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ec84:	add	x0, x0, #0xc68
  40ec88:	ldr	x19, [x0]
  40ec8c:	ldr	x0, [sp, #296]
  40ec90:	bl	40cca4 <sqrt@plt+0xb214>
  40ec94:	mov	x4, x0
  40ec98:	ldr	x0, [sp, #72]
  40ec9c:	ldr	w1, [sp, #80]
  40eca0:	mov	w3, w1
  40eca4:	mov	x2, x0
  40eca8:	mov	x1, x4
  40ecac:	ldr	x0, [sp, #240]
  40ecb0:	blr	x19
  40ecb4:	b	40e00c <sqrt@plt+0xc57c>
  40ecb8:	nop
  40ecbc:	b	40e00c <sqrt@plt+0xc57c>
  40ecc0:	nop
  40ecc4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ecc8:	add	x0, x0, #0xc08
  40eccc:	ldr	w0, [x0]
  40ecd0:	cmp	w0, #0x0
  40ecd4:	b.ne	40ed0c <sqrt@plt+0xd27c>  // b.any
  40ecd8:	add	x5, sp, #0x40
  40ecdc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ece0:	add	x4, x0, #0xbe8
  40ece4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ece8:	add	x3, x0, #0xbe8
  40ecec:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ecf0:	add	x2, x0, #0xbe8
  40ecf4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40ecf8:	add	x1, x0, #0x6d8
  40ecfc:	mov	x0, x5
  40ed00:	bl	40aa60 <sqrt@plt+0x8fd0>
  40ed04:	mov	w19, #0x0                   	// #0
  40ed08:	b	40eec0 <sqrt@plt+0xd430>
  40ed0c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ed10:	add	x0, x0, #0xc0c
  40ed14:	ldr	w0, [x0]
  40ed18:	cmp	w0, #0x0
  40ed1c:	b.ne	40ed54 <sqrt@plt+0xd2c4>  // b.any
  40ed20:	add	x5, sp, #0x40
  40ed24:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ed28:	add	x4, x0, #0xbe8
  40ed2c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ed30:	add	x3, x0, #0xbe8
  40ed34:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ed38:	add	x2, x0, #0xbe8
  40ed3c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40ed40:	add	x1, x0, #0x6f0
  40ed44:	mov	x0, x5
  40ed48:	bl	40aa60 <sqrt@plt+0x8fd0>
  40ed4c:	mov	w19, #0x0                   	// #0
  40ed50:	b	40eec0 <sqrt@plt+0xd430>
  40ed54:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ed58:	add	x0, x0, #0xc48
  40ed5c:	ldr	x0, [x0]
  40ed60:	cmp	x0, #0x0
  40ed64:	b.ne	40ed9c <sqrt@plt+0xd30c>  // b.any
  40ed68:	add	x5, sp, #0x40
  40ed6c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ed70:	add	x4, x0, #0xbe8
  40ed74:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ed78:	add	x3, x0, #0xbe8
  40ed7c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ed80:	add	x2, x0, #0xbe8
  40ed84:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40ed88:	add	x1, x0, #0x710
  40ed8c:	mov	x0, x5
  40ed90:	bl	40aa60 <sqrt@plt+0x8fd0>
  40ed94:	mov	w19, #0x0                   	// #0
  40ed98:	b	40eec0 <sqrt@plt+0xd430>
  40ed9c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40eda0:	add	x0, x0, #0xc50
  40eda4:	ldr	x0, [x0]
  40eda8:	cmp	x0, #0x0
  40edac:	b.ne	40ede4 <sqrt@plt+0xd354>  // b.any
  40edb0:	add	x5, sp, #0x40
  40edb4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40edb8:	add	x4, x0, #0xbe8
  40edbc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40edc0:	add	x3, x0, #0xbe8
  40edc4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40edc8:	add	x2, x0, #0xbe8
  40edcc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40edd0:	add	x1, x0, #0x728
  40edd4:	mov	x0, x5
  40edd8:	bl	40aa60 <sqrt@plt+0x8fd0>
  40eddc:	mov	w19, #0x0                   	// #0
  40ede0:	b	40eec0 <sqrt@plt+0xd430>
  40ede4:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  40ede8:	add	x0, x0, #0x410
  40edec:	ldr	w0, [x0]
  40edf0:	cmp	w0, #0x0
  40edf4:	b.gt	40ee2c <sqrt@plt+0xd39c>
  40edf8:	add	x5, sp, #0x40
  40edfc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ee00:	add	x4, x0, #0xbe8
  40ee04:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ee08:	add	x3, x0, #0xbe8
  40ee0c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ee10:	add	x2, x0, #0xbe8
  40ee14:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40ee18:	add	x1, x0, #0x740
  40ee1c:	mov	x0, x5
  40ee20:	bl	40aa60 <sqrt@plt+0x8fd0>
  40ee24:	mov	w19, #0x0                   	// #0
  40ee28:	b	40eec0 <sqrt@plt+0xd430>
  40ee2c:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  40ee30:	add	x0, x0, #0x408
  40ee34:	ldr	w0, [x0]
  40ee38:	cmp	w0, #0x0
  40ee3c:	b.gt	40ee74 <sqrt@plt+0xd3e4>
  40ee40:	add	x5, sp, #0x40
  40ee44:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ee48:	add	x4, x0, #0xbe8
  40ee4c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ee50:	add	x3, x0, #0xbe8
  40ee54:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ee58:	add	x2, x0, #0xbe8
  40ee5c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40ee60:	add	x1, x0, #0x758
  40ee64:	mov	x0, x5
  40ee68:	bl	40aa60 <sqrt@plt+0x8fd0>
  40ee6c:	mov	w19, #0x0                   	// #0
  40ee70:	b	40eec0 <sqrt@plt+0xd430>
  40ee74:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  40ee78:	add	x0, x0, #0x40c
  40ee7c:	ldr	w0, [x0]
  40ee80:	cmp	w0, #0x0
  40ee84:	b.gt	40eebc <sqrt@plt+0xd42c>
  40ee88:	add	x5, sp, #0x40
  40ee8c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ee90:	add	x4, x0, #0xbe8
  40ee94:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ee98:	add	x3, x0, #0xbe8
  40ee9c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40eea0:	add	x2, x0, #0xbe8
  40eea4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40eea8:	add	x1, x0, #0x768
  40eeac:	mov	x0, x5
  40eeb0:	bl	40aa60 <sqrt@plt+0x8fd0>
  40eeb4:	mov	w19, #0x0                   	// #0
  40eeb8:	b	40eec0 <sqrt@plt+0xd430>
  40eebc:	mov	w19, #0x1                   	// #1
  40eec0:	add	x0, sp, #0x40
  40eec4:	bl	40a7a4 <sqrt@plt+0x8d14>
  40eec8:	mov	w0, w19
  40eecc:	b	40eee4 <sqrt@plt+0xd454>
  40eed0:	mov	x19, x0
  40eed4:	add	x0, sp, #0x40
  40eed8:	bl	40a7a4 <sqrt@plt+0x8d14>
  40eedc:	mov	x0, x19
  40eee0:	bl	401a20 <_Unwind_Resume@plt>
  40eee4:	ldr	x19, [sp, #16]
  40eee8:	ldp	x29, x30, [sp], #304
  40eeec:	ret
  40eef0:	sub	sp, sp, #0x30
  40eef4:	str	x0, [sp, #40]
  40eef8:	str	x1, [sp, #32]
  40eefc:	str	x2, [sp, #24]
  40ef00:	str	x3, [sp, #16]
  40ef04:	str	w4, [sp, #12]
  40ef08:	nop
  40ef0c:	add	sp, sp, #0x30
  40ef10:	ret
  40ef14:	sub	sp, sp, #0x20
  40ef18:	str	x0, [sp, #8]
  40ef1c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ef20:	add	x0, x0, #0xc68
  40ef24:	ldr	x0, [x0]
  40ef28:	str	x0, [sp, #24]
  40ef2c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ef30:	add	x0, x0, #0xc68
  40ef34:	ldr	x1, [sp, #8]
  40ef38:	str	x1, [x0]
  40ef3c:	ldr	x0, [sp, #24]
  40ef40:	add	sp, sp, #0x20
  40ef44:	ret
  40ef48:	stp	x29, x30, [sp, #-32]!
  40ef4c:	mov	x29, sp
  40ef50:	str	w0, [sp, #28]
  40ef54:	str	w1, [sp, #24]
  40ef58:	ldr	w0, [sp, #28]
  40ef5c:	cmp	w0, #0x1
  40ef60:	b.ne	40ef8c <sqrt@plt+0xd4fc>  // b.any
  40ef64:	ldr	w1, [sp, #24]
  40ef68:	mov	w0, #0xffff                	// #65535
  40ef6c:	cmp	w1, w0
  40ef70:	b.ne	40ef8c <sqrt@plt+0xd4fc>  // b.any
  40ef74:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ef78:	add	x0, x0, #0xbf8
  40ef7c:	bl	4099c8 <sqrt@plt+0x7f38>
  40ef80:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40ef84:	add	x0, x0, #0xc00
  40ef88:	bl	4134e0 <_ZdlPvm@@Base+0x268>
  40ef8c:	nop
  40ef90:	ldp	x29, x30, [sp], #32
  40ef94:	ret
  40ef98:	stp	x29, x30, [sp, #-16]!
  40ef9c:	mov	x29, sp
  40efa0:	mov	w1, #0xffff                	// #65535
  40efa4:	mov	w0, #0x1                   	// #1
  40efa8:	bl	40ef48 <sqrt@plt+0xd4b8>
  40efac:	ldp	x29, x30, [sp], #16
  40efb0:	ret
  40efb4:	sub	sp, sp, #0x10
  40efb8:	str	w0, [sp, #12]
  40efbc:	ldr	w0, [sp, #12]
  40efc0:	cmp	w0, #0x0
  40efc4:	b.lt	40efe8 <sqrt@plt+0xd558>  // b.tstop
  40efc8:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40efcc:	add	x1, x0, #0xf20
  40efd0:	ldrsw	x0, [sp, #12]
  40efd4:	ldrb	w0, [x1, x0]
  40efd8:	cmp	w0, #0x0
  40efdc:	b.eq	40efe8 <sqrt@plt+0xd558>  // b.none
  40efe0:	mov	w0, #0x1                   	// #1
  40efe4:	b	40efec <sqrt@plt+0xd55c>
  40efe8:	mov	w0, #0x0                   	// #0
  40efec:	add	sp, sp, #0x10
  40eff0:	ret
  40eff4:	sub	sp, sp, #0x10
  40eff8:	str	x0, [sp, #8]
  40effc:	ldr	x0, [sp, #8]
  40f000:	ldr	w0, [x0, #4]
  40f004:	add	sp, sp, #0x10
  40f008:	ret
  40f00c:	sub	sp, sp, #0x10
  40f010:	str	x0, [sp, #8]
  40f014:	ldr	x0, [sp, #8]
  40f018:	ldr	w0, [x0]
  40f01c:	add	sp, sp, #0x10
  40f020:	ret
  40f024:	stp	x29, x30, [sp, #-32]!
  40f028:	mov	x29, sp
  40f02c:	str	x0, [sp, #24]
  40f030:	str	w1, [sp, #20]
  40f034:	str	w2, [sp, #16]
  40f038:	ldr	x0, [sp, #24]
  40f03c:	ldr	w0, [x0, #56]
  40f040:	cmp	w0, #0x0
  40f044:	b.eq	40f074 <sqrt@plt+0xd5e4>  // b.none
  40f048:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40f04c:	add	x0, x0, #0xc0c
  40f050:	ldr	w1, [x0]
  40f054:	ldr	x0, [sp, #24]
  40f058:	ldr	w0, [x0, #56]
  40f05c:	mov	w3, w0
  40f060:	mov	w2, w1
  40f064:	ldr	w1, [sp, #16]
  40f068:	ldr	w0, [sp, #20]
  40f06c:	bl	40b1e4 <sqrt@plt+0x9754>
  40f070:	b	40f0b4 <sqrt@plt+0xd624>
  40f074:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40f078:	add	x0, x0, #0xc0c
  40f07c:	ldr	w0, [x0]
  40f080:	ldr	w1, [sp, #16]
  40f084:	cmp	w1, w0
  40f088:	b.eq	40f0ac <sqrt@plt+0xd61c>  // b.none
  40f08c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40f090:	add	x0, x0, #0xc0c
  40f094:	ldr	w0, [x0]
  40f098:	mov	w2, w0
  40f09c:	ldr	w1, [sp, #16]
  40f0a0:	ldr	w0, [sp, #20]
  40f0a4:	bl	40b078 <sqrt@plt+0x95e8>
  40f0a8:	b	40f0b0 <sqrt@plt+0xd620>
  40f0ac:	ldr	w0, [sp, #20]
  40f0b0:	nop
  40f0b4:	ldp	x29, x30, [sp], #32
  40f0b8:	ret
  40f0bc:	stp	x29, x30, [sp, #-64]!
  40f0c0:	mov	x29, sp
  40f0c4:	str	x19, [sp, #16]
  40f0c8:	str	x0, [sp, #40]
  40f0cc:	str	x1, [sp, #32]
  40f0d0:	ldr	x0, [sp, #40]
  40f0d4:	bl	40f00c <sqrt@plt+0xd57c>
  40f0d8:	lsl	w19, w0, #10
  40f0dc:	ldr	x0, [sp, #32]
  40f0e0:	bl	40f00c <sqrt@plt+0xd57c>
  40f0e4:	add	w0, w19, w0
  40f0e8:	mov	w1, #0x4e61                	// #20065
  40f0ec:	movk	w1, #0x824a, lsl #16
  40f0f0:	smull	x1, w0, w1
  40f0f4:	lsr	x1, x1, #32
  40f0f8:	add	w1, w0, w1
  40f0fc:	asr	w2, w1, #8
  40f100:	asr	w1, w0, #31
  40f104:	sub	w2, w2, w1
  40f108:	mov	w1, #0x1f7                 	// #503
  40f10c:	mul	w1, w2, w1
  40f110:	sub	w0, w0, w1
  40f114:	str	w0, [sp, #60]
  40f118:	ldr	w0, [sp, #60]
  40f11c:	cmp	w0, #0x0
  40f120:	cneg	w0, w0, lt  // lt = tstop
  40f124:	ldr	x19, [sp, #16]
  40f128:	ldp	x29, x30, [sp], #64
  40f12c:	ret
  40f130:	stp	x29, x30, [sp, #-32]!
  40f134:	mov	x29, sp
  40f138:	str	x0, [sp, #24]
  40f13c:	ldr	x1, [sp, #24]
  40f140:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40f144:	add	x0, x0, #0xc70
  40f148:	bl	413a8c <_ZdlPvm@@Base+0x814>
  40f14c:	nop
  40f150:	ldp	x29, x30, [sp], #32
  40f154:	ret
  40f158:	stp	x29, x30, [sp, #-64]!
  40f15c:	mov	x29, sp
  40f160:	str	x19, [sp, #16]
  40f164:	str	x0, [sp, #40]
  40f168:	str	x1, [sp, #32]
  40f16c:	ldr	x0, [sp, #40]
  40f170:	bl	401710 <strlen@plt>
  40f174:	mov	x19, x0
  40f178:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40f17c:	add	x0, x0, #0x80
  40f180:	ldr	x0, [x0]
  40f184:	bl	401710 <strlen@plt>
  40f188:	add	x0, x19, x0
  40f18c:	add	x0, x0, #0x5
  40f190:	bl	4016c0 <_Znam@plt>
  40f194:	str	x0, [sp, #56]
  40f198:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40f19c:	add	x0, x0, #0x80
  40f1a0:	ldr	x0, [x0]
  40f1a4:	ldr	x3, [sp, #40]
  40f1a8:	mov	x2, x0
  40f1ac:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40f1b0:	add	x1, x0, #0x7f0
  40f1b4:	ldr	x0, [sp, #56]
  40f1b8:	bl	4017d0 <sprintf@plt>
  40f1bc:	ldr	x2, [sp, #32]
  40f1c0:	ldr	x1, [sp, #56]
  40f1c4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40f1c8:	add	x0, x0, #0xc70
  40f1cc:	bl	413c24 <_ZdlPvm@@Base+0x9ac>
  40f1d0:	str	x0, [sp, #48]
  40f1d4:	ldr	x0, [sp, #56]
  40f1d8:	cmp	x0, #0x0
  40f1dc:	b.eq	40f1e8 <sqrt@plt+0xd758>  // b.none
  40f1e0:	ldr	x0, [sp, #56]
  40f1e4:	bl	401900 <_ZdaPv@plt>
  40f1e8:	ldr	x0, [sp, #48]
  40f1ec:	ldr	x19, [sp, #16]
  40f1f0:	ldp	x29, x30, [sp], #64
  40f1f4:	ret
  40f1f8:	stp	x29, x30, [sp, #-32]!
  40f1fc:	mov	x29, sp
  40f200:	str	w0, [sp, #28]
  40f204:	str	w1, [sp, #24]
  40f208:	ldr	w0, [sp, #28]
  40f20c:	cmp	w0, #0x1
  40f210:	b.ne	40f264 <sqrt@plt+0xd7d4>  // b.any
  40f214:	ldr	w1, [sp, #24]
  40f218:	mov	w0, #0xffff                	// #65535
  40f21c:	cmp	w1, w0
  40f220:	b.ne	40f264 <sqrt@plt+0xd7d4>  // b.any
  40f224:	mov	w4, #0x0                   	// #0
  40f228:	mov	w3, #0x0                   	// #0
  40f22c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40f230:	add	x2, x0, #0x800
  40f234:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40f238:	add	x1, x0, #0x7d8
  40f23c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40f240:	add	x0, x0, #0xc70
  40f244:	bl	413804 <_ZdlPvm@@Base+0x58c>
  40f248:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  40f24c:	add	x2, x0, #0x1f8
  40f250:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  40f254:	add	x1, x0, #0xc70
  40f258:	adrp	x0, 413000 <sqrt@plt+0x11570>
  40f25c:	add	x0, x0, #0xa58
  40f260:	bl	4018c0 <__cxa_atexit@plt>
  40f264:	nop
  40f268:	ldp	x29, x30, [sp], #32
  40f26c:	ret
  40f270:	stp	x29, x30, [sp, #-16]!
  40f274:	mov	x29, sp
  40f278:	mov	w1, #0xffff                	// #65535
  40f27c:	mov	w0, #0x1                   	// #1
  40f280:	bl	40f1f8 <sqrt@plt+0xd768>
  40f284:	ldp	x29, x30, [sp], #16
  40f288:	ret
  40f28c:	sub	sp, sp, #0x30
  40f290:	str	x0, [sp, #8]
  40f294:	str	x1, [sp]
  40f298:	ldr	x0, [sp, #8]
  40f29c:	ldr	w1, [x0]
  40f2a0:	ldr	x0, [sp, #8]
  40f2a4:	add	x0, x0, #0x8
  40f2a8:	ldr	w0, [x0]
  40f2ac:	add	w0, w1, w0
  40f2b0:	scvtf	d0, w0
  40f2b4:	str	d0, [sp, #40]
  40f2b8:	ldr	x0, [sp, #8]
  40f2bc:	add	x0, x0, #0x4
  40f2c0:	ldr	w1, [x0]
  40f2c4:	ldr	x0, [sp, #8]
  40f2c8:	add	x0, x0, #0xc
  40f2cc:	ldr	w0, [x0]
  40f2d0:	add	w0, w1, w0
  40f2d4:	scvtf	d0, w0
  40f2d8:	str	d0, [sp, #32]
  40f2dc:	ldr	d0, [sp, #40]
  40f2e0:	fmul	d1, d0, d0
  40f2e4:	ldr	d0, [sp, #32]
  40f2e8:	fmul	d0, d0, d0
  40f2ec:	fadd	d0, d1, d0
  40f2f0:	str	d0, [sp, #24]
  40f2f4:	ldr	d0, [sp, #24]
  40f2f8:	fcmp	d0, #0.0
  40f2fc:	b.eq	40f3bc <sqrt@plt+0xd92c>  // b.none
  40f300:	ldr	x0, [sp, #8]
  40f304:	ldr	w0, [x0]
  40f308:	scvtf	d0, w0
  40f30c:	ldr	x0, [sp]
  40f310:	str	d0, [x0]
  40f314:	ldr	x0, [sp, #8]
  40f318:	add	x0, x0, #0x4
  40f31c:	ldr	w1, [x0]
  40f320:	ldr	x0, [sp]
  40f324:	add	x0, x0, #0x8
  40f328:	scvtf	d0, w1
  40f32c:	str	d0, [x0]
  40f330:	ldr	x0, [sp]
  40f334:	ldr	d1, [x0]
  40f338:	ldr	d0, [sp, #40]
  40f33c:	fmul	d1, d1, d0
  40f340:	ldr	x0, [sp]
  40f344:	add	x0, x0, #0x8
  40f348:	ldr	d2, [x0]
  40f34c:	ldr	d0, [sp, #32]
  40f350:	fmul	d0, d2, d0
  40f354:	fadd	d1, d1, d0
  40f358:	ldr	d0, [sp, #24]
  40f35c:	fdiv	d0, d1, d0
  40f360:	fmov	d1, #5.000000000000000000e-01
  40f364:	fsub	d0, d1, d0
  40f368:	str	d0, [sp, #16]
  40f36c:	ldr	x0, [sp]
  40f370:	ldr	d1, [x0]
  40f374:	ldr	d2, [sp, #16]
  40f378:	ldr	d0, [sp, #40]
  40f37c:	fmul	d0, d2, d0
  40f380:	fadd	d0, d1, d0
  40f384:	ldr	x0, [sp]
  40f388:	str	d0, [x0]
  40f38c:	ldr	x0, [sp]
  40f390:	add	x0, x0, #0x8
  40f394:	ldr	d1, [x0]
  40f398:	ldr	d2, [sp, #16]
  40f39c:	ldr	d0, [sp, #32]
  40f3a0:	fmul	d0, d2, d0
  40f3a4:	ldr	x0, [sp]
  40f3a8:	add	x0, x0, #0x8
  40f3ac:	fadd	d0, d1, d0
  40f3b0:	str	d0, [x0]
  40f3b4:	mov	w0, #0x1                   	// #1
  40f3b8:	b	40f3c0 <sqrt@plt+0xd930>
  40f3bc:	mov	w0, #0x0                   	// #0
  40f3c0:	add	sp, sp, #0x30
  40f3c4:	ret
  40f3c8:	stp	x29, x30, [sp, #-128]!
  40f3cc:	mov	x29, sp
  40f3d0:	str	w0, [sp, #76]
  40f3d4:	str	w1, [sp, #72]
  40f3d8:	str	w2, [sp, #68]
  40f3dc:	str	w3, [sp, #64]
  40f3e0:	str	w4, [sp, #60]
  40f3e4:	str	w5, [sp, #56]
  40f3e8:	str	d0, [sp, #48]
  40f3ec:	str	d1, [sp, #40]
  40f3f0:	str	x6, [sp, #32]
  40f3f4:	str	x7, [sp, #24]
  40f3f8:	ldr	d0, [sp, #48]
  40f3fc:	fmul	d1, d0, d0
  40f400:	ldr	d0, [sp, #40]
  40f404:	fmul	d0, d0, d0
  40f408:	fadd	d0, d1, d0
  40f40c:	bl	401a90 <sqrt@plt>
  40f410:	fcvtzs	w0, d0
  40f414:	str	w0, [sp, #112]
  40f418:	ldr	w1, [sp, #76]
  40f41c:	ldr	w0, [sp, #68]
  40f420:	add	w0, w1, w0
  40f424:	str	w0, [sp, #108]
  40f428:	ldr	w1, [sp, #72]
  40f42c:	ldr	w0, [sp, #64]
  40f430:	add	w0, w1, w0
  40f434:	str	w0, [sp, #104]
  40f438:	ldr	w1, [sp, #108]
  40f43c:	ldr	w0, [sp, #60]
  40f440:	add	w0, w1, w0
  40f444:	str	w0, [sp, #100]
  40f448:	ldr	w1, [sp, #104]
  40f44c:	ldr	w0, [sp, #56]
  40f450:	add	w0, w1, w0
  40f454:	str	w0, [sp, #96]
  40f458:	ldr	w1, [sp, #100]
  40f45c:	ldr	w0, [sp, #108]
  40f460:	sub	w0, w1, w0
  40f464:	str	w0, [sp, #92]
  40f468:	ldr	w1, [sp, #96]
  40f46c:	ldr	w0, [sp, #104]
  40f470:	sub	w0, w1, w0
  40f474:	str	w0, [sp, #88]
  40f478:	ldr	w1, [sp, #76]
  40f47c:	ldr	w0, [sp, #108]
  40f480:	sub	w0, w1, w0
  40f484:	str	w0, [sp, #84]
  40f488:	ldr	w1, [sp, #72]
  40f48c:	ldr	w0, [sp, #104]
  40f490:	sub	w0, w1, w0
  40f494:	str	w0, [sp, #80]
  40f498:	ldr	x0, [sp, #24]
  40f49c:	ldr	w1, [sp, #92]
  40f4a0:	str	w1, [x0]
  40f4a4:	ldr	x0, [sp, #24]
  40f4a8:	ldr	w1, [x0]
  40f4ac:	ldr	x0, [sp, #32]
  40f4b0:	str	w1, [x0]
  40f4b4:	ldr	x0, [sp, #136]
  40f4b8:	ldr	w1, [sp, #88]
  40f4bc:	str	w1, [x0]
  40f4c0:	ldr	x0, [sp, #136]
  40f4c4:	ldr	w1, [x0]
  40f4c8:	ldr	x0, [sp, #128]
  40f4cc:	str	w1, [x0]
  40f4d0:	ldr	x0, [sp, #24]
  40f4d4:	ldr	w0, [x0]
  40f4d8:	ldr	w1, [sp, #84]
  40f4dc:	cmp	w1, w0
  40f4e0:	b.le	40f4f4 <sqrt@plt+0xda64>
  40f4e4:	ldr	x0, [sp, #24]
  40f4e8:	ldr	w1, [sp, #84]
  40f4ec:	str	w1, [x0]
  40f4f0:	b	40f514 <sqrt@plt+0xda84>
  40f4f4:	ldr	x0, [sp, #32]
  40f4f8:	ldr	w0, [x0]
  40f4fc:	ldr	w1, [sp, #84]
  40f500:	cmp	w1, w0
  40f504:	b.ge	40f514 <sqrt@plt+0xda84>  // b.tcont
  40f508:	ldr	x0, [sp, #32]
  40f50c:	ldr	w1, [sp, #84]
  40f510:	str	w1, [x0]
  40f514:	ldr	x0, [sp, #136]
  40f518:	ldr	w0, [x0]
  40f51c:	ldr	w1, [sp, #80]
  40f520:	cmp	w1, w0
  40f524:	b.le	40f538 <sqrt@plt+0xdaa8>
  40f528:	ldr	x0, [sp, #136]
  40f52c:	ldr	w1, [sp, #80]
  40f530:	str	w1, [x0]
  40f534:	b	40f558 <sqrt@plt+0xdac8>
  40f538:	ldr	x0, [sp, #128]
  40f53c:	ldr	w0, [x0]
  40f540:	ldr	w1, [sp, #80]
  40f544:	cmp	w1, w0
  40f548:	b.ge	40f558 <sqrt@plt+0xdac8>  // b.tcont
  40f54c:	ldr	x0, [sp, #128]
  40f550:	ldr	w1, [sp, #80]
  40f554:	str	w1, [x0]
  40f558:	ldr	w0, [sp, #92]
  40f55c:	cmp	w0, #0x0
  40f560:	b.lt	40f584 <sqrt@plt+0xdaf4>  // b.tstop
  40f564:	ldr	w0, [sp, #88]
  40f568:	cmp	w0, #0x0
  40f56c:	b.lt	40f578 <sqrt@plt+0xdae8>  // b.tstop
  40f570:	mov	w0, #0x0                   	// #0
  40f574:	b	40f57c <sqrt@plt+0xdaec>
  40f578:	mov	w0, #0x3                   	// #3
  40f57c:	str	w0, [sp, #124]
  40f580:	b	40f5a0 <sqrt@plt+0xdb10>
  40f584:	ldr	w0, [sp, #88]
  40f588:	cmp	w0, #0x0
  40f58c:	b.lt	40f598 <sqrt@plt+0xdb08>  // b.tstop
  40f590:	mov	w0, #0x1                   	// #1
  40f594:	b	40f59c <sqrt@plt+0xdb0c>
  40f598:	mov	w0, #0x2                   	// #2
  40f59c:	str	w0, [sp, #124]
  40f5a0:	ldr	w0, [sp, #84]
  40f5a4:	cmp	w0, #0x0
  40f5a8:	b.lt	40f5cc <sqrt@plt+0xdb3c>  // b.tstop
  40f5ac:	ldr	w0, [sp, #80]
  40f5b0:	cmp	w0, #0x0
  40f5b4:	b.lt	40f5c0 <sqrt@plt+0xdb30>  // b.tstop
  40f5b8:	mov	w0, #0x0                   	// #0
  40f5bc:	b	40f5c4 <sqrt@plt+0xdb34>
  40f5c0:	mov	w0, #0x3                   	// #3
  40f5c4:	str	w0, [sp, #120]
  40f5c8:	b	40f5e8 <sqrt@plt+0xdb58>
  40f5cc:	ldr	w0, [sp, #80]
  40f5d0:	cmp	w0, #0x0
  40f5d4:	b.lt	40f5e0 <sqrt@plt+0xdb50>  // b.tstop
  40f5d8:	mov	w0, #0x1                   	// #1
  40f5dc:	b	40f5e4 <sqrt@plt+0xdb54>
  40f5e0:	mov	w0, #0x2                   	// #2
  40f5e4:	str	w0, [sp, #120]
  40f5e8:	ldr	w1, [sp, #124]
  40f5ec:	ldr	w0, [sp, #120]
  40f5f0:	cmp	w1, w0
  40f5f4:	b.gt	40f638 <sqrt@plt+0xdba8>
  40f5f8:	ldr	w1, [sp, #124]
  40f5fc:	ldr	w0, [sp, #120]
  40f600:	cmp	w1, w0
  40f604:	b.ne	40f644 <sqrt@plt+0xdbb4>  // b.any
  40f608:	ldr	w0, [sp, #92]
  40f60c:	scvtf	d1, w0
  40f610:	ldr	w0, [sp, #80]
  40f614:	scvtf	d0, w0
  40f618:	fmul	d1, d1, d0
  40f61c:	ldr	w0, [sp, #84]
  40f620:	scvtf	d2, w0
  40f624:	ldr	w0, [sp, #88]
  40f628:	scvtf	d0, w0
  40f62c:	fmul	d0, d2, d0
  40f630:	fcmpe	d1, d0
  40f634:	b.pl	40f644 <sqrt@plt+0xdbb4>  // b.nfrst
  40f638:	ldr	w0, [sp, #120]
  40f63c:	add	w0, w0, #0x4
  40f640:	str	w0, [sp, #120]
  40f644:	ldr	w0, [sp, #124]
  40f648:	str	w0, [sp, #116]
  40f64c:	ldr	w1, [sp, #116]
  40f650:	ldr	w0, [sp, #120]
  40f654:	cmp	w1, w0
  40f658:	b.ge	40f6fc <sqrt@plt+0xdc6c>  // b.tcont
  40f65c:	ldr	w0, [sp, #116]
  40f660:	negs	w1, w0
  40f664:	and	w0, w0, #0x3
  40f668:	and	w1, w1, #0x3
  40f66c:	csneg	w0, w0, w1, mi  // mi = first
  40f670:	cmp	w0, #0x3
  40f674:	b.eq	40f6dc <sqrt@plt+0xdc4c>  // b.none
  40f678:	cmp	w0, #0x3
  40f67c:	b.gt	40f6ec <sqrt@plt+0xdc5c>
  40f680:	cmp	w0, #0x2
  40f684:	b.eq	40f6c8 <sqrt@plt+0xdc38>  // b.none
  40f688:	cmp	w0, #0x2
  40f68c:	b.gt	40f6ec <sqrt@plt+0xdc5c>
  40f690:	cmp	w0, #0x0
  40f694:	b.eq	40f6a4 <sqrt@plt+0xdc14>  // b.none
  40f698:	cmp	w0, #0x1
  40f69c:	b.eq	40f6b4 <sqrt@plt+0xdc24>  // b.none
  40f6a0:	b	40f6ec <sqrt@plt+0xdc5c>
  40f6a4:	ldr	x0, [sp, #136]
  40f6a8:	ldr	w1, [sp, #112]
  40f6ac:	str	w1, [x0]
  40f6b0:	b	40f6ec <sqrt@plt+0xdc5c>
  40f6b4:	ldr	w0, [sp, #112]
  40f6b8:	neg	w1, w0
  40f6bc:	ldr	x0, [sp, #32]
  40f6c0:	str	w1, [x0]
  40f6c4:	b	40f6ec <sqrt@plt+0xdc5c>
  40f6c8:	ldr	w0, [sp, #112]
  40f6cc:	neg	w1, w0
  40f6d0:	ldr	x0, [sp, #128]
  40f6d4:	str	w1, [x0]
  40f6d8:	b	40f6ec <sqrt@plt+0xdc5c>
  40f6dc:	ldr	x0, [sp, #24]
  40f6e0:	ldr	w1, [sp, #112]
  40f6e4:	str	w1, [x0]
  40f6e8:	nop
  40f6ec:	ldr	w0, [sp, #116]
  40f6f0:	add	w0, w0, #0x1
  40f6f4:	str	w0, [sp, #116]
  40f6f8:	b	40f64c <sqrt@plt+0xdbbc>
  40f6fc:	ldr	x0, [sp, #32]
  40f700:	ldr	w1, [x0]
  40f704:	ldr	w0, [sp, #108]
  40f708:	add	w1, w1, w0
  40f70c:	ldr	x0, [sp, #32]
  40f710:	str	w1, [x0]
  40f714:	ldr	x0, [sp, #24]
  40f718:	ldr	w1, [x0]
  40f71c:	ldr	w0, [sp, #108]
  40f720:	add	w1, w1, w0
  40f724:	ldr	x0, [sp, #24]
  40f728:	str	w1, [x0]
  40f72c:	ldr	x0, [sp, #128]
  40f730:	ldr	w1, [x0]
  40f734:	ldr	w0, [sp, #104]
  40f738:	add	w1, w1, w0
  40f73c:	ldr	x0, [sp, #128]
  40f740:	str	w1, [x0]
  40f744:	ldr	x0, [sp, #136]
  40f748:	ldr	w1, [x0]
  40f74c:	ldr	w0, [sp, #104]
  40f750:	add	w1, w1, w0
  40f754:	ldr	x0, [sp, #136]
  40f758:	str	w1, [x0]
  40f75c:	nop
  40f760:	ldp	x29, x30, [sp], #128
  40f764:	ret
  40f768:	str	x19, [sp, #-64]!
  40f76c:	str	x0, [sp, #24]
  40f770:	str	x1, [sp, #16]
  40f774:	ldr	x0, [sp, #16]
  40f778:	ldr	w0, [x0, #48]
  40f77c:	str	w0, [sp, #60]
  40f780:	ldr	x0, [sp, #16]
  40f784:	ldr	w0, [x0, #52]
  40f788:	str	w0, [sp, #52]
  40f78c:	ldr	x0, [sp, #16]
  40f790:	ldr	w0, [x0]
  40f794:	str	w0, [sp, #56]
  40f798:	b	40f940 <sqrt@plt+0xdeb0>
  40f79c:	ldr	w1, [sp, #56]
  40f7a0:	ldr	w0, [sp, #52]
  40f7a4:	sub	w1, w1, w0
  40f7a8:	ldr	w2, [sp, #52]
  40f7ac:	ldr	w0, [sp, #60]
  40f7b0:	sub	w0, w2, w0
  40f7b4:	cmp	w1, w0
  40f7b8:	b.le	40f890 <sqrt@plt+0xde00>
  40f7bc:	ldr	w1, [sp, #52]
  40f7c0:	ldr	w0, [sp, #60]
  40f7c4:	sub	w0, w1, w0
  40f7c8:	str	w0, [sp, #36]
  40f7cc:	mov	w19, #0x0                   	// #0
  40f7d0:	b	40f870 <sqrt@plt+0xdde0>
  40f7d4:	ldr	w0, [sp, #60]
  40f7d8:	add	w0, w19, w0
  40f7dc:	sxtw	x0, w0
  40f7e0:	lsl	x0, x0, #3
  40f7e4:	ldr	x1, [sp, #24]
  40f7e8:	add	x0, x1, x0
  40f7ec:	ldr	x0, [x0]
  40f7f0:	str	x0, [sp, #40]
  40f7f4:	ldr	w1, [sp, #52]
  40f7f8:	ldr	w0, [sp, #60]
  40f7fc:	sub	w0, w1, w0
  40f800:	ldr	w1, [sp, #56]
  40f804:	sub	w0, w1, w0
  40f808:	add	w0, w19, w0
  40f80c:	sxtw	x0, w0
  40f810:	lsl	x0, x0, #3
  40f814:	ldr	x1, [sp, #24]
  40f818:	add	x1, x1, x0
  40f81c:	ldr	w0, [sp, #60]
  40f820:	add	w0, w19, w0
  40f824:	sxtw	x0, w0
  40f828:	lsl	x0, x0, #3
  40f82c:	ldr	x2, [sp, #24]
  40f830:	add	x0, x2, x0
  40f834:	ldr	x1, [x1]
  40f838:	str	x1, [x0]
  40f83c:	ldr	w1, [sp, #52]
  40f840:	ldr	w0, [sp, #60]
  40f844:	sub	w0, w1, w0
  40f848:	ldr	w1, [sp, #56]
  40f84c:	sub	w0, w1, w0
  40f850:	add	w0, w19, w0
  40f854:	sxtw	x0, w0
  40f858:	lsl	x0, x0, #3
  40f85c:	ldr	x1, [sp, #24]
  40f860:	add	x0, x1, x0
  40f864:	ldr	x1, [sp, #40]
  40f868:	str	x1, [x0]
  40f86c:	add	w19, w19, #0x1
  40f870:	ldr	w0, [sp, #36]
  40f874:	cmp	w19, w0
  40f878:	b.lt	40f7d4 <sqrt@plt+0xdd44>  // b.tstop
  40f87c:	ldr	w1, [sp, #56]
  40f880:	ldr	w0, [sp, #36]
  40f884:	sub	w0, w1, w0
  40f888:	str	w0, [sp, #56]
  40f88c:	b	40f940 <sqrt@plt+0xdeb0>
  40f890:	ldr	w1, [sp, #56]
  40f894:	ldr	w0, [sp, #52]
  40f898:	sub	w0, w1, w0
  40f89c:	str	w0, [sp, #48]
  40f8a0:	mov	w19, #0x0                   	// #0
  40f8a4:	b	40f924 <sqrt@plt+0xde94>
  40f8a8:	ldr	w0, [sp, #60]
  40f8ac:	add	w0, w19, w0
  40f8b0:	sxtw	x0, w0
  40f8b4:	lsl	x0, x0, #3
  40f8b8:	ldr	x1, [sp, #24]
  40f8bc:	add	x0, x1, x0
  40f8c0:	ldr	x0, [x0]
  40f8c4:	str	x0, [sp, #40]
  40f8c8:	ldr	w0, [sp, #52]
  40f8cc:	add	w0, w19, w0
  40f8d0:	sxtw	x0, w0
  40f8d4:	lsl	x0, x0, #3
  40f8d8:	ldr	x1, [sp, #24]
  40f8dc:	add	x1, x1, x0
  40f8e0:	ldr	w0, [sp, #60]
  40f8e4:	add	w0, w19, w0
  40f8e8:	sxtw	x0, w0
  40f8ec:	lsl	x0, x0, #3
  40f8f0:	ldr	x2, [sp, #24]
  40f8f4:	add	x0, x2, x0
  40f8f8:	ldr	x1, [x1]
  40f8fc:	str	x1, [x0]
  40f900:	ldr	w0, [sp, #52]
  40f904:	add	w0, w19, w0
  40f908:	sxtw	x0, w0
  40f90c:	lsl	x0, x0, #3
  40f910:	ldr	x1, [sp, #24]
  40f914:	add	x0, x1, x0
  40f918:	ldr	x1, [sp, #40]
  40f91c:	str	x1, [x0]
  40f920:	add	w19, w19, #0x1
  40f924:	ldr	w0, [sp, #48]
  40f928:	cmp	w19, w0
  40f92c:	b.lt	40f8a8 <sqrt@plt+0xde18>  // b.tstop
  40f930:	ldr	w1, [sp, #60]
  40f934:	ldr	w0, [sp, #48]
  40f938:	add	w0, w1, w0
  40f93c:	str	w0, [sp, #60]
  40f940:	ldr	w1, [sp, #56]
  40f944:	ldr	w0, [sp, #52]
  40f948:	cmp	w1, w0
  40f94c:	b.le	40f960 <sqrt@plt+0xded0>
  40f950:	ldr	w1, [sp, #52]
  40f954:	ldr	w0, [sp, #60]
  40f958:	cmp	w1, w0
  40f95c:	b.gt	40f79c <sqrt@plt+0xdd0c>
  40f960:	ldr	x0, [sp, #16]
  40f964:	ldr	w1, [x0, #48]
  40f968:	ldr	x0, [sp, #16]
  40f96c:	ldr	w2, [x0]
  40f970:	ldr	x0, [sp, #16]
  40f974:	ldr	w0, [x0, #52]
  40f978:	sub	w0, w2, w0
  40f97c:	add	w1, w1, w0
  40f980:	ldr	x0, [sp, #16]
  40f984:	str	w1, [x0, #48]
  40f988:	ldr	x0, [sp, #16]
  40f98c:	ldr	w1, [x0]
  40f990:	ldr	x0, [sp, #16]
  40f994:	str	w1, [x0, #52]
  40f998:	nop
  40f99c:	ldr	x19, [sp], #64
  40f9a0:	ret
  40f9a4:	stp	x29, x30, [sp, #-48]!
  40f9a8:	mov	x29, sp
  40f9ac:	str	w0, [sp, #44]
  40f9b0:	str	x1, [sp, #32]
  40f9b4:	str	x2, [sp, #24]
  40f9b8:	str	w3, [sp, #40]
  40f9bc:	str	x4, [sp, #16]
  40f9c0:	ldr	x0, [sp, #16]
  40f9c4:	ldr	w1, [x0]
  40f9c8:	ldr	x0, [sp, #16]
  40f9cc:	str	w1, [x0, #52]
  40f9d0:	ldr	x0, [sp, #16]
  40f9d4:	ldr	w1, [x0, #52]
  40f9d8:	ldr	x0, [sp, #16]
  40f9dc:	str	w1, [x0, #48]
  40f9e0:	ldr	x0, [sp, #16]
  40f9e4:	str	xzr, [x0, #32]
  40f9e8:	ldr	w0, [sp, #40]
  40f9ec:	cmp	w0, #0x0
  40f9f0:	b.ne	40fa08 <sqrt@plt+0xdf78>  // b.any
  40f9f4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40f9f8:	add	x0, x0, #0x848
  40f9fc:	bl	4019c0 <getenv@plt>
  40fa00:	cmp	x0, #0x0
  40fa04:	b.eq	40fa10 <sqrt@plt+0xdf80>  // b.none
  40fa08:	mov	w0, #0x1                   	// #1
  40fa0c:	b	40fa14 <sqrt@plt+0xdf84>
  40fa10:	mov	w0, #0x0                   	// #0
  40fa14:	ldr	x1, [sp, #16]
  40fa18:	str	w0, [x1, #44]
  40fa1c:	ldr	x0, [sp, #24]
  40fa20:	ldrb	w0, [x0]
  40fa24:	cmp	w0, #0x2d
  40fa28:	b.ne	40fa48 <sqrt@plt+0xdfb8>  // b.any
  40fa2c:	ldr	x0, [sp, #16]
  40fa30:	mov	w1, #0x2                   	// #2
  40fa34:	str	w1, [x0, #40]
  40fa38:	ldr	x0, [sp, #24]
  40fa3c:	add	x0, x0, #0x1
  40fa40:	str	x0, [sp, #24]
  40fa44:	b	40fa98 <sqrt@plt+0xe008>
  40fa48:	ldr	x0, [sp, #24]
  40fa4c:	ldrb	w0, [x0]
  40fa50:	cmp	w0, #0x2b
  40fa54:	b.ne	40fa70 <sqrt@plt+0xdfe0>  // b.any
  40fa58:	ldr	x0, [sp, #16]
  40fa5c:	str	wzr, [x0, #40]
  40fa60:	ldr	x0, [sp, #24]
  40fa64:	add	x0, x0, #0x1
  40fa68:	str	x0, [sp, #24]
  40fa6c:	b	40fa98 <sqrt@plt+0xe008>
  40fa70:	ldr	x0, [sp, #16]
  40fa74:	ldr	w0, [x0, #44]
  40fa78:	cmp	w0, #0x0
  40fa7c:	b.eq	40fa8c <sqrt@plt+0xdffc>  // b.none
  40fa80:	ldr	x0, [sp, #16]
  40fa84:	str	wzr, [x0, #40]
  40fa88:	b	40fa98 <sqrt@plt+0xe008>
  40fa8c:	ldr	x0, [sp, #16]
  40fa90:	mov	w1, #0x1                   	// #1
  40fa94:	str	w1, [x0, #40]
  40fa98:	ldr	x0, [sp, #24]
  40fa9c:	ldp	x29, x30, [sp], #48
  40faa0:	ret
  40faa4:	stp	x29, x30, [sp, #-208]!
  40faa8:	mov	x29, sp
  40faac:	str	x19, [sp, #16]
  40fab0:	str	w0, [sp, #92]
  40fab4:	str	x1, [sp, #80]
  40fab8:	str	x2, [sp, #72]
  40fabc:	str	x3, [sp, #64]
  40fac0:	str	x4, [sp, #56]
  40fac4:	str	w5, [sp, #88]
  40fac8:	str	w6, [sp, #52]
  40facc:	str	x7, [sp, #40]
  40fad0:	ldr	x0, [sp, #40]
  40fad4:	ldr	w0, [x0, #4]
  40fad8:	str	w0, [sp, #204]
  40fadc:	ldr	x0, [sp, #72]
  40fae0:	ldrb	w0, [x0]
  40fae4:	cmp	w0, #0x3a
  40fae8:	b.ne	40faf0 <sqrt@plt+0xe060>  // b.any
  40faec:	str	wzr, [sp, #204]
  40faf0:	ldr	w0, [sp, #92]
  40faf4:	cmp	w0, #0x0
  40faf8:	b.gt	40fb04 <sqrt@plt+0xe074>
  40fafc:	mov	w0, #0xffffffff            	// #-1
  40fb00:	b	410da0 <sqrt@plt+0xf310>
  40fb04:	ldr	x0, [sp, #40]
  40fb08:	str	xzr, [x0, #16]
  40fb0c:	ldr	x0, [sp, #40]
  40fb10:	ldr	w0, [x0]
  40fb14:	cmp	w0, #0x0
  40fb18:	b.eq	40fb2c <sqrt@plt+0xe09c>  // b.none
  40fb1c:	ldr	x0, [sp, #40]
  40fb20:	ldr	w0, [x0, #24]
  40fb24:	cmp	w0, #0x0
  40fb28:	b.ne	40fb70 <sqrt@plt+0xe0e0>  // b.any
  40fb2c:	ldr	x0, [sp, #40]
  40fb30:	ldr	w0, [x0]
  40fb34:	cmp	w0, #0x0
  40fb38:	b.ne	40fb48 <sqrt@plt+0xe0b8>  // b.any
  40fb3c:	ldr	x0, [sp, #40]
  40fb40:	mov	w1, #0x1                   	// #1
  40fb44:	str	w1, [x0]
  40fb48:	ldr	x4, [sp, #40]
  40fb4c:	ldr	w3, [sp, #52]
  40fb50:	ldr	x2, [sp, #72]
  40fb54:	ldr	x1, [sp, #80]
  40fb58:	ldr	w0, [sp, #92]
  40fb5c:	bl	40f9a4 <sqrt@plt+0xdf14>
  40fb60:	str	x0, [sp, #72]
  40fb64:	ldr	x0, [sp, #40]
  40fb68:	mov	w1, #0x1                   	// #1
  40fb6c:	str	w1, [x0, #24]
  40fb70:	ldr	x0, [sp, #40]
  40fb74:	ldr	x0, [x0, #32]
  40fb78:	cmp	x0, #0x0
  40fb7c:	b.eq	40fb94 <sqrt@plt+0xe104>  // b.none
  40fb80:	ldr	x0, [sp, #40]
  40fb84:	ldr	x0, [x0, #32]
  40fb88:	ldrb	w0, [x0]
  40fb8c:	cmp	w0, #0x0
  40fb90:	b.ne	40ff24 <sqrt@plt+0xe494>  // b.any
  40fb94:	ldr	x0, [sp, #40]
  40fb98:	ldr	w1, [x0, #52]
  40fb9c:	ldr	x0, [sp, #40]
  40fba0:	ldr	w0, [x0]
  40fba4:	cmp	w1, w0
  40fba8:	b.le	40fbbc <sqrt@plt+0xe12c>
  40fbac:	ldr	x0, [sp, #40]
  40fbb0:	ldr	w1, [x0]
  40fbb4:	ldr	x0, [sp, #40]
  40fbb8:	str	w1, [x0, #52]
  40fbbc:	ldr	x0, [sp, #40]
  40fbc0:	ldr	w1, [x0, #48]
  40fbc4:	ldr	x0, [sp, #40]
  40fbc8:	ldr	w0, [x0]
  40fbcc:	cmp	w1, w0
  40fbd0:	b.le	40fbe4 <sqrt@plt+0xe154>
  40fbd4:	ldr	x0, [sp, #40]
  40fbd8:	ldr	w1, [x0]
  40fbdc:	ldr	x0, [sp, #40]
  40fbe0:	str	w1, [x0, #48]
  40fbe4:	ldr	x0, [sp, #40]
  40fbe8:	ldr	w0, [x0, #40]
  40fbec:	cmp	w0, #0x1
  40fbf0:	b.ne	40fcec <sqrt@plt+0xe25c>  // b.any
  40fbf4:	ldr	x0, [sp, #40]
  40fbf8:	ldr	w1, [x0, #48]
  40fbfc:	ldr	x0, [sp, #40]
  40fc00:	ldr	w0, [x0, #52]
  40fc04:	cmp	w1, w0
  40fc08:	b.eq	40fc34 <sqrt@plt+0xe1a4>  // b.none
  40fc0c:	ldr	x0, [sp, #40]
  40fc10:	ldr	w1, [x0, #52]
  40fc14:	ldr	x0, [sp, #40]
  40fc18:	ldr	w0, [x0]
  40fc1c:	cmp	w1, w0
  40fc20:	b.eq	40fc34 <sqrt@plt+0xe1a4>  // b.none
  40fc24:	ldr	x1, [sp, #40]
  40fc28:	ldr	x0, [sp, #80]
  40fc2c:	bl	40f768 <sqrt@plt+0xdcd8>
  40fc30:	b	40fc5c <sqrt@plt+0xe1cc>
  40fc34:	ldr	x0, [sp, #40]
  40fc38:	ldr	w1, [x0, #52]
  40fc3c:	ldr	x0, [sp, #40]
  40fc40:	ldr	w0, [x0]
  40fc44:	cmp	w1, w0
  40fc48:	b.eq	40fc74 <sqrt@plt+0xe1e4>  // b.none
  40fc4c:	ldr	x0, [sp, #40]
  40fc50:	ldr	w1, [x0]
  40fc54:	ldr	x0, [sp, #40]
  40fc58:	str	w1, [x0, #48]
  40fc5c:	b	40fc74 <sqrt@plt+0xe1e4>
  40fc60:	ldr	x0, [sp, #40]
  40fc64:	ldr	w0, [x0]
  40fc68:	add	w1, w0, #0x1
  40fc6c:	ldr	x0, [sp, #40]
  40fc70:	str	w1, [x0]
  40fc74:	ldr	x0, [sp, #40]
  40fc78:	ldr	w0, [x0]
  40fc7c:	ldr	w1, [sp, #92]
  40fc80:	cmp	w1, w0
  40fc84:	b.le	40fcdc <sqrt@plt+0xe24c>
  40fc88:	ldr	x0, [sp, #40]
  40fc8c:	ldr	w0, [x0]
  40fc90:	sxtw	x0, w0
  40fc94:	lsl	x0, x0, #3
  40fc98:	ldr	x1, [sp, #80]
  40fc9c:	add	x0, x1, x0
  40fca0:	ldr	x0, [x0]
  40fca4:	ldrb	w0, [x0]
  40fca8:	cmp	w0, #0x2d
  40fcac:	b.ne	40fc60 <sqrt@plt+0xe1d0>  // b.any
  40fcb0:	ldr	x0, [sp, #40]
  40fcb4:	ldr	w0, [x0]
  40fcb8:	sxtw	x0, w0
  40fcbc:	lsl	x0, x0, #3
  40fcc0:	ldr	x1, [sp, #80]
  40fcc4:	add	x0, x1, x0
  40fcc8:	ldr	x0, [x0]
  40fccc:	add	x0, x0, #0x1
  40fcd0:	ldrb	w0, [x0]
  40fcd4:	cmp	w0, #0x0
  40fcd8:	b.eq	40fc60 <sqrt@plt+0xe1d0>  // b.none
  40fcdc:	ldr	x0, [sp, #40]
  40fce0:	ldr	w1, [x0]
  40fce4:	ldr	x0, [sp, #40]
  40fce8:	str	w1, [x0, #52]
  40fcec:	ldr	x0, [sp, #40]
  40fcf0:	ldr	w0, [x0]
  40fcf4:	ldr	w1, [sp, #92]
  40fcf8:	cmp	w1, w0
  40fcfc:	b.eq	40fdc8 <sqrt@plt+0xe338>  // b.none
  40fd00:	ldr	x0, [sp, #40]
  40fd04:	ldr	w0, [x0]
  40fd08:	sxtw	x0, w0
  40fd0c:	lsl	x0, x0, #3
  40fd10:	ldr	x1, [sp, #80]
  40fd14:	add	x0, x1, x0
  40fd18:	ldr	x2, [x0]
  40fd1c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  40fd20:	add	x1, x0, #0x858
  40fd24:	mov	x0, x2
  40fd28:	bl	401950 <strcmp@plt>
  40fd2c:	cmp	w0, #0x0
  40fd30:	b.ne	40fdc8 <sqrt@plt+0xe338>  // b.any
  40fd34:	ldr	x0, [sp, #40]
  40fd38:	ldr	w0, [x0]
  40fd3c:	add	w1, w0, #0x1
  40fd40:	ldr	x0, [sp, #40]
  40fd44:	str	w1, [x0]
  40fd48:	ldr	x0, [sp, #40]
  40fd4c:	ldr	w1, [x0, #48]
  40fd50:	ldr	x0, [sp, #40]
  40fd54:	ldr	w0, [x0, #52]
  40fd58:	cmp	w1, w0
  40fd5c:	b.eq	40fd88 <sqrt@plt+0xe2f8>  // b.none
  40fd60:	ldr	x0, [sp, #40]
  40fd64:	ldr	w1, [x0, #52]
  40fd68:	ldr	x0, [sp, #40]
  40fd6c:	ldr	w0, [x0]
  40fd70:	cmp	w1, w0
  40fd74:	b.eq	40fd88 <sqrt@plt+0xe2f8>  // b.none
  40fd78:	ldr	x1, [sp, #40]
  40fd7c:	ldr	x0, [sp, #80]
  40fd80:	bl	40f768 <sqrt@plt+0xdcd8>
  40fd84:	b	40fdb0 <sqrt@plt+0xe320>
  40fd88:	ldr	x0, [sp, #40]
  40fd8c:	ldr	w1, [x0, #48]
  40fd90:	ldr	x0, [sp, #40]
  40fd94:	ldr	w0, [x0, #52]
  40fd98:	cmp	w1, w0
  40fd9c:	b.ne	40fdb0 <sqrt@plt+0xe320>  // b.any
  40fda0:	ldr	x0, [sp, #40]
  40fda4:	ldr	w1, [x0]
  40fda8:	ldr	x0, [sp, #40]
  40fdac:	str	w1, [x0, #48]
  40fdb0:	ldr	x0, [sp, #40]
  40fdb4:	ldr	w1, [sp, #92]
  40fdb8:	str	w1, [x0, #52]
  40fdbc:	ldr	x0, [sp, #40]
  40fdc0:	ldr	w1, [sp, #92]
  40fdc4:	str	w1, [x0]
  40fdc8:	ldr	x0, [sp, #40]
  40fdcc:	ldr	w0, [x0]
  40fdd0:	ldr	w1, [sp, #92]
  40fdd4:	cmp	w1, w0
  40fdd8:	b.ne	40fe0c <sqrt@plt+0xe37c>  // b.any
  40fddc:	ldr	x0, [sp, #40]
  40fde0:	ldr	w1, [x0, #48]
  40fde4:	ldr	x0, [sp, #40]
  40fde8:	ldr	w0, [x0, #52]
  40fdec:	cmp	w1, w0
  40fdf0:	b.eq	40fe04 <sqrt@plt+0xe374>  // b.none
  40fdf4:	ldr	x0, [sp, #40]
  40fdf8:	ldr	w1, [x0, #48]
  40fdfc:	ldr	x0, [sp, #40]
  40fe00:	str	w1, [x0]
  40fe04:	mov	w0, #0xffffffff            	// #-1
  40fe08:	b	410da0 <sqrt@plt+0xf310>
  40fe0c:	ldr	x0, [sp, #40]
  40fe10:	ldr	w0, [x0]
  40fe14:	sxtw	x0, w0
  40fe18:	lsl	x0, x0, #3
  40fe1c:	ldr	x1, [sp, #80]
  40fe20:	add	x0, x1, x0
  40fe24:	ldr	x0, [x0]
  40fe28:	ldrb	w0, [x0]
  40fe2c:	cmp	w0, #0x2d
  40fe30:	b.ne	40fe60 <sqrt@plt+0xe3d0>  // b.any
  40fe34:	ldr	x0, [sp, #40]
  40fe38:	ldr	w0, [x0]
  40fe3c:	sxtw	x0, w0
  40fe40:	lsl	x0, x0, #3
  40fe44:	ldr	x1, [sp, #80]
  40fe48:	add	x0, x1, x0
  40fe4c:	ldr	x0, [x0]
  40fe50:	add	x0, x0, #0x1
  40fe54:	ldrb	w0, [x0]
  40fe58:	cmp	w0, #0x0
  40fe5c:	b.ne	40feb0 <sqrt@plt+0xe420>  // b.any
  40fe60:	ldr	x0, [sp, #40]
  40fe64:	ldr	w0, [x0, #40]
  40fe68:	cmp	w0, #0x0
  40fe6c:	b.ne	40fe78 <sqrt@plt+0xe3e8>  // b.any
  40fe70:	mov	w0, #0xffffffff            	// #-1
  40fe74:	b	410da0 <sqrt@plt+0xf310>
  40fe78:	ldr	x0, [sp, #40]
  40fe7c:	ldr	w0, [x0]
  40fe80:	add	w2, w0, #0x1
  40fe84:	ldr	x1, [sp, #40]
  40fe88:	str	w2, [x1]
  40fe8c:	sxtw	x0, w0
  40fe90:	lsl	x0, x0, #3
  40fe94:	ldr	x1, [sp, #80]
  40fe98:	add	x0, x1, x0
  40fe9c:	ldr	x1, [x0]
  40fea0:	ldr	x0, [sp, #40]
  40fea4:	str	x1, [x0, #16]
  40fea8:	mov	w0, #0x1                   	// #1
  40feac:	b	410da0 <sqrt@plt+0xf310>
  40feb0:	ldr	x0, [sp, #40]
  40feb4:	ldr	w0, [x0]
  40feb8:	sxtw	x0, w0
  40febc:	lsl	x0, x0, #3
  40fec0:	ldr	x1, [sp, #80]
  40fec4:	add	x0, x1, x0
  40fec8:	ldr	x1, [x0]
  40fecc:	ldr	x0, [sp, #64]
  40fed0:	cmp	x0, #0x0
  40fed4:	b.eq	40ff0c <sqrt@plt+0xe47c>  // b.none
  40fed8:	ldr	x0, [sp, #40]
  40fedc:	ldr	w0, [x0]
  40fee0:	sxtw	x0, w0
  40fee4:	lsl	x0, x0, #3
  40fee8:	ldr	x2, [sp, #80]
  40feec:	add	x0, x2, x0
  40fef0:	ldr	x0, [x0]
  40fef4:	add	x0, x0, #0x1
  40fef8:	ldrb	w0, [x0]
  40fefc:	cmp	w0, #0x2d
  40ff00:	b.ne	40ff0c <sqrt@plt+0xe47c>  // b.any
  40ff04:	mov	w0, #0x1                   	// #1
  40ff08:	b	40ff10 <sqrt@plt+0xe480>
  40ff0c:	mov	w0, #0x0                   	// #0
  40ff10:	sxtw	x0, w0
  40ff14:	add	x0, x0, #0x1
  40ff18:	add	x1, x1, x0
  40ff1c:	ldr	x0, [sp, #40]
  40ff20:	str	x1, [x0, #32]
  40ff24:	ldr	x0, [sp, #64]
  40ff28:	cmp	x0, #0x0
  40ff2c:	b.eq	41061c <sqrt@plt+0xeb8c>  // b.none
  40ff30:	ldr	x0, [sp, #40]
  40ff34:	ldr	w0, [x0]
  40ff38:	sxtw	x0, w0
  40ff3c:	lsl	x0, x0, #3
  40ff40:	ldr	x1, [sp, #80]
  40ff44:	add	x0, x1, x0
  40ff48:	ldr	x0, [x0]
  40ff4c:	add	x0, x0, #0x1
  40ff50:	ldrb	w0, [x0]
  40ff54:	cmp	w0, #0x2d
  40ff58:	b.eq	40ffcc <sqrt@plt+0xe53c>  // b.none
  40ff5c:	ldr	w0, [sp, #88]
  40ff60:	cmp	w0, #0x0
  40ff64:	b.eq	41061c <sqrt@plt+0xeb8c>  // b.none
  40ff68:	ldr	x0, [sp, #40]
  40ff6c:	ldr	w0, [x0]
  40ff70:	sxtw	x0, w0
  40ff74:	lsl	x0, x0, #3
  40ff78:	ldr	x1, [sp, #80]
  40ff7c:	add	x0, x1, x0
  40ff80:	ldr	x0, [x0]
  40ff84:	add	x0, x0, #0x2
  40ff88:	ldrb	w0, [x0]
  40ff8c:	cmp	w0, #0x0
  40ff90:	b.ne	40ffcc <sqrt@plt+0xe53c>  // b.any
  40ff94:	ldr	x0, [sp, #40]
  40ff98:	ldr	w0, [x0]
  40ff9c:	sxtw	x0, w0
  40ffa0:	lsl	x0, x0, #3
  40ffa4:	ldr	x1, [sp, #80]
  40ffa8:	add	x0, x1, x0
  40ffac:	ldr	x0, [x0]
  40ffb0:	add	x0, x0, #0x1
  40ffb4:	ldrb	w0, [x0]
  40ffb8:	mov	w1, w0
  40ffbc:	ldr	x0, [sp, #72]
  40ffc0:	bl	401790 <strchr@plt>
  40ffc4:	cmp	x0, #0x0
  40ffc8:	b.ne	41061c <sqrt@plt+0xeb8c>  // b.any
  40ffcc:	str	xzr, [sp, #176]
  40ffd0:	str	wzr, [sp, #172]
  40ffd4:	str	wzr, [sp, #168]
  40ffd8:	mov	w0, #0xffffffff            	// #-1
  40ffdc:	str	w0, [sp, #164]
  40ffe0:	ldr	x0, [sp, #40]
  40ffe4:	ldr	x0, [x0, #32]
  40ffe8:	str	x0, [sp, #192]
  40ffec:	b	40fffc <sqrt@plt+0xe56c>
  40fff0:	ldr	x0, [sp, #192]
  40fff4:	add	x0, x0, #0x1
  40fff8:	str	x0, [sp, #192]
  40fffc:	ldr	x0, [sp, #192]
  410000:	ldrb	w0, [x0]
  410004:	cmp	w0, #0x0
  410008:	b.eq	41001c <sqrt@plt+0xe58c>  // b.none
  41000c:	ldr	x0, [sp, #192]
  410010:	ldrb	w0, [x0]
  410014:	cmp	w0, #0x3d
  410018:	b.ne	40fff0 <sqrt@plt+0xe560>  // b.any
  41001c:	ldr	x0, [sp, #64]
  410020:	str	x0, [sp, #184]
  410024:	str	wzr, [sp, #160]
  410028:	b	41013c <sqrt@plt+0xe6ac>
  41002c:	ldr	x0, [sp, #184]
  410030:	ldr	x3, [x0]
  410034:	ldr	x0, [sp, #40]
  410038:	ldr	x4, [x0, #32]
  41003c:	ldr	x0, [sp, #40]
  410040:	ldr	x0, [x0, #32]
  410044:	ldr	x1, [sp, #192]
  410048:	sub	x0, x1, x0
  41004c:	mov	x2, x0
  410050:	mov	x1, x4
  410054:	mov	x0, x3
  410058:	bl	401860 <strncmp@plt>
  41005c:	cmp	w0, #0x0
  410060:	b.ne	410124 <sqrt@plt+0xe694>  // b.any
  410064:	ldr	x0, [sp, #40]
  410068:	ldr	x0, [x0, #32]
  41006c:	ldr	x1, [sp, #192]
  410070:	sub	x0, x1, x0
  410074:	mov	w19, w0
  410078:	ldr	x0, [sp, #184]
  41007c:	ldr	x0, [x0]
  410080:	bl	401710 <strlen@plt>
  410084:	cmp	w19, w0
  410088:	b.ne	4100a8 <sqrt@plt+0xe618>  // b.any
  41008c:	ldr	x0, [sp, #184]
  410090:	str	x0, [sp, #176]
  410094:	ldr	w0, [sp, #160]
  410098:	str	w0, [sp, #164]
  41009c:	mov	w0, #0x1                   	// #1
  4100a0:	str	w0, [sp, #172]
  4100a4:	b	41014c <sqrt@plt+0xe6bc>
  4100a8:	ldr	x0, [sp, #176]
  4100ac:	cmp	x0, #0x0
  4100b0:	b.ne	4100c8 <sqrt@plt+0xe638>  // b.any
  4100b4:	ldr	x0, [sp, #184]
  4100b8:	str	x0, [sp, #176]
  4100bc:	ldr	w0, [sp, #160]
  4100c0:	str	w0, [sp, #164]
  4100c4:	b	410124 <sqrt@plt+0xe694>
  4100c8:	ldr	w0, [sp, #88]
  4100cc:	cmp	w0, #0x0
  4100d0:	b.ne	41011c <sqrt@plt+0xe68c>  // b.any
  4100d4:	ldr	x0, [sp, #176]
  4100d8:	ldr	w1, [x0, #8]
  4100dc:	ldr	x0, [sp, #184]
  4100e0:	ldr	w0, [x0, #8]
  4100e4:	cmp	w1, w0
  4100e8:	b.ne	41011c <sqrt@plt+0xe68c>  // b.any
  4100ec:	ldr	x0, [sp, #176]
  4100f0:	ldr	x1, [x0, #16]
  4100f4:	ldr	x0, [sp, #184]
  4100f8:	ldr	x0, [x0, #16]
  4100fc:	cmp	x1, x0
  410100:	b.ne	41011c <sqrt@plt+0xe68c>  // b.any
  410104:	ldr	x0, [sp, #176]
  410108:	ldr	w1, [x0, #24]
  41010c:	ldr	x0, [sp, #184]
  410110:	ldr	w0, [x0, #24]
  410114:	cmp	w1, w0
  410118:	b.eq	410124 <sqrt@plt+0xe694>  // b.none
  41011c:	mov	w0, #0x1                   	// #1
  410120:	str	w0, [sp, #168]
  410124:	ldr	x0, [sp, #184]
  410128:	add	x0, x0, #0x20
  41012c:	str	x0, [sp, #184]
  410130:	ldr	w0, [sp, #160]
  410134:	add	w0, w0, #0x1
  410138:	str	w0, [sp, #160]
  41013c:	ldr	x0, [sp, #184]
  410140:	ldr	x0, [x0]
  410144:	cmp	x0, #0x0
  410148:	b.ne	41002c <sqrt@plt+0xe59c>  // b.any
  41014c:	ldr	w0, [sp, #168]
  410150:	cmp	w0, #0x0
  410154:	b.eq	4101f8 <sqrt@plt+0xe768>  // b.none
  410158:	ldr	w0, [sp, #172]
  41015c:	cmp	w0, #0x0
  410160:	b.ne	4101f8 <sqrt@plt+0xe768>  // b.any
  410164:	ldr	w0, [sp, #204]
  410168:	cmp	w0, #0x0
  41016c:	b.eq	4101b4 <sqrt@plt+0xe724>  // b.none
  410170:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410174:	add	x0, x0, #0x48
  410178:	ldr	x4, [x0]
  41017c:	ldr	x0, [sp, #80]
  410180:	ldr	x2, [x0]
  410184:	ldr	x0, [sp, #40]
  410188:	ldr	w0, [x0]
  41018c:	sxtw	x0, w0
  410190:	lsl	x0, x0, #3
  410194:	ldr	x1, [sp, #80]
  410198:	add	x0, x1, x0
  41019c:	ldr	x0, [x0]
  4101a0:	mov	x3, x0
  4101a4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  4101a8:	add	x1, x0, #0x860
  4101ac:	mov	x0, x4
  4101b0:	bl	401720 <fprintf@plt>
  4101b4:	ldr	x0, [sp, #40]
  4101b8:	ldr	x19, [x0, #32]
  4101bc:	ldr	x0, [sp, #40]
  4101c0:	ldr	x0, [x0, #32]
  4101c4:	bl	401710 <strlen@plt>
  4101c8:	add	x1, x19, x0
  4101cc:	ldr	x0, [sp, #40]
  4101d0:	str	x1, [x0, #32]
  4101d4:	ldr	x0, [sp, #40]
  4101d8:	ldr	w0, [x0]
  4101dc:	add	w1, w0, #0x1
  4101e0:	ldr	x0, [sp, #40]
  4101e4:	str	w1, [x0]
  4101e8:	ldr	x0, [sp, #40]
  4101ec:	str	wzr, [x0, #8]
  4101f0:	mov	w0, #0x3f                  	// #63
  4101f4:	b	410da0 <sqrt@plt+0xf310>
  4101f8:	ldr	x0, [sp, #176]
  4101fc:	cmp	x0, #0x0
  410200:	b.eq	4104c8 <sqrt@plt+0xea38>  // b.none
  410204:	ldr	w0, [sp, #164]
  410208:	str	w0, [sp, #160]
  41020c:	ldr	x0, [sp, #40]
  410210:	ldr	w0, [x0]
  410214:	add	w1, w0, #0x1
  410218:	ldr	x0, [sp, #40]
  41021c:	str	w1, [x0]
  410220:	ldr	x0, [sp, #192]
  410224:	ldrb	w0, [x0]
  410228:	cmp	w0, #0x0
  41022c:	b.eq	41035c <sqrt@plt+0xe8cc>  // b.none
  410230:	ldr	x0, [sp, #176]
  410234:	ldr	w0, [x0, #8]
  410238:	cmp	w0, #0x0
  41023c:	b.eq	410254 <sqrt@plt+0xe7c4>  // b.none
  410240:	ldr	x0, [sp, #192]
  410244:	add	x1, x0, #0x1
  410248:	ldr	x0, [sp, #40]
  41024c:	str	x1, [x0, #16]
  410250:	b	410458 <sqrt@plt+0xe9c8>
  410254:	ldr	w0, [sp, #204]
  410258:	cmp	w0, #0x0
  41025c:	b.eq	410324 <sqrt@plt+0xe894>  // b.none
  410260:	ldr	x0, [sp, #40]
  410264:	ldr	w0, [x0]
  410268:	sxtw	x0, w0
  41026c:	lsl	x0, x0, #3
  410270:	sub	x0, x0, #0x8
  410274:	ldr	x1, [sp, #80]
  410278:	add	x0, x1, x0
  41027c:	ldr	x0, [x0]
  410280:	add	x0, x0, #0x1
  410284:	ldrb	w0, [x0]
  410288:	cmp	w0, #0x2d
  41028c:	b.ne	4102c8 <sqrt@plt+0xe838>  // b.any
  410290:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410294:	add	x0, x0, #0x48
  410298:	ldr	x4, [x0]
  41029c:	ldr	x0, [sp, #80]
  4102a0:	ldr	x1, [x0]
  4102a4:	ldr	x0, [sp, #176]
  4102a8:	ldr	x0, [x0]
  4102ac:	mov	x3, x0
  4102b0:	mov	x2, x1
  4102b4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  4102b8:	add	x1, x0, #0x880
  4102bc:	mov	x0, x4
  4102c0:	bl	401720 <fprintf@plt>
  4102c4:	b	410324 <sqrt@plt+0xe894>
  4102c8:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4102cc:	add	x0, x0, #0x48
  4102d0:	ldr	x5, [x0]
  4102d4:	ldr	x0, [sp, #80]
  4102d8:	ldr	x2, [x0]
  4102dc:	ldr	x0, [sp, #40]
  4102e0:	ldr	w0, [x0]
  4102e4:	sxtw	x0, w0
  4102e8:	lsl	x0, x0, #3
  4102ec:	sub	x0, x0, #0x8
  4102f0:	ldr	x1, [sp, #80]
  4102f4:	add	x0, x1, x0
  4102f8:	ldr	x0, [x0]
  4102fc:	ldrb	w0, [x0]
  410300:	mov	w1, w0
  410304:	ldr	x0, [sp, #176]
  410308:	ldr	x0, [x0]
  41030c:	mov	x4, x0
  410310:	mov	w3, w1
  410314:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  410318:	add	x1, x0, #0x8b0
  41031c:	mov	x0, x5
  410320:	bl	401720 <fprintf@plt>
  410324:	ldr	x0, [sp, #40]
  410328:	ldr	x19, [x0, #32]
  41032c:	ldr	x0, [sp, #40]
  410330:	ldr	x0, [x0, #32]
  410334:	bl	401710 <strlen@plt>
  410338:	add	x1, x19, x0
  41033c:	ldr	x0, [sp, #40]
  410340:	str	x1, [x0, #32]
  410344:	ldr	x0, [sp, #176]
  410348:	ldr	w1, [x0, #24]
  41034c:	ldr	x0, [sp, #40]
  410350:	str	w1, [x0, #8]
  410354:	mov	w0, #0x3f                  	// #63
  410358:	b	410da0 <sqrt@plt+0xf310>
  41035c:	ldr	x0, [sp, #176]
  410360:	ldr	w0, [x0, #8]
  410364:	cmp	w0, #0x1
  410368:	b.ne	410458 <sqrt@plt+0xe9c8>  // b.any
  41036c:	ldr	x0, [sp, #40]
  410370:	ldr	w0, [x0]
  410374:	ldr	w1, [sp, #92]
  410378:	cmp	w1, w0
  41037c:	b.le	4103b4 <sqrt@plt+0xe924>
  410380:	ldr	x0, [sp, #40]
  410384:	ldr	w0, [x0]
  410388:	add	w2, w0, #0x1
  41038c:	ldr	x1, [sp, #40]
  410390:	str	w2, [x1]
  410394:	sxtw	x0, w0
  410398:	lsl	x0, x0, #3
  41039c:	ldr	x1, [sp, #80]
  4103a0:	add	x0, x1, x0
  4103a4:	ldr	x1, [x0]
  4103a8:	ldr	x0, [sp, #40]
  4103ac:	str	x1, [x0, #16]
  4103b0:	b	410458 <sqrt@plt+0xe9c8>
  4103b4:	ldr	w0, [sp, #204]
  4103b8:	cmp	w0, #0x0
  4103bc:	b.eq	410408 <sqrt@plt+0xe978>  // b.none
  4103c0:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4103c4:	add	x0, x0, #0x48
  4103c8:	ldr	x4, [x0]
  4103cc:	ldr	x0, [sp, #80]
  4103d0:	ldr	x2, [x0]
  4103d4:	ldr	x0, [sp, #40]
  4103d8:	ldr	w0, [x0]
  4103dc:	sxtw	x0, w0
  4103e0:	lsl	x0, x0, #3
  4103e4:	sub	x0, x0, #0x8
  4103e8:	ldr	x1, [sp, #80]
  4103ec:	add	x0, x1, x0
  4103f0:	ldr	x0, [x0]
  4103f4:	mov	x3, x0
  4103f8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  4103fc:	add	x1, x0, #0x8e0
  410400:	mov	x0, x4
  410404:	bl	401720 <fprintf@plt>
  410408:	ldr	x0, [sp, #40]
  41040c:	ldr	x19, [x0, #32]
  410410:	ldr	x0, [sp, #40]
  410414:	ldr	x0, [x0, #32]
  410418:	bl	401710 <strlen@plt>
  41041c:	add	x1, x19, x0
  410420:	ldr	x0, [sp, #40]
  410424:	str	x1, [x0, #32]
  410428:	ldr	x0, [sp, #176]
  41042c:	ldr	w1, [x0, #24]
  410430:	ldr	x0, [sp, #40]
  410434:	str	w1, [x0, #8]
  410438:	ldr	x0, [sp, #72]
  41043c:	ldrb	w0, [x0]
  410440:	cmp	w0, #0x3a
  410444:	b.ne	410450 <sqrt@plt+0xe9c0>  // b.any
  410448:	mov	w0, #0x3a                  	// #58
  41044c:	b	410da0 <sqrt@plt+0xf310>
  410450:	mov	w0, #0x3f                  	// #63
  410454:	b	410da0 <sqrt@plt+0xf310>
  410458:	ldr	x0, [sp, #40]
  41045c:	ldr	x19, [x0, #32]
  410460:	ldr	x0, [sp, #40]
  410464:	ldr	x0, [x0, #32]
  410468:	bl	401710 <strlen@plt>
  41046c:	add	x1, x19, x0
  410470:	ldr	x0, [sp, #40]
  410474:	str	x1, [x0, #32]
  410478:	ldr	x0, [sp, #56]
  41047c:	cmp	x0, #0x0
  410480:	b.eq	410490 <sqrt@plt+0xea00>  // b.none
  410484:	ldr	x0, [sp, #56]
  410488:	ldr	w1, [sp, #160]
  41048c:	str	w1, [x0]
  410490:	ldr	x0, [sp, #176]
  410494:	ldr	x0, [x0, #16]
  410498:	cmp	x0, #0x0
  41049c:	b.eq	4104bc <sqrt@plt+0xea2c>  // b.none
  4104a0:	ldr	x0, [sp, #176]
  4104a4:	ldr	x0, [x0, #16]
  4104a8:	ldr	x1, [sp, #176]
  4104ac:	ldr	w1, [x1, #24]
  4104b0:	str	w1, [x0]
  4104b4:	mov	w0, #0x0                   	// #0
  4104b8:	b	410da0 <sqrt@plt+0xf310>
  4104bc:	ldr	x0, [sp, #176]
  4104c0:	ldr	w0, [x0, #24]
  4104c4:	b	410da0 <sqrt@plt+0xf310>
  4104c8:	ldr	w0, [sp, #88]
  4104cc:	cmp	w0, #0x0
  4104d0:	b.eq	410520 <sqrt@plt+0xea90>  // b.none
  4104d4:	ldr	x0, [sp, #40]
  4104d8:	ldr	w0, [x0]
  4104dc:	sxtw	x0, w0
  4104e0:	lsl	x0, x0, #3
  4104e4:	ldr	x1, [sp, #80]
  4104e8:	add	x0, x1, x0
  4104ec:	ldr	x0, [x0]
  4104f0:	add	x0, x0, #0x1
  4104f4:	ldrb	w0, [x0]
  4104f8:	cmp	w0, #0x2d
  4104fc:	b.eq	410520 <sqrt@plt+0xea90>  // b.none
  410500:	ldr	x0, [sp, #40]
  410504:	ldr	x0, [x0, #32]
  410508:	ldrb	w0, [x0]
  41050c:	mov	w1, w0
  410510:	ldr	x0, [sp, #72]
  410514:	bl	401790 <strchr@plt>
  410518:	cmp	x0, #0x0
  41051c:	b.ne	41061c <sqrt@plt+0xeb8c>  // b.any
  410520:	ldr	w0, [sp, #204]
  410524:	cmp	w0, #0x0
  410528:	b.eq	4105e8 <sqrt@plt+0xeb58>  // b.none
  41052c:	ldr	x0, [sp, #40]
  410530:	ldr	w0, [x0]
  410534:	sxtw	x0, w0
  410538:	lsl	x0, x0, #3
  41053c:	ldr	x1, [sp, #80]
  410540:	add	x0, x1, x0
  410544:	ldr	x0, [x0]
  410548:	add	x0, x0, #0x1
  41054c:	ldrb	w0, [x0]
  410550:	cmp	w0, #0x2d
  410554:	b.ne	410590 <sqrt@plt+0xeb00>  // b.any
  410558:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41055c:	add	x0, x0, #0x48
  410560:	ldr	x4, [x0]
  410564:	ldr	x0, [sp, #80]
  410568:	ldr	x1, [x0]
  41056c:	ldr	x0, [sp, #40]
  410570:	ldr	x0, [x0, #32]
  410574:	mov	x3, x0
  410578:	mov	x2, x1
  41057c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  410580:	add	x1, x0, #0x908
  410584:	mov	x0, x4
  410588:	bl	401720 <fprintf@plt>
  41058c:	b	4105e8 <sqrt@plt+0xeb58>
  410590:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410594:	add	x0, x0, #0x48
  410598:	ldr	x5, [x0]
  41059c:	ldr	x0, [sp, #80]
  4105a0:	ldr	x2, [x0]
  4105a4:	ldr	x0, [sp, #40]
  4105a8:	ldr	w0, [x0]
  4105ac:	sxtw	x0, w0
  4105b0:	lsl	x0, x0, #3
  4105b4:	ldr	x1, [sp, #80]
  4105b8:	add	x0, x1, x0
  4105bc:	ldr	x0, [x0]
  4105c0:	ldrb	w0, [x0]
  4105c4:	mov	w1, w0
  4105c8:	ldr	x0, [sp, #40]
  4105cc:	ldr	x0, [x0, #32]
  4105d0:	mov	x4, x0
  4105d4:	mov	w3, w1
  4105d8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  4105dc:	add	x1, x0, #0x928
  4105e0:	mov	x0, x5
  4105e4:	bl	401720 <fprintf@plt>
  4105e8:	ldr	x0, [sp, #40]
  4105ec:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2d88>
  4105f0:	add	x1, x1, #0x948
  4105f4:	str	x1, [x0, #32]
  4105f8:	ldr	x0, [sp, #40]
  4105fc:	ldr	w0, [x0]
  410600:	add	w1, w0, #0x1
  410604:	ldr	x0, [sp, #40]
  410608:	str	w1, [x0]
  41060c:	ldr	x0, [sp, #40]
  410610:	str	wzr, [x0, #8]
  410614:	mov	w0, #0x3f                  	// #63
  410618:	b	410da0 <sqrt@plt+0xf310>
  41061c:	ldr	x0, [sp, #40]
  410620:	ldr	x0, [x0, #32]
  410624:	add	x2, x0, #0x1
  410628:	ldr	x1, [sp, #40]
  41062c:	str	x2, [x1, #32]
  410630:	ldrb	w0, [x0]
  410634:	strb	w0, [sp, #159]
  410638:	ldrb	w0, [sp, #159]
  41063c:	mov	w1, w0
  410640:	ldr	x0, [sp, #72]
  410644:	bl	401790 <strchr@plt>
  410648:	str	x0, [sp, #104]
  41064c:	ldr	x0, [sp, #40]
  410650:	ldr	x0, [x0, #32]
  410654:	ldrb	w0, [x0]
  410658:	cmp	w0, #0x0
  41065c:	b.ne	410674 <sqrt@plt+0xebe4>  // b.any
  410660:	ldr	x0, [sp, #40]
  410664:	ldr	w0, [x0]
  410668:	add	w1, w0, #0x1
  41066c:	ldr	x0, [sp, #40]
  410670:	str	w1, [x0]
  410674:	ldr	x0, [sp, #104]
  410678:	cmp	x0, #0x0
  41067c:	b.eq	41068c <sqrt@plt+0xebfc>  // b.none
  410680:	ldrb	w0, [sp, #159]
  410684:	cmp	w0, #0x3a
  410688:	b.ne	410720 <sqrt@plt+0xec90>  // b.any
  41068c:	ldr	w0, [sp, #204]
  410690:	cmp	w0, #0x0
  410694:	b.eq	41070c <sqrt@plt+0xec7c>  // b.none
  410698:	ldr	x0, [sp, #40]
  41069c:	ldr	w0, [x0, #44]
  4106a0:	cmp	w0, #0x0
  4106a4:	b.eq	4106dc <sqrt@plt+0xec4c>  // b.none
  4106a8:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4106ac:	add	x0, x0, #0x48
  4106b0:	ldr	x4, [x0]
  4106b4:	ldr	x0, [sp, #80]
  4106b8:	ldr	x0, [x0]
  4106bc:	ldrb	w1, [sp, #159]
  4106c0:	mov	w3, w1
  4106c4:	mov	x2, x0
  4106c8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  4106cc:	add	x1, x0, #0x950
  4106d0:	mov	x0, x4
  4106d4:	bl	401720 <fprintf@plt>
  4106d8:	b	41070c <sqrt@plt+0xec7c>
  4106dc:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4106e0:	add	x0, x0, #0x48
  4106e4:	ldr	x4, [x0]
  4106e8:	ldr	x0, [sp, #80]
  4106ec:	ldr	x0, [x0]
  4106f0:	ldrb	w1, [sp, #159]
  4106f4:	mov	w3, w1
  4106f8:	mov	x2, x0
  4106fc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  410700:	add	x1, x0, #0x970
  410704:	mov	x0, x4
  410708:	bl	401720 <fprintf@plt>
  41070c:	ldrb	w1, [sp, #159]
  410710:	ldr	x0, [sp, #40]
  410714:	str	w1, [x0, #8]
  410718:	mov	w0, #0x3f                  	// #63
  41071c:	b	410da0 <sqrt@plt+0xf310>
  410720:	ldr	x0, [sp, #104]
  410724:	ldrb	w0, [x0]
  410728:	cmp	w0, #0x57
  41072c:	b.ne	410c2c <sqrt@plt+0xf19c>  // b.any
  410730:	ldr	x0, [sp, #104]
  410734:	add	x0, x0, #0x1
  410738:	ldrb	w0, [x0]
  41073c:	cmp	w0, #0x3b
  410740:	b.ne	410c2c <sqrt@plt+0xf19c>  // b.any
  410744:	str	xzr, [sp, #128]
  410748:	str	wzr, [sp, #124]
  41074c:	str	wzr, [sp, #120]
  410750:	str	wzr, [sp, #116]
  410754:	ldr	x0, [sp, #40]
  410758:	ldr	x0, [x0, #32]
  41075c:	ldrb	w0, [x0]
  410760:	cmp	w0, #0x0
  410764:	b.eq	410790 <sqrt@plt+0xed00>  // b.none
  410768:	ldr	x0, [sp, #40]
  41076c:	ldr	x1, [x0, #32]
  410770:	ldr	x0, [sp, #40]
  410774:	str	x1, [x0, #16]
  410778:	ldr	x0, [sp, #40]
  41077c:	ldr	w0, [x0]
  410780:	add	w1, w0, #0x1
  410784:	ldr	x0, [sp, #40]
  410788:	str	w1, [x0]
  41078c:	b	410848 <sqrt@plt+0xedb8>
  410790:	ldr	x0, [sp, #40]
  410794:	ldr	w0, [x0]
  410798:	ldr	w1, [sp, #92]
  41079c:	cmp	w1, w0
  4107a0:	b.ne	410818 <sqrt@plt+0xed88>  // b.any
  4107a4:	ldr	w0, [sp, #204]
  4107a8:	cmp	w0, #0x0
  4107ac:	b.eq	4107e0 <sqrt@plt+0xed50>  // b.none
  4107b0:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4107b4:	add	x0, x0, #0x48
  4107b8:	ldr	x4, [x0]
  4107bc:	ldr	x0, [sp, #80]
  4107c0:	ldr	x0, [x0]
  4107c4:	ldrb	w1, [sp, #159]
  4107c8:	mov	w3, w1
  4107cc:	mov	x2, x0
  4107d0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  4107d4:	add	x1, x0, #0x990
  4107d8:	mov	x0, x4
  4107dc:	bl	401720 <fprintf@plt>
  4107e0:	ldrb	w1, [sp, #159]
  4107e4:	ldr	x0, [sp, #40]
  4107e8:	str	w1, [x0, #8]
  4107ec:	ldr	x0, [sp, #72]
  4107f0:	ldrb	w0, [x0]
  4107f4:	cmp	w0, #0x3a
  4107f8:	b.ne	410808 <sqrt@plt+0xed78>  // b.any
  4107fc:	mov	w0, #0x3a                  	// #58
  410800:	strb	w0, [sp, #159]
  410804:	b	410810 <sqrt@plt+0xed80>
  410808:	mov	w0, #0x3f                  	// #63
  41080c:	strb	w0, [sp, #159]
  410810:	ldrb	w0, [sp, #159]
  410814:	b	410da0 <sqrt@plt+0xf310>
  410818:	ldr	x0, [sp, #40]
  41081c:	ldr	w0, [x0]
  410820:	add	w2, w0, #0x1
  410824:	ldr	x1, [sp, #40]
  410828:	str	w2, [x1]
  41082c:	sxtw	x0, w0
  410830:	lsl	x0, x0, #3
  410834:	ldr	x1, [sp, #80]
  410838:	add	x0, x1, x0
  41083c:	ldr	x1, [x0]
  410840:	ldr	x0, [sp, #40]
  410844:	str	x1, [x0, #16]
  410848:	ldr	x0, [sp, #40]
  41084c:	ldr	x0, [x0, #16]
  410850:	str	x0, [sp, #144]
  410854:	ldr	x0, [sp, #40]
  410858:	ldr	x1, [sp, #144]
  41085c:	str	x1, [x0, #32]
  410860:	b	410870 <sqrt@plt+0xede0>
  410864:	ldr	x0, [sp, #144]
  410868:	add	x0, x0, #0x1
  41086c:	str	x0, [sp, #144]
  410870:	ldr	x0, [sp, #144]
  410874:	ldrb	w0, [x0]
  410878:	cmp	w0, #0x0
  41087c:	b.eq	410890 <sqrt@plt+0xee00>  // b.none
  410880:	ldr	x0, [sp, #144]
  410884:	ldrb	w0, [x0]
  410888:	cmp	w0, #0x3d
  41088c:	b.ne	410864 <sqrt@plt+0xedd4>  // b.any
  410890:	ldr	x0, [sp, #64]
  410894:	str	x0, [sp, #136]
  410898:	str	wzr, [sp, #112]
  41089c:	b	41095c <sqrt@plt+0xeecc>
  4108a0:	ldr	x0, [sp, #136]
  4108a4:	ldr	x3, [x0]
  4108a8:	ldr	x0, [sp, #40]
  4108ac:	ldr	x4, [x0, #32]
  4108b0:	ldr	x0, [sp, #40]
  4108b4:	ldr	x0, [x0, #32]
  4108b8:	ldr	x1, [sp, #144]
  4108bc:	sub	x0, x1, x0
  4108c0:	mov	x2, x0
  4108c4:	mov	x1, x4
  4108c8:	mov	x0, x3
  4108cc:	bl	401860 <strncmp@plt>
  4108d0:	cmp	w0, #0x0
  4108d4:	b.ne	410944 <sqrt@plt+0xeeb4>  // b.any
  4108d8:	ldr	x0, [sp, #40]
  4108dc:	ldr	x0, [x0, #32]
  4108e0:	ldr	x1, [sp, #144]
  4108e4:	sub	x0, x1, x0
  4108e8:	mov	w19, w0
  4108ec:	ldr	x0, [sp, #136]
  4108f0:	ldr	x0, [x0]
  4108f4:	bl	401710 <strlen@plt>
  4108f8:	cmp	x19, x0
  4108fc:	b.ne	41091c <sqrt@plt+0xee8c>  // b.any
  410900:	ldr	x0, [sp, #136]
  410904:	str	x0, [sp, #128]
  410908:	ldr	w0, [sp, #112]
  41090c:	str	w0, [sp, #116]
  410910:	mov	w0, #0x1                   	// #1
  410914:	str	w0, [sp, #124]
  410918:	b	41096c <sqrt@plt+0xeedc>
  41091c:	ldr	x0, [sp, #128]
  410920:	cmp	x0, #0x0
  410924:	b.ne	41093c <sqrt@plt+0xeeac>  // b.any
  410928:	ldr	x0, [sp, #136]
  41092c:	str	x0, [sp, #128]
  410930:	ldr	w0, [sp, #112]
  410934:	str	w0, [sp, #116]
  410938:	b	410944 <sqrt@plt+0xeeb4>
  41093c:	mov	w0, #0x1                   	// #1
  410940:	str	w0, [sp, #120]
  410944:	ldr	x0, [sp, #136]
  410948:	add	x0, x0, #0x20
  41094c:	str	x0, [sp, #136]
  410950:	ldr	w0, [sp, #112]
  410954:	add	w0, w0, #0x1
  410958:	str	w0, [sp, #112]
  41095c:	ldr	x0, [sp, #136]
  410960:	ldr	x0, [x0]
  410964:	cmp	x0, #0x0
  410968:	b.ne	4108a0 <sqrt@plt+0xee10>  // b.any
  41096c:	ldr	w0, [sp, #120]
  410970:	cmp	w0, #0x0
  410974:	b.eq	410a10 <sqrt@plt+0xef80>  // b.none
  410978:	ldr	w0, [sp, #124]
  41097c:	cmp	w0, #0x0
  410980:	b.ne	410a10 <sqrt@plt+0xef80>  // b.any
  410984:	ldr	w0, [sp, #204]
  410988:	cmp	w0, #0x0
  41098c:	b.eq	4109d4 <sqrt@plt+0xef44>  // b.none
  410990:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410994:	add	x0, x0, #0x48
  410998:	ldr	x4, [x0]
  41099c:	ldr	x0, [sp, #80]
  4109a0:	ldr	x2, [x0]
  4109a4:	ldr	x0, [sp, #40]
  4109a8:	ldr	w0, [x0]
  4109ac:	sxtw	x0, w0
  4109b0:	lsl	x0, x0, #3
  4109b4:	ldr	x1, [sp, #80]
  4109b8:	add	x0, x1, x0
  4109bc:	ldr	x0, [x0]
  4109c0:	mov	x3, x0
  4109c4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  4109c8:	add	x1, x0, #0x9b8
  4109cc:	mov	x0, x4
  4109d0:	bl	401720 <fprintf@plt>
  4109d4:	ldr	x0, [sp, #40]
  4109d8:	ldr	x19, [x0, #32]
  4109dc:	ldr	x0, [sp, #40]
  4109e0:	ldr	x0, [x0, #32]
  4109e4:	bl	401710 <strlen@plt>
  4109e8:	add	x1, x19, x0
  4109ec:	ldr	x0, [sp, #40]
  4109f0:	str	x1, [x0, #32]
  4109f4:	ldr	x0, [sp, #40]
  4109f8:	ldr	w0, [x0]
  4109fc:	add	w1, w0, #0x1
  410a00:	ldr	x0, [sp, #40]
  410a04:	str	w1, [x0]
  410a08:	mov	w0, #0x3f                  	// #63
  410a0c:	b	410da0 <sqrt@plt+0xf310>
  410a10:	ldr	x0, [sp, #128]
  410a14:	cmp	x0, #0x0
  410a18:	b.eq	410c1c <sqrt@plt+0xf18c>  // b.none
  410a1c:	ldr	w0, [sp, #116]
  410a20:	str	w0, [sp, #112]
  410a24:	ldr	x0, [sp, #144]
  410a28:	ldrb	w0, [x0]
  410a2c:	cmp	w0, #0x0
  410a30:	b.eq	410ac0 <sqrt@plt+0xf030>  // b.none
  410a34:	ldr	x0, [sp, #128]
  410a38:	ldr	w0, [x0, #8]
  410a3c:	cmp	w0, #0x0
  410a40:	b.eq	410a58 <sqrt@plt+0xefc8>  // b.none
  410a44:	ldr	x0, [sp, #144]
  410a48:	add	x1, x0, #0x1
  410a4c:	ldr	x0, [sp, #40]
  410a50:	str	x1, [x0, #16]
  410a54:	b	410bac <sqrt@plt+0xf11c>
  410a58:	ldr	w0, [sp, #204]
  410a5c:	cmp	w0, #0x0
  410a60:	b.eq	410a98 <sqrt@plt+0xf008>  // b.none
  410a64:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410a68:	add	x0, x0, #0x48
  410a6c:	ldr	x4, [x0]
  410a70:	ldr	x0, [sp, #80]
  410a74:	ldr	x1, [x0]
  410a78:	ldr	x0, [sp, #128]
  410a7c:	ldr	x0, [x0]
  410a80:	mov	x3, x0
  410a84:	mov	x2, x1
  410a88:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  410a8c:	add	x1, x0, #0x9e0
  410a90:	mov	x0, x4
  410a94:	bl	401720 <fprintf@plt>
  410a98:	ldr	x0, [sp, #40]
  410a9c:	ldr	x19, [x0, #32]
  410aa0:	ldr	x0, [sp, #40]
  410aa4:	ldr	x0, [x0, #32]
  410aa8:	bl	401710 <strlen@plt>
  410aac:	add	x1, x19, x0
  410ab0:	ldr	x0, [sp, #40]
  410ab4:	str	x1, [x0, #32]
  410ab8:	mov	w0, #0x3f                  	// #63
  410abc:	b	410da0 <sqrt@plt+0xf310>
  410ac0:	ldr	x0, [sp, #128]
  410ac4:	ldr	w0, [x0, #8]
  410ac8:	cmp	w0, #0x1
  410acc:	b.ne	410bac <sqrt@plt+0xf11c>  // b.any
  410ad0:	ldr	x0, [sp, #40]
  410ad4:	ldr	w0, [x0]
  410ad8:	ldr	w1, [sp, #92]
  410adc:	cmp	w1, w0
  410ae0:	b.le	410b18 <sqrt@plt+0xf088>
  410ae4:	ldr	x0, [sp, #40]
  410ae8:	ldr	w0, [x0]
  410aec:	add	w2, w0, #0x1
  410af0:	ldr	x1, [sp, #40]
  410af4:	str	w2, [x1]
  410af8:	sxtw	x0, w0
  410afc:	lsl	x0, x0, #3
  410b00:	ldr	x1, [sp, #80]
  410b04:	add	x0, x1, x0
  410b08:	ldr	x1, [x0]
  410b0c:	ldr	x0, [sp, #40]
  410b10:	str	x1, [x0, #16]
  410b14:	b	410bac <sqrt@plt+0xf11c>
  410b18:	ldr	w0, [sp, #204]
  410b1c:	cmp	w0, #0x0
  410b20:	b.eq	410b6c <sqrt@plt+0xf0dc>  // b.none
  410b24:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410b28:	add	x0, x0, #0x48
  410b2c:	ldr	x4, [x0]
  410b30:	ldr	x0, [sp, #80]
  410b34:	ldr	x2, [x0]
  410b38:	ldr	x0, [sp, #40]
  410b3c:	ldr	w0, [x0]
  410b40:	sxtw	x0, w0
  410b44:	lsl	x0, x0, #3
  410b48:	sub	x0, x0, #0x8
  410b4c:	ldr	x1, [sp, #80]
  410b50:	add	x0, x1, x0
  410b54:	ldr	x0, [x0]
  410b58:	mov	x3, x0
  410b5c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  410b60:	add	x1, x0, #0x8e0
  410b64:	mov	x0, x4
  410b68:	bl	401720 <fprintf@plt>
  410b6c:	ldr	x0, [sp, #40]
  410b70:	ldr	x19, [x0, #32]
  410b74:	ldr	x0, [sp, #40]
  410b78:	ldr	x0, [x0, #32]
  410b7c:	bl	401710 <strlen@plt>
  410b80:	add	x1, x19, x0
  410b84:	ldr	x0, [sp, #40]
  410b88:	str	x1, [x0, #32]
  410b8c:	ldr	x0, [sp, #72]
  410b90:	ldrb	w0, [x0]
  410b94:	cmp	w0, #0x3a
  410b98:	b.ne	410ba4 <sqrt@plt+0xf114>  // b.any
  410b9c:	mov	w0, #0x3a                  	// #58
  410ba0:	b	410da0 <sqrt@plt+0xf310>
  410ba4:	mov	w0, #0x3f                  	// #63
  410ba8:	b	410da0 <sqrt@plt+0xf310>
  410bac:	ldr	x0, [sp, #40]
  410bb0:	ldr	x19, [x0, #32]
  410bb4:	ldr	x0, [sp, #40]
  410bb8:	ldr	x0, [x0, #32]
  410bbc:	bl	401710 <strlen@plt>
  410bc0:	add	x1, x19, x0
  410bc4:	ldr	x0, [sp, #40]
  410bc8:	str	x1, [x0, #32]
  410bcc:	ldr	x0, [sp, #56]
  410bd0:	cmp	x0, #0x0
  410bd4:	b.eq	410be4 <sqrt@plt+0xf154>  // b.none
  410bd8:	ldr	x0, [sp, #56]
  410bdc:	ldr	w1, [sp, #112]
  410be0:	str	w1, [x0]
  410be4:	ldr	x0, [sp, #128]
  410be8:	ldr	x0, [x0, #16]
  410bec:	cmp	x0, #0x0
  410bf0:	b.eq	410c10 <sqrt@plt+0xf180>  // b.none
  410bf4:	ldr	x0, [sp, #128]
  410bf8:	ldr	x0, [x0, #16]
  410bfc:	ldr	x1, [sp, #128]
  410c00:	ldr	w1, [x1, #24]
  410c04:	str	w1, [x0]
  410c08:	mov	w0, #0x0                   	// #0
  410c0c:	b	410da0 <sqrt@plt+0xf310>
  410c10:	ldr	x0, [sp, #128]
  410c14:	ldr	w0, [x0, #24]
  410c18:	b	410da0 <sqrt@plt+0xf310>
  410c1c:	ldr	x0, [sp, #40]
  410c20:	str	xzr, [x0, #32]
  410c24:	mov	w0, #0x57                  	// #87
  410c28:	b	410da0 <sqrt@plt+0xf310>
  410c2c:	ldr	x0, [sp, #104]
  410c30:	add	x0, x0, #0x1
  410c34:	ldrb	w0, [x0]
  410c38:	cmp	w0, #0x3a
  410c3c:	b.ne	410d9c <sqrt@plt+0xf30c>  // b.any
  410c40:	ldr	x0, [sp, #104]
  410c44:	add	x0, x0, #0x2
  410c48:	ldrb	w0, [x0]
  410c4c:	cmp	w0, #0x3a
  410c50:	b.ne	410ca4 <sqrt@plt+0xf214>  // b.any
  410c54:	ldr	x0, [sp, #40]
  410c58:	ldr	x0, [x0, #32]
  410c5c:	ldrb	w0, [x0]
  410c60:	cmp	w0, #0x0
  410c64:	b.eq	410c90 <sqrt@plt+0xf200>  // b.none
  410c68:	ldr	x0, [sp, #40]
  410c6c:	ldr	x1, [x0, #32]
  410c70:	ldr	x0, [sp, #40]
  410c74:	str	x1, [x0, #16]
  410c78:	ldr	x0, [sp, #40]
  410c7c:	ldr	w0, [x0]
  410c80:	add	w1, w0, #0x1
  410c84:	ldr	x0, [sp, #40]
  410c88:	str	w1, [x0]
  410c8c:	b	410c98 <sqrt@plt+0xf208>
  410c90:	ldr	x0, [sp, #40]
  410c94:	str	xzr, [x0, #16]
  410c98:	ldr	x0, [sp, #40]
  410c9c:	str	xzr, [x0, #32]
  410ca0:	b	410d9c <sqrt@plt+0xf30c>
  410ca4:	ldr	x0, [sp, #40]
  410ca8:	ldr	x0, [x0, #32]
  410cac:	ldrb	w0, [x0]
  410cb0:	cmp	w0, #0x0
  410cb4:	b.eq	410ce0 <sqrt@plt+0xf250>  // b.none
  410cb8:	ldr	x0, [sp, #40]
  410cbc:	ldr	x1, [x0, #32]
  410cc0:	ldr	x0, [sp, #40]
  410cc4:	str	x1, [x0, #16]
  410cc8:	ldr	x0, [sp, #40]
  410ccc:	ldr	w0, [x0]
  410cd0:	add	w1, w0, #0x1
  410cd4:	ldr	x0, [sp, #40]
  410cd8:	str	w1, [x0]
  410cdc:	b	410d94 <sqrt@plt+0xf304>
  410ce0:	ldr	x0, [sp, #40]
  410ce4:	ldr	w0, [x0]
  410ce8:	ldr	w1, [sp, #92]
  410cec:	cmp	w1, w0
  410cf0:	b.ne	410d64 <sqrt@plt+0xf2d4>  // b.any
  410cf4:	ldr	w0, [sp, #204]
  410cf8:	cmp	w0, #0x0
  410cfc:	b.eq	410d30 <sqrt@plt+0xf2a0>  // b.none
  410d00:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410d04:	add	x0, x0, #0x48
  410d08:	ldr	x4, [x0]
  410d0c:	ldr	x0, [sp, #80]
  410d10:	ldr	x0, [x0]
  410d14:	ldrb	w1, [sp, #159]
  410d18:	mov	w3, w1
  410d1c:	mov	x2, x0
  410d20:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  410d24:	add	x1, x0, #0x990
  410d28:	mov	x0, x4
  410d2c:	bl	401720 <fprintf@plt>
  410d30:	ldrb	w1, [sp, #159]
  410d34:	ldr	x0, [sp, #40]
  410d38:	str	w1, [x0, #8]
  410d3c:	ldr	x0, [sp, #72]
  410d40:	ldrb	w0, [x0]
  410d44:	cmp	w0, #0x3a
  410d48:	b.ne	410d58 <sqrt@plt+0xf2c8>  // b.any
  410d4c:	mov	w0, #0x3a                  	// #58
  410d50:	strb	w0, [sp, #159]
  410d54:	b	410d94 <sqrt@plt+0xf304>
  410d58:	mov	w0, #0x3f                  	// #63
  410d5c:	strb	w0, [sp, #159]
  410d60:	b	410d94 <sqrt@plt+0xf304>
  410d64:	ldr	x0, [sp, #40]
  410d68:	ldr	w0, [x0]
  410d6c:	add	w2, w0, #0x1
  410d70:	ldr	x1, [sp, #40]
  410d74:	str	w2, [x1]
  410d78:	sxtw	x0, w0
  410d7c:	lsl	x0, x0, #3
  410d80:	ldr	x1, [sp, #80]
  410d84:	add	x0, x1, x0
  410d88:	ldr	x1, [x0]
  410d8c:	ldr	x0, [sp, #40]
  410d90:	str	x1, [x0, #16]
  410d94:	ldr	x0, [sp, #40]
  410d98:	str	xzr, [x0, #32]
  410d9c:	ldrb	w0, [sp, #159]
  410da0:	ldr	x19, [sp, #16]
  410da4:	ldp	x29, x30, [sp], #208
  410da8:	ret
  410dac:	stp	x29, x30, [sp, #-80]!
  410db0:	mov	x29, sp
  410db4:	str	w0, [sp, #60]
  410db8:	str	x1, [sp, #48]
  410dbc:	str	x2, [sp, #40]
  410dc0:	str	x3, [sp, #32]
  410dc4:	str	x4, [sp, #24]
  410dc8:	str	w5, [sp, #56]
  410dcc:	str	w6, [sp, #20]
  410dd0:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  410dd4:	add	x0, x0, #0x414
  410dd8:	ldr	w1, [x0]
  410ddc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  410de0:	add	x0, x0, #0xc80
  410de4:	str	w1, [x0]
  410de8:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  410dec:	add	x0, x0, #0x418
  410df0:	ldr	w1, [x0]
  410df4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  410df8:	add	x0, x0, #0xc80
  410dfc:	str	w1, [x0, #4]
  410e00:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  410e04:	add	x7, x0, #0xc80
  410e08:	ldr	w6, [sp, #20]
  410e0c:	ldr	w5, [sp, #56]
  410e10:	ldr	x4, [sp, #24]
  410e14:	ldr	x3, [sp, #32]
  410e18:	ldr	x2, [sp, #40]
  410e1c:	ldr	x1, [sp, #48]
  410e20:	ldr	w0, [sp, #60]
  410e24:	bl	40faa4 <sqrt@plt+0xe014>
  410e28:	str	w0, [sp, #76]
  410e2c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  410e30:	add	x0, x0, #0xc80
  410e34:	ldr	w1, [x0]
  410e38:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  410e3c:	add	x0, x0, #0x414
  410e40:	str	w1, [x0]
  410e44:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  410e48:	add	x0, x0, #0xc80
  410e4c:	ldr	x1, [x0, #16]
  410e50:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  410e54:	add	x0, x0, #0x158
  410e58:	str	x1, [x0]
  410e5c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  410e60:	add	x0, x0, #0xc80
  410e64:	ldr	w1, [x0, #8]
  410e68:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  410e6c:	add	x0, x0, #0x41c
  410e70:	str	w1, [x0]
  410e74:	ldr	w0, [sp, #76]
  410e78:	ldp	x29, x30, [sp], #80
  410e7c:	ret
  410e80:	stp	x29, x30, [sp, #-48]!
  410e84:	mov	x29, sp
  410e88:	str	w0, [sp, #44]
  410e8c:	str	x1, [sp, #32]
  410e90:	str	x2, [sp, #24]
  410e94:	mov	w6, #0x1                   	// #1
  410e98:	mov	w5, #0x0                   	// #0
  410e9c:	mov	x4, #0x0                   	// #0
  410ea0:	mov	x3, #0x0                   	// #0
  410ea4:	ldr	x2, [sp, #24]
  410ea8:	ldr	x1, [sp, #32]
  410eac:	ldr	w0, [sp, #44]
  410eb0:	bl	410dac <sqrt@plt+0xf31c>
  410eb4:	ldp	x29, x30, [sp], #48
  410eb8:	ret
  410ebc:	stp	x29, x30, [sp, #-64]!
  410ec0:	mov	x29, sp
  410ec4:	str	w0, [sp, #60]
  410ec8:	str	x1, [sp, #48]
  410ecc:	str	x2, [sp, #40]
  410ed0:	str	x3, [sp, #32]
  410ed4:	str	x4, [sp, #24]
  410ed8:	mov	w6, #0x0                   	// #0
  410edc:	mov	w5, #0x0                   	// #0
  410ee0:	ldr	x4, [sp, #24]
  410ee4:	ldr	x3, [sp, #32]
  410ee8:	ldr	x2, [sp, #40]
  410eec:	ldr	x1, [sp, #48]
  410ef0:	ldr	w0, [sp, #60]
  410ef4:	bl	410dac <sqrt@plt+0xf31c>
  410ef8:	ldp	x29, x30, [sp], #64
  410efc:	ret
  410f00:	stp	x29, x30, [sp, #-64]!
  410f04:	mov	x29, sp
  410f08:	str	w0, [sp, #60]
  410f0c:	str	x1, [sp, #48]
  410f10:	str	x2, [sp, #40]
  410f14:	str	x3, [sp, #32]
  410f18:	str	x4, [sp, #24]
  410f1c:	str	x5, [sp, #16]
  410f20:	ldr	x7, [sp, #16]
  410f24:	mov	w6, #0x0                   	// #0
  410f28:	mov	w5, #0x0                   	// #0
  410f2c:	ldr	x4, [sp, #24]
  410f30:	ldr	x3, [sp, #32]
  410f34:	ldr	x2, [sp, #40]
  410f38:	ldr	x1, [sp, #48]
  410f3c:	ldr	w0, [sp, #60]
  410f40:	bl	40faa4 <sqrt@plt+0xe014>
  410f44:	ldp	x29, x30, [sp], #64
  410f48:	ret
  410f4c:	stp	x29, x30, [sp, #-64]!
  410f50:	mov	x29, sp
  410f54:	str	w0, [sp, #60]
  410f58:	str	x1, [sp, #48]
  410f5c:	str	x2, [sp, #40]
  410f60:	str	x3, [sp, #32]
  410f64:	str	x4, [sp, #24]
  410f68:	mov	w6, #0x0                   	// #0
  410f6c:	mov	w5, #0x1                   	// #1
  410f70:	ldr	x4, [sp, #24]
  410f74:	ldr	x3, [sp, #32]
  410f78:	ldr	x2, [sp, #40]
  410f7c:	ldr	x1, [sp, #48]
  410f80:	ldr	w0, [sp, #60]
  410f84:	bl	410dac <sqrt@plt+0xf31c>
  410f88:	ldp	x29, x30, [sp], #64
  410f8c:	ret
  410f90:	stp	x29, x30, [sp, #-64]!
  410f94:	mov	x29, sp
  410f98:	str	w0, [sp, #60]
  410f9c:	str	x1, [sp, #48]
  410fa0:	str	x2, [sp, #40]
  410fa4:	str	x3, [sp, #32]
  410fa8:	str	x4, [sp, #24]
  410fac:	str	x5, [sp, #16]
  410fb0:	ldr	x7, [sp, #16]
  410fb4:	mov	w6, #0x0                   	// #0
  410fb8:	mov	w5, #0x1                   	// #1
  410fbc:	ldr	x4, [sp, #24]
  410fc0:	ldr	x3, [sp, #32]
  410fc4:	ldr	x2, [sp, #40]
  410fc8:	ldr	x1, [sp, #48]
  410fcc:	ldr	w0, [sp, #60]
  410fd0:	bl	40faa4 <sqrt@plt+0xe014>
  410fd4:	ldp	x29, x30, [sp], #64
  410fd8:	ret
  410fdc:	sub	sp, sp, #0x10
  410fe0:	str	x0, [sp, #8]
  410fe4:	ldr	x0, [sp, #8]
  410fe8:	str	xzr, [x0]
  410fec:	ldr	x0, [sp, #8]
  410ff0:	str	xzr, [x0, #8]
  410ff4:	nop
  410ff8:	add	sp, sp, #0x10
  410ffc:	ret
  411000:	stp	x29, x30, [sp, #-64]!
  411004:	mov	x29, sp
  411008:	stp	x19, x20, [sp, #16]
  41100c:	str	x21, [sp, #32]
  411010:	str	x0, [sp, #56]
  411014:	ldr	x0, [sp, #56]
  411018:	mov	w1, #0x11                  	// #17
  41101c:	str	w1, [x0, #8]
  411020:	mov	x19, #0x11                  	// #17
  411024:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  411028:	cmp	x19, x0
  41102c:	b.hi	41104c <sqrt@plt+0xf5bc>  // b.pmore
  411030:	lsl	x0, x19, #4
  411034:	bl	4016c0 <_Znam@plt>
  411038:	mov	x21, x0
  41103c:	mov	x20, x21
  411040:	sub	x0, x19, #0x1
  411044:	mov	x19, x0
  411048:	b	411050 <sqrt@plt+0xf5c0>
  41104c:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  411050:	cmp	x19, #0x0
  411054:	b.lt	41106c <sqrt@plt+0xf5dc>  // b.tstop
  411058:	mov	x0, x20
  41105c:	bl	410fdc <sqrt@plt+0xf54c>
  411060:	add	x20, x20, #0x10
  411064:	sub	x19, x19, #0x1
  411068:	b	411050 <sqrt@plt+0xf5c0>
  41106c:	ldr	x0, [sp, #56]
  411070:	str	x21, [x0]
  411074:	ldr	x0, [sp, #56]
  411078:	str	wzr, [x0, #12]
  41107c:	nop
  411080:	ldp	x19, x20, [sp, #16]
  411084:	ldr	x21, [sp, #32]
  411088:	ldp	x29, x30, [sp], #64
  41108c:	ret
  411090:	stp	x29, x30, [sp, #-48]!
  411094:	mov	x29, sp
  411098:	str	x0, [sp, #24]
  41109c:	str	wzr, [sp, #44]
  4110a0:	ldr	x0, [sp, #24]
  4110a4:	ldr	w0, [x0, #8]
  4110a8:	ldr	w1, [sp, #44]
  4110ac:	cmp	w1, w0
  4110b0:	b.cs	4110e0 <sqrt@plt+0xf650>  // b.hs, b.nlast
  4110b4:	ldr	x0, [sp, #24]
  4110b8:	ldr	x1, [x0]
  4110bc:	ldr	w0, [sp, #44]
  4110c0:	lsl	x0, x0, #4
  4110c4:	add	x0, x1, x0
  4110c8:	ldr	x0, [x0]
  4110cc:	bl	401780 <free@plt>
  4110d0:	ldr	w0, [sp, #44]
  4110d4:	add	w0, w0, #0x1
  4110d8:	str	w0, [sp, #44]
  4110dc:	b	4110a0 <sqrt@plt+0xf610>
  4110e0:	ldr	x0, [sp, #24]
  4110e4:	ldr	x0, [x0]
  4110e8:	cmp	x0, #0x0
  4110ec:	b.eq	4110fc <sqrt@plt+0xf66c>  // b.none
  4110f0:	ldr	x0, [sp, #24]
  4110f4:	ldr	x0, [x0]
  4110f8:	bl	401900 <_ZdaPv@plt>
  4110fc:	nop
  411100:	ldp	x29, x30, [sp], #48
  411104:	ret
  411108:	stp	x29, x30, [sp, #-128]!
  41110c:	mov	x29, sp
  411110:	stp	x19, x20, [sp, #16]
  411114:	str	x21, [sp, #32]
  411118:	str	x0, [sp, #72]
  41111c:	str	x1, [sp, #64]
  411120:	str	x2, [sp, #56]
  411124:	ldr	x0, [sp, #64]
  411128:	cmp	x0, #0x0
  41112c:	cset	w0, ne  // ne = any
  411130:	and	w0, w0, #0xff
  411134:	mov	w3, w0
  411138:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  41113c:	add	x2, x0, #0xa18
  411140:	mov	w1, #0x1f                  	// #31
  411144:	mov	w0, w3
  411148:	bl	404090 <sqrt@plt+0x2600>
  41114c:	ldr	x0, [sp, #64]
  411150:	bl	4136b8 <_ZdlPvm@@Base+0x440>
  411154:	str	x0, [sp, #104]
  411158:	ldr	x0, [sp, #72]
  41115c:	ldr	w0, [x0, #8]
  411160:	mov	w1, w0
  411164:	ldr	x0, [sp, #104]
  411168:	udiv	x2, x0, x1
  41116c:	mul	x1, x2, x1
  411170:	sub	x0, x0, x1
  411174:	str	w0, [sp, #124]
  411178:	ldr	x0, [sp, #72]
  41117c:	ldr	x1, [x0]
  411180:	ldr	w0, [sp, #124]
  411184:	lsl	x0, x0, #4
  411188:	add	x0, x1, x0
  41118c:	ldr	x0, [x0]
  411190:	cmp	x0, #0x0
  411194:	b.eq	411224 <sqrt@plt+0xf794>  // b.none
  411198:	ldr	x0, [sp, #72]
  41119c:	ldr	x1, [x0]
  4111a0:	ldr	w0, [sp, #124]
  4111a4:	lsl	x0, x0, #4
  4111a8:	add	x0, x1, x0
  4111ac:	ldr	x0, [x0]
  4111b0:	ldr	x1, [sp, #64]
  4111b4:	bl	401950 <strcmp@plt>
  4111b8:	cmp	w0, #0x0
  4111bc:	b.ne	4111f8 <sqrt@plt+0xf768>  // b.any
  4111c0:	ldr	x0, [sp, #72]
  4111c4:	ldr	x1, [x0]
  4111c8:	ldr	w0, [sp, #124]
  4111cc:	lsl	x0, x0, #4
  4111d0:	add	x0, x1, x0
  4111d4:	ldr	x1, [sp, #56]
  4111d8:	str	x1, [x0, #8]
  4111dc:	ldr	x0, [sp, #72]
  4111e0:	ldr	x1, [x0]
  4111e4:	ldr	w0, [sp, #124]
  4111e8:	lsl	x0, x0, #4
  4111ec:	add	x0, x1, x0
  4111f0:	ldr	x0, [x0]
  4111f4:	b	411524 <sqrt@plt+0xfa94>
  4111f8:	ldr	w0, [sp, #124]
  4111fc:	cmp	w0, #0x0
  411200:	b.ne	411214 <sqrt@plt+0xf784>  // b.any
  411204:	ldr	x0, [sp, #72]
  411208:	ldr	w0, [x0, #8]
  41120c:	sub	w0, w0, #0x1
  411210:	b	41121c <sqrt@plt+0xf78c>
  411214:	ldr	w0, [sp, #124]
  411218:	sub	w0, w0, #0x1
  41121c:	str	w0, [sp, #124]
  411220:	b	411178 <sqrt@plt+0xf6e8>
  411224:	ldr	x0, [sp, #56]
  411228:	cmp	x0, #0x0
  41122c:	b.ne	411238 <sqrt@plt+0xf7a8>  // b.any
  411230:	mov	x0, #0x0                   	// #0
  411234:	b	411524 <sqrt@plt+0xfa94>
  411238:	ldr	x0, [sp, #72]
  41123c:	ldr	w0, [x0, #12]
  411240:	lsl	w1, w0, #2
  411244:	ldr	x0, [sp, #72]
  411248:	ldr	w0, [x0, #8]
  41124c:	cmp	w1, w0
  411250:	b.cc	4114b4 <sqrt@plt+0xfa24>  // b.lo, b.ul, b.last
  411254:	ldr	x0, [sp, #72]
  411258:	ldr	x0, [x0]
  41125c:	str	x0, [sp, #96]
  411260:	ldr	x0, [sp, #72]
  411264:	ldr	w0, [x0, #8]
  411268:	str	w0, [sp, #92]
  41126c:	ldr	x0, [sp, #72]
  411270:	ldr	w0, [x0, #8]
  411274:	bl	413784 <_ZdlPvm@@Base+0x50c>
  411278:	mov	w1, w0
  41127c:	ldr	x0, [sp, #72]
  411280:	str	w1, [x0, #8]
  411284:	ldr	x0, [sp, #72]
  411288:	ldr	w0, [x0, #8]
  41128c:	mov	w19, w0
  411290:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  411294:	cmp	x19, x0
  411298:	b.hi	4112b8 <sqrt@plt+0xf828>  // b.pmore
  41129c:	lsl	x0, x19, #4
  4112a0:	bl	4016c0 <_Znam@plt>
  4112a4:	mov	x21, x0
  4112a8:	mov	x20, x21
  4112ac:	sub	x0, x19, #0x1
  4112b0:	mov	x19, x0
  4112b4:	b	4112bc <sqrt@plt+0xf82c>
  4112b8:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  4112bc:	cmp	x19, #0x0
  4112c0:	b.lt	4112d8 <sqrt@plt+0xf848>  // b.tstop
  4112c4:	mov	x0, x20
  4112c8:	bl	410fdc <sqrt@plt+0xf54c>
  4112cc:	add	x20, x20, #0x10
  4112d0:	sub	x19, x19, #0x1
  4112d4:	b	4112bc <sqrt@plt+0xf82c>
  4112d8:	ldr	x0, [sp, #72]
  4112dc:	str	x21, [x0]
  4112e0:	str	wzr, [sp, #120]
  4112e4:	ldr	w1, [sp, #120]
  4112e8:	ldr	w0, [sp, #92]
  4112ec:	cmp	w1, w0
  4112f0:	b.cs	411434 <sqrt@plt+0xf9a4>  // b.hs, b.nlast
  4112f4:	ldr	w0, [sp, #120]
  4112f8:	lsl	x0, x0, #4
  4112fc:	ldr	x1, [sp, #96]
  411300:	add	x0, x1, x0
  411304:	ldr	x0, [x0]
  411308:	cmp	x0, #0x0
  41130c:	b.eq	411424 <sqrt@plt+0xf994>  // b.none
  411310:	ldr	w0, [sp, #120]
  411314:	lsl	x0, x0, #4
  411318:	ldr	x1, [sp, #96]
  41131c:	add	x0, x1, x0
  411320:	ldr	x0, [x0, #8]
  411324:	cmp	x0, #0x0
  411328:	b.ne	411348 <sqrt@plt+0xf8b8>  // b.any
  41132c:	ldr	w0, [sp, #120]
  411330:	lsl	x0, x0, #4
  411334:	ldr	x1, [sp, #96]
  411338:	add	x0, x1, x0
  41133c:	ldr	x0, [x0]
  411340:	bl	401780 <free@plt>
  411344:	b	411424 <sqrt@plt+0xf994>
  411348:	ldr	w0, [sp, #120]
  41134c:	lsl	x0, x0, #4
  411350:	ldr	x1, [sp, #96]
  411354:	add	x0, x1, x0
  411358:	ldr	x0, [x0]
  41135c:	bl	4136b8 <_ZdlPvm@@Base+0x440>
  411360:	mov	x1, x0
  411364:	ldr	x0, [sp, #72]
  411368:	ldr	w0, [x0, #8]
  41136c:	mov	w0, w0
  411370:	udiv	x2, x1, x0
  411374:	mul	x0, x2, x0
  411378:	sub	x0, x1, x0
  41137c:	str	w0, [sp, #116]
  411380:	ldr	x0, [sp, #72]
  411384:	ldr	x1, [x0]
  411388:	ldr	w0, [sp, #116]
  41138c:	lsl	x0, x0, #4
  411390:	add	x0, x1, x0
  411394:	ldr	x0, [x0]
  411398:	cmp	x0, #0x0
  41139c:	b.eq	4113cc <sqrt@plt+0xf93c>  // b.none
  4113a0:	ldr	w0, [sp, #116]
  4113a4:	cmp	w0, #0x0
  4113a8:	b.ne	4113bc <sqrt@plt+0xf92c>  // b.any
  4113ac:	ldr	x0, [sp, #72]
  4113b0:	ldr	w0, [x0, #8]
  4113b4:	sub	w0, w0, #0x1
  4113b8:	b	4113c4 <sqrt@plt+0xf934>
  4113bc:	ldr	w0, [sp, #116]
  4113c0:	sub	w0, w0, #0x1
  4113c4:	str	w0, [sp, #116]
  4113c8:	b	411380 <sqrt@plt+0xf8f0>
  4113cc:	ldr	w0, [sp, #120]
  4113d0:	lsl	x0, x0, #4
  4113d4:	ldr	x1, [sp, #96]
  4113d8:	add	x1, x1, x0
  4113dc:	ldr	x0, [sp, #72]
  4113e0:	ldr	x2, [x0]
  4113e4:	ldr	w0, [sp, #116]
  4113e8:	lsl	x0, x0, #4
  4113ec:	add	x0, x2, x0
  4113f0:	ldr	x1, [x1]
  4113f4:	str	x1, [x0]
  4113f8:	ldr	w0, [sp, #120]
  4113fc:	lsl	x0, x0, #4
  411400:	ldr	x1, [sp, #96]
  411404:	add	x1, x1, x0
  411408:	ldr	x0, [sp, #72]
  41140c:	ldr	x2, [x0]
  411410:	ldr	w0, [sp, #116]
  411414:	lsl	x0, x0, #4
  411418:	add	x0, x2, x0
  41141c:	ldr	x1, [x1, #8]
  411420:	str	x1, [x0, #8]
  411424:	ldr	w0, [sp, #120]
  411428:	add	w0, w0, #0x1
  41142c:	str	w0, [sp, #120]
  411430:	b	4112e4 <sqrt@plt+0xf854>
  411434:	ldr	x0, [sp, #72]
  411438:	ldr	w0, [x0, #8]
  41143c:	mov	w1, w0
  411440:	ldr	x0, [sp, #104]
  411444:	udiv	x2, x0, x1
  411448:	mul	x1, x2, x1
  41144c:	sub	x0, x0, x1
  411450:	str	w0, [sp, #124]
  411454:	ldr	x0, [sp, #72]
  411458:	ldr	x1, [x0]
  41145c:	ldr	w0, [sp, #124]
  411460:	lsl	x0, x0, #4
  411464:	add	x0, x1, x0
  411468:	ldr	x0, [x0]
  41146c:	cmp	x0, #0x0
  411470:	b.eq	4114a0 <sqrt@plt+0xfa10>  // b.none
  411474:	ldr	w0, [sp, #124]
  411478:	cmp	w0, #0x0
  41147c:	b.ne	411490 <sqrt@plt+0xfa00>  // b.any
  411480:	ldr	x0, [sp, #72]
  411484:	ldr	w0, [x0, #8]
  411488:	sub	w0, w0, #0x1
  41148c:	b	411498 <sqrt@plt+0xfa08>
  411490:	ldr	w0, [sp, #124]
  411494:	sub	w0, w0, #0x1
  411498:	str	w0, [sp, #124]
  41149c:	b	411454 <sqrt@plt+0xf9c4>
  4114a0:	ldr	x0, [sp, #96]
  4114a4:	cmp	x0, #0x0
  4114a8:	b.eq	4114b4 <sqrt@plt+0xfa24>  // b.none
  4114ac:	ldr	x0, [sp, #96]
  4114b0:	bl	401900 <_ZdaPv@plt>
  4114b4:	ldr	x0, [sp, #64]
  4114b8:	bl	401710 <strlen@plt>
  4114bc:	add	x0, x0, #0x1
  4114c0:	bl	401980 <malloc@plt>
  4114c4:	str	x0, [sp, #80]
  4114c8:	ldr	x1, [sp, #64]
  4114cc:	ldr	x0, [sp, #80]
  4114d0:	bl	4017b0 <strcpy@plt>
  4114d4:	ldr	x0, [sp, #72]
  4114d8:	ldr	x1, [x0]
  4114dc:	ldr	w0, [sp, #124]
  4114e0:	lsl	x0, x0, #4
  4114e4:	add	x0, x1, x0
  4114e8:	ldr	x1, [sp, #80]
  4114ec:	str	x1, [x0]
  4114f0:	ldr	x0, [sp, #72]
  4114f4:	ldr	x1, [x0]
  4114f8:	ldr	w0, [sp, #124]
  4114fc:	lsl	x0, x0, #4
  411500:	add	x0, x1, x0
  411504:	ldr	x1, [sp, #56]
  411508:	str	x1, [x0, #8]
  41150c:	ldr	x0, [sp, #72]
  411510:	ldr	w0, [x0, #12]
  411514:	add	w1, w0, #0x1
  411518:	ldr	x0, [sp, #72]
  41151c:	str	w1, [x0, #12]
  411520:	ldr	x0, [sp, #80]
  411524:	ldp	x19, x20, [sp, #16]
  411528:	ldr	x21, [sp, #32]
  41152c:	ldp	x29, x30, [sp], #128
  411530:	ret
  411534:	stp	x29, x30, [sp, #-48]!
  411538:	mov	x29, sp
  41153c:	str	x0, [sp, #24]
  411540:	str	x1, [sp, #16]
  411544:	ldr	x0, [sp, #16]
  411548:	cmp	x0, #0x0
  41154c:	cset	w0, ne  // ne = any
  411550:	and	w0, w0, #0xff
  411554:	mov	w3, w0
  411558:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  41155c:	add	x2, x0, #0xa18
  411560:	mov	w1, #0x1f                  	// #31
  411564:	mov	w0, w3
  411568:	bl	404090 <sqrt@plt+0x2600>
  41156c:	ldr	x0, [sp, #16]
  411570:	bl	4136b8 <_ZdlPvm@@Base+0x440>
  411574:	mov	x1, x0
  411578:	ldr	x0, [sp, #24]
  41157c:	ldr	w0, [x0, #8]
  411580:	mov	w0, w0
  411584:	udiv	x2, x1, x0
  411588:	mul	x0, x2, x0
  41158c:	sub	x0, x1, x0
  411590:	str	w0, [sp, #44]
  411594:	ldr	x0, [sp, #24]
  411598:	ldr	x1, [x0]
  41159c:	ldr	w0, [sp, #44]
  4115a0:	lsl	x0, x0, #4
  4115a4:	add	x0, x1, x0
  4115a8:	ldr	x0, [x0]
  4115ac:	cmp	x0, #0x0
  4115b0:	b.eq	411624 <sqrt@plt+0xfb94>  // b.none
  4115b4:	ldr	x0, [sp, #24]
  4115b8:	ldr	x1, [x0]
  4115bc:	ldr	w0, [sp, #44]
  4115c0:	lsl	x0, x0, #4
  4115c4:	add	x0, x1, x0
  4115c8:	ldr	x0, [x0]
  4115cc:	ldr	x1, [sp, #16]
  4115d0:	bl	401950 <strcmp@plt>
  4115d4:	cmp	w0, #0x0
  4115d8:	b.ne	4115f8 <sqrt@plt+0xfb68>  // b.any
  4115dc:	ldr	x0, [sp, #24]
  4115e0:	ldr	x1, [x0]
  4115e4:	ldr	w0, [sp, #44]
  4115e8:	lsl	x0, x0, #4
  4115ec:	add	x0, x1, x0
  4115f0:	ldr	x0, [x0, #8]
  4115f4:	b	411628 <sqrt@plt+0xfb98>
  4115f8:	ldr	w0, [sp, #44]
  4115fc:	cmp	w0, #0x0
  411600:	b.ne	411614 <sqrt@plt+0xfb84>  // b.any
  411604:	ldr	x0, [sp, #24]
  411608:	ldr	w0, [x0, #8]
  41160c:	sub	w0, w0, #0x1
  411610:	b	41161c <sqrt@plt+0xfb8c>
  411614:	ldr	w0, [sp, #44]
  411618:	sub	w0, w0, #0x1
  41161c:	str	w0, [sp, #44]
  411620:	b	411594 <sqrt@plt+0xfb04>
  411624:	mov	x0, #0x0                   	// #0
  411628:	ldp	x29, x30, [sp], #48
  41162c:	ret
  411630:	stp	x29, x30, [sp, #-48]!
  411634:	mov	x29, sp
  411638:	str	x0, [sp, #24]
  41163c:	str	x1, [sp, #16]
  411640:	ldr	x0, [sp, #16]
  411644:	ldr	x0, [x0]
  411648:	str	x0, [sp, #32]
  41164c:	ldr	x0, [sp, #32]
  411650:	cmp	x0, #0x0
  411654:	cset	w0, ne  // ne = any
  411658:	and	w0, w0, #0xff
  41165c:	mov	w3, w0
  411660:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2d88>
  411664:	add	x2, x0, #0xa18
  411668:	mov	w1, #0x1f                  	// #31
  41166c:	mov	w0, w3
  411670:	bl	404090 <sqrt@plt+0x2600>
  411674:	ldr	x0, [sp, #32]
  411678:	bl	4136b8 <_ZdlPvm@@Base+0x440>
  41167c:	mov	x1, x0
  411680:	ldr	x0, [sp, #24]
  411684:	ldr	w0, [x0, #8]
  411688:	mov	w0, w0
  41168c:	udiv	x2, x1, x0
  411690:	mul	x0, x2, x0
  411694:	sub	x0, x1, x0
  411698:	str	w0, [sp, #44]
  41169c:	ldr	x0, [sp, #24]
  4116a0:	ldr	x1, [x0]
  4116a4:	ldr	w0, [sp, #44]
  4116a8:	lsl	x0, x0, #4
  4116ac:	add	x0, x1, x0
  4116b0:	ldr	x0, [x0]
  4116b4:	cmp	x0, #0x0
  4116b8:	b.eq	41174c <sqrt@plt+0xfcbc>  // b.none
  4116bc:	ldr	x0, [sp, #24]
  4116c0:	ldr	x1, [x0]
  4116c4:	ldr	w0, [sp, #44]
  4116c8:	lsl	x0, x0, #4
  4116cc:	add	x0, x1, x0
  4116d0:	ldr	x0, [x0]
  4116d4:	ldr	x1, [sp, #32]
  4116d8:	bl	401950 <strcmp@plt>
  4116dc:	cmp	w0, #0x0
  4116e0:	b.ne	411720 <sqrt@plt+0xfc90>  // b.any
  4116e4:	ldr	x0, [sp, #24]
  4116e8:	ldr	x1, [x0]
  4116ec:	ldr	w0, [sp, #44]
  4116f0:	lsl	x0, x0, #4
  4116f4:	add	x0, x1, x0
  4116f8:	ldr	x1, [x0]
  4116fc:	ldr	x0, [sp, #16]
  411700:	str	x1, [x0]
  411704:	ldr	x0, [sp, #24]
  411708:	ldr	x1, [x0]
  41170c:	ldr	w0, [sp, #44]
  411710:	lsl	x0, x0, #4
  411714:	add	x0, x1, x0
  411718:	ldr	x0, [x0, #8]
  41171c:	b	411750 <sqrt@plt+0xfcc0>
  411720:	ldr	w0, [sp, #44]
  411724:	cmp	w0, #0x0
  411728:	b.ne	41173c <sqrt@plt+0xfcac>  // b.any
  41172c:	ldr	x0, [sp, #24]
  411730:	ldr	w0, [x0, #8]
  411734:	sub	w0, w0, #0x1
  411738:	b	411744 <sqrt@plt+0xfcb4>
  41173c:	ldr	w0, [sp, #44]
  411740:	sub	w0, w0, #0x1
  411744:	str	w0, [sp, #44]
  411748:	b	41169c <sqrt@plt+0xfc0c>
  41174c:	mov	x0, #0x0                   	// #0
  411750:	ldp	x29, x30, [sp], #48
  411754:	ret
  411758:	sub	sp, sp, #0x10
  41175c:	str	x0, [sp, #8]
  411760:	str	x1, [sp]
  411764:	ldr	x0, [sp, #8]
  411768:	ldr	x1, [sp]
  41176c:	str	x1, [x0]
  411770:	ldr	x0, [sp, #8]
  411774:	str	wzr, [x0, #8]
  411778:	nop
  41177c:	add	sp, sp, #0x10
  411780:	ret
  411784:	sub	sp, sp, #0x30
  411788:	str	x0, [sp, #24]
  41178c:	str	x1, [sp, #16]
  411790:	str	x2, [sp, #8]
  411794:	ldr	x0, [sp, #24]
  411798:	ldr	x0, [x0]
  41179c:	ldr	w0, [x0, #8]
  4117a0:	str	w0, [sp, #44]
  4117a4:	ldr	x0, [sp, #24]
  4117a8:	ldr	x0, [x0]
  4117ac:	ldr	x0, [x0]
  4117b0:	str	x0, [sp, #32]
  4117b4:	ldr	x0, [sp, #24]
  4117b8:	ldr	w0, [x0, #8]
  4117bc:	ldr	w1, [sp, #44]
  4117c0:	cmp	w1, w0
  4117c4:	b.ls	411868 <sqrt@plt+0xfdd8>  // b.plast
  4117c8:	ldr	x0, [sp, #24]
  4117cc:	ldr	w0, [x0, #8]
  4117d0:	mov	w0, w0
  4117d4:	lsl	x0, x0, #4
  4117d8:	ldr	x1, [sp, #32]
  4117dc:	add	x0, x1, x0
  4117e0:	ldr	x0, [x0]
  4117e4:	cmp	x0, #0x0
  4117e8:	b.eq	411850 <sqrt@plt+0xfdc0>  // b.none
  4117ec:	ldr	x0, [sp, #24]
  4117f0:	ldr	w0, [x0, #8]
  4117f4:	mov	w0, w0
  4117f8:	lsl	x0, x0, #4
  4117fc:	ldr	x1, [sp, #32]
  411800:	add	x0, x1, x0
  411804:	ldr	x1, [x0]
  411808:	ldr	x0, [sp, #16]
  41180c:	str	x1, [x0]
  411810:	ldr	x0, [sp, #24]
  411814:	ldr	w0, [x0, #8]
  411818:	mov	w0, w0
  41181c:	lsl	x0, x0, #4
  411820:	ldr	x1, [sp, #32]
  411824:	add	x0, x1, x0
  411828:	ldr	x1, [x0, #8]
  41182c:	ldr	x0, [sp, #8]
  411830:	str	x1, [x0]
  411834:	ldr	x0, [sp, #24]
  411838:	ldr	w0, [x0, #8]
  41183c:	add	w1, w0, #0x1
  411840:	ldr	x0, [sp, #24]
  411844:	str	w1, [x0, #8]
  411848:	mov	w0, #0x1                   	// #1
  41184c:	b	41186c <sqrt@plt+0xfddc>
  411850:	ldr	x0, [sp, #24]
  411854:	ldr	w0, [x0, #8]
  411858:	add	w1, w0, #0x1
  41185c:	ldr	x0, [sp, #24]
  411860:	str	w1, [x0, #8]
  411864:	b	4117b4 <sqrt@plt+0xfd24>
  411868:	mov	w0, #0x0                   	// #0
  41186c:	add	sp, sp, #0x30
  411870:	ret
  411874:	stp	x29, x30, [sp, #-48]!
  411878:	mov	x29, sp
  41187c:	str	x0, [sp, #24]
  411880:	str	wzr, [sp, #44]
  411884:	ldr	w0, [sp, #44]
  411888:	cmp	w0, #0x1af
  41188c:	b.hi	4118f8 <sqrt@plt+0xfe68>  // b.pmore
  411890:	mov	x0, #0x8                   	// #8
  411894:	bl	4016c0 <_Znam@plt>
  411898:	str	x0, [sp, #32]
  41189c:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  4118a0:	add	x1, x0, #0x420
  4118a4:	ldr	w0, [sp, #44]
  4118a8:	lsl	x0, x0, #4
  4118ac:	add	x0, x1, x0
  4118b0:	ldr	x1, [x0, #8]
  4118b4:	ldr	x0, [sp, #32]
  4118b8:	str	x1, [x0]
  4118bc:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  4118c0:	add	x1, x0, #0x420
  4118c4:	ldr	w0, [sp, #44]
  4118c8:	lsl	x0, x0, #4
  4118cc:	add	x0, x1, x0
  4118d0:	ldr	x0, [x0]
  4118d4:	ldr	x2, [sp, #32]
  4118d8:	mov	x1, x0
  4118dc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4118e0:	add	x0, x0, #0xcb8
  4118e4:	bl	411108 <sqrt@plt+0xf678>
  4118e8:	ldr	w0, [sp, #44]
  4118ec:	add	w0, w0, #0x1
  4118f0:	str	w0, [sp, #44]
  4118f4:	b	411884 <sqrt@plt+0xfdf4>
  4118f8:	nop
  4118fc:	ldp	x29, x30, [sp], #48
  411900:	ret
  411904:	stp	x29, x30, [sp, #-48]!
  411908:	mov	x29, sp
  41190c:	str	x0, [sp, #24]
  411910:	ldr	x1, [sp, #24]
  411914:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  411918:	add	x0, x0, #0xcb8
  41191c:	bl	411534 <sqrt@plt+0xfaa4>
  411920:	str	x0, [sp, #40]
  411924:	ldr	x0, [sp, #40]
  411928:	cmp	x0, #0x0
  41192c:	b.eq	41193c <sqrt@plt+0xfeac>  // b.none
  411930:	ldr	x0, [sp, #40]
  411934:	ldr	x0, [x0]
  411938:	b	411940 <sqrt@plt+0xfeb0>
  41193c:	mov	x0, #0x0                   	// #0
  411940:	ldp	x29, x30, [sp], #48
  411944:	ret
  411948:	stp	x29, x30, [sp, #-32]!
  41194c:	mov	x29, sp
  411950:	str	w0, [sp, #28]
  411954:	str	w1, [sp, #24]
  411958:	ldr	w0, [sp, #28]
  41195c:	cmp	w0, #0x1
  411960:	b.ne	4119a8 <sqrt@plt+0xff18>  // b.any
  411964:	ldr	w1, [sp, #24]
  411968:	mov	w0, #0xffff                	// #65535
  41196c:	cmp	w1, w0
  411970:	b.ne	4119a8 <sqrt@plt+0xff18>  // b.any
  411974:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  411978:	add	x0, x0, #0xcb8
  41197c:	bl	411000 <sqrt@plt+0xf570>
  411980:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  411984:	add	x2, x0, #0x1f8
  411988:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  41198c:	add	x1, x0, #0xcb8
  411990:	adrp	x0, 411000 <sqrt@plt+0xf570>
  411994:	add	x0, x0, #0x90
  411998:	bl	4018c0 <__cxa_atexit@plt>
  41199c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4119a0:	add	x0, x0, #0xcc8
  4119a4:	bl	411874 <sqrt@plt+0xfde4>
  4119a8:	nop
  4119ac:	ldp	x29, x30, [sp], #32
  4119b0:	ret
  4119b4:	stp	x29, x30, [sp, #-16]!
  4119b8:	mov	x29, sp
  4119bc:	mov	w1, #0xffff                	// #65535
  4119c0:	mov	w0, #0x1                   	// #1
  4119c4:	bl	411948 <sqrt@plt+0xfeb8>
  4119c8:	ldp	x29, x30, [sp], #16
  4119cc:	ret
  4119d0:	sub	sp, sp, #0x20
  4119d4:	str	w0, [sp, #12]
  4119d8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4119dc:	add	x0, x0, #0xce4
  4119e0:	str	x0, [sp, #24]
  4119e4:	ldr	w0, [sp, #12]
  4119e8:	cmp	w0, #0x0
  4119ec:	b.lt	411a7c <sqrt@plt+0xffec>  // b.tstop
  4119f0:	ldr	w1, [sp, #12]
  4119f4:	mov	w0, #0x6667                	// #26215
  4119f8:	movk	w0, #0x6666, lsl #16
  4119fc:	smull	x0, w1, w0
  411a00:	lsr	x0, x0, #32
  411a04:	asr	w2, w0, #2
  411a08:	asr	w0, w1, #31
  411a0c:	sub	w2, w2, w0
  411a10:	mov	w0, w2
  411a14:	lsl	w0, w0, #2
  411a18:	add	w0, w0, w2
  411a1c:	lsl	w0, w0, #1
  411a20:	sub	w2, w1, w0
  411a24:	and	w0, w2, #0xff
  411a28:	ldr	x1, [sp, #24]
  411a2c:	sub	x1, x1, #0x1
  411a30:	str	x1, [sp, #24]
  411a34:	add	w0, w0, #0x30
  411a38:	and	w1, w0, #0xff
  411a3c:	ldr	x0, [sp, #24]
  411a40:	strb	w1, [x0]
  411a44:	ldr	w0, [sp, #12]
  411a48:	mov	w1, #0x6667                	// #26215
  411a4c:	movk	w1, #0x6666, lsl #16
  411a50:	smull	x1, w0, w1
  411a54:	lsr	x1, x1, #32
  411a58:	asr	w1, w1, #2
  411a5c:	asr	w0, w0, #31
  411a60:	sub	w0, w1, w0
  411a64:	str	w0, [sp, #12]
  411a68:	ldr	w0, [sp, #12]
  411a6c:	cmp	w0, #0x0
  411a70:	b.ne	4119f0 <sqrt@plt+0xff60>  // b.any
  411a74:	ldr	x0, [sp, #24]
  411a78:	b	411b20 <sqrt@plt+0x10090>
  411a7c:	ldr	w1, [sp, #12]
  411a80:	mov	w0, #0x6667                	// #26215
  411a84:	movk	w0, #0x6666, lsl #16
  411a88:	smull	x0, w1, w0
  411a8c:	lsr	x0, x0, #32
  411a90:	asr	w2, w0, #2
  411a94:	asr	w0, w1, #31
  411a98:	sub	w2, w2, w0
  411a9c:	mov	w0, w2
  411aa0:	lsl	w0, w0, #2
  411aa4:	add	w0, w0, w2
  411aa8:	lsl	w0, w0, #1
  411aac:	sub	w2, w1, w0
  411ab0:	and	w0, w2, #0xff
  411ab4:	ldr	x1, [sp, #24]
  411ab8:	sub	x1, x1, #0x1
  411abc:	str	x1, [sp, #24]
  411ac0:	mov	w1, #0x30                  	// #48
  411ac4:	sub	w0, w1, w0
  411ac8:	and	w1, w0, #0xff
  411acc:	ldr	x0, [sp, #24]
  411ad0:	strb	w1, [x0]
  411ad4:	ldr	w0, [sp, #12]
  411ad8:	mov	w1, #0x6667                	// #26215
  411adc:	movk	w1, #0x6666, lsl #16
  411ae0:	smull	x1, w0, w1
  411ae4:	lsr	x1, x1, #32
  411ae8:	asr	w1, w1, #2
  411aec:	asr	w0, w0, #31
  411af0:	sub	w0, w1, w0
  411af4:	str	w0, [sp, #12]
  411af8:	ldr	w0, [sp, #12]
  411afc:	cmp	w0, #0x0
  411b00:	b.ne	411a7c <sqrt@plt+0xffec>  // b.any
  411b04:	ldr	x0, [sp, #24]
  411b08:	sub	x0, x0, #0x1
  411b0c:	str	x0, [sp, #24]
  411b10:	ldr	x0, [sp, #24]
  411b14:	mov	w1, #0x2d                  	// #45
  411b18:	strb	w1, [x0]
  411b1c:	ldr	x0, [sp, #24]
  411b20:	add	sp, sp, #0x20
  411b24:	ret
  411b28:	sub	sp, sp, #0x20
  411b2c:	str	w0, [sp, #12]
  411b30:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  411b34:	add	x0, x0, #0xcfc
  411b38:	str	x0, [sp, #24]
  411b3c:	ldr	w2, [sp, #12]
  411b40:	mov	w0, #0xcccd                	// #52429
  411b44:	movk	w0, #0xcccc, lsl #16
  411b48:	umull	x0, w2, w0
  411b4c:	lsr	x0, x0, #32
  411b50:	lsr	w1, w0, #3
  411b54:	mov	w0, w1
  411b58:	lsl	w0, w0, #2
  411b5c:	add	w0, w0, w1
  411b60:	lsl	w0, w0, #1
  411b64:	sub	w1, w2, w0
  411b68:	and	w0, w1, #0xff
  411b6c:	ldr	x1, [sp, #24]
  411b70:	sub	x1, x1, #0x1
  411b74:	str	x1, [sp, #24]
  411b78:	add	w0, w0, #0x30
  411b7c:	and	w1, w0, #0xff
  411b80:	ldr	x0, [sp, #24]
  411b84:	strb	w1, [x0]
  411b88:	ldr	w1, [sp, #12]
  411b8c:	mov	w0, #0xcccd                	// #52429
  411b90:	movk	w0, #0xcccc, lsl #16
  411b94:	umull	x0, w1, w0
  411b98:	lsr	x0, x0, #32
  411b9c:	lsr	w0, w0, #3
  411ba0:	str	w0, [sp, #12]
  411ba4:	ldr	w0, [sp, #12]
  411ba8:	cmp	w0, #0x0
  411bac:	b.ne	411b3c <sqrt@plt+0x100ac>  // b.any
  411bb0:	ldr	x0, [sp, #24]
  411bb4:	add	sp, sp, #0x20
  411bb8:	ret
  411bbc:	sub	sp, sp, #0x10
  411bc0:	str	x0, [sp, #8]
  411bc4:	ldr	x0, [sp, #8]
  411bc8:	str	xzr, [x0]
  411bcc:	ldr	x0, [sp, #8]
  411bd0:	str	xzr, [x0, #8]
  411bd4:	nop
  411bd8:	add	sp, sp, #0x10
  411bdc:	ret
  411be0:	stp	x29, x30, [sp, #-64]!
  411be4:	mov	x29, sp
  411be8:	stp	x19, x20, [sp, #16]
  411bec:	str	x21, [sp, #32]
  411bf0:	str	x0, [sp, #56]
  411bf4:	ldr	x0, [sp, #56]
  411bf8:	mov	w1, #0x11                  	// #17
  411bfc:	str	w1, [x0, #8]
  411c00:	mov	x19, #0x11                  	// #17
  411c04:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  411c08:	cmp	x19, x0
  411c0c:	b.hi	411c2c <sqrt@plt+0x1019c>  // b.pmore
  411c10:	lsl	x0, x19, #4
  411c14:	bl	4016c0 <_Znam@plt>
  411c18:	mov	x21, x0
  411c1c:	mov	x20, x21
  411c20:	sub	x0, x19, #0x1
  411c24:	mov	x19, x0
  411c28:	b	411c30 <sqrt@plt+0x101a0>
  411c2c:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  411c30:	cmp	x19, #0x0
  411c34:	b.lt	411c4c <sqrt@plt+0x101bc>  // b.tstop
  411c38:	mov	x0, x20
  411c3c:	bl	411bbc <sqrt@plt+0x1012c>
  411c40:	add	x20, x20, #0x10
  411c44:	sub	x19, x19, #0x1
  411c48:	b	411c30 <sqrt@plt+0x101a0>
  411c4c:	ldr	x0, [sp, #56]
  411c50:	str	x21, [x0]
  411c54:	ldr	x0, [sp, #56]
  411c58:	str	wzr, [x0, #12]
  411c5c:	nop
  411c60:	ldp	x19, x20, [sp, #16]
  411c64:	ldr	x21, [sp, #32]
  411c68:	ldp	x29, x30, [sp], #64
  411c6c:	ret
  411c70:	stp	x29, x30, [sp, #-48]!
  411c74:	mov	x29, sp
  411c78:	str	x0, [sp, #24]
  411c7c:	str	wzr, [sp, #44]
  411c80:	ldr	x0, [sp, #24]
  411c84:	ldr	w0, [x0, #8]
  411c88:	ldr	w1, [sp, #44]
  411c8c:	cmp	w1, w0
  411c90:	b.cs	411cc0 <sqrt@plt+0x10230>  // b.hs, b.nlast
  411c94:	ldr	x0, [sp, #24]
  411c98:	ldr	x1, [x0]
  411c9c:	ldr	w0, [sp, #44]
  411ca0:	lsl	x0, x0, #4
  411ca4:	add	x0, x1, x0
  411ca8:	ldr	x0, [x0]
  411cac:	bl	401780 <free@plt>
  411cb0:	ldr	w0, [sp, #44]
  411cb4:	add	w0, w0, #0x1
  411cb8:	str	w0, [sp, #44]
  411cbc:	b	411c80 <sqrt@plt+0x101f0>
  411cc0:	ldr	x0, [sp, #24]
  411cc4:	ldr	x0, [x0]
  411cc8:	cmp	x0, #0x0
  411ccc:	b.eq	411cdc <sqrt@plt+0x1024c>  // b.none
  411cd0:	ldr	x0, [sp, #24]
  411cd4:	ldr	x0, [x0]
  411cd8:	bl	401900 <_ZdaPv@plt>
  411cdc:	nop
  411ce0:	ldp	x29, x30, [sp], #48
  411ce4:	ret
  411ce8:	stp	x29, x30, [sp, #-128]!
  411cec:	mov	x29, sp
  411cf0:	stp	x19, x20, [sp, #16]
  411cf4:	str	x21, [sp, #32]
  411cf8:	str	x0, [sp, #72]
  411cfc:	str	x1, [sp, #64]
  411d00:	str	x2, [sp, #56]
  411d04:	ldr	x0, [sp, #64]
  411d08:	cmp	x0, #0x0
  411d0c:	cset	w0, ne  // ne = any
  411d10:	and	w0, w0, #0xff
  411d14:	mov	w3, w0
  411d18:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  411d1c:	add	x2, x0, #0x4e0
  411d20:	mov	w1, #0x28                  	// #40
  411d24:	mov	w0, w3
  411d28:	bl	404090 <sqrt@plt+0x2600>
  411d2c:	ldr	x0, [sp, #64]
  411d30:	bl	4136b8 <_ZdlPvm@@Base+0x440>
  411d34:	str	x0, [sp, #104]
  411d38:	ldr	x0, [sp, #72]
  411d3c:	ldr	w0, [x0, #8]
  411d40:	mov	w1, w0
  411d44:	ldr	x0, [sp, #104]
  411d48:	udiv	x2, x0, x1
  411d4c:	mul	x1, x2, x1
  411d50:	sub	x0, x0, x1
  411d54:	str	w0, [sp, #124]
  411d58:	ldr	x0, [sp, #72]
  411d5c:	ldr	x1, [x0]
  411d60:	ldr	w0, [sp, #124]
  411d64:	lsl	x0, x0, #4
  411d68:	add	x0, x1, x0
  411d6c:	ldr	x0, [x0]
  411d70:	cmp	x0, #0x0
  411d74:	b.eq	411e04 <sqrt@plt+0x10374>  // b.none
  411d78:	ldr	x0, [sp, #72]
  411d7c:	ldr	x1, [x0]
  411d80:	ldr	w0, [sp, #124]
  411d84:	lsl	x0, x0, #4
  411d88:	add	x0, x1, x0
  411d8c:	ldr	x0, [x0]
  411d90:	ldr	x1, [sp, #64]
  411d94:	bl	401950 <strcmp@plt>
  411d98:	cmp	w0, #0x0
  411d9c:	b.ne	411dd8 <sqrt@plt+0x10348>  // b.any
  411da0:	ldr	x0, [sp, #72]
  411da4:	ldr	x1, [x0]
  411da8:	ldr	w0, [sp, #124]
  411dac:	lsl	x0, x0, #4
  411db0:	add	x0, x1, x0
  411db4:	ldr	x1, [sp, #56]
  411db8:	str	x1, [x0, #8]
  411dbc:	ldr	x0, [sp, #72]
  411dc0:	ldr	x1, [x0]
  411dc4:	ldr	w0, [sp, #124]
  411dc8:	lsl	x0, x0, #4
  411dcc:	add	x0, x1, x0
  411dd0:	ldr	x0, [x0]
  411dd4:	b	412104 <sqrt@plt+0x10674>
  411dd8:	ldr	w0, [sp, #124]
  411ddc:	cmp	w0, #0x0
  411de0:	b.ne	411df4 <sqrt@plt+0x10364>  // b.any
  411de4:	ldr	x0, [sp, #72]
  411de8:	ldr	w0, [x0, #8]
  411dec:	sub	w0, w0, #0x1
  411df0:	b	411dfc <sqrt@plt+0x1036c>
  411df4:	ldr	w0, [sp, #124]
  411df8:	sub	w0, w0, #0x1
  411dfc:	str	w0, [sp, #124]
  411e00:	b	411d58 <sqrt@plt+0x102c8>
  411e04:	ldr	x0, [sp, #56]
  411e08:	cmp	x0, #0x0
  411e0c:	b.ne	411e18 <sqrt@plt+0x10388>  // b.any
  411e10:	mov	x0, #0x0                   	// #0
  411e14:	b	412104 <sqrt@plt+0x10674>
  411e18:	ldr	x0, [sp, #72]
  411e1c:	ldr	w0, [x0, #12]
  411e20:	lsl	w1, w0, #2
  411e24:	ldr	x0, [sp, #72]
  411e28:	ldr	w0, [x0, #8]
  411e2c:	cmp	w1, w0
  411e30:	b.cc	412094 <sqrt@plt+0x10604>  // b.lo, b.ul, b.last
  411e34:	ldr	x0, [sp, #72]
  411e38:	ldr	x0, [x0]
  411e3c:	str	x0, [sp, #96]
  411e40:	ldr	x0, [sp, #72]
  411e44:	ldr	w0, [x0, #8]
  411e48:	str	w0, [sp, #92]
  411e4c:	ldr	x0, [sp, #72]
  411e50:	ldr	w0, [x0, #8]
  411e54:	bl	413784 <_ZdlPvm@@Base+0x50c>
  411e58:	mov	w1, w0
  411e5c:	ldr	x0, [sp, #72]
  411e60:	str	w1, [x0, #8]
  411e64:	ldr	x0, [sp, #72]
  411e68:	ldr	w0, [x0, #8]
  411e6c:	mov	w19, w0
  411e70:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  411e74:	cmp	x19, x0
  411e78:	b.hi	411e98 <sqrt@plt+0x10408>  // b.pmore
  411e7c:	lsl	x0, x19, #4
  411e80:	bl	4016c0 <_Znam@plt>
  411e84:	mov	x21, x0
  411e88:	mov	x20, x21
  411e8c:	sub	x0, x19, #0x1
  411e90:	mov	x19, x0
  411e94:	b	411e9c <sqrt@plt+0x1040c>
  411e98:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  411e9c:	cmp	x19, #0x0
  411ea0:	b.lt	411eb8 <sqrt@plt+0x10428>  // b.tstop
  411ea4:	mov	x0, x20
  411ea8:	bl	411bbc <sqrt@plt+0x1012c>
  411eac:	add	x20, x20, #0x10
  411eb0:	sub	x19, x19, #0x1
  411eb4:	b	411e9c <sqrt@plt+0x1040c>
  411eb8:	ldr	x0, [sp, #72]
  411ebc:	str	x21, [x0]
  411ec0:	str	wzr, [sp, #120]
  411ec4:	ldr	w1, [sp, #120]
  411ec8:	ldr	w0, [sp, #92]
  411ecc:	cmp	w1, w0
  411ed0:	b.cs	412014 <sqrt@plt+0x10584>  // b.hs, b.nlast
  411ed4:	ldr	w0, [sp, #120]
  411ed8:	lsl	x0, x0, #4
  411edc:	ldr	x1, [sp, #96]
  411ee0:	add	x0, x1, x0
  411ee4:	ldr	x0, [x0]
  411ee8:	cmp	x0, #0x0
  411eec:	b.eq	412004 <sqrt@plt+0x10574>  // b.none
  411ef0:	ldr	w0, [sp, #120]
  411ef4:	lsl	x0, x0, #4
  411ef8:	ldr	x1, [sp, #96]
  411efc:	add	x0, x1, x0
  411f00:	ldr	x0, [x0, #8]
  411f04:	cmp	x0, #0x0
  411f08:	b.ne	411f28 <sqrt@plt+0x10498>  // b.any
  411f0c:	ldr	w0, [sp, #120]
  411f10:	lsl	x0, x0, #4
  411f14:	ldr	x1, [sp, #96]
  411f18:	add	x0, x1, x0
  411f1c:	ldr	x0, [x0]
  411f20:	bl	401780 <free@plt>
  411f24:	b	412004 <sqrt@plt+0x10574>
  411f28:	ldr	w0, [sp, #120]
  411f2c:	lsl	x0, x0, #4
  411f30:	ldr	x1, [sp, #96]
  411f34:	add	x0, x1, x0
  411f38:	ldr	x0, [x0]
  411f3c:	bl	4136b8 <_ZdlPvm@@Base+0x440>
  411f40:	mov	x1, x0
  411f44:	ldr	x0, [sp, #72]
  411f48:	ldr	w0, [x0, #8]
  411f4c:	mov	w0, w0
  411f50:	udiv	x2, x1, x0
  411f54:	mul	x0, x2, x0
  411f58:	sub	x0, x1, x0
  411f5c:	str	w0, [sp, #116]
  411f60:	ldr	x0, [sp, #72]
  411f64:	ldr	x1, [x0]
  411f68:	ldr	w0, [sp, #116]
  411f6c:	lsl	x0, x0, #4
  411f70:	add	x0, x1, x0
  411f74:	ldr	x0, [x0]
  411f78:	cmp	x0, #0x0
  411f7c:	b.eq	411fac <sqrt@plt+0x1051c>  // b.none
  411f80:	ldr	w0, [sp, #116]
  411f84:	cmp	w0, #0x0
  411f88:	b.ne	411f9c <sqrt@plt+0x1050c>  // b.any
  411f8c:	ldr	x0, [sp, #72]
  411f90:	ldr	w0, [x0, #8]
  411f94:	sub	w0, w0, #0x1
  411f98:	b	411fa4 <sqrt@plt+0x10514>
  411f9c:	ldr	w0, [sp, #116]
  411fa0:	sub	w0, w0, #0x1
  411fa4:	str	w0, [sp, #116]
  411fa8:	b	411f60 <sqrt@plt+0x104d0>
  411fac:	ldr	w0, [sp, #120]
  411fb0:	lsl	x0, x0, #4
  411fb4:	ldr	x1, [sp, #96]
  411fb8:	add	x1, x1, x0
  411fbc:	ldr	x0, [sp, #72]
  411fc0:	ldr	x2, [x0]
  411fc4:	ldr	w0, [sp, #116]
  411fc8:	lsl	x0, x0, #4
  411fcc:	add	x0, x2, x0
  411fd0:	ldr	x1, [x1]
  411fd4:	str	x1, [x0]
  411fd8:	ldr	w0, [sp, #120]
  411fdc:	lsl	x0, x0, #4
  411fe0:	ldr	x1, [sp, #96]
  411fe4:	add	x1, x1, x0
  411fe8:	ldr	x0, [sp, #72]
  411fec:	ldr	x2, [x0]
  411ff0:	ldr	w0, [sp, #116]
  411ff4:	lsl	x0, x0, #4
  411ff8:	add	x0, x2, x0
  411ffc:	ldr	x1, [x1, #8]
  412000:	str	x1, [x0, #8]
  412004:	ldr	w0, [sp, #120]
  412008:	add	w0, w0, #0x1
  41200c:	str	w0, [sp, #120]
  412010:	b	411ec4 <sqrt@plt+0x10434>
  412014:	ldr	x0, [sp, #72]
  412018:	ldr	w0, [x0, #8]
  41201c:	mov	w1, w0
  412020:	ldr	x0, [sp, #104]
  412024:	udiv	x2, x0, x1
  412028:	mul	x1, x2, x1
  41202c:	sub	x0, x0, x1
  412030:	str	w0, [sp, #124]
  412034:	ldr	x0, [sp, #72]
  412038:	ldr	x1, [x0]
  41203c:	ldr	w0, [sp, #124]
  412040:	lsl	x0, x0, #4
  412044:	add	x0, x1, x0
  412048:	ldr	x0, [x0]
  41204c:	cmp	x0, #0x0
  412050:	b.eq	412080 <sqrt@plt+0x105f0>  // b.none
  412054:	ldr	w0, [sp, #124]
  412058:	cmp	w0, #0x0
  41205c:	b.ne	412070 <sqrt@plt+0x105e0>  // b.any
  412060:	ldr	x0, [sp, #72]
  412064:	ldr	w0, [x0, #8]
  412068:	sub	w0, w0, #0x1
  41206c:	b	412078 <sqrt@plt+0x105e8>
  412070:	ldr	w0, [sp, #124]
  412074:	sub	w0, w0, #0x1
  412078:	str	w0, [sp, #124]
  41207c:	b	412034 <sqrt@plt+0x105a4>
  412080:	ldr	x0, [sp, #96]
  412084:	cmp	x0, #0x0
  412088:	b.eq	412094 <sqrt@plt+0x10604>  // b.none
  41208c:	ldr	x0, [sp, #96]
  412090:	bl	401900 <_ZdaPv@plt>
  412094:	ldr	x0, [sp, #64]
  412098:	bl	401710 <strlen@plt>
  41209c:	add	x0, x0, #0x1
  4120a0:	bl	401980 <malloc@plt>
  4120a4:	str	x0, [sp, #80]
  4120a8:	ldr	x1, [sp, #64]
  4120ac:	ldr	x0, [sp, #80]
  4120b0:	bl	4017b0 <strcpy@plt>
  4120b4:	ldr	x0, [sp, #72]
  4120b8:	ldr	x1, [x0]
  4120bc:	ldr	w0, [sp, #124]
  4120c0:	lsl	x0, x0, #4
  4120c4:	add	x0, x1, x0
  4120c8:	ldr	x1, [sp, #80]
  4120cc:	str	x1, [x0]
  4120d0:	ldr	x0, [sp, #72]
  4120d4:	ldr	x1, [x0]
  4120d8:	ldr	w0, [sp, #124]
  4120dc:	lsl	x0, x0, #4
  4120e0:	add	x0, x1, x0
  4120e4:	ldr	x1, [sp, #56]
  4120e8:	str	x1, [x0, #8]
  4120ec:	ldr	x0, [sp, #72]
  4120f0:	ldr	w0, [x0, #12]
  4120f4:	add	w1, w0, #0x1
  4120f8:	ldr	x0, [sp, #72]
  4120fc:	str	w1, [x0, #12]
  412100:	ldr	x0, [sp, #80]
  412104:	ldp	x19, x20, [sp, #16]
  412108:	ldr	x21, [sp, #32]
  41210c:	ldp	x29, x30, [sp], #128
  412110:	ret
  412114:	stp	x29, x30, [sp, #-48]!
  412118:	mov	x29, sp
  41211c:	str	x0, [sp, #24]
  412120:	str	x1, [sp, #16]
  412124:	ldr	x0, [sp, #16]
  412128:	cmp	x0, #0x0
  41212c:	cset	w0, ne  // ne = any
  412130:	and	w0, w0, #0xff
  412134:	mov	w3, w0
  412138:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  41213c:	add	x2, x0, #0x4e0
  412140:	mov	w1, #0x28                  	// #40
  412144:	mov	w0, w3
  412148:	bl	404090 <sqrt@plt+0x2600>
  41214c:	ldr	x0, [sp, #16]
  412150:	bl	4136b8 <_ZdlPvm@@Base+0x440>
  412154:	mov	x1, x0
  412158:	ldr	x0, [sp, #24]
  41215c:	ldr	w0, [x0, #8]
  412160:	mov	w0, w0
  412164:	udiv	x2, x1, x0
  412168:	mul	x0, x2, x0
  41216c:	sub	x0, x1, x0
  412170:	str	w0, [sp, #44]
  412174:	ldr	x0, [sp, #24]
  412178:	ldr	x1, [x0]
  41217c:	ldr	w0, [sp, #44]
  412180:	lsl	x0, x0, #4
  412184:	add	x0, x1, x0
  412188:	ldr	x0, [x0]
  41218c:	cmp	x0, #0x0
  412190:	b.eq	412204 <sqrt@plt+0x10774>  // b.none
  412194:	ldr	x0, [sp, #24]
  412198:	ldr	x1, [x0]
  41219c:	ldr	w0, [sp, #44]
  4121a0:	lsl	x0, x0, #4
  4121a4:	add	x0, x1, x0
  4121a8:	ldr	x0, [x0]
  4121ac:	ldr	x1, [sp, #16]
  4121b0:	bl	401950 <strcmp@plt>
  4121b4:	cmp	w0, #0x0
  4121b8:	b.ne	4121d8 <sqrt@plt+0x10748>  // b.any
  4121bc:	ldr	x0, [sp, #24]
  4121c0:	ldr	x1, [x0]
  4121c4:	ldr	w0, [sp, #44]
  4121c8:	lsl	x0, x0, #4
  4121cc:	add	x0, x1, x0
  4121d0:	ldr	x0, [x0, #8]
  4121d4:	b	412208 <sqrt@plt+0x10778>
  4121d8:	ldr	w0, [sp, #44]
  4121dc:	cmp	w0, #0x0
  4121e0:	b.ne	4121f4 <sqrt@plt+0x10764>  // b.any
  4121e4:	ldr	x0, [sp, #24]
  4121e8:	ldr	w0, [x0, #8]
  4121ec:	sub	w0, w0, #0x1
  4121f0:	b	4121fc <sqrt@plt+0x1076c>
  4121f4:	ldr	w0, [sp, #44]
  4121f8:	sub	w0, w0, #0x1
  4121fc:	str	w0, [sp, #44]
  412200:	b	412174 <sqrt@plt+0x106e4>
  412204:	mov	x0, #0x0                   	// #0
  412208:	ldp	x29, x30, [sp], #48
  41220c:	ret
  412210:	stp	x29, x30, [sp, #-48]!
  412214:	mov	x29, sp
  412218:	str	x0, [sp, #24]
  41221c:	str	x1, [sp, #16]
  412220:	ldr	x0, [sp, #16]
  412224:	ldr	x0, [x0]
  412228:	str	x0, [sp, #32]
  41222c:	ldr	x0, [sp, #32]
  412230:	cmp	x0, #0x0
  412234:	cset	w0, ne  // ne = any
  412238:	and	w0, w0, #0xff
  41223c:	mov	w3, w0
  412240:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  412244:	add	x2, x0, #0x4e0
  412248:	mov	w1, #0x28                  	// #40
  41224c:	mov	w0, w3
  412250:	bl	404090 <sqrt@plt+0x2600>
  412254:	ldr	x0, [sp, #32]
  412258:	bl	4136b8 <_ZdlPvm@@Base+0x440>
  41225c:	mov	x1, x0
  412260:	ldr	x0, [sp, #24]
  412264:	ldr	w0, [x0, #8]
  412268:	mov	w0, w0
  41226c:	udiv	x2, x1, x0
  412270:	mul	x0, x2, x0
  412274:	sub	x0, x1, x0
  412278:	str	w0, [sp, #44]
  41227c:	ldr	x0, [sp, #24]
  412280:	ldr	x1, [x0]
  412284:	ldr	w0, [sp, #44]
  412288:	lsl	x0, x0, #4
  41228c:	add	x0, x1, x0
  412290:	ldr	x0, [x0]
  412294:	cmp	x0, #0x0
  412298:	b.eq	41232c <sqrt@plt+0x1089c>  // b.none
  41229c:	ldr	x0, [sp, #24]
  4122a0:	ldr	x1, [x0]
  4122a4:	ldr	w0, [sp, #44]
  4122a8:	lsl	x0, x0, #4
  4122ac:	add	x0, x1, x0
  4122b0:	ldr	x0, [x0]
  4122b4:	ldr	x1, [sp, #32]
  4122b8:	bl	401950 <strcmp@plt>
  4122bc:	cmp	w0, #0x0
  4122c0:	b.ne	412300 <sqrt@plt+0x10870>  // b.any
  4122c4:	ldr	x0, [sp, #24]
  4122c8:	ldr	x1, [x0]
  4122cc:	ldr	w0, [sp, #44]
  4122d0:	lsl	x0, x0, #4
  4122d4:	add	x0, x1, x0
  4122d8:	ldr	x1, [x0]
  4122dc:	ldr	x0, [sp, #16]
  4122e0:	str	x1, [x0]
  4122e4:	ldr	x0, [sp, #24]
  4122e8:	ldr	x1, [x0]
  4122ec:	ldr	w0, [sp, #44]
  4122f0:	lsl	x0, x0, #4
  4122f4:	add	x0, x1, x0
  4122f8:	ldr	x0, [x0, #8]
  4122fc:	b	412330 <sqrt@plt+0x108a0>
  412300:	ldr	w0, [sp, #44]
  412304:	cmp	w0, #0x0
  412308:	b.ne	41231c <sqrt@plt+0x1088c>  // b.any
  41230c:	ldr	x0, [sp, #24]
  412310:	ldr	w0, [x0, #8]
  412314:	sub	w0, w0, #0x1
  412318:	b	412324 <sqrt@plt+0x10894>
  41231c:	ldr	w0, [sp, #44]
  412320:	sub	w0, w0, #0x1
  412324:	str	w0, [sp, #44]
  412328:	b	41227c <sqrt@plt+0x107ec>
  41232c:	mov	x0, #0x0                   	// #0
  412330:	ldp	x29, x30, [sp], #48
  412334:	ret
  412338:	sub	sp, sp, #0x10
  41233c:	str	x0, [sp, #8]
  412340:	str	x1, [sp]
  412344:	ldr	x0, [sp, #8]
  412348:	ldr	x1, [sp]
  41234c:	str	x1, [x0]
  412350:	ldr	x0, [sp, #8]
  412354:	str	wzr, [x0, #8]
  412358:	nop
  41235c:	add	sp, sp, #0x10
  412360:	ret
  412364:	sub	sp, sp, #0x30
  412368:	str	x0, [sp, #24]
  41236c:	str	x1, [sp, #16]
  412370:	str	x2, [sp, #8]
  412374:	ldr	x0, [sp, #24]
  412378:	ldr	x0, [x0]
  41237c:	ldr	w0, [x0, #8]
  412380:	str	w0, [sp, #44]
  412384:	ldr	x0, [sp, #24]
  412388:	ldr	x0, [x0]
  41238c:	ldr	x0, [x0]
  412390:	str	x0, [sp, #32]
  412394:	ldr	x0, [sp, #24]
  412398:	ldr	w0, [x0, #8]
  41239c:	ldr	w1, [sp, #44]
  4123a0:	cmp	w1, w0
  4123a4:	b.ls	412448 <sqrt@plt+0x109b8>  // b.plast
  4123a8:	ldr	x0, [sp, #24]
  4123ac:	ldr	w0, [x0, #8]
  4123b0:	mov	w0, w0
  4123b4:	lsl	x0, x0, #4
  4123b8:	ldr	x1, [sp, #32]
  4123bc:	add	x0, x1, x0
  4123c0:	ldr	x0, [x0]
  4123c4:	cmp	x0, #0x0
  4123c8:	b.eq	412430 <sqrt@plt+0x109a0>  // b.none
  4123cc:	ldr	x0, [sp, #24]
  4123d0:	ldr	w0, [x0, #8]
  4123d4:	mov	w0, w0
  4123d8:	lsl	x0, x0, #4
  4123dc:	ldr	x1, [sp, #32]
  4123e0:	add	x0, x1, x0
  4123e4:	ldr	x1, [x0]
  4123e8:	ldr	x0, [sp, #16]
  4123ec:	str	x1, [x0]
  4123f0:	ldr	x0, [sp, #24]
  4123f4:	ldr	w0, [x0, #8]
  4123f8:	mov	w0, w0
  4123fc:	lsl	x0, x0, #4
  412400:	ldr	x1, [sp, #32]
  412404:	add	x0, x1, x0
  412408:	ldr	x1, [x0, #8]
  41240c:	ldr	x0, [sp, #8]
  412410:	str	x1, [x0]
  412414:	ldr	x0, [sp, #24]
  412418:	ldr	w0, [x0, #8]
  41241c:	add	w1, w0, #0x1
  412420:	ldr	x0, [sp, #24]
  412424:	str	w1, [x0, #8]
  412428:	mov	w0, #0x1                   	// #1
  41242c:	b	41244c <sqrt@plt+0x109bc>
  412430:	ldr	x0, [sp, #24]
  412434:	ldr	w0, [x0, #8]
  412438:	add	w1, w0, #0x1
  41243c:	ldr	x0, [sp, #24]
  412440:	str	w1, [x0, #8]
  412444:	b	412394 <sqrt@plt+0x10904>
  412448:	mov	w0, #0x0                   	// #0
  41244c:	add	sp, sp, #0x30
  412450:	ret
  412454:	sub	sp, sp, #0x10
  412458:	str	x0, [sp, #8]
  41245c:	ldr	x0, [sp, #8]
  412460:	mov	w1, #0xffffffff            	// #-1
  412464:	str	w1, [x0]
  412468:	ldr	x0, [sp, #8]
  41246c:	str	xzr, [x0, #8]
  412470:	nop
  412474:	add	sp, sp, #0x10
  412478:	ret
  41247c:	stp	x29, x30, [sp, #-64]!
  412480:	mov	x29, sp
  412484:	stp	x19, x20, [sp, #16]
  412488:	str	x21, [sp, #32]
  41248c:	str	x0, [sp, #56]
  412490:	ldr	x0, [sp, #56]
  412494:	mov	w1, #0x11                  	// #17
  412498:	str	w1, [x0, #8]
  41249c:	mov	x19, #0x11                  	// #17
  4124a0:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  4124a4:	cmp	x19, x0
  4124a8:	b.hi	4124c8 <sqrt@plt+0x10a38>  // b.pmore
  4124ac:	lsl	x0, x19, #4
  4124b0:	bl	4016c0 <_Znam@plt>
  4124b4:	mov	x21, x0
  4124b8:	mov	x20, x21
  4124bc:	sub	x0, x19, #0x1
  4124c0:	mov	x19, x0
  4124c4:	b	4124cc <sqrt@plt+0x10a3c>
  4124c8:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  4124cc:	cmp	x19, #0x0
  4124d0:	b.lt	4124e8 <sqrt@plt+0x10a58>  // b.tstop
  4124d4:	mov	x0, x20
  4124d8:	bl	412454 <sqrt@plt+0x109c4>
  4124dc:	add	x20, x20, #0x10
  4124e0:	sub	x19, x19, #0x1
  4124e4:	b	4124cc <sqrt@plt+0x10a3c>
  4124e8:	ldr	x0, [sp, #56]
  4124ec:	str	x21, [x0]
  4124f0:	ldr	x0, [sp, #56]
  4124f4:	str	wzr, [x0, #12]
  4124f8:	nop
  4124fc:	ldp	x19, x20, [sp, #16]
  412500:	ldr	x21, [sp, #32]
  412504:	ldp	x29, x30, [sp], #64
  412508:	ret
  41250c:	stp	x29, x30, [sp, #-48]!
  412510:	mov	x29, sp
  412514:	str	x0, [sp, #24]
  412518:	str	wzr, [sp, #44]
  41251c:	ldr	x0, [sp, #24]
  412520:	ldr	w0, [x0, #8]
  412524:	ldr	w1, [sp, #44]
  412528:	cmp	w1, w0
  41252c:	b.cs	41257c <sqrt@plt+0x10aec>  // b.hs, b.nlast
  412530:	ldr	x0, [sp, #24]
  412534:	ldr	x1, [x0]
  412538:	ldr	w0, [sp, #44]
  41253c:	lsl	x0, x0, #4
  412540:	add	x0, x1, x0
  412544:	ldr	x0, [x0, #8]
  412548:	cmp	x0, #0x0
  41254c:	b.eq	41256c <sqrt@plt+0x10adc>  // b.none
  412550:	ldr	x0, [sp, #24]
  412554:	ldr	x1, [x0]
  412558:	ldr	w0, [sp, #44]
  41255c:	lsl	x0, x0, #4
  412560:	add	x0, x1, x0
  412564:	ldr	x0, [x0, #8]
  412568:	bl	401900 <_ZdaPv@plt>
  41256c:	ldr	w0, [sp, #44]
  412570:	add	w0, w0, #0x1
  412574:	str	w0, [sp, #44]
  412578:	b	41251c <sqrt@plt+0x10a8c>
  41257c:	ldr	x0, [sp, #24]
  412580:	ldr	x0, [x0]
  412584:	cmp	x0, #0x0
  412588:	b.eq	412598 <sqrt@plt+0x10b08>  // b.none
  41258c:	ldr	x0, [sp, #24]
  412590:	ldr	x0, [x0]
  412594:	bl	401900 <_ZdaPv@plt>
  412598:	nop
  41259c:	ldp	x29, x30, [sp], #48
  4125a0:	ret
  4125a4:	stp	x29, x30, [sp, #-112]!
  4125a8:	mov	x29, sp
  4125ac:	stp	x19, x20, [sp, #16]
  4125b0:	str	x21, [sp, #32]
  4125b4:	str	x0, [sp, #72]
  4125b8:	str	w1, [sp, #68]
  4125bc:	str	x2, [sp, #56]
  4125c0:	ldr	w0, [sp, #68]
  4125c4:	mvn	w0, w0
  4125c8:	lsr	w0, w0, #31
  4125cc:	and	w0, w0, #0xff
  4125d0:	mov	w3, w0
  4125d4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  4125d8:	add	x2, x0, #0x4e0
  4125dc:	mov	w1, #0x2c                  	// #44
  4125e0:	mov	w0, w3
  4125e4:	bl	404090 <sqrt@plt+0x2600>
  4125e8:	ldr	w0, [sp, #68]
  4125ec:	str	w0, [sp, #96]
  4125f0:	ldr	x0, [sp, #72]
  4125f4:	ldr	w1, [x0, #8]
  4125f8:	ldr	w0, [sp, #96]
  4125fc:	udiv	w2, w0, w1
  412600:	mul	w1, w2, w1
  412604:	sub	w0, w0, w1
  412608:	str	w0, [sp, #108]
  41260c:	ldr	x0, [sp, #72]
  412610:	ldr	x1, [x0]
  412614:	ldr	w0, [sp, #108]
  412618:	lsl	x0, x0, #4
  41261c:	add	x0, x1, x0
  412620:	ldr	w0, [x0]
  412624:	cmp	w0, #0x0
  412628:	b.lt	4126d8 <sqrt@plt+0x10c48>  // b.tstop
  41262c:	ldr	x0, [sp, #72]
  412630:	ldr	x1, [x0]
  412634:	ldr	w0, [sp, #108]
  412638:	lsl	x0, x0, #4
  41263c:	add	x0, x1, x0
  412640:	ldr	w0, [x0]
  412644:	ldr	w1, [sp, #68]
  412648:	cmp	w1, w0
  41264c:	b.ne	4126ac <sqrt@plt+0x10c1c>  // b.any
  412650:	ldr	x0, [sp, #72]
  412654:	ldr	x1, [x0]
  412658:	ldr	w0, [sp, #108]
  41265c:	lsl	x0, x0, #4
  412660:	add	x0, x1, x0
  412664:	ldr	x0, [x0, #8]
  412668:	cmp	x0, #0x0
  41266c:	b.eq	41268c <sqrt@plt+0x10bfc>  // b.none
  412670:	ldr	x0, [sp, #72]
  412674:	ldr	x1, [x0]
  412678:	ldr	w0, [sp, #108]
  41267c:	lsl	x0, x0, #4
  412680:	add	x0, x1, x0
  412684:	ldr	x0, [x0, #8]
  412688:	bl	401900 <_ZdaPv@plt>
  41268c:	ldr	x0, [sp, #72]
  412690:	ldr	x1, [x0]
  412694:	ldr	w0, [sp, #108]
  412698:	lsl	x0, x0, #4
  41269c:	add	x0, x1, x0
  4126a0:	ldr	x1, [sp, #56]
  4126a4:	str	x1, [x0, #8]
  4126a8:	b	412998 <sqrt@plt+0x10f08>
  4126ac:	ldr	w0, [sp, #108]
  4126b0:	cmp	w0, #0x0
  4126b4:	b.ne	4126c8 <sqrt@plt+0x10c38>  // b.any
  4126b8:	ldr	x0, [sp, #72]
  4126bc:	ldr	w0, [x0, #8]
  4126c0:	sub	w0, w0, #0x1
  4126c4:	b	4126d0 <sqrt@plt+0x10c40>
  4126c8:	ldr	w0, [sp, #108]
  4126cc:	sub	w0, w0, #0x1
  4126d0:	str	w0, [sp, #108]
  4126d4:	b	41260c <sqrt@plt+0x10b7c>
  4126d8:	ldr	x0, [sp, #56]
  4126dc:	cmp	x0, #0x0
  4126e0:	b.eq	412994 <sqrt@plt+0x10f04>  // b.none
  4126e4:	ldr	x0, [sp, #72]
  4126e8:	ldr	w1, [x0, #12]
  4126ec:	mov	w0, w1
  4126f0:	lsl	w0, w0, #1
  4126f4:	add	w1, w0, w1
  4126f8:	ldr	x0, [sp, #72]
  4126fc:	ldr	w0, [x0, #8]
  412700:	lsl	w0, w0, #1
  412704:	cmp	w1, w0
  412708:	b.cc	412944 <sqrt@plt+0x10eb4>  // b.lo, b.ul, b.last
  41270c:	ldr	x0, [sp, #72]
  412710:	ldr	x0, [x0]
  412714:	str	x0, [sp, #88]
  412718:	ldr	x0, [sp, #72]
  41271c:	ldr	w0, [x0, #8]
  412720:	str	w0, [sp, #84]
  412724:	ldr	x0, [sp, #72]
  412728:	ldr	w0, [x0, #8]
  41272c:	bl	413784 <_ZdlPvm@@Base+0x50c>
  412730:	mov	w1, w0
  412734:	ldr	x0, [sp, #72]
  412738:	str	w1, [x0, #8]
  41273c:	ldr	x0, [sp, #72]
  412740:	ldr	w0, [x0, #8]
  412744:	mov	w19, w0
  412748:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  41274c:	cmp	x19, x0
  412750:	b.hi	412770 <sqrt@plt+0x10ce0>  // b.pmore
  412754:	lsl	x0, x19, #4
  412758:	bl	4016c0 <_Znam@plt>
  41275c:	mov	x21, x0
  412760:	mov	x20, x21
  412764:	sub	x0, x19, #0x1
  412768:	mov	x19, x0
  41276c:	b	412774 <sqrt@plt+0x10ce4>
  412770:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  412774:	cmp	x19, #0x0
  412778:	b.lt	412790 <sqrt@plt+0x10d00>  // b.tstop
  41277c:	mov	x0, x20
  412780:	bl	412454 <sqrt@plt+0x109c4>
  412784:	add	x20, x20, #0x10
  412788:	sub	x19, x19, #0x1
  41278c:	b	412774 <sqrt@plt+0x10ce4>
  412790:	ldr	x0, [sp, #72]
  412794:	str	x21, [x0]
  412798:	str	wzr, [sp, #104]
  41279c:	ldr	w1, [sp, #104]
  4127a0:	ldr	w0, [sp, #84]
  4127a4:	cmp	w1, w0
  4127a8:	b.cs	4128c8 <sqrt@plt+0x10e38>  // b.hs, b.nlast
  4127ac:	ldr	w0, [sp, #104]
  4127b0:	lsl	x0, x0, #4
  4127b4:	ldr	x1, [sp, #88]
  4127b8:	add	x0, x1, x0
  4127bc:	ldr	w0, [x0]
  4127c0:	cmp	w0, #0x0
  4127c4:	b.lt	4128b8 <sqrt@plt+0x10e28>  // b.tstop
  4127c8:	ldr	w0, [sp, #104]
  4127cc:	lsl	x0, x0, #4
  4127d0:	ldr	x1, [sp, #88]
  4127d4:	add	x0, x1, x0
  4127d8:	ldr	x0, [x0, #8]
  4127dc:	cmp	x0, #0x0
  4127e0:	b.eq	4128b8 <sqrt@plt+0x10e28>  // b.none
  4127e4:	ldr	w0, [sp, #104]
  4127e8:	lsl	x0, x0, #4
  4127ec:	ldr	x1, [sp, #88]
  4127f0:	add	x0, x1, x0
  4127f4:	ldr	w0, [x0]
  4127f8:	mov	w1, w0
  4127fc:	ldr	x0, [sp, #72]
  412800:	ldr	w0, [x0, #8]
  412804:	udiv	w2, w1, w0
  412808:	mul	w0, w2, w0
  41280c:	sub	w0, w1, w0
  412810:	str	w0, [sp, #100]
  412814:	ldr	x0, [sp, #72]
  412818:	ldr	x1, [x0]
  41281c:	ldr	w0, [sp, #100]
  412820:	lsl	x0, x0, #4
  412824:	add	x0, x1, x0
  412828:	ldr	w0, [x0]
  41282c:	cmp	w0, #0x0
  412830:	b.lt	412860 <sqrt@plt+0x10dd0>  // b.tstop
  412834:	ldr	w0, [sp, #100]
  412838:	cmp	w0, #0x0
  41283c:	b.ne	412850 <sqrt@plt+0x10dc0>  // b.any
  412840:	ldr	x0, [sp, #72]
  412844:	ldr	w0, [x0, #8]
  412848:	sub	w0, w0, #0x1
  41284c:	b	412858 <sqrt@plt+0x10dc8>
  412850:	ldr	w0, [sp, #100]
  412854:	sub	w0, w0, #0x1
  412858:	str	w0, [sp, #100]
  41285c:	b	412814 <sqrt@plt+0x10d84>
  412860:	ldr	w0, [sp, #104]
  412864:	lsl	x0, x0, #4
  412868:	ldr	x1, [sp, #88]
  41286c:	add	x1, x1, x0
  412870:	ldr	x0, [sp, #72]
  412874:	ldr	x2, [x0]
  412878:	ldr	w0, [sp, #100]
  41287c:	lsl	x0, x0, #4
  412880:	add	x0, x2, x0
  412884:	ldr	w1, [x1]
  412888:	str	w1, [x0]
  41288c:	ldr	w0, [sp, #104]
  412890:	lsl	x0, x0, #4
  412894:	ldr	x1, [sp, #88]
  412898:	add	x1, x1, x0
  41289c:	ldr	x0, [sp, #72]
  4128a0:	ldr	x2, [x0]
  4128a4:	ldr	w0, [sp, #100]
  4128a8:	lsl	x0, x0, #4
  4128ac:	add	x0, x2, x0
  4128b0:	ldr	x1, [x1, #8]
  4128b4:	str	x1, [x0, #8]
  4128b8:	ldr	w0, [sp, #104]
  4128bc:	add	w0, w0, #0x1
  4128c0:	str	w0, [sp, #104]
  4128c4:	b	41279c <sqrt@plt+0x10d0c>
  4128c8:	ldr	x0, [sp, #72]
  4128cc:	ldr	w1, [x0, #8]
  4128d0:	ldr	w0, [sp, #96]
  4128d4:	udiv	w2, w0, w1
  4128d8:	mul	w1, w2, w1
  4128dc:	sub	w0, w0, w1
  4128e0:	str	w0, [sp, #108]
  4128e4:	ldr	x0, [sp, #72]
  4128e8:	ldr	x1, [x0]
  4128ec:	ldr	w0, [sp, #108]
  4128f0:	lsl	x0, x0, #4
  4128f4:	add	x0, x1, x0
  4128f8:	ldr	w0, [x0]
  4128fc:	cmp	w0, #0x0
  412900:	b.lt	412930 <sqrt@plt+0x10ea0>  // b.tstop
  412904:	ldr	w0, [sp, #108]
  412908:	cmp	w0, #0x0
  41290c:	b.ne	412920 <sqrt@plt+0x10e90>  // b.any
  412910:	ldr	x0, [sp, #72]
  412914:	ldr	w0, [x0, #8]
  412918:	sub	w0, w0, #0x1
  41291c:	b	412928 <sqrt@plt+0x10e98>
  412920:	ldr	w0, [sp, #108]
  412924:	sub	w0, w0, #0x1
  412928:	str	w0, [sp, #108]
  41292c:	b	4128e4 <sqrt@plt+0x10e54>
  412930:	ldr	x0, [sp, #88]
  412934:	cmp	x0, #0x0
  412938:	b.eq	412944 <sqrt@plt+0x10eb4>  // b.none
  41293c:	ldr	x0, [sp, #88]
  412940:	bl	401900 <_ZdaPv@plt>
  412944:	ldr	x0, [sp, #72]
  412948:	ldr	x1, [x0]
  41294c:	ldr	w0, [sp, #108]
  412950:	lsl	x0, x0, #4
  412954:	add	x0, x1, x0
  412958:	ldr	w1, [sp, #68]
  41295c:	str	w1, [x0]
  412960:	ldr	x0, [sp, #72]
  412964:	ldr	x1, [x0]
  412968:	ldr	w0, [sp, #108]
  41296c:	lsl	x0, x0, #4
  412970:	add	x0, x1, x0
  412974:	ldr	x1, [sp, #56]
  412978:	str	x1, [x0, #8]
  41297c:	ldr	x0, [sp, #72]
  412980:	ldr	w0, [x0, #12]
  412984:	add	w1, w0, #0x1
  412988:	ldr	x0, [sp, #72]
  41298c:	str	w1, [x0, #12]
  412990:	b	412998 <sqrt@plt+0x10f08>
  412994:	nop
  412998:	ldp	x19, x20, [sp, #16]
  41299c:	ldr	x21, [sp, #32]
  4129a0:	ldp	x29, x30, [sp], #112
  4129a4:	ret
  4129a8:	stp	x29, x30, [sp, #-48]!
  4129ac:	mov	x29, sp
  4129b0:	str	x0, [sp, #24]
  4129b4:	str	w1, [sp, #20]
  4129b8:	ldr	w0, [sp, #20]
  4129bc:	mvn	w0, w0
  4129c0:	lsr	w0, w0, #31
  4129c4:	and	w0, w0, #0xff
  4129c8:	mov	w3, w0
  4129cc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  4129d0:	add	x2, x0, #0x4e0
  4129d4:	mov	w1, #0x2c                  	// #44
  4129d8:	mov	w0, w3
  4129dc:	bl	404090 <sqrt@plt+0x2600>
  4129e0:	ldr	w0, [sp, #20]
  4129e4:	ldr	x1, [sp, #24]
  4129e8:	ldr	w1, [x1, #8]
  4129ec:	udiv	w2, w0, w1
  4129f0:	mul	w1, w2, w1
  4129f4:	sub	w0, w0, w1
  4129f8:	str	w0, [sp, #44]
  4129fc:	ldr	x0, [sp, #24]
  412a00:	ldr	x1, [x0]
  412a04:	ldr	w0, [sp, #44]
  412a08:	lsl	x0, x0, #4
  412a0c:	add	x0, x1, x0
  412a10:	ldr	w0, [x0]
  412a14:	cmp	w0, #0x0
  412a18:	b.lt	412a88 <sqrt@plt+0x10ff8>  // b.tstop
  412a1c:	ldr	x0, [sp, #24]
  412a20:	ldr	x1, [x0]
  412a24:	ldr	w0, [sp, #44]
  412a28:	lsl	x0, x0, #4
  412a2c:	add	x0, x1, x0
  412a30:	ldr	w0, [x0]
  412a34:	ldr	w1, [sp, #20]
  412a38:	cmp	w1, w0
  412a3c:	b.ne	412a5c <sqrt@plt+0x10fcc>  // b.any
  412a40:	ldr	x0, [sp, #24]
  412a44:	ldr	x1, [x0]
  412a48:	ldr	w0, [sp, #44]
  412a4c:	lsl	x0, x0, #4
  412a50:	add	x0, x1, x0
  412a54:	ldr	x0, [x0, #8]
  412a58:	b	412a8c <sqrt@plt+0x10ffc>
  412a5c:	ldr	w0, [sp, #44]
  412a60:	cmp	w0, #0x0
  412a64:	b.ne	412a78 <sqrt@plt+0x10fe8>  // b.any
  412a68:	ldr	x0, [sp, #24]
  412a6c:	ldr	w0, [x0, #8]
  412a70:	sub	w0, w0, #0x1
  412a74:	b	412a80 <sqrt@plt+0x10ff0>
  412a78:	ldr	w0, [sp, #44]
  412a7c:	sub	w0, w0, #0x1
  412a80:	str	w0, [sp, #44]
  412a84:	b	4129fc <sqrt@plt+0x10f6c>
  412a88:	mov	x0, #0x0                   	// #0
  412a8c:	ldp	x29, x30, [sp], #48
  412a90:	ret
  412a94:	sub	sp, sp, #0x10
  412a98:	str	x0, [sp, #8]
  412a9c:	str	x1, [sp]
  412aa0:	ldr	x0, [sp, #8]
  412aa4:	ldr	x1, [sp]
  412aa8:	str	x1, [x0]
  412aac:	ldr	x0, [sp, #8]
  412ab0:	str	wzr, [x0, #8]
  412ab4:	nop
  412ab8:	add	sp, sp, #0x10
  412abc:	ret
  412ac0:	sub	sp, sp, #0x30
  412ac4:	str	x0, [sp, #24]
  412ac8:	str	x1, [sp, #16]
  412acc:	str	x2, [sp, #8]
  412ad0:	ldr	x0, [sp, #24]
  412ad4:	ldr	x0, [x0]
  412ad8:	ldr	w0, [x0, #8]
  412adc:	str	w0, [sp, #44]
  412ae0:	ldr	x0, [sp, #24]
  412ae4:	ldr	x0, [x0]
  412ae8:	ldr	x0, [x0]
  412aec:	str	x0, [sp, #32]
  412af0:	ldr	x0, [sp, #24]
  412af4:	ldr	w0, [x0, #8]
  412af8:	ldr	w1, [sp, #44]
  412afc:	cmp	w1, w0
  412b00:	b.ls	412ba4 <sqrt@plt+0x11114>  // b.plast
  412b04:	ldr	x0, [sp, #24]
  412b08:	ldr	w0, [x0, #8]
  412b0c:	mov	w0, w0
  412b10:	lsl	x0, x0, #4
  412b14:	ldr	x1, [sp, #32]
  412b18:	add	x0, x1, x0
  412b1c:	ldr	w0, [x0]
  412b20:	cmp	w0, #0x0
  412b24:	b.lt	412b8c <sqrt@plt+0x110fc>  // b.tstop
  412b28:	ldr	x0, [sp, #24]
  412b2c:	ldr	w0, [x0, #8]
  412b30:	mov	w0, w0
  412b34:	lsl	x0, x0, #4
  412b38:	ldr	x1, [sp, #32]
  412b3c:	add	x0, x1, x0
  412b40:	ldr	w1, [x0]
  412b44:	ldr	x0, [sp, #16]
  412b48:	str	w1, [x0]
  412b4c:	ldr	x0, [sp, #24]
  412b50:	ldr	w0, [x0, #8]
  412b54:	mov	w0, w0
  412b58:	lsl	x0, x0, #4
  412b5c:	ldr	x1, [sp, #32]
  412b60:	add	x0, x1, x0
  412b64:	ldr	x1, [x0, #8]
  412b68:	ldr	x0, [sp, #8]
  412b6c:	str	x1, [x0]
  412b70:	ldr	x0, [sp, #24]
  412b74:	ldr	w0, [x0, #8]
  412b78:	add	w1, w0, #0x1
  412b7c:	ldr	x0, [sp, #24]
  412b80:	str	w1, [x0, #8]
  412b84:	mov	w0, #0x1                   	// #1
  412b88:	b	412ba8 <sqrt@plt+0x11118>
  412b8c:	ldr	x0, [sp, #24]
  412b90:	ldr	w0, [x0, #8]
  412b94:	add	w1, w0, #0x1
  412b98:	ldr	x0, [sp, #24]
  412b9c:	str	w1, [x0, #8]
  412ba0:	b	412af0 <sqrt@plt+0x11060>
  412ba4:	mov	w0, #0x0                   	// #0
  412ba8:	add	sp, sp, #0x30
  412bac:	ret
  412bb0:	stp	x29, x30, [sp, #-64]!
  412bb4:	mov	x29, sp
  412bb8:	str	x19, [sp, #16]
  412bbc:	str	x0, [sp, #40]
  412bc0:	ldr	x0, [sp, #40]
  412bc4:	str	wzr, [x0]
  412bc8:	ldr	x0, [sp, #40]
  412bcc:	add	x0, x0, #0x8
  412bd0:	bl	411be0 <sqrt@plt+0x10150>
  412bd4:	ldr	x0, [sp, #40]
  412bd8:	add	x0, x0, #0x818
  412bdc:	bl	41247c <sqrt@plt+0x109ec>
  412be0:	str	wzr, [sp, #60]
  412be4:	ldr	w0, [sp, #60]
  412be8:	cmp	w0, #0xff
  412bec:	b.gt	412c18 <sqrt@plt+0x11188>
  412bf0:	ldr	x1, [sp, #40]
  412bf4:	ldrsw	x0, [sp, #60]
  412bf8:	add	x0, x0, #0x2
  412bfc:	lsl	x0, x0, #3
  412c00:	add	x0, x1, x0
  412c04:	str	xzr, [x0, #8]
  412c08:	ldr	w0, [sp, #60]
  412c0c:	add	w0, w0, #0x1
  412c10:	str	w0, [sp, #60]
  412c14:	b	412be4 <sqrt@plt+0x11154>
  412c18:	str	wzr, [sp, #60]
  412c1c:	ldr	w0, [sp, #60]
  412c20:	cmp	w0, #0xff
  412c24:	b.gt	412c68 <sqrt@plt+0x111d8>
  412c28:	ldr	x1, [sp, #40]
  412c2c:	ldrsw	x0, [sp, #60]
  412c30:	add	x0, x0, #0x104
  412c34:	lsl	x0, x0, #3
  412c38:	add	x0, x1, x0
  412c3c:	str	xzr, [x0, #8]
  412c40:	ldr	w0, [sp, #60]
  412c44:	add	w0, w0, #0x1
  412c48:	str	w0, [sp, #60]
  412c4c:	b	412c1c <sqrt@plt+0x1118c>
  412c50:	mov	x19, x0
  412c54:	ldr	x0, [sp, #40]
  412c58:	add	x0, x0, #0x8
  412c5c:	bl	411c70 <sqrt@plt+0x101e0>
  412c60:	mov	x0, x19
  412c64:	bl	401a20 <_Unwind_Resume@plt>
  412c68:	nop
  412c6c:	ldr	x19, [sp, #16]
  412c70:	ldp	x29, x30, [sp], #64
  412c74:	ret
  412c78:	stp	x29, x30, [sp, #-32]!
  412c7c:	mov	x29, sp
  412c80:	str	x0, [sp, #24]
  412c84:	ldr	x0, [sp, #24]
  412c88:	add	x0, x0, #0x818
  412c8c:	bl	41250c <sqrt@plt+0x10a7c>
  412c90:	ldr	x0, [sp, #24]
  412c94:	add	x0, x0, #0x8
  412c98:	bl	411c70 <sqrt@plt+0x101e0>
  412c9c:	nop
  412ca0:	ldp	x29, x30, [sp], #32
  412ca4:	ret
  412ca8:	stp	x29, x30, [sp, #-64]!
  412cac:	mov	x29, sp
  412cb0:	str	x19, [sp, #16]
  412cb4:	str	x0, [sp, #40]
  412cb8:	strb	w1, [sp, #39]
  412cbc:	ldrb	w0, [sp, #39]
  412cc0:	ldr	x1, [sp, #40]
  412cc4:	sxtw	x0, w0
  412cc8:	add	x0, x0, #0x2
  412ccc:	lsl	x0, x0, #3
  412cd0:	add	x0, x1, x0
  412cd4:	ldr	x0, [x0, #8]
  412cd8:	cmp	x0, #0x0
  412cdc:	b.ne	412d7c <sqrt@plt+0x112ec>  // b.any
  412ce0:	add	x3, sp, #0x30
  412ce4:	mov	x2, #0x4                   	// #4
  412ce8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  412cec:	add	x1, x0, #0x508
  412cf0:	mov	x0, x3
  412cf4:	bl	4016e0 <memcpy@plt>
  412cf8:	add	x19, sp, #0x30
  412cfc:	add	x19, x19, #0x4
  412d00:	ldrb	w0, [sp, #39]
  412d04:	bl	4119d0 <sqrt@plt+0xff40>
  412d08:	mov	x1, x0
  412d0c:	mov	x0, x19
  412d10:	bl	4017b0 <strcpy@plt>
  412d14:	mov	x0, #0x10                  	// #16
  412d18:	bl	4131bc <_Znwm@@Base>
  412d1c:	str	x0, [sp, #56]
  412d20:	ldr	x0, [sp, #40]
  412d24:	ldr	w0, [x0]
  412d28:	add	w2, w0, #0x1
  412d2c:	ldr	x1, [sp, #40]
  412d30:	str	w2, [x1]
  412d34:	ldr	x1, [sp, #56]
  412d38:	str	w0, [x1]
  412d3c:	ldr	x0, [sp, #56]
  412d40:	mov	w1, #0xffffffff            	// #-1
  412d44:	str	w1, [x0, #4]
  412d48:	add	x0, sp, #0x30
  412d4c:	bl	4141f0 <_ZdlPvm@@Base+0xf78>
  412d50:	mov	x1, x0
  412d54:	ldr	x0, [sp, #56]
  412d58:	str	x1, [x0, #8]
  412d5c:	ldrb	w0, [sp, #39]
  412d60:	ldr	x1, [sp, #40]
  412d64:	sxtw	x0, w0
  412d68:	add	x0, x0, #0x2
  412d6c:	lsl	x0, x0, #3
  412d70:	add	x0, x1, x0
  412d74:	ldr	x1, [sp, #56]
  412d78:	str	x1, [x0, #8]
  412d7c:	ldrb	w0, [sp, #39]
  412d80:	ldr	x1, [sp, #40]
  412d84:	sxtw	x0, w0
  412d88:	add	x0, x0, #0x2
  412d8c:	lsl	x0, x0, #3
  412d90:	add	x0, x1, x0
  412d94:	ldr	x0, [x0, #8]
  412d98:	ldr	x19, [sp, #16]
  412d9c:	ldp	x29, x30, [sp], #64
  412da0:	ret
  412da4:	stp	x29, x30, [sp, #-32]!
  412da8:	mov	x29, sp
  412dac:	str	w0, [sp, #28]
  412db0:	ldr	w1, [sp, #28]
  412db4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  412db8:	add	x0, x0, #0xd00
  412dbc:	bl	413054 <sqrt@plt+0x115c4>
  412dc0:	ldp	x29, x30, [sp], #32
  412dc4:	ret
  412dc8:	stp	x29, x30, [sp, #-32]!
  412dcc:	mov	x29, sp
  412dd0:	str	x0, [sp, #24]
  412dd4:	ldr	x0, [sp, #24]
  412dd8:	cmp	x0, #0x0
  412ddc:	b.eq	412e08 <sqrt@plt+0x11378>  // b.none
  412de0:	ldr	x0, [sp, #24]
  412de4:	ldrb	w0, [x0]
  412de8:	cmp	w0, #0x0
  412dec:	b.eq	412e08 <sqrt@plt+0x11378>  // b.none
  412df0:	ldr	x0, [sp, #24]
  412df4:	ldrb	w0, [x0]
  412df8:	cmp	w0, #0x20
  412dfc:	b.eq	412e08 <sqrt@plt+0x11378>  // b.none
  412e00:	mov	w0, #0x1                   	// #1
  412e04:	b	412e0c <sqrt@plt+0x1137c>
  412e08:	mov	w0, #0x0                   	// #0
  412e0c:	mov	w3, w0
  412e10:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  412e14:	add	x2, x0, #0x4e0
  412e18:	mov	w1, #0x96                  	// #150
  412e1c:	mov	w0, w3
  412e20:	bl	404090 <sqrt@plt+0x2600>
  412e24:	ldr	x0, [sp, #24]
  412e28:	add	x0, x0, #0x1
  412e2c:	ldrb	w0, [x0]
  412e30:	cmp	w0, #0x0
  412e34:	b.ne	412e54 <sqrt@plt+0x113c4>  // b.any
  412e38:	ldr	x0, [sp, #24]
  412e3c:	ldrb	w0, [x0]
  412e40:	mov	w1, w0
  412e44:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  412e48:	add	x0, x0, #0xd00
  412e4c:	bl	412ca8 <sqrt@plt+0x11218>
  412e50:	b	412e68 <sqrt@plt+0x113d8>
  412e54:	ldr	x1, [sp, #24]
  412e58:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  412e5c:	add	x0, x0, #0xd00
  412e60:	bl	412f0c <sqrt@plt+0x1147c>
  412e64:	nop
  412e68:	ldp	x29, x30, [sp], #32
  412e6c:	ret
  412e70:	sub	sp, sp, #0x20
  412e74:	str	x0, [sp, #8]
  412e78:	ldr	x0, [sp, #8]
  412e7c:	str	x0, [sp, #24]
  412e80:	ldr	x0, [sp, #24]
  412e84:	ldr	x0, [x0, #8]
  412e88:	add	sp, sp, #0x20
  412e8c:	ret
  412e90:	stp	x29, x30, [sp, #-32]!
  412e94:	mov	x29, sp
  412e98:	str	w0, [sp, #28]
  412e9c:	str	w1, [sp, #24]
  412ea0:	ldr	w0, [sp, #28]
  412ea4:	cmp	w0, #0x1
  412ea8:	b.ne	412ee4 <sqrt@plt+0x11454>  // b.any
  412eac:	ldr	w1, [sp, #24]
  412eb0:	mov	w0, #0xffff                	// #65535
  412eb4:	cmp	w1, w0
  412eb8:	b.ne	412ee4 <sqrt@plt+0x11454>  // b.any
  412ebc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  412ec0:	add	x0, x0, #0xd00
  412ec4:	bl	412bb0 <sqrt@plt+0x11120>
  412ec8:	adrp	x0, 42c000 <_Znam@GLIBCXX_3.4>
  412ecc:	add	x2, x0, #0x1f8
  412ed0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  412ed4:	add	x1, x0, #0xd00
  412ed8:	adrp	x0, 412000 <sqrt@plt+0x10570>
  412edc:	add	x0, x0, #0xc78
  412ee0:	bl	4018c0 <__cxa_atexit@plt>
  412ee4:	nop
  412ee8:	ldp	x29, x30, [sp], #32
  412eec:	ret
  412ef0:	stp	x29, x30, [sp, #-16]!
  412ef4:	mov	x29, sp
  412ef8:	mov	w1, #0xffff                	// #65535
  412efc:	mov	w0, #0x1                   	// #1
  412f00:	bl	412e90 <sqrt@plt+0x11400>
  412f04:	ldp	x29, x30, [sp], #16
  412f08:	ret
  412f0c:	stp	x29, x30, [sp, #-64]!
  412f10:	mov	x29, sp
  412f14:	str	x0, [sp, #24]
  412f18:	str	x1, [sp, #16]
  412f1c:	ldr	x0, [sp, #16]
  412f20:	ldrb	w0, [x0]
  412f24:	cmp	w0, #0x63
  412f28:	b.ne	412fd4 <sqrt@plt+0x11544>  // b.any
  412f2c:	ldr	x0, [sp, #16]
  412f30:	add	x0, x0, #0x1
  412f34:	ldrb	w0, [x0]
  412f38:	cmp	w0, #0x68
  412f3c:	b.ne	412fd4 <sqrt@plt+0x11544>  // b.any
  412f40:	ldr	x0, [sp, #16]
  412f44:	add	x0, x0, #0x2
  412f48:	ldrb	w0, [x0]
  412f4c:	cmp	w0, #0x61
  412f50:	b.ne	412fd4 <sqrt@plt+0x11544>  // b.any
  412f54:	ldr	x0, [sp, #16]
  412f58:	add	x0, x0, #0x3
  412f5c:	ldrb	w0, [x0]
  412f60:	cmp	w0, #0x72
  412f64:	b.ne	412fd4 <sqrt@plt+0x11544>  // b.any
  412f68:	ldr	x0, [sp, #16]
  412f6c:	add	x0, x0, #0x4
  412f70:	add	x1, sp, #0x28
  412f74:	mov	w2, #0xa                   	// #10
  412f78:	bl	401770 <strtol@plt>
  412f7c:	str	x0, [sp, #48]
  412f80:	ldr	x0, [sp, #16]
  412f84:	add	x1, x0, #0x4
  412f88:	ldr	x0, [sp, #40]
  412f8c:	cmp	x1, x0
  412f90:	b.eq	412fd4 <sqrt@plt+0x11544>  // b.none
  412f94:	ldr	x0, [sp, #40]
  412f98:	ldrb	w0, [x0]
  412f9c:	cmp	w0, #0x0
  412fa0:	b.ne	412fd4 <sqrt@plt+0x11544>  // b.any
  412fa4:	ldr	x0, [sp, #48]
  412fa8:	cmp	x0, #0x0
  412fac:	b.lt	412fd4 <sqrt@plt+0x11544>  // b.tstop
  412fb0:	ldr	x0, [sp, #48]
  412fb4:	cmp	x0, #0xff
  412fb8:	b.gt	412fd4 <sqrt@plt+0x11544>
  412fbc:	ldr	x0, [sp, #48]
  412fc0:	and	w0, w0, #0xff
  412fc4:	mov	w1, w0
  412fc8:	ldr	x0, [sp, #24]
  412fcc:	bl	412ca8 <sqrt@plt+0x11218>
  412fd0:	b	41304c <sqrt@plt+0x115bc>
  412fd4:	ldr	x0, [sp, #24]
  412fd8:	add	x0, x0, #0x8
  412fdc:	add	x1, sp, #0x10
  412fe0:	bl	412210 <sqrt@plt+0x10780>
  412fe4:	str	x0, [sp, #56]
  412fe8:	ldr	x0, [sp, #56]
  412fec:	cmp	x0, #0x0
  412ff0:	b.ne	413048 <sqrt@plt+0x115b8>  // b.any
  412ff4:	mov	x0, #0x10                  	// #16
  412ff8:	bl	4016c0 <_Znam@plt>
  412ffc:	str	x0, [sp, #56]
  413000:	ldr	x0, [sp, #24]
  413004:	ldr	w0, [x0]
  413008:	add	w2, w0, #0x1
  41300c:	ldr	x1, [sp, #24]
  413010:	str	w2, [x1]
  413014:	ldr	x1, [sp, #56]
  413018:	str	w0, [x1]
  41301c:	ldr	x0, [sp, #56]
  413020:	mov	w1, #0xffffffff            	// #-1
  413024:	str	w1, [x0, #4]
  413028:	ldr	x0, [sp, #24]
  41302c:	add	x0, x0, #0x8
  413030:	ldr	x1, [sp, #16]
  413034:	ldr	x2, [sp, #56]
  413038:	bl	411ce8 <sqrt@plt+0x10258>
  41303c:	mov	x1, x0
  413040:	ldr	x0, [sp, #56]
  413044:	str	x1, [x0, #8]
  413048:	ldr	x0, [sp, #56]
  41304c:	ldp	x29, x30, [sp], #64
  413050:	ret
  413054:	stp	x29, x30, [sp, #-48]!
  413058:	mov	x29, sp
  41305c:	str	x0, [sp, #24]
  413060:	str	w1, [sp, #20]
  413064:	ldr	w0, [sp, #20]
  413068:	cmp	w0, #0x0
  41306c:	b.lt	413110 <sqrt@plt+0x11680>  // b.tstop
  413070:	ldr	w0, [sp, #20]
  413074:	cmp	w0, #0xff
  413078:	b.gt	413110 <sqrt@plt+0x11680>
  41307c:	ldr	x1, [sp, #24]
  413080:	ldrsw	x0, [sp, #20]
  413084:	add	x0, x0, #0x104
  413088:	lsl	x0, x0, #3
  41308c:	add	x0, x1, x0
  413090:	ldr	x0, [x0, #8]
  413094:	cmp	x0, #0x0
  413098:	b.ne	4130f4 <sqrt@plt+0x11664>  // b.any
  41309c:	mov	x0, #0x10                  	// #16
  4130a0:	bl	4131bc <_Znwm@@Base>
  4130a4:	str	x0, [sp, #32]
  4130a8:	ldr	x0, [sp, #24]
  4130ac:	ldr	w0, [x0]
  4130b0:	add	w2, w0, #0x1
  4130b4:	ldr	x1, [sp, #24]
  4130b8:	str	w2, [x1]
  4130bc:	ldr	x1, [sp, #32]
  4130c0:	str	w0, [x1]
  4130c4:	ldr	x0, [sp, #32]
  4130c8:	ldr	w1, [sp, #20]
  4130cc:	str	w1, [x0, #4]
  4130d0:	ldr	x0, [sp, #32]
  4130d4:	str	xzr, [x0, #8]
  4130d8:	ldr	x1, [sp, #24]
  4130dc:	ldrsw	x0, [sp, #20]
  4130e0:	add	x0, x0, #0x104
  4130e4:	lsl	x0, x0, #3
  4130e8:	add	x0, x1, x0
  4130ec:	ldr	x1, [sp, #32]
  4130f0:	str	x1, [x0, #8]
  4130f4:	ldr	x1, [sp, #24]
  4130f8:	ldrsw	x0, [sp, #20]
  4130fc:	add	x0, x0, #0x104
  413100:	lsl	x0, x0, #3
  413104:	add	x0, x1, x0
  413108:	ldr	x0, [x0, #8]
  41310c:	b	413184 <sqrt@plt+0x116f4>
  413110:	ldr	x0, [sp, #24]
  413114:	add	x0, x0, #0x818
  413118:	ldr	w1, [sp, #20]
  41311c:	bl	4129a8 <sqrt@plt+0x10f18>
  413120:	str	x0, [sp, #40]
  413124:	ldr	x0, [sp, #40]
  413128:	cmp	x0, #0x0
  41312c:	b.ne	413180 <sqrt@plt+0x116f0>  // b.any
  413130:	mov	x0, #0x10                  	// #16
  413134:	bl	4016c0 <_Znam@plt>
  413138:	str	x0, [sp, #40]
  41313c:	ldr	x0, [sp, #24]
  413140:	ldr	w0, [x0]
  413144:	add	w2, w0, #0x1
  413148:	ldr	x1, [sp, #24]
  41314c:	str	w2, [x1]
  413150:	ldr	x1, [sp, #40]
  413154:	str	w0, [x1]
  413158:	ldr	x0, [sp, #40]
  41315c:	ldr	w1, [sp, #20]
  413160:	str	w1, [x0, #4]
  413164:	ldr	x0, [sp, #40]
  413168:	str	xzr, [x0, #8]
  41316c:	ldr	x0, [sp, #24]
  413170:	add	x0, x0, #0x818
  413174:	ldr	x2, [sp, #40]
  413178:	ldr	w1, [sp, #20]
  41317c:	bl	4125a4 <sqrt@plt+0x10b14>
  413180:	ldr	x0, [sp, #40]
  413184:	ldp	x29, x30, [sp], #48
  413188:	ret
  41318c:	stp	x29, x30, [sp, #-32]!
  413190:	mov	x29, sp
  413194:	str	x0, [sp, #24]
  413198:	ldr	x0, [sp, #24]
  41319c:	bl	401710 <strlen@plt>
  4131a0:	mov	x2, x0
  4131a4:	ldr	x1, [sp, #24]
  4131a8:	mov	w0, #0x2                   	// #2
  4131ac:	bl	401970 <write@plt>
  4131b0:	nop
  4131b4:	ldp	x29, x30, [sp], #32
  4131b8:	ret

00000000004131bc <_Znwm@@Base>:
  4131bc:	stp	x29, x30, [sp, #-48]!
  4131c0:	mov	x29, sp
  4131c4:	str	x0, [sp, #24]
  4131c8:	ldr	x0, [sp, #24]
  4131cc:	cmp	x0, #0x0
  4131d0:	b.ne	4131e0 <_Znwm@@Base+0x24>  // b.any
  4131d4:	ldr	x0, [sp, #24]
  4131d8:	add	x0, x0, #0x1
  4131dc:	str	x0, [sp, #24]
  4131e0:	ldr	x0, [sp, #24]
  4131e4:	mov	w0, w0
  4131e8:	bl	401980 <malloc@plt>
  4131ec:	str	x0, [sp, #40]
  4131f0:	ldr	x0, [sp, #40]
  4131f4:	cmp	x0, #0x0
  4131f8:	b.ne	413240 <_Znwm@@Base+0x84>  // b.any
  4131fc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  413200:	add	x0, x0, #0x110
  413204:	ldr	x0, [x0]
  413208:	cmp	x0, #0x0
  41320c:	b.eq	41322c <_Znwm@@Base+0x70>  // b.none
  413210:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  413214:	add	x0, x0, #0x110
  413218:	ldr	x0, [x0]
  41321c:	bl	41318c <sqrt@plt+0x116fc>
  413220:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  413224:	add	x0, x0, #0x518
  413228:	bl	41318c <sqrt@plt+0x116fc>
  41322c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  413230:	add	x0, x0, #0x520
  413234:	bl	41318c <sqrt@plt+0x116fc>
  413238:	mov	w0, #0xffffffff            	// #-1
  41323c:	bl	4017a0 <_exit@plt>
  413240:	ldr	x0, [sp, #40]
  413244:	ldp	x29, x30, [sp], #48
  413248:	ret

000000000041324c <_ZdlPv@@Base>:
  41324c:	stp	x29, x30, [sp, #-32]!
  413250:	mov	x29, sp
  413254:	str	x0, [sp, #24]
  413258:	ldr	x0, [sp, #24]
  41325c:	cmp	x0, #0x0
  413260:	b.eq	41326c <_ZdlPv@@Base+0x20>  // b.none
  413264:	ldr	x0, [sp, #24]
  413268:	bl	401780 <free@plt>
  41326c:	nop
  413270:	ldp	x29, x30, [sp], #32
  413274:	ret

0000000000413278 <_ZdlPvm@@Base>:
  413278:	stp	x29, x30, [sp, #-32]!
  41327c:	mov	x29, sp
  413280:	str	x0, [sp, #24]
  413284:	str	x1, [sp, #16]
  413288:	ldr	x0, [sp, #24]
  41328c:	cmp	x0, #0x0
  413290:	b.eq	41329c <_ZdlPvm@@Base+0x24>  // b.none
  413294:	ldr	x0, [sp, #24]
  413298:	bl	401780 <free@plt>
  41329c:	nop
  4132a0:	ldp	x29, x30, [sp], #32
  4132a4:	ret
  4132a8:	stp	x29, x30, [sp, #-64]!
  4132ac:	mov	x29, sp
  4132b0:	strb	w0, [sp, #31]
  4132b4:	str	w1, [sp, #24]
  4132b8:	str	w2, [sp, #20]
  4132bc:	str	w3, [sp, #16]
  4132c0:	ldr	w0, [sp, #20]
  4132c4:	str	w0, [sp, #60]
  4132c8:	ldr	w0, [sp, #16]
  4132cc:	str	w0, [sp, #56]
  4132d0:	str	wzr, [sp, #52]
  4132d4:	ldr	w0, [sp, #52]
  4132d8:	cmp	w0, #0x7
  4132dc:	b.gt	413418 <_ZdlPvm@@Base+0x1a0>
  4132e0:	mov	x0, #0x3                   	// #3
  4132e4:	bl	4016c0 <_Znam@plt>
  4132e8:	str	x0, [sp, #40]
  4132ec:	ldr	x0, [sp, #40]
  4132f0:	ldrb	w1, [sp, #31]
  4132f4:	strb	w1, [x0]
  4132f8:	ldr	w0, [sp, #52]
  4132fc:	and	w1, w0, #0xff
  413300:	ldr	x0, [sp, #40]
  413304:	add	x0, x0, #0x1
  413308:	add	w1, w1, #0x30
  41330c:	and	w1, w1, #0xff
  413310:	strb	w1, [x0]
  413314:	ldr	x0, [sp, #40]
  413318:	add	x0, x0, #0x2
  41331c:	strb	wzr, [x0]
  413320:	ldr	w1, [sp, #24]
  413324:	ldr	w0, [sp, #52]
  413328:	add	w1, w1, w0
  41332c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2fb8>
  413330:	add	x2, x0, #0xd28
  413334:	sxtw	x1, w1
  413338:	mov	x0, x1
  41333c:	lsl	x0, x0, #1
  413340:	add	x0, x0, x1
  413344:	lsl	x0, x0, #3
  413348:	add	x0, x2, x0
  41334c:	ldr	x1, [sp, #40]
  413350:	str	x1, [x0]
  413354:	ldr	w0, [sp, #60]
  413358:	scvtf	d0, w0
  41335c:	ldr	w1, [sp, #24]
  413360:	ldr	w0, [sp, #52]
  413364:	add	w1, w1, w0
  413368:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  41336c:	movk	x0, #0x4039, lsl #48
  413370:	fmov	d1, x0
  413374:	fdiv	d0, d0, d1
  413378:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2fb8>
  41337c:	add	x2, x0, #0xd28
  413380:	sxtw	x1, w1
  413384:	mov	x0, x1
  413388:	lsl	x0, x0, #1
  41338c:	add	x0, x0, x1
  413390:	lsl	x0, x0, #3
  413394:	add	x0, x2, x0
  413398:	str	d0, [x0, #8]
  41339c:	ldr	w0, [sp, #56]
  4133a0:	scvtf	d0, w0
  4133a4:	ldr	w1, [sp, #24]
  4133a8:	ldr	w0, [sp, #52]
  4133ac:	add	w1, w1, w0
  4133b0:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  4133b4:	movk	x0, #0x4039, lsl #48
  4133b8:	fmov	d1, x0
  4133bc:	fdiv	d0, d0, d1
  4133c0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2fb8>
  4133c4:	add	x2, x0, #0xd28
  4133c8:	sxtw	x1, w1
  4133cc:	mov	x0, x1
  4133d0:	lsl	x0, x0, #1
  4133d4:	add	x0, x0, x1
  4133d8:	lsl	x0, x0, #3
  4133dc:	add	x0, x2, x0
  4133e0:	str	d0, [x0, #16]
  4133e4:	ldr	w0, [sp, #60]
  4133e8:	str	w0, [sp, #36]
  4133ec:	ldr	w0, [sp, #56]
  4133f0:	str	w0, [sp, #60]
  4133f4:	ldr	w0, [sp, #36]
  4133f8:	lsr	w1, w0, #31
  4133fc:	add	w0, w1, w0
  413400:	asr	w0, w0, #1
  413404:	str	w0, [sp, #56]
  413408:	ldr	w0, [sp, #52]
  41340c:	add	w0, w0, #0x1
  413410:	str	w0, [sp, #52]
  413414:	b	4132d4 <_ZdlPvm@@Base+0x5c>
  413418:	nop
  41341c:	ldp	x29, x30, [sp], #64
  413420:	ret
  413424:	stp	x29, x30, [sp, #-64]!
  413428:	mov	x29, sp
  41342c:	str	x0, [sp, #40]
  413430:	str	w1, [sp, #36]
  413434:	str	d0, [sp, #24]
  413438:	str	d1, [sp, #16]
  41343c:	ldr	x0, [sp, #40]
  413440:	bl	401710 <strlen@plt>
  413444:	add	x0, x0, #0x1
  413448:	bl	4016c0 <_Znam@plt>
  41344c:	str	x0, [sp, #56]
  413450:	ldr	x1, [sp, #40]
  413454:	ldr	x0, [sp, #56]
  413458:	bl	4017b0 <strcpy@plt>
  41345c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2fb8>
  413460:	add	x2, x0, #0xd28
  413464:	ldrsw	x1, [sp, #36]
  413468:	mov	x0, x1
  41346c:	lsl	x0, x0, #1
  413470:	add	x0, x0, x1
  413474:	lsl	x0, x0, #3
  413478:	add	x0, x2, x0
  41347c:	ldr	x1, [sp, #56]
  413480:	str	x1, [x0]
  413484:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2fb8>
  413488:	add	x2, x0, #0xd28
  41348c:	ldrsw	x1, [sp, #36]
  413490:	mov	x0, x1
  413494:	lsl	x0, x0, #1
  413498:	add	x0, x0, x1
  41349c:	lsl	x0, x0, #3
  4134a0:	add	x0, x2, x0
  4134a4:	ldr	d0, [sp, #24]
  4134a8:	str	d0, [x0, #8]
  4134ac:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2fb8>
  4134b0:	add	x2, x0, #0xd28
  4134b4:	ldrsw	x1, [sp, #36]
  4134b8:	mov	x0, x1
  4134bc:	lsl	x0, x0, #1
  4134c0:	add	x0, x0, x1
  4134c4:	lsl	x0, x0, #3
  4134c8:	add	x0, x2, x0
  4134cc:	ldr	d0, [sp, #16]
  4134d0:	str	d0, [x0, #16]
  4134d4:	nop
  4134d8:	ldp	x29, x30, [sp], #64
  4134dc:	ret
  4134e0:	stp	x29, x30, [sp, #-32]!
  4134e4:	mov	x29, sp
  4134e8:	str	x0, [sp, #24]
  4134ec:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  4134f0:	add	x0, x0, #0x100
  4134f4:	ldr	w0, [x0]
  4134f8:	cmp	w0, #0x0
  4134fc:	b.ne	41364c <_ZdlPvm@@Base+0x3d4>  // b.any
  413500:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  413504:	add	x0, x0, #0x100
  413508:	mov	w1, #0x1                   	// #1
  41350c:	str	w1, [x0]
  413510:	mov	w3, #0x349                 	// #841
  413514:	mov	w2, #0x4a5                 	// #1189
  413518:	mov	w1, #0x0                   	// #0
  41351c:	mov	w0, #0x61                  	// #97
  413520:	bl	4132a8 <_ZdlPvm@@Base+0x30>
  413524:	mov	w3, #0x3e8                 	// #1000
  413528:	mov	w2, #0x586                 	// #1414
  41352c:	mov	w1, #0x8                   	// #8
  413530:	mov	w0, #0x62                  	// #98
  413534:	bl	4132a8 <_ZdlPvm@@Base+0x30>
  413538:	mov	w3, #0x395                 	// #917
  41353c:	mov	w2, #0x511                 	// #1297
  413540:	mov	w1, #0x10                  	// #16
  413544:	mov	w0, #0x63                  	// #99
  413548:	bl	4132a8 <_ZdlPvm@@Base+0x30>
  41354c:	mov	w3, #0x303                 	// #771
  413550:	mov	w2, #0x442                 	// #1090
  413554:	mov	w1, #0x18                  	// #24
  413558:	mov	w0, #0x64                  	// #100
  41355c:	bl	4132a8 <_ZdlPvm@@Base+0x30>
  413560:	fmov	d1, #8.500000000000000000e+00
  413564:	fmov	d0, #1.100000000000000000e+01
  413568:	mov	w1, #0x20                  	// #32
  41356c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  413570:	add	x0, x0, #0x538
  413574:	bl	413424 <_ZdlPvm@@Base+0x1ac>
  413578:	fmov	d1, #8.500000000000000000e+00
  41357c:	fmov	d0, #1.400000000000000000e+01
  413580:	mov	w1, #0x21                  	// #33
  413584:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  413588:	add	x0, x0, #0x540
  41358c:	bl	413424 <_ZdlPvm@@Base+0x1ac>
  413590:	fmov	d1, #1.100000000000000000e+01
  413594:	fmov	d0, #1.700000000000000000e+01
  413598:	mov	w1, #0x22                  	// #34
  41359c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  4135a0:	add	x0, x0, #0x548
  4135a4:	bl	413424 <_ZdlPvm@@Base+0x1ac>
  4135a8:	fmov	d1, #1.700000000000000000e+01
  4135ac:	fmov	d0, #1.100000000000000000e+01
  4135b0:	mov	w1, #0x23                  	// #35
  4135b4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  4135b8:	add	x0, x0, #0x550
  4135bc:	bl	413424 <_ZdlPvm@@Base+0x1ac>
  4135c0:	fmov	d1, #5.500000000000000000e+00
  4135c4:	fmov	d0, #8.500000000000000000e+00
  4135c8:	mov	w1, #0x24                  	// #36
  4135cc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  4135d0:	add	x0, x0, #0x558
  4135d4:	bl	413424 <_ZdlPvm@@Base+0x1ac>
  4135d8:	fmov	d1, #7.500000000000000000e+00
  4135dc:	fmov	d0, #1.000000000000000000e+01
  4135e0:	mov	w1, #0x25                  	// #37
  4135e4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  4135e8:	add	x0, x0, #0x568
  4135ec:	bl	413424 <_ZdlPvm@@Base+0x1ac>
  4135f0:	mov	x0, #0x800000000000        	// #140737488355328
  4135f4:	movk	x0, #0x4010, lsl #48
  4135f8:	fmov	d1, x0
  4135fc:	fmov	d0, #9.500000000000000000e+00
  413600:	mov	w1, #0x26                  	// #38
  413604:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  413608:	add	x0, x0, #0x578
  41360c:	bl	413424 <_ZdlPvm@@Base+0x1ac>
  413610:	fmov	d1, #3.875000000000000000e+00
  413614:	fmov	d0, #7.500000000000000000e+00
  413618:	mov	w1, #0x27                  	// #39
  41361c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  413620:	add	x0, x0, #0x580
  413624:	bl	413424 <_ZdlPvm@@Base+0x1ac>
  413628:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  41362c:	ldr	d1, [x0, #1424]
  413630:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  413634:	ldr	d0, [x0, #1432]
  413638:	mov	w1, #0x28                  	// #40
  41363c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  413640:	add	x0, x0, #0x588
  413644:	bl	413424 <_ZdlPvm@@Base+0x1ac>
  413648:	b	413650 <_ZdlPvm@@Base+0x3d8>
  41364c:	nop
  413650:	ldp	x29, x30, [sp], #32
  413654:	ret
  413658:	stp	x29, x30, [sp, #-32]!
  41365c:	mov	x29, sp
  413660:	str	w0, [sp, #28]
  413664:	str	w1, [sp, #24]
  413668:	ldr	w0, [sp, #28]
  41366c:	cmp	w0, #0x1
  413670:	b.ne	413690 <_ZdlPvm@@Base+0x418>  // b.any
  413674:	ldr	w1, [sp, #24]
  413678:	mov	w0, #0xffff                	// #65535
  41367c:	cmp	w1, w0
  413680:	b.ne	413690 <_ZdlPvm@@Base+0x418>  // b.any
  413684:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  413688:	add	x0, x0, #0x108
  41368c:	bl	4134e0 <_ZdlPvm@@Base+0x268>
  413690:	nop
  413694:	ldp	x29, x30, [sp], #32
  413698:	ret
  41369c:	stp	x29, x30, [sp, #-16]!
  4136a0:	mov	x29, sp
  4136a4:	mov	w1, #0xffff                	// #65535
  4136a8:	mov	w0, #0x1                   	// #1
  4136ac:	bl	413658 <_ZdlPvm@@Base+0x3e0>
  4136b0:	ldp	x29, x30, [sp], #16
  4136b4:	ret
  4136b8:	stp	x29, x30, [sp, #-48]!
  4136bc:	mov	x29, sp
  4136c0:	str	x0, [sp, #24]
  4136c4:	ldr	x0, [sp, #24]
  4136c8:	cmp	x0, #0x0
  4136cc:	cset	w0, ne  // ne = any
  4136d0:	and	w0, w0, #0xff
  4136d4:	mov	w3, w0
  4136d8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  4136dc:	add	x2, x0, #0x5a0
  4136e0:	mov	w1, #0x1b                  	// #27
  4136e4:	mov	w0, w3
  4136e8:	bl	404090 <sqrt@plt+0x2600>
  4136ec:	str	xzr, [sp, #40]
  4136f0:	ldr	x0, [sp, #24]
  4136f4:	ldrb	w0, [x0]
  4136f8:	cmp	w0, #0x0
  4136fc:	b.eq	413778 <_ZdlPvm@@Base+0x500>  // b.none
  413700:	ldr	x0, [sp, #40]
  413704:	lsl	x0, x0, #4
  413708:	str	x0, [sp, #40]
  41370c:	ldr	x0, [sp, #24]
  413710:	add	x1, x0, #0x1
  413714:	str	x1, [sp, #24]
  413718:	ldrb	w0, [x0]
  41371c:	and	x0, x0, #0xff
  413720:	ldr	x1, [sp, #40]
  413724:	add	x0, x1, x0
  413728:	str	x0, [sp, #40]
  41372c:	ldr	x0, [sp, #40]
  413730:	and	x0, x0, #0xf0000000
  413734:	str	x0, [sp, #32]
  413738:	ldr	x0, [sp, #32]
  41373c:	cmp	x0, #0x0
  413740:	cset	w0, ne  // ne = any
  413744:	and	w0, w0, #0xff
  413748:	cmp	w0, #0x0
  41374c:	b.eq	4136f0 <_ZdlPvm@@Base+0x478>  // b.none
  413750:	ldr	x0, [sp, #32]
  413754:	lsr	x0, x0, #24
  413758:	ldr	x1, [sp, #40]
  41375c:	eor	x0, x1, x0
  413760:	str	x0, [sp, #40]
  413764:	ldr	x1, [sp, #40]
  413768:	ldr	x0, [sp, #32]
  41376c:	eor	x0, x1, x0
  413770:	str	x0, [sp, #40]
  413774:	b	4136f0 <_ZdlPvm@@Base+0x478>
  413778:	ldr	x0, [sp, #40]
  41377c:	ldp	x29, x30, [sp], #48
  413780:	ret
  413784:	stp	x29, x30, [sp, #-48]!
  413788:	mov	x29, sp
  41378c:	str	w0, [sp, #28]
  413790:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  413794:	add	x0, x0, #0x5c0
  413798:	str	x0, [sp, #40]
  41379c:	ldr	x0, [sp, #40]
  4137a0:	ldr	w0, [x0]
  4137a4:	ldr	w1, [sp, #28]
  4137a8:	cmp	w1, w0
  4137ac:	b.cc	4137f4 <_ZdlPvm@@Base+0x57c>  // b.lo, b.ul, b.last
  4137b0:	ldr	x0, [sp, #40]
  4137b4:	ldr	w0, [x0]
  4137b8:	cmp	w0, #0x0
  4137bc:	b.ne	4137e4 <_ZdlPvm@@Base+0x56c>  // b.any
  4137c0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4137c4:	add	x3, x0, #0xbe8
  4137c8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4137cc:	add	x2, x0, #0xbe8
  4137d0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4137d4:	add	x1, x0, #0xbe8
  4137d8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  4137dc:	add	x0, x0, #0x618
  4137e0:	bl	40a608 <sqrt@plt+0x8b78>
  4137e4:	ldr	x0, [sp, #40]
  4137e8:	add	x0, x0, #0x4
  4137ec:	str	x0, [sp, #40]
  4137f0:	b	41379c <_ZdlPvm@@Base+0x524>
  4137f4:	ldr	x0, [sp, #40]
  4137f8:	ldr	w0, [x0]
  4137fc:	ldp	x29, x30, [sp], #48
  413800:	ret
  413804:	stp	x29, x30, [sp, #-80]!
  413808:	mov	x29, sp
  41380c:	str	x19, [sp, #16]
  413810:	str	x0, [sp, #56]
  413814:	str	x1, [sp, #48]
  413818:	str	x2, [sp, #40]
  41381c:	str	w3, [sp, #36]
  413820:	str	w4, [sp, #32]
  413824:	str	xzr, [sp, #72]
  413828:	ldr	w0, [sp, #36]
  41382c:	cmp	w0, #0x0
  413830:	b.eq	413844 <_ZdlPvm@@Base+0x5cc>  // b.none
  413834:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  413838:	add	x0, x0, #0x638
  41383c:	bl	4019c0 <getenv@plt>
  413840:	str	x0, [sp, #72]
  413844:	str	xzr, [sp, #64]
  413848:	ldr	x0, [sp, #48]
  41384c:	cmp	x0, #0x0
  413850:	b.eq	413860 <_ZdlPvm@@Base+0x5e8>  // b.none
  413854:	ldr	x0, [sp, #48]
  413858:	bl	4019c0 <getenv@plt>
  41385c:	str	x0, [sp, #64]
  413860:	ldr	x0, [sp, #64]
  413864:	cmp	x0, #0x0
  413868:	b.eq	41388c <_ZdlPvm@@Base+0x614>  // b.none
  41386c:	ldr	x0, [sp, #64]
  413870:	ldrb	w0, [x0]
  413874:	cmp	w0, #0x0
  413878:	b.eq	41388c <_ZdlPvm@@Base+0x614>  // b.none
  41387c:	ldr	x0, [sp, #64]
  413880:	bl	401710 <strlen@plt>
  413884:	add	x1, x0, #0x1
  413888:	b	413890 <_ZdlPvm@@Base+0x618>
  41388c:	mov	x1, #0x0                   	// #0
  413890:	ldr	w0, [sp, #32]
  413894:	cmp	w0, #0x0
  413898:	b.eq	4138a4 <_ZdlPvm@@Base+0x62c>  // b.none
  41389c:	mov	x0, #0x2                   	// #2
  4138a0:	b	4138a8 <_ZdlPvm@@Base+0x630>
  4138a4:	mov	x0, #0x0                   	// #0
  4138a8:	add	x19, x1, x0
  4138ac:	ldr	x0, [sp, #72]
  4138b0:	cmp	x0, #0x0
  4138b4:	b.eq	4138d8 <_ZdlPvm@@Base+0x660>  // b.none
  4138b8:	ldr	x0, [sp, #72]
  4138bc:	ldrb	w0, [x0]
  4138c0:	cmp	w0, #0x0
  4138c4:	b.eq	4138d8 <_ZdlPvm@@Base+0x660>  // b.none
  4138c8:	ldr	x0, [sp, #72]
  4138cc:	bl	401710 <strlen@plt>
  4138d0:	add	x0, x0, #0x1
  4138d4:	b	4138dc <_ZdlPvm@@Base+0x664>
  4138d8:	mov	x0, #0x0                   	// #0
  4138dc:	add	x19, x0, x19
  4138e0:	ldr	x0, [sp, #40]
  4138e4:	cmp	x0, #0x0
  4138e8:	b.eq	413908 <_ZdlPvm@@Base+0x690>  // b.none
  4138ec:	ldr	x0, [sp, #40]
  4138f0:	ldrb	w0, [x0]
  4138f4:	cmp	w0, #0x0
  4138f8:	b.eq	413908 <_ZdlPvm@@Base+0x690>  // b.none
  4138fc:	ldr	x0, [sp, #40]
  413900:	bl	401710 <strlen@plt>
  413904:	b	41390c <_ZdlPvm@@Base+0x694>
  413908:	mov	x0, #0x0                   	// #0
  41390c:	add	x0, x0, x19
  413910:	add	x0, x0, #0x1
  413914:	bl	4016c0 <_Znam@plt>
  413918:	mov	x1, x0
  41391c:	ldr	x0, [sp, #56]
  413920:	str	x1, [x0]
  413924:	ldr	x0, [sp, #56]
  413928:	ldr	x0, [x0]
  41392c:	strb	wzr, [x0]
  413930:	ldr	x0, [sp, #64]
  413934:	cmp	x0, #0x0
  413938:	b.eq	413978 <_ZdlPvm@@Base+0x700>  // b.none
  41393c:	ldr	x0, [sp, #64]
  413940:	ldrb	w0, [x0]
  413944:	cmp	w0, #0x0
  413948:	b.eq	413978 <_ZdlPvm@@Base+0x700>  // b.none
  41394c:	ldr	x0, [sp, #56]
  413950:	ldr	x0, [x0]
  413954:	ldr	x1, [sp, #64]
  413958:	bl	401a70 <strcat@plt>
  41395c:	ldr	x0, [sp, #56]
  413960:	ldr	x19, [x0]
  413964:	mov	x0, x19
  413968:	bl	401710 <strlen@plt>
  41396c:	add	x0, x19, x0
  413970:	mov	w1, #0x3a                  	// #58
  413974:	strh	w1, [x0]
  413978:	ldr	w0, [sp, #32]
  41397c:	cmp	w0, #0x0
  413980:	b.eq	4139bc <_ZdlPvm@@Base+0x744>  // b.none
  413984:	ldr	x0, [sp, #56]
  413988:	ldr	x19, [x0]
  41398c:	mov	x0, x19
  413990:	bl	401710 <strlen@plt>
  413994:	add	x0, x19, x0
  413998:	mov	w1, #0x2e                  	// #46
  41399c:	strh	w1, [x0]
  4139a0:	ldr	x0, [sp, #56]
  4139a4:	ldr	x19, [x0]
  4139a8:	mov	x0, x19
  4139ac:	bl	401710 <strlen@plt>
  4139b0:	add	x0, x19, x0
  4139b4:	mov	w1, #0x3a                  	// #58
  4139b8:	strh	w1, [x0]
  4139bc:	ldr	x0, [sp, #72]
  4139c0:	cmp	x0, #0x0
  4139c4:	b.eq	413a04 <_ZdlPvm@@Base+0x78c>  // b.none
  4139c8:	ldr	x0, [sp, #72]
  4139cc:	ldrb	w0, [x0]
  4139d0:	cmp	w0, #0x0
  4139d4:	b.eq	413a04 <_ZdlPvm@@Base+0x78c>  // b.none
  4139d8:	ldr	x0, [sp, #56]
  4139dc:	ldr	x0, [x0]
  4139e0:	ldr	x1, [sp, #72]
  4139e4:	bl	401a70 <strcat@plt>
  4139e8:	ldr	x0, [sp, #56]
  4139ec:	ldr	x19, [x0]
  4139f0:	mov	x0, x19
  4139f4:	bl	401710 <strlen@plt>
  4139f8:	add	x0, x19, x0
  4139fc:	mov	w1, #0x3a                  	// #58
  413a00:	strh	w1, [x0]
  413a04:	ldr	x0, [sp, #40]
  413a08:	cmp	x0, #0x0
  413a0c:	b.eq	413a30 <_ZdlPvm@@Base+0x7b8>  // b.none
  413a10:	ldr	x0, [sp, #40]
  413a14:	ldrb	w0, [x0]
  413a18:	cmp	w0, #0x0
  413a1c:	b.eq	413a30 <_ZdlPvm@@Base+0x7b8>  // b.none
  413a20:	ldr	x0, [sp, #56]
  413a24:	ldr	x0, [x0]
  413a28:	ldr	x1, [sp, #40]
  413a2c:	bl	401a70 <strcat@plt>
  413a30:	ldr	x0, [sp, #56]
  413a34:	ldr	x0, [x0]
  413a38:	bl	401710 <strlen@plt>
  413a3c:	mov	w1, w0
  413a40:	ldr	x0, [sp, #56]
  413a44:	str	w1, [x0, #8]
  413a48:	nop
  413a4c:	ldr	x19, [sp, #16]
  413a50:	ldp	x29, x30, [sp], #80
  413a54:	ret
  413a58:	stp	x29, x30, [sp, #-32]!
  413a5c:	mov	x29, sp
  413a60:	str	x0, [sp, #24]
  413a64:	ldr	x0, [sp, #24]
  413a68:	ldr	x0, [x0]
  413a6c:	cmp	x0, #0x0
  413a70:	b.eq	413a80 <_ZdlPvm@@Base+0x808>  // b.none
  413a74:	ldr	x0, [sp, #24]
  413a78:	ldr	x0, [x0]
  413a7c:	bl	401900 <_ZdaPv@plt>
  413a80:	nop
  413a84:	ldp	x29, x30, [sp], #32
  413a88:	ret
  413a8c:	stp	x29, x30, [sp, #-64]!
  413a90:	mov	x29, sp
  413a94:	str	x0, [sp, #24]
  413a98:	str	x1, [sp, #16]
  413a9c:	ldr	x0, [sp, #24]
  413aa0:	ldr	x0, [x0]
  413aa4:	str	x0, [sp, #48]
  413aa8:	ldr	x0, [sp, #48]
  413aac:	bl	401710 <strlen@plt>
  413ab0:	str	w0, [sp, #44]
  413ab4:	ldr	x0, [sp, #16]
  413ab8:	bl	401710 <strlen@plt>
  413abc:	str	w0, [sp, #40]
  413ac0:	ldr	w1, [sp, #44]
  413ac4:	ldr	w0, [sp, #40]
  413ac8:	add	w0, w1, w0
  413acc:	add	w0, w0, #0x2
  413ad0:	mov	w0, w0
  413ad4:	bl	4016c0 <_Znam@plt>
  413ad8:	mov	x1, x0
  413adc:	ldr	x0, [sp, #24]
  413ae0:	str	x1, [x0]
  413ae4:	ldr	x0, [sp, #24]
  413ae8:	ldr	x3, [x0]
  413aec:	ldr	x0, [sp, #24]
  413af0:	ldr	w0, [x0, #8]
  413af4:	ldr	w1, [sp, #44]
  413af8:	sub	w0, w1, w0
  413afc:	mov	w0, w0
  413b00:	mov	x2, x0
  413b04:	ldr	x1, [sp, #48]
  413b08:	mov	x0, x3
  413b0c:	bl	4016e0 <memcpy@plt>
  413b10:	ldr	x0, [sp, #24]
  413b14:	ldr	x0, [x0]
  413b18:	str	x0, [sp, #56]
  413b1c:	ldr	x0, [sp, #24]
  413b20:	ldr	w0, [x0, #8]
  413b24:	ldr	w1, [sp, #44]
  413b28:	sub	w0, w1, w0
  413b2c:	mov	w0, w0
  413b30:	ldr	x1, [sp, #56]
  413b34:	add	x0, x1, x0
  413b38:	str	x0, [sp, #56]
  413b3c:	ldr	x0, [sp, #24]
  413b40:	ldr	w0, [x0, #8]
  413b44:	cmp	w0, #0x0
  413b48:	b.ne	413b60 <_ZdlPvm@@Base+0x8e8>  // b.any
  413b4c:	ldr	x0, [sp, #56]
  413b50:	add	x1, x0, #0x1
  413b54:	str	x1, [sp, #56]
  413b58:	mov	w1, #0x3a                  	// #58
  413b5c:	strb	w1, [x0]
  413b60:	ldr	w0, [sp, #40]
  413b64:	mov	x2, x0
  413b68:	ldr	x1, [sp, #16]
  413b6c:	ldr	x0, [sp, #56]
  413b70:	bl	4016e0 <memcpy@plt>
  413b74:	ldr	w0, [sp, #40]
  413b78:	ldr	x1, [sp, #56]
  413b7c:	add	x0, x1, x0
  413b80:	str	x0, [sp, #56]
  413b84:	ldr	x0, [sp, #24]
  413b88:	ldr	w0, [x0, #8]
  413b8c:	cmp	w0, #0x0
  413b90:	b.eq	413bf4 <_ZdlPvm@@Base+0x97c>  // b.none
  413b94:	ldr	x0, [sp, #56]
  413b98:	add	x1, x0, #0x1
  413b9c:	str	x1, [sp, #56]
  413ba0:	mov	w1, #0x3a                  	// #58
  413ba4:	strb	w1, [x0]
  413ba8:	ldr	w1, [sp, #44]
  413bac:	ldr	x0, [sp, #24]
  413bb0:	ldr	w0, [x0, #8]
  413bb4:	mov	w0, w0
  413bb8:	sub	x0, x1, x0
  413bbc:	ldr	x1, [sp, #48]
  413bc0:	add	x1, x1, x0
  413bc4:	ldr	x0, [sp, #24]
  413bc8:	ldr	w0, [x0, #8]
  413bcc:	mov	w0, w0
  413bd0:	mov	x2, x0
  413bd4:	ldr	x0, [sp, #56]
  413bd8:	bl	4016e0 <memcpy@plt>
  413bdc:	ldr	x0, [sp, #24]
  413be0:	ldr	w0, [x0, #8]
  413be4:	mov	w0, w0
  413be8:	ldr	x1, [sp, #56]
  413bec:	add	x0, x1, x0
  413bf0:	str	x0, [sp, #56]
  413bf4:	ldr	x0, [sp, #56]
  413bf8:	add	x1, x0, #0x1
  413bfc:	str	x1, [sp, #56]
  413c00:	strb	wzr, [x0]
  413c04:	ldr	x0, [sp, #48]
  413c08:	cmp	x0, #0x0
  413c0c:	b.eq	413c18 <_ZdlPvm@@Base+0x9a0>  // b.none
  413c10:	ldr	x0, [sp, #48]
  413c14:	bl	401900 <_ZdaPv@plt>
  413c18:	nop
  413c1c:	ldp	x29, x30, [sp], #64
  413c20:	ret
  413c24:	stp	x29, x30, [sp, #-112]!
  413c28:	mov	x29, sp
  413c2c:	str	x0, [sp, #40]
  413c30:	str	x1, [sp, #32]
  413c34:	str	x2, [sp, #24]
  413c38:	ldr	x0, [sp, #32]
  413c3c:	cmp	x0, #0x0
  413c40:	cset	w0, ne  // ne = any
  413c44:	and	w0, w0, #0xff
  413c48:	mov	w3, w0
  413c4c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  413c50:	add	x2, x0, #0x640
  413c54:	mov	w1, #0x61                  	// #97
  413c58:	mov	w0, w3
  413c5c:	bl	404090 <sqrt@plt+0x2600>
  413c60:	ldr	x0, [sp, #32]
  413c64:	ldrb	w0, [x0]
  413c68:	cmp	w0, #0x2f
  413c6c:	b.eq	413c84 <_ZdlPvm@@Base+0xa0c>  // b.none
  413c70:	ldr	x0, [sp, #40]
  413c74:	ldr	x0, [x0]
  413c78:	ldrb	w0, [x0]
  413c7c:	cmp	w0, #0x0
  413c80:	b.ne	413cd4 <_ZdlPvm@@Base+0xa5c>  // b.any
  413c84:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  413c88:	add	x1, x0, #0x668
  413c8c:	ldr	x0, [sp, #32]
  413c90:	bl	401930 <fopen@plt>
  413c94:	str	x0, [sp, #56]
  413c98:	ldr	x0, [sp, #56]
  413c9c:	cmp	x0, #0x0
  413ca0:	b.eq	413ccc <_ZdlPvm@@Base+0xa54>  // b.none
  413ca4:	ldr	x0, [sp, #24]
  413ca8:	cmp	x0, #0x0
  413cac:	b.eq	413cc4 <_ZdlPvm@@Base+0xa4c>  // b.none
  413cb0:	ldr	x0, [sp, #32]
  413cb4:	bl	4141f0 <_ZdlPvm@@Base+0xf78>
  413cb8:	mov	x1, x0
  413cbc:	ldr	x0, [sp, #24]
  413cc0:	str	x1, [x0]
  413cc4:	ldr	x0, [sp, #56]
  413cc8:	b	413e90 <_ZdlPvm@@Base+0xc18>
  413ccc:	mov	x0, #0x0                   	// #0
  413cd0:	b	413e90 <_ZdlPvm@@Base+0xc18>
  413cd4:	ldr	x0, [sp, #32]
  413cd8:	bl	401710 <strlen@plt>
  413cdc:	str	w0, [sp, #92]
  413ce0:	ldr	x0, [sp, #40]
  413ce4:	ldr	x0, [x0]
  413ce8:	str	x0, [sp, #104]
  413cec:	mov	w1, #0x3a                  	// #58
  413cf0:	ldr	x0, [sp, #104]
  413cf4:	bl	401790 <strchr@plt>
  413cf8:	str	x0, [sp, #96]
  413cfc:	ldr	x0, [sp, #96]
  413d00:	cmp	x0, #0x0
  413d04:	b.ne	413d18 <_ZdlPvm@@Base+0xaa0>  // b.any
  413d08:	mov	w1, #0x0                   	// #0
  413d0c:	ldr	x0, [sp, #104]
  413d10:	bl	401790 <strchr@plt>
  413d14:	str	x0, [sp, #96]
  413d18:	ldr	x1, [sp, #96]
  413d1c:	ldr	x0, [sp, #104]
  413d20:	cmp	x1, x0
  413d24:	b.ls	413d54 <_ZdlPvm@@Base+0xadc>  // b.plast
  413d28:	ldr	x0, [sp, #96]
  413d2c:	sub	x0, x0, #0x1
  413d30:	ldrb	w0, [x0]
  413d34:	mov	w1, w0
  413d38:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  413d3c:	add	x0, x0, #0x670
  413d40:	bl	401790 <strchr@plt>
  413d44:	cmp	x0, #0x0
  413d48:	b.ne	413d54 <_ZdlPvm@@Base+0xadc>  // b.any
  413d4c:	mov	w0, #0x1                   	// #1
  413d50:	b	413d58 <_ZdlPvm@@Base+0xae0>
  413d54:	mov	w0, #0x0                   	// #0
  413d58:	str	w0, [sp, #88]
  413d5c:	ldr	x1, [sp, #96]
  413d60:	ldr	x0, [sp, #104]
  413d64:	sub	x1, x1, x0
  413d68:	ldrsw	x0, [sp, #88]
  413d6c:	add	x1, x1, x0
  413d70:	ldr	w0, [sp, #92]
  413d74:	add	x0, x1, x0
  413d78:	add	x0, x0, #0x1
  413d7c:	bl	4016c0 <_Znam@plt>
  413d80:	str	x0, [sp, #80]
  413d84:	ldr	x1, [sp, #96]
  413d88:	ldr	x0, [sp, #104]
  413d8c:	sub	x0, x1, x0
  413d90:	mov	x2, x0
  413d94:	ldr	x1, [sp, #104]
  413d98:	ldr	x0, [sp, #80]
  413d9c:	bl	4016e0 <memcpy@plt>
  413da0:	ldr	w0, [sp, #88]
  413da4:	cmp	w0, #0x0
  413da8:	b.eq	413dcc <_ZdlPvm@@Base+0xb54>  // b.none
  413dac:	ldr	x1, [sp, #96]
  413db0:	ldr	x0, [sp, #104]
  413db4:	sub	x0, x1, x0
  413db8:	mov	x1, x0
  413dbc:	ldr	x0, [sp, #80]
  413dc0:	add	x0, x0, x1
  413dc4:	mov	w1, #0x2f                  	// #47
  413dc8:	strb	w1, [x0]
  413dcc:	ldr	x1, [sp, #96]
  413dd0:	ldr	x0, [sp, #104]
  413dd4:	sub	x0, x1, x0
  413dd8:	mov	x1, x0
  413ddc:	ldrsw	x0, [sp, #88]
  413de0:	add	x0, x1, x0
  413de4:	ldr	x1, [sp, #80]
  413de8:	add	x0, x1, x0
  413dec:	ldr	x1, [sp, #32]
  413df0:	bl	4017b0 <strcpy@plt>
  413df4:	ldr	x0, [sp, #80]
  413df8:	bl	4141f0 <_ZdlPvm@@Base+0xf78>
  413dfc:	str	x0, [sp, #72]
  413e00:	ldr	x0, [sp, #80]
  413e04:	cmp	x0, #0x0
  413e08:	b.eq	413e14 <_ZdlPvm@@Base+0xb9c>  // b.none
  413e0c:	ldr	x0, [sp, #80]
  413e10:	bl	401900 <_ZdaPv@plt>
  413e14:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  413e18:	add	x1, x0, #0x668
  413e1c:	ldr	x0, [sp, #72]
  413e20:	bl	401930 <fopen@plt>
  413e24:	str	x0, [sp, #64]
  413e28:	ldr	x0, [sp, #64]
  413e2c:	cmp	x0, #0x0
  413e30:	b.eq	413e60 <_ZdlPvm@@Base+0xbe8>  // b.none
  413e34:	ldr	x0, [sp, #24]
  413e38:	cmp	x0, #0x0
  413e3c:	b.eq	413e50 <_ZdlPvm@@Base+0xbd8>  // b.none
  413e40:	ldr	x0, [sp, #24]
  413e44:	ldr	x1, [sp, #72]
  413e48:	str	x1, [x0]
  413e4c:	b	413e58 <_ZdlPvm@@Base+0xbe0>
  413e50:	ldr	x0, [sp, #72]
  413e54:	bl	401780 <free@plt>
  413e58:	ldr	x0, [sp, #64]
  413e5c:	b	413e90 <_ZdlPvm@@Base+0xc18>
  413e60:	ldr	x0, [sp, #72]
  413e64:	bl	401780 <free@plt>
  413e68:	ldr	x0, [sp, #96]
  413e6c:	ldrb	w0, [x0]
  413e70:	cmp	w0, #0x0
  413e74:	b.eq	413e88 <_ZdlPvm@@Base+0xc10>  // b.none
  413e78:	ldr	x0, [sp, #96]
  413e7c:	add	x0, x0, #0x1
  413e80:	str	x0, [sp, #104]
  413e84:	b	413cec <_ZdlPvm@@Base+0xa74>
  413e88:	nop
  413e8c:	mov	x0, #0x0                   	// #0
  413e90:	ldp	x29, x30, [sp], #112
  413e94:	ret
  413e98:	stp	x29, x30, [sp, #-128]!
  413e9c:	mov	x29, sp
  413ea0:	str	x0, [sp, #40]
  413ea4:	str	x1, [sp, #32]
  413ea8:	str	x2, [sp, #24]
  413eac:	str	x3, [sp, #16]
  413eb0:	ldr	x0, [sp, #16]
  413eb4:	cmp	x0, #0x0
  413eb8:	b.ne	413ec8 <_ZdlPvm@@Base+0xc50>  // b.any
  413ebc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  413ec0:	add	x0, x0, #0x668
  413ec4:	str	x0, [sp, #16]
  413ec8:	mov	w1, #0x72                  	// #114
  413ecc:	ldr	x0, [sp, #16]
  413ed0:	bl	401790 <strchr@plt>
  413ed4:	cmp	x0, #0x0
  413ed8:	cset	w0, ne  // ne = any
  413edc:	strb	w0, [sp, #111]
  413ee0:	ldr	x0, [sp, #32]
  413ee4:	cmp	x0, #0x0
  413ee8:	b.eq	413f04 <_ZdlPvm@@Base+0xc8c>  // b.none
  413eec:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  413ef0:	add	x1, x0, #0x678
  413ef4:	ldr	x0, [sp, #32]
  413ef8:	bl	401950 <strcmp@plt>
  413efc:	cmp	w0, #0x0
  413f00:	b.ne	413f6c <_ZdlPvm@@Base+0xcf4>  // b.any
  413f04:	ldr	x0, [sp, #24]
  413f08:	cmp	x0, #0x0
  413f0c:	b.eq	413f40 <_ZdlPvm@@Base+0xcc8>  // b.none
  413f10:	ldrb	w0, [sp, #111]
  413f14:	cmp	w0, #0x0
  413f18:	b.eq	413f28 <_ZdlPvm@@Base+0xcb0>  // b.none
  413f1c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  413f20:	add	x0, x0, #0x680
  413f24:	b	413f30 <_ZdlPvm@@Base+0xcb8>
  413f28:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  413f2c:	add	x0, x0, #0x688
  413f30:	bl	4141f0 <_ZdlPvm@@Base+0xf78>
  413f34:	mov	x1, x0
  413f38:	ldr	x0, [sp, #24]
  413f3c:	str	x1, [x0]
  413f40:	ldrb	w0, [sp, #111]
  413f44:	cmp	w0, #0x0
  413f48:	b.eq	413f5c <_ZdlPvm@@Base+0xce4>  // b.none
  413f4c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  413f50:	add	x0, x0, #0x38
  413f54:	ldr	x0, [x0]
  413f58:	b	4141e8 <_ZdlPvm@@Base+0xf70>
  413f5c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  413f60:	add	x0, x0, #0x40
  413f64:	ldr	x0, [x0]
  413f68:	b	4141e8 <_ZdlPvm@@Base+0xf70>
  413f6c:	ldrb	w0, [sp, #111]
  413f70:	eor	w0, w0, #0x1
  413f74:	and	w0, w0, #0xff
  413f78:	cmp	w0, #0x0
  413f7c:	b.ne	413fa4 <_ZdlPvm@@Base+0xd2c>  // b.any
  413f80:	ldr	x0, [sp, #32]
  413f84:	ldrb	w0, [x0]
  413f88:	cmp	w0, #0x2f
  413f8c:	b.eq	413fa4 <_ZdlPvm@@Base+0xd2c>  // b.none
  413f90:	ldr	x0, [sp, #40]
  413f94:	ldr	x0, [x0]
  413f98:	ldrb	w0, [x0]
  413f9c:	cmp	w0, #0x0
  413fa0:	b.ne	413ff0 <_ZdlPvm@@Base+0xd78>  // b.any
  413fa4:	ldr	x1, [sp, #16]
  413fa8:	ldr	x0, [sp, #32]
  413fac:	bl	401930 <fopen@plt>
  413fb0:	str	x0, [sp, #56]
  413fb4:	ldr	x0, [sp, #56]
  413fb8:	cmp	x0, #0x0
  413fbc:	b.eq	413fe8 <_ZdlPvm@@Base+0xd70>  // b.none
  413fc0:	ldr	x0, [sp, #24]
  413fc4:	cmp	x0, #0x0
  413fc8:	b.eq	413fe0 <_ZdlPvm@@Base+0xd68>  // b.none
  413fcc:	ldr	x0, [sp, #32]
  413fd0:	bl	4141f0 <_ZdlPvm@@Base+0xf78>
  413fd4:	mov	x1, x0
  413fd8:	ldr	x0, [sp, #24]
  413fdc:	str	x1, [x0]
  413fe0:	ldr	x0, [sp, #56]
  413fe4:	b	4141e8 <_ZdlPvm@@Base+0xf70>
  413fe8:	mov	x0, #0x0                   	// #0
  413fec:	b	4141e8 <_ZdlPvm@@Base+0xf70>
  413ff0:	ldr	x0, [sp, #32]
  413ff4:	bl	401710 <strlen@plt>
  413ff8:	str	w0, [sp, #104]
  413ffc:	ldr	x0, [sp, #40]
  414000:	ldr	x0, [x0]
  414004:	str	x0, [sp, #120]
  414008:	mov	w1, #0x3a                  	// #58
  41400c:	ldr	x0, [sp, #120]
  414010:	bl	401790 <strchr@plt>
  414014:	str	x0, [sp, #112]
  414018:	ldr	x0, [sp, #112]
  41401c:	cmp	x0, #0x0
  414020:	b.ne	414034 <_ZdlPvm@@Base+0xdbc>  // b.any
  414024:	mov	w1, #0x0                   	// #0
  414028:	ldr	x0, [sp, #120]
  41402c:	bl	401790 <strchr@plt>
  414030:	str	x0, [sp, #112]
  414034:	ldr	x1, [sp, #112]
  414038:	ldr	x0, [sp, #120]
  41403c:	cmp	x1, x0
  414040:	b.ls	414070 <_ZdlPvm@@Base+0xdf8>  // b.plast
  414044:	ldr	x0, [sp, #112]
  414048:	sub	x0, x0, #0x1
  41404c:	ldrb	w0, [x0]
  414050:	mov	w1, w0
  414054:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  414058:	add	x0, x0, #0x670
  41405c:	bl	401790 <strchr@plt>
  414060:	cmp	x0, #0x0
  414064:	b.ne	414070 <_ZdlPvm@@Base+0xdf8>  // b.any
  414068:	mov	w0, #0x1                   	// #1
  41406c:	b	414074 <_ZdlPvm@@Base+0xdfc>
  414070:	mov	w0, #0x0                   	// #0
  414074:	str	w0, [sp, #100]
  414078:	ldr	x1, [sp, #112]
  41407c:	ldr	x0, [sp, #120]
  414080:	sub	x1, x1, x0
  414084:	ldrsw	x0, [sp, #100]
  414088:	add	x1, x1, x0
  41408c:	ldr	w0, [sp, #104]
  414090:	add	x0, x1, x0
  414094:	add	x0, x0, #0x1
  414098:	bl	4016c0 <_Znam@plt>
  41409c:	str	x0, [sp, #88]
  4140a0:	ldr	x1, [sp, #112]
  4140a4:	ldr	x0, [sp, #120]
  4140a8:	sub	x0, x1, x0
  4140ac:	mov	x2, x0
  4140b0:	ldr	x1, [sp, #120]
  4140b4:	ldr	x0, [sp, #88]
  4140b8:	bl	4016e0 <memcpy@plt>
  4140bc:	ldr	w0, [sp, #100]
  4140c0:	cmp	w0, #0x0
  4140c4:	b.eq	4140e8 <_ZdlPvm@@Base+0xe70>  // b.none
  4140c8:	ldr	x1, [sp, #112]
  4140cc:	ldr	x0, [sp, #120]
  4140d0:	sub	x0, x1, x0
  4140d4:	mov	x1, x0
  4140d8:	ldr	x0, [sp, #88]
  4140dc:	add	x0, x0, x1
  4140e0:	mov	w1, #0x2f                  	// #47
  4140e4:	strb	w1, [x0]
  4140e8:	ldr	x1, [sp, #112]
  4140ec:	ldr	x0, [sp, #120]
  4140f0:	sub	x0, x1, x0
  4140f4:	mov	x1, x0
  4140f8:	ldrsw	x0, [sp, #100]
  4140fc:	add	x0, x1, x0
  414100:	ldr	x1, [sp, #88]
  414104:	add	x0, x1, x0
  414108:	ldr	x1, [sp, #32]
  41410c:	bl	4017b0 <strcpy@plt>
  414110:	ldr	x0, [sp, #88]
  414114:	bl	4141f0 <_ZdlPvm@@Base+0xf78>
  414118:	str	x0, [sp, #80]
  41411c:	ldr	x0, [sp, #88]
  414120:	cmp	x0, #0x0
  414124:	b.eq	414130 <_ZdlPvm@@Base+0xeb8>  // b.none
  414128:	ldr	x0, [sp, #88]
  41412c:	bl	401900 <_ZdaPv@plt>
  414130:	ldr	x1, [sp, #16]
  414134:	ldr	x0, [sp, #80]
  414138:	bl	401930 <fopen@plt>
  41413c:	str	x0, [sp, #72]
  414140:	ldr	x0, [sp, #72]
  414144:	cmp	x0, #0x0
  414148:	b.eq	414178 <_ZdlPvm@@Base+0xf00>  // b.none
  41414c:	ldr	x0, [sp, #24]
  414150:	cmp	x0, #0x0
  414154:	b.eq	414168 <_ZdlPvm@@Base+0xef0>  // b.none
  414158:	ldr	x0, [sp, #24]
  41415c:	ldr	x1, [sp, #80]
  414160:	str	x1, [x0]
  414164:	b	414170 <_ZdlPvm@@Base+0xef8>
  414168:	ldr	x0, [sp, #80]
  41416c:	bl	401780 <free@plt>
  414170:	ldr	x0, [sp, #72]
  414174:	b	4141e8 <_ZdlPvm@@Base+0xf70>
  414178:	bl	401910 <__errno_location@plt>
  41417c:	ldr	w0, [x0]
  414180:	str	w0, [sp, #68]
  414184:	ldr	x0, [sp, #80]
  414188:	bl	401780 <free@plt>
  41418c:	ldr	w0, [sp, #68]
  414190:	cmp	w0, #0x2
  414194:	b.eq	4141b0 <_ZdlPvm@@Base+0xf38>  // b.none
  414198:	bl	401910 <__errno_location@plt>
  41419c:	mov	x1, x0
  4141a0:	ldr	w0, [sp, #68]
  4141a4:	str	w0, [x1]
  4141a8:	mov	x0, #0x0                   	// #0
  4141ac:	b	4141e8 <_ZdlPvm@@Base+0xf70>
  4141b0:	ldr	x0, [sp, #112]
  4141b4:	ldrb	w0, [x0]
  4141b8:	cmp	w0, #0x0
  4141bc:	b.eq	4141d0 <_ZdlPvm@@Base+0xf58>  // b.none
  4141c0:	ldr	x0, [sp, #112]
  4141c4:	add	x0, x0, #0x1
  4141c8:	str	x0, [sp, #120]
  4141cc:	b	414008 <_ZdlPvm@@Base+0xd90>
  4141d0:	nop
  4141d4:	bl	401910 <__errno_location@plt>
  4141d8:	mov	x1, x0
  4141dc:	mov	w0, #0x2                   	// #2
  4141e0:	str	w0, [x1]
  4141e4:	mov	x0, #0x0                   	// #0
  4141e8:	ldp	x29, x30, [sp], #128
  4141ec:	ret
  4141f0:	stp	x29, x30, [sp, #-48]!
  4141f4:	mov	x29, sp
  4141f8:	str	x0, [sp, #24]
  4141fc:	ldr	x0, [sp, #24]
  414200:	cmp	x0, #0x0
  414204:	b.ne	414210 <_ZdlPvm@@Base+0xf98>  // b.any
  414208:	mov	x0, #0x0                   	// #0
  41420c:	b	414234 <_ZdlPvm@@Base+0xfbc>
  414210:	ldr	x0, [sp, #24]
  414214:	bl	401710 <strlen@plt>
  414218:	add	x0, x0, #0x1
  41421c:	bl	401980 <malloc@plt>
  414220:	str	x0, [sp, #40]
  414224:	ldr	x1, [sp, #24]
  414228:	ldr	x0, [sp, #40]
  41422c:	bl	4017b0 <strcpy@plt>
  414230:	ldr	x0, [sp, #40]
  414234:	ldp	x29, x30, [sp], #48
  414238:	ret
  41423c:	sub	sp, sp, #0x20
  414240:	str	x0, [sp, #8]
  414244:	str	wzr, [sp, #28]
  414248:	ldr	x0, [sp, #8]
  41424c:	ldrb	w0, [x0]
  414250:	cmp	w0, #0x0
  414254:	b.eq	414334 <_ZdlPvm@@Base+0x10bc>  // b.none
  414258:	ldr	x0, [sp, #8]
  41425c:	add	x1, x0, #0x1
  414260:	str	x1, [sp, #8]
  414264:	ldrb	w0, [x0]
  414268:	str	w0, [sp, #28]
  41426c:	ldr	x0, [sp, #8]
  414270:	ldrb	w0, [x0]
  414274:	cmp	w0, #0x0
  414278:	b.eq	414334 <_ZdlPvm@@Base+0x10bc>  // b.none
  41427c:	ldr	w0, [sp, #28]
  414280:	lsl	w0, w0, #7
  414284:	str	w0, [sp, #28]
  414288:	ldr	x0, [sp, #8]
  41428c:	add	x1, x0, #0x1
  414290:	str	x1, [sp, #8]
  414294:	ldrb	w0, [x0]
  414298:	mov	w1, w0
  41429c:	ldr	w0, [sp, #28]
  4142a0:	add	w0, w0, w1
  4142a4:	str	w0, [sp, #28]
  4142a8:	ldr	x0, [sp, #8]
  4142ac:	ldrb	w0, [x0]
  4142b0:	cmp	w0, #0x0
  4142b4:	b.eq	414334 <_ZdlPvm@@Base+0x10bc>  // b.none
  4142b8:	ldr	w0, [sp, #28]
  4142bc:	lsl	w0, w0, #4
  4142c0:	str	w0, [sp, #28]
  4142c4:	ldr	x0, [sp, #8]
  4142c8:	ldrb	w0, [x0]
  4142cc:	mov	w1, w0
  4142d0:	ldr	w0, [sp, #28]
  4142d4:	add	w0, w0, w1
  4142d8:	str	w0, [sp, #28]
  4142dc:	ldr	w0, [sp, #28]
  4142e0:	and	w0, w0, #0xf0000000
  4142e4:	str	w0, [sp, #24]
  4142e8:	ldr	w0, [sp, #24]
  4142ec:	cmp	w0, #0x0
  4142f0:	cset	w0, eq  // eq = none
  4142f4:	and	w0, w0, #0xff
  4142f8:	cmp	w0, #0x0
  4142fc:	b.eq	414324 <_ZdlPvm@@Base+0x10ac>  // b.none
  414300:	ldr	w0, [sp, #24]
  414304:	lsr	w0, w0, #24
  414308:	ldr	w1, [sp, #28]
  41430c:	eor	w0, w1, w0
  414310:	str	w0, [sp, #28]
  414314:	ldr	w1, [sp, #28]
  414318:	ldr	w0, [sp, #24]
  41431c:	eor	w0, w1, w0
  414320:	str	w0, [sp, #28]
  414324:	ldr	x0, [sp, #8]
  414328:	add	x0, x0, #0x1
  41432c:	str	x0, [sp, #8]
  414330:	b	4142a8 <_ZdlPvm@@Base+0x1030>
  414334:	ldr	w0, [sp, #28]
  414338:	add	sp, sp, #0x20
  41433c:	ret
  414340:	stp	x29, x30, [sp, #-112]!
  414344:	mov	x29, sp
  414348:	str	x0, [sp, #40]
  41434c:	str	x1, [sp, #32]
  414350:	str	w2, [sp, #28]
  414354:	ldr	x0, [sp, #32]
  414358:	cmp	x0, #0x0
  41435c:	b.ne	41436c <_ZdlPvm@@Base+0x10f4>  // b.any
  414360:	ldr	x0, [sp, #40]
  414364:	str	xzr, [x0]
  414368:	b	414934 <_ZdlPvm@@Base+0x16bc>
  41436c:	ldr	x0, [sp, #32]
  414370:	ldrb	w0, [x0]
  414374:	cmp	w0, #0x0
  414378:	b.ne	414390 <_ZdlPvm@@Base+0x1118>  // b.any
  41437c:	ldr	x0, [sp, #40]
  414380:	adrp	x1, 418000 <_ZdlPvm@@Base+0x4d88>
  414384:	add	x1, x1, #0x6f0
  414388:	str	x1, [x0]
  41438c:	b	414934 <_ZdlPvm@@Base+0x16bc>
  414390:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  414394:	add	x0, x0, #0x118
  414398:	ldr	x0, [x0]
  41439c:	cmp	x0, #0x0
  4143a0:	b.ne	414448 <_ZdlPvm@@Base+0x11d0>  // b.any
  4143a4:	mov	w0, #0x65                  	// #101
  4143a8:	mov	w1, w0
  4143ac:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  4143b0:	add	x0, x0, #0x124
  4143b4:	str	w1, [x0]
  4143b8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  4143bc:	add	x0, x0, #0x124
  4143c0:	ldr	w0, [x0]
  4143c4:	sxtw	x0, w0
  4143c8:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  4143cc:	cmp	x0, x1
  4143d0:	b.hi	4143f4 <_ZdlPvm@@Base+0x117c>  // b.pmore
  4143d4:	lsl	x0, x0, #3
  4143d8:	bl	4016c0 <_Znam@plt>
  4143dc:	mov	x1, x0
  4143e0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  4143e4:	add	x0, x0, #0x118
  4143e8:	str	x1, [x0]
  4143ec:	str	wzr, [sp, #100]
  4143f0:	b	4143f8 <_ZdlPvm@@Base+0x1180>
  4143f4:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  4143f8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  4143fc:	add	x0, x0, #0x124
  414400:	ldr	w0, [x0]
  414404:	ldr	w1, [sp, #100]
  414408:	cmp	w1, w0
  41440c:	b.ge	41443c <_ZdlPvm@@Base+0x11c4>  // b.tcont
  414410:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  414414:	add	x0, x0, #0x118
  414418:	ldr	x1, [x0]
  41441c:	ldrsw	x0, [sp, #100]
  414420:	lsl	x0, x0, #3
  414424:	add	x0, x1, x0
  414428:	str	xzr, [x0]
  41442c:	ldr	w0, [sp, #100]
  414430:	add	w0, w0, #0x1
  414434:	str	w0, [sp, #100]
  414438:	b	4143f8 <_ZdlPvm@@Base+0x1180>
  41443c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  414440:	add	x0, x0, #0x120
  414444:	str	wzr, [x0]
  414448:	ldr	x0, [sp, #32]
  41444c:	bl	41423c <_ZdlPvm@@Base+0xfc4>
  414450:	str	w0, [sp, #92]
  414454:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  414458:	add	x0, x0, #0x118
  41445c:	ldr	x2, [x0]
  414460:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  414464:	add	x0, x0, #0x124
  414468:	ldr	w0, [x0]
  41446c:	mov	w1, w0
  414470:	ldr	w0, [sp, #92]
  414474:	udiv	w3, w0, w1
  414478:	mul	w1, w3, w1
  41447c:	sub	w0, w0, w1
  414480:	mov	w0, w0
  414484:	lsl	x0, x0, #3
  414488:	add	x0, x2, x0
  41448c:	str	x0, [sp, #104]
  414490:	ldr	x0, [sp, #104]
  414494:	ldr	x0, [x0]
  414498:	cmp	x0, #0x0
  41449c:	b.eq	414528 <_ZdlPvm@@Base+0x12b0>  // b.none
  4144a0:	ldr	x0, [sp, #104]
  4144a4:	ldr	x0, [x0]
  4144a8:	mov	x1, x0
  4144ac:	ldr	x0, [sp, #32]
  4144b0:	bl	401950 <strcmp@plt>
  4144b4:	cmp	w0, #0x0
  4144b8:	b.ne	4144d0 <_ZdlPvm@@Base+0x1258>  // b.any
  4144bc:	ldr	x0, [sp, #104]
  4144c0:	ldr	x1, [x0]
  4144c4:	ldr	x0, [sp, #40]
  4144c8:	str	x1, [x0]
  4144cc:	b	414934 <_ZdlPvm@@Base+0x16bc>
  4144d0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  4144d4:	add	x0, x0, #0x118
  4144d8:	ldr	x0, [x0]
  4144dc:	ldr	x1, [sp, #104]
  4144e0:	cmp	x1, x0
  4144e4:	b.ne	414518 <_ZdlPvm@@Base+0x12a0>  // b.any
  4144e8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  4144ec:	add	x0, x0, #0x118
  4144f0:	ldr	x1, [x0]
  4144f4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  4144f8:	add	x0, x0, #0x124
  4144fc:	ldr	w0, [x0]
  414500:	sxtw	x0, w0
  414504:	lsl	x0, x0, #3
  414508:	sub	x0, x0, #0x8
  41450c:	add	x0, x1, x0
  414510:	str	x0, [sp, #104]
  414514:	b	414490 <_ZdlPvm@@Base+0x1218>
  414518:	ldr	x0, [sp, #104]
  41451c:	sub	x0, x0, #0x8
  414520:	str	x0, [sp, #104]
  414524:	b	414490 <_ZdlPvm@@Base+0x1218>
  414528:	ldr	w0, [sp, #28]
  41452c:	cmp	w0, #0x2
  414530:	b.ne	414540 <_ZdlPvm@@Base+0x12c8>  // b.any
  414534:	ldr	x0, [sp, #40]
  414538:	str	xzr, [x0]
  41453c:	b	414934 <_ZdlPvm@@Base+0x16bc>
  414540:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  414544:	add	x0, x0, #0x124
  414548:	ldr	w0, [x0]
  41454c:	sub	w1, w0, #0x1
  414550:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  414554:	add	x0, x0, #0x120
  414558:	ldr	w0, [x0]
  41455c:	cmp	w1, w0
  414560:	b.le	41459c <_ZdlPvm@@Base+0x1324>
  414564:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  414568:	add	x0, x0, #0x120
  41456c:	ldr	w0, [x0]
  414570:	scvtf	d1, w0
  414574:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  414578:	add	x0, x0, #0x124
  41457c:	ldr	w0, [x0]
  414580:	scvtf	d0, w0
  414584:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  414588:	movk	x0, #0x3fd3, lsl #48
  41458c:	fmov	d2, x0
  414590:	fmul	d0, d0, d2
  414594:	fcmpe	d1, d0
  414598:	b.lt	4147e8 <_ZdlPvm@@Base+0x1570>  // b.tstop
  41459c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  4145a0:	add	x0, x0, #0x118
  4145a4:	ldr	x0, [x0]
  4145a8:	str	x0, [sp, #80]
  4145ac:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  4145b0:	add	x0, x0, #0x124
  4145b4:	ldr	w0, [x0]
  4145b8:	str	w0, [sp, #76]
  4145bc:	mov	w0, #0x1                   	// #1
  4145c0:	str	w0, [sp, #96]
  4145c4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  4145c8:	add	x0, x0, #0x6a0
  4145cc:	ldrsw	x1, [sp, #96]
  4145d0:	ldr	w0, [x0, x1, lsl #2]
  4145d4:	ldr	w1, [sp, #76]
  4145d8:	cmp	w1, w0
  4145dc:	b.cc	41462c <_ZdlPvm@@Base+0x13b4>  // b.lo, b.ul, b.last
  4145e0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  4145e4:	add	x0, x0, #0x6a0
  4145e8:	ldrsw	x1, [sp, #96]
  4145ec:	ldr	w0, [x0, x1, lsl #2]
  4145f0:	cmp	w0, #0x0
  4145f4:	b.ne	41461c <_ZdlPvm@@Base+0x13a4>  // b.any
  4145f8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  4145fc:	add	x3, x0, #0xbe8
  414600:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  414604:	add	x2, x0, #0xbe8
  414608:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  41460c:	add	x1, x0, #0xbe8
  414610:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  414614:	add	x0, x0, #0x6f8
  414618:	bl	40a608 <sqrt@plt+0x8b78>
  41461c:	ldr	w0, [sp, #96]
  414620:	add	w0, w0, #0x1
  414624:	str	w0, [sp, #96]
  414628:	b	4145c4 <_ZdlPvm@@Base+0x134c>
  41462c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  414630:	add	x0, x0, #0x6a0
  414634:	ldrsw	x1, [sp, #96]
  414638:	ldr	w0, [x0, x1, lsl #2]
  41463c:	mov	w1, w0
  414640:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  414644:	add	x0, x0, #0x124
  414648:	str	w1, [x0]
  41464c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  414650:	add	x0, x0, #0x120
  414654:	str	wzr, [x0]
  414658:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  41465c:	add	x0, x0, #0x124
  414660:	ldr	w0, [x0]
  414664:	sxtw	x0, w0
  414668:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  41466c:	cmp	x0, x1
  414670:	b.hi	414694 <_ZdlPvm@@Base+0x141c>  // b.pmore
  414674:	lsl	x0, x0, #3
  414678:	bl	4016c0 <_Znam@plt>
  41467c:	mov	x1, x0
  414680:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  414684:	add	x0, x0, #0x118
  414688:	str	x1, [x0]
  41468c:	str	wzr, [sp, #96]
  414690:	b	414698 <_ZdlPvm@@Base+0x1420>
  414694:	bl	401940 <__cxa_throw_bad_array_new_length@plt>
  414698:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  41469c:	add	x0, x0, #0x124
  4146a0:	ldr	w0, [x0]
  4146a4:	ldr	w1, [sp, #96]
  4146a8:	cmp	w1, w0
  4146ac:	b.ge	4146dc <_ZdlPvm@@Base+0x1464>  // b.tcont
  4146b0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  4146b4:	add	x0, x0, #0x118
  4146b8:	ldr	x1, [x0]
  4146bc:	ldrsw	x0, [sp, #96]
  4146c0:	lsl	x0, x0, #3
  4146c4:	add	x0, x1, x0
  4146c8:	str	xzr, [x0]
  4146cc:	ldr	w0, [sp, #96]
  4146d0:	add	w0, w0, #0x1
  4146d4:	str	w0, [sp, #96]
  4146d8:	b	414698 <_ZdlPvm@@Base+0x1420>
  4146dc:	ldr	w0, [sp, #76]
  4146e0:	lsl	x0, x0, #3
  4146e4:	sub	x0, x0, #0x8
  4146e8:	ldr	x1, [sp, #80]
  4146ec:	add	x0, x1, x0
  4146f0:	str	x0, [sp, #104]
  4146f4:	ldr	x1, [sp, #104]
  4146f8:	ldr	x0, [sp, #80]
  4146fc:	cmp	x1, x0
  414700:	b.cc	414730 <_ZdlPvm@@Base+0x14b8>  // b.lo, b.ul, b.last
  414704:	ldr	x0, [sp, #104]
  414708:	ldr	x1, [x0]
  41470c:	add	x0, sp, #0x40
  414710:	mov	w2, #0x1                   	// #1
  414714:	bl	414340 <_ZdlPvm@@Base+0x10c8>
  414718:	add	x0, sp, #0x40
  41471c:	bl	414a80 <_ZdlPvm@@Base+0x1808>
  414720:	ldr	x0, [sp, #104]
  414724:	sub	x0, x0, #0x8
  414728:	str	x0, [sp, #104]
  41472c:	b	4146f4 <_ZdlPvm@@Base+0x147c>
  414730:	ldr	x0, [sp, #80]
  414734:	cmp	x0, #0x0
  414738:	b.eq	414744 <_ZdlPvm@@Base+0x14cc>  // b.none
  41473c:	ldr	x0, [sp, #80]
  414740:	bl	401900 <_ZdaPv@plt>
  414744:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  414748:	add	x0, x0, #0x118
  41474c:	ldr	x2, [x0]
  414750:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  414754:	add	x0, x0, #0x124
  414758:	ldr	w0, [x0]
  41475c:	mov	w1, w0
  414760:	ldr	w0, [sp, #92]
  414764:	udiv	w3, w0, w1
  414768:	mul	w1, w3, w1
  41476c:	sub	w0, w0, w1
  414770:	mov	w0, w0
  414774:	lsl	x0, x0, #3
  414778:	add	x0, x2, x0
  41477c:	str	x0, [sp, #104]
  414780:	ldr	x0, [sp, #104]
  414784:	ldr	x0, [x0]
  414788:	cmp	x0, #0x0
  41478c:	b.eq	4147e8 <_ZdlPvm@@Base+0x1570>  // b.none
  414790:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  414794:	add	x0, x0, #0x118
  414798:	ldr	x0, [x0]
  41479c:	ldr	x1, [sp, #104]
  4147a0:	cmp	x1, x0
  4147a4:	b.ne	4147d8 <_ZdlPvm@@Base+0x1560>  // b.any
  4147a8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  4147ac:	add	x0, x0, #0x118
  4147b0:	ldr	x1, [x0]
  4147b4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  4147b8:	add	x0, x0, #0x124
  4147bc:	ldr	w0, [x0]
  4147c0:	sxtw	x0, w0
  4147c4:	lsl	x0, x0, #3
  4147c8:	sub	x0, x0, #0x8
  4147cc:	add	x0, x1, x0
  4147d0:	str	x0, [sp, #104]
  4147d4:	b	414780 <_ZdlPvm@@Base+0x1508>
  4147d8:	ldr	x0, [sp, #104]
  4147dc:	sub	x0, x0, #0x8
  4147e0:	str	x0, [sp, #104]
  4147e4:	b	414780 <_ZdlPvm@@Base+0x1508>
  4147e8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  4147ec:	add	x0, x0, #0x120
  4147f0:	ldr	w0, [x0]
  4147f4:	add	w1, w0, #0x1
  4147f8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  4147fc:	add	x0, x0, #0x120
  414800:	str	w1, [x0]
  414804:	ldr	w0, [sp, #28]
  414808:	cmp	w0, #0x1
  41480c:	b.ne	414830 <_ZdlPvm@@Base+0x15b8>  // b.any
  414810:	ldr	x0, [sp, #104]
  414814:	ldr	x1, [sp, #32]
  414818:	str	x1, [x0]
  41481c:	ldr	x0, [sp, #104]
  414820:	ldr	x1, [x0]
  414824:	ldr	x0, [sp, #40]
  414828:	str	x1, [x0]
  41482c:	b	414934 <_ZdlPvm@@Base+0x16bc>
  414830:	ldr	x0, [sp, #32]
  414834:	bl	401710 <strlen@plt>
  414838:	add	w0, w0, #0x1
  41483c:	str	w0, [sp, #60]
  414840:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  414844:	add	x0, x0, #0x128
  414848:	ldr	x0, [x0]
  41484c:	cmp	x0, #0x0
  414850:	b.eq	41486c <_ZdlPvm@@Base+0x15f4>  // b.none
  414854:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  414858:	add	x0, x0, #0x130
  41485c:	ldr	w1, [x0]
  414860:	ldr	w0, [sp, #60]
  414864:	cmp	w1, w0
  414868:	b.ge	4148b8 <_ZdlPvm@@Base+0x1640>  // b.tcont
  41486c:	ldr	w0, [sp, #60]
  414870:	cmp	w0, #0x400
  414874:	b.le	414884 <_ZdlPvm@@Base+0x160c>
  414878:	add	x0, sp, #0x3c
  41487c:	ldr	w0, [x0]
  414880:	b	414888 <_ZdlPvm@@Base+0x1610>
  414884:	mov	w0, #0x400                 	// #1024
  414888:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  41488c:	add	x1, x1, #0x130
  414890:	str	w0, [x1]
  414894:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  414898:	add	x0, x0, #0x130
  41489c:	ldr	w0, [x0]
  4148a0:	sxtw	x0, w0
  4148a4:	bl	4016c0 <_Znam@plt>
  4148a8:	mov	x1, x0
  4148ac:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  4148b0:	add	x0, x0, #0x128
  4148b4:	str	x1, [x0]
  4148b8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  4148bc:	add	x0, x0, #0x128
  4148c0:	ldr	x0, [x0]
  4148c4:	ldr	x1, [sp, #32]
  4148c8:	bl	4017b0 <strcpy@plt>
  4148cc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  4148d0:	add	x0, x0, #0x128
  4148d4:	ldr	x1, [x0]
  4148d8:	ldr	x0, [sp, #104]
  4148dc:	str	x1, [x0]
  4148e0:	ldr	x0, [sp, #104]
  4148e4:	ldr	x1, [x0]
  4148e8:	ldr	x0, [sp, #40]
  4148ec:	str	x1, [x0]
  4148f0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  4148f4:	add	x0, x0, #0x128
  4148f8:	ldr	x1, [x0]
  4148fc:	ldr	w0, [sp, #60]
  414900:	sxtw	x0, w0
  414904:	add	x1, x1, x0
  414908:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  41490c:	add	x0, x0, #0x128
  414910:	str	x1, [x0]
  414914:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  414918:	add	x0, x0, #0x130
  41491c:	ldr	w1, [x0]
  414920:	ldr	w0, [sp, #60]
  414924:	sub	w1, w1, w0
  414928:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  41492c:	add	x0, x0, #0x130
  414930:	str	w1, [x0]
  414934:	ldp	x29, x30, [sp], #112
  414938:	ret
  41493c:	stp	x29, x30, [sp, #-64]!
  414940:	mov	x29, sp
  414944:	str	x19, [sp, #16]
  414948:	str	x0, [sp, #40]
  41494c:	str	x1, [sp, #32]
  414950:	add	x0, sp, #0x28
  414954:	bl	414a68 <_ZdlPvm@@Base+0x17f0>
  414958:	bl	401710 <strlen@plt>
  41495c:	mov	x19, x0
  414960:	add	x0, sp, #0x20
  414964:	bl	414a68 <_ZdlPvm@@Base+0x17f0>
  414968:	bl	401710 <strlen@plt>
  41496c:	add	x0, x19, x0
  414970:	add	x0, x0, #0x1
  414974:	bl	4016c0 <_Znam@plt>
  414978:	str	x0, [sp, #56]
  41497c:	add	x0, sp, #0x28
  414980:	bl	414a68 <_ZdlPvm@@Base+0x17f0>
  414984:	mov	x1, x0
  414988:	ldr	x0, [sp, #56]
  41498c:	bl	4017b0 <strcpy@plt>
  414990:	add	x0, sp, #0x20
  414994:	bl	414a68 <_ZdlPvm@@Base+0x17f0>
  414998:	mov	x1, x0
  41499c:	ldr	x0, [sp, #56]
  4149a0:	bl	401a70 <strcat@plt>
  4149a4:	add	x0, sp, #0x30
  4149a8:	mov	w2, #0x0                   	// #0
  4149ac:	ldr	x1, [sp, #56]
  4149b0:	bl	414340 <_ZdlPvm@@Base+0x10c8>
  4149b4:	ldr	x0, [sp, #56]
  4149b8:	cmp	x0, #0x0
  4149bc:	b.eq	4149c8 <_ZdlPvm@@Base+0x1750>  // b.none
  4149c0:	ldr	x0, [sp, #56]
  4149c4:	bl	401900 <_ZdaPv@plt>
  4149c8:	ldr	x0, [sp, #48]
  4149cc:	ldr	x19, [sp, #16]
  4149d0:	ldp	x29, x30, [sp], #64
  4149d4:	ret
  4149d8:	stp	x29, x30, [sp, #-32]!
  4149dc:	mov	x29, sp
  4149e0:	str	w0, [sp, #28]
  4149e4:	str	w1, [sp, #24]
  4149e8:	ldr	w0, [sp, #28]
  4149ec:	cmp	w0, #0x1
  4149f0:	b.ne	414a40 <_ZdlPvm@@Base+0x17c8>  // b.any
  4149f4:	ldr	w1, [sp, #24]
  4149f8:	mov	w0, #0xffff                	// #65535
  4149fc:	cmp	w1, w0
  414a00:	b.ne	414a40 <_ZdlPvm@@Base+0x17c8>  // b.any
  414a04:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  414a08:	add	x0, x0, #0x138
  414a0c:	bl	4097f8 <sqrt@plt+0x7d68>
  414a10:	mov	w2, #0x0                   	// #0
  414a14:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  414a18:	add	x1, x0, #0x6f0
  414a1c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  414a20:	add	x0, x0, #0x140
  414a24:	bl	414340 <_ZdlPvm@@Base+0x10c8>
  414a28:	mov	w2, #0x0                   	// #0
  414a2c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4d88>
  414a30:	add	x1, x0, #0x710
  414a34:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  414a38:	add	x0, x0, #0x148
  414a3c:	bl	414340 <_ZdlPvm@@Base+0x10c8>
  414a40:	nop
  414a44:	ldp	x29, x30, [sp], #32
  414a48:	ret
  414a4c:	stp	x29, x30, [sp, #-16]!
  414a50:	mov	x29, sp
  414a54:	mov	w1, #0xffff                	// #65535
  414a58:	mov	w0, #0x1                   	// #1
  414a5c:	bl	4149d8 <_ZdlPvm@@Base+0x1760>
  414a60:	ldp	x29, x30, [sp], #16
  414a64:	ret
  414a68:	sub	sp, sp, #0x10
  414a6c:	str	x0, [sp, #8]
  414a70:	ldr	x0, [sp, #8]
  414a74:	ldr	x0, [x0]
  414a78:	add	sp, sp, #0x10
  414a7c:	ret
  414a80:	sub	sp, sp, #0x10
  414a84:	str	x0, [sp, #8]
  414a88:	nop
  414a8c:	add	sp, sp, #0x10
  414a90:	ret
  414a94:	stp	x29, x30, [sp, #-64]!
  414a98:	mov	x29, sp
  414a9c:	str	x0, [sp, #24]
  414aa0:	ldr	x0, [sp, #24]
  414aa4:	ldrb	w0, [x0]
  414aa8:	cmp	w0, #0x75
  414aac:	b.eq	414ab8 <_ZdlPvm@@Base+0x1840>  // b.none
  414ab0:	mov	x0, #0x0                   	// #0
  414ab4:	b	414ca8 <_ZdlPvm@@Base+0x1a30>
  414ab8:	ldr	x0, [sp, #24]
  414abc:	add	x0, x0, #0x1
  414ac0:	str	x0, [sp, #24]
  414ac4:	ldr	x0, [sp, #24]
  414ac8:	str	x0, [sp, #56]
  414acc:	str	wzr, [sp, #52]
  414ad0:	ldr	x0, [sp, #56]
  414ad4:	str	x0, [sp, #40]
  414ad8:	ldr	x0, [sp, #56]
  414adc:	ldrb	w0, [x0]
  414ae0:	mov	w1, w0
  414ae4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  414ae8:	add	x0, x0, #0x4d8
  414aec:	bl	409814 <sqrt@plt+0x7d84>
  414af0:	cmp	w0, #0x0
  414af4:	cset	w0, eq  // eq = none
  414af8:	and	w0, w0, #0xff
  414afc:	cmp	w0, #0x0
  414b00:	b.eq	414b0c <_ZdlPvm@@Base+0x1894>  // b.none
  414b04:	mov	x0, #0x0                   	// #0
  414b08:	b	414ca8 <_ZdlPvm@@Base+0x1a30>
  414b0c:	ldr	x0, [sp, #56]
  414b10:	ldrb	w0, [x0]
  414b14:	mov	w1, w0
  414b18:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  414b1c:	add	x0, x0, #0x3d8
  414b20:	bl	409814 <sqrt@plt+0x7d84>
  414b24:	cmp	w0, #0x0
  414b28:	cset	w0, ne  // ne = any
  414b2c:	and	w0, w0, #0xff
  414b30:	cmp	w0, #0x0
  414b34:	b.eq	414b58 <_ZdlPvm@@Base+0x18e0>  // b.none
  414b38:	ldr	w0, [sp, #52]
  414b3c:	lsl	w1, w0, #4
  414b40:	ldr	x0, [sp, #56]
  414b44:	ldrb	w0, [x0]
  414b48:	sub	w0, w0, #0x30
  414b4c:	add	w0, w1, w0
  414b50:	str	w0, [sp, #52]
  414b54:	b	414bac <_ZdlPvm@@Base+0x1934>
  414b58:	ldr	x0, [sp, #56]
  414b5c:	ldrb	w0, [x0]
  414b60:	mov	w1, w0
  414b64:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1fb8>
  414b68:	add	x0, x0, #0x1d8
  414b6c:	bl	409814 <sqrt@plt+0x7d84>
  414b70:	cmp	w0, #0x0
  414b74:	cset	w0, ne  // ne = any
  414b78:	and	w0, w0, #0xff
  414b7c:	cmp	w0, #0x0
  414b80:	b.eq	414ba4 <_ZdlPvm@@Base+0x192c>  // b.none
  414b84:	ldr	w0, [sp, #52]
  414b88:	lsl	w1, w0, #4
  414b8c:	ldr	x0, [sp, #56]
  414b90:	ldrb	w0, [x0]
  414b94:	sub	w0, w0, #0x37
  414b98:	add	w0, w1, w0
  414b9c:	str	w0, [sp, #52]
  414ba0:	b	414bac <_ZdlPvm@@Base+0x1934>
  414ba4:	mov	x0, #0x0                   	// #0
  414ba8:	b	414ca8 <_ZdlPvm@@Base+0x1a30>
  414bac:	ldr	w1, [sp, #52]
  414bb0:	mov	w0, #0x10ffff              	// #1114111
  414bb4:	cmp	w1, w0
  414bb8:	b.le	414bc4 <_ZdlPvm@@Base+0x194c>
  414bbc:	mov	x0, #0x0                   	// #0
  414bc0:	b	414ca8 <_ZdlPvm@@Base+0x1a30>
  414bc4:	ldr	x0, [sp, #56]
  414bc8:	add	x0, x0, #0x1
  414bcc:	str	x0, [sp, #56]
  414bd0:	ldr	x0, [sp, #56]
  414bd4:	ldrb	w0, [x0]
  414bd8:	cmp	w0, #0x0
  414bdc:	b.eq	414bf4 <_ZdlPvm@@Base+0x197c>  // b.none
  414be0:	ldr	x0, [sp, #56]
  414be4:	ldrb	w0, [x0]
  414be8:	cmp	w0, #0x5f
  414bec:	b.eq	414bf4 <_ZdlPvm@@Base+0x197c>  // b.none
  414bf0:	b	414ad8 <_ZdlPvm@@Base+0x1860>
  414bf4:	ldr	w1, [sp, #52]
  414bf8:	mov	w0, #0xd7ff                	// #55295
  414bfc:	cmp	w1, w0
  414c00:	b.le	414c14 <_ZdlPvm@@Base+0x199c>
  414c04:	ldr	w1, [sp, #52]
  414c08:	mov	w0, #0xdbff                	// #56319
  414c0c:	cmp	w1, w0
  414c10:	b.le	414c34 <_ZdlPvm@@Base+0x19bc>
  414c14:	ldr	w1, [sp, #52]
  414c18:	mov	w0, #0xdbff                	// #56319
  414c1c:	cmp	w1, w0
  414c20:	b.le	414c3c <_ZdlPvm@@Base+0x19c4>
  414c24:	ldr	w1, [sp, #52]
  414c28:	mov	w0, #0xdfff                	// #57343
  414c2c:	cmp	w1, w0
  414c30:	b.gt	414c3c <_ZdlPvm@@Base+0x19c4>
  414c34:	mov	x0, #0x0                   	// #0
  414c38:	b	414ca8 <_ZdlPvm@@Base+0x1a30>
  414c3c:	ldr	w1, [sp, #52]
  414c40:	mov	w0, #0xffff                	// #65535
  414c44:	cmp	w1, w0
  414c48:	b.le	414c64 <_ZdlPvm@@Base+0x19ec>
  414c4c:	ldr	x0, [sp, #40]
  414c50:	ldrb	w0, [x0]
  414c54:	cmp	w0, #0x30
  414c58:	b.ne	414c80 <_ZdlPvm@@Base+0x1a08>  // b.any
  414c5c:	mov	x0, #0x0                   	// #0
  414c60:	b	414ca8 <_ZdlPvm@@Base+0x1a30>
  414c64:	ldr	x1, [sp, #56]
  414c68:	ldr	x0, [sp, #40]
  414c6c:	sub	x0, x1, x0
  414c70:	cmp	x0, #0x4
  414c74:	b.eq	414c80 <_ZdlPvm@@Base+0x1a08>  // b.none
  414c78:	mov	x0, #0x0                   	// #0
  414c7c:	b	414ca8 <_ZdlPvm@@Base+0x1a30>
  414c80:	ldr	x0, [sp, #56]
  414c84:	ldrb	w0, [x0]
  414c88:	cmp	w0, #0x0
  414c8c:	b.eq	414ca0 <_ZdlPvm@@Base+0x1a28>  // b.none
  414c90:	ldr	x0, [sp, #56]
  414c94:	add	x0, x0, #0x1
  414c98:	str	x0, [sp, #56]
  414c9c:	b	414acc <_ZdlPvm@@Base+0x1854>
  414ca0:	nop
  414ca4:	ldr	x0, [sp, #24]
  414ca8:	ldp	x29, x30, [sp], #64
  414cac:	ret
  414cb0:	stp	x29, x30, [sp, #-32]!
  414cb4:	mov	x29, sp
  414cb8:	str	w0, [sp, #28]
  414cbc:	str	w1, [sp, #24]
  414cc0:	ldr	w0, [sp, #28]
  414cc4:	cmp	w0, #0x1
  414cc8:	b.ne	414ce8 <_ZdlPvm@@Base+0x1a70>  // b.any
  414ccc:	ldr	w1, [sp, #24]
  414cd0:	mov	w0, #0xffff                	// #65535
  414cd4:	cmp	w1, w0
  414cd8:	b.ne	414ce8 <_ZdlPvm@@Base+0x1a70>  // b.any
  414cdc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3fb8>
  414ce0:	add	x0, x0, #0x150
  414ce4:	bl	4099c8 <sqrt@plt+0x7f38>
  414ce8:	nop
  414cec:	ldp	x29, x30, [sp], #32
  414cf0:	ret
  414cf4:	stp	x29, x30, [sp, #-16]!
  414cf8:	mov	x29, sp
  414cfc:	mov	w1, #0xffff                	// #65535
  414d00:	mov	w0, #0x1                   	// #1
  414d04:	bl	414cb0 <_ZdlPvm@@Base+0x1a38>
  414d08:	ldp	x29, x30, [sp], #16
  414d0c:	ret
  414d10:	stp	x29, x30, [sp, #-64]!
  414d14:	mov	x29, sp
  414d18:	stp	x19, x20, [sp, #16]
  414d1c:	adrp	x20, 42b000 <_ZdlPvm@@Base+0x17d88>
  414d20:	add	x20, x20, #0xd10
  414d24:	stp	x21, x22, [sp, #32]
  414d28:	adrp	x21, 42b000 <_ZdlPvm@@Base+0x17d88>
  414d2c:	add	x21, x21, #0xcb8
  414d30:	sub	x20, x20, x21
  414d34:	mov	w22, w0
  414d38:	stp	x23, x24, [sp, #48]
  414d3c:	mov	x23, x1
  414d40:	mov	x24, x2
  414d44:	bl	401680 <_Znam@plt-0x40>
  414d48:	cmp	xzr, x20, asr #3
  414d4c:	b.eq	414d78 <_ZdlPvm@@Base+0x1b00>  // b.none
  414d50:	asr	x20, x20, #3
  414d54:	mov	x19, #0x0                   	// #0
  414d58:	ldr	x3, [x21, x19, lsl #3]
  414d5c:	mov	x2, x24
  414d60:	add	x19, x19, #0x1
  414d64:	mov	x1, x23
  414d68:	mov	w0, w22
  414d6c:	blr	x3
  414d70:	cmp	x20, x19
  414d74:	b.ne	414d58 <_ZdlPvm@@Base+0x1ae0>  // b.any
  414d78:	ldp	x19, x20, [sp, #16]
  414d7c:	ldp	x21, x22, [sp, #32]
  414d80:	ldp	x23, x24, [sp, #48]
  414d84:	ldp	x29, x30, [sp], #64
  414d88:	ret
  414d8c:	nop
  414d90:	ret

Disassembly of section .fini:

0000000000414d94 <.fini>:
  414d94:	stp	x29, x30, [sp, #-16]!
  414d98:	mov	x29, sp
  414d9c:	ldp	x29, x30, [sp], #16
  414da0:	ret
