
---------- Begin Simulation Statistics ----------
final_tick                                70376990000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    531                       # Simulator instruction rate (inst/s)
host_mem_usage                               22520280                       # Number of bytes of host memory used
host_op_rate                                      543                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                120181.96                       # Real time elapsed on the host
host_tick_rate                                 345217                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63854992                       # Number of instructions simulated
sim_ops                                      65275875                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041489                       # Number of seconds simulated
sim_ticks                                 41488831875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.345452                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 3076640                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3160538                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 96                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             19187                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3119624                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              22514                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           27482                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4968                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3303548                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   48386                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7819                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    19452048                       # Number of instructions committed
system.cpu.committedOps                      19685733                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.398573                       # CPI: cycles per instruction
system.cpu.discardedOps                         70688                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            9906119                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            609888                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6055255                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        20487902                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.294241                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       79                       # number of quiesce instructions executed
system.cpu.numCycles                         66109207                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        79                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                12882396     65.44%     65.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8001      0.04%     65.48% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::MemRead                 641352      3.26%     68.74% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6153984     31.26%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 19685733                       # Class of committed instruction
system.cpu.quiesceCycles                       272924                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        45621305                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3562                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5739608                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1840911                       # Transaction distribution
system.membus.trans_dist::ReadResp            1843570                       # Transaction distribution
system.membus.trans_dist::WriteReq            1063128                       # Transaction distribution
system.membus.trans_dist::WriteResp           1063128                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2115                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1435                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1042                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1042                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            187                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2472                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      2866176                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       2866176                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      5742850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        60306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      5818620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5732352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5732352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11551382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        30840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       359104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        84810                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       475906                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    183435264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    183435264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               183923138                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8642093                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000002                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001483                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8642074    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      19      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             8642093                       # Request fanout histogram
system.membus.reqLayer6.occupancy         14549927491                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              35.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            76160875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              390750                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15742875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           60944820                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11245537280                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             27.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy             939500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     29425664                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     46727168                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       919552                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      5244928                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    732937097                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    396481059                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1129418156                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    417015935                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    709243010                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1126258945                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1149953032                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1105724069                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2255677101                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     29491200                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     46792704                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       921600                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      5246976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    732937097                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    396481059                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1129418156                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    417015935                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    710822616                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1127838550                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1149953032                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1107303675                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2257256707                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2058240                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2058240                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3704265                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3704265                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9786                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         9786                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         9800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         9814                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        60306                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2863104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2863104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2863104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      2863104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      2867200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      2867200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      2871296                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      2871296                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11525010                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15378                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        15378                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio        15400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio        15422                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        84810                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45809664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45809664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     45809664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     45809664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     45875200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     45875200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     45940736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     45940736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    183520074                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19704014625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy  15692831770                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9878985000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1837056                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1837056                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1029120                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1029120                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1431552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1431552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1433600                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      1435648                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5732352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45809664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     45809664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     45875200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     45940736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    183435264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4397315                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4397315    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4397315                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9199839625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         22.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10214400000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         24.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16515072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46923776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29294592                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46596096                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       516096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8118272                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       915456                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5240832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    732937097                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    398060665                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1130997762                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    417015935                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    706083798                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1123099733                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1149953032                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1104144463                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2254097495                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     29360128                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     46661632                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       917504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      5242880                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    732937097                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    396481059                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1129418156                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    417015935                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    707663404                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1124679339                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1149953032                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1104144463                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2254097495                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        13120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11968                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11968                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          187                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          205                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       288463                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        27767                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         316230                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       288463                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       288463                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       288463                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        27767                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        316230                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29294592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     29360128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     29425664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     29491200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         223744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          117795328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       135360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16515072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        65999040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       457728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       458752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       459776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       460800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1840552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2115                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       258048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1031235                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    706083798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    707663404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    709243010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    710822616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5392873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2839205701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3262565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    398060665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    396481059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    396481059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    396481059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1590766407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3262565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1104144463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1104144463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1105724069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1107303675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5392873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4429972108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    715759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    715761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    716785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    717752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000678748250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6337                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6337                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3383090                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1086435                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1840552                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1031235                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1840552                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1031235                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    123                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            115089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            115035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            115022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            115030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            115026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            115038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            115090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            115038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            115042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            115022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           115001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           115010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           115010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           115009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           115006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           114961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             64459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             64462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             64463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             64450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             64450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             64493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             64454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             64454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             64453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            64442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            64450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            64452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            64428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            64441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            64435                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  59306042670                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9202145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            107617303920                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32224.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58474.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1998                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1716904                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  959911                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1840552                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1031235                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1616176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   76541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   65046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   64306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  27672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  56974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  93739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  82491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  59541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  48911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  64049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  72722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  61333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  45063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  29120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4684                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       194859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.187351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   871.201836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.565455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4150      2.13%      2.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4535      2.33%      4.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2926      1.50%      5.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3192      1.64%      7.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3342      1.72%      9.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3163      1.62%     10.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2554      1.31%     12.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3646      1.87%     14.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       167351     85.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       194859                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     290.426227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    901.240529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          5633     88.89%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           12      0.19%     89.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           85      1.34%     90.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.03%     90.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          182      2.87%     93.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.03%     93.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327          409      6.45%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            6      0.09%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13567            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14591            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6337                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     162.732523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    108.713289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    172.015885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            700     11.05%     11.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           262      4.13%     15.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95          2192     34.59%     49.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127         1372     21.65%     71.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159          100      1.58%     73.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           72      1.14%     74.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           69      1.09%     75.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255          179      2.82%     78.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          398      6.28%     84.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319          189      2.98%     87.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351          102      1.61%     88.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           91      1.44%     90.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415          144      2.27%     92.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447           46      0.73%     93.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           63      0.99%     94.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511           30      0.47%     94.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543           28      0.44%     95.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575           20      0.32%     95.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607           15      0.24%     95.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639           83      1.31%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671           45      0.71%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703           13      0.21%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735           11      0.17%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            8      0.13%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799           10      0.16%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831           18      0.28%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            6      0.09%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            3      0.05%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.02%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           15      0.24%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           52      0.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6337                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              117787456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                65999104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               117795328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             65999040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2839.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1590.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2839.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1590.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   41488767500                       # Total gap between requests
system.mem_ctrls.avgGap                      14447.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29293504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     29359168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     29424704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     29486592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       223488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       136448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16515072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma     16449536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma     16449536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma     16448512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 706057574.439723849297                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 707640265.420222759247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 709219871.233118414879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 710711549.769319653511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5386702.635382404551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3288788.665130379610                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 398060664.849701821804                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 396481059.036806166172                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 396481059.036806166172                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 396456377.695979654789                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       457728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       458752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       459776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       460800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2115                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       258048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26778225540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  26778945190                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  26903399070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  26891351940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    265382180                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  30161365725                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 269328764770                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma 141732680190                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma 243798568135                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma 169087319345                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58502.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58373.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58514.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58357.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     75910.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14260693.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1043715.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    551437.53                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    948543.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma    657865.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8067742420                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2244464000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31178591990                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 158                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            79                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     2159590.189873                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1680718.382247                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           79    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1289375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      7335625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              79                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     70206382375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    170607625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10432610                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10432610                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10432610                       # number of overall hits
system.cpu.icache.overall_hits::total        10432610                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          187                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            187                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          187                       # number of overall misses
system.cpu.icache.overall_misses::total           187                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8130625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8130625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8130625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8130625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10432797                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10432797                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10432797                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10432797                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43479.278075                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43479.278075                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43479.278075                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43479.278075                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          187                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          187                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          187                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          187                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7833125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7833125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7833125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7833125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41888.368984                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41888.368984                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41888.368984                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41888.368984                       # average overall mshr miss latency
system.cpu.icache.replacements                     36                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10432610                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10432610                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          187                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           187                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8130625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8130625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10432797                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10432797                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43479.278075                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43479.278075                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          187                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          187                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7833125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7833125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41888.368984                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41888.368984                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           361.309847                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2756954                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                36                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          76582.055556                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   361.309847                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.705683                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.705683                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          362                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20865781                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20865781                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1009075                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1009075                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1009075                       # number of overall hits
system.cpu.dcache.overall_hits::total         1009075                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4492                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4492                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4492                       # number of overall misses
system.cpu.dcache.overall_misses::total          4492                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    499173250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    499173250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    499173250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    499173250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1013567                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1013567                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1013567                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1013567                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004432                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004432                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004432                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004432                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 111124.944346                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 111124.944346                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 111124.944346                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 111124.944346                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2115                       # number of writebacks
system.cpu.dcache.writebacks::total              2115                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          978                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          978                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3514                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3514                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3514                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3514                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        37863                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        37863                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    382959125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    382959125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    382959125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    382959125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     84134875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     84134875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003467                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003467                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003467                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003467                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 108980.968981                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 108980.968981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 108980.968981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 108980.968981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2222.086866                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2222.086866                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3514                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       628339                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          628339                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2478                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2478                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    274596500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    274596500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       630817                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       630817                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003928                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003928                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 110813.761098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 110813.761098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2472                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2472                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3855                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3855                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    270349500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    270349500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     84134875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     84134875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003919                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003919                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 109364.684466                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 109364.684466                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21824.870298                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21824.870298                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       380736                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         380736                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2014                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2014                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    224576750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    224576750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       382750                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       382750                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005262                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005262                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 111507.820258                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 111507.820258                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          972                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          972                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1042                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1042                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34008                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34008                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    112609625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    112609625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108070.657390                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108070.657390                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      2866176                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      2866176                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  30312861250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  30312861250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10576.064153                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10576.064153                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       658628                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       658628                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data      2207548                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total      2207548                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  29406707866                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  29406707866                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13320.982314                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13320.982314                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               91183                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3514                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.948492                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          407                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          26987190                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         26987190                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  70376990000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                70377156875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    531                       # Simulator instruction rate (inst/s)
host_mem_usage                               22520280                       # Number of bytes of host memory used
host_op_rate                                      543                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                120182.05                       # Real time elapsed on the host
host_tick_rate                                 345218                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63855001                       # Number of instructions simulated
sim_ops                                      65275890                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041489                       # Number of seconds simulated
sim_ticks                                 41488998750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.345268                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 3076641                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3160545                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 97                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             19189                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3119624                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              22514                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           27482                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4968                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3303557                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   48388                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7819                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    19452057                       # Number of instructions committed
system.cpu.committedOps                      19685748                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.398585                       # CPI: cycles per instruction
system.cpu.discardedOps                         70695                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            9906141                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            609888                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6055255                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        20488120                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.294240                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       79                       # number of quiesce instructions executed
system.cpu.numCycles                         66109474                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        79                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                12882404     65.44%     65.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8001      0.04%     65.48% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::MemRead                 641358      3.26%     68.74% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6153984     31.26%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 19685748                       # Class of committed instruction
system.cpu.quiesceCycles                       272924                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        45621354                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3565                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5739614                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1840911                       # Transaction distribution
system.membus.trans_dist::ReadResp            1843573                       # Transaction distribution
system.membus.trans_dist::WriteReq            1063128                       # Transaction distribution
system.membus.trans_dist::WriteResp           1063128                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2116                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1437                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1042                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1042                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            188                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2474                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      2866176                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       2866176                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      5742856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        60306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      5818626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5732352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5732352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11551391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        30840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       359296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        84810                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       476098                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    183435264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    183435264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               183923394                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8642096                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000002                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001483                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8642077    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      19      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             8642096                       # Request fanout histogram
system.membus.reqLayer6.occupancy         14549937116                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              35.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            76160875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              393875                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15742875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           60956445                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11245537280                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             27.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy             944500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     29425664                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     46727168                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       919552                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      5244928                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    732934149                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    396479464                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1129413614                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    417014257                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    709240157                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1126254415                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1149948407                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1105719622                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2255668028                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     29491200                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     46792704                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       921600                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      5246976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    732934149                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    396479464                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1129413614                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    417014257                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    710819757                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1127834014                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1149948407                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1107299221                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2257247628                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2058240                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2058240                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3704265                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3704265                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9786                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         9786                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         9800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         9814                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        60306                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2863104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2863104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2863104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      2863104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      2867200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      2867200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      2871296                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      2871296                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11525010                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15378                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        15378                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio        15400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio        15422                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        84810                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45809664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45809664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     45809664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     45809664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     45875200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     45875200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     45940736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     45940736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    183520074                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19704014625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy  15692831770                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9878985000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1837056                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1837056                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1029120                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1029120                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1431552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1431552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1433600                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      1435648                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5732352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45809664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     45809664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     45875200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     45940736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    183435264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4397315                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4397315    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4397315                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9199839625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         22.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10214400000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         24.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16515072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46923776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29294592                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46596096                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       516096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8118272                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       915456                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5240832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    732934149                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    398059064                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1130993213                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    417014257                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    706080958                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1123095216                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1149948407                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1104140022                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2254088429                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     29360128                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     46661632                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       917504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      5242880                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    732934149                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    396479464                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1129413614                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    417014257                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    707660558                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1124674815                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1149948407                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1104140022                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2254088429                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        13184                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12032                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12032                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          188                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          206                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       290005                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        27766                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         317771                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       290005                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       290005                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       290005                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        27766                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        317771                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29294592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     29360128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     29425664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     29491200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         223872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          117795456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       135424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16515072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        65999104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       457728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       458752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       459776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       460800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1840554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2116                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       258048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1031236                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    706080958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    707660558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    709240157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    710819757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5395936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2839197367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3264094                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    398059064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    396479464                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    396479464                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    396479464                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1590761551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3264094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1104140022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1104140022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1105719622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1107299221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5395936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4429958918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    715759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    715761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    716785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    717752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000678748250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6337                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6337                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3383096                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1086435                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1840554                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1031236                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1840554                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1031236                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    123                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            115089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            115035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            115022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            115030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            115026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            115038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            115090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            115038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            115042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            115022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           115003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           115010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           115010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           115009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           115006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           114961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             64459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             64462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             64463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             64450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             64450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             64493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             64454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             64454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             64453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            64442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            64450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            64452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            64428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            64441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            64435                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  59306112545                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9202155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            107617426295                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32224.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58474.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1998                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1716905                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  959911                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1840554                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1031236                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1616176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   76541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   65046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   64306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  27672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  56975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  93739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  82491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  59541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  48911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  64049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  72722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  61333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  45063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  29120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4684                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       194859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.187351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   871.201836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.565455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4150      2.13%      2.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4535      2.33%      4.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2926      1.50%      5.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3192      1.64%      7.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3342      1.72%      9.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3163      1.62%     10.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2554      1.31%     12.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3646      1.87%     14.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       167351     85.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       194859                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     290.426227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    901.240529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          5633     88.89%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           12      0.19%     89.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           85      1.34%     90.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.03%     90.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          182      2.87%     93.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.03%     93.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327          409      6.45%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            6      0.09%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13567            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14591            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6337                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     162.732523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    108.713289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    172.015885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            700     11.05%     11.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           262      4.13%     15.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95          2192     34.59%     49.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127         1372     21.65%     71.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159          100      1.58%     73.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           72      1.14%     74.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           69      1.09%     75.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255          179      2.82%     78.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          398      6.28%     84.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319          189      2.98%     87.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351          102      1.61%     88.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           91      1.44%     90.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415          144      2.27%     92.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447           46      0.73%     93.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           63      0.99%     94.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511           30      0.47%     94.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543           28      0.44%     95.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575           20      0.32%     95.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607           15      0.24%     95.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639           83      1.31%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671           45      0.71%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703           13      0.21%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735           11      0.17%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            8      0.13%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799           10      0.16%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831           18      0.28%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            6      0.09%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            3      0.05%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.02%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           15      0.24%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           52      0.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6337                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              117787584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                65999104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               117795456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             65999104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2839.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1590.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2839.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1590.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   41489062500                       # Total gap between requests
system.mem_ctrls.avgGap                      14447.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29293504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     29359168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     29424704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     29486592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       223616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       136448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16515072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma     16449536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma     16449536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma     16448512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 706054734.569847941399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 707637419.184525370598                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 709217018.644008636475                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 710708691.180454254150                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5389766.124447628856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3288775.437127173413                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 398059063.789771497250                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 396479464.330288290977                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 396479464.330288290977                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 396454783.088733851910                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       457728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       458752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       459776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       460800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3498                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2116                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       258048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26778225540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  26778945190                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  26903399070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  26891351940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    265504555                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  30161365725                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 269328764770                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma 141732680190                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma 243798568135                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma 169087319345                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58502.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58373.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58514.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58357.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     75901.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14253953.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1043715.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    551437.53                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    948543.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma    657865.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8067742420                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2244480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31178742865                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 158                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            79                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     2159590.189873                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1680718.382247                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           79    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1289375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      7335625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              79                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     70206549250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    170607625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10432619                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10432619                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10432619                       # number of overall hits
system.cpu.icache.overall_hits::total        10432619                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          188                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            188                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          188                       # number of overall misses
system.cpu.icache.overall_misses::total           188                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8173750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8173750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8173750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8173750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10432807                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10432807                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10432807                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10432807                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43477.393617                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43477.393617                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43477.393617                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43477.393617                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          188                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          188                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          188                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          188                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7874875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7874875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7874875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7874875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41887.632979                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41887.632979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41887.632979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41887.632979                       # average overall mshr miss latency
system.cpu.icache.replacements                     37                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10432619                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10432619                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          188                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           188                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8173750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8173750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10432807                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10432807                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43477.393617                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43477.393617                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7874875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7874875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41887.632979                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41887.632979                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           361.309850                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            23632761                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               399                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          59229.977444                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   361.309850                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.705683                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.705683                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          362                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          359                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20865802                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20865802                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1009079                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1009079                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1009079                       # number of overall hits
system.cpu.dcache.overall_hits::total         1009079                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4494                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4494                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4494                       # number of overall misses
system.cpu.dcache.overall_misses::total          4494                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    499365125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    499365125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    499365125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    499365125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1013573                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1013573                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1013573                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1013573                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004434                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004434                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004434                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004434                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 111118.185358                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 111118.185358                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 111118.185358                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 111118.185358                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2116                       # number of writebacks
system.cpu.dcache.writebacks::total              2116                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          978                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          978                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3516                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3516                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        37863                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        37863                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    383147750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    383147750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    383147750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    383147750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     84134875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     84134875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003469                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003469                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003469                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003469                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 108972.625142                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 108972.625142                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 108972.625142                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 108972.625142                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2222.086866                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2222.086866                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3516                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       628343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          628343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2480                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2480                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    274788375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    274788375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       630823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       630823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003931                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003931                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 110801.764113                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 110801.764113                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2474                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2474                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3855                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3855                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    270538125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    270538125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     84134875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     84134875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003922                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003922                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 109352.516168                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 109352.516168                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21824.870298                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21824.870298                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       380736                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         380736                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2014                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2014                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    224576750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    224576750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       382750                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       382750                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005262                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005262                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 111507.820258                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 111507.820258                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          972                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          972                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1042                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1042                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34008                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34008                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    112609625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    112609625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108070.657390                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108070.657390                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      2866176                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      2866176                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  30312861250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  30312861250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10576.064153                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10576.064153                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       658628                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       658628                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data      2207548                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total      2207548                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  29406707866                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  29406707866                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13320.982314                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13320.982314                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1014825                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4028                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            251.942651                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          405                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          26987216                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         26987216                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  70377156875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
