//Bu projede 0001, 0011, 1100, 1000 s√ºrekli tekrarla.
module example( input CLOCK_50,
                output    [6:0] HEX0,
	          output    [6:0] HEX1,
	          output    [6:0] HEX2,
	          output    [6:0] HEX3,
	          output    [6:0] HEX4,
	          output    [6:0] HEX5,
                input     [3:0] KEY,
                output    [9:0] LEDR,
                input     [9:0] SW);
					 
					 
	reg [31:0] count;
	wire [1:0]n;
	wire [1:0]s;

	assign x= s[1];
	assign y= s[1]&~s[0];
	assign z= ~s[1]& s[0];
	assign w= ~s[1];
	
	n[1] = s[1] ^ s[0];
	n[0]=~s[0];

 assign LEDR[7:4];
 assign LEDR[3:0];
 

always@(posedge count[25]) 
	count<=count + 32'h1;
end 

	reg [1:0] state;

	always@(posedge count[25]) 
		state<=nextstate;
	end
	
	ff f1(CLOCK_50, SW[4:0], SW[9], LEDR[4:0]);




endmodule 