[2025-09-16 23:21:21] START suite=qualcomm_srv trace=srv674_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv674_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2606960 heartbeat IPC: 3.836 cumulative IPC: 3.836 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5055616 heartbeat IPC: 4.084 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 11 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5055616 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 11 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5055616 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 13998620 heartbeat IPC: 1.118 cumulative IPC: 1.118 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 22911201 heartbeat IPC: 1.122 cumulative IPC: 1.12 (Simulation time: 00 hr 03 min 17 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 31753646 heartbeat IPC: 1.131 cumulative IPC: 1.124 (Simulation time: 00 hr 04 min 19 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 40681290 heartbeat IPC: 1.12 cumulative IPC: 1.123 (Simulation time: 00 hr 05 min 23 sec)
Heartbeat CPU 0 instructions: 70000004 cycles: 49738450 heartbeat IPC: 1.104 cumulative IPC: 1.119 (Simulation time: 00 hr 06 min 26 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 58592050 heartbeat IPC: 1.129 cumulative IPC: 1.121 (Simulation time: 00 hr 07 min 28 sec)
Heartbeat CPU 0 instructions: 90000007 cycles: 67519923 heartbeat IPC: 1.12 cumulative IPC: 1.121 (Simulation time: 00 hr 08 min 30 sec)
Heartbeat CPU 0 instructions: 100000010 cycles: 76366586 heartbeat IPC: 1.13 cumulative IPC: 1.122 (Simulation time: 00 hr 09 min 32 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv674_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000013 cycles: 85212270 heartbeat IPC: 1.13 cumulative IPC: 1.123 (Simulation time: 00 hr 10 min 33 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 89180953 cumulative IPC: 1.121 (Simulation time: 00 hr 11 min 36 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 89180953 cumulative IPC: 1.121 (Simulation time: 00 hr 11 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv674_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.121 instructions: 100000002 cycles: 89180953
CPU 0 Branch Prediction Accuracy: 90.88% MPKI: 16.03 Average ROB Occupancy at Mispredict: 26.15
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3924
BRANCH_INDIRECT: 0.4207
BRANCH_CONDITIONAL: 13.05
BRANCH_DIRECT_CALL: 0.9412
BRANCH_INDIRECT_CALL: 0.6045
BRANCH_RETURN: 0.6243


====Backend Stall Breakdown====
ROB_STALL: 73388
LQ_STALL: 0
SQ_STALL: 515556


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 126.08572
REPLAY_LOAD: 87.75
NON_REPLAY_LOAD: 16.609592

== Total ==
ADDR_TRANS: 4413
REPLAY_LOAD: 4563
NON_REPLAY_LOAD: 64412

== Counts ==
ADDR_TRANS: 35
REPLAY_LOAD: 52
NON_REPLAY_LOAD: 3878

cpu0->cpu0_STLB TOTAL        ACCESS:    1860439 HIT:    1856264 MISS:       4175 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1860439 HIT:    1856264 MISS:       4175 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 219.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8244204 HIT:    7333455 MISS:     910749 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6704770 HIT:    5934480 MISS:     770290 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     553504 HIT:     430637 MISS:     122867 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     978365 HIT:     967840 MISS:      10525 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7565 HIT:        498 MISS:       7067 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.94 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14979871 HIT:    8054873 MISS:    6924998 MSHR_MERGE:    1634013
cpu0->cpu0_L1I LOAD         ACCESS:   14979871 HIT:    8054873 MISS:    6924998 MSHR_MERGE:    1634013
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.34 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30434982 HIT:   26994330 MISS:    3440652 MSHR_MERGE:    1465796
cpu0->cpu0_L1D LOAD         ACCESS:   17093713 HIT:   15313430 MISS:    1780283 MSHR_MERGE:     366497
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13332714 HIT:   11680003 MISS:    1652711 MSHR_MERGE:    1099206
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8555 HIT:        897 MISS:       7658 MSHR_MERGE:         93
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.43 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12444149 HIT:   10542879 MISS:    1901270 MSHR_MERGE:     956487
cpu0->cpu0_ITLB LOAD         ACCESS:   12444149 HIT:   10542879 MISS:    1901270 MSHR_MERGE:     956487
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.085 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28860666 HIT:   27637990 MISS:    1222676 MSHR_MERGE:     307020
cpu0->cpu0_DTLB LOAD         ACCESS:   28860666 HIT:   27637990 MISS:    1222676 MSHR_MERGE:     307020
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.921 cycles
cpu0->LLC TOTAL        ACCESS:    1086246 HIT:    1035212 MISS:      51034 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     770289 HIT:     751478 MISS:      18811 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     122867 HIT:      94907 MISS:      27960 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     186023 HIT:     185753 MISS:        270 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7067 HIT:       3074 MISS:       3993 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3187
  ROW_BUFFER_MISS:      47576
  AVG DBUS CONGESTED CYCLE: 3.592
Channel 0 WQ ROW_BUFFER_HIT:       1011
  ROW_BUFFER_MISS:      20135
  FULL:          0
Channel 0 REFRESHES ISSUED:       7432

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       519615       434150        79354         2399
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          105          470          288
  STLB miss resolved @ L2C                0           76          114          222           72
  STLB miss resolved @ LLC                0          160          242         1638          629
  STLB miss resolved @ MEM                0            5          258         2215         2167

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             163746        50721      1267809       128204          399
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          111           62           44
  STLB miss resolved @ L2C                0           38           75           29            8
  STLB miss resolved @ LLC                0           78          211          329           77
  STLB miss resolved @ MEM                0            3           74          190          123
[2025-09-16 23:32:57] END   suite=qualcomm_srv trace=srv674_ap (rc=0)
