// Seed: 3419478832
module module_0;
  wire id_1, id_2, id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    output uwire id_4
);
  assign id_2 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = -1;
  logic [7:0] id_9;
  wand id_10;
  assign id_4 = id_10;
  wire id_11;
  assign id_9[1] = id_11;
  assign id_4 = -1;
  wire id_12;
endmodule
