
uart.elf:     file format elf32-littlearm


Disassembly of section .text:

20008000 <main>:
20008000:	e92d4800 	push	{fp, lr}
20008004:	e28db004 	add	fp, sp, #4
20008008:	eb000003 	bl	2000801c <uart_init>
2000800c:	e59f0004 	ldr	r0, [pc, #4]	; 20008018 <main+0x18>
20008010:	eb000039 	bl	200080fc <uart_puts>
20008014:	eafffffc 	b	2000800c <main+0xc>
20008018:	20008144 	andcs	r8, r0, r4, asr #2

2000801c <uart_init>:
2000801c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
20008020:	e28db000 	add	fp, sp, #0
20008024:	e59f3070 	ldr	r3, [pc, #112]	; 2000809c <uart_init+0x80>
20008028:	e59f206c 	ldr	r2, [pc, #108]	; 2000809c <uart_init+0x80>
2000802c:	e5922000 	ldr	r2, [r2]
20008030:	e3c220ff 	bic	r2, r2, #255	; 0xff
20008034:	e5832000 	str	r2, [r3]
20008038:	e59f305c 	ldr	r3, [pc, #92]	; 2000809c <uart_init+0x80>
2000803c:	e59f2058 	ldr	r2, [pc, #88]	; 2000809c <uart_init+0x80>
20008040:	e5922000 	ldr	r2, [r2]
20008044:	e3822022 	orr	r2, r2, #34	; 0x22
20008048:	e5832000 	str	r2, [r3]
2000804c:	e59f304c 	ldr	r3, [pc, #76]	; 200080a0 <uart_init+0x84>
20008050:	e59f2048 	ldr	r2, [pc, #72]	; 200080a0 <uart_init+0x84>
20008054:	e5922000 	ldr	r2, [r2]
20008058:	e3c2200f 	bic	r2, r2, #15
2000805c:	e5832000 	str	r2, [r3]
20008060:	e59f303c 	ldr	r3, [pc, #60]	; 200080a4 <uart_init+0x88>
20008064:	e3a02003 	mov	r2, #3
20008068:	e5832000 	str	r2, [r3]
2000806c:	e59f3034 	ldr	r3, [pc, #52]	; 200080a8 <uart_init+0x8c>
20008070:	e3a02005 	mov	r2, #5
20008074:	e5832000 	str	r2, [r3]
20008078:	e59f302c 	ldr	r3, [pc, #44]	; 200080ac <uart_init+0x90>
2000807c:	e3a02023 	mov	r2, #35	; 0x23
20008080:	e5832000 	str	r2, [r3]
20008084:	e59f3024 	ldr	r3, [pc, #36]	; 200080b0 <uart_init+0x94>
20008088:	e3a02080 	mov	r2, #128	; 0x80
2000808c:	e5832000 	str	r2, [r3]
20008090:	e28bd000 	add	sp, fp, #0
20008094:	e8bd0800 	pop	{fp}
20008098:	e12fff1e 	bx	lr
2000809c:	e0200000 	eor	r0, r0, r0
200080a0:	e0200008 	eor	r0, r0, r8
200080a4:	e2900000 	adds	r0, r0, #0
200080a8:	e2900004 	adds	r0, r0, #4
200080ac:	e2900028 	adds	r0, r0, #40	; 0x28
200080b0:	e290002c 	adds	r0, r0, #44	; 0x2c

200080b4 <uart_putc>:
200080b4:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
200080b8:	e28db000 	add	fp, sp, #0
200080bc:	e24dd00c 	sub	sp, sp, #12
200080c0:	e1a03000 	mov	r3, r0
200080c4:	e54b3005 	strb	r3, [fp, #-5]
200080c8:	e59f3024 	ldr	r3, [pc, #36]	; 200080f4 <uart_putc+0x40>
200080cc:	e5933000 	ldr	r3, [r3]
200080d0:	e2033002 	and	r3, r3, #2
200080d4:	e3530000 	cmp	r3, #0
200080d8:	0afffffa 	beq	200080c8 <uart_putc+0x14>
200080dc:	e59f3014 	ldr	r3, [pc, #20]	; 200080f8 <uart_putc+0x44>
200080e0:	e55b2005 	ldrb	r2, [fp, #-5]
200080e4:	e5832000 	str	r2, [r3]
200080e8:	e28bd000 	add	sp, fp, #0
200080ec:	e8bd0800 	pop	{fp}
200080f0:	e12fff1e 	bx	lr
200080f4:	e2900010 	adds	r0, r0, #16
200080f8:	e2900020 	adds	r0, r0, #32

200080fc <uart_puts>:
200080fc:	e92d4800 	push	{fp, lr}
20008100:	e28db004 	add	fp, sp, #4
20008104:	e24dd008 	sub	sp, sp, #8
20008108:	e50b0008 	str	r0, [fp, #-8]
2000810c:	ea000006 	b	2000812c <uart_puts+0x30>
20008110:	e51b3008 	ldr	r3, [fp, #-8]
20008114:	e5d33000 	ldrb	r3, [r3]
20008118:	e1a00003 	mov	r0, r3
2000811c:	ebffffe4 	bl	200080b4 <uart_putc>
20008120:	e51b3008 	ldr	r3, [fp, #-8]
20008124:	e2833001 	add	r3, r3, #1
20008128:	e50b3008 	str	r3, [fp, #-8]
2000812c:	e51b3008 	ldr	r3, [fp, #-8]
20008130:	e5d33000 	ldrb	r3, [r3]
20008134:	e3530000 	cmp	r3, #0
20008138:	1afffff4 	bne	20008110 <uart_puts+0x14>
2000813c:	e24bd004 	sub	sp, fp, #4
20008140:	e8bd8800 	pop	{fp, pc}

Disassembly of section .rodata:

20008144 <__data_start-0x8010>:
20008144:	6c6c6568 	cfstr64vs	mvdx6, [ip], #-416	; 0xfffffe60
20008148:	6f772c6f 	svcvs	0x00772c6f
2000814c:	21646c72 	smccs	18114	; 0x46c2
20008150:	0000000a 	andeq	r0, r0, sl

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002a41 	andeq	r2, r0, r1, asr #20
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	45543505 	ldrbmi	r3, [r4, #-1285]	; 0x505
  14:	08040600 	stmdaeq	r4, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <main-0x1ffc1bd0>
  28:	Address 0x00000028 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0x94c
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337139 	ldfcss	f7, [r3, #-228]!	; 0xffffff1c
  20:	20293736 	eorcs	r3, r9, r6, lsr r7
  24:	2e342e34 	mrccs	14, 1, r2, cr4, cr4, {1}
  28:	47000031 	smladxmi	r0, r1, r0, r0
  2c:	203a4343 	eorscs	r4, sl, r3, asr #6
  30:	756f5328 	strbvc	r5, [pc, #-808]!	; fffffd10 <__bss_end__+0xdffefbbc>
  34:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
  38:	2b472079 	blcs	11c8224 <main-0x1ee3fddc>
  3c:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
  40:	32206574 	eorcc	r6, r0, #486539264	; 0x1d000000
  44:	71393030 	teqvc	r9, r0, lsr r0
  48:	37362d33 	undefined instruction 0x37362d33
  4c:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  50:	00312e34 	eorseq	r2, r1, r4, lsr lr
