# system info soc_system on 2023.03.27.02:11:03
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1679897443
#
#
# Files generated for soc_system on 2023.03.27.02:11:03
files:
filepath,kind,attributes,module,is_top
simulation/soc_system.v,VERILOG,,soc_system,true
simulation/submodules/soc_system_clk_95.vo,VERILOG,,soc_system_clk_95,false
simulation/submodules/soc_system_demux_cols_rows.sv,SYSTEM_VERILOG,,soc_system_demux_cols_rows,false
simulation/submodules/soc_system_fifo_instr.v,VERILOG,,soc_system_fifo_instr,false
simulation/submodules/soc_system_hps_0.v,VERILOG,,soc_system_hps_0,false
simulation/submodules/soc_system_msgdma_read.v,VERILOG,,soc_system_msgdma_read,false
simulation/submodules/soc_system_msgdma_write.v,VERILOG,,soc_system_msgdma_write,false
simulation/submodules/soc_system_pio_0.v,VERILOG,,soc_system_pio_0,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/soc_system_mm_interconnect_0.v,VERILOG,,soc_system_mm_interconnect_0,false
simulation/submodules/soc_system_mm_interconnect_1.v,VERILOG,,soc_system_mm_interconnect_1,false
simulation/submodules/soc_system_mm_interconnect_2.v,VERILOG,,soc_system_mm_interconnect_2,false
simulation/submodules/soc_system_avalon_st_adapter.v,VERILOG,,soc_system_avalon_st_adapter,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/hps_sdram.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq_lib/alt_mem_ddrx_buffer.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq_lib/hmctl_synchronizer.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq_lib/alt_mem_ddrx_fifo.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_acv_ldc.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_altdqdqs.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_reset_sync.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_reset.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_reg_file.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_hhp_decompress_avl_mm_bridge.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_scc_reg_file.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_hhp_apb2avalon_bridge.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_addr_router_001.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_avalon_mm_clock_crossing_bridge.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_scc_hhp_wrapper.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_addr_router.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_addr_router_001_default_decode.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_burst_uncompressor.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_scc_hhp_phase_decode.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_addr_router_default_decode.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_avalon_st_pipeline_base.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_master_translator.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_avalon_mm_bridge.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_avalon_sc_fifo.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_slave_translator.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_arbitrator.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_avalon_dc_fifo.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_id_router.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_rsp_xbar_demux.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_mem_if_simple_avalon_mm_bridge.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_cmd_xbar_mux.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_arb_adder.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_cmd_xbar_demux_001.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_rsp_xbar_mux.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_trk_mgr.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_cmd_xbar_demux.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_traffic_limiter.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_scc_mgr.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_slave_agent.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_id_router_default_decode.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_master_agent.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_mem_if_hhp_qseq_top.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_pll.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_phy_csr.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_generic_ddio.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_software/sequencer.c,OTHER,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_software/sequencer_defines.h,OTHER,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_software/sequencer.h,OTHER,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_acv_hard_memphy.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_inst_ROM.hex,HEX,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_acv_hard_io_pads.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_clock_pair_generator.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_AC_ROM.hex,HEX,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_iss_probe.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_cold_reset_req.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_debug_reset_req.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_warm_reset_req.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_stm_hw_events.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/soc_system_hps_0_fpga_interfaces.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
soc_system.clk_95,soc_system_clk_95
soc_system.demux_cols_rows,soc_system_demux_cols_rows
soc_system.fifo_instr,soc_system_fifo_instr
soc_system.hps_0,soc_system_hps_0
soc_system.hps_0.fpga_interfaces,soc_system_hps_0_fpga_interfaces
soc_system.hps_0.hps_io,soc_system_hps_0_hps_io
soc_system.msgdma_read,soc_system_msgdma_read
soc_system.msgdma_read.dispatcher_internal,dispatcher
soc_system.msgdma_read.read_mstr_internal,read_master
soc_system.msgdma_write,soc_system_msgdma_write
soc_system.msgdma_write.dispatcher_internal,dispatcher
soc_system.msgdma_write.write_mstr_internal,write_master
soc_system.pio_0,soc_system_pio_0
soc_system.sc_fifo_cols,altera_avalon_sc_fifo
soc_system.sc_fifo_rows,altera_avalon_sc_fifo
soc_system.systolic_core,soc_system_systolic_core
soc_system.mm_interconnect_0,soc_system_mm_interconnect_0
soc_system.mm_interconnect_0.msgdma_read_csr_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_0.msgdma_write_csr_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_0.systolic_core_csr_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_0.msgdma_read_descriptor_slave_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_0.msgdma_write_descriptor_slave_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_0.fifo_instr_in_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_0.fifo_instr_in_csr_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_0.hps_0_h2f_axi_master_agent,altera_merlin_axi_master_ni
soc_system.mm_interconnect_0.msgdma_read_csr_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_0.msgdma_write_csr_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_0.systolic_core_csr_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_0.msgdma_read_descriptor_slave_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_0.msgdma_write_descriptor_slave_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_0.fifo_instr_in_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_0.fifo_instr_in_csr_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_0.msgdma_read_csr_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.msgdma_read_csr_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.msgdma_write_csr_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.msgdma_write_csr_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.systolic_core_csr_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.systolic_core_csr_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.msgdma_read_descriptor_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.msgdma_read_descriptor_slave_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.msgdma_write_descriptor_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.msgdma_write_descriptor_slave_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.fifo_instr_in_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.fifo_instr_in_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.fifo_instr_in_csr_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.fifo_instr_in_csr_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.pio_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.router,soc_system_mm_interconnect_0_router
soc_system.mm_interconnect_0.router_001,soc_system_mm_interconnect_0_router
soc_system.mm_interconnect_0.router_002,soc_system_mm_interconnect_0_router_002
soc_system.mm_interconnect_0.router_003,soc_system_mm_interconnect_0_router_002
soc_system.mm_interconnect_0.router_004,soc_system_mm_interconnect_0_router_002
soc_system.mm_interconnect_0.router_007,soc_system_mm_interconnect_0_router_002
soc_system.mm_interconnect_0.router_008,soc_system_mm_interconnect_0_router_002
soc_system.mm_interconnect_0.router_009,soc_system_mm_interconnect_0_router_002
soc_system.mm_interconnect_0.router_005,soc_system_mm_interconnect_0_router_005
soc_system.mm_interconnect_0.router_006,soc_system_mm_interconnect_0_router_005
soc_system.mm_interconnect_0.hps_0_h2f_axi_master_wr_limiter,altera_merlin_traffic_limiter
soc_system.mm_interconnect_0.hps_0_h2f_axi_master_rd_limiter,altera_merlin_traffic_limiter
soc_system.mm_interconnect_0.msgdma_read_csr_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_0.msgdma_write_csr_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_0.systolic_core_csr_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_0.msgdma_read_descriptor_slave_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_0.msgdma_write_descriptor_slave_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_0.fifo_instr_in_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_0.fifo_instr_in_csr_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_0.pio_0_s1_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_0.cmd_demux,soc_system_mm_interconnect_0_cmd_demux
soc_system.mm_interconnect_0.cmd_demux_001,soc_system_mm_interconnect_0_cmd_demux
soc_system.mm_interconnect_0.cmd_mux,soc_system_mm_interconnect_0_cmd_mux
soc_system.mm_interconnect_0.cmd_mux_001,soc_system_mm_interconnect_0_cmd_mux
soc_system.mm_interconnect_0.cmd_mux_002,soc_system_mm_interconnect_0_cmd_mux
soc_system.mm_interconnect_0.cmd_mux_003,soc_system_mm_interconnect_0_cmd_mux
soc_system.mm_interconnect_0.cmd_mux_004,soc_system_mm_interconnect_0_cmd_mux
soc_system.mm_interconnect_0.cmd_mux_005,soc_system_mm_interconnect_0_cmd_mux
soc_system.mm_interconnect_0.cmd_mux_006,soc_system_mm_interconnect_0_cmd_mux
soc_system.mm_interconnect_0.cmd_mux_007,soc_system_mm_interconnect_0_cmd_mux
soc_system.mm_interconnect_0.rsp_demux,soc_system_mm_interconnect_0_rsp_demux
soc_system.mm_interconnect_0.rsp_demux_001,soc_system_mm_interconnect_0_rsp_demux
soc_system.mm_interconnect_0.rsp_demux_002,soc_system_mm_interconnect_0_rsp_demux
soc_system.mm_interconnect_0.rsp_demux_003,soc_system_mm_interconnect_0_rsp_demux
soc_system.mm_interconnect_0.rsp_demux_004,soc_system_mm_interconnect_0_rsp_demux
soc_system.mm_interconnect_0.rsp_demux_005,soc_system_mm_interconnect_0_rsp_demux
soc_system.mm_interconnect_0.rsp_demux_006,soc_system_mm_interconnect_0_rsp_demux
soc_system.mm_interconnect_0.rsp_demux_007,soc_system_mm_interconnect_0_rsp_demux
soc_system.mm_interconnect_0.rsp_mux,soc_system_mm_interconnect_0_rsp_mux
soc_system.mm_interconnect_0.rsp_mux_001,soc_system_mm_interconnect_0_rsp_mux
soc_system.mm_interconnect_0.msgdma_read_csr_rsp_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.msgdma_write_csr_rsp_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.systolic_core_csr_rsp_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.msgdma_read_descriptor_slave_rsp_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.msgdma_write_descriptor_slave_rsp_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.fifo_instr_in_rsp_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.fifo_instr_in_csr_rsp_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.pio_0_s1_rsp_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.msgdma_read_csr_cmd_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.msgdma_write_csr_cmd_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.systolic_core_csr_cmd_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.msgdma_read_descriptor_slave_cmd_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.msgdma_write_descriptor_slave_cmd_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.fifo_instr_in_cmd_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.fifo_instr_in_csr_cmd_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.pio_0_s1_cmd_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.avalon_st_adapter,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system.mm_interconnect_0.avalon_st_adapter_001,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system.mm_interconnect_0.avalon_st_adapter_002,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system.mm_interconnect_0.avalon_st_adapter_005,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system.mm_interconnect_0.avalon_st_adapter_006,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system.mm_interconnect_0.avalon_st_adapter_007,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system.mm_interconnect_0.avalon_st_adapter_003,soc_system_mm_interconnect_0_avalon_st_adapter_003
soc_system.mm_interconnect_0.avalon_st_adapter_004,soc_system_mm_interconnect_0_avalon_st_adapter_003
soc_system.mm_interconnect_1,soc_system_mm_interconnect_1
soc_system.mm_interconnect_1.msgdma_read_mm_read_translator,altera_merlin_master_translator
soc_system.mm_interconnect_1.hps_0_f2h_sdram0_data_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_2,soc_system_mm_interconnect_2
soc_system.mm_interconnect_2.msgdma_write_mm_write_translator,altera_merlin_master_translator
soc_system.mm_interconnect_2.hps_0_f2h_sdram1_data_translator,altera_merlin_slave_translator
soc_system.avalon_st_adapter,soc_system_avalon_st_adapter
soc_system.avalon_st_adapter.timing_adapter_0,soc_system_avalon_st_adapter_timing_adapter_0
soc_system.rst_controller,altera_reset_controller
soc_system.rst_controller_001,altera_reset_controller
