// Seed: 1361369737
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 (
    input  wand  id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  uwire id_3,
    output wand  id_4,
    output tri1  id_5
);
  `define pp_7 0
  nand (id_5, id_0, id_3, id_1, id_2);
  wire id_8;
  module_0(
      id_8, id_8, id_8
  );
  assign id_5 = id_3;
  wire id_9;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  real id_6 = id_1;
  module_0(
      id_3, id_5, id_3
  );
endmodule
