\hypertarget{sysdeps_2hppa_2fpu_2fpu__control_8h}{}\doxysection{sysdeps/hppa/fpu/fpu\+\_\+control.h File Reference}
\label{sysdeps_2hppa_2fpu_2fpu__control_8h}\index{sysdeps/hppa/fpu/fpu\_control.h@{sysdeps/hppa/fpu/fpu\_control.h}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{sysdeps_2hppa_2fpu_2fpu__control_8h_a89f037d5d1290f81df654815aa6a6ef8}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+PM}}~0x00000001	/$\ast$ Inexact (\+I) $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2hppa_2fpu_2fpu__control_8h_a3ccb2d2d2eab31d396a40712c1193280}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+UM}}~0x00000002	/$\ast$ Underflow (\+U) $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2hppa_2fpu_2fpu__control_8h_aec23ca2a4c702432eed4e32178424d81}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+OM}}~0x00000004	/$\ast$ Overflow (\+O) $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2hppa_2fpu_2fpu__control_8h_a307ad8e13360fd78ffe669f8b3aff02f}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+ZM}}~0x00000008	/$\ast$ Divide by zero (\+Z) $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2hppa_2fpu_2fpu__control_8h_a2bd512529409eb2fab6e429c8e360947}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+IM}}~0x00000010	/$\ast$ Invalid operation (\+V) $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2hppa_2fpu_2fpu__control_8h_a0664d2f3e1326a334a7cdd45c447d735}{\+\_\+\+F\+P\+U\+\_\+\+H\+P\+P\+A\+\_\+\+M\+A\+S\+K\+\_\+\+RM}}~0x00000600	/$\ast$ Rounding mode mask $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2hppa_2fpu_2fpu__control_8h_aeb15e6230bc9a1afabd6569820d261e9}{\+\_\+\+F\+P\+U\+\_\+\+H\+P\+P\+A\+\_\+\+M\+A\+S\+K\+\_\+\+I\+NT}}~0x0000001f	/$\ast$ Interrupt mask $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2hppa_2fpu_2fpu__control_8h_ad6e23a8ab3073c0cf717c73ac5615b43}{\+\_\+\+F\+P\+U\+\_\+\+H\+P\+P\+A\+\_\+\+S\+H\+I\+F\+T\+\_\+\+F\+L\+A\+GS}}~27
\item 
\#define \mbox{\hyperlink{sysdeps_2hppa_2fpu_2fpu__control_8h_af0737a650f396982f25c7ea70568af05}{\+\_\+\+F\+P\+U\+\_\+\+R\+E\+S\+E\+R\+V\+ED}}~0x00000000
\item 
\#define \mbox{\hyperlink{sysdeps_2hppa_2fpu_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}{\+\_\+\+F\+P\+U\+\_\+\+D\+E\+F\+A\+U\+LT}}~0x00000000
\item 
\#define \mbox{\hyperlink{sysdeps_2hppa_2fpu_2fpu__control_8h_a4c546049611d96d1687b7d670e4dd7fa}{\+\_\+\+F\+P\+U\+\_\+\+I\+E\+EE}}~(\mbox{\hyperlink{sysdeps_2x86_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}{\+\_\+\+F\+P\+U\+\_\+\+D\+E\+F\+A\+U\+LT}} $\vert$ \mbox{\hyperlink{sysdeps_2hppa_2fpu_2fpu__control_8h_aeb15e6230bc9a1afabd6569820d261e9}{\+\_\+\+F\+P\+U\+\_\+\+H\+P\+P\+A\+\_\+\+M\+A\+S\+K\+\_\+\+I\+NT}})
\item 
\#define \mbox{\hyperlink{sysdeps_2hppa_2fpu_2fpu__control_8h_ab8ddbdd01791d2af1bb3b735eee089ad}{\+\_\+\+F\+P\+U\+\_\+\+G\+E\+T\+CW}}(cw)
\item 
\#define \mbox{\hyperlink{sysdeps_2hppa_2fpu_2fpu__control_8h_a73d3374234d8d20fc6a11009fd6b6927}{\+\_\+\+F\+P\+U\+\_\+\+S\+E\+T\+CW}}(cw)
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef unsigned \mbox{\hyperlink{tst-efgcvt_8c_ac16130087a6e16522b07fb091dc1ad62}{int}} \mbox{\hyperlink{sysdeps_2hppa_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}}
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}} \mbox{\hyperlink{sysdeps_2hppa_2fpu_2fpu__control_8h_a157555f1ae3af1991e10900c30d391e8}{\+\_\+\+\_\+fpu\+\_\+control}}
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{sysdeps_2hppa_2fpu_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}\label{sysdeps_2hppa_2fpu_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_DEFAULT@{\_FPU\_DEFAULT}}
\index{\_FPU\_DEFAULT@{\_FPU\_DEFAULT}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_DEFAULT}{\_FPU\_DEFAULT}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+D\+E\+F\+A\+U\+LT~0x00000000}

\mbox{\Hypertarget{sysdeps_2hppa_2fpu_2fpu__control_8h_ab8ddbdd01791d2af1bb3b735eee089ad}\label{sysdeps_2hppa_2fpu_2fpu__control_8h_ab8ddbdd01791d2af1bb3b735eee089ad}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_GETCW@{\_FPU\_GETCW}}
\index{\_FPU\_GETCW@{\_FPU\_GETCW}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_GETCW}{\_FPU\_GETCW}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+G\+E\+T\+CW(\begin{DoxyParamCaption}\item[{}]{cw }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(\{                                      \(\backslash\)}
\DoxyCodeLine{  union \{ \mbox{\hyperlink{misc_2sys_2cdefs_8h_a586c6a171eb0104d519dc0eda5284ef7}{\_\_extension\_\_}} \textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{long} \textcolor{keywordtype}{long} \_\_fpreg; \textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{int} \_\_halfreg[2]; \} \_\_fullfp; \(\backslash\)}
\DoxyCodeLine{  \textcolor{comment}{/* Get the current status word. */}                        \(\backslash\)}
\DoxyCodeLine{  \_\_asm\_\_ (\textcolor{stringliteral}{"fstd \%\%fr0,0(\%1)\(\backslash\)n\(\backslash\)t"}                       \(\backslash\)}
\DoxyCodeLine{           \textcolor{stringliteral}{"fldd 0(\%1),\%\%fr0\(\backslash\)n\(\backslash\)t"}                       \(\backslash\)}
\DoxyCodeLine{       : \textcolor{stringliteral}{"=m"} (\_\_fullfp.\_\_fpreg) : \textcolor{stringliteral}{"r"} (\&\_\_fullfp.\_\_fpreg) : \textcolor{stringliteral}{"\%r0"});    \(\backslash\)}
\DoxyCodeLine{  cw = \_\_fullfp.\_\_halfreg[0];                           \(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{sysdeps_2hppa_2fpu_2fpu__control_8h_aeb15e6230bc9a1afabd6569820d261e9}\label{sysdeps_2hppa_2fpu_2fpu__control_8h_aeb15e6230bc9a1afabd6569820d261e9}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_HPPA\_MASK\_INT@{\_FPU\_HPPA\_MASK\_INT}}
\index{\_FPU\_HPPA\_MASK\_INT@{\_FPU\_HPPA\_MASK\_INT}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_HPPA\_MASK\_INT}{\_FPU\_HPPA\_MASK\_INT}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+H\+P\+P\+A\+\_\+\+M\+A\+S\+K\+\_\+\+I\+NT~0x0000001f	/$\ast$ Interrupt mask $\ast$/}

\mbox{\Hypertarget{sysdeps_2hppa_2fpu_2fpu__control_8h_a0664d2f3e1326a334a7cdd45c447d735}\label{sysdeps_2hppa_2fpu_2fpu__control_8h_a0664d2f3e1326a334a7cdd45c447d735}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_HPPA\_MASK\_RM@{\_FPU\_HPPA\_MASK\_RM}}
\index{\_FPU\_HPPA\_MASK\_RM@{\_FPU\_HPPA\_MASK\_RM}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_HPPA\_MASK\_RM}{\_FPU\_HPPA\_MASK\_RM}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+H\+P\+P\+A\+\_\+\+M\+A\+S\+K\+\_\+\+RM~0x00000600	/$\ast$ Rounding mode mask $\ast$/}

\mbox{\Hypertarget{sysdeps_2hppa_2fpu_2fpu__control_8h_ad6e23a8ab3073c0cf717c73ac5615b43}\label{sysdeps_2hppa_2fpu_2fpu__control_8h_ad6e23a8ab3073c0cf717c73ac5615b43}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_HPPA\_SHIFT\_FLAGS@{\_FPU\_HPPA\_SHIFT\_FLAGS}}
\index{\_FPU\_HPPA\_SHIFT\_FLAGS@{\_FPU\_HPPA\_SHIFT\_FLAGS}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_HPPA\_SHIFT\_FLAGS}{\_FPU\_HPPA\_SHIFT\_FLAGS}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+H\+P\+P\+A\+\_\+\+S\+H\+I\+F\+T\+\_\+\+F\+L\+A\+GS~27}

\mbox{\Hypertarget{sysdeps_2hppa_2fpu_2fpu__control_8h_a4c546049611d96d1687b7d670e4dd7fa}\label{sysdeps_2hppa_2fpu_2fpu__control_8h_a4c546049611d96d1687b7d670e4dd7fa}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_IEEE@{\_FPU\_IEEE}}
\index{\_FPU\_IEEE@{\_FPU\_IEEE}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_IEEE}{\_FPU\_IEEE}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+I\+E\+EE~(\mbox{\hyperlink{sysdeps_2x86_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}{\+\_\+\+F\+P\+U\+\_\+\+D\+E\+F\+A\+U\+LT}} $\vert$ \mbox{\hyperlink{sysdeps_2hppa_2fpu_2fpu__control_8h_aeb15e6230bc9a1afabd6569820d261e9}{\+\_\+\+F\+P\+U\+\_\+\+H\+P\+P\+A\+\_\+\+M\+A\+S\+K\+\_\+\+I\+NT}})}

\mbox{\Hypertarget{sysdeps_2hppa_2fpu_2fpu__control_8h_a2bd512529409eb2fab6e429c8e360947}\label{sysdeps_2hppa_2fpu_2fpu__control_8h_a2bd512529409eb2fab6e429c8e360947}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_IM@{\_FPU\_MASK\_IM}}
\index{\_FPU\_MASK\_IM@{\_FPU\_MASK\_IM}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_IM}{\_FPU\_MASK\_IM}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+IM~0x00000010	/$\ast$ Invalid operation (\+V) $\ast$/}

\mbox{\Hypertarget{sysdeps_2hppa_2fpu_2fpu__control_8h_aec23ca2a4c702432eed4e32178424d81}\label{sysdeps_2hppa_2fpu_2fpu__control_8h_aec23ca2a4c702432eed4e32178424d81}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_OM@{\_FPU\_MASK\_OM}}
\index{\_FPU\_MASK\_OM@{\_FPU\_MASK\_OM}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_OM}{\_FPU\_MASK\_OM}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+OM~0x00000004	/$\ast$ Overflow (\+O) $\ast$/}

\mbox{\Hypertarget{sysdeps_2hppa_2fpu_2fpu__control_8h_a89f037d5d1290f81df654815aa6a6ef8}\label{sysdeps_2hppa_2fpu_2fpu__control_8h_a89f037d5d1290f81df654815aa6a6ef8}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_PM@{\_FPU\_MASK\_PM}}
\index{\_FPU\_MASK\_PM@{\_FPU\_MASK\_PM}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_PM}{\_FPU\_MASK\_PM}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+PM~0x00000001	/$\ast$ Inexact (\+I) $\ast$/}

\mbox{\Hypertarget{sysdeps_2hppa_2fpu_2fpu__control_8h_a3ccb2d2d2eab31d396a40712c1193280}\label{sysdeps_2hppa_2fpu_2fpu__control_8h_a3ccb2d2d2eab31d396a40712c1193280}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_UM@{\_FPU\_MASK\_UM}}
\index{\_FPU\_MASK\_UM@{\_FPU\_MASK\_UM}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_UM}{\_FPU\_MASK\_UM}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+UM~0x00000002	/$\ast$ Underflow (\+U) $\ast$/}

\mbox{\Hypertarget{sysdeps_2hppa_2fpu_2fpu__control_8h_a307ad8e13360fd78ffe669f8b3aff02f}\label{sysdeps_2hppa_2fpu_2fpu__control_8h_a307ad8e13360fd78ffe669f8b3aff02f}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_ZM@{\_FPU\_MASK\_ZM}}
\index{\_FPU\_MASK\_ZM@{\_FPU\_MASK\_ZM}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_ZM}{\_FPU\_MASK\_ZM}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+ZM~0x00000008	/$\ast$ Divide by zero (\+Z) $\ast$/}

\mbox{\Hypertarget{sysdeps_2hppa_2fpu_2fpu__control_8h_af0737a650f396982f25c7ea70568af05}\label{sysdeps_2hppa_2fpu_2fpu__control_8h_af0737a650f396982f25c7ea70568af05}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RESERVED@{\_FPU\_RESERVED}}
\index{\_FPU\_RESERVED@{\_FPU\_RESERVED}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RESERVED}{\_FPU\_RESERVED}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+E\+S\+E\+R\+V\+ED~0x00000000}

\mbox{\Hypertarget{sysdeps_2hppa_2fpu_2fpu__control_8h_a73d3374234d8d20fc6a11009fd6b6927}\label{sysdeps_2hppa_2fpu_2fpu__control_8h_a73d3374234d8d20fc6a11009fd6b6927}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_SETCW@{\_FPU\_SETCW}}
\index{\_FPU\_SETCW@{\_FPU\_SETCW}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_SETCW}{\_FPU\_SETCW}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+S\+E\+T\+CW(\begin{DoxyParamCaption}\item[{}]{cw }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(\{                                      \(\backslash\)}
\DoxyCodeLine{  union \{ \mbox{\hyperlink{misc_2sys_2cdefs_8h_a586c6a171eb0104d519dc0eda5284ef7}{\_\_extension\_\_}} \textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{long} \textcolor{keywordtype}{long} \_\_fpreg; \textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{int} \_\_halfreg[2]; \} \_\_fullfp; \(\backslash\)}
\DoxyCodeLine{  \textcolor{comment}{/* Get the current status word and set the control word.  */}          \(\backslash\)}
\DoxyCodeLine{  \_\_asm\_\_ (\textcolor{stringliteral}{"fstd \%\%fr0,0(\%1)\(\backslash\)n\(\backslash\)t"}                       \(\backslash\)}
\DoxyCodeLine{       : \textcolor{stringliteral}{"=m"} (\_\_fullfp.\_\_fpreg) : \textcolor{stringliteral}{"r"} (\&\_\_fullfp.\_\_fpreg) : \textcolor{stringliteral}{"\%r0"});    \(\backslash\)}
\DoxyCodeLine{  \_\_fullfp.\_\_halfreg[0] = cw;                           \(\backslash\)}
\DoxyCodeLine{  \_\_asm\_\_ (\textcolor{stringliteral}{"fldd 0(\%1),\%\%fr0\(\backslash\)n\(\backslash\)t"}                       \(\backslash\)}
\DoxyCodeLine{       : : \textcolor{stringliteral}{"m"} (\_\_fullfp.\_\_fpreg), \textcolor{stringliteral}{"r"} (\&\_\_fullfp.\_\_fpreg) : \textcolor{stringliteral}{"\%r0"} );   \(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}


\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{sysdeps_2hppa_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}\label{sysdeps_2hppa_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}} 
\index{fpu\_control.h@{fpu\_control.h}!fpu\_control\_t@{fpu\_control\_t}}
\index{fpu\_control\_t@{fpu\_control\_t}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{fpu\_control\_t}{fpu\_control\_t}}
{\footnotesize\ttfamily typedef unsigned \mbox{\hyperlink{tst-efgcvt_8c_ac16130087a6e16522b07fb091dc1ad62}{int}} \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}}}



\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{sysdeps_2hppa_2fpu_2fpu__control_8h_a157555f1ae3af1991e10900c30d391e8}\label{sysdeps_2hppa_2fpu_2fpu__control_8h_a157555f1ae3af1991e10900c30d391e8}} 
\index{fpu\_control.h@{fpu\_control.h}!\_\_fpu\_control@{\_\_fpu\_control}}
\index{\_\_fpu\_control@{\_\_fpu\_control}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_\_fpu\_control}{\_\_fpu\_control}}
{\footnotesize\ttfamily \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}} \+\_\+\+\_\+fpu\+\_\+control}

