// Seed: 2007610033
module module_0 ();
  always @(posedge id_1) id_1 = 1'h0;
endmodule
module module_1 (
    input  wire id_0,
    output wor  id_1,
    input  tri0 id_2,
    input  wand id_3,
    output wand id_4,
    output tri  id_5
);
  always @(posedge 1) id_4 = 1 >= id_2;
  module_0();
endmodule
module module_2 (
    input wire id_0,
    input wire id_1
);
  task automatic id_3(int id_4);
    begin
      disable id_5;
    end
  endtask
  wire id_6;
  module_0();
  initial id_3 = id_6;
endmodule
