// Seed: 86001559
module module_0 (
    input uwire id_0,
    input tri0  id_1,
    input tri1  id_2,
    input tri0  id_3,
    input wire  id_4,
    input wire  id_5
);
  assign id_7 = id_0;
  wire id_8, id_9;
  wire id_10;
  wire id_11;
  id_12(
      1, ~&id_2
  );
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    input  tri1  id_0,
    output wire  id_1,
    input  wand  id_2,
    inout  wire  id_3,
    input  tri   id_4,
    input  tri0  id_5,
    input  tri   id_6,
    input  uwire id_7,
    input  tri0  id_8,
    input  tri   id_9,
    output tri   id_10,
    output wire  id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_5,
      id_2,
      id_9
  );
endmodule
