// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _fromFrameToBlobCount_HH_
#define _fromFrameToBlobCount_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "erode_filter.h"
#include "blobsCount.h"
#include "dilate.h"
#include "cleanBorders.h"
#include "copy.h"
#include "fromFrameToBlobCount_mac_muladd_8ns_5ns_15ns_15_3_1.h"
#include "fromFrameToBlobCount_mul_mul_17ns_19ns_36_3_1.h"
#include "fromFrameToBlobCount_mac_muladd_8ns_5ns_15ns_15_1_1.h"
#include "fromFrameToBlobCount_mul_mul_17ns_19ns_36_1_1.h"
#include "fromFrameToBlobCount_background.h"
#include "fromFrameToBlobCount_input_grey.h"
#include "fromFrameToBlobCount_foreground_clean.h"
#include "fromFrameToBlobCount_control_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct fromFrameToBlobCount : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > streamIn_TDATA;
    sc_in< sc_logic > streamIn_TVALID;
    sc_out< sc_logic > streamIn_TREADY;
    sc_in< sc_lv<4> > streamIn_TKEEP;
    sc_in< sc_lv<4> > streamIn_TSTRB;
    sc_in< sc_lv<1> > streamIn_TUSER;
    sc_in< sc_lv<1> > streamIn_TLAST;
    sc_in< sc_lv<1> > streamIn_TID;
    sc_in< sc_lv<1> > streamIn_TDEST;
    sc_out< sc_lv<32> > streamOut_TDATA;
    sc_out< sc_logic > streamOut_TVALID;
    sc_in< sc_logic > streamOut_TREADY;
    sc_out< sc_lv<4> > streamOut_TKEEP;
    sc_out< sc_lv<4> > streamOut_TSTRB;
    sc_out< sc_lv<1> > streamOut_TUSER;
    sc_out< sc_lv<1> > streamOut_TLAST;
    sc_out< sc_lv<1> > streamOut_TID;
    sc_out< sc_lv<1> > streamOut_TDEST;
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    fromFrameToBlobCount(sc_module_name name);
    SC_HAS_PROCESS(fromFrameToBlobCount);

    ~fromFrameToBlobCount();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    fromFrameToBlobCount_background* background_U;
    fromFrameToBlobCount_background* input_r_U;
    fromFrameToBlobCount_input_grey* input_grey_U;
    fromFrameToBlobCount_input_grey* foreground_U;
    fromFrameToBlobCount_foreground_clean* foreground_clean_U;
    fromFrameToBlobCount_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* fromFrameToBlobCount_control_s_axi_U;
    erode_filter* grp_erode_filter_fu_565;
    blobsCount* grp_blobsCount_fu_573;
    dilate* grp_dilate_fu_579;
    cleanBorders* grp_cleanBorders_fu_587;
    copy* grp_copy_fu_593;
    fromFrameToBlobCount_mac_muladd_8ns_5ns_15ns_15_3_1<1,3,8,5,15,15>* fromFrameToBlobCount_mac_muladd_8ns_5ns_15ns_15_3_1_U16;
    fromFrameToBlobCount_mul_mul_17ns_19ns_36_3_1<1,3,17,19,36>* fromFrameToBlobCount_mul_mul_17ns_19ns_36_3_1_U17;
    fromFrameToBlobCount_mac_muladd_8ns_5ns_15ns_15_1_1<1,1,8,5,15,15>* fromFrameToBlobCount_mac_muladd_8ns_5ns_15ns_15_1_1_U18;
    fromFrameToBlobCount_mul_mul_17ns_19ns_36_1_1<1,1,17,19,36>* fromFrameToBlobCount_mul_mul_17ns_19ns_36_1_1_U19;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<35> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > streamIn_V_data_0_data_out;
    sc_signal< sc_logic > streamIn_V_data_0_vld_in;
    sc_signal< sc_logic > streamIn_V_data_0_vld_out;
    sc_signal< sc_logic > streamIn_V_data_0_ack_in;
    sc_signal< sc_logic > streamIn_V_data_0_ack_out;
    sc_signal< sc_lv<32> > streamIn_V_data_0_payload_A;
    sc_signal< sc_lv<32> > streamIn_V_data_0_payload_B;
    sc_signal< sc_logic > streamIn_V_data_0_sel_rd;
    sc_signal< sc_logic > streamIn_V_data_0_sel_wr;
    sc_signal< sc_logic > streamIn_V_data_0_sel;
    sc_signal< sc_logic > streamIn_V_data_0_load_A;
    sc_signal< sc_logic > streamIn_V_data_0_load_B;
    sc_signal< sc_lv<2> > streamIn_V_data_0_state;
    sc_signal< sc_logic > streamIn_V_data_0_state_cmp_full;
    sc_signal< sc_logic > streamIn_V_dest_V_0_vld_in;
    sc_signal< sc_logic > streamIn_V_dest_V_0_ack_out;
    sc_signal< sc_lv<2> > streamIn_V_dest_V_0_state;
    sc_signal< sc_lv<32> > streamOut_V_data_1_data_out;
    sc_signal< sc_logic > streamOut_V_data_1_vld_in;
    sc_signal< sc_logic > streamOut_V_data_1_vld_out;
    sc_signal< sc_logic > streamOut_V_data_1_ack_in;
    sc_signal< sc_logic > streamOut_V_data_1_ack_out;
    sc_signal< sc_lv<32> > streamOut_V_data_1_payload_A;
    sc_signal< sc_lv<32> > streamOut_V_data_1_payload_B;
    sc_signal< sc_logic > streamOut_V_data_1_sel_rd;
    sc_signal< sc_logic > streamOut_V_data_1_sel_wr;
    sc_signal< sc_logic > streamOut_V_data_1_sel;
    sc_signal< sc_logic > streamOut_V_data_1_load_A;
    sc_signal< sc_logic > streamOut_V_data_1_load_B;
    sc_signal< sc_lv<2> > streamOut_V_data_1_state;
    sc_signal< sc_logic > streamOut_V_data_1_state_cmp_full;
    sc_signal< sc_lv<4> > streamOut_V_keep_V_1_data_out;
    sc_signal< sc_logic > streamOut_V_keep_V_1_vld_in;
    sc_signal< sc_logic > streamOut_V_keep_V_1_vld_out;
    sc_signal< sc_logic > streamOut_V_keep_V_1_ack_in;
    sc_signal< sc_logic > streamOut_V_keep_V_1_ack_out;
    sc_signal< sc_logic > streamOut_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > streamOut_V_keep_V_1_sel;
    sc_signal< sc_lv<2> > streamOut_V_keep_V_1_state;
    sc_signal< sc_lv<4> > streamOut_V_strb_V_1_data_out;
    sc_signal< sc_logic > streamOut_V_strb_V_1_vld_in;
    sc_signal< sc_logic > streamOut_V_strb_V_1_vld_out;
    sc_signal< sc_logic > streamOut_V_strb_V_1_ack_in;
    sc_signal< sc_logic > streamOut_V_strb_V_1_ack_out;
    sc_signal< sc_logic > streamOut_V_strb_V_1_sel_rd;
    sc_signal< sc_logic > streamOut_V_strb_V_1_sel;
    sc_signal< sc_lv<2> > streamOut_V_strb_V_1_state;
    sc_signal< sc_lv<1> > streamOut_V_user_V_1_data_out;
    sc_signal< sc_logic > streamOut_V_user_V_1_vld_in;
    sc_signal< sc_logic > streamOut_V_user_V_1_vld_out;
    sc_signal< sc_logic > streamOut_V_user_V_1_ack_in;
    sc_signal< sc_logic > streamOut_V_user_V_1_ack_out;
    sc_signal< sc_logic > streamOut_V_user_V_1_sel_rd;
    sc_signal< sc_logic > streamOut_V_user_V_1_sel;
    sc_signal< sc_lv<2> > streamOut_V_user_V_1_state;
    sc_signal< sc_lv<1> > streamOut_V_last_V_1_data_out;
    sc_signal< sc_logic > streamOut_V_last_V_1_vld_in;
    sc_signal< sc_logic > streamOut_V_last_V_1_vld_out;
    sc_signal< sc_logic > streamOut_V_last_V_1_ack_in;
    sc_signal< sc_logic > streamOut_V_last_V_1_ack_out;
    sc_signal< sc_logic > streamOut_V_last_V_1_sel_rd;
    sc_signal< sc_logic > streamOut_V_last_V_1_sel;
    sc_signal< sc_lv<2> > streamOut_V_last_V_1_state;
    sc_signal< sc_lv<1> > streamOut_V_id_V_1_data_out;
    sc_signal< sc_logic > streamOut_V_id_V_1_vld_in;
    sc_signal< sc_logic > streamOut_V_id_V_1_vld_out;
    sc_signal< sc_logic > streamOut_V_id_V_1_ack_in;
    sc_signal< sc_logic > streamOut_V_id_V_1_ack_out;
    sc_signal< sc_logic > streamOut_V_id_V_1_sel_rd;
    sc_signal< sc_logic > streamOut_V_id_V_1_sel;
    sc_signal< sc_lv<2> > streamOut_V_id_V_1_state;
    sc_signal< sc_lv<1> > streamOut_V_dest_V_1_data_out;
    sc_signal< sc_logic > streamOut_V_dest_V_1_vld_in;
    sc_signal< sc_logic > streamOut_V_dest_V_1_vld_out;
    sc_signal< sc_logic > streamOut_V_dest_V_1_ack_in;
    sc_signal< sc_logic > streamOut_V_dest_V_1_ack_out;
    sc_signal< sc_logic > streamOut_V_dest_V_1_sel_rd;
    sc_signal< sc_logic > streamOut_V_dest_V_1_sel;
    sc_signal< sc_lv<2> > streamOut_V_dest_V_1_state;
    sc_signal< sc_lv<32> > action;
    sc_signal< sc_lv<32> > action_0_data_reg;
    sc_signal< sc_logic > action_0_vld_reg;
    sc_signal< sc_logic > action_0_ack_out;
    sc_signal< sc_lv<32> > md_threshold;
    sc_signal< sc_lv<32> > md_threshold_0_data_reg;
    sc_signal< sc_logic > md_threshold_0_vld_reg;
    sc_signal< sc_logic > md_threshold_0_ack_out;
    sc_signal< sc_lv<32> > erosion_iteration;
    sc_signal< sc_lv<32> > erosion_iteration_0_data_reg;
    sc_signal< sc_logic > erosion_iteration_0_vld_reg;
    sc_signal< sc_logic > erosion_iteration_0_ack_out;
    sc_signal< sc_lv<32> > dilate_iteration;
    sc_signal< sc_lv<32> > dilate_iteration_0_data_reg;
    sc_signal< sc_logic > dilate_iteration_0_vld_reg;
    sc_signal< sc_logic > dilate_iteration_0_ack_out;
    sc_signal< sc_lv<32> > second_erosion_iteration;
    sc_signal< sc_lv<32> > second_erosion_iteration_0_data_reg;
    sc_signal< sc_logic > second_erosion_iteration_0_vld_reg;
    sc_signal< sc_logic > second_erosion_iteration_0_ack_out;
    sc_signal< sc_lv<17> > background_address0;
    sc_signal< sc_logic > background_ce0;
    sc_signal< sc_logic > background_we0;
    sc_signal< sc_lv<8> > background_d0;
    sc_signal< sc_lv<8> > background_q0;
    sc_signal< sc_lv<17> > background_address1;
    sc_signal< sc_logic > background_ce1;
    sc_signal< sc_logic > background_we1;
    sc_signal< sc_lv<8> > background_d1;
    sc_signal< sc_lv<8> > background_q1;
    sc_signal< sc_lv<17> > input_r_address0;
    sc_signal< sc_logic > input_r_ce0;
    sc_signal< sc_logic > input_r_we0;
    sc_signal< sc_lv<8> > input_r_d0;
    sc_signal< sc_lv<8> > input_r_q0;
    sc_signal< sc_lv<17> > input_r_address1;
    sc_signal< sc_logic > input_r_ce1;
    sc_signal< sc_logic > input_r_we1;
    sc_signal< sc_lv<8> > input_r_d1;
    sc_signal< sc_lv<8> > input_r_q1;
    sc_signal< sc_lv<15> > input_grey_address0;
    sc_signal< sc_logic > input_grey_ce0;
    sc_signal< sc_logic > input_grey_we0;
    sc_signal< sc_lv<8> > input_grey_d0;
    sc_signal< sc_lv<8> > input_grey_q0;
    sc_signal< sc_lv<15> > foreground_address0;
    sc_signal< sc_logic > foreground_ce0;
    sc_signal< sc_logic > foreground_we0;
    sc_signal< sc_lv<8> > foreground_d0;
    sc_signal< sc_lv<8> > foreground_q0;
    sc_signal< sc_lv<15> > foreground_clean_address0;
    sc_signal< sc_logic > foreground_clean_ce0;
    sc_signal< sc_logic > foreground_clean_we0;
    sc_signal< sc_lv<8> > foreground_clean_d0;
    sc_signal< sc_lv<8> > foreground_clean_q0;
    sc_signal< sc_lv<15> > foreground_clean_address1;
    sc_signal< sc_logic > foreground_clean_ce1;
    sc_signal< sc_logic > foreground_clean_we1;
    sc_signal< sc_lv<8> > foreground_clean_q1;
    sc_signal< sc_logic > streamIn_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< bool > ap_block_pp3_stage1;
    sc_signal< sc_lv<1> > tmp_1_reg_1498;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > tmp_4_reg_1312;
    sc_signal< sc_logic > streamOut_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_lv<1> > tmp_reg_1304;
    sc_signal< sc_lv<1> > tmp_s_reg_1308;
    sc_signal< sc_lv<15> > i_1_reg_475;
    sc_signal< sc_lv<15> > i_i1_reg_486;
    sc_signal< sc_lv<15> > i_i1_reg_486_pp1_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state13_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state15_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter5;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<15> > i_i1_reg_486_pp1_iter2_reg;
    sc_signal< sc_lv<15> > i_i1_reg_486_pp1_iter3_reg;
    sc_signal< sc_lv<15> > i_i1_reg_486_pp1_iter4_reg;
    sc_signal< sc_lv<15> > i_i2_reg_498;
    sc_signal< sc_lv<15> > i_reg_542;
    sc_signal< sc_lv<15> > i_i_reg_553;
    sc_signal< sc_lv<8> > reg_635;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< bool > ap_block_state44_pp3_stage1_iter0;
    sc_signal< bool > ap_block_state46_pp3_stage1_iter1;
    sc_signal< bool > ap_block_pp3_stage1_11001;
    sc_signal< sc_lv<8> > reg_641;
    sc_signal< sc_lv<8> > reg_647;
    sc_signal< sc_lv<8> > reg_647_pp0_iter1_reg;
    sc_signal< sc_lv<8> > reg_647_pp3_iter1_reg;
    sc_signal< sc_lv<8> > reg_653;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<1> > exitcond_i1_reg_1359;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< bool > ap_block_state10_pp1_stage1_iter0;
    sc_signal< bool > ap_block_state12_pp1_stage1_iter1;
    sc_signal< bool > ap_block_state14_pp1_stage1_iter2;
    sc_signal< bool > ap_block_state16_pp1_stage1_iter3;
    sc_signal< bool > ap_block_state18_pp1_stage1_iter4;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< sc_lv<1> > exitcond_i1_reg_1359_pp1_iter2_reg;
    sc_signal< sc_lv<8> > reg_658;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_state21_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state22_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state23_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state24_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state25_pp2_stage0_iter4;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_i2_reg_1428;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< bool > ap_block_state51_pp4_stage2_iter0;
    sc_signal< bool > ap_block_pp4_stage2_11001;
    sc_signal< sc_lv<1> > exitcond_i_reg_1545;
    sc_signal< sc_lv<32> > second_erosion_itera_reg_1284;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > dilate_iteration_rea_reg_1289;
    sc_signal< sc_lv<32> > erosion_iteration_re_reg_1294;
    sc_signal< sc_lv<32> > md_threshold_read_reg_1299;
    sc_signal< sc_lv<1> > tmp_fu_662_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_668_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_674_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_4_reg_1312_pp0_iter1_reg;
    sc_signal< sc_lv<15> > i_6_fu_680_p2;
    sc_signal< sc_lv<15> > i_6_reg_1316;
    sc_signal< sc_lv<19> > mem_index_gep1_fu_698_p2;
    sc_signal< sc_lv<19> > mem_index_gep1_reg_1321;
    sc_signal< sc_lv<17> > tmp_6_fu_704_p1;
    sc_signal< sc_lv<17> > tmp_6_reg_1326;
    sc_signal< sc_lv<17> > gepindex1_fu_718_p3;
    sc_signal< sc_lv<17> > gepindex1_reg_1331;
    sc_signal< sc_lv<17> > gepindex1_reg_1331_pp0_iter1_reg;
    sc_signal< sc_lv<8> > tmp_7_fu_726_p1;
    sc_signal< sc_lv<8> > tmp_7_reg_1339;
    sc_signal< sc_lv<8> > tmp_7_reg_1339_pp0_iter1_reg;
    sc_signal< sc_lv<17> > new_index3_fu_730_p2;
    sc_signal< sc_lv<17> > new_index3_reg_1344;
    sc_signal< sc_lv<17> > new_index4_fu_735_p2;
    sc_signal< sc_lv<17> > new_index4_reg_1349;
    sc_signal< sc_lv<17> > new_index5_fu_748_p2;
    sc_signal< sc_lv<17> > new_index5_reg_1354;
    sc_signal< sc_lv<1> > exitcond_i1_fu_761_p2;
    sc_signal< sc_lv<1> > exitcond_i1_reg_1359_pp1_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_1359_pp1_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_1359_pp1_iter4_reg;
    sc_signal< sc_lv<15> > i_11_fu_767_p2;
    sc_signal< sc_lv<15> > i_11_reg_1363;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<18> > tmp_i1_fu_789_p2;
    sc_signal< sc_lv<18> > tmp_i1_reg_1368;
    sc_signal< sc_lv<18> > tmp_i1_reg_1368_pp1_iter1_reg;
    sc_signal< sc_lv<18> > tmp_4_i1_fu_795_p2;
    sc_signal< sc_lv<18> > tmp_4_i1_reg_1373;
    sc_signal< sc_lv<18> > tmp_8_i1_fu_801_p2;
    sc_signal< sc_lv<18> > tmp_8_i1_reg_1378;
    sc_signal< sc_lv<15> > tmp_7_i1_fu_831_p2;
    sc_signal< sc_lv<15> > tmp_7_i1_reg_1398;
    sc_signal< sc_lv<15> > grp_fu_1246_p3;
    sc_signal< sc_lv<15> > tmp2_reg_1408;
    sc_signal< sc_lv<16> > tmp_12_i1_fu_882_p2;
    sc_signal< sc_lv<16> > tmp_12_i1_reg_1413;
    sc_signal< sc_lv<36> > grp_fu_1253_p2;
    sc_signal< sc_lv<36> > mul2_reg_1423;
    sc_signal< sc_lv<1> > exitcond_i2_fu_916_p2;
    sc_signal< sc_lv<1> > exitcond_i2_reg_1428_pp2_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_1428_pp2_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_1428_pp2_iter3_reg;
    sc_signal< sc_lv<15> > i_12_fu_922_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<64> > tmp_i2_fu_928_p1;
    sc_signal< sc_lv<64> > tmp_i2_reg_1437;
    sc_signal< sc_lv<64> > tmp_i2_reg_1437_pp2_iter1_reg;
    sc_signal< sc_lv<64> > tmp_i2_reg_1437_pp2_iter2_reg;
    sc_signal< sc_lv<64> > tmp_i2_reg_1437_pp2_iter3_reg;
    sc_signal< sc_lv<8> > input_grey_load_reg_1452;
    sc_signal< sc_lv<9> > tmp_22_i_fu_941_p2;
    sc_signal< sc_lv<9> > tmp_22_i_reg_1457;
    sc_signal< sc_lv<1> > tmp_23_i_fu_968_p2;
    sc_signal< sc_lv<1> > tmp_23_i_reg_1464;
    sc_signal< sc_lv<32> > i_7_fu_986_p2;
    sc_signal< sc_lv<32> > i_7_reg_1472;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<32> > i_8_fu_997_p2;
    sc_signal< sc_lv<32> > i_8_reg_1480;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<32> > i_9_fu_1008_p2;
    sc_signal< sc_lv<32> > i_9_reg_1488;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<32> > tmp_data_fu_1014_p1;
    sc_signal< sc_logic > grp_blobsCount_fu_573_ap_ready;
    sc_signal< sc_logic > grp_blobsCount_fu_573_ap_done;
    sc_signal< sc_lv<1> > tmp_1_fu_1019_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state43_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state45_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state47_pp3_stage0_iter2;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<1> > tmp_1_reg_1498_pp3_iter1_reg;
    sc_signal< sc_lv<15> > i_5_fu_1025_p2;
    sc_signal< sc_lv<15> > i_5_reg_1502;
    sc_signal< sc_lv<17> > cast_gep_index_fu_1031_p3;
    sc_signal< sc_lv<17> > cast_gep_index_reg_1507;
    sc_signal< sc_lv<17> > mem_index_gep_fu_1039_p2;
    sc_signal< sc_lv<17> > mem_index_gep_reg_1512;
    sc_signal< sc_lv<17> > gepindex2_fu_1050_p3;
    sc_signal< sc_lv<17> > gepindex2_reg_1517;
    sc_signal< sc_lv<17> > gepindex2_reg_1517_pp3_iter1_reg;
    sc_signal< sc_lv<8> > tmp_3_fu_1057_p1;
    sc_signal< sc_lv<8> > tmp_3_reg_1525;
    sc_signal< sc_lv<8> > tmp_3_reg_1525_pp3_iter1_reg;
    sc_signal< sc_lv<17> > new_index_fu_1061_p2;
    sc_signal< sc_lv<17> > new_index_reg_1530;
    sc_signal< sc_lv<17> > new_index1_fu_1066_p2;
    sc_signal< sc_lv<17> > new_index1_reg_1535;
    sc_signal< sc_lv<17> > new_index2_fu_1079_p2;
    sc_signal< sc_lv<17> > new_index2_reg_1540;
    sc_signal< sc_lv<1> > exitcond_i_fu_1092_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< bool > ap_block_state49_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state53_pp4_stage0_iter1;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<15> > i_10_fu_1098_p2;
    sc_signal< sc_lv<15> > i_10_reg_1549;
    sc_signal< sc_lv<18> > tmp_i_fu_1120_p2;
    sc_signal< sc_lv<18> > tmp_i_reg_1554;
    sc_signal< sc_lv<18> > tmp_4_i_fu_1126_p2;
    sc_signal< sc_lv<18> > tmp_4_i_reg_1560;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage1;
    sc_signal< bool > ap_block_state50_pp4_stage1_iter0;
    sc_signal< bool > ap_block_pp4_stage1_11001;
    sc_signal< sc_lv<18> > tmp_8_i_fu_1148_p2;
    sc_signal< sc_lv<18> > tmp_8_i_reg_1575;
    sc_signal< sc_lv<15> > tmp_7_i_fu_1157_p2;
    sc_signal< sc_lv<15> > tmp_7_i_reg_1580;
    sc_signal< sc_lv<16> > tmp_12_i_fu_1212_p2;
    sc_signal< sc_lv<16> > tmp_12_i_reg_1590;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage3;
    sc_signal< bool > ap_block_state52_pp4_stage3_iter0;
    sc_signal< bool > ap_block_pp4_stage3_11001;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state9;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state21;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state43;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< bool > ap_block_pp3_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state49;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< bool > ap_block_pp4_stage3_subdone;
    sc_signal< sc_logic > grp_erode_filter_fu_565_ap_start;
    sc_signal< sc_logic > grp_erode_filter_fu_565_ap_done;
    sc_signal< sc_logic > grp_erode_filter_fu_565_ap_idle;
    sc_signal< sc_logic > grp_erode_filter_fu_565_ap_ready;
    sc_signal< sc_lv<15> > grp_erode_filter_fu_565_input_r_address0;
    sc_signal< sc_logic > grp_erode_filter_fu_565_input_r_ce0;
    sc_signal< sc_lv<15> > grp_erode_filter_fu_565_output_r_address0;
    sc_signal< sc_logic > grp_erode_filter_fu_565_output_r_ce0;
    sc_signal< sc_logic > grp_erode_filter_fu_565_output_r_we0;
    sc_signal< sc_lv<8> > grp_erode_filter_fu_565_output_r_d0;
    sc_signal< sc_logic > grp_blobsCount_fu_573_ap_start;
    sc_signal< sc_logic > grp_blobsCount_fu_573_ap_idle;
    sc_signal< sc_lv<15> > grp_blobsCount_fu_573_foreground_clean_address0;
    sc_signal< sc_logic > grp_blobsCount_fu_573_foreground_clean_ce0;
    sc_signal< sc_lv<15> > grp_blobsCount_fu_573_foreground_clean_address1;
    sc_signal< sc_logic > grp_blobsCount_fu_573_foreground_clean_ce1;
    sc_signal< sc_lv<31> > grp_blobsCount_fu_573_ap_return;
    sc_signal< sc_logic > grp_dilate_fu_579_ap_start;
    sc_signal< sc_logic > grp_dilate_fu_579_ap_done;
    sc_signal< sc_logic > grp_dilate_fu_579_ap_idle;
    sc_signal< sc_logic > grp_dilate_fu_579_ap_ready;
    sc_signal< sc_lv<15> > grp_dilate_fu_579_output_r_address0;
    sc_signal< sc_logic > grp_dilate_fu_579_output_r_ce0;
    sc_signal< sc_logic > grp_dilate_fu_579_output_r_we0;
    sc_signal< sc_lv<8> > grp_dilate_fu_579_output_r_d0;
    sc_signal< sc_lv<15> > grp_dilate_fu_579_output_r_address1;
    sc_signal< sc_logic > grp_dilate_fu_579_output_r_ce1;
    sc_signal< sc_logic > grp_dilate_fu_579_output_r_we1;
    sc_signal< sc_lv<8> > grp_dilate_fu_579_output_r_d1;
    sc_signal< sc_lv<15> > grp_dilate_fu_579_foreground_address0;
    sc_signal< sc_logic > grp_dilate_fu_579_foreground_ce0;
    sc_signal< sc_logic > grp_cleanBorders_fu_587_ap_start;
    sc_signal< sc_logic > grp_cleanBorders_fu_587_ap_done;
    sc_signal< sc_logic > grp_cleanBorders_fu_587_ap_idle;
    sc_signal< sc_logic > grp_cleanBorders_fu_587_ap_ready;
    sc_signal< sc_lv<15> > grp_cleanBorders_fu_587_input_r_address0;
    sc_signal< sc_logic > grp_cleanBorders_fu_587_input_r_ce0;
    sc_signal< sc_logic > grp_cleanBorders_fu_587_input_r_we0;
    sc_signal< sc_lv<8> > grp_cleanBorders_fu_587_input_r_d0;
    sc_signal< sc_logic > grp_copy_fu_593_ap_start;
    sc_signal< sc_logic > grp_copy_fu_593_ap_done;
    sc_signal< sc_logic > grp_copy_fu_593_ap_idle;
    sc_signal< sc_logic > grp_copy_fu_593_ap_ready;
    sc_signal< sc_lv<15> > grp_copy_fu_593_input_r_address0;
    sc_signal< sc_logic > grp_copy_fu_593_input_r_ce0;
    sc_signal< sc_lv<15> > grp_copy_fu_593_output_r_address0;
    sc_signal< sc_logic > grp_copy_fu_593_output_r_ce0;
    sc_signal< sc_logic > grp_copy_fu_593_output_r_we0;
    sc_signal< sc_lv<8> > grp_copy_fu_593_output_r_d0;
    sc_signal< sc_lv<15> > ap_phi_mux_i_1_phi_fu_479_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<15> > ap_phi_mux_i_i1_phi_fu_490_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<32> > i_2_reg_509;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<32> > i_3_reg_520;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_lv<1> > exitcond2_fu_981_p2;
    sc_signal< sc_lv<32> > i_4_reg_531;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_lv<1> > exitcond1_fu_992_p2;
    sc_signal< sc_lv<15> > ap_phi_mux_i_phi_fu_546_p4;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<15> > ap_phi_mux_i_i_phi_fu_557_p4;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_logic > grp_erode_filter_fu_565_ap_start_reg;
    sc_signal< sc_lv<1> > exitcond_fu_1003_p2;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_logic > grp_blobsCount_fu_573_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_logic > grp_dilate_fu_579_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > grp_cleanBorders_fu_587_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_logic > grp_copy_fu_593_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_lv<64> > new_index190_cast_fu_740_p1;
    sc_signal< sc_lv<64> > new_index194_cast_fu_744_p1;
    sc_signal< sc_lv<64> > new_index198_cast_fu_757_p1;
    sc_signal< sc_lv<64> > gepindex2176_cast_fu_753_p1;
    sc_signal< sc_lv<64> > tmp_5_i1_fu_810_p1;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_lv<64> > tmp_9_i1_fu_818_p1;
    sc_signal< sc_lv<64> > tmp_1_i1_fu_840_p1;
    sc_signal< sc_lv<64> > tmp_16_i1_fu_911_p1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<64> > new_index156_cast_fu_1071_p1;
    sc_signal< sc_lv<64> > new_index160_cast_fu_1075_p1;
    sc_signal< sc_lv<64> > new_index164_cast_fu_1088_p1;
    sc_signal< sc_lv<64> > gepindex2_cast_fu_1084_p1;
    sc_signal< sc_lv<64> > tmp_1_i_fu_1135_p1;
    sc_signal< bool > ap_block_pp4_stage1;
    sc_signal< sc_lv<64> > tmp_5_i_fu_1143_p1;
    sc_signal< sc_lv<64> > tmp_9_i_fu_1166_p1;
    sc_signal< bool > ap_block_pp4_stage2;
    sc_signal< sc_lv<64> > tmp_16_i_fu_1241_p1;
    sc_signal< sc_lv<8> > tmp_15_i_fu_1234_p2;
    sc_signal< sc_lv<8> > tmp_24_i_fu_973_p3;
    sc_signal< sc_lv<17> > cast_gep_index1_fu_686_p3;
    sc_signal< sc_lv<19> > cast_gep_index33_cas_fu_694_p1;
    sc_signal< sc_lv<1> > addrCmp1_fu_708_p2;
    sc_signal< sc_lv<17> > gepindex_fu_713_p2;
    sc_signal< sc_lv<17> > p_shl1_i1_fu_777_p3;
    sc_signal< sc_lv<18> > p_shl1_i1_cast_fu_785_p1;
    sc_signal< sc_lv<18> > i_i1_cast6_fu_773_p1;
    sc_signal< sc_lv<32> > tmp_4_i1_cast_fu_807_p1;
    sc_signal< sc_lv<32> > tmp_8_i1_cast_fu_815_p1;
    sc_signal< sc_lv<8> > tmp_7_i1_fu_831_p0;
    sc_signal< sc_lv<32> > tmp_i1_cast_fu_837_p1;
    sc_signal< sc_lv<13> > p_shl_i1_fu_845_p3;
    sc_signal< sc_lv<9> > p_shl9_i_fu_857_p3;
    sc_signal< sc_lv<14> > p_shl_i1_cast_fu_853_p1;
    sc_signal< sc_lv<14> > p_shl9_i_cast_fu_865_p1;
    sc_signal< sc_lv<14> > tmp_3_i1_fu_869_p2;
    sc_signal< sc_lv<16> > tmp2_cast_cast_fu_879_p1;
    sc_signal< sc_lv<16> > tmp_3_i1_cast_cast_fu_875_p1;
    sc_signal< sc_lv<17> > tmp_12_i1_cast_fu_888_p1;
    sc_signal< sc_lv<8> > tmp_14_i1_fu_895_p4;
    sc_signal< sc_lv<9> > tmp_i2_cast_fu_934_p1;
    sc_signal< sc_lv<9> > tmp_21_i_cast_fu_937_p1;
    sc_signal< sc_lv<1> > abscond_i_fu_952_p2;
    sc_signal< sc_lv<9> > neg_i_fu_947_p2;
    sc_signal< sc_lv<9> > abs_i_fu_957_p3;
    sc_signal< sc_lv<32> > abs_i_cast_fu_964_p1;
    sc_signal< sc_lv<1> > addrCmp_fu_1045_p2;
    sc_signal< sc_lv<17> > p_shl2_i_fu_1108_p3;
    sc_signal< sc_lv<18> > p_shl2_i_cast_fu_1116_p1;
    sc_signal< sc_lv<18> > i_i_cast_fu_1104_p1;
    sc_signal< sc_lv<32> > tmp_i_cast_fu_1132_p1;
    sc_signal< sc_lv<32> > tmp_4_i_cast_fu_1140_p1;
    sc_signal< sc_lv<8> > tmp_7_i_fu_1157_p0;
    sc_signal< sc_lv<32> > tmp_8_i_cast_fu_1163_p1;
    sc_signal< bool > ap_block_pp4_stage3;
    sc_signal< sc_lv<13> > p_shl_i_fu_1171_p3;
    sc_signal< sc_lv<9> > p_shl1_i_fu_1183_p3;
    sc_signal< sc_lv<14> > p_shl_i_cast_fu_1179_p1;
    sc_signal< sc_lv<14> > p_shl1_i_cast_fu_1191_p1;
    sc_signal< sc_lv<14> > tmp_3_i_fu_1195_p2;
    sc_signal< sc_lv<15> > grp_fu_1259_p3;
    sc_signal< sc_lv<16> > tmp1_cast_cast_fu_1209_p1;
    sc_signal< sc_lv<16> > tmp_3_i_cast_cast_fu_1201_p1;
    sc_signal< sc_lv<17> > tmp_12_i_cast_fu_1218_p1;
    sc_signal< sc_lv<36> > mul_fu_1267_p2;
    sc_signal< sc_lv<8> > tmp_14_i_fu_1225_p4;
    sc_signal< sc_lv<8> > grp_fu_1246_p0;
    sc_signal< sc_lv<5> > grp_fu_1246_p1;
    sc_signal< sc_lv<17> > grp_fu_1253_p0;
    sc_signal< sc_lv<19> > grp_fu_1253_p1;
    sc_signal< sc_lv<8> > grp_fu_1259_p0;
    sc_signal< sc_lv<5> > grp_fu_1259_p1;
    sc_signal< sc_lv<17> > mul_fu_1267_p0;
    sc_signal< sc_lv<19> > mul_fu_1267_p1;
    sc_signal< sc_logic > ap_CS_fsm_state55;
    sc_signal< bool > ap_block_state55;
    sc_signal< sc_lv<35> > ap_NS_fsm;
    sc_signal< bool > ap_predicate_op264_write_state42;
    sc_signal< bool > ap_block_state42_io;
    sc_signal< bool > ap_block_pp4_stage1_subdone;
    sc_signal< bool > ap_block_pp4_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    sc_signal< sc_lv<13> > grp_fu_1246_p00;
    sc_signal< sc_lv<36> > grp_fu_1253_p00;
    sc_signal< sc_lv<13> > grp_fu_1259_p00;
    sc_signal< sc_lv<36> > mul_fu_1267_p00;
    sc_signal< sc_lv<15> > tmp_7_i1_fu_831_p00;
    sc_signal< sc_lv<15> > tmp_7_i_fu_1157_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<35> ap_ST_fsm_state1;
    static const sc_lv<35> ap_ST_fsm_state2;
    static const sc_lv<35> ap_ST_fsm_pp0_stage0;
    static const sc_lv<35> ap_ST_fsm_pp0_stage1;
    static const sc_lv<35> ap_ST_fsm_state8;
    static const sc_lv<35> ap_ST_fsm_pp1_stage0;
    static const sc_lv<35> ap_ST_fsm_pp1_stage1;
    static const sc_lv<35> ap_ST_fsm_state20;
    static const sc_lv<35> ap_ST_fsm_pp2_stage0;
    static const sc_lv<35> ap_ST_fsm_state26;
    static const sc_lv<35> ap_ST_fsm_state27;
    static const sc_lv<35> ap_ST_fsm_state28;
    static const sc_lv<35> ap_ST_fsm_state29;
    static const sc_lv<35> ap_ST_fsm_state30;
    static const sc_lv<35> ap_ST_fsm_state31;
    static const sc_lv<35> ap_ST_fsm_state32;
    static const sc_lv<35> ap_ST_fsm_state33;
    static const sc_lv<35> ap_ST_fsm_state34;
    static const sc_lv<35> ap_ST_fsm_state35;
    static const sc_lv<35> ap_ST_fsm_state36;
    static const sc_lv<35> ap_ST_fsm_state37;
    static const sc_lv<35> ap_ST_fsm_state38;
    static const sc_lv<35> ap_ST_fsm_state39;
    static const sc_lv<35> ap_ST_fsm_state40;
    static const sc_lv<35> ap_ST_fsm_state41;
    static const sc_lv<35> ap_ST_fsm_state42;
    static const sc_lv<35> ap_ST_fsm_pp3_stage0;
    static const sc_lv<35> ap_ST_fsm_pp3_stage1;
    static const sc_lv<35> ap_ST_fsm_state48;
    static const sc_lv<35> ap_ST_fsm_pp4_stage0;
    static const sc_lv<35> ap_ST_fsm_pp4_stage1;
    static const sc_lv<35> ap_ST_fsm_pp4_stage2;
    static const sc_lv<35> ap_ST_fsm_pp4_stage3;
    static const sc_lv<35> ap_ST_fsm_state54;
    static const sc_lv<35> ap_ST_fsm_state55;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1B;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<64> ap_const_lv64_18;
    static const sc_lv<64> ap_const_lv64_1F;
    static const sc_lv<64> ap_const_lv64_10;
    static const sc_lv<64> ap_const_lv64_17;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<64> ap_const_lv64_F;
    static const sc_lv<15> ap_const_lv15_5EEC;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<19> ap_const_lv19_47332;
    static const sc_lv<19> ap_const_lv19_5EEE2;
    static const sc_lv<17> ap_const_lv17_18CCE;
    static const sc_lv<17> ap_const_lv17_17BAF;
    static const sc_lv<17> ap_const_lv17_3;
    static const sc_lv<17> ap_const_lv17_2;
    static const sc_lv<17> ap_const_lv17_1;
    static const sc_lv<15> ap_const_lv15_7E90;
    static const sc_lv<18> ap_const_lv18_1;
    static const sc_lv<18> ap_const_lv18_2;
    static const sc_lv<15> ap_const_lv15_3B;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<17> ap_const_lv17_22;
    static const sc_lv<17> ap_const_lv17_17BD2;
    static const sc_lv<13> ap_const_lv13_B;
    static const sc_lv<36> ap_const_lv36_28F5D;
    static const sc_lv<32> ap_const_lv32_22;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_abs_i_cast_fu_964_p1();
    void thread_abs_i_fu_957_p3();
    void thread_abscond_i_fu_952_p2();
    void thread_action_0_ack_out();
    void thread_addrCmp1_fu_708_p2();
    void thread_addrCmp_fu_1045_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp3_stage1();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_pp4_stage1();
    void thread_ap_CS_fsm_pp4_stage2();
    void thread_ap_CS_fsm_pp4_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state55();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp3_stage1();
    void thread_ap_block_pp3_stage1_11001();
    void thread_ap_block_pp3_stage1_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_pp4_stage1();
    void thread_ap_block_pp4_stage1_11001();
    void thread_ap_block_pp4_stage1_subdone();
    void thread_ap_block_pp4_stage2();
    void thread_ap_block_pp4_stage2_11001();
    void thread_ap_block_pp4_stage2_subdone();
    void thread_ap_block_pp4_stage3();
    void thread_ap_block_pp4_stage3_11001();
    void thread_ap_block_pp4_stage3_subdone();
    void thread_ap_block_state10_pp1_stage1_iter0();
    void thread_ap_block_state11_pp1_stage0_iter1();
    void thread_ap_block_state12_pp1_stage1_iter1();
    void thread_ap_block_state13_pp1_stage0_iter2();
    void thread_ap_block_state14_pp1_stage1_iter2();
    void thread_ap_block_state15_pp1_stage0_iter3();
    void thread_ap_block_state16_pp1_stage1_iter3();
    void thread_ap_block_state17_pp1_stage0_iter4();
    void thread_ap_block_state18_pp1_stage1_iter4();
    void thread_ap_block_state19_pp1_stage0_iter5();
    void thread_ap_block_state21_pp2_stage0_iter0();
    void thread_ap_block_state22_pp2_stage0_iter1();
    void thread_ap_block_state23_pp2_stage0_iter2();
    void thread_ap_block_state24_pp2_stage0_iter3();
    void thread_ap_block_state25_pp2_stage0_iter4();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state42_io();
    void thread_ap_block_state43_pp3_stage0_iter0();
    void thread_ap_block_state44_pp3_stage1_iter0();
    void thread_ap_block_state45_pp3_stage0_iter1();
    void thread_ap_block_state46_pp3_stage1_iter1();
    void thread_ap_block_state47_pp3_stage0_iter2();
    void thread_ap_block_state49_pp4_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state50_pp4_stage1_iter0();
    void thread_ap_block_state51_pp4_stage2_iter0();
    void thread_ap_block_state52_pp4_stage3_iter0();
    void thread_ap_block_state53_pp4_stage0_iter1();
    void thread_ap_block_state55();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage1_iter1();
    void thread_ap_block_state7_pp0_stage0_iter2();
    void thread_ap_block_state9_pp1_stage0_iter0();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_condition_pp1_exit_iter0_state9();
    void thread_ap_condition_pp2_exit_iter0_state21();
    void thread_ap_condition_pp3_exit_iter0_state43();
    void thread_ap_condition_pp4_exit_iter0_state49();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_phi_mux_i_1_phi_fu_479_p4();
    void thread_ap_phi_mux_i_i1_phi_fu_490_p4();
    void thread_ap_phi_mux_i_i_phi_fu_557_p4();
    void thread_ap_phi_mux_i_phi_fu_546_p4();
    void thread_ap_predicate_op264_write_state42();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_background_address0();
    void thread_background_address1();
    void thread_background_ce0();
    void thread_background_ce1();
    void thread_background_d0();
    void thread_background_d1();
    void thread_background_we0();
    void thread_background_we1();
    void thread_cast_gep_index1_fu_686_p3();
    void thread_cast_gep_index33_cas_fu_694_p1();
    void thread_cast_gep_index_fu_1031_p3();
    void thread_dilate_iteration_0_ack_out();
    void thread_erosion_iteration_0_ack_out();
    void thread_exitcond1_fu_992_p2();
    void thread_exitcond2_fu_981_p2();
    void thread_exitcond_fu_1003_p2();
    void thread_exitcond_i1_fu_761_p2();
    void thread_exitcond_i2_fu_916_p2();
    void thread_exitcond_i_fu_1092_p2();
    void thread_foreground_address0();
    void thread_foreground_ce0();
    void thread_foreground_clean_address0();
    void thread_foreground_clean_address1();
    void thread_foreground_clean_ce0();
    void thread_foreground_clean_ce1();
    void thread_foreground_clean_d0();
    void thread_foreground_clean_we0();
    void thread_foreground_clean_we1();
    void thread_foreground_d0();
    void thread_foreground_we0();
    void thread_gepindex1_fu_718_p3();
    void thread_gepindex2176_cast_fu_753_p1();
    void thread_gepindex2_cast_fu_1084_p1();
    void thread_gepindex2_fu_1050_p3();
    void thread_gepindex_fu_713_p2();
    void thread_grp_blobsCount_fu_573_ap_start();
    void thread_grp_cleanBorders_fu_587_ap_start();
    void thread_grp_copy_fu_593_ap_start();
    void thread_grp_dilate_fu_579_ap_start();
    void thread_grp_erode_filter_fu_565_ap_start();
    void thread_grp_fu_1246_p0();
    void thread_grp_fu_1246_p00();
    void thread_grp_fu_1246_p1();
    void thread_grp_fu_1253_p0();
    void thread_grp_fu_1253_p00();
    void thread_grp_fu_1253_p1();
    void thread_grp_fu_1259_p0();
    void thread_grp_fu_1259_p00();
    void thread_grp_fu_1259_p1();
    void thread_i_10_fu_1098_p2();
    void thread_i_11_fu_767_p2();
    void thread_i_12_fu_922_p2();
    void thread_i_5_fu_1025_p2();
    void thread_i_6_fu_680_p2();
    void thread_i_7_fu_986_p2();
    void thread_i_8_fu_997_p2();
    void thread_i_9_fu_1008_p2();
    void thread_i_i1_cast6_fu_773_p1();
    void thread_i_i_cast_fu_1104_p1();
    void thread_input_grey_address0();
    void thread_input_grey_ce0();
    void thread_input_grey_d0();
    void thread_input_grey_we0();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_input_r_d0();
    void thread_input_r_d1();
    void thread_input_r_we0();
    void thread_input_r_we1();
    void thread_md_threshold_0_ack_out();
    void thread_mem_index_gep1_fu_698_p2();
    void thread_mem_index_gep_fu_1039_p2();
    void thread_mul_fu_1267_p0();
    void thread_mul_fu_1267_p00();
    void thread_mul_fu_1267_p1();
    void thread_neg_i_fu_947_p2();
    void thread_new_index156_cast_fu_1071_p1();
    void thread_new_index160_cast_fu_1075_p1();
    void thread_new_index164_cast_fu_1088_p1();
    void thread_new_index190_cast_fu_740_p1();
    void thread_new_index194_cast_fu_744_p1();
    void thread_new_index198_cast_fu_757_p1();
    void thread_new_index1_fu_1066_p2();
    void thread_new_index2_fu_1079_p2();
    void thread_new_index3_fu_730_p2();
    void thread_new_index4_fu_735_p2();
    void thread_new_index5_fu_748_p2();
    void thread_new_index_fu_1061_p2();
    void thread_p_shl1_i1_cast_fu_785_p1();
    void thread_p_shl1_i1_fu_777_p3();
    void thread_p_shl1_i_cast_fu_1191_p1();
    void thread_p_shl1_i_fu_1183_p3();
    void thread_p_shl2_i_cast_fu_1116_p1();
    void thread_p_shl2_i_fu_1108_p3();
    void thread_p_shl9_i_cast_fu_865_p1();
    void thread_p_shl9_i_fu_857_p3();
    void thread_p_shl_i1_cast_fu_853_p1();
    void thread_p_shl_i1_fu_845_p3();
    void thread_p_shl_i_cast_fu_1179_p1();
    void thread_p_shl_i_fu_1171_p3();
    void thread_second_erosion_iteration_0_ack_out();
    void thread_streamIn_TDATA_blk_n();
    void thread_streamIn_TREADY();
    void thread_streamIn_V_data_0_ack_in();
    void thread_streamIn_V_data_0_ack_out();
    void thread_streamIn_V_data_0_data_out();
    void thread_streamIn_V_data_0_load_A();
    void thread_streamIn_V_data_0_load_B();
    void thread_streamIn_V_data_0_sel();
    void thread_streamIn_V_data_0_state_cmp_full();
    void thread_streamIn_V_data_0_vld_in();
    void thread_streamIn_V_data_0_vld_out();
    void thread_streamIn_V_dest_V_0_ack_out();
    void thread_streamIn_V_dest_V_0_vld_in();
    void thread_streamOut_TDATA();
    void thread_streamOut_TDATA_blk_n();
    void thread_streamOut_TDEST();
    void thread_streamOut_TID();
    void thread_streamOut_TKEEP();
    void thread_streamOut_TLAST();
    void thread_streamOut_TSTRB();
    void thread_streamOut_TUSER();
    void thread_streamOut_TVALID();
    void thread_streamOut_V_data_1_ack_in();
    void thread_streamOut_V_data_1_ack_out();
    void thread_streamOut_V_data_1_data_out();
    void thread_streamOut_V_data_1_load_A();
    void thread_streamOut_V_data_1_load_B();
    void thread_streamOut_V_data_1_sel();
    void thread_streamOut_V_data_1_state_cmp_full();
    void thread_streamOut_V_data_1_vld_in();
    void thread_streamOut_V_data_1_vld_out();
    void thread_streamOut_V_dest_V_1_ack_in();
    void thread_streamOut_V_dest_V_1_ack_out();
    void thread_streamOut_V_dest_V_1_data_out();
    void thread_streamOut_V_dest_V_1_sel();
    void thread_streamOut_V_dest_V_1_vld_in();
    void thread_streamOut_V_dest_V_1_vld_out();
    void thread_streamOut_V_id_V_1_ack_in();
    void thread_streamOut_V_id_V_1_ack_out();
    void thread_streamOut_V_id_V_1_data_out();
    void thread_streamOut_V_id_V_1_sel();
    void thread_streamOut_V_id_V_1_vld_in();
    void thread_streamOut_V_id_V_1_vld_out();
    void thread_streamOut_V_keep_V_1_ack_in();
    void thread_streamOut_V_keep_V_1_ack_out();
    void thread_streamOut_V_keep_V_1_data_out();
    void thread_streamOut_V_keep_V_1_sel();
    void thread_streamOut_V_keep_V_1_vld_in();
    void thread_streamOut_V_keep_V_1_vld_out();
    void thread_streamOut_V_last_V_1_ack_in();
    void thread_streamOut_V_last_V_1_ack_out();
    void thread_streamOut_V_last_V_1_data_out();
    void thread_streamOut_V_last_V_1_sel();
    void thread_streamOut_V_last_V_1_vld_in();
    void thread_streamOut_V_last_V_1_vld_out();
    void thread_streamOut_V_strb_V_1_ack_in();
    void thread_streamOut_V_strb_V_1_ack_out();
    void thread_streamOut_V_strb_V_1_data_out();
    void thread_streamOut_V_strb_V_1_sel();
    void thread_streamOut_V_strb_V_1_vld_in();
    void thread_streamOut_V_strb_V_1_vld_out();
    void thread_streamOut_V_user_V_1_ack_in();
    void thread_streamOut_V_user_V_1_ack_out();
    void thread_streamOut_V_user_V_1_data_out();
    void thread_streamOut_V_user_V_1_sel();
    void thread_streamOut_V_user_V_1_vld_in();
    void thread_streamOut_V_user_V_1_vld_out();
    void thread_tmp1_cast_cast_fu_1209_p1();
    void thread_tmp2_cast_cast_fu_879_p1();
    void thread_tmp_12_i1_cast_fu_888_p1();
    void thread_tmp_12_i1_fu_882_p2();
    void thread_tmp_12_i_cast_fu_1218_p1();
    void thread_tmp_12_i_fu_1212_p2();
    void thread_tmp_14_i1_fu_895_p4();
    void thread_tmp_14_i_fu_1225_p4();
    void thread_tmp_15_i_fu_1234_p2();
    void thread_tmp_16_i1_fu_911_p1();
    void thread_tmp_16_i_fu_1241_p1();
    void thread_tmp_1_fu_1019_p2();
    void thread_tmp_1_i1_fu_840_p1();
    void thread_tmp_1_i_fu_1135_p1();
    void thread_tmp_21_i_cast_fu_937_p1();
    void thread_tmp_22_i_fu_941_p2();
    void thread_tmp_23_i_fu_968_p2();
    void thread_tmp_24_i_fu_973_p3();
    void thread_tmp_3_fu_1057_p1();
    void thread_tmp_3_i1_cast_cast_fu_875_p1();
    void thread_tmp_3_i1_fu_869_p2();
    void thread_tmp_3_i_cast_cast_fu_1201_p1();
    void thread_tmp_3_i_fu_1195_p2();
    void thread_tmp_4_fu_674_p2();
    void thread_tmp_4_i1_cast_fu_807_p1();
    void thread_tmp_4_i1_fu_795_p2();
    void thread_tmp_4_i_cast_fu_1140_p1();
    void thread_tmp_4_i_fu_1126_p2();
    void thread_tmp_5_i1_fu_810_p1();
    void thread_tmp_5_i_fu_1143_p1();
    void thread_tmp_6_fu_704_p1();
    void thread_tmp_7_fu_726_p1();
    void thread_tmp_7_i1_fu_831_p0();
    void thread_tmp_7_i1_fu_831_p00();
    void thread_tmp_7_i1_fu_831_p2();
    void thread_tmp_7_i_fu_1157_p0();
    void thread_tmp_7_i_fu_1157_p00();
    void thread_tmp_7_i_fu_1157_p2();
    void thread_tmp_8_i1_cast_fu_815_p1();
    void thread_tmp_8_i1_fu_801_p2();
    void thread_tmp_8_i_cast_fu_1163_p1();
    void thread_tmp_8_i_fu_1148_p2();
    void thread_tmp_9_i1_fu_818_p1();
    void thread_tmp_9_i_fu_1166_p1();
    void thread_tmp_data_fu_1014_p1();
    void thread_tmp_fu_662_p2();
    void thread_tmp_i1_cast_fu_837_p1();
    void thread_tmp_i1_fu_789_p2();
    void thread_tmp_i2_cast_fu_934_p1();
    void thread_tmp_i2_fu_928_p1();
    void thread_tmp_i_cast_fu_1132_p1();
    void thread_tmp_i_fu_1120_p2();
    void thread_tmp_s_fu_668_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
