$date
	Sun Oct 23 04:28:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1008795
b1000 !
1"
#1008798
b1000 &
b1000 %
1$
#1008799
0"
#1008802
b100 &
b100 %
#1008806
b10 &
b10 %
#1008810
b1 &
b1 %
1#
#1008814
b0 &
0#
b0 %
0$
#2004959
b11 !
1"
#2004962
b11 &
b11 %
1$
#2004963
0"
#2004966
b1010 &
b1010 %
#2004970
b101 &
b101 %
#2004974
b10000 &
b10000 %
#2004978
b1000 &
b1000 %
#2004982
b100 &
b100 %
#2004986
b10 &
b10 %
#2004990
b1 &
1#
b1 %
#2004994
b0 &
b0 %
0#
0$
#2992508
b11001 !
1"
#2992510
b11001 &
b11001 %
1$
#2992511
0"
#2992514
b1001100 &
b1001100 %
#2992518
b100110 &
b100110 %
#2992522
b10011 &
b10011 %
#2992526
b111010 &
b111010 %
#2992530
b11101 &
b11101 %
#2992534
b1011000 &
b1011000 %
#2992538
b101100 &
b101100 %
#2992542
b10110 &
b10110 %
#2992546
b1011 &
b1011 %
#2992550
b100010 &
b100010 %
#2992554
b10001 &
b10001 %
#2992558
b110100 &
b110100 %
#2992562
b11010 &
b11010 %
#2992566
b1101 &
b1101 %
#2992570
b101000 &
b101000 %
#2992574
b10100 &
b10100 %
#2992578
b1010 &
b1010 %
#2992582
b101 &
b101 %
#2992586
b10000 &
b10000 %
#2992590
b1000 &
b1000 %
#2992594
b100 &
b100 %
#2992598
b10 &
b10 %
#2992602
b1 &
b1 %
1#
#2992606
b0 &
0#
b0 %
0$
#4500012
