//
// Register Definition Header File, automatically generated by reg_tran.pl
//

#define   UINT8        volatile unsigned char
#define   UINT8P       volatile unsigned char *
#define   UINT16       volatile unsigned short
#define   UINT16P      volatile unsigned short *
#define   UINT32       volatile unsigned int
#define   UINT32P      volatile unsigned int

// APB Module infracfg_ao
#define INFRACFG_AO_BASE (0x10000000)
#define INFRA_TOPCKGEN_CKMUXSEL	((UINT32P)(INFRACFG_AO_BASE+0x000))
#define INFRA_TOPCKGEN_CKDIV0	((UINT32P)(INFRACFG_AO_BASE+0x004))
#define INFRA_TOPCKGEN_CKDIV1	((UINT32P)(INFRACFG_AO_BASE+0x008))
#define INFRA_TOPCKGEN_CKDIV23	((UINT32P)(INFRACFG_AO_BASE+0x00c))
#define INFRA_TOPCKGEN_DCMCTL	((UINT32P)(INFRACFG_AO_BASE+0x010))
#define INFRA_TOPCKGEN_DCMDBC	((UINT32P)(INFRACFG_AO_BASE+0x014))
#define INFRA_TOPCKGEN_DCMFSEL	((UINT32P)(INFRACFG_AO_BASE+0x018))
#define INFRA_TOPCKGEN_CKCTRL	((UINT32P)(INFRACFG_AO_BASE+0x020))
#define INFRA_TOPCKGEN_CKDIV1_BIG	((UINT32P)(INFRACFG_AO_BASE+0x024))
#define INFRA_TOPCKGEN_CKDIV1_SML	((UINT32P)(INFRACFG_AO_BASE+0x028))
#define INFRA_TOPCKGEN_CKDIV1_BUS	((UINT32P)(INFRACFG_AO_BASE+0x02C))
#define INFRA_GLOBALCON_PDN0	((UINT32P)(INFRACFG_AO_BASE+0x040))
#define INFRA_GLOBALCON_PDN1	((UINT32P)(INFRACFG_AO_BASE+0x044))
#define INFRA_PDN_STA	((UINT32P)(INFRACFG_AO_BASE+0x048))
#define INFRA_GLOBALCON_DCMCTL	((UINT32P)(INFRACFG_AO_BASE+0x050))
#define INFRA_GLOBALCON_DCMDBC	((UINT32P)(INFRACFG_AO_BASE+0x054))
#define INFRA_GLOBALCON_DCMFSEL	((UINT32P)(INFRACFG_AO_BASE+0x058))
#define INFRA_MDSYS1_CTRL_PDN0	((UINT32P)(INFRACFG_AO_BASE+0x060))
#define INFRA_MDSYS1_CTRL_PDN1	((UINT32P)(INFRACFG_AO_BASE+0x064))
#define INFRA_MDSYS2_CTRL_PDN0	((UINT32P)(INFRACFG_AO_BASE+0x068))
#define INFRA_MDSYS2_CTRL_PDN1	((UINT32P)(INFRACFG_AO_BASE+0x06C))
#define INFRA_BUS_DCM_CTRL	((UINT32P)(INFRACFG_AO_BASE+0x070))
#define INFRA_BUS_DCM_CTRL_1	((UINT32P)(INFRACFG_AO_BASE+0x074))
#define MEM_DCM_CTRL	((UINT32P)(INFRACFG_AO_BASE+0x078))
#define DFS_MEM_DCM_CTRL	((UINT32P)(INFRACFG_AO_BASE+0x07c))
#define MODULE_SW_CG_0_SET	((UINT32P)(INFRACFG_AO_BASE+0x080))
#define MODULE_SW_CG_0_CLR	((UINT32P)(INFRACFG_AO_BASE+0x084))
#define MODULE_SW_CG_1_SET	((UINT32P)(INFRACFG_AO_BASE+0x088))
#define MODULE_SW_CG_1_CLR	((UINT32P)(INFRACFG_AO_BASE+0x08C))
#define MODULE_SW_CG_0_STA	((UINT32P)(INFRACFG_AO_BASE+0x090))
#define MODULE_SW_CG_1_STA	((UINT32P)(INFRACFG_AO_BASE+0x094))
#define MODULE_CLK_SEL	((UINT32P)(INFRACFG_AO_BASE+0x098))
#define MEM_CG_CTRL	((UINT32P)(INFRACFG_AO_BASE+0x09C))
#define P2P_RX_CLK_ON	((UINT32P)(INFRACFG_AO_BASE+0x0A0))
#define MODULE_SW_CG_2_SET	((UINT32P)(INFRACFG_AO_BASE+0x0A4))
#define MODULE_SW_CG_2_CLR	((UINT32P)(INFRACFG_AO_BASE+0x0A8))
#define MODULE_SW_CG_2_STA	((UINT32P)(INFRACFG_AO_BASE+0x0AC))
#define MODULE_SW_CG_3_SET	((UINT32P)(INFRACFG_AO_BASE+0x0B0))
#define MODULE_SW_CG_3_CLR	((UINT32P)(INFRACFG_AO_BASE+0x0B4))
#define MODULE_SW_CG_3_STA	((UINT32P)(INFRACFG_AO_BASE+0x0B8))
#define MODULE_SW_CG_4_SET	((UINT32P)(INFRACFG_AO_BASE+0x0BC))
#define MODULE_SW_CG_4_CLR	((UINT32P)(INFRACFG_AO_BASE+0x0C0))
#define MODULE_SW_CG_4_STA	((UINT32P)(INFRACFG_AO_BASE+0x0C4))
#define INFRA_MDBUS_DCM_CTRL	((UINT32P)(INFRACFG_AO_BASE+0xD0))
#define INFRA_QAXIBUS_DCM_CTRL	((UINT32P)(INFRACFG_AO_BASE+0xD4))
#define INFRA_MMBUS_CTRL	((UINT32P)(INFRACFG_AO_BASE+0xD8))
#define INFRA_EMI_DCM_CTRL	((UINT32P)(INFRACFG_AO_BASE+0xDC))
#define INFRA_BIU_REG_DCM_CTRL	((UINT32P)(INFRACFG_AO_BASE+0x0E0))
#define INFRA_BIU_EMI_DCM_CTRL	((UINT32P)(INFRACFG_AO_BASE+0x0E4))
#define INFRA_BIU_DBC_CTRL	((UINT32P)(INFRACFG_AO_BASE+0x0E8))
#define INFRA_BIU_STALL_CTRL	((UINT32P)(INFRACFG_AO_BASE+0x0EC))
#define INFRA_DCM_EMI_EARLY_CTRL	((UINT32P)(INFRACFG_AO_BASE+0x0F0))
#define INFRA_DCM_REG_EARLY_CTRL	((UINT32P)(INFRACFG_AO_BASE+0x0F4))
#define I2C_DBTOOL_MISC	((UINT32P)(INFRACFG_AO_BASE+0x100))
#define MD_SLEEP_CTRL_MASK	((UINT32P)(INFRACFG_AO_BASE+0x104))
#define PMICW_CLOCK_CTRL	((UINT32P)(INFRACFG_AO_BASE+0x108))
#define INFRA_GLOBALCON_RST0_SET	((UINT32P)(INFRACFG_AO_BASE+0x120))
#define INFRA_GLOBALCON_RST0_CLR	((UINT32P)(INFRACFG_AO_BASE+0x124))
#define INFRA_GLOBALCON_RST0_STA	((UINT32P)(INFRACFG_AO_BASE+0x128))
#define INFRA_GLOBALCON_RST1_SET	((UINT32P)(INFRACFG_AO_BASE+0x130))
#define INFRA_GLOBALCON_RST1_CLR	((UINT32P)(INFRACFG_AO_BASE+0x134))
#define INFRA_GLOBALCON_RST1_STA	((UINT32P)(INFRACFG_AO_BASE+0x138))
#define INFRA_GLOBALCON_RST2_SET	((UINT32P)(INFRACFG_AO_BASE+0x140))
#define INFRA_GLOBALCON_RST2_CLR	((UINT32P)(INFRACFG_AO_BASE+0x144))
#define INFRA_GLOBALCON_RST2_STA	((UINT32P)(INFRACFG_AO_BASE+0x148))
#define INFRA_GLOBALCON_RST3_SET	((UINT32P)(INFRACFG_AO_BASE+0x150))
#define INFRA_GLOBALCON_RST3_CLR	((UINT32P)(INFRACFG_AO_BASE+0x154))
#define INFRA_GLOBALCON_RST3_STA	((UINT32P)(INFRACFG_AO_BASE+0x158))
#define INFRA_AO_MBIST_CFG	((UINT32P)(INFRACFG_AO_BASE+0x1A8))
#define INFRA_AO_MBIST_FUSE_SRAMROM	((UINT32P)(INFRACFG_AO_BASE+0x1AC))
#define INFRA_AO_MBIST_FUSE_AFE	((UINT32P)(INFRACFG_AO_BASE+0x1B0))
#define INFRA_AO_MBIST_MON_SEL	((UINT32P)(INFRACFG_AO_BASE+0x1BC))
#define INFRA_AO_MBIST_MON_SEL1	((UINT32P)(INFRACFG_AO_BASE+0x1E8))
#define INFRA_AO_MBIST_RESULT	((UINT32P)(INFRACFG_AO_BASE+0x1C0))
#define INFRA_AO_MBIST_ROM_CFG	((UINT32P)(INFRACFG_AO_BASE+0x1C4))
#define INFRA_AO_MBIST_ROM_MISRIN0	((UINT32P)(INFRACFG_AO_BASE+0x1C8))
#define INFRA_AO_MBIST_ROM_MISRIN1	((UINT32P)(INFRACFG_AO_BASE+0x1CC))
#define INFRA_AO_MBIST_ROM_MISRIN2	((UINT32P)(INFRACFG_AO_BASE+0x1D0))
#define INFRA_AO_MBIST_ROM_MISRIN3	((UINT32P)(INFRACFG_AO_BASE+0x1D4))
#define INFRA_AO_MBIST_ROM_CKSUM0	((UINT32P)(INFRACFG_AO_BASE+0x1D8))
#define INFRA_AO_MBIST_ROM_CKSUM1	((UINT32P)(INFRACFG_AO_BASE+0x1DC))
#define INFRA_AO_MBIST_ROM_CKSUM2	((UINT32P)(INFRACFG_AO_BASE+0x1E0))
#define INFRA_AO_MBIST_ROM_CKSUM3	((UINT32P)(INFRACFG_AO_BASE+0x1E4))
#define INFRA_AO_MBIST_FUSE_MON	((UINT32P)(INFRACFG_AO_BASE+0x1F0))
#define INFRA_TOPAXI_SI0_CTL	((UINT32P)(INFRACFG_AO_BASE+0x200))
#define INFRA_TOPAXI_SI1_CTL	((UINT32P)(INFRACFG_AO_BASE+0x204))
#define INFRA_TOPAXI_MDBUS_CTL	((UINT32P)(INFRACFG_AO_BASE+0x208))
#define INFRA_MCI_SI0_CTL	((UINT32P)(INFRACFG_AO_BASE+0x20C))
#define INFRA_MCI_SI1_CTL	((UINT32P)(INFRACFG_AO_BASE+0x210))
#define INFRA_MCI_SI2_CTL	((UINT32P)(INFRACFG_AO_BASE+0x214))
#define INFRA_MCI_ASYNC_CTL	((UINT32P)(INFRACFG_AO_BASE+0x218))
#define INFRA_MCI_CG_MFG_SEC_STA	((UINT32P)(INFRACFG_AO_BASE+0x21C))
#define INFRA_MCI_SYNC_CTL	((UINT32P)(INFRACFG_AO_BASE+0x238))
#define INFRA_GALS_CTL_0	((UINT32P)(INFRACFG_AO_BASE+0x23C))
#define INFRA_PERI_PORT0_SYNC_CTL	((UINT32P)(INFRACFG_AO_BASE+0x290))
#define INFRA_PERI_PORT1_SYNC_CTL	((UINT32P)(INFRACFG_AO_BASE+0x294))
#define INFRA_PWR_GCE_MERGE_SYNC_CTL	((UINT32P)(INFRACFG_AO_BASE+0x298))
#define INFRA_TOPAXI_GPU_ASLICE_CTL	((UINT32P)(INFRACFG_AO_BASE+0x29C))
#define INFRA_MCI_IOMMU_DCS_DEBUG	((UINT32P)(INFRACFG_AO_BASE+0x26C))
#define INFRA_MCI_IOMMU_DCS_DEBUG2	((UINT32P)(INFRACFG_AO_BASE+0x270))
#define INFRA_MCI_IOMMU_DCS_BYPASS_MODE	((UINT32P)(INFRACFG_AO_BASE+0x274))
#define INFRA_SSUSB_DEV	((UINT32P)(INFRACFG_AO_BASE+0x280))
#define INFRA_DRAMC_REG_CONFIG	((UINT32P)(INFRACFG_AO_BASE+0x284))
#define INFRA_TOPAXI_PROTECTEN	((UINT32P)(INFRACFG_AO_BASE+0x220))
#define INFRA_TOPAXI_PROTECTSTA0	((UINT32P)(INFRACFG_AO_BASE+0x224))
#define INFRA_TOPAXI_PROTECTSTA1	((UINT32P)(INFRACFG_AO_BASE+0x228))
#define INFRA_AXI_ASLICE_CTRL	((UINT32P)(INFRACFG_AO_BASE+0x22C))
#define INFRA_APB_ASYNC_STA	((UINT32P)(INFRACFG_AO_BASE+0x230))
#define INFRA_L2C_CTL	((UINT32P)(INFRACFG_AO_BASE+0x234))
#define INFRA_MCI_TRANS_CON_READ	((UINT32P)(INFRACFG_AO_BASE+0x240))
#define INFRA_MCI_TRANS_CON_WRITE	((UINT32P)(INFRACFG_AO_BASE+0x244))
#define INFRA_MCI_ID_REMAP_CON	((UINT32P)(INFRACFG_AO_BASE+0x248))
#define INFRA_MCI_EMI_TRANS_CON	((UINT32P)(INFRACFG_AO_BASE+0x24C))
#define INFRA_TOPAXI_PROTECTEN_1	((UINT32P)(INFRACFG_AO_BASE+0x250))
#define INFRA_TOPAXI_PROTECTSTA0_1	((UINT32P)(INFRACFG_AO_BASE+0x254))
#define INFRA_TOPAXI_PROTECTSTA1_1	((UINT32P)(INFRACFG_AO_BASE+0x258))
#define INFRA_TOPAXI_MI_CTL	((UINT32P)(INFRACFG_AO_BASE+0x260))
#define INFRA_TOPAXI_PROTECTEN_SET	((UINT32P)(INFRACFG_AO_BASE+0x2A0))
#define INFRA_TOPAXI_PROTECTEN_CLR	((UINT32P)(INFRACFG_AO_BASE+0x2A4))
#define INFRA_TOPAXI_PROTECTEN_1_SET	((UINT32P)(INFRACFG_AO_BASE+0x2A8))
#define INFRA_TOPAXI_PROTECTEN_1_CLR	((UINT32P)(INFRACFG_AO_BASE+0x2AC))
#define MCUSYS_PROTECTEN	((UINT32P)(INFRACFG_AO_BASE+0x2B0))
#define MCUSYS_PROTECTEN_SET	((UINT32P)(INFRACFG_AO_BASE+0x2B4))
#define MCUSYS_PROTECTEN_CLR	((UINT32P)(INFRACFG_AO_BASE+0x2B8))
#define MCUSYS_PROTECTEN_STA0	((UINT32P)(INFRACFG_AO_BASE+0x2BC))
#define MCUSYS_PROTECTEN_STA1	((UINT32P)(INFRACFG_AO_BASE+0x2C0))
#define INFRA_TOPAXI_PROTECTEN_2	((UINT32P)(INFRACFG_AO_BASE+0x2C4))
#define INFRA_TOPAXI_PROTECTEN_2_SET	((UINT32P)(INFRACFG_AO_BASE+0x2C8))
#define INFRA_TOPAXI_PROTECTEN_2_CLR	((UINT32P)(INFRACFG_AO_BASE+0x2CC))
#define INFRA_TOPAXI_PROTECTSTA0_2	((UINT32P)(INFRACFG_AO_BASE+0x2D0))
#define INFRA_TOPAXI_PROTECTSTA1_2	((UINT32P)(INFRACFG_AO_BASE+0x2D4))
#define INFRA_TOPAXI_PROTECTEN_3	((UINT32P)(INFRACFG_AO_BASE+0x2D8))
#define INFRA_TOPAXI_PROTECTEN_3_SET	((UINT32P)(INFRACFG_AO_BASE+0x2DC))
#define INFRA_TOPAXI_PROTECTEN_3_CLR	((UINT32P)(INFRACFG_AO_BASE+0x2E0))
#define INFRA_TOPAXI_PROTECTSTA0_3	((UINT32P)(INFRACFG_AO_BASE+0x2E4))
#define INFRA_TOPAXI_PROTECTSTA1_3	((UINT32P)(INFRACFG_AO_BASE+0x2E8))
#define INFRA_TOPAXI_ERROR_FLAG_EN	((UINT32P)(INFRACFG_AO_BASE+0x2EC))
#define INFRA_TOPAXI_ERROR_FLAG_EN_1	((UINT32P)(INFRACFG_AO_BASE+0x2F0))
#define MD1_BANK0_MAP0	((UINT32P)(INFRACFG_AO_BASE+0x300))
#define MD1_BANK0_MAP1	((UINT32P)(INFRACFG_AO_BASE+0x304))
#define MD1_BANK0_MAP2	((UINT32P)(INFRACFG_AO_BASE+0x308))
#define MD1_BANK0_MAP3	((UINT32P)(INFRACFG_AO_BASE+0x30C))
#define MD1_BANK1_MAP0	((UINT32P)(INFRACFG_AO_BASE+0x310))
#define MD1_BANK1_MAP1	((UINT32P)(INFRACFG_AO_BASE+0x314))
#define MD1_BANK1_MAP2	((UINT32P)(INFRACFG_AO_BASE+0x318))
#define MD1_BANK1_MAP3	((UINT32P)(INFRACFG_AO_BASE+0x31C))
#define MD1_BANK4_MAP0	((UINT32P)(INFRACFG_AO_BASE+0x320))
#define MD1_BANK4_MAP1	((UINT32P)(INFRACFG_AO_BASE+0x324))
#define MD1_BANK4_MAP2	((UINT32P)(INFRACFG_AO_BASE+0x328))
#define MD1_BANK4_MAP3	((UINT32P)(INFRACFG_AO_BASE+0x32C))
#define MD2_BANK0_MAP0	((UINT32P)(INFRACFG_AO_BASE+0x330))
#define MD2_BANK0_MAP1	((UINT32P)(INFRACFG_AO_BASE+0x334))
#define MD2_BANK0_MAP2	((UINT32P)(INFRACFG_AO_BASE+0x338))
#define MD2_BANK0_MAP3	((UINT32P)(INFRACFG_AO_BASE+0x33C))
#define MD2_BANK1_MAP0	((UINT32P)(INFRACFG_AO_BASE+0x340))
#define MD2_BANK1_MAP1	((UINT32P)(INFRACFG_AO_BASE+0x344))
#define MD2_BANK1_MAP2	((UINT32P)(INFRACFG_AO_BASE+0x348))
#define MD2_BANK1_MAP3	((UINT32P)(INFRACFG_AO_BASE+0x34C))
#define MD2_BANK4_MAP0	((UINT32P)(INFRACFG_AO_BASE+0x350))
#define MD2_BANK4_MAP1	((UINT32P)(INFRACFG_AO_BASE+0x354))
#define MD2_BANK4_MAP2	((UINT32P)(INFRACFG_AO_BASE+0x358))
#define MD2_BANK4_MAP3	((UINT32P)(INFRACFG_AO_BASE+0x35C))
#define C2K_CONFIG	((UINT32P)(INFRACFG_AO_BASE+0x360))
#define C2K_STATUS	((UINT32P)(INFRACFG_AO_BASE+0x364))
#define C2K_SPM_CTRL	((UINT32P)(INFRACFG_AO_BASE+0x368))
#define CLDMA_MAP0	((UINT32P)(INFRACFG_AO_BASE+0x370))
#define AP2MD_DUMMY	((UINT32P)(INFRACFG_AO_BASE+0x374))
#define CONN_MAP0	((UINT32P)(INFRACFG_AO_BASE+0x380))
#define CONN_MAP1	((UINT32P)(INFRACFG_AO_BASE+0x384))
#define CONN_BUS_CON	((UINT32P)(INFRACFG_AO_BASE+0x38C))
#define PERI_CCI_SIDEBAND_CON	((UINT32P)(INFRACFG_AO_BASE+0x400))
#define MFG_CCI_SIDEBAND_CON	((UINT32P)(INFRACFG_AO_BASE+0x404))
#define PERI_CCI_ACE_SIDEBAND_CON	((UINT32P)(INFRACFG_AO_BASE+0x408))
#define INFRA_AO_DBG_CON0	((UINT32P)(INFRACFG_AO_BASE+0x500))
#define INFRA_AO_DBG_CON1	((UINT32P)(INFRACFG_AO_BASE+0x504))
#define INFRA_AO_DBG_CON2	((UINT32P)(INFRACFG_AO_BASE+0x508))
#define INFRA_AO_DBG_CON3	((UINT32P)(INFRACFG_AO_BASE+0x50C))
#define MD_DBG_CK_CON	((UINT32P)(INFRACFG_AO_BASE+0x510))
#define INFRASYS_DBG_CON0	((UINT32P)(INFRACFG_AO_BASE+0x514))
#define INFRASYS_DBG_CON1	((UINT32P)(INFRACFG_AO_BASE+0x518))
#define INFRASYS_DBG_CON2	((UINT32P)(INFRACFG_AO_BASE+0x51C))
#define INFRASYS_SNAPSHOT_0	((UINT32P)(INFRACFG_AO_BASE+0x520))
#define INFRASYS_SNAPSHOT_1	((UINT32P)(INFRACFG_AO_BASE+0x524))
#define INFRASYS_SNAPSHOT_2	((UINT32P)(INFRACFG_AO_BASE+0x528))
#define INFRASYS_SNAPSHOT_3	((UINT32P)(INFRACFG_AO_BASE+0x52C))
#define INFRASYS_SNAPSHOT_4	((UINT32P)(INFRACFG_AO_BASE+0x530))
#define INFRASYS_SNAPSHOT_5	((UINT32P)(INFRACFG_AO_BASE+0x534))
#define INFRASYS_SNAPSHOT_6	((UINT32P)(INFRACFG_AO_BASE+0x538))
#define INFRASYS_SNAPSHOT_7	((UINT32P)(INFRACFG_AO_BASE+0x53C))
#define INFRASYS_SNAPSHOT_8	((UINT32P)(INFRACFG_AO_BASE+0x540))
#define INFRASYS_SNAPSHOT_9	((UINT32P)(INFRACFG_AO_BASE+0x544))
#define INFRASYS_SNAPSHOT_A	((UINT32P)(INFRACFG_AO_BASE+0x548))
#define INFRASYS_SNAPSHOT_B	((UINT32P)(INFRACFG_AO_BASE+0x54C))
#define INFRASYS_SNAPSHOT_C	((UINT32P)(INFRACFG_AO_BASE+0x550))
#define INFRASYS_SNAPSHOT_D	((UINT32P)(INFRACFG_AO_BASE+0x554))
#define INFRASYS_SNAPSHOT_E	((UINT32P)(INFRACFG_AO_BASE+0x558))
#define INFRASYS_SNAPSHOT_F	((UINT32P)(INFRACFG_AO_BASE+0x55C))
#define MFG_MISC_CON	((UINT32P)(INFRACFG_AO_BASE+0x600))
#define MFG_EMI_CTRL_0	((UINT32P)(INFRACFG_AO_BASE+0x604))
#define MFG_EMI_CTRL_1	((UINT32P)(INFRACFG_AO_BASE+0x608))
#define AUDSP_ONE_TIME_LOCK	((UINT32P)(INFRACFG_AO_BASE+0x6A0))
#define AUDSP_SECURE_CTRL	((UINT32P)(INFRACFG_AO_BASE+0x6A4))
#define AUDSP_LOCK_TCM_CNT	((UINT32P)(INFRACFG_AO_BASE+0x6A8))
#define GPU_CCI_PROTECT0	((UINT32P)(INFRACFG_AO_BASE+0x6B0))
#define GPU_CCI_PROTECT1	((UINT32P)(INFRACFG_AO_BASE+0x6B4))
#define GPU_CCI_PROTECT2	((UINT32P)(INFRACFG_AO_BASE+0x6B8))
#define GPU_CCI_PROTECT3	((UINT32P)(INFRACFG_AO_BASE+0x6BC))
#define APB_ASYNC_CK_CG_EN	((UINT32P)(INFRACFG_AO_BASE+0x6C0))
#define INFRA_RSVD0	((UINT32P)(INFRACFG_AO_BASE+0x700))
#define INFRA_RSVD1	((UINT32P)(INFRACFG_AO_BASE+0x704))
#define INFRA_RSVD2	((UINT32P)(INFRACFG_AO_BASE+0x708))
#define INFRA_RSVD3	((UINT32P)(INFRACFG_AO_BASE+0x70C))
#define SRAMROM_BOOT_ADDR	((UINT32P)(INFRACFG_AO_BASE+0x800))
#define SRAMROM_SEC_CTRL	((UINT32P)(INFRACFG_AO_BASE+0x804))
#define SRAMROM_SEC_ADDR	((UINT32P)(INFRACFG_AO_BASE+0x808))
#define SRAMROM_FPC_BOOT_ADDR	((UINT32P)(INFRACFG_AO_BASE+0x80C))
#define SRAMROM_FPC_BOOT_CON	((UINT32P)(INFRACFG_AO_BASE+0x810))
#define SRAMROM_SEC_CTRL2	((UINT32P)(INFRACFG_AO_BASE+0x814))
#define SRAMROM_SEC_ADDR1	((UINT32P)(INFRACFG_AO_BASE+0x850))
#define SRAMROM_SEC_ADDR2	((UINT32P)(INFRACFG_AO_BASE+0x854))
#define SRAMROM_SEC_CTRL5	((UINT32P)(INFRACFG_AO_BASE+0x858))
#define SRAMROM_SEC_CTRL6	((UINT32P)(INFRACFG_AO_BASE+0x85C))
#define SRAMROM_DM_REMAP0	((UINT32P)(INFRACFG_AO_BASE+0x860))
#define SRAMROM_DM_REMAP1	((UINT32P)(INFRACFG_AO_BASE+0x864))
#define SRAMROM_DM_REMAP2	((UINT32P)(INFRACFG_AO_BASE+0x868))
#define SRAMROM_BOOT_MISC0	((UINT32P)(INFRACFG_AO_BASE+0x818))
#define SRAMROM_BOOT_MISC1	((UINT32P)(INFRACFG_AO_BASE+0x81c))
#define SRAMROM_BOOT_MISC2	((UINT32P)(INFRACFG_AO_BASE+0x820))
#define SRAMROM_BOOT_MISC3	((UINT32P)(INFRACFG_AO_BASE+0x824))
#define SRAMROM_BOOT_MISC4	((UINT32P)(INFRACFG_AO_BASE+0x828))
#define SRAMROM_BOOT_MISC5	((UINT32P)(INFRACFG_AO_BASE+0x82c))
#define SRAMROM_BOOT_MISC6	((UINT32P)(INFRACFG_AO_BASE+0x830))
#define SRAMROM_BOOT_MISC7	((UINT32P)(INFRACFG_AO_BASE+0x834))
#define SRAMROM_MISC_LOCK_KEY	((UINT32P)(INFRACFG_AO_BASE+0x838))
#define SRAMROM_MISC_LOCK_CON	((UINT32P)(INFRACFG_AO_BASE+0x83c))
#define SRAMROM_MISC_RST_CON	((UINT32P)(INFRACFG_AO_BASE+0x840))
#define SRAMROM_MISC_SEC_CON	((UINT32P)(INFRACFG_AO_BASE+0x844))
#define MD1_SBC_KEY0	((UINT32P)(INFRACFG_AO_BASE+0x880))
#define MD1_SBC_KEY1	((UINT32P)(INFRACFG_AO_BASE+0x884))
#define MD1_SBC_KEY2	((UINT32P)(INFRACFG_AO_BASE+0x888))
#define MD1_SBC_KEY3	((UINT32P)(INFRACFG_AO_BASE+0x88C))
#define MD1_SBC_KEY4	((UINT32P)(INFRACFG_AO_BASE+0x890))
#define MD1_SBC_KEY5	((UINT32P)(INFRACFG_AO_BASE+0x894))
#define MD1_SBC_KEY6	((UINT32P)(INFRACFG_AO_BASE+0x898))
#define MD1_SBC_KEY7	((UINT32P)(INFRACFG_AO_BASE+0x89C))
#define MD1_SBC_KEY_LOCK	((UINT32P)(INFRACFG_AO_BASE+0x8A0))
#define MD1_SBC_CFG	((UINT32P)(INFRACFG_AO_BASE+0x8A4))
#define MD1_MISC_LOCK	((UINT32P)(INFRACFG_AO_BASE+0x8A8))
#define MD1_MISC	((UINT32P)(INFRACFG_AO_BASE+0x8AC))
#define C2K_SBC_KEY0	((UINT32P)(INFRACFG_AO_BASE+0x8B0))
#define C2K_SBC_KEY1	((UINT32P)(INFRACFG_AO_BASE+0x8B4))
#define C2K_SBC_KEY2	((UINT32P)(INFRACFG_AO_BASE+0x8B8))
#define C2K_SBC_KEY3	((UINT32P)(INFRACFG_AO_BASE+0x8BC))
#define C2K_SBC_KEY4	((UINT32P)(INFRACFG_AO_BASE+0x8C0))
#define C2K_SBC_KEY5	((UINT32P)(INFRACFG_AO_BASE+0x8C4))
#define C2K_SBC_KEY6	((UINT32P)(INFRACFG_AO_BASE+0x8C8))
#define C2K_SBC_KEY7	((UINT32P)(INFRACFG_AO_BASE+0x8CC))
#define C2K_SBC_KEY_LOCK	((UINT32P)(INFRACFG_AO_BASE+0x8D0))
#define C2K_SBC_CFG	((UINT32P)(INFRACFG_AO_BASE+0x8D4))
#define C2K_MISC_LOCK	((UINT32P)(INFRACFG_AO_BASE+0x8D8))
#define C2K_MISC	((UINT32P)(INFRACFG_AO_BASE+0x8DC))
#define INFRA_BONDING	((UINT32P)(INFRACFG_AO_BASE+0x900))
#define INFRA_MISC	((UINT32P)(INFRACFG_AO_BASE+0xF00))
#define INFRA_ACP	((UINT32P)(INFRACFG_AO_BASE+0xF04))
#define MISC_CONFIG	((UINT32P)(INFRACFG_AO_BASE+0xF08))
#define INFRA_MISC2	((UINT32P)(INFRACFG_AO_BASE+0xF0C))
#define INFRA_MISC3	((UINT32P)(INFRACFG_AO_BASE+0xF10))
#define INFRASYS_QAXI_BOUNDARY_CTRL	((UINT32P)(INFRACFG_AO_BASE+0xF20))
#define INFRASYS_QAXI_MD_CTRL_2	((UINT32P)(INFRACFG_AO_BASE+0xF24))
#define INFRASYS_QAXI_CTRL	((UINT32P)(INFRACFG_AO_BASE+0xF28))
#define INFRA_QAXI_AHB_SLPPROT_CTRL	((UINT32P)(INFRACFG_AO_BASE+0xF30))
#define INFRASYS_QAXI_MD_CTRL	((UINT32P)(INFRACFG_AO_BASE+0xF34))
#define INFRASYS_QAXI_LPSYS_CTRL	((UINT32P)(INFRACFG_AO_BASE+0xF38))
#define INFRASYS_QAXI_LPSYS_MASTER_CTRL	((UINT32P)(INFRACFG_AO_BASE+0xF3C))
#define INFRASYS_QAXI_LPSYS_AHB_BUS_LAYER_CTRL	((UINT32P)(INFRACFG_AO_BASE+0xF40))
#define INFRASYS_QAXI_LPSYS_MASTER_CTRL_2	((UINT32P)(INFRACFG_AO_BASE+0xF44))
#define INFRASYS_QAXI_LPSYS_MASTER_CTRL_3	((UINT32P)(INFRACFG_AO_BASE+0xF48))
#define INFRASYS_QAXI_LPSYS_MASTER_CTRL_4	((UINT32P)(INFRACFG_AO_BASE+0xF4C))
#define INFRASYS_QAXI_LPSYS_MASTER_CTRL_5	((UINT32P)(INFRACFG_AO_BASE+0xF50))
#define INFRASYS_EMI_BUS_CTRL_1	((UINT32P)(INFRACFG_AO_BASE+0xF70))
#define INFRA_AO_SCPSYS_APB_ASYNC_STA	((UINT32P)(INFRACFG_AO_BASE+0xA00))
#define INFRA_AO_MD32_TX_APB_ASYNC_STA	((UINT32P)(INFRACFG_AO_BASE+0xA04))
#define INFRA_AO_MD32_RX_APB_ASYNC_STA	((UINT32P)(INFRACFG_AO_BASE+0xA08))
#define INFRA_AO_CKSYS_APB_ASYNC_STA	((UINT32P)(INFRACFG_AO_BASE+0xA0C))
#define INFRA_AO_PMIC_WRAP_TX_APB_ASYNC_STA	((UINT32P)(INFRACFG_AO_BASE+0xA10))
#define INFRA_AO_SSHUB_APB_ASYNC_STA	((UINT32P)(INFRACFG_AO_BASE+0xA14))
#define INFRA_AO_SEJ_APB_ASYNC_STA	((UINT32P)(INFRACFG_AO_BASE+0xA18))
#define PLL_ULPOSC_CON0	((UINT32P)(INFRACFG_AO_BASE+0xB00))
#define PLL_ULPOSC_CON1	((UINT32P)(INFRACFG_AO_BASE+0xB04))
#define PLL_ULPOSC_CON2	((UINT32P)(INFRACFG_AO_BASE+0xB08))
#define PLL_ULPOSC_CON3	((UINT32P)(INFRACFG_AO_BASE+0xB0C))
#define PLL_AUXADC_CON0	((UINT32P)(INFRACFG_AO_BASE+0xB10))
#define FPGA_VERSION_YEAR	((UINT32P)(INFRACFG_AO_BASE+0xE00))
#define FPGA_VERSION_MONTH	((UINT32P)(INFRACFG_AO_BASE+0xE04))
#define FPGA_VERSION_DAY	((UINT32P)(INFRACFG_AO_BASE+0xE08))
#define FPGA_VERSION_HOUR	((UINT32P)(INFRACFG_AO_BASE+0xE0C))
#define FPGA_VERSION_MINUTE	((UINT32P)(INFRACFG_AO_BASE+0xE10))
#define FPGA_VERSION_SECOND	((UINT32P)(INFRACFG_AO_BASE+0xE14))
#define FPGA_VERSION_HWPIC	((UINT32P)(INFRACFG_AO_BASE+0xE18))
#define FPGA_GPIO_GPI	((UINT32P)(INFRACFG_AO_BASE+0xE80))
#define FPGA_GPIO_GPO	((UINT32P)(INFRACFG_AO_BASE+0xE84))
#define FPGA_GPIO_DIR	((UINT32P)(INFRACFG_AO_BASE+0xE88))
#define FPGA_DBGINFO_SWITCH	((UINT32P)(INFRACFG_AO_BASE+0xEF0))
#define INFRA_AO_SEC_CON	((UINT32P)(INFRACFG_AO_BASE+0xF80))
#define INFRA_AO_SEC_CG_CON0	((UINT32P)(INFRACFG_AO_BASE+0xF84))
#define INFRA_AO_SEC_CG_CON1	((UINT32P)(INFRACFG_AO_BASE+0xF88))
#define INFRA_AO_SEC_RST_CON0	((UINT32P)(INFRACFG_AO_BASE+0xF8C))
#define INFRA_AO_SEC_RST_CON1	((UINT32P)(INFRACFG_AO_BASE+0xF90))
#define INFRA_AO_SEC_RST_CON2	((UINT32P)(INFRACFG_AO_BASE+0xF94))
#define GCPU_SEC_CON	((UINT32P)(INFRACFG_AO_BASE+0xF98))
#define INFRA_AO_SEC_CG_CON2	((UINT32P)(INFRACFG_AO_BASE+0xF9C))
#define INFRA_AO_SEC_RST_CON3	((UINT32P)(INFRACFG_AO_BASE+0xFA0))
#define INFRA_AO_SEC_CG_CON3	((UINT32P)(INFRACFG_AO_BASE+0xFA4))
#define INFRA_AO_SEC_CG_CON4	((UINT32P)(INFRACFG_AO_BASE+0xFA8))
#define CLDMA_CTRL	((UINT32P)(INFRACFG_AO_BASE+0xC00))
#define GCE_CTRL	((UINT32P)(INFRACFG_AO_BASE+0xC04))
#define MD1_MAGIC_NUM	((UINT32P)(INFRACFG_AO_BASE+0x659E))
#define C2K_MAGIC_NUM	((UINT32P)(INFRACFG_AO_BASE+0xC275))
#define INFRA_AO_MBIST_BACKGROUND	((UINT32P)(INFRACFG_AO_BASE+0xD00))
#define INFRA_AO_MBIST_RSTB	((UINT32P)(INFRACFG_AO_BASE+0xD04))
#define INFRA_AO_MBIST_DELSEL	((UINT32P)(INFRACFG_AO_BASE+0xD08))
#define INFRA_AO_MBIST_DELSEL1	((UINT32P)(INFRACFG_AO_BASE+0xD0c))
#define INFRA_AO_MBIST_DELSEL2	((UINT32P)(INFRACFG_AO_BASE+0xD10))
#define INFRA_AO_MBIST_DELSEL3	((UINT32P)(INFRACFG_AO_BASE+0xD14))
#define INFRA_AO_MBIST_DELSEL4	((UINT32P)(INFRACFG_AO_BASE+0xD18))
#define INFRA_AO_MBIST_BSEL	((UINT32P)(INFRACFG_AO_BASE+0xD1c))
#define INFRA_AO_MBIST_BSEL1	((UINT32P)(INFRACFG_AO_BASE+0xD20))
#define INFRA_AO_MBIST_SIGNATURE1	((UINT32P)(INFRACFG_AO_BASE+0xD24))
#define INFRA_AO_MBIST_SIGNATURE2	((UINT32P)(INFRACFG_AO_BASE+0xD28))
#define INFRA_AO_MBIST_SIGNATURE3	((UINT32P)(INFRACFG_AO_BASE+0xD2c))
#define INFRA_AO_MBIST_SIGNATURE4	((UINT32P)(INFRACFG_AO_BASE+0xD30))
#define INFRA_AO_MBIST_SIGNATURE5	((UINT32P)(INFRACFG_AO_BASE+0xD34))
#define INFRA_AO_MBIST_SIGNATURE6	((UINT32P)(INFRACFG_AO_BASE+0xD38))
#define INFRA_AO_MBIST_SLEEP	((UINT32P)(INFRACFG_AO_BASE+0xD3c))
#define INFRA_AO_MBIST_SLEEP1	((UINT32P)(INFRACFG_AO_BASE+0xD40))
#define INFRA_AO_MBIST_HOLDB	((UINT32P)(INFRACFG_AO_BASE+0xD44))
#define INFRA_AO_MBIST_MODE	((UINT32P)(INFRACFG_AO_BASE+0xD48))
#define INFRA_AO_MBIST_DEBUG	((UINT32P)(INFRACFG_AO_BASE+0xD4c))
#define INFRA_AO_MBIST_DONE	((UINT32P)(INFRACFG_AO_BASE+0xD50))
#define INFRA_AO_MBIST_FAIL	((UINT32P)(INFRACFG_AO_BASE+0xD54))
#define INFRA_AO_MBIST_FAIL1	((UINT32P)(INFRACFG_AO_BASE+0xD58))
#define INFRA_AO_MBIST_CKSUM1	((UINT32P)(INFRACFG_AO_BASE+0xD5c))
#define INFRA_AO_MBIST_CKSUM2	((UINT32P)(INFRACFG_AO_BASE+0xD60))
#define INFRA_AO_MBIST_CKSUM3	((UINT32P)(INFRACFG_AO_BASE+0xD64))
#define INFRA_AO_MBIST_CKSUM4	((UINT32P)(INFRACFG_AO_BASE+0xD68))
#define INFRA_AO_MBIST_CKSUM5	((UINT32P)(INFRACFG_AO_BASE+0xD6c))
#define INFRA_AO_MBIST_CKSUM6	((UINT32P)(INFRACFG_AO_BASE+0xD70))
#define INFRA_AO_MBIST_RP_OK	((UINT32P)(INFRACFG_AO_BASE+0xD74))
#define INFRA_AO_MBIST_RP_OK1	((UINT32P)(INFRACFG_AO_BASE+0xD78))
#define INFRA_AO_MBIST_RP_FAIL	((UINT32P)(INFRACFG_AO_BASE+0xD7c))
#define INFRA_AO_MBIST_RP_FAIL1	((UINT32P)(INFRACFG_AO_BASE+0xD80))
#define INFRA_AO_MBIST_PRE_FUSE	((UINT32P)(INFRACFG_AO_BASE+0xD84))
#define INFRA_AO_MBIST_PRE_FUSE1	((UINT32P)(INFRACFG_AO_BASE+0xD88))
#define INFRA_AO_MBIST_PRE_FUSE2	((UINT32P)(INFRACFG_AO_BASE+0xD8c))
#define INFRA_AO_MBIST_PRE_FUSE3	((UINT32P)(INFRACFG_AO_BASE+0xD90))
#define INFRA_AO_MBIST_PRE_FUSE4	((UINT32P)(INFRACFG_AO_BASE+0xD94))
#define INFRA_AO_MBIST_PRE_FUSE5	((UINT32P)(INFRACFG_AO_BASE+0xD98))
#define INFRA_AO_MBIST_PRE_FUSE6	((UINT32P)(INFRACFG_AO_BASE+0xD9c))
#define INFRA_AO_MBIST_PRE_FUSE7	((UINT32P)(INFRACFG_AO_BASE+0xDA0))
#define INFRA_AO_MBIST_PRE_FUSE8	((UINT32P)(INFRACFG_AO_BASE+0xDA4))

// APB Module pmic_wrap
#define PWRAP_BASE (0x10010000)
#define PMIC_WRAP_MUX_SEL	((UINT32P)(PWRAP_BASE+0x0))
#define PMIC_WRAP_WRAP_EN	((UINT32P)(PWRAP_BASE+0x4))
#define PMIC_WRAP_DIO_EN	((UINT32P)(PWRAP_BASE+0x8))
#define PMIC_WRAP_SI_SAMPLE_CTRL	((UINT32P)(PWRAP_BASE+0xC))
#define PMIC_WRAP_RDDMY	((UINT32P)(PWRAP_BASE+0x10))
#define PMIC_WRAP_CSHEXT_WRITE	((UINT32P)(PWRAP_BASE+0x14))
#define PMIC_WRAP_CSHEXT_READ	((UINT32P)(PWRAP_BASE+0x18))
#define PMIC_WRAP_CSLEXT_WRITE	((UINT32P)(PWRAP_BASE+0x1C))
#define PMIC_WRAP_CSLEXT_READ	((UINT32P)(PWRAP_BASE+0x20))
#define PMIC_WRAP_STAUPD_CTRL	((UINT32P)(PWRAP_BASE+0x24))
#define PMIC_WRAP_STAUPD_GRPEN	((UINT32P)(PWRAP_BASE+0x28))
#define PMIC_WRAP_EINT_STA0_ADR	((UINT32P)(PWRAP_BASE+0x2C))
#define PMIC_WRAP_EINT_STA1_ADR	((UINT32P)(PWRAP_BASE+0x30))
#define PMIC_WRAP_EINT_STA	((UINT32P)(PWRAP_BASE+0x34))
#define PMIC_WRAP_EINT_CLR	((UINT32P)(PWRAP_BASE+0x38))
#define PMIC_WRAP_EINT_CTRL	((UINT32P)(PWRAP_BASE+0x3C))
#define PMIC_WRAP_STAUPD_MAN_TRIG	((UINT32P)(PWRAP_BASE+0x40))
#define PMIC_WRAP_STAUPD_STA	((UINT32P)(PWRAP_BASE+0x44))
#define PMIC_WRAP_WRAP_STA	((UINT32P)(PWRAP_BASE+0x48))
#define PMIC_WRAP_HARB_INIT	((UINT32P)(PWRAP_BASE+0x4C))
#define PMIC_WRAP_HARB_HPRIO	((UINT32P)(PWRAP_BASE+0x50))
#define PMIC_WRAP_HIPRIO_ARB_EN	((UINT32P)(PWRAP_BASE+0x54))
#define PMIC_WRAP_HARB_STA0	((UINT32P)(PWRAP_BASE+0x58))
#define PMIC_WRAP_HARB_STA1	((UINT32P)(PWRAP_BASE+0x5C))
#define PMIC_WRAP_MAN_EN	((UINT32P)(PWRAP_BASE+0x60))
#define PMIC_WRAP_MAN_CMD	((UINT32P)(PWRAP_BASE+0x64))
#define PMIC_WRAP_MAN_RDATA	((UINT32P)(PWRAP_BASE+0x68))
#define PMIC_WRAP_MAN_VLDCLR	((UINT32P)(PWRAP_BASE+0x6C))
#define PMIC_WRAP_WACS0_EN	((UINT32P)(PWRAP_BASE+0x70))
#define PMIC_WRAP_INIT_DONE0	((UINT32P)(PWRAP_BASE+0x74))
#define PMIC_WRAP_WACS0_CMD	((UINT32P)(PWRAP_BASE+0x78))
#define PMIC_WRAP_WACS0_RDATA	((UINT32P)(PWRAP_BASE+0x7C))
#define PMIC_WRAP_WACS0_VLDCLR	((UINT32P)(PWRAP_BASE+0x80))
#define PMIC_WRAP_WACS1_EN	((UINT32P)(PWRAP_BASE+0x84))
#define PMIC_WRAP_INIT_DONE1	((UINT32P)(PWRAP_BASE+0x88))
#define PMIC_WRAP_WACS1_CMD	((UINT32P)(PWRAP_BASE+0x8C))
#define PMIC_WRAP_WACS1_RDATA	((UINT32P)(PWRAP_BASE+0x90))
#define PMIC_WRAP_WACS1_VLDCLR	((UINT32P)(PWRAP_BASE+0x94))
#define PMIC_WRAP_WACS2_EN	((UINT32P)(PWRAP_BASE+0x98))
#define PMIC_WRAP_INIT_DONE2	((UINT32P)(PWRAP_BASE+0x9C))
#define PMIC_WRAP_WACS2_CMD	((UINT32P)(PWRAP_BASE+0xA0))
#define PMIC_WRAP_WACS2_RDATA	((UINT32P)(PWRAP_BASE+0xA4))
#define PMIC_WRAP_WACS2_VLDCLR	((UINT32P)(PWRAP_BASE+0xA8))
#define PMIC_WRAP_WACS3_EN	((UINT32P)(PWRAP_BASE+0xAC))
#define PMIC_WRAP_INIT_DONE3	((UINT32P)(PWRAP_BASE+0xB0))
#define PMIC_WRAP_WACS3_CMD	((UINT32P)(PWRAP_BASE+0xB4))
#define PMIC_WRAP_WACS3_RDATA	((UINT32P)(PWRAP_BASE+0xB8))
#define PMIC_WRAP_WACS3_VLDCLR	((UINT32P)(PWRAP_BASE+0xBC))
#define PMIC_WRAP_INT0_EN	((UINT32P)(PWRAP_BASE+0xC0))
#define PMIC_WRAP_INT0_FLG_RAW	((UINT32P)(PWRAP_BASE+0xC4))
#define PMIC_WRAP_INT0_FLG	((UINT32P)(PWRAP_BASE+0xC8))
#define PMIC_WRAP_INT0_CLR	((UINT32P)(PWRAP_BASE+0xCC))
#define PMIC_WRAP_INT1_EN	((UINT32P)(PWRAP_BASE+0xD0))
#define PMIC_WRAP_INT1_FLG_RAW	((UINT32P)(PWRAP_BASE+0xD4))
#define PMIC_WRAP_INT1_FLG	((UINT32P)(PWRAP_BASE+0xD8))
#define PMIC_WRAP_INT1_CLR	((UINT32P)(PWRAP_BASE+0xDC))
#define PMIC_WRAP_SIG_ADR	((UINT32P)(PWRAP_BASE+0xE0))
#define PMIC_WRAP_SIG_MODE	((UINT32P)(PWRAP_BASE+0xE4))
#define PMIC_WRAP_SIG_VALUE	((UINT32P)(PWRAP_BASE+0xE8))
#define PMIC_WRAP_SIG_ERRVAL	((UINT32P)(PWRAP_BASE+0xEC))
#define PMIC_WRAP_CRC_EN	((UINT32P)(PWRAP_BASE+0xF0))
#define PMIC_WRAP_TIMER_EN	((UINT32P)(PWRAP_BASE+0xF4))
#define PMIC_WRAP_TIMER_STA	((UINT32P)(PWRAP_BASE+0xF8))
#define PMIC_WRAP_WDT_UNIT	((UINT32P)(PWRAP_BASE+0xFC))
#define PMIC_WRAP_WDT_SRC_EN	((UINT32P)(PWRAP_BASE+0x100))
#define PMIC_WRAP_WDT_FLG	((UINT32P)(PWRAP_BASE+0x104))
#define PMIC_WRAP_DEBUG_INT_SEL	((UINT32P)(PWRAP_BASE+0x108))
#define PMIC_WRAP_DVFS_ADR0	((UINT32P)(PWRAP_BASE+0x10C))
#define PMIC_WRAP_DVFS_WDATA0	((UINT32P)(PWRAP_BASE+0x110))
#define PMIC_WRAP_DVFS_ADR1	((UINT32P)(PWRAP_BASE+0x114))
#define PMIC_WRAP_DVFS_WDATA1	((UINT32P)(PWRAP_BASE+0x118))
#define PMIC_WRAP_DVFS_ADR2	((UINT32P)(PWRAP_BASE+0x11C))
#define PMIC_WRAP_DVFS_WDATA2	((UINT32P)(PWRAP_BASE+0x120))
#define PMIC_WRAP_DVFS_ADR3	((UINT32P)(PWRAP_BASE+0x124))
#define PMIC_WRAP_DVFS_WDATA3	((UINT32P)(PWRAP_BASE+0x128))
#define PMIC_WRAP_DVFS_ADR4	((UINT32P)(PWRAP_BASE+0x12C))
#define PMIC_WRAP_DVFS_WDATA4	((UINT32P)(PWRAP_BASE+0x130))
#define PMIC_WRAP_DVFS_ADR5	((UINT32P)(PWRAP_BASE+0x134))
#define PMIC_WRAP_DVFS_WDATA5	((UINT32P)(PWRAP_BASE+0x138))
#define PMIC_WRAP_DVFS_ADR6	((UINT32P)(PWRAP_BASE+0x13C))
#define PMIC_WRAP_DVFS_WDATA6	((UINT32P)(PWRAP_BASE+0x140))
#define PMIC_WRAP_DVFS_ADR7	((UINT32P)(PWRAP_BASE+0x144))
#define PMIC_WRAP_DVFS_WDATA7	((UINT32P)(PWRAP_BASE+0x148))
#define PMIC_WRAP_DVFS_ADR8	((UINT32P)(PWRAP_BASE+0x14C))
#define PMIC_WRAP_DVFS_WDATA8	((UINT32P)(PWRAP_BASE+0x150))
#define PMIC_WRAP_DVFS_ADR9	((UINT32P)(PWRAP_BASE+0x154))
#define PMIC_WRAP_DVFS_WDATA9	((UINT32P)(PWRAP_BASE+0x158))
#define PMIC_WRAP_DVFS_ADR10	((UINT32P)(PWRAP_BASE+0x15C))
#define PMIC_WRAP_DVFS_WDATA10	((UINT32P)(PWRAP_BASE+0x160))
#define PMIC_WRAP_DVFS_ADR11	((UINT32P)(PWRAP_BASE+0x164))
#define PMIC_WRAP_DVFS_WDATA11	((UINT32P)(PWRAP_BASE+0x168))
#define PMIC_WRAP_DVFS_ADR12	((UINT32P)(PWRAP_BASE+0x16C))
#define PMIC_WRAP_DVFS_WDATA12	((UINT32P)(PWRAP_BASE+0x170))
#define PMIC_WRAP_DVFS_ADR13	((UINT32P)(PWRAP_BASE+0x174))
#define PMIC_WRAP_DVFS_WDATA13	((UINT32P)(PWRAP_BASE+0x178))
#define PMIC_WRAP_DVFS_ADR14	((UINT32P)(PWRAP_BASE+0x17C))
#define PMIC_WRAP_DVFS_WDATA14	((UINT32P)(PWRAP_BASE+0x180))
#define PMIC_WRAP_DVFS_ADR15	((UINT32P)(PWRAP_BASE+0x184))
#define PMIC_WRAP_DVFS_WDATA15	((UINT32P)(PWRAP_BASE+0x188))
#define PMIC_WRAP_DCXO_ENABLE	((UINT32P)(PWRAP_BASE+0x18C))
#define PMIC_WRAP_DCXO_CONN_ADR0	((UINT32P)(PWRAP_BASE+0x190))
#define PMIC_WRAP_DCXO_CONN_WDATA0	((UINT32P)(PWRAP_BASE+0x194))
#define PMIC_WRAP_DCXO_CONN_ADR1	((UINT32P)(PWRAP_BASE+0x198))
#define PMIC_WRAP_DCXO_CONN_WDATA1	((UINT32P)(PWRAP_BASE+0x19C))
#define PMIC_WRAP_DCXO_NFC_ADR0	((UINT32P)(PWRAP_BASE+0x1A0))
#define PMIC_WRAP_DCXO_NFC_WDATA0	((UINT32P)(PWRAP_BASE+0x1A4))
#define PMIC_WRAP_DCXO_NFC_ADR1	((UINT32P)(PWRAP_BASE+0x1A8))
#define PMIC_WRAP_DCXO_NFC_WDATA1	((UINT32P)(PWRAP_BASE+0x1AC))
#define PMIC_WRAP_SPMINF_STA	((UINT32P)(PWRAP_BASE+0x1B0))
#define PMIC_WRAP_CIPHER_KEY_SEL	((UINT32P)(PWRAP_BASE+0x1B4))
#define PMIC_WRAP_CIPHER_IV_SEL	((UINT32P)(PWRAP_BASE+0x1B8))
#define PMIC_WRAP_CIPHER_EN	((UINT32P)(PWRAP_BASE+0x1BC))
#define PMIC_WRAP_CIPHER_RDY	((UINT32P)(PWRAP_BASE+0x1C0))
#define PMIC_WRAP_CIPHER_MODE	((UINT32P)(PWRAP_BASE+0x1C4))
#define PMIC_WRAP_CIPHER_SWRST	((UINT32P)(PWRAP_BASE+0x1C8))
#define PMIC_WRAP_DCM_EN	((UINT32P)(PWRAP_BASE+0x1CC))
#define PMIC_WRAP_DCM_SPI_DBC_PRD	((UINT32P)(PWRAP_BASE+0x1D0))
#define PMIC_WRAP_DCM_DBC_PRD	((UINT32P)(PWRAP_BASE+0x1D4))
#define PMIC_WRAP_EXT_CK	((UINT32P)(PWRAP_BASE+0x1D8))
#define PMIC_WRAP_ADC_CMD_ADDR	((UINT32P)(PWRAP_BASE+0x1DC))
#define PMIC_WRAP_PWRAP_ADC_CMD	((UINT32P)(PWRAP_BASE+0x1E0))
#define PMIC_WRAP_GPS_ADC_RDATA_ADDR	((UINT32P)(PWRAP_BASE+0x1E4))
#define PMIC_WRAP_GPS_STA	((UINT32P)(PWRAP_BASE+0x1E8))
#define PMIC_WRAP_GPS_ADC_OPTIONS	((UINT32P)(PWRAP_BASE+0x1EC))
#define PMIC_WRAP_SWRST	((UINT32P)(PWRAP_BASE+0x1F0))
#define PMIC_WRAP_SPM_SLEEP_GATING_CTRL	((UINT32P)(PWRAP_BASE+0x1F4))
#define PMIC_WRAP_SCP_SLEEP_GATING_CTRL	((UINT32P)(PWRAP_BASE+0x1F8))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR_LATEST	((UINT32P)(PWRAP_BASE+0x1FC))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR_WP	((UINT32P)(PWRAP_BASE+0x200))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR0	((UINT32P)(PWRAP_BASE+0x204))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR1	((UINT32P)(PWRAP_BASE+0x208))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR2	((UINT32P)(PWRAP_BASE+0x20C))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR3	((UINT32P)(PWRAP_BASE+0x210))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR4	((UINT32P)(PWRAP_BASE+0x214))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR5	((UINT32P)(PWRAP_BASE+0x218))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR6	((UINT32P)(PWRAP_BASE+0x21C))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR7	((UINT32P)(PWRAP_BASE+0x220))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR8	((UINT32P)(PWRAP_BASE+0x224))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR9	((UINT32P)(PWRAP_BASE+0x228))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR10	((UINT32P)(PWRAP_BASE+0x22C))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR11	((UINT32P)(PWRAP_BASE+0x230))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR12	((UINT32P)(PWRAP_BASE+0x234))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR13	((UINT32P)(PWRAP_BASE+0x238))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR14	((UINT32P)(PWRAP_BASE+0x23C))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR15	((UINT32P)(PWRAP_BASE+0x240))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR16	((UINT32P)(PWRAP_BASE+0x244))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR17	((UINT32P)(PWRAP_BASE+0x248))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR18	((UINT32P)(PWRAP_BASE+0x24C))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR19	((UINT32P)(PWRAP_BASE+0x250))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR20	((UINT32P)(PWRAP_BASE+0x254))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR21	((UINT32P)(PWRAP_BASE+0x258))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR22	((UINT32P)(PWRAP_BASE+0x25C))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR23	((UINT32P)(PWRAP_BASE+0x260))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR24	((UINT32P)(PWRAP_BASE+0x264))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR25	((UINT32P)(PWRAP_BASE+0x268))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR26	((UINT32P)(PWRAP_BASE+0x26C))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR27	((UINT32P)(PWRAP_BASE+0x270))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR28	((UINT32P)(PWRAP_BASE+0x274))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR29	((UINT32P)(PWRAP_BASE+0x278))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR30	((UINT32P)(PWRAP_BASE+0x27C))
#define PMIC_WRAP_MD_ADC_RDATA_ADDR31	((UINT32P)(PWRAP_BASE+0x280))
#define PMIC_WRAP_MD_ADC_MODE_SEL	((UINT32P)(PWRAP_BASE+0x284))
#define PMIC_WRAP_MD_ADC_STA0	((UINT32P)(PWRAP_BASE+0x288))
#define PMIC_WRAP_MD_ADC_STA1	((UINT32P)(PWRAP_BASE+0x28C))
#define PMIC_WRAP_PRIORITY_USER_SEL_0	((UINT32P)(PWRAP_BASE+0x290))
#define PMIC_WRAP_PRIORITY_USER_SEL_1	((UINT32P)(PWRAP_BASE+0x294))
#define PMIC_WRAP_ARBITER_OUT_SEL_0	((UINT32P)(PWRAP_BASE+0x298))
#define PMIC_WRAP_ARBITER_OUT_SEL_1	((UINT32P)(PWRAP_BASE+0x29C))
#define PMIC_WRAP_STARV_COUNTER_0	((UINT32P)(PWRAP_BASE+0x2A0))
#define PMIC_WRAP_STARV_COUNTER_1	((UINT32P)(PWRAP_BASE+0x2A4))
#define PMIC_WRAP_STARV_COUNTER_2	((UINT32P)(PWRAP_BASE+0x2A8))
#define PMIC_WRAP_STARV_COUNTER_3	((UINT32P)(PWRAP_BASE+0x2AC))
#define PMIC_WRAP_STARV_COUNTER_4	((UINT32P)(PWRAP_BASE+0x2B0))
#define PMIC_WRAP_STARV_COUNTER_5	((UINT32P)(PWRAP_BASE+0x2B4))
#define PMIC_WRAP_STARV_COUNTER_6	((UINT32P)(PWRAP_BASE+0x2B8))
#define PMIC_WRAP_STARV_COUNTER_7	((UINT32P)(PWRAP_BASE+0x2BC))
#define PMIC_WRAP_STARV_COUNTER_8	((UINT32P)(PWRAP_BASE+0x2C0))
#define PMIC_WRAP_STARV_COUNTER_9	((UINT32P)(PWRAP_BASE+0x2C4))
#define PMIC_WRAP_STARV_COUNTER_10	((UINT32P)(PWRAP_BASE+0x2C8))
#define PMIC_WRAP_STARV_COUNTER_11	((UINT32P)(PWRAP_BASE+0x2CC))
#define PMIC_WRAP_STARV_COUNTER_12	((UINT32P)(PWRAP_BASE+0x2D0))
#define PMIC_WRAP_STARV_COUNTER_13	((UINT32P)(PWRAP_BASE+0x2D4))
#define PMIC_WRAP_STARV_COUNTER_14	((UINT32P)(PWRAP_BASE+0x2D8))
#define PMIC_WRAP_STARV_COUNTER_15	((UINT32P)(PWRAP_BASE+0x2DC))
#define PMIC_WRAP_STARV_COUNTER_0_STATUS	((UINT32P)(PWRAP_BASE+0x2E0))
#define PMIC_WRAP_STARV_COUNTER_1_STATUS	((UINT32P)(PWRAP_BASE+0x2E4))
#define PMIC_WRAP_STARV_COUNTER_2_STATUS	((UINT32P)(PWRAP_BASE+0x2E8))
#define PMIC_WRAP_STARV_COUNTER_3_STATUS	((UINT32P)(PWRAP_BASE+0x2EC))
#define PMIC_WRAP_STARV_COUNTER_4_STATUS	((UINT32P)(PWRAP_BASE+0x2F0))
#define PMIC_WRAP_STARV_COUNTER_5_STATUS	((UINT32P)(PWRAP_BASE+0x2F4))
#define PMIC_WRAP_STARV_COUNTER_6_STATUS	((UINT32P)(PWRAP_BASE+0x2F8))
#define PMIC_WRAP_STARV_COUNTER_7_STATUS	((UINT32P)(PWRAP_BASE+0x2FC))
#define PMIC_WRAP_STARV_COUNTER_8_STATUS	((UINT32P)(PWRAP_BASE+0x300))
#define PMIC_WRAP_STARV_COUNTER_9_STATUS	((UINT32P)(PWRAP_BASE+0x304))
#define PMIC_WRAP_STARV_COUNTER_10_STATUS	((UINT32P)(PWRAP_BASE+0x308))
#define PMIC_WRAP_STARV_COUNTER_11_STATUS	((UINT32P)(PWRAP_BASE+0x30C))
#define PMIC_WRAP_STARV_COUNTER_12_STATUS	((UINT32P)(PWRAP_BASE+0x310))
#define PMIC_WRAP_STARV_COUNTER_13_STATUS	((UINT32P)(PWRAP_BASE+0x314))
#define PMIC_WRAP_STARV_COUNTER_14_STATUS	((UINT32P)(PWRAP_BASE+0x318))
#define PMIC_WRAP_STARV_COUNTER_15_STATUS	((UINT32P)(PWRAP_BASE+0x31C))
#define PMIC_WRAP_STARV_COUNTER_CLR	((UINT32P)(PWRAP_BASE+0x320))
#define PMIC_WRAP_STARV_PRIO_STATUS	((UINT32P)(PWRAP_BASE+0x324))
#define PMIC_WRAP_DEBUG_STATUS	((UINT32P)(PWRAP_BASE+0x328))
#define PMIC_WRAP_DEBUG_SQUENCE_0	((UINT32P)(PWRAP_BASE+0x32C))
#define PMIC_WRAP_DEBUG_SQUENCE_1	((UINT32P)(PWRAP_BASE+0x330))
#define PMIC_WRAP_DEBUG_SQUENCE_2	((UINT32P)(PWRAP_BASE+0x334))
#define PMIC_WRAP_DEBUG_SQUENCE_3	((UINT32P)(PWRAP_BASE+0x338))
#define PMIC_WRAP_DEBUG_SQUENCE_4	((UINT32P)(PWRAP_BASE+0x33C))
#define PMIC_WRAP_DEBUG_SQUENCE_5	((UINT32P)(PWRAP_BASE+0x340))
#define PMIC_WRAP_DEBUG_SQUENCE_6	((UINT32P)(PWRAP_BASE+0x344))
#define PMIC_WRAP_DEBUG_SW_DRIVER_0	((UINT32P)(PWRAP_BASE+0x348))
#define PMIC_WRAP_DEBUG_SW_DRIVER_1	((UINT32P)(PWRAP_BASE+0x34C))
#define PMIC_WRAP_DEBUG_SW_DRIVER_2	((UINT32P)(PWRAP_BASE+0x350))
#define PMIC_WRAP_DEBUG_SW_DRIVER_3	((UINT32P)(PWRAP_BASE+0x354))
#define PMIC_WRAP_DEBUG_SW_DRIVER_4	((UINT32P)(PWRAP_BASE+0x358))
#define PMIC_WRAP_DEBUG_SW_DRIVER_5	((UINT32P)(PWRAP_BASE+0x35C))
#define PMIC_WRAP_BWC_OPTIONS	((UINT32P)(PWRAP_BASE+0x360))
#define PMIC_WRAP_RESERVED	((UINT32P)(PWRAP_BASE+0x364))

// APB Module pmic_wrap_p2p
#define PWRAP_P2P_BASE (0x109CB000)
#define PMIC_WRAP_P2P_WACS_P2P_EN	((UINT32P)(PWRAP_P2P_BASE+0x200))
#define PMIC_WRAP_P2P_INIT_DONE_P2P	((UINT32P)(PWRAP_P2P_BASE+0x204))
#define PMIC_WRAP_P2P_WACS_P2P_CMD	((UINT32P)(PWRAP_P2P_BASE+0x208))
#define PMIC_WRAP_P2P_WACS_P2P_RDATA	((UINT32P)(PWRAP_P2P_BASE+0x20C))
#define PMIC_WRAP_P2P_WACS_P2P_VLDCLR	((UINT32P)(PWRAP_P2P_BASE+0x210))

// APB Module pmic_wrap_md32
#define PWRAP_MD32_BASE (0x10A48000)
#define PMIC_WRAP_MD32_WACS_MD32_EN	((UINT32P)(PWRAP_MD32_BASE+0x200))
#define PMIC_WRAP_MD32_INIT_DONE_MD32	((UINT32P)(PWRAP_MD32_BASE+0x204))
#define PMIC_WRAP_MD32_WACS_MD32_CMD	((UINT32P)(PWRAP_MD32_BASE+0x208))
#define PMIC_WRAP_MD32_WACS_MD32_RDATA	((UINT32P)(PWRAP_MD32_BASE+0x20C))
#define PMIC_WRAP_MD32_WACS_MD32_VLDCLR	((UINT32P)(PWRAP_MD32_BASE+0x210))
#define PMIC_WRAP_MD32_MD32_STA	((UINT32P)(PWRAP_MD32_BASE+0x33C))

// APB Module pericfg
#define PERICFG_BASE (0x11010000)
#define PERI_GLOBALCON_DCMCTL	((UINT32P)(PERICFG_BASE+0x000))
#define PERI_GLOBALCON_CKSEL	((UINT32P)(PERICFG_BASE+0x004))
#define PERIAXI_AHB_DEC_EXT	((UINT32P)(PERICFG_BASE+0x020))
#define PERIAXI_AHB_HBUS_LAYER0_CTRL0	((UINT32P)(PERICFG_BASE+0x024))
#define PERIAXI_AHB_HBUS_LAYER0_CTRL1	((UINT32P)(PERICFG_BASE+0x028))
#define PERIAXI_AHB_HBUS_LAYER0_CTRL2	((UINT32P)(PERICFG_BASE+0x02c))
#define PERIAXI_AHB_HBUS_LAYER1_CTRL0	((UINT32P)(PERICFG_BASE+0x030))
#define PERIAXI_AHB_HBUS_LAYER1_CTRL1	((UINT32P)(PERICFG_BASE+0x034))
#define PERIAXI_AHB_HBUS_LAYER1_CTRL2	((UINT32P)(PERICFG_BASE+0x038))
#define PERIAXI_AHB_QBUS_LAYER2_CTRL0	((UINT32P)(PERICFG_BASE+0x03c))
#define PERIAXI_AHB_QBUS_LAYER2_CTRL1	((UINT32P)(PERICFG_BASE+0x040))
#define PERIAXI_AHB_H2X_CTRL0	((UINT32P)(PERICFG_BASE+0x044))
#define PERIAXI_AHB_H2X_CTRL1	((UINT32P)(PERICFG_BASE+0x048))
#define PERIAXI_AXI_F2S_S2F	((UINT32P)(PERICFG_BASE+0x04c))
#define PERIAXI_AXI_SLICE	((UINT32P)(PERICFG_BASE+0x050))
#define PERIAXI_AXI_QBUS_CTRL0	((UINT32P)(PERICFG_BASE+0x054))
#define PERIAXI_AXI_QBUS_CTRL1	((UINT32P)(PERICFG_BASE+0x058))
#define PERI_AHB_DMY_HUSER	((UINT32P)(PERICFG_BASE+0x05c))
#define PERI_USB_WAKEUP_DEC_CON0	((UINT32P)(PERICFG_BASE+0x060))
#define PERI_USB_WAKEUP_DEC_CON1	((UINT32P)(PERICFG_BASE+0x064))
#define PERI_I2C_MODE_ENABLE	((UINT32P)(PERICFG_BASE+0x068))
#define PERI_MISC	((UINT32P)(PERICFG_BASE+0x06c))
#define PERI_SPI_HUSER_CTRL0	((UINT32P)(PERICFG_BASE+0x070))
#define PERI_SPI_HUSER_CTRL1	((UINT32P)(PERICFG_BASE+0x074))
#define PERI_SPI_HUSER_CTRL2	((UINT32P)(PERICFG_BASE+0x078))
#define PERI_DMAE_HUSER	((UINT32P)(PERICFG_BASE+0x07c))
#define PERI_MSDC_USER	((UINT32P)(PERICFG_BASE+0x080))
#define PERI_SSUSB_USER	((UINT32P)(PERICFG_BASE+0x084))
#define PERI_AXI_DMY_USER	((UINT32P)(PERICFG_BASE+0x088))
#define PERI_SPI_ULTRA	((UINT32P)(PERICFG_BASE+0x08c))
#define PERI_SSUSB_ULTRA	((UINT32P)(PERICFG_BASE+0x090))
#define PERI_8GB_DDREN	((UINT32P)(PERICFG_BASE+0x094))
#define PERI_ADDR_SHIFT_CTRL0	((UINT32P)(PERICFG_BASE+0x098))
#define PERI_ADDR_SHIFT_CTRL1	((UINT32P)(PERICFG_BASE+0x09c))
#define PERI_ADDR_SHIFT_CTRL2	((UINT32P)(PERICFG_BASE+0x0a0))
#define PERI_ADDR_SHIFT_CTRL3	((UINT32P)(PERICFG_BASE+0x0a4))
#define PERI_ADDR_REMAP_SPARE	((UINT32P)(PERICFG_BASE+0x0a8))
#define PERI_SPARE0	((UINT32P)(PERICFG_BASE+0x0ac))
#define PERI_SPARE1	((UINT32P)(PERICFG_BASE+0x0b0))
#define PERI_QOS_EN	((UINT32P)(PERICFG_BASE+0x0b4))
#define PERI_BND_PDN0_EN	((UINT32P)(PERICFG_BASE+0x0bc))
#define PERI_BND_PDN1_EN	((UINT32P)(PERICFG_BASE+0x0c0))
#define PERI_MISC_PDN_EN	((UINT32P)(PERICFG_BASE+0x0c4))
#define PERI_BND_PDN0_SET	((UINT32P)(PERICFG_BASE+0x0c8))
#define PERI_BND_PDN0_CLR	((UINT32P)(PERICFG_BASE+0x0cc))
#define PERI_BND_PDN0_STA	((UINT32P)(PERICFG_BASE+0x0d0))
#define PERI_BND_PDN1_SET	((UINT32P)(PERICFG_BASE+0x0d4))
#define PERI_BND_PDN1_CLR	((UINT32P)(PERICFG_BASE+0x0d8))
#define PERI_BND_PDN1_STA	((UINT32P)(PERICFG_BASE+0x0dc))
#define PERI_MISC_PDN_SET	((UINT32P)(PERICFG_BASE+0x0e0))
#define PERI_MISC_PDN_CLR	((UINT32P)(PERICFG_BASE+0x0e4))
#define PERI_MISC_PDN_STA	((UINT32P)(PERICFG_BASE+0x0e8))
#define PERIBUS_DBG0	((UINT32P)(PERICFG_BASE+0x0f4))
#define PERIBUS_DBG1	((UINT32P)(PERICFG_BASE+0x0f8))
#define PERIBUS_DBG2	((UINT32P)(PERICFG_BASE+0x0fc))
#define PERIBUS_DBG3	((UINT32P)(PERICFG_BASE+0x100))
#define PERIBUS_DBG4	((UINT32P)(PERICFG_BASE+0x104))
#define PERIBUS_DBG5	((UINT32P)(PERICFG_BASE+0x108))
#define PERIBUS_DBG6	((UINT32P)(PERICFG_BASE+0x10c))
#define PERIBUS_DBG7	((UINT32P)(PERICFG_BASE+0x110))
#define PERIBUS_DBG8	((UINT32P)(PERICFG_BASE+0x114))
#define PERIBUS_DBG9	((UINT32P)(PERICFG_BASE+0x118))
#define PERI_FDE_AES_SI_CTL	((UINT32P)(PERICFG_BASE+0x11c))
#define PERI_FDE_AES_SI_CTL2	((UINT32P)(PERICFG_BASE+0x120))
#define PERI_DEBUG_MON_SEL	((UINT32P)(PERICFG_BASE+0x124))
#define PERI_ADDR_SHIFT_CTRL4	((UINT32P)(PERICFG_BASE+0x128))
#define PERI_MISC_CTRL0	((UINT32P)(PERICFG_BASE+0x12c))
#define PERI_SPI_FLUSH	((UINT32P)(PERICFG_BASE+0x130))
#define PERI_SSUSB_FLUSH	((UINT32P)(PERICFG_BASE+0x134))
#define PERI_UFOZIP_FLUSH	((UINT32P)(PERICFG_BASE+0x138))
#define PERI_UFOZIP_ULTRA	((UINT32P)(PERICFG_BASE+0x13c))
#define PERI_DXCC_USER	((UINT32P)(PERICFG_BASE+0x140))
#define PERI_UFOZIP_ENC_USER	((UINT32P)(PERICFG_BASE+0x144))
#define PERI_UFOZIP_DEC_USER	((UINT32P)(PERICFG_BASE+0x148))
#define PERI_DXCC_CTL	((UINT32P)(PERICFG_BASE+0x14c))
#define PERI_DXCC_P2P_Debug	((UINT32P)(PERICFG_BASE+0x150))
#define PERI_AES_P2P_Debug	((UINT32P)(PERICFG_BASE+0x154))
#define PERI_BUS_MISC_CTRL	((UINT32P)(PERICFG_BASE+0x158))
#define PERIBUS_DBG10	((UINT32P)(PERICFG_BASE+0x15c))
#define PERIBUS_DBG11	((UINT32P)(PERICFG_BASE+0x160))
#define PERI_PWR_MBIST_DBG_SEL01	((UINT32P)(PERICFG_BASE+0x164))
#define PERI_PWR_MBIST_DBG_SEL23	((UINT32P)(PERICFG_BASE+0x168))
#define PERI_AO_MBIST_DBG_SEL01	((UINT32P)(PERICFG_BASE+0x16c))
#define PERI_AO_MBIST_DBG_SEL23	((UINT32P)(PERICFG_BASE+0x170))
#define PERIBUS_DBG12	((UINT32P)(PERICFG_BASE+0x174))
#define PERIBUS_DBG13	((UINT32P)(PERICFG_BASE+0x178))
#define PERIBUS_DBG14	((UINT32P)(PERICFG_BASE+0x17c))
#define PERI_SPARE2	((UINT32P)(PERICFG_BASE+0x180))
#define PERI_SPARE3	((UINT32P)(PERICFG_BASE+0x184))
#define PERI_SPARE4	((UINT32P)(PERICFG_BASE+0x188))
#define PERI_SPARE5	((UINT32P)(PERICFG_BASE+0x18c))
#define PERICFG_PERI_BUS_DCM_CTRL_0	((UINT32P)(PERICFG_BASE+0x200))
#define PERICFG_PERI_BIU_REG_DCM_CTRL	((UINT32P)(PERICFG_BASE+0x210))
#define PERICFG_PERI_BIU_EMI_DCM_CTRL	((UINT32P)(PERICFG_BASE+0x214))
#define PERICFG_PERI_BIU_DBC_CTRL	((UINT32P)(PERICFG_BASE+0x218))
#define PERICFG_PERI_BIU_STALL_CTRL	((UINT32P)(PERICFG_BASE+0x21C))
#define PERICFG_PERI_DCM_EMI_EARLY_CTRL	((UINT32P)(PERICFG_BASE+0x220))
#define PERICFG_PERI_DCM_REG_EARLY_CTRL	((UINT32P)(PERICFG_BASE+0x224))
#define PERICFG_MODULE_SW_CG_0_SET	((UINT32P)(PERICFG_BASE+0x270))
#define PERICFG_MODULE_SW_CG_0_CLR	((UINT32P)(PERICFG_BASE+0x274))
#define PERICFG_MODULE_SW_CG_0_STA	((UINT32P)(PERICFG_BASE+0x278))
#define PERICFG_MODULE_SW_CG_1_SET	((UINT32P)(PERICFG_BASE+0x280))
#define PERICFG_MODULE_SW_CG_1_CLR	((UINT32P)(PERICFG_BASE+0x284))
#define PERICFG_MODULE_SW_CG_1_STA	((UINT32P)(PERICFG_BASE+0x288))
#define PERICFG_MODULE_SW_CG_2_SET	((UINT32P)(PERICFG_BASE+0x290))
#define PERICFG_MODULE_SW_CG_2_CLR	((UINT32P)(PERICFG_BASE+0x294))
#define PERICFG_MODULE_SW_CG_2_STA	((UINT32P)(PERICFG_BASE+0x298))
#define PERICFG_MODULE_SW_CG_3_SET	((UINT32P)(PERICFG_BASE+0x2A0))
#define PERICFG_MODULE_SW_CG_3_CLR	((UINT32P)(PERICFG_BASE+0x2A4))
#define PERICFG_MODULE_SW_CG_3_STA	((UINT32P)(PERICFG_BASE+0x2A8))
#define PERICFG_MODULE_SW_CG_4_SET	((UINT32P)(PERICFG_BASE+0x2B0))
#define PERICFG_MODULE_SW_CG_4_CLR	((UINT32P)(PERICFG_BASE+0x2B4))
#define PERICFG_MODULE_SW_CG_4_STA	((UINT32P)(PERICFG_BASE+0x2B8))
#define PERICFG_MODULE_SW_CG_5_SET	((UINT32P)(PERICFG_BASE+0x2C0))
#define PERICFG_MODULE_SW_CG_5_CLR	((UINT32P)(PERICFG_BASE+0x2C4))
#define PERICFG_MODULE_SW_CG_5_STA	((UINT32P)(PERICFG_BASE+0x2C8))
#define PERICFG_MODULE_CLK_SEL	((UINT32P)(PERICFG_BASE+0x2F0))
#define PERICFG_PERI_GLOBALCON_RST0_SET	((UINT32P)(PERICFG_BASE+0x300))
#define PERICFG_PERI_GLOBALCON_RST0_CLR	((UINT32P)(PERICFG_BASE+0x304))
#define PERICFG_PERI_GLOBALCON_RST0_STA	((UINT32P)(PERICFG_BASE+0x308))
#define PERICFG_PERI_GLOBALCON_RST1_SET	((UINT32P)(PERICFG_BASE+0x310))
#define PERICFG_PERI_GLOBALCON_RST1_CLR	((UINT32P)(PERICFG_BASE+0x314))
#define PERICFG_PERI_GLOBALCON_RST1_STA	((UINT32P)(PERICFG_BASE+0x318))
#define PERICFG_PERI_GLOBALCON_RST2_SET	((UINT32P)(PERICFG_BASE+0x320))
#define PERICFG_PERI_GLOBALCON_RST2_CLR	((UINT32P)(PERICFG_BASE+0x324))
#define PERICFG_PERI_GLOBALCON_RST2_STA	((UINT32P)(PERICFG_BASE+0x328))
#define PERICFG_PERI_GLOBALCON_RST3_SET	((UINT32P)(PERICFG_BASE+0x330))
#define PERICFG_PERI_GLOBALCON_RST3_CLR	((UINT32P)(PERICFG_BASE+0x334))
#define PERICFG_PERI_GLOBALCON_RST3_STA	((UINT32P)(PERICFG_BASE+0x338))
#define PERICFG_SEC_CG_CON0	((UINT32P)(PERICFG_BASE+0x400))
#define PERICFG_SEC_CG_CON1	((UINT32P)(PERICFG_BASE+0x404))
#define PERICFG_SEC_CG_CON2	((UINT32P)(PERICFG_BASE+0x408))
#define PERICFG_SEC_CG_CON3	((UINT32P)(PERICFG_BASE+0x40C))
#define PERICFG_SEC_CG_CON4	((UINT32P)(PERICFG_BASE+0x410))
#define PERICFG_SEC_CG_CON5	((UINT32P)(PERICFG_BASE+0x414))
#define PERICFG_SEC_RST_CON0	((UINT32P)(PERICFG_BASE+0x420))
#define PERICFG_SEC_RST_CON1	((UINT32P)(PERICFG_BASE+0x424))
#define PERICFG_SEC_RST_CON2	((UINT32P)(PERICFG_BASE+0x428))
#define PERICFG_SEC_RST_CON3	((UINT32P)(PERICFG_BASE+0x42C))
#define PERI_MSDC0_MHOST_TBL	((UINT32P)(PERICFG_BASE+0x440))
#define PERI_MSDC0_MHOST_CTRL	((UINT32P)(PERICFG_BASE+0x444))
#define PERI_DMA_E_LMT	((UINT32P)(PERICFG_BASE+0x448))
#define PERI_MDSC0_LMT	((UINT32P)(PERICFG_BASE+0x44C))
#define PERI_USB0_LMT	((UINT32P)(PERICFG_BASE+0x450))
#define PERI_QOS_CFG	((UINT32P)(PERICFG_BASE+0x454))
#define SSUSB_CFG0	((UINT32P)(PERICFG_BASE+0x458))
#define SSUSB_CFG1	((UINT32P)(PERICFG_BASE+0x45C))

// APB Module kp
#define KP_BASE (0x10030000)
#define KP_STATUS_ADD	((UINT16P)(KP_BASE+0x00))
#define KP_MEM1_ADD	((UINT16P)(KP_BASE+0x04))
#define KP_MEM2_ADD	((UINT16P)(KP_BASE+0x08))
#define KP_MEM3_ADD	((UINT16P)(KP_BASE+0x0C))
#define KP_MEM4_ADD	((UINT16P)(KP_BASE+0x10))
#define KP_MEM5_ADD	((UINT16P)(KP_BASE+0x14))
#define KP_DBNC_ADD	((UINT16P)(KP_BASE+0x18))
#define KP_SCAN_TIMING_ADD	((UINT16P)(KP_BASE+0x1C))
#define KP_SEL	((UINT16P)(KP_BASE+0x20))
#define KP_EN	((UINT16P)(KP_BASE+0x24))

// APB Module apxgpt
#define APXGPT_BASE (0x10040000)
#define APXGPT_IRQEN	((UINT32P)(APXGPT_BASE+0x0000))
#define APXGPT_IRQSTA	((UINT32P)(APXGPT_BASE+0x0004))
#define APXGPT_IRQACK	((UINT32P)(APXGPT_BASE+0x0008))
#define APXGPT1_CON	((UINT32P)(APXGPT_BASE+0x0010))
#define APXGPT1_PRESCALE	((UINT32P)(APXGPT_BASE+0x0014))
#define APXGPT1_COUNTER	((UINT32P)(APXGPT_BASE+0x0018))
#define APXGPT1_COMPARE	((UINT32P)(APXGPT_BASE+0x001c))
#define APXGPT2_CON	((UINT32P)(APXGPT_BASE+0x0020))
#define APXGPT2_PRESCALE	((UINT32P)(APXGPT_BASE+0x0024))
#define APXGPT2_COUNTER	((UINT32P)(APXGPT_BASE+0x0028))
#define APXGPT2_COMPARE	((UINT32P)(APXGPT_BASE+0x002c))
#define APXGPT3_CON	((UINT32P)(APXGPT_BASE+0x0030))
#define APXGPT3_PRESCALE	((UINT32P)(APXGPT_BASE+0x0034))
#define APXGPT3_COUNTER	((UINT32P)(APXGPT_BASE+0x0038))
#define APXGPT3_COMPARE	((UINT32P)(APXGPT_BASE+0x003c))
#define APXGPT4_CON	((UINT32P)(APXGPT_BASE+0x0040))
#define APXGPT4_PRESCALE	((UINT32P)(APXGPT_BASE+0x0044))
#define APXGPT4_COUNTER	((UINT32P)(APXGPT_BASE+0x0048))
#define APXGPT4_COMPARE	((UINT32P)(APXGPT_BASE+0x004c))
#define APXGPT5_CON	((UINT32P)(APXGPT_BASE+0x0050))
#define APXGPT5_PRESCALE	((UINT32P)(APXGPT_BASE+0x0054))
#define APXGPT5_COUNTER	((UINT32P)(APXGPT_BASE+0x0058))
#define APXGPT5_COMPARE	((UINT32P)(APXGPT_BASE+0x005c))
#define APXGPT6_CON	((UINT32P)(APXGPT_BASE+0x0060))
#define APXGPT6_PRESCALE	((UINT32P)(APXGPT_BASE+0x0064))
#define APXGPT6_COUNTER	((UINT32P)(APXGPT_BASE+0x0068))
#define APXGPT6_COMPARE	((UINT32P)(APXGPT_BASE+0x006c))
#define APXGPT7_CON	((UINT32P)(APXGPT_BASE+0x0070))
#define APXGPT7_PRESCALE	((UINT32P)(APXGPT_BASE+0x0074))
#define APXGPT7_COUNTER	((UINT32P)(APXGPT_BASE+0x0078))
#define APXGPT7_COMPARE	((UINT32P)(APXGPT_BASE+0x007c))
#define APXGPT_IRQMASK0	((UINT32P)(APXGPT_BASE+0x0080))
#define APXGPT_IRQMASK1	((UINT32P)(APXGPT_BASE+0x0084))
#define APXGPT_RD_READY_CLR	((UINT32P)(APXGPT_BASE+0x0088))
#define APXGPT_SW_CG	((UINT32P)(APXGPT_BASE+0x0090))

// APB Module ap_cirq_eint
#define APIRQ_BASE (0x10050000)
#define AP_EINT_STA	((UINT32P)(APIRQ_BASE+0x000))
#define AP_EINT_STA0	((UINT32P)(APIRQ_BASE+0x000))
#define AP_EINT_STA1	((UINT32P)(APIRQ_BASE+0x004))
#define AP_EINT_STA2	((UINT32P)(APIRQ_BASE+0x008))
#define AP_EINT_STA3	((UINT32P)(APIRQ_BASE+0x00C))
#define AP_EINT_STA4	((UINT32P)(APIRQ_BASE+0x010))
#define AP_EINT_STA5	((UINT32P)(APIRQ_BASE+0x014))
#define AP_EINT_STA6	((UINT32P)(APIRQ_BASE+0x018))
#define AP_EINT_STA7	((UINT32P)(APIRQ_BASE+0x01C))
#define AP_EINT_INTACK	((UINT32P)(APIRQ_BASE+0x040))
#define AP_EINT_INTACK0	((UINT32P)(APIRQ_BASE+0x040))
#define AP_EINT_INTACK1	((UINT32P)(APIRQ_BASE+0x044))
#define AP_EINT_INTACK2	((UINT32P)(APIRQ_BASE+0x048))
#define AP_EINT_INTACK3	((UINT32P)(APIRQ_BASE+0x04C))
#define AP_EINT_INTACK4	((UINT32P)(APIRQ_BASE+0x050))
#define AP_EINT_INTACK5	((UINT32P)(APIRQ_BASE+0x054))
#define AP_EINT_INTACK6	((UINT32P)(APIRQ_BASE+0x058))
#define AP_EINT_INTACK7	((UINT32P)(APIRQ_BASE+0x05C))
#define AP_EINT_MASK	((UINT32P)(APIRQ_BASE+0x080))
#define AP_EINT_MASK0	((UINT32P)(APIRQ_BASE+0x080))
#define AP_EINT_MASK1	((UINT32P)(APIRQ_BASE+0x084))
#define AP_EINT_MASK2	((UINT32P)(APIRQ_BASE+0x088))
#define AP_EINT_MASK3	((UINT32P)(APIRQ_BASE+0x08C))
#define AP_EINT_MASK4	((UINT32P)(APIRQ_BASE+0x090))
#define AP_EINT_MASK5	((UINT32P)(APIRQ_BASE+0x094))
#define AP_EINT_MASK6	((UINT32P)(APIRQ_BASE+0x098))
#define AP_EINT_MASK7	((UINT32P)(APIRQ_BASE+0x09C))
#define AP_EINT_MASK_SET	((UINT32P)(APIRQ_BASE+0x0C0))
#define AP_EINT_MASK_SET0	((UINT32P)(APIRQ_BASE+0x0C0))
#define AP_EINT_MASK_SET1	((UINT32P)(APIRQ_BASE+0x0C4))
#define AP_EINT_MASK_SET2	((UINT32P)(APIRQ_BASE+0x0C8))
#define AP_EINT_MASK_SET3	((UINT32P)(APIRQ_BASE+0x0CC))
#define AP_EINT_MASK_SET4	((UINT32P)(APIRQ_BASE+0x0D0))
#define AP_EINT_MASK_SET5	((UINT32P)(APIRQ_BASE+0x0D4))
#define AP_EINT_MASK_SET6	((UINT32P)(APIRQ_BASE+0x0D8))
#define AP_EINT_MASK_SET7	((UINT32P)(APIRQ_BASE+0x0DC))
#define AP_EINT_MASK_CLR	((UINT32P)(APIRQ_BASE+0x100))
#define AP_EINT_MASK_CLR0	((UINT32P)(APIRQ_BASE+0x100))
#define AP_EINT_MASK_CLR1	((UINT32P)(APIRQ_BASE+0x104))
#define AP_EINT_MASK_CLR2	((UINT32P)(APIRQ_BASE+0x108))
#define AP_EINT_MASK_CLR3	((UINT32P)(APIRQ_BASE+0x10C))
#define AP_EINT_MASK_CLR4	((UINT32P)(APIRQ_BASE+0x110))
#define AP_EINT_MASK_CLR5	((UINT32P)(APIRQ_BASE+0x114))
#define AP_EINT_MASK_CLR6	((UINT32P)(APIRQ_BASE+0x118))
#define AP_EINT_MASK_CLR7	((UINT32P)(APIRQ_BASE+0x11C))
#define AP_EINT_SENS	((UINT32P)(APIRQ_BASE+0x140))
#define AP_EINT_SENS0	((UINT32P)(APIRQ_BASE+0x140))
#define AP_EINT_SENS1	((UINT32P)(APIRQ_BASE+0x144))
#define AP_EINT_SENS2	((UINT32P)(APIRQ_BASE+0x148))
#define AP_EINT_SENS3	((UINT32P)(APIRQ_BASE+0x14C))
#define AP_EINT_SENS4	((UINT32P)(APIRQ_BASE+0x150))
#define AP_EINT_SENS5	((UINT32P)(APIRQ_BASE+0x154))
#define AP_EINT_SENS6	((UINT32P)(APIRQ_BASE+0x158))
#define AP_EINT_SENS7	((UINT32P)(APIRQ_BASE+0x15C))
#define AP_EINT_SENS_SET	((UINT32P)(APIRQ_BASE+0x180))
#define AP_EINT_SENS_SET0	((UINT32P)(APIRQ_BASE+0x180))
#define AP_EINT_SENS_SET1	((UINT32P)(APIRQ_BASE+0x184))
#define AP_EINT_SENS_SET2	((UINT32P)(APIRQ_BASE+0x188))
#define AP_EINT_SENS_SET3	((UINT32P)(APIRQ_BASE+0x18C))
#define AP_EINT_SENS_SET4	((UINT32P)(APIRQ_BASE+0x190))
#define AP_EINT_SENS_SET5	((UINT32P)(APIRQ_BASE+0x194))
#define AP_EINT_SENS_SET6	((UINT32P)(APIRQ_BASE+0x198))
#define AP_EINT_SENS_SET7	((UINT32P)(APIRQ_BASE+0x19C))
#define AP_EINT_SENS_CLR	((UINT32P)(APIRQ_BASE+0x1C0))
#define AP_EINT_SENS_CLR0	((UINT32P)(APIRQ_BASE+0x1C0))
#define AP_EINT_SENS_CLR1	((UINT32P)(APIRQ_BASE+0x1C4))
#define AP_EINT_SENS_CLR2	((UINT32P)(APIRQ_BASE+0x1C8))
#define AP_EINT_SENS_CLR3	((UINT32P)(APIRQ_BASE+0x1CC))
#define AP_EINT_SENS_CLR4	((UINT32P)(APIRQ_BASE+0x1D0))
#define AP_EINT_SENS_CLR5	((UINT32P)(APIRQ_BASE+0x1D4))
#define AP_EINT_SENS_CLR6	((UINT32P)(APIRQ_BASE+0x1D8))
#define AP_EINT_SENS_CLR7	((UINT32P)(APIRQ_BASE+0x1DC))
#define AP_EINT_SOFT	((UINT32P)(APIRQ_BASE+0x200))
#define AP_EINT_SOFT0	((UINT32P)(APIRQ_BASE+0x200))
#define AP_EINT_SOFT1	((UINT32P)(APIRQ_BASE+0x204))
#define AP_EINT_SOFT2	((UINT32P)(APIRQ_BASE+0x208))
#define AP_EINT_SOFT3	((UINT32P)(APIRQ_BASE+0x20C))
#define AP_EINT_SOFT4	((UINT32P)(APIRQ_BASE+0x210))
#define AP_EINT_SOFT5	((UINT32P)(APIRQ_BASE+0x214))
#define AP_EINT_SOFT6	((UINT32P)(APIRQ_BASE+0x218))
#define AP_EINT_SOFT7	((UINT32P)(APIRQ_BASE+0x21C))
#define AP_EINT_SOFT_SET	((UINT32P)(APIRQ_BASE+0x240))
#define AP_EINT_SOFT_SET0	((UINT32P)(APIRQ_BASE+0x240))
#define AP_EINT_SOFT_SET1	((UINT32P)(APIRQ_BASE+0x244))
#define AP_EINT_SOFT_SET2	((UINT32P)(APIRQ_BASE+0x248))
#define AP_EINT_SOFT_SET3	((UINT32P)(APIRQ_BASE+0x24C))
#define AP_EINT_SOFT_SET4	((UINT32P)(APIRQ_BASE+0x250))
#define AP_EINT_SOFT_SET5	((UINT32P)(APIRQ_BASE+0x254))
#define AP_EINT_SOFT_SET6	((UINT32P)(APIRQ_BASE+0x258))
#define AP_EINT_SOFT_SET7	((UINT32P)(APIRQ_BASE+0x25C))
#define AP_EINT_SOFT_CLR	((UINT32P)(APIRQ_BASE+0x280))
#define AP_EINT_SOFT_CLR0	((UINT32P)(APIRQ_BASE+0x280))
#define AP_EINT_SOFT_CLR1	((UINT32P)(APIRQ_BASE+0x284))
#define AP_EINT_SOFT_CLR2	((UINT32P)(APIRQ_BASE+0x288))
#define AP_EINT_SOFT_CLR3	((UINT32P)(APIRQ_BASE+0x28C))
#define AP_EINT_SOFT_CLR4	((UINT32P)(APIRQ_BASE+0x290))
#define AP_EINT_SOFT_CLR5	((UINT32P)(APIRQ_BASE+0x294))
#define AP_EINT_SOFT_CLR6	((UINT32P)(APIRQ_BASE+0x298))
#define AP_EINT_SOFT_CLR7	((UINT32P)(APIRQ_BASE+0x29C))
#define AP_EINT_POL	((UINT32P)(APIRQ_BASE+0x300))
#define AP_EINT_POL0	((UINT32P)(APIRQ_BASE+0x300))
#define AP_EINT_POL1	((UINT32P)(APIRQ_BASE+0x304))
#define AP_EINT_POL2	((UINT32P)(APIRQ_BASE+0x308))
#define AP_EINT_POL3	((UINT32P)(APIRQ_BASE+0x30C))
#define AP_EINT_POL4	((UINT32P)(APIRQ_BASE+0x310))
#define AP_EINT_POL5	((UINT32P)(APIRQ_BASE+0x314))
#define AP_EINT_POL6	((UINT32P)(APIRQ_BASE+0x318))
#define AP_EINT_POL7	((UINT32P)(APIRQ_BASE+0x31C))
#define AP_EINT_POL_SET	((UINT32P)(APIRQ_BASE+0x340))
#define AP_EINT_POL_SET0	((UINT32P)(APIRQ_BASE+0x340))
#define AP_EINT_POL_SET1	((UINT32P)(APIRQ_BASE+0x344))
#define AP_EINT_POL_SET2	((UINT32P)(APIRQ_BASE+0x348))
#define AP_EINT_POL_SET3	((UINT32P)(APIRQ_BASE+0x34C))
#define AP_EINT_POL_SET4	((UINT32P)(APIRQ_BASE+0x350))
#define AP_EINT_POL_SET5	((UINT32P)(APIRQ_BASE+0x354))
#define AP_EINT_POL_SET6	((UINT32P)(APIRQ_BASE+0x358))
#define AP_EINT_POL_SET7	((UINT32P)(APIRQ_BASE+0x35C))
#define AP_EINT_POL_CLR	((UINT32P)(APIRQ_BASE+0x380))
#define AP_EINT_POL_CLR0	((UINT32P)(APIRQ_BASE+0x380))
#define AP_EINT_POL_CLR1	((UINT32P)(APIRQ_BASE+0x384))
#define AP_EINT_POL_CLR2	((UINT32P)(APIRQ_BASE+0x388))
#define AP_EINT_POL_CLR3	((UINT32P)(APIRQ_BASE+0x38C))
#define AP_EINT_POL_CLR4	((UINT32P)(APIRQ_BASE+0x390))
#define AP_EINT_POL_CLR5	((UINT32P)(APIRQ_BASE+0x394))
#define AP_EINT_POL_CLR6	((UINT32P)(APIRQ_BASE+0x398))
#define AP_EINT_POL_CLR7	((UINT32P)(APIRQ_BASE+0x39C))
#define AP_EINT_D0EN	((UINT32P)(APIRQ_BASE+0x400))
#define AP_EINT_D0EN0	((UINT32P)(APIRQ_BASE+0x400))
#define AP_EINT_D0EN1	((UINT32P)(APIRQ_BASE+0x404))
#define AP_EINT_D0EN2	((UINT32P)(APIRQ_BASE+0x408))
#define AP_EINT_D0EN3	((UINT32P)(APIRQ_BASE+0x40C))
#define AP_EINT_D0EN4	((UINT32P)(APIRQ_BASE+0x410))
#define AP_EINT_D0EN5	((UINT32P)(APIRQ_BASE+0x414))
#define AP_EINT_D0EN6	((UINT32P)(APIRQ_BASE+0x418))
#define AP_EINT_D0EN7	((UINT32P)(APIRQ_BASE+0x41C))
#define AP_EINT_D1EN	((UINT32P)(APIRQ_BASE+0x420))
#define AP_EINT_D1EN0	((UINT32P)(APIRQ_BASE+0x420))
#define AP_EINT_D1EN1	((UINT32P)(APIRQ_BASE+0x424))
#define AP_EINT_D1EN2	((UINT32P)(APIRQ_BASE+0x428))
#define AP_EINT_D1EN3	((UINT32P)(APIRQ_BASE+0x42C))
#define AP_EINT_D1EN4	((UINT32P)(APIRQ_BASE+0x430))
#define AP_EINT_D1EN5	((UINT32P)(APIRQ_BASE+0x434))
#define AP_EINT_D1EN6	((UINT32P)(APIRQ_BASE+0x438))
#define AP_EINT_D1EN7	((UINT32P)(APIRQ_BASE+0x43C))
#define AP_EINT_D2EN	((UINT32P)(APIRQ_BASE+0x440))
#define AP_EINT_D2EN0	((UINT32P)(APIRQ_BASE+0x440))
#define AP_EINT_D2EN1	((UINT32P)(APIRQ_BASE+0x444))
#define AP_EINT_D2EN2	((UINT32P)(APIRQ_BASE+0x448))
#define AP_EINT_D2EN3	((UINT32P)(APIRQ_BASE+0x44C))
#define AP_EINT_D2EN4	((UINT32P)(APIRQ_BASE+0x450))
#define AP_EINT_D2EN5	((UINT32P)(APIRQ_BASE+0x454))
#define AP_EINT_D2EN6	((UINT32P)(APIRQ_BASE+0x458))
#define AP_EINT_D2EN7	((UINT32P)(APIRQ_BASE+0x45C))
#define AP_EINT_DBNC	((UINT32P)(APIRQ_BASE+0x500))
#define AP_EINT_DBNC_3_0	((UINT32P)(APIRQ_BASE+0x500))
#define AP_EINT_DBNC_7_4	((UINT32P)(APIRQ_BASE+0x504))
#define AP_EINT_DBNC_B_8	((UINT32P)(APIRQ_BASE+0x508))
#define AP_EINT_DBNC_F_C	((UINT32P)(APIRQ_BASE+0x50C))
#define AP_EINT_DBNC_1_3_0	((UINT32P)(APIRQ_BASE+0x510))
#define AP_EINT_DBNC_1_7_4	((UINT32P)(APIRQ_BASE+0x514))
#define AP_EINT_DBNC_1_B_8	((UINT32P)(APIRQ_BASE+0x518))
#define AP_EINT_DBNC_1_F_C	((UINT32P)(APIRQ_BASE+0x51C))
#define AP_EINT_DBNC_9_3_0	((UINT32P)(APIRQ_BASE+0x590))
#define AP_EINT_DBNC_9_7_4	((UINT32P)(APIRQ_BASE+0x594))
#define AP_EINT_DBNC_9_B_8	((UINT32P)(APIRQ_BASE+0x598))
#define AP_EINT_DBNC_9_F_C	((UINT32P)(APIRQ_BASE+0x59C))
#define AP_EINT_DBNC_SET	((UINT32P)(APIRQ_BASE+0x600))
#define AP_EINT_DBNC_SET_3_0	((UINT32P)(APIRQ_BASE+0x600))
#define AP_EINT_DBNC_SET_7_4	((UINT32P)(APIRQ_BASE+0x604))
#define AP_EINT_DBNC_SET_B_8	((UINT32P)(APIRQ_BASE+0x608))
#define AP_EINT_DBNC_SET_F_C	((UINT32P)(APIRQ_BASE+0x60C))
#define AP_EINT_DBNC_SET_1_3_0	((UINT32P)(APIRQ_BASE+0x610))
#define AP_EINT_DBNC_SET_1_7_4	((UINT32P)(APIRQ_BASE+0x614))
#define AP_EINT_DBNC_SET_1_B_8	((UINT32P)(APIRQ_BASE+0x618))
#define AP_EINT_DBNC_SET_1_F_C	((UINT32P)(APIRQ_BASE+0x61C))
#define AP_EINT_DBNC_SET_9_3_0	((UINT32P)(APIRQ_BASE+0x690))
#define AP_EINT_DBNC_SET_9_7_4	((UINT32P)(APIRQ_BASE+0x694))
#define AP_EINT_DBNC_SET_9_B_8	((UINT32P)(APIRQ_BASE+0x698))
#define AP_EINT_DBNC_SET_9_F_C	((UINT32P)(APIRQ_BASE+0x69C))
#define AP_EINT_DBNC_CLR	((UINT32P)(APIRQ_BASE+0x700))
#define AP_EINT_DBNC_CLR_3_0	((UINT32P)(APIRQ_BASE+0x700))
#define AP_EINT_DBNC_CLR_7_4	((UINT32P)(APIRQ_BASE+0x704))
#define AP_EINT_DBNC_CLR_B_8	((UINT32P)(APIRQ_BASE+0x708))
#define AP_EINT_DBNC_CLR_F_C	((UINT32P)(APIRQ_BASE+0x70C))
#define AP_EINT_DBNC_CLR_1_3_0	((UINT32P)(APIRQ_BASE+0x710))
#define AP_EINT_DBNC_CLR_1_7_4	((UINT32P)(APIRQ_BASE+0x714))
#define AP_EINT_DBNC_CLR_1_B_8	((UINT32P)(APIRQ_BASE+0x718))
#define AP_EINT_DBNC_CLR_1_F_C	((UINT32P)(APIRQ_BASE+0x71C))
#define AP_EINT_DBNC_CLR_9_3_0	((UINT32P)(APIRQ_BASE+0x790))
#define AP_EINT_DBNC_CLR_9_7_4	((UINT32P)(APIRQ_BASE+0x794))
#define AP_EINT_DBNC_CLR_9_B_8	((UINT32P)(APIRQ_BASE+0x798))
#define AP_EINT_DBNC_CLR_9_F_C	((UINT32P)(APIRQ_BASE+0x79C))
#define AP_DEINT_CON0	((UINT32P)(APIRQ_BASE+0x800))
#define AP_DEINT_SEL0_3	((UINT32P)(APIRQ_BASE+0x840))
#define AP_DEINT_SEL4_7	((UINT32P)(APIRQ_BASE+0x844))
#define AP_DEINT_SEL0_3_SET	((UINT32P)(APIRQ_BASE+0x880))
#define AP_DEINT_SEL4_7_SET	((UINT32P)(APIRQ_BASE+0x884))
#define AP_DEINT_SEL0_3_CLR	((UINT32P)(APIRQ_BASE+0x8C0))
#define AP_DEINT_SEL4_7_CLR	((UINT32P)(APIRQ_BASE+0x8C4))
#define AP_EINT_EEVT	((UINT32P)(APIRQ_BASE+0x900))
#define AP_EINT_RAW_STA	((UINT32P)(APIRQ_BASE+0xA00))
#define AP_EINT_RAW_STA0	((UINT32P)(APIRQ_BASE+0xA00))
#define AP_EINT_RAW_STA1	((UINT32P)(APIRQ_BASE+0xA04))
#define AP_EINT_RAW_STA2	((UINT32P)(APIRQ_BASE+0xA08))
#define AP_EINT_RAW_STA3	((UINT32P)(APIRQ_BASE+0xA0C))
#define AP_EINT_RAW_STA4	((UINT32P)(APIRQ_BASE+0xA10))
#define AP_EINT_RAW_STA5	((UINT32P)(APIRQ_BASE+0xA14))
#define AP_EINT_RAW_STA6	((UINT32P)(APIRQ_BASE+0xA18))
#define AP_EINT_SYNC_EN0	((UINT32P)(APIRQ_BASE+0xC00))
#define AP_EINT_SYNC_EN1	((UINT32P)(APIRQ_BASE+0xC04))
#define AP_EINT_SYNC_EN2	((UINT32P)(APIRQ_BASE+0xC08))
#define AP_EINT_SYNC_EN3	((UINT32P)(APIRQ_BASE+0xC0C))
#define AP_EINT_SYNC_EN4	((UINT32P)(APIRQ_BASE+0xC10))
#define AP_EINT_SYNC_EN_SET0	((UINT32P)(APIRQ_BASE+0xD00))
#define AP_EINT_SYNC_EN_SET1	((UINT32P)(APIRQ_BASE+0xD04))
#define AP_EINT_SYNC_EN_SET2	((UINT32P)(APIRQ_BASE+0xD08))
#define AP_EINT_SYNC_EN_SET3	((UINT32P)(APIRQ_BASE+0xD0C))
#define AP_EINT_SYNC_EN_SET4	((UINT32P)(APIRQ_BASE+0xD10))
#define AP_EINT_SYNC_EN_CLR0	((UINT32P)(APIRQ_BASE+0xE00))
#define AP_EINT_SYNC_EN_CLR1	((UINT32P)(APIRQ_BASE+0xE04))
#define AP_EINT_SYNC_EN_CLR2	((UINT32P)(APIRQ_BASE+0xE08))
#define AP_EINT_SYNC_EN_CLR3	((UINT32P)(APIRQ_BASE+0xE0C))
#define AP_EINT_SYNC_EN_CLR4	((UINT32P)(APIRQ_BASE+0xE10))
#define AP_EINT_DCM_ON	((UINT32P)(APIRQ_BASE+0xB20))
#define AP_SECURE_EINT_EN	((UINT32P)(APIRQ_BASE+0xB00))
#define AP_SECURE_DIR_EINT_EN	((UINT32P)(APIRQ_BASE+0xB10))
#define AP_EINT_STATUS_SECURE	((UINT32P)(APIRQ_BASE+0xB30))
#define AP_EINT_EMUL	((UINT32P)(APIRQ_BASE+0xF00))
#define AP_EINT_EMUL0	((UINT32P)(APIRQ_BASE+0xF00))
#define AP_EINT_EMUL1	((UINT32P)(APIRQ_BASE+0xF04))
#define AP_EINT_EMUL2	((UINT32P)(APIRQ_BASE+0xF08))
#define AP_EINT_EMUL3	((UINT32P)(APIRQ_BASE+0xF0C))
#define AP_EINT_EMUL4	((UINT32P)(APIRQ_BASE+0xF10))
#define AP_EINT_EMUL5	((UINT32P)(APIRQ_BASE+0xF14))
#define AP_EINT_EMUL6	((UINT32P)(APIRQ_BASE+0xF18))

// APB Module device_mpu_ao
#define DEVAPC_MPU_AO_BASE (0x10060000)
#define DEVICE_MPU_AO_TBL_0	((UINT32P)(DEVAPC_MPU_AO_BASE+0x000))
#define DEVICE_MPU_AO_TBL_1	((UINT32P)(DEVAPC_MPU_AO_BASE+0x004))
#define DEVICE_MPU_AO_TBL_2	((UINT32P)(DEVAPC_MPU_AO_BASE+0x008))
#define DEVICE_MPU_AO_TBL_3	((UINT32P)(DEVAPC_MPU_AO_BASE+0x00C))
#define DEVICE_MPU_AO_TBL_4	((UINT32P)(DEVAPC_MPU_AO_BASE+0x010))
#define DEVICE_MPU_AO_TBL_5	((UINT32P)(DEVAPC_MPU_AO_BASE+0x014))
#define DEVICE_MPU_AO_TBL_6	((UINT32P)(DEVAPC_MPU_AO_BASE+0x018))
#define DEVICE_MPU_AO_TBL_7	((UINT32P)(DEVAPC_MPU_AO_BASE+0x01C))
#define DEVICE_MPU_AO_ADDR_START0	((UINT32P)(DEVAPC_MPU_AO_BASE+0x040))
#define DEVICE_MPU_AO_ADDR_END0	((UINT32P)(DEVAPC_MPU_AO_BASE+0x044))
#define DEVICE_MPU_AO_ADDR_START1	((UINT32P)(DEVAPC_MPU_AO_BASE+0x048))
#define DEVICE_MPU_AO_ADDR_END1	((UINT32P)(DEVAPC_MPU_AO_BASE+0x04C))
#define DEVICE_MPU_AO_CON	((UINT32P)(DEVAPC_MPU_AO_BASE+0x100))

// APB Module device_apc_ao
#define DEVAPC_AO_BASE (0x10070000)
#define DEVICE_AO_D0_APC_0	((UINT32P)(DEVAPC_AO_BASE+0x0000))
#define DEVICE_AO_D0_APC_1	((UINT32P)(DEVAPC_AO_BASE+0x0004))
#define DEVICE_AO_D0_APC_2	((UINT32P)(DEVAPC_AO_BASE+0x0008))
#define DEVICE_AO_D0_APC_3	((UINT32P)(DEVAPC_AO_BASE+0x000C))
#define DEVICE_AO_D0_APC_4	((UINT32P)(DEVAPC_AO_BASE+0x0010))
#define DEVICE_AO_D0_APC_5	((UINT32P)(DEVAPC_AO_BASE+0x0014))
#define DEVICE_AO_D0_APC_6	((UINT32P)(DEVAPC_AO_BASE+0x0018))
#define DEVICE_AO_D0_APC_7	((UINT32P)(DEVAPC_AO_BASE+0x001C))
#define DEVICE_AO_D0_APC_8	((UINT32P)(DEVAPC_AO_BASE+0x0020))
#define DEVICE_AO_D0_APC_9	((UINT32P)(DEVAPC_AO_BASE+0x0024))
#define DEVICE_AO_D1_APC_0	((UINT32P)(DEVAPC_AO_BASE+0x0100))
#define DEVICE_AO_D1_APC_1	((UINT32P)(DEVAPC_AO_BASE+0x0104))
#define DEVICE_AO_D1_APC_2	((UINT32P)(DEVAPC_AO_BASE+0x0108))
#define DEVICE_AO_D1_APC_3	((UINT32P)(DEVAPC_AO_BASE+0x010C))
#define DEVICE_AO_D1_APC_4	((UINT32P)(DEVAPC_AO_BASE+0x0110))
#define DEVICE_AO_D1_APC_5	((UINT32P)(DEVAPC_AO_BASE+0x0114))
#define DEVICE_AO_D1_APC_6	((UINT32P)(DEVAPC_AO_BASE+0x0118))
#define DEVICE_AO_D1_APC_7	((UINT32P)(DEVAPC_AO_BASE+0x011C))
#define DEVICE_AO_D1_APC_8	((UINT32P)(DEVAPC_AO_BASE+0x0120))
#define DEVICE_AO_D1_APC_9	((UINT32P)(DEVAPC_AO_BASE+0x0124))
#define DEVICE_AO_D2_APC_0	((UINT32P)(DEVAPC_AO_BASE+0x0200))
#define DEVICE_AO_D2_APC_1	((UINT32P)(DEVAPC_AO_BASE+0x0204))
#define DEVICE_AO_D2_APC_2	((UINT32P)(DEVAPC_AO_BASE+0x0208))
#define DEVICE_AO_D2_APC_3	((UINT32P)(DEVAPC_AO_BASE+0x020C))
#define DEVICE_AO_D2_APC_4	((UINT32P)(DEVAPC_AO_BASE+0x0210))
#define DEVICE_AO_D2_APC_5	((UINT32P)(DEVAPC_AO_BASE+0x0214))
#define DEVICE_AO_D2_APC_6	((UINT32P)(DEVAPC_AO_BASE+0x0218))
#define DEVICE_AO_D2_APC_7	((UINT32P)(DEVAPC_AO_BASE+0x021C))
#define DEVICE_AO_D2_APC_8	((UINT32P)(DEVAPC_AO_BASE+0x0220))
#define DEVICE_AO_D2_APC_9	((UINT32P)(DEVAPC_AO_BASE+0x0224))
#define DEVICE_AO_D3_APC_0	((UINT32P)(DEVAPC_AO_BASE+0x0300))
#define DEVICE_AO_D3_APC_1	((UINT32P)(DEVAPC_AO_BASE+0x0304))
#define DEVICE_AO_D3_APC_2	((UINT32P)(DEVAPC_AO_BASE+0x0308))
#define DEVICE_AO_D3_APC_3	((UINT32P)(DEVAPC_AO_BASE+0x030C))
#define DEVICE_AO_D3_APC_4	((UINT32P)(DEVAPC_AO_BASE+0x0310))
#define DEVICE_AO_D3_APC_5	((UINT32P)(DEVAPC_AO_BASE+0x0314))
#define DEVICE_AO_D3_APC_6	((UINT32P)(DEVAPC_AO_BASE+0x0318))
#define DEVICE_AO_D3_APC_7	((UINT32P)(DEVAPC_AO_BASE+0x031C))
#define DEVICE_AO_D3_APC_8	((UINT32P)(DEVAPC_AO_BASE+0x0320))
#define DEVICE_AO_D3_APC_9	((UINT32P)(DEVAPC_AO_BASE+0x0324))
#define DEVICE_AO_MAS_DOM_0	((UINT32P)(DEVAPC_AO_BASE+0x0400))
#define DEVICE_AO_MAS_DOM_1	((UINT32P)(DEVAPC_AO_BASE+0x0404))
#define DEVICE_AO_MAS_SEC	((UINT32P)(DEVAPC_AO_BASE+0x0500))
#define DEVICE_AO_APC_CON	((UINT32P)(DEVAPC_AO_BASE+0x0F00))
#define DEVICE_AO_APC_LOCK_0	((UINT32P)(DEVAPC_AO_BASE+0x0F04))
#define DEVICE_AO_APC_LOCK_1	((UINT32P)(DEVAPC_AO_BASE+0x0F08))
#define DEVICE_AO_APC_LOCK_2	((UINT32P)(DEVAPC_AO_BASE+0x0F0C))
#define MM_DEVICE_AO_D0_APC_0	((UINT32P)(DEVAPC_AO_BASE+0x1000))
#define MM_DEVICE_AO_D0_APC_1	((UINT32P)(DEVAPC_AO_BASE+0x1004))
#define MM_DEVICE_AO_D0_APC_2	((UINT32P)(DEVAPC_AO_BASE+0x1008))
#define MM_DEVICE_AO_D0_APC_3	((UINT32P)(DEVAPC_AO_BASE+0x100C))
#define MM_DEVICE_AO_D0_APC_4	((UINT32P)(DEVAPC_AO_BASE+0x1010))
#define MM_DEVICE_AO_D0_APC_5	((UINT32P)(DEVAPC_AO_BASE+0x1014))
#define MM_DEVICE_AO_D0_APC_6	((UINT32P)(DEVAPC_AO_BASE+0x1018))
#define MM_DEVICE_AO_D0_APC_7	((UINT32P)(DEVAPC_AO_BASE+0x101C))
#define MM_DEVICE_AO_D0_APC_8	((UINT32P)(DEVAPC_AO_BASE+0x1020))
#define MM_DEVICE_AO_D0_APC_9	((UINT32P)(DEVAPC_AO_BASE+0x1024))
#define MM_DEVICE_AO_D1_APC_0	((UINT32P)(DEVAPC_AO_BASE+0x1100))
#define MM_DEVICE_AO_D1_APC_1	((UINT32P)(DEVAPC_AO_BASE+0x1104))
#define MM_DEVICE_AO_D1_APC_2	((UINT32P)(DEVAPC_AO_BASE+0x1108))
#define MM_DEVICE_AO_D1_APC_3	((UINT32P)(DEVAPC_AO_BASE+0x110C))
#define MM_DEVICE_AO_D1_APC_4	((UINT32P)(DEVAPC_AO_BASE+0x1110))
#define MM_DEVICE_AO_D1_APC_5	((UINT32P)(DEVAPC_AO_BASE+0x1114))
#define MM_DEVICE_AO_D1_APC_6	((UINT32P)(DEVAPC_AO_BASE+0x1118))
#define MM_DEVICE_AO_D1_APC_7	((UINT32P)(DEVAPC_AO_BASE+0x111C))
#define MM_DEVICE_AO_D1_APC_8	((UINT32P)(DEVAPC_AO_BASE+0x1120))
#define MM_DEVICE_AO_D1_APC_9	((UINT32P)(DEVAPC_AO_BASE+0x1124))
#define MM_DEVICE_AO_D2_APC_0	((UINT32P)(DEVAPC_AO_BASE+0x1200))
#define MM_DEVICE_AO_D2_APC_1	((UINT32P)(DEVAPC_AO_BASE+0x1204))
#define MM_DEVICE_AO_D2_APC_2	((UINT32P)(DEVAPC_AO_BASE+0x1208))
#define MM_DEVICE_AO_D2_APC_3	((UINT32P)(DEVAPC_AO_BASE+0x120C))
#define MM_DEVICE_AO_D2_APC_4	((UINT32P)(DEVAPC_AO_BASE+0x1210))
#define MM_DEVICE_AO_D2_APC_5	((UINT32P)(DEVAPC_AO_BASE+0x1214))
#define MM_DEVICE_AO_D2_APC_6	((UINT32P)(DEVAPC_AO_BASE+0x1218))
#define MM_DEVICE_AO_D2_APC_7	((UINT32P)(DEVAPC_AO_BASE+0x121C))
#define MM_DEVICE_AO_D2_APC_8	((UINT32P)(DEVAPC_AO_BASE+0x1220))
#define MM_DEVICE_AO_D2_APC_9	((UINT32P)(DEVAPC_AO_BASE+0x1224))
#define MM_DEVICE_AO_D3_APC_0	((UINT32P)(DEVAPC_AO_BASE+0x1300))
#define MM_DEVICE_AO_D3_APC_1	((UINT32P)(DEVAPC_AO_BASE+0x1304))
#define MM_DEVICE_AO_D3_APC_2	((UINT32P)(DEVAPC_AO_BASE+0x1308))
#define MM_DEVICE_AO_D3_APC_3	((UINT32P)(DEVAPC_AO_BASE+0x130C))
#define MM_DEVICE_AO_D3_APC_4	((UINT32P)(DEVAPC_AO_BASE+0x1310))
#define MM_DEVICE_AO_D3_APC_5	((UINT32P)(DEVAPC_AO_BASE+0x1314))
#define MM_DEVICE_AO_D3_APC_6	((UINT32P)(DEVAPC_AO_BASE+0x1318))
#define MM_DEVICE_AO_D3_APC_7	((UINT32P)(DEVAPC_AO_BASE+0x131C))
#define MM_DEVICE_AO_D3_APC_8	((UINT32P)(DEVAPC_AO_BASE+0x1320))
#define MM_DEVICE_AO_D3_APC_9	((UINT32P)(DEVAPC_AO_BASE+0x1324))
#define MM_DEVICE_AO_MAS_DOM_0	((UINT32P)(DEVAPC_AO_BASE+0x1400))
#define MM_DEVICE_AO_MAS_DOM_1	((UINT32P)(DEVAPC_AO_BASE+0x1404))
#define MM_DEVICE_AO_MAS_SEC	((UINT32P)(DEVAPC_AO_BASE+0x1500))
#define MM_DEVICE_AO_APC_CON	((UINT32P)(DEVAPC_AO_BASE+0x1F00))
#define MM_DEVICE_AO_APC_LOCK_0	((UINT32P)(DEVAPC_AO_BASE+0x1F04))
#define MM_DEVICE_AO_APC_LOCK_1	((UINT32P)(DEVAPC_AO_BASE+0x1F08))
#define MM_DEVICE_AO_APC_LOCK_2	((UINT32P)(DEVAPC_AO_BASE+0x1F0C))
#define MD_DEVICE_AO_D0_APC_0	((UINT32P)(DEVAPC_AO_BASE+0x2000))
#define MD_DEVICE_AO_D0_APC_1	((UINT32P)(DEVAPC_AO_BASE+0x2004))
#define MD_DEVICE_AO_D0_APC_2	((UINT32P)(DEVAPC_AO_BASE+0x2008))
#define MD_DEVICE_AO_D0_APC_3	((UINT32P)(DEVAPC_AO_BASE+0x200C))
#define MD_DEVICE_AO_D0_APC_4	((UINT32P)(DEVAPC_AO_BASE+0x2010))
#define MD_DEVICE_AO_D0_APC_5	((UINT32P)(DEVAPC_AO_BASE+0x2014))
#define MD_DEVICE_AO_D0_APC_6	((UINT32P)(DEVAPC_AO_BASE+0x2018))
#define MD_DEVICE_AO_D0_APC_7	((UINT32P)(DEVAPC_AO_BASE+0x201C))
#define MD_DEVICE_AO_D0_APC_8	((UINT32P)(DEVAPC_AO_BASE+0x2020))
#define MD_DEVICE_AO_D0_APC_9	((UINT32P)(DEVAPC_AO_BASE+0x2024))
#define MD_DEVICE_AO_D1_APC_0	((UINT32P)(DEVAPC_AO_BASE+0x2100))
#define MD_DEVICE_AO_D1_APC_1	((UINT32P)(DEVAPC_AO_BASE+0x2104))
#define MD_DEVICE_AO_D1_APC_2	((UINT32P)(DEVAPC_AO_BASE+0x2108))
#define MD_DEVICE_AO_D1_APC_3	((UINT32P)(DEVAPC_AO_BASE+0x210C))
#define MD_DEVICE_AO_D1_APC_4	((UINT32P)(DEVAPC_AO_BASE+0x2110))
#define MD_DEVICE_AO_D1_APC_5	((UINT32P)(DEVAPC_AO_BASE+0x2114))
#define MD_DEVICE_AO_D1_APC_6	((UINT32P)(DEVAPC_AO_BASE+0x2118))
#define MD_DEVICE_AO_D1_APC_7	((UINT32P)(DEVAPC_AO_BASE+0x211C))
#define MD_DEVICE_AO_D1_APC_8	((UINT32P)(DEVAPC_AO_BASE+0x2120))
#define MD_DEVICE_AO_D1_APC_9	((UINT32P)(DEVAPC_AO_BASE+0x2124))
#define MD_DEVICE_AO_D2_APC_0	((UINT32P)(DEVAPC_AO_BASE+0x2200))
#define MD_DEVICE_AO_D2_APC_1	((UINT32P)(DEVAPC_AO_BASE+0x2204))
#define MD_DEVICE_AO_D2_APC_2	((UINT32P)(DEVAPC_AO_BASE+0x2208))
#define MD_DEVICE_AO_D2_APC_3	((UINT32P)(DEVAPC_AO_BASE+0x220C))
#define MD_DEVICE_AO_D2_APC_4	((UINT32P)(DEVAPC_AO_BASE+0x2210))
#define MD_DEVICE_AO_D2_APC_5	((UINT32P)(DEVAPC_AO_BASE+0x2214))
#define MD_DEVICE_AO_D2_APC_6	((UINT32P)(DEVAPC_AO_BASE+0x2218))
#define MD_DEVICE_AO_D2_APC_7	((UINT32P)(DEVAPC_AO_BASE+0x221C))
#define MD_DEVICE_AO_D2_APC_8	((UINT32P)(DEVAPC_AO_BASE+0x2220))
#define MD_DEVICE_AO_D2_APC_9	((UINT32P)(DEVAPC_AO_BASE+0x2224))
#define MD_DEVICE_AO_D3_APC_0	((UINT32P)(DEVAPC_AO_BASE+0x2300))
#define MD_DEVICE_AO_D3_APC_1	((UINT32P)(DEVAPC_AO_BASE+0x2304))
#define MD_DEVICE_AO_D3_APC_2	((UINT32P)(DEVAPC_AO_BASE+0x2308))
#define MD_DEVICE_AO_D3_APC_3	((UINT32P)(DEVAPC_AO_BASE+0x230C))
#define MD_DEVICE_AO_D3_APC_4	((UINT32P)(DEVAPC_AO_BASE+0x2310))
#define MD_DEVICE_AO_D3_APC_5	((UINT32P)(DEVAPC_AO_BASE+0x2314))
#define MD_DEVICE_AO_D3_APC_6	((UINT32P)(DEVAPC_AO_BASE+0x2318))
#define MD_DEVICE_AO_D3_APC_7	((UINT32P)(DEVAPC_AO_BASE+0x231C))
#define MD_DEVICE_AO_D3_APC_8	((UINT32P)(DEVAPC_AO_BASE+0x2320))
#define MD_DEVICE_AO_D3_APC_9	((UINT32P)(DEVAPC_AO_BASE+0x2324))
#define MD_DEVICE_AO_MAS_DOM_0	((UINT32P)(DEVAPC_AO_BASE+0x2400))
#define MD_DEVICE_AO_MAS_DOM_1	((UINT32P)(DEVAPC_AO_BASE+0x2404))
#define MD_DEVICE_AO_MAS_SEC	((UINT32P)(DEVAPC_AO_BASE+0x2500))
#define MD_DEVICE_AO_APC_CON	((UINT32P)(DEVAPC_AO_BASE+0x2F00))
#define MD_DEVICE_AO_APC_LOCK_0	((UINT32P)(DEVAPC_AO_BASE+0x2F04))
#define MD_DEVICE_AO_APC_LOCK_1	((UINT32P)(DEVAPC_AO_BASE+0x2F08))
#define MD_DEVICE_AO_APC_LOCK_2	((UINT32P)(DEVAPC_AO_BASE+0x2F0C))

// APB Module sej
#define SEJ_BASE (0x10080000)
#define SEJ_CON	((UINT32P)(SEJ_BASE+0x000))
#define SEJ_ACON	((UINT32P)(SEJ_BASE+0x004))
#define SEJ_ACON2	((UINT32P)(SEJ_BASE+0x008))
#define SEJ_ACONK	((UINT32P)(SEJ_BASE+0x00c))
#define SEJ_ASRC0	((UINT32P)(SEJ_BASE+0x010))
#define SEJ_ASRC1	((UINT32P)(SEJ_BASE+0x014))
#define SEJ_ASRC2	((UINT32P)(SEJ_BASE+0x018))
#define SEJ_ASRC3	((UINT32P)(SEJ_BASE+0x01c))
#define SEJ_AKEY0	((UINT32P)(SEJ_BASE+0x020))
#define SEJ_AKEY1	((UINT32P)(SEJ_BASE+0x024))
#define SEJ_AKEY2	((UINT32P)(SEJ_BASE+0x028))
#define SEJ_AKEY3	((UINT32P)(SEJ_BASE+0x02c))
#define SEJ_AKEY4	((UINT32P)(SEJ_BASE+0x030))
#define SEJ_AKEY5	((UINT32P)(SEJ_BASE+0x034))
#define SEJ_AKEY6	((UINT32P)(SEJ_BASE+0x038))
#define SEJ_AKEY7	((UINT32P)(SEJ_BASE+0x03c))
#define SEJ_AIV0	((UINT32P)(SEJ_BASE+0x040))
#define SEJ_AIV1	((UINT32P)(SEJ_BASE+0x044))
#define SEJ_AIV2	((UINT32P)(SEJ_BASE+0x048))
#define SEJ_AIV3	((UINT32P)(SEJ_BASE+0x04c))
#define SEJ_AOUT0	((UINT32P)(SEJ_BASE+0x050))
#define SEJ_AOUT1	((UINT32P)(SEJ_BASE+0x054))
#define SEJ_AOUT2	((UINT32P)(SEJ_BASE+0x058))
#define SEJ_AOUT3	((UINT32P)(SEJ_BASE+0x05c))
#define SEJ_SW_OTP0	((UINT32P)(SEJ_BASE+0x060))
#define SEJ_SW_OTP1	((UINT32P)(SEJ_BASE+0x064))
#define SEJ_SW_OTP2	((UINT32P)(SEJ_BASE+0x068))
#define SEJ_SW_OTP3	((UINT32P)(SEJ_BASE+0x06c))
#define SEJ_SW_OTP4	((UINT32P)(SEJ_BASE+0x070))
#define SEJ_SW_OTP5	((UINT32P)(SEJ_BASE+0x074))
#define SEJ_SW_OTP6	((UINT32P)(SEJ_BASE+0x078))
#define SEJ_SW_OTP7	((UINT32P)(SEJ_BASE+0x07c))
#define SEJ_SECINIT0	((UINT32P)(SEJ_BASE+0x080))
#define SEJ_SECINIT1	((UINT32P)(SEJ_BASE+0x084))
#define SEJ_SECINIT2	((UINT32P)(SEJ_BASE+0x088))
#define SEJ_MKJ	((UINT32P)(SEJ_BASE+0x0a0))
#define SEJ_SCON	((UINT32P)(SEJ_BASE+0x0b0))
#define SEJ_SIN	((UINT32P)(SEJ_BASE+0x0b4))
#define SEJ_SOUT	((UINT32P)(SEJ_BASE+0x0b8))
#define SEJ_CON1	((UINT32P)(SEJ_BASE+0x0C0))
#define SEJ_CON1_LOCK	((UINT32P)(SEJ_BASE+0x0C4))
#define SEJ_CON2	((UINT32P)(SEJ_BASE+0x0C8))
#define SEJ_CON2_LOCK	((UINT32P)(SEJ_BASE+0x0CC))
#define SEJ_CON3	((UINT32P)(SEJ_BASE+0x0D0))
#define SEJ_CON3_LOCK	((UINT32P)(SEJ_BASE+0x0D4))
#define SEJ_CON4	((UINT32P)(SEJ_BASE+0x0D8))
#define SEJ_CON4_LOCK	((UINT32P)(SEJ_BASE+0x0DC))
#define SEJ_CON5	((UINT32P)(SEJ_BASE+0x0E0))
#define SEJ_CON5_LOCK	((UINT32P)(SEJ_BASE+0x0E4))
#define SEJ_CON6	((UINT32P)(SEJ_BASE+0x0E8))
#define SEJ_CON6_LOCK	((UINT32P)(SEJ_BASE+0x0EC))
#define SEJ_RCON	((UINT32P)(SEJ_BASE+0x100))
#define SEJ_RCON2	((UINT32P)(SEJ_BASE+0x104))
#define SEJ_RNG_IV0	((UINT32P)(SEJ_BASE+0x110))
#define SEJ_RNG_IV1	((UINT32P)(SEJ_BASE+0x114))
#define SEJ_RNG_IV2	((UINT32P)(SEJ_BASE+0x118))
#define SEJ_RNG_IV3	((UINT32P)(SEJ_BASE+0x11C))
#define SEJ_RNG_OUT0	((UINT32P)(SEJ_BASE+0x120))
#define SEJ_RNG_OUT1	((UINT32P)(SEJ_BASE+0x124))
#define SEJ_RNG_OUT2	((UINT32P)(SEJ_BASE+0x128))
#define SEJ_RNG_OUT3	((UINT32P)(SEJ_BASE+0x12C))
#define SEJ_APXGPT_IRQEN	((UINT32P)(SEJ_BASE+0x200))
#define SEJ_APXGPT_IRQSTA	((UINT32P)(SEJ_BASE+0x204))
#define SEJ_APXGPT_IRQACK	((UINT32P)(SEJ_BASE+0x208))
#define SEJ_APXGPT0_CON	((UINT32P)(SEJ_BASE+0x210))
#define SEJ_APXGPT0_PRESCALE	((UINT32P)(SEJ_BASE+0x214))
#define SEJ_APXGPT0_COUNTER	((UINT32P)(SEJ_BASE+0x218))
#define SEJ_APXGPT0_COMPARE	((UINT32P)(SEJ_BASE+0x21c))
#define SEJ_APXGPT1_CON	((UINT32P)(SEJ_BASE+0x220))
#define SEJ_APXGPT1_PRESCALE	((UINT32P)(SEJ_BASE+0x224))
#define SEJ_APXGPT1_COUNTER_0	((UINT32P)(SEJ_BASE+0x228))
#define SEJ_APXGPT1_COUNTER_1	((UINT32P)(SEJ_BASE+0x22C))
#define SEJ_APXGPT1_COMPARE_0	((UINT32P)(SEJ_BASE+0x230))
#define SEJ_APXGPT1_COMPARE_1	((UINT32P)(SEJ_BASE+0x234))
#define SEJ_WDT_MODE	((UINT32P)(SEJ_BASE+0x300))
#define SEJ_WDT_LENGTH	((UINT32P)(SEJ_BASE+0x304))
#define SEJ_WDT_RESTART	((UINT32P)(SEJ_BASE+0x308))
#define SEJ_WDT_STA	((UINT32P)(SEJ_BASE+0x30c))
#define SEJ_WDT_SWRST	((UINT32P)(SEJ_BASE+0x310))
#define SEJ_WDT_NONRST_REG	((UINT32P)(SEJ_BASE+0x320))
#define SEJ_WDT_NONRST_REG2	((UINT32P)(SEJ_BASE+0x324))
#define SEJ_WDT_INTERCORE_SYNC	((UINT32P)(SEJ_BASE+0x350))
#define SEJ_WDT_INTERCORE_SYNC_SET	((UINT32P)(SEJ_BASE+0x354))
#define SEJ_WDT_INTERCORE_SYNC_CLR	((UINT32P)(SEJ_BASE+0x358))

// APB Module rsvd
#define RSVD_BASE (0x10090000)

// APB Module top_misc
#define TOPMISC_BASE (0x100A0000)
#define TOP_MISC_TEST_MODE_CFG	((UINT32P)(TOPMISC_BASE+0x000))
#define TOP_MISC_TRAP_VALUE	((UINT32P)(TOPMISC_BASE+0x004))
#define TOP_MISC_CFG	((UINT32P)(TOPMISC_BASE+0x008))

// APB Module aes_top0
#define AES_TOP0_BASE (0x100B0000)
#define AES_TOP0_CON	((UINT32P)(AES_TOP0_BASE+0x000))
#define AES_TOP0_ACON	((UINT32P)(AES_TOP0_BASE+0x004))
#define AES_TOP0_ACON2	((UINT32P)(AES_TOP0_BASE+0x008))
#define AES_TOP0_ACONK	((UINT32P)(AES_TOP0_BASE+0x00c))
#define AES_TOP0_ASRC0	((UINT32P)(AES_TOP0_BASE+0x010))
#define AES_TOP0_ASRC1	((UINT32P)(AES_TOP0_BASE+0x014))
#define AES_TOP0_ASRC2	((UINT32P)(AES_TOP0_BASE+0x018))
#define AES_TOP0_ASRC3	((UINT32P)(AES_TOP0_BASE+0x01c))
#define AES_TOP0_AKEY0	((UINT32P)(AES_TOP0_BASE+0x020))
#define AES_TOP0_AKEY1	((UINT32P)(AES_TOP0_BASE+0x024))
#define AES_TOP0_AKEY2	((UINT32P)(AES_TOP0_BASE+0x028))
#define AES_TOP0_AKEY3	((UINT32P)(AES_TOP0_BASE+0x02c))
#define AES_TOP0_AKEY4	((UINT32P)(AES_TOP0_BASE+0x030))
#define AES_TOP0_AKEY5	((UINT32P)(AES_TOP0_BASE+0x034))
#define AES_TOP0_AKEY6	((UINT32P)(AES_TOP0_BASE+0x038))
#define AES_TOP0_AKEY7	((UINT32P)(AES_TOP0_BASE+0x03c))
#define AES_TOP0_AIV0	((UINT32P)(AES_TOP0_BASE+0x040))
#define AES_TOP0_AIV1	((UINT32P)(AES_TOP0_BASE+0x044))
#define AES_TOP0_AIV2	((UINT32P)(AES_TOP0_BASE+0x048))
#define AES_TOP0_AIV3	((UINT32P)(AES_TOP0_BASE+0x04c))
#define AES_TOP0_AOUT0	((UINT32P)(AES_TOP0_BASE+0x050))
#define AES_TOP0_AOUT1	((UINT32P)(AES_TOP0_BASE+0x054))
#define AES_TOP0_AOUT2	((UINT32P)(AES_TOP0_BASE+0x058))
#define AES_TOP0_AOUT3	((UINT32P)(AES_TOP0_BASE+0x05c))
#define AES_TOP0_SW_OTP0	((UINT32P)(AES_TOP0_BASE+0x060))
#define AES_TOP0_SW_OTP1	((UINT32P)(AES_TOP0_BASE+0x064))
#define AES_TOP0_SW_OTP2	((UINT32P)(AES_TOP0_BASE+0x068))
#define AES_TOP0_SW_OTP3	((UINT32P)(AES_TOP0_BASE+0x06c))
#define AES_TOP0_SW_OTP4	((UINT32P)(AES_TOP0_BASE+0x070))
#define AES_TOP0_SW_OTP5	((UINT32P)(AES_TOP0_BASE+0x074))
#define AES_TOP0_SW_OTP6	((UINT32P)(AES_TOP0_BASE+0x078))
#define AES_TOP0_SW_OTP7	((UINT32P)(AES_TOP0_BASE+0x07c))

// APB Module aes_top1
#define AES_TOP1_BASE (0x100C0000)
#define AES_TOP1_CON	((UINT32P)(AES_TOP1_BASE+0x000))
#define AES_TOP1_ACON	((UINT32P)(AES_TOP1_BASE+0x004))
#define AES_TOP1_ACON2	((UINT32P)(AES_TOP1_BASE+0x008))
#define AES_TOP1_ACONK	((UINT32P)(AES_TOP1_BASE+0x00c))
#define AES_TOP1_ASRC0	((UINT32P)(AES_TOP1_BASE+0x010))
#define AES_TOP1_ASRC1	((UINT32P)(AES_TOP1_BASE+0x014))
#define AES_TOP1_ASRC2	((UINT32P)(AES_TOP1_BASE+0x018))
#define AES_TOP1_ASRC3	((UINT32P)(AES_TOP1_BASE+0x01c))
#define AES_TOP1_AKEY0	((UINT32P)(AES_TOP1_BASE+0x020))
#define AES_TOP1_AKEY1	((UINT32P)(AES_TOP1_BASE+0x024))
#define AES_TOP1_AKEY2	((UINT32P)(AES_TOP1_BASE+0x028))
#define AES_TOP1_AKEY3	((UINT32P)(AES_TOP1_BASE+0x02c))
#define AES_TOP1_AKEY4	((UINT32P)(AES_TOP1_BASE+0x030))
#define AES_TOP1_AKEY5	((UINT32P)(AES_TOP1_BASE+0x034))
#define AES_TOP1_AKEY6	((UINT32P)(AES_TOP1_BASE+0x038))
#define AES_TOP1_AKEY7	((UINT32P)(AES_TOP1_BASE+0x03c))
#define AES_TOP1_AIV0	((UINT32P)(AES_TOP1_BASE+0x040))
#define AES_TOP1_AIV1	((UINT32P)(AES_TOP1_BASE+0x044))
#define AES_TOP1_AIV2	((UINT32P)(AES_TOP1_BASE+0x048))
#define AES_TOP1_AIV3	((UINT32P)(AES_TOP1_BASE+0x04c))
#define AES_TOP1_AOUT0	((UINT32P)(AES_TOP1_BASE+0x050))
#define AES_TOP1_AOUT1	((UINT32P)(AES_TOP1_BASE+0x054))
#define AES_TOP1_AOUT2	((UINT32P)(AES_TOP1_BASE+0x058))
#define AES_TOP1_AOUT3	((UINT32P)(AES_TOP1_BASE+0x05c))
#define AES_TOP1_SW_OTP0	((UINT32P)(AES_TOP1_BASE+0x060))
#define AES_TOP1_SW_OTP1	((UINT32P)(AES_TOP1_BASE+0x064))
#define AES_TOP1_SW_OTP2	((UINT32P)(AES_TOP1_BASE+0x068))
#define AES_TOP1_SW_OTP3	((UINT32P)(AES_TOP1_BASE+0x06c))
#define AES_TOP1_SW_OTP4	((UINT32P)(AES_TOP1_BASE+0x070))
#define AES_TOP1_SW_OTP5	((UINT32P)(AES_TOP1_BASE+0x074))
#define AES_TOP1_SW_OTP6	((UINT32P)(AES_TOP1_BASE+0x078))
#define AES_TOP1_SW_OTP7	((UINT32P)(AES_TOP1_BASE+0x07c))

// APB Module modem_temp_share
#define MODEM_TEMP_SHARE_BASE (0x100D0000)
#define MODEM_TEMP_SHARE_CTRL	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x00))
#define MODEM_TEMP_SHARE_RATIO	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x04))
#define MODEM_TEMP_SHARE_BANKPTR	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x08))
#define MODEM_TEMP_SHARE_LATESTSTATUS	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x0C))
#define MODEM_TEMP_SHARE_BANKSTATUS	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x10))
#define MODEM_TEMP_SHARE_LATEST	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x14))
#define MODEM_TEMP_SHARE_BANK0	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x18))
#define MODEM_TEMP_SHARE_BANK1	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x1C))
#define MODEM_TEMP_SHARE_BANK2	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x20))
#define MODEM_TEMP_SHARE_BANK3	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x24))
#define MODEM_TEMP_SHARE_BANK4	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x28))
#define MODEM_TEMP_SHARE_BANK5	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x2C))
#define MODEM_TEMP_SHARE_BANK6	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x30))
#define MODEM_TEMP_SHARE_BANK7	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x34))
#define MODEM_TEMP_SHARE_BANK8	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x38))
#define MODEM_TEMP_SHARE_BANK9	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x3C))
#define MODEM_TEMP_SHARE_BANK10	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x40))
#define MODEM_TEMP_SHARE_BANK11	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x44))
#define MODEM_TEMP_SHARE_BANK12	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x48))
#define MODEM_TEMP_SHARE_BANK13	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x4C))
#define MODEM_TEMP_SHARE_BANK14	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x50))
#define MODEM_TEMP_SHARE_BANK15	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x54))
#define MODEM_TEMP_SHARE_BANK16	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x58))
#define MODEM_TEMP_SHARE_BANK17	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x5C))
#define MODEM_TEMP_SHARE_BANK18	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x60))
#define MODEM_TEMP_SHARE_BANK19	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x64))
#define MODEM_TEMP_SHARE_BANK20	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x68))
#define MODEM_TEMP_SHARE_BANK21	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x6C))
#define MODEM_TEMP_SHARE_BANK22	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x70))
#define MODEM_TEMP_SHARE_BANK23	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x74))
#define MODEM_TEMP_SHARE_BANK24	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x78))
#define MODEM_TEMP_SHARE_BANK25	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x7C))
#define MODEM_TEMP_SHARE_BANK26	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x80))
#define MODEM_TEMP_SHARE_BANK27	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x84))
#define MODEM_TEMP_SHARE_BANK28	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x88))
#define MODEM_TEMP_SHARE_BANK29	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x8C))
#define MODEM_TEMP_SHARE_BANK30	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x90))
#define MODEM_TEMP_SHARE_BANK31	((UINT32P)(MODEM_TEMP_SHARE_BASE+0x94))

// APB Module sys_timer
#define SYS_TIMER_BASE (0x100E0000)
#define SYS_TIMER_CNTCR	((UINT32P)(SYS_TIMER_BASE+0x000))
#define SYS_TIMER_CNTSR	((UINT32P)(SYS_TIMER_BASE+0x004))
#define SYS_TIMER_CNTCV_L	((UINT32P)(SYS_TIMER_BASE+0x008))
#define SYS_TIMER_CNTCV_H	((UINT32P)(SYS_TIMER_BASE+0x00C))
#define SYS_TIMER_CNTWACR	((UINT32P)(SYS_TIMER_BASE+0x010))
#define SYS_TIMER_CNTRACR	((UINT32P)(SYS_TIMER_BASE+0x014))
#define SYS_TIMER_CNTACR_LOCK	((UINT32P)(SYS_TIMER_BASE+0x018))
#define SYS_TIMER_CNTFID0	((UINT32P)(SYS_TIMER_BASE+0x020))
#define SYS_TIMER_CNTFID1	((UINT32P)(SYS_TIMER_BASE+0x024))
#define SYS_TIMER_CNTFID2	((UINT32P)(SYS_TIMER_BASE+0x028))
#define SYS_TIMER_CNTFIDE	((UINT32P)(SYS_TIMER_BASE+0x02C))
#define SYS_TIMER_CNTTVAL0_CON	((UINT32P)(SYS_TIMER_BASE+0x040))
#define SYS_TIMER_CNTTVAL0	((UINT32P)(SYS_TIMER_BASE+0x044))
#define SYS_TIMER_CNTTVAL1_CON	((UINT32P)(SYS_TIMER_BASE+0x048))
#define SYS_TIMER_CNTTVAL1	((UINT32P)(SYS_TIMER_BASE+0x04C))
#define SYS_TIMER_CNTTVAL2_CON	((UINT32P)(SYS_TIMER_BASE+0x050))
#define SYS_TIMER_CNTTVAL2	((UINT32P)(SYS_TIMER_BASE+0x054))
#define SYS_TIMER_CNTTVAL3_CON	((UINT32P)(SYS_TIMER_BASE+0x058))
#define SYS_TIMER_CNTTVAL3	((UINT32P)(SYS_TIMER_BASE+0x05C))
#define SYS_TIMER_CNTTVAL4_CON	((UINT32P)(SYS_TIMER_BASE+0x060))
#define SYS_TIMER_CNTTVAL4	((UINT32P)(SYS_TIMER_BASE+0x064))
#define SYS_TIMER_CNTTVAL5_CON	((UINT32P)(SYS_TIMER_BASE+0x068))
#define SYS_TIMER_CNTTVAL5	((UINT32P)(SYS_TIMER_BASE+0x06C))
#define SYS_TIMER_CNTTVAL6_CON	((UINT32P)(SYS_TIMER_BASE+0x070))
#define SYS_TIMER_CNTTVAL6	((UINT32P)(SYS_TIMER_BASE+0x074))
#define SYS_TIMER_CNTTVAL7_CON	((UINT32P)(SYS_TIMER_BASE+0x078))
#define SYS_TIMER_CNTTVAL7	((UINT32P)(SYS_TIMER_BASE+0x07C))
#define SYS_TIMER_CNTTVAL8_CON	((UINT32P)(SYS_TIMER_BASE+0x080))
#define SYS_TIMER_CNTTVAL8	((UINT32P)(SYS_TIMER_BASE+0x084))
#define SYS_TIMER_CNTTVAL9_CON	((UINT32P)(SYS_TIMER_BASE+0x088))
#define SYS_TIMER_CNTTVAL9	((UINT32P)(SYS_TIMER_BASE+0x08C))
#define SYS_TIMER_CNTTVAL10_CON	((UINT32P)(SYS_TIMER_BASE+0x090))
#define SYS_TIMER_CNTTVAL10	((UINT32P)(SYS_TIMER_BASE+0x094))
#define SYS_TIMER_CNTTVAL11_CON	((UINT32P)(SYS_TIMER_BASE+0x098))
#define SYS_TIMER_CNTTVAL11	((UINT32P)(SYS_TIMER_BASE+0x09C))

// APB Module cldma_ap_indma_ao_sim
#define APCLDMAIN_AO_BASE (0x100F0000)
#define REG_APCLDMAIN_AO_START_ADDR_BK_0	((UINT32P)(APCLDMAIN_AO_BASE+0x4))
#define REG_APCLDMAIN_AO_START_ADDR_BK_1	((UINT32P)(APCLDMAIN_AO_BASE+0x8))
#define REG_APCLDMAIN_AO_START_ADDR_BK_2	((UINT32P)(APCLDMAIN_AO_BASE+0xC))
#define REG_APCLDMAIN_AO_START_ADDR_BK_3	((UINT32P)(APCLDMAIN_AO_BASE+0x10))
#define REG_APCLDMAIN_AO_START_ADDR_BK_4	((UINT32P)(APCLDMAIN_AO_BASE+0x14))
#define REG_APCLDMAIN_AO_START_ADDR_BK_5	((UINT32P)(APCLDMAIN_AO_BASE+0x18))
#define REG_APCLDMAIN_AO_START_ADDR_BK_6	((UINT32P)(APCLDMAIN_AO_BASE+0x1C))
#define REG_APCLDMAIN_AO_START_ADDR_BK_7	((UINT32P)(APCLDMAIN_AO_BASE+0x20))
#define REG_APCLDMAIN_AO_CURRENT_ADDR_BK_0	((UINT32P)(APCLDMAIN_AO_BASE+0x28))
#define REG_APCLDMAIN_AO_CURRENT_ADDR_BK_1	((UINT32P)(APCLDMAIN_AO_BASE+0x2C))
#define REG_APCLDMAIN_AO_CURRENT_ADDR_BK_2	((UINT32P)(APCLDMAIN_AO_BASE+0x30))
#define REG_APCLDMAIN_AO_CURRENT_ADDR_BK_3	((UINT32P)(APCLDMAIN_AO_BASE+0x34))
#define REG_APCLDMAIN_AO_CURRENT_ADDR_BK_4	((UINT32P)(APCLDMAIN_AO_BASE+0x38))
#define REG_APCLDMAIN_AO_CURRENT_ADDR_BK_5	((UINT32P)(APCLDMAIN_AO_BASE+0x3C))
#define REG_APCLDMAIN_AO_CURRENT_ADDR_BK_6	((UINT32P)(APCLDMAIN_AO_BASE+0x40))
#define REG_APCLDMAIN_AO_CURRENT_ADDR_BK_7	((UINT32P)(APCLDMAIN_AO_BASE+0x44))

// APB Module cldma_ap_outdma_ao_sim
#define APCLDMAOUT_AO_BASE (0x100F0400)
#define REG_APCLDMAOUT_AO_R_CFG	((UINT32P)(APCLDMAOUT_AO_BASE+0x4))
#define REG_APCLDMAOUT_AO_R_DUMMY_2	((UINT32P)(APCLDMAOUT_AO_BASE+0x10))
#define REG_APCLDMAOUT_AO_R_DUMMY_3	((UINT32P)(APCLDMAOUT_AO_BASE+0x14))
#define REG_APCLDMAOUT_AO_R_CHECKSUM_CHANNEL_ENABLE	((UINT32P)(APCLDMAOUT_AO_BASE+0x74))
#define REG_APCLDMAOUT_AO_START_ADDR_0	((UINT32P)(APCLDMAOUT_AO_BASE+0x78))
#define REG_APCLDMAOUT_AO_START_ADDR_1	((UINT32P)(APCLDMAOUT_AO_BASE+0x7C))
#define REG_APCLDMAOUT_AO_START_ADDR_2	((UINT32P)(APCLDMAOUT_AO_BASE+0x80))
#define REG_APCLDMAOUT_AO_START_ADDR_3	((UINT32P)(APCLDMAOUT_AO_BASE+0x84))
#define REG_APCLDMAOUT_AO_START_ADDR_4	((UINT32P)(APCLDMAOUT_AO_BASE+0x88))
#define REG_APCLDMAOUT_AO_START_ADDR_5	((UINT32P)(APCLDMAOUT_AO_BASE+0x8C))
#define REG_APCLDMAOUT_AO_START_ADDR_6	((UINT32P)(APCLDMAOUT_AO_BASE+0x90))
#define REG_APCLDMAOUT_AO_START_ADDR_7	((UINT32P)(APCLDMAOUT_AO_BASE+0x94))
#define REG_APCLDMAOUT_AO_CURRENT_ADDR_0	((UINT32P)(APCLDMAOUT_AO_BASE+0x98))
#define REG_APCLDMAOUT_AO_CURRENT_ADDR_1	((UINT32P)(APCLDMAOUT_AO_BASE+0x9C))
#define REG_APCLDMAOUT_AO_CURRENT_ADDR_2	((UINT32P)(APCLDMAOUT_AO_BASE+0xA0))
#define REG_APCLDMAOUT_AO_CURRENT_ADDR_3	((UINT32P)(APCLDMAOUT_AO_BASE+0xA4))
#define REG_APCLDMAOUT_AO_CURRENT_ADDR_4	((UINT32P)(APCLDMAOUT_AO_BASE+0xA8))
#define REG_APCLDMAOUT_AO_CURRENT_ADDR_5	((UINT32P)(APCLDMAOUT_AO_BASE+0xAC))
#define REG_APCLDMAOUT_AO_CURRENT_ADDR_6	((UINT32P)(APCLDMAOUT_AO_BASE+0xB0))
#define REG_APCLDMAOUT_AO_CURRENT_ADDR_7	((UINT32P)(APCLDMAOUT_AO_BASE+0xB4))
#define REG_APCLDMAOUT_AO_STATUS	((UINT32P)(APCLDMAOUT_AO_BASE+0xB8))
#define REG_APCLDMAOUT_AO_R_DEBUG_ID_EN	((UINT32P)(APCLDMAOUT_AO_BASE+0xC8))
#define REG_APCLDMAOUT_AO_R_LAST_UPDATE_ADDR_0	((UINT32P)(APCLDMAOUT_AO_BASE+0xD0))
#define REG_APCLDMAOUT_AO_R_LAST_UPDATE_ADDR_1	((UINT32P)(APCLDMAOUT_AO_BASE+0xD4))
#define REG_APCLDMAOUT_AO_R_LAST_UPDATE_ADDR_2	((UINT32P)(APCLDMAOUT_AO_BASE+0xD8))
#define REG_APCLDMAOUT_AO_R_LAST_UPDATE_ADDR_3	((UINT32P)(APCLDMAOUT_AO_BASE+0xDC))
#define REG_APCLDMAOUT_AO_R_LAST_UPDATE_ADDR_4	((UINT32P)(APCLDMAOUT_AO_BASE+0xE0))
#define REG_APCLDMAOUT_AO_R_LAST_UPDATE_ADDR_5	((UINT32P)(APCLDMAOUT_AO_BASE+0xE4))
#define REG_APCLDMAOUT_AO_R_LAST_UPDATE_ADDR_6	((UINT32P)(APCLDMAOUT_AO_BASE+0xE8))
#define REG_APCLDMAOUT_AO_R_LAST_UPDATE_ADDR_7	((UINT32P)(APCLDMAOUT_AO_BASE+0xEC))
#define REG_APCLDMAOUT_AO_R_NEXT_ALLOW_LEN_0	((UINT32P)(APCLDMAOUT_AO_BASE+0xF0))
#define REG_APCLDMAOUT_AO_R_NEXT_ALLOW_LEN_1	((UINT32P)(APCLDMAOUT_AO_BASE+0xF4))
#define REG_APCLDMAOUT_AO_R_NEXT_ALLOW_LEN_2	((UINT32P)(APCLDMAOUT_AO_BASE+0xF8))
#define REG_APCLDMAOUT_AO_R_NEXT_ALLOW_LEN_3	((UINT32P)(APCLDMAOUT_AO_BASE+0xFC))
#define REG_APCLDMAOUT_AO_R_NEXT_ALLOW_LEN_4	((UINT32P)(APCLDMAOUT_AO_BASE+0x100))
#define REG_APCLDMAOUT_AO_R_NEXT_ALLOW_LEN_5	((UINT32P)(APCLDMAOUT_AO_BASE+0x104))
#define REG_APCLDMAOUT_AO_R_NEXT_ALLOW_LEN_6	((UINT32P)(APCLDMAOUT_AO_BASE+0x108))
#define REG_APCLDMAOUT_AO_R_NEXT_ALLOW_LEN_7	((UINT32P)(APCLDMAOUT_AO_BASE+0x10C))
#define REG_APCLDMAOUT_AO_R_NEXT_BUF_PTR_0	((UINT32P)(APCLDMAOUT_AO_BASE+0x110))
#define REG_APCLDMAOUT_AO_R_NEXT_BUF_PTR_1	((UINT32P)(APCLDMAOUT_AO_BASE+0x114))
#define REG_APCLDMAOUT_AO_R_NEXT_BUF_PTR_2	((UINT32P)(APCLDMAOUT_AO_BASE+0x118))
#define REG_APCLDMAOUT_AO_R_NEXT_BUF_PTR_3	((UINT32P)(APCLDMAOUT_AO_BASE+0x11C))
#define REG_APCLDMAOUT_AO_R_NEXT_BUF_PTR_4	((UINT32P)(APCLDMAOUT_AO_BASE+0x120))
#define REG_APCLDMAOUT_AO_R_NEXT_BUF_PTR_5	((UINT32P)(APCLDMAOUT_AO_BASE+0x124))
#define REG_APCLDMAOUT_AO_R_NEXT_BUF_PTR_6	((UINT32P)(APCLDMAOUT_AO_BASE+0x128))
#define REG_APCLDMAOUT_AO_R_NEXT_BUF_PTR_7	((UINT32P)(APCLDMAOUT_AO_BASE+0x12C))
#define REG_APCLDMAOUT_AO_START_ADDR_4MSB	((UINT32P)(APCLDMAOUT_AO_BASE+0x130))
#define REG_APCLDMAOUT_AO_CURRENT_ADDR_4MSB	((UINT32P)(APCLDMAOUT_AO_BASE+0x134))
#define REG_APCLDMAOUT_AO_R_LAST_UPDATE_ADDR_4MSB	((UINT32P)(APCLDMAOUT_AO_BASE+0x138))
#define REG_APCLDMAOUT_AO_R_NEXT_BUF_PTR_4MSB	((UINT32P)(APCLDMAOUT_AO_BASE+0x13C))

// APB Module cldma_ap_misc_ao_sim
#define APCLDMAMISC_AO_BASE (0x100F0800)
#define REG_APCLDMAMISC_AO_L2RIMR0	((UINT32P)(APCLDMAMISC_AO_BASE+0x58))
#define REG_APCLDMAMISC_AO_L2RIMR1	((UINT32P)(APCLDMAMISC_AO_BASE+0x5C))
#define REG_APCLDMAMISC_AO_L2RIMCR0	((UINT32P)(APCLDMAMISC_AO_BASE+0x60))
#define REG_APCLDMAMISC_AO_L2RIMCR1	((UINT32P)(APCLDMAMISC_AO_BASE+0x64))
#define REG_APCLDMAMISC_AO_L2RIMSR0	((UINT32P)(APCLDMAMISC_AO_BASE+0x68))
#define REG_APCLDMAMISC_AO_L2RIMSR1	((UINT32P)(APCLDMAMISC_AO_BASE+0x6C))
#define REG_APCLDMAMISC_AO_BUS_CFG	((UINT32P)(APCLDMAMISC_AO_BASE+0x90))
#define REG_APCLDMAMISC_AO_CHNL_DISABLE	((UINT32P)(APCLDMAMISC_AO_BASE+0x94))
#define REG_APCLDMAMISC_AO_HIGH_PRIORITY	((UINT32P)(APCLDMAMISC_AO_BASE+0x98))
#define REG_APCLDMAMISC_AO_ADDR_REMAP_FROM	((UINT32P)(APCLDMAMISC_AO_BASE+0x144))
#define REG_APCLDMAMISC_AO_ADDR_REMAP_TO	((UINT32P)(APCLDMAMISC_AO_BASE+0x148))
#define REG_APCLDMAMISC_AO_ADDR_REMAP_MASK	((UINT32P)(APCLDMAMISC_AO_BASE+0x14C))
#define REG_APCLDMAMISC_AO_DUMMY	((UINT32P)(APCLDMAMISC_AO_BASE+0x150))

// APB Module cldma_md_indma_ao_sim
#define MDCLDMAIN_AO_BASE (0x10100000)
#define REG_MDCLDMAIN_AO_START_ADDR_BK_0	((UINT32P)(MDCLDMAIN_AO_BASE+0x4))
#define REG_MDCLDMAIN_AO_START_ADDR_BK_1	((UINT32P)(MDCLDMAIN_AO_BASE+0x8))
#define REG_MDCLDMAIN_AO_START_ADDR_BK_2	((UINT32P)(MDCLDMAIN_AO_BASE+0xC))
#define REG_MDCLDMAIN_AO_START_ADDR_BK_3	((UINT32P)(MDCLDMAIN_AO_BASE+0x10))
#define REG_MDCLDMAIN_AO_START_ADDR_BK_4	((UINT32P)(MDCLDMAIN_AO_BASE+0x14))
#define REG_MDCLDMAIN_AO_START_ADDR_BK_5	((UINT32P)(MDCLDMAIN_AO_BASE+0x18))
#define REG_MDCLDMAIN_AO_START_ADDR_BK_6	((UINT32P)(MDCLDMAIN_AO_BASE+0x1C))
#define REG_MDCLDMAIN_AO_START_ADDR_BK_7	((UINT32P)(MDCLDMAIN_AO_BASE+0x20))
#define REG_MDCLDMAIN_AO_CURRENT_ADDR_BK_0	((UINT32P)(MDCLDMAIN_AO_BASE+0x28))
#define REG_MDCLDMAIN_AO_CURRENT_ADDR_BK_1	((UINT32P)(MDCLDMAIN_AO_BASE+0x2C))
#define REG_MDCLDMAIN_AO_CURRENT_ADDR_BK_2	((UINT32P)(MDCLDMAIN_AO_BASE+0x30))
#define REG_MDCLDMAIN_AO_CURRENT_ADDR_BK_3	((UINT32P)(MDCLDMAIN_AO_BASE+0x34))
#define REG_MDCLDMAIN_AO_CURRENT_ADDR_BK_4	((UINT32P)(MDCLDMAIN_AO_BASE+0x38))
#define REG_MDCLDMAIN_AO_CURRENT_ADDR_BK_5	((UINT32P)(MDCLDMAIN_AO_BASE+0x3C))
#define REG_MDCLDMAIN_AO_CURRENT_ADDR_BK_6	((UINT32P)(MDCLDMAIN_AO_BASE+0x40))
#define REG_MDCLDMAIN_AO_CURRENT_ADDR_BK_7	((UINT32P)(MDCLDMAIN_AO_BASE+0x44))

// APB Module cldma_md_outdma_ao_sim
#define MDCLDMAOUT_AO_BASE (0x10100400)
#define REG_MDCLDMAOUT_AO_R_CFG	((UINT32P)(MDCLDMAOUT_AO_BASE+0x4))
#define REG_MDCLDMAOUT_AO_R_DUMMY_2	((UINT32P)(MDCLDMAOUT_AO_BASE+0x10))
#define REG_MDCLDMAOUT_AO_R_DUMMY_3	((UINT32P)(MDCLDMAOUT_AO_BASE+0x14))
#define REG_MDCLDMAOUT_AO_R_CHECKSUM_CHANNEL_ENABLE	((UINT32P)(MDCLDMAOUT_AO_BASE+0x74))
#define REG_MDCLDMAOUT_AO_START_ADDR_0	((UINT32P)(MDCLDMAOUT_AO_BASE+0x78))
#define REG_MDCLDMAOUT_AO_START_ADDR_1	((UINT32P)(MDCLDMAOUT_AO_BASE+0x7C))
#define REG_MDCLDMAOUT_AO_START_ADDR_2	((UINT32P)(MDCLDMAOUT_AO_BASE+0x80))
#define REG_MDCLDMAOUT_AO_START_ADDR_3	((UINT32P)(MDCLDMAOUT_AO_BASE+0x84))
#define REG_MDCLDMAOUT_AO_START_ADDR_4	((UINT32P)(MDCLDMAOUT_AO_BASE+0x88))
#define REG_MDCLDMAOUT_AO_START_ADDR_5	((UINT32P)(MDCLDMAOUT_AO_BASE+0x8C))
#define REG_MDCLDMAOUT_AO_START_ADDR_6	((UINT32P)(MDCLDMAOUT_AO_BASE+0x90))
#define REG_MDCLDMAOUT_AO_START_ADDR_7	((UINT32P)(MDCLDMAOUT_AO_BASE+0x94))
#define REG_MDCLDMAOUT_AO_CURRENT_ADDR_0	((UINT32P)(MDCLDMAOUT_AO_BASE+0x98))
#define REG_MDCLDMAOUT_AO_CURRENT_ADDR_1	((UINT32P)(MDCLDMAOUT_AO_BASE+0x9C))
#define REG_MDCLDMAOUT_AO_CURRENT_ADDR_2	((UINT32P)(MDCLDMAOUT_AO_BASE+0xA0))
#define REG_MDCLDMAOUT_AO_CURRENT_ADDR_3	((UINT32P)(MDCLDMAOUT_AO_BASE+0xA4))
#define REG_MDCLDMAOUT_AO_CURRENT_ADDR_4	((UINT32P)(MDCLDMAOUT_AO_BASE+0xA8))
#define REG_MDCLDMAOUT_AO_CURRENT_ADDR_5	((UINT32P)(MDCLDMAOUT_AO_BASE+0xAC))
#define REG_MDCLDMAOUT_AO_CURRENT_ADDR_6	((UINT32P)(MDCLDMAOUT_AO_BASE+0xB0))
#define REG_MDCLDMAOUT_AO_CURRENT_ADDR_7	((UINT32P)(MDCLDMAOUT_AO_BASE+0xB4))
#define REG_MDCLDMAOUT_AO_STATUS	((UINT32P)(MDCLDMAOUT_AO_BASE+0xB8))
#define REG_MDCLDMAOUT_AO_R_DEBUG_ID_EN	((UINT32P)(MDCLDMAOUT_AO_BASE+0xC8))
#define REG_MDCLDMAOUT_AO_R_LAST_UPDATE_ADDR_0	((UINT32P)(MDCLDMAOUT_AO_BASE+0xD0))
#define REG_MDCLDMAOUT_AO_R_LAST_UPDATE_ADDR_1	((UINT32P)(MDCLDMAOUT_AO_BASE+0xD4))
#define REG_MDCLDMAOUT_AO_R_LAST_UPDATE_ADDR_2	((UINT32P)(MDCLDMAOUT_AO_BASE+0xD8))
#define REG_MDCLDMAOUT_AO_R_LAST_UPDATE_ADDR_3	((UINT32P)(MDCLDMAOUT_AO_BASE+0xDC))
#define REG_MDCLDMAOUT_AO_R_LAST_UPDATE_ADDR_4	((UINT32P)(MDCLDMAOUT_AO_BASE+0xE0))
#define REG_MDCLDMAOUT_AO_R_LAST_UPDATE_ADDR_5	((UINT32P)(MDCLDMAOUT_AO_BASE+0xE4))
#define REG_MDCLDMAOUT_AO_R_LAST_UPDATE_ADDR_6	((UINT32P)(MDCLDMAOUT_AO_BASE+0xE8))
#define REG_MDCLDMAOUT_AO_R_LAST_UPDATE_ADDR_7	((UINT32P)(MDCLDMAOUT_AO_BASE+0xEC))
#define REG_MDCLDMAOUT_AO_R_NEXT_ALLOW_LEN_0	((UINT32P)(MDCLDMAOUT_AO_BASE+0xF0))
#define REG_MDCLDMAOUT_AO_R_NEXT_ALLOW_LEN_1	((UINT32P)(MDCLDMAOUT_AO_BASE+0xF4))
#define REG_MDCLDMAOUT_AO_R_NEXT_ALLOW_LEN_2	((UINT32P)(MDCLDMAOUT_AO_BASE+0xF8))
#define REG_MDCLDMAOUT_AO_R_NEXT_ALLOW_LEN_3	((UINT32P)(MDCLDMAOUT_AO_BASE+0xFC))
#define REG_MDCLDMAOUT_AO_R_NEXT_ALLOW_LEN_4	((UINT32P)(MDCLDMAOUT_AO_BASE+0x100))
#define REG_MDCLDMAOUT_AO_R_NEXT_ALLOW_LEN_5	((UINT32P)(MDCLDMAOUT_AO_BASE+0x104))
#define REG_MDCLDMAOUT_AO_R_NEXT_ALLOW_LEN_6	((UINT32P)(MDCLDMAOUT_AO_BASE+0x108))
#define REG_MDCLDMAOUT_AO_R_NEXT_ALLOW_LEN_7	((UINT32P)(MDCLDMAOUT_AO_BASE+0x10C))
#define REG_MDCLDMAOUT_AO_R_NEXT_BUF_PTR_0	((UINT32P)(MDCLDMAOUT_AO_BASE+0x110))
#define REG_MDCLDMAOUT_AO_R_NEXT_BUF_PTR_1	((UINT32P)(MDCLDMAOUT_AO_BASE+0x114))
#define REG_MDCLDMAOUT_AO_R_NEXT_BUF_PTR_2	((UINT32P)(MDCLDMAOUT_AO_BASE+0x118))
#define REG_MDCLDMAOUT_AO_R_NEXT_BUF_PTR_3	((UINT32P)(MDCLDMAOUT_AO_BASE+0x11C))
#define REG_MDCLDMAOUT_AO_R_NEXT_BUF_PTR_4	((UINT32P)(MDCLDMAOUT_AO_BASE+0x120))
#define REG_MDCLDMAOUT_AO_R_NEXT_BUF_PTR_5	((UINT32P)(MDCLDMAOUT_AO_BASE+0x124))
#define REG_MDCLDMAOUT_AO_R_NEXT_BUF_PTR_6	((UINT32P)(MDCLDMAOUT_AO_BASE+0x128))
#define REG_MDCLDMAOUT_AO_R_NEXT_BUF_PTR_7	((UINT32P)(MDCLDMAOUT_AO_BASE+0x12C))
#define REG_MDCLDMAOUT_AO_START_ADDR_4MSB	((UINT32P)(MDCLDMAOUT_AO_BASE+0x130))
#define REG_MDCLDMAOUT_AO_CURRENT_ADDR_4MSB	((UINT32P)(MDCLDMAOUT_AO_BASE+0x134))
#define REG_MDCLDMAOUT_AO_R_LAST_UPDATE_ADDR_4MSB	((UINT32P)(MDCLDMAOUT_AO_BASE+0x138))
#define REG_MDCLDMAOUT_AO_R_NEXT_BUF_PTR_4MSB	((UINT32P)(MDCLDMAOUT_AO_BASE+0x13C))

// APB Module cldma_md_misc_ao_sim
#define MDCLDMAMISC_AO_BASE (0x10100800)
#define REG_MDCLDMAMISC_AO_L2RIMR0	((UINT32P)(MDCLDMAMISC_AO_BASE+0x58))
#define REG_MDCLDMAMISC_AO_L2RIMR1	((UINT32P)(MDCLDMAMISC_AO_BASE+0x5C))
#define REG_MDCLDMAMISC_AO_L2RIMCR0	((UINT32P)(MDCLDMAMISC_AO_BASE+0x60))
#define REG_MDCLDMAMISC_AO_L2RIMCR1	((UINT32P)(MDCLDMAMISC_AO_BASE+0x64))
#define REG_MDCLDMAMISC_AO_L2RIMSR0	((UINT32P)(MDCLDMAMISC_AO_BASE+0x68))
#define REG_MDCLDMAMISC_AO_L2RIMSR1	((UINT32P)(MDCLDMAMISC_AO_BASE+0x6C))
#define REG_MDCLDMAMISC_AO_BUS_CFG	((UINT32P)(MDCLDMAMISC_AO_BASE+0x90))
#define REG_MDCLDMAMISC_AO_CHNL_DISABLE	((UINT32P)(MDCLDMAMISC_AO_BASE+0x94))
#define REG_MDCLDMAMISC_AO_HIGH_PRIORITY	((UINT32P)(MDCLDMAMISC_AO_BASE+0x98))
#define REG_MDCLDMAMISC_AO_ADDR_REMAP_FROM	((UINT32P)(MDCLDMAMISC_AO_BASE+0x144))
#define REG_MDCLDMAMISC_AO_ADDR_REMAP_TO	((UINT32P)(MDCLDMAMISC_AO_BASE+0x148))
#define REG_MDCLDMAMISC_AO_ADDR_REMAP_MASK	((UINT32P)(MDCLDMAMISC_AO_BASE+0x14C))
#define REG_MDCLDMAMISC_AO_DUMMY	((UINT32P)(MDCLDMAMISC_AO_BASE+0x150))

// APB Module pwr_md32_cfg
#define PWR_MD32_BASE (0x10A40000)
#define PWR_MD32_CFGREG_SW_RSTN	((UINT32P)(PWR_MD32_BASE+0x0000))
#define PWR_MD32_CFGREG_RESOURCE_CTL	((UINT32P)(PWR_MD32_BASE+0x0004))
#define PWR_MD32_CFGREG_SYS_RMAP	((UINT32P)(PWR_MD32_BASE+0x0008))
#define PWR_MD32_CFGREG_OCD_BYPASS	((UINT32P)(PWR_MD32_BASE+0x000C))
#define PWR_MD32_CFGREG_MD2HOST_IPC	((UINT32P)(PWR_MD32_BASE+0x0010))
#define PWR_MD32_CFGREG_MD2SPM_IPC	((UINT32P)(PWR_MD32_BASE+0x0014))
#define PWR_MD32_CFGREG_HOST2MD_IPC	((UINT32P)(PWR_MD32_BASE+0x0018))
#define PWR_MD32_CFGREG_SPM2MD_IPC	((UINT32P)(PWR_MD32_BASE+0x001C))
#define PWR_MD32_CFGREG_GPR0	((UINT32P)(PWR_MD32_BASE+0x0020))
#define PWR_MD32_CFGREG_GPR1	((UINT32P)(PWR_MD32_BASE+0x0024))
#define PWR_MD32_CFGREG_GPR2	((UINT32P)(PWR_MD32_BASE+0x0028))
#define PWR_MD32_CFGREG_GPR3	((UINT32P)(PWR_MD32_BASE+0x002C))
#define PWR_MD32_CFGREG_GPR4	((UINT32P)(PWR_MD32_BASE+0x0030))
#define PWR_MD32_CFGREG_GPR5	((UINT32P)(PWR_MD32_BASE+0x0034))
#define PWR_MD32_CFGREG_DVFS_INFO	((UINT32P)(PWR_MD32_BASE+0x0038))
#define PWR_MD32_CFGREG_TEMPERATURE	((UINT32P)(PWR_MD32_BASE+0x003C))
#define PWR_MD32_CFGREG_WDT_CFG	((UINT32P)(PWR_MD32_BASE+0x0040))
#define PWR_MD32_CFGREG_WDT_KICK	((UINT32P)(PWR_MD32_BASE+0x0044))
#define PWR_MD32_CFGREG_SEMAPHORE	((UINT32P)(PWR_MD32_BASE+0x0048))
#define PWR_MD32_CFGREG_MD32_CCNT	((UINT32P)(PWR_MD32_BASE+0x0050))
#define PWR_MD32_CFGREG_MD32_PCNT0	((UINT32P)(PWR_MD32_BASE+0x0054))
#define PWR_MD32_CFGREG_MD32_PCNT1	((UINT32P)(PWR_MD32_BASE+0x0058))
#define PWR_MD32_CFGREG_MD32_PCNT2	((UINT32P)(PWR_MD32_BASE+0x005C))
#define PWR_MD32_CFGREG_MD32_CONTID	((UINT32P)(PWR_MD32_BASE+0x0060))
#define PWR_MD32_CFGREG_MD32_PC	((UINT32P)(PWR_MD32_BASE+0x0064))
#define PWR_MD32_CFGREG_MD32_PC_MON	((UINT32P)(PWR_MD32_BASE+0x0068))
#define PWR_MD32_CFGREG_MD32_AHB_STATUS	((UINT32P)(PWR_MD32_BASE+0x006C))
#define PWR_MD32_CFGREG_MD32_AHB_M0_ADDR	((UINT32P)(PWR_MD32_BASE+0x0070))
#define PWR_MD32_CFGREG_MD32_AHB_M1_ADDR	((UINT32P)(PWR_MD32_BASE+0x0074))
#define PWR_MD32_CFGREG_ONE_TIME_LOCK	((UINT32P)(PWR_MD32_BASE+0x0078))
#define PWR_MD32_CFGREG_SECURE_CTRL	((UINT32P)(PWR_MD32_BASE+0x007C))
#define PWR_MD32_CFGREG_PTCM_LOCK_CNT	((UINT32P)(PWR_MD32_BASE+0x0080))
#define PWR_MD32_CFGREG_DTCM_LOCK_CNT	((UINT32P)(PWR_MD32_BASE+0x0084))
#define PWR_MD32_CFGREG_SLPP_S_EN	((UINT32P)(PWR_MD32_BASE+0x0088))
#define PWR_MD32_CFGREG_P2P_TOEN	((UINT32P)(PWR_MD32_BASE+0x008C))
#define PWR_MD32_CFGREG_MBOX0_IN_IRQ	((UINT32P)(PWR_MD32_BASE+0x00A0))
#define PWR_MD32_CFGREG_MBOX1_IN_IRQ	((UINT32P)(PWR_MD32_BASE+0x00A4))
#define PWR_MD32_CFGREG_MBOX2_IN_IRQ	((UINT32P)(PWR_MD32_BASE+0x00A8))
#define PWR_MD32_CFGREG_MBOX3_IN_IRQ	((UINT32P)(PWR_MD32_BASE+0x00AC))
#define PWR_MD32_CFGREG_MBOX4_IN_IRQ	((UINT32P)(PWR_MD32_BASE+0x00B0))
#define PWR_MD32_CFGREG_MBOX0_OUT_IRQ	((UINT32P)(PWR_MD32_BASE+0x00C0))
#define PWR_MD32_CFGREG_MBOX1_OUT_IRQ	((UINT32P)(PWR_MD32_BASE+0x00C4))
#define PWR_MD32_CFGREG_MBOX2_OUT_IRQ	((UINT32P)(PWR_MD32_BASE+0x00C8))
#define PWR_MD32_CFGREG_MBOX3_OUT_IRQ	((UINT32P)(PWR_MD32_BASE+0x00CC))
#define PWR_MD32_CFGREG_MBOX4_OUT_IRQ	((UINT32P)(PWR_MD32_BASE+0x00D0))
#define PWR_MD32_CFGREG_MBOX0_BASE	((UINT32P)(PWR_MD32_BASE+0x00E0))
#define PWR_MD32_CFGREG_MBOX1_BASE	((UINT32P)(PWR_MD32_BASE+0x00E4))
#define PWR_MD32_CFGREG_MBOX2_BASE	((UINT32P)(PWR_MD32_BASE+0x00E8))
#define PWR_MD32_CFGREG_MBOX3_BASE	((UINT32P)(PWR_MD32_BASE+0x00EC))
#define PWR_MD32_CFGREG_MBOX4_BASE	((UINT32P)(PWR_MD32_BASE+0x00F0))
#define PWR_MD32_CFGREG_MBOX8_7B_BASE	((UINT32P)(PWR_MD32_BASE+0x00F4))
#define PWR_MD32_CFGREG_DVFS_INFO_1	((UINT32P)(PWR_MD32_BASE+0x00F8))
#define PWR_MD32_CFGREG_DVFS_INFO_2	((UINT32P)(PWR_MD32_BASE+0x00FC))
#define PWR_MD32_CFGREG_RSV_RW_REG0	((UINT32P)(PWR_MD32_BASE+0x0100))
#define PWR_MD32_CFGREG_RSV_RW_REG1	((UINT32P)(PWR_MD32_BASE+0x0104))
#define PWR_MD32_CFGREG_RSV_RO_REG0	((UINT32P)(PWR_MD32_BASE+0x0108))
#define PWR_MD32_CFGREG_RSV_RO_REG1	((UINT32P)(PWR_MD32_BASE+0x010C))
#define PWR_MD32_CFGREG_GPR6	((UINT32P)(PWR_MD32_BASE+0x0110))
#define PWR_MD32_CFGREG_GPR7	((UINT32P)(PWR_MD32_BASE+0x0114))
#define PWR_MD32_CFGREG_GPR8	((UINT32P)(PWR_MD32_BASE+0x0118))
#define PWR_MD32_CFGREG_GPR9	((UINT32P)(PWR_MD32_BASE+0x011C))
#define PWR_MD32_CFGREG_GPR10	((UINT32P)(PWR_MD32_BASE+0x0120))
#define PWR_MD32_CFGREG_GPR11	((UINT32P)(PWR_MD32_BASE+0x0124))
#define PWR_MD32_CFGREG_GPR12	((UINT32P)(PWR_MD32_BASE+0x0128))
#define PWR_MD32_CFGREG_GPR13	((UINT32P)(PWR_MD32_BASE+0x012C))
#define PWR_MD32_CFGREG_GPR14	((UINT32P)(PWR_MD32_BASE+0x0130))
#define PWR_MD32_CFGREG_GPR15	((UINT32P)(PWR_MD32_BASE+0x0134))
#define PWR_MD32_TIMER0_CON	((UINT32P)(PWR_MD32_BASE+0x1000))
#define PWR_MD32_TIMER0_RESET_VAL	((UINT32P)(PWR_MD32_BASE+0x1004))
#define PWR_MD32_TIMER0_CUR_VAL	((UINT32P)(PWR_MD32_BASE+0x1008))
#define PWR_MD32_TIMER0_IRQ_ACK	((UINT32P)(PWR_MD32_BASE+0x100C))
#define PWR_MD32_TIMER1_CON	((UINT32P)(PWR_MD32_BASE+0x1010))
#define PWR_MD32_TIMER1_RESET_VAL	((UINT32P)(PWR_MD32_BASE+0x1014))
#define PWR_MD32_TIMER1_CUR_VAL	((UINT32P)(PWR_MD32_BASE+0x1018))
#define PWR_MD32_TIMER1_IRQ_ACK	((UINT32P)(PWR_MD32_BASE+0x101C))
#define PWR_MD32_TIMER2_CON	((UINT32P)(PWR_MD32_BASE+0x1020))
#define PWR_MD32_TIMER2_RESET_VAL	((UINT32P)(PWR_MD32_BASE+0x1024))
#define PWR_MD32_TIMER2_CUR_VAL	((UINT32P)(PWR_MD32_BASE+0x1028))
#define PWR_MD32_TIMER2_IRQ_ACK	((UINT32P)(PWR_MD32_BASE+0x102C))
#define PWR_MD32_TIMER3_CON	((UINT32P)(PWR_MD32_BASE+0x1030))
#define PWR_MD32_TIMER3_RESET_VAL	((UINT32P)(PWR_MD32_BASE+0x1034))
#define PWR_MD32_TIMER3_CUR_VAL	((UINT32P)(PWR_MD32_BASE+0x1038))
#define PWR_MD32_TIMER3_IRQ_ACK	((UINT32P)(PWR_MD32_BASE+0x103C))
#define PWR_MD32_OS_TIMER_CON	((UINT32P)(PWR_MD32_BASE+0x1080))
#define PWR_MD32_OS_TIMER_INIT_L	((UINT32P)(PWR_MD32_BASE+0x1084))
#define PWR_MD32_OS_TIMER_INIT_H	((UINT32P)(PWR_MD32_BASE+0x1088))
#define PWR_MD32_OS_TIMER_CNT_L	((UINT32P)(PWR_MD32_BASE+0x108C))
#define PWR_MD32_OS_TIMER_CNT_H	((UINT32P)(PWR_MD32_BASE+0x1090))
#define PWR_MD32_OS_TIMER_TVAL	((UINT32P)(PWR_MD32_BASE+0x1094))
#define PWR_MD32_OS_TIMER_IRQ_ACK	((UINT32P)(PWR_MD32_BASE+0x1098))
#define PWR_MD32_APXGPT6_SYNC_L	((UINT32P)(PWR_MD32_BASE+0x10A0))
#define PWR_MD32_APXGPT6_SYNC_H	((UINT32P)(PWR_MD32_BASE+0x10A4))
#define PWR_MD32_INTC_IRQ_RAW_STA0	((UINT32P)(PWR_MD32_BASE+0x2000))
#define PWR_MD32_INTC_IRQ_RAW_STA1	((UINT32P)(PWR_MD32_BASE+0x2004))
#define PWR_MD32_INTC_IRQ_RAW_STA2	((UINT32P)(PWR_MD32_BASE+0x2008))
#define PWR_MD32_INTC_IRQ_RAW_STA3	((UINT32P)(PWR_MD32_BASE+0x200C))
#define PWR_MD32_INTC_IRQ_STA0	((UINT32P)(PWR_MD32_BASE+0x2010))
#define PWR_MD32_INTC_IRQ_STA1	((UINT32P)(PWR_MD32_BASE+0x2014))
#define PWR_MD32_INTC_IRQ_STA2	((UINT32P)(PWR_MD32_BASE+0x2018))
#define PWR_MD32_INTC_IRQ_STA3	((UINT32P)(PWR_MD32_BASE+0x201C))
#define PWR_MD32_INTC_IRQ_EN0	((UINT32P)(PWR_MD32_BASE+0x2020))
#define PWR_MD32_INTC_IRQ_EN1	((UINT32P)(PWR_MD32_BASE+0x2024))
#define PWR_MD32_INTC_IRQ_EN2	((UINT32P)(PWR_MD32_BASE+0x2028))
#define PWR_MD32_INTC_IRQ_EN3	((UINT32P)(PWR_MD32_BASE+0x202C))
#define PWR_MD32_INTC_IRQ_WAKE_EN0	((UINT32P)(PWR_MD32_BASE+0x2030))
#define PWR_MD32_INTC_IRQ_WAKE_EN1	((UINT32P)(PWR_MD32_BASE+0x2034))
#define PWR_MD32_INTC_IRQ_WAKE_EN2	((UINT32P)(PWR_MD32_BASE+0x2038))
#define PWR_MD32_INTC_IRQ_WAKE_EN3	((UINT32P)(PWR_MD32_BASE+0x203C))
#define PWR_MD32_INTC_IRQ_POL0	((UINT32P)(PWR_MD32_BASE+0x2040))
#define PWR_MD32_INTC_IRQ_POL1	((UINT32P)(PWR_MD32_BASE+0x2044))
#define PWR_MD32_INTC_IRQ_POL2	((UINT32P)(PWR_MD32_BASE+0x2048))
#define PWR_MD32_INTC_IRQ_POL3	((UINT32P)(PWR_MD32_BASE+0x204C))
#define PWR_MD32_INTC_IRQ_GRP0_0	((UINT32P)(PWR_MD32_BASE+0x2050))
#define PWR_MD32_INTC_IRQ_GRP0_1	((UINT32P)(PWR_MD32_BASE+0x2054))
#define PWR_MD32_INTC_IRQ_GRP0_2	((UINT32P)(PWR_MD32_BASE+0x2058))
#define PWR_MD32_INTC_IRQ_GRP0_3	((UINT32P)(PWR_MD32_BASE+0x205C))
#define PWR_MD32_INTC_IRQ_GRP1_0	((UINT32P)(PWR_MD32_BASE+0x2060))
#define PWR_MD32_INTC_IRQ_GRP1_1	((UINT32P)(PWR_MD32_BASE+0x2064))
#define PWR_MD32_INTC_IRQ_GRP1_2	((UINT32P)(PWR_MD32_BASE+0x2068))
#define PWR_MD32_INTC_IRQ_GRP1_3	((UINT32P)(PWR_MD32_BASE+0x206C))
#define PWR_MD32_INTC_IRQ_GRP2_0	((UINT32P)(PWR_MD32_BASE+0x2070))
#define PWR_MD32_INTC_IRQ_GRP2_1	((UINT32P)(PWR_MD32_BASE+0x2074))
#define PWR_MD32_INTC_IRQ_GRP2_2	((UINT32P)(PWR_MD32_BASE+0x2078))
#define PWR_MD32_INTC_IRQ_GRP2_3	((UINT32P)(PWR_MD32_BASE+0x207C))
#define PWR_MD32_INTC_IRQ_GRP3_0	((UINT32P)(PWR_MD32_BASE+0x2080))
#define PWR_MD32_INTC_IRQ_GRP3_1	((UINT32P)(PWR_MD32_BASE+0x2084))
#define PWR_MD32_INTC_IRQ_GRP3_2	((UINT32P)(PWR_MD32_BASE+0x2088))
#define PWR_MD32_INTC_IRQ_GRP3_3	((UINT32P)(PWR_MD32_BASE+0x208C))
#define PWR_MD32_INTC_IRQ_GRP4_0	((UINT32P)(PWR_MD32_BASE+0x2090))
#define PWR_MD32_INTC_IRQ_GRP4_1	((UINT32P)(PWR_MD32_BASE+0x2094))
#define PWR_MD32_INTC_IRQ_GRP4_2	((UINT32P)(PWR_MD32_BASE+0x2098))
#define PWR_MD32_INTC_IRQ_GRP4_3	((UINT32P)(PWR_MD32_BASE+0x209C))
#define PWR_MD32_INTC_IRQ_GRP5_0	((UINT32P)(PWR_MD32_BASE+0x20A0))
#define PWR_MD32_INTC_IRQ_GRP5_1	((UINT32P)(PWR_MD32_BASE+0x20A4))
#define PWR_MD32_INTC_IRQ_GRP5_2	((UINT32P)(PWR_MD32_BASE+0x20A8))
#define PWR_MD32_INTC_IRQ_GRP5_3	((UINT32P)(PWR_MD32_BASE+0x20AC))
#define PWR_MD32_INTC_IRQ_GRP6_0	((UINT32P)(PWR_MD32_BASE+0x20B0))
#define PWR_MD32_INTC_IRQ_GRP6_1	((UINT32P)(PWR_MD32_BASE+0x20B4))
#define PWR_MD32_INTC_IRQ_GRP6_2	((UINT32P)(PWR_MD32_BASE+0x20B8))
#define PWR_MD32_INTC_IRQ_GRP6_3	((UINT32P)(PWR_MD32_BASE+0x20BC))
#define PWR_MD32_INTC_IRQ_GRP7_0	((UINT32P)(PWR_MD32_BASE+0x20C0))
#define PWR_MD32_INTC_IRQ_GRP7_1	((UINT32P)(PWR_MD32_BASE+0x20C4))
#define PWR_MD32_INTC_IRQ_GRP7_2	((UINT32P)(PWR_MD32_BASE+0x20C8))
#define PWR_MD32_INTC_IRQ_GRP7_3	((UINT32P)(PWR_MD32_BASE+0x20CC))
#define PWR_MD32_INTC_IRQ_GRP8_0	((UINT32P)(PWR_MD32_BASE+0x20D0))
#define PWR_MD32_INTC_IRQ_GRP8_1	((UINT32P)(PWR_MD32_BASE+0x20D4))
#define PWR_MD32_INTC_IRQ_GRP8_2	((UINT32P)(PWR_MD32_BASE+0x20D8))
#define PWR_MD32_INTC_IRQ_GRP8_3	((UINT32P)(PWR_MD32_BASE+0x20DC))
#define PWR_MD32_INTC_IRQ_GRP9_0	((UINT32P)(PWR_MD32_BASE+0x20E0))
#define PWR_MD32_INTC_IRQ_GRP9_1	((UINT32P)(PWR_MD32_BASE+0x20E4))
#define PWR_MD32_INTC_IRQ_GRP9_2	((UINT32P)(PWR_MD32_BASE+0x20E8))
#define PWR_MD32_INTC_IRQ_GRP9_3	((UINT32P)(PWR_MD32_BASE+0x20EC))
#define PWR_MD32_INTC_IRQ_GRP10_0	((UINT32P)(PWR_MD32_BASE+0x20F0))
#define PWR_MD32_INTC_IRQ_GRP10_1	((UINT32P)(PWR_MD32_BASE+0x20F4))
#define PWR_MD32_INTC_IRQ_GRP10_2	((UINT32P)(PWR_MD32_BASE+0x20F8))
#define PWR_MD32_INTC_IRQ_GRP10_3	((UINT32P)(PWR_MD32_BASE+0x20FC))
#define PWR_MD32_INTC_IRQ_GRP11_0	((UINT32P)(PWR_MD32_BASE+0x2100))
#define PWR_MD32_INTC_IRQ_GRP11_1	((UINT32P)(PWR_MD32_BASE+0x2104))
#define PWR_MD32_INTC_IRQ_GRP11_2	((UINT32P)(PWR_MD32_BASE+0x2108))
#define PWR_MD32_INTC_IRQ_GRP11_3	((UINT32P)(PWR_MD32_BASE+0x210C))
#define PWR_MD32_INTC_IRQ_GRP12_0	((UINT32P)(PWR_MD32_BASE+0x2110))
#define PWR_MD32_INTC_IRQ_GRP12_1	((UINT32P)(PWR_MD32_BASE+0x2114))
#define PWR_MD32_INTC_IRQ_GRP12_2	((UINT32P)(PWR_MD32_BASE+0x2118))
#define PWR_MD32_INTC_IRQ_GRP12_3	((UINT32P)(PWR_MD32_BASE+0x211C))
#define PWR_MD32_INTC_IRQ_GRP13_0	((UINT32P)(PWR_MD32_BASE+0x2120))
#define PWR_MD32_INTC_IRQ_GRP13_1	((UINT32P)(PWR_MD32_BASE+0x2124))
#define PWR_MD32_INTC_IRQ_GRP13_2	((UINT32P)(PWR_MD32_BASE+0x2128))
#define PWR_MD32_INTC_IRQ_GRP13_3	((UINT32P)(PWR_MD32_BASE+0x212C))
#define PWR_MD32_INTC_IRQ_GRP14_0	((UINT32P)(PWR_MD32_BASE+0x2130))
#define PWR_MD32_INTC_IRQ_GRP14_1	((UINT32P)(PWR_MD32_BASE+0x2134))
#define PWR_MD32_INTC_IRQ_GRP14_2	((UINT32P)(PWR_MD32_BASE+0x2138))
#define PWR_MD32_INTC_IRQ_GRP14_3	((UINT32P)(PWR_MD32_BASE+0x213C))
#define PWR_MD32_INTC_IRQ_GRP15_0	((UINT32P)(PWR_MD32_BASE+0x2140))
#define PWR_MD32_INTC_IRQ_GRP15_1	((UINT32P)(PWR_MD32_BASE+0x2144))
#define PWR_MD32_INTC_IRQ_GRP15_2	((UINT32P)(PWR_MD32_BASE+0x2148))
#define PWR_MD32_INTC_IRQ_GRP15_3	((UINT32P)(PWR_MD32_BASE+0x214C))
#define PWR_MD32_INTC_IRQ_GRP0_STA0	((UINT32P)(PWR_MD32_BASE+0x2150))
#define PWR_MD32_INTC_IRQ_GRP0_STA1	((UINT32P)(PWR_MD32_BASE+0x2154))
#define PWR_MD32_INTC_IRQ_GRP0_STA2	((UINT32P)(PWR_MD32_BASE+0x2158))
#define PWR_MD32_INTC_IRQ_GRP0_STA3	((UINT32P)(PWR_MD32_BASE+0x215C))
#define PWR_MD32_INTC_IRQ_GRP1_STA0	((UINT32P)(PWR_MD32_BASE+0x2160))
#define PWR_MD32_INTC_IRQ_GRP1_STA1	((UINT32P)(PWR_MD32_BASE+0x2164))
#define PWR_MD32_INTC_IRQ_GRP1_STA2	((UINT32P)(PWR_MD32_BASE+0x2168))
#define PWR_MD32_INTC_IRQ_GRP1_STA3	((UINT32P)(PWR_MD32_BASE+0x216C))
#define PWR_MD32_INTC_IRQ_GRP2_STA0	((UINT32P)(PWR_MD32_BASE+0x2170))
#define PWR_MD32_INTC_IRQ_GRP2_STA1	((UINT32P)(PWR_MD32_BASE+0x2174))
#define PWR_MD32_INTC_IRQ_GRP2_STA2	((UINT32P)(PWR_MD32_BASE+0x2178))
#define PWR_MD32_INTC_IRQ_GRP2_STA3	((UINT32P)(PWR_MD32_BASE+0x217C))
#define PWR_MD32_INTC_IRQ_GRP3_STA0	((UINT32P)(PWR_MD32_BASE+0x2180))
#define PWR_MD32_INTC_IRQ_GRP3_STA1	((UINT32P)(PWR_MD32_BASE+0x2184))
#define PWR_MD32_INTC_IRQ_GRP3_STA2	((UINT32P)(PWR_MD32_BASE+0x2188))
#define PWR_MD32_INTC_IRQ_GRP3_STA3	((UINT32P)(PWR_MD32_BASE+0x218C))
#define PWR_MD32_INTC_IRQ_GRP4_STA0	((UINT32P)(PWR_MD32_BASE+0x2190))
#define PWR_MD32_INTC_IRQ_GRP4_STA1	((UINT32P)(PWR_MD32_BASE+0x2194))
#define PWR_MD32_INTC_IRQ_GRP4_STA2	((UINT32P)(PWR_MD32_BASE+0x2198))
#define PWR_MD32_INTC_IRQ_GRP4_STA3	((UINT32P)(PWR_MD32_BASE+0x219C))
#define PWR_MD32_INTC_IRQ_GRP5_STA0	((UINT32P)(PWR_MD32_BASE+0x21A0))
#define PWR_MD32_INTC_IRQ_GRP5_STA1	((UINT32P)(PWR_MD32_BASE+0x21A4))
#define PWR_MD32_INTC_IRQ_GRP5_STA2	((UINT32P)(PWR_MD32_BASE+0x21A8))
#define PWR_MD32_INTC_IRQ_GRP5_STA3	((UINT32P)(PWR_MD32_BASE+0x21AC))
#define PWR_MD32_INTC_IRQ_GRP6_STA0	((UINT32P)(PWR_MD32_BASE+0x21B0))
#define PWR_MD32_INTC_IRQ_GRP6_STA1	((UINT32P)(PWR_MD32_BASE+0x21B4))
#define PWR_MD32_INTC_IRQ_GRP6_STA2	((UINT32P)(PWR_MD32_BASE+0x21B8))
#define PWR_MD32_INTC_IRQ_GRP6_STA3	((UINT32P)(PWR_MD32_BASE+0x21BC))
#define PWR_MD32_INTC_IRQ_GRP7_STA0	((UINT32P)(PWR_MD32_BASE+0x21C0))
#define PWR_MD32_INTC_IRQ_GRP7_STA1	((UINT32P)(PWR_MD32_BASE+0x21C4))
#define PWR_MD32_INTC_IRQ_GRP7_STA2	((UINT32P)(PWR_MD32_BASE+0x21C8))
#define PWR_MD32_INTC_IRQ_GRP7_STA3	((UINT32P)(PWR_MD32_BASE+0x21CC))
#define PWR_MD32_INTC_IRQ_GRP8_STA0	((UINT32P)(PWR_MD32_BASE+0x21D0))
#define PWR_MD32_INTC_IRQ_GRP8_STA1	((UINT32P)(PWR_MD32_BASE+0x21D4))
#define PWR_MD32_INTC_IRQ_GRP8_STA2	((UINT32P)(PWR_MD32_BASE+0x21D8))
#define PWR_MD32_INTC_IRQ_GRP8_STA3	((UINT32P)(PWR_MD32_BASE+0x21DC))
#define PWR_MD32_INTC_IRQ_GRP9_STA0	((UINT32P)(PWR_MD32_BASE+0x21E0))
#define PWR_MD32_INTC_IRQ_GRP9_STA1	((UINT32P)(PWR_MD32_BASE+0x21E4))
#define PWR_MD32_INTC_IRQ_GRP9_STA2	((UINT32P)(PWR_MD32_BASE+0x21E8))
#define PWR_MD32_INTC_IRQ_GRP9_STA3	((UINT32P)(PWR_MD32_BASE+0x21EC))
#define PWR_MD32_INTC_IRQ_GRP10_STA0	((UINT32P)(PWR_MD32_BASE+0x21F0))
#define PWR_MD32_INTC_IRQ_GRP10_STA1	((UINT32P)(PWR_MD32_BASE+0x21F4))
#define PWR_MD32_INTC_IRQ_GRP10_STA2	((UINT32P)(PWR_MD32_BASE+0x21F8))
#define PWR_MD32_INTC_IRQ_GRP10_STA3	((UINT32P)(PWR_MD32_BASE+0x21FC))
#define PWR_MD32_INTC_IRQ_GRP11_STA0	((UINT32P)(PWR_MD32_BASE+0x2200))
#define PWR_MD32_INTC_IRQ_GRP11_STA1	((UINT32P)(PWR_MD32_BASE+0x2204))
#define PWR_MD32_INTC_IRQ_GRP11_STA2	((UINT32P)(PWR_MD32_BASE+0x2208))
#define PWR_MD32_INTC_IRQ_GRP11_STA3	((UINT32P)(PWR_MD32_BASE+0x220C))
#define PWR_MD32_INTC_IRQ_GRP12_STA0	((UINT32P)(PWR_MD32_BASE+0x2210))
#define PWR_MD32_INTC_IRQ_GRP12_STA1	((UINT32P)(PWR_MD32_BASE+0x2214))
#define PWR_MD32_INTC_IRQ_GRP12_STA2	((UINT32P)(PWR_MD32_BASE+0x2218))
#define PWR_MD32_INTC_IRQ_GRP12_STA3	((UINT32P)(PWR_MD32_BASE+0x221C))
#define PWR_MD32_INTC_IRQ_GRP13_STA0	((UINT32P)(PWR_MD32_BASE+0x2220))
#define PWR_MD32_INTC_IRQ_GRP13_STA1	((UINT32P)(PWR_MD32_BASE+0x2224))
#define PWR_MD32_INTC_IRQ_GRP13_STA2	((UINT32P)(PWR_MD32_BASE+0x2228))
#define PWR_MD32_INTC_IRQ_GRP13_STA3	((UINT32P)(PWR_MD32_BASE+0x222C))
#define PWR_MD32_INTC_IRQ_GRP14_STA0	((UINT32P)(PWR_MD32_BASE+0x2230))
#define PWR_MD32_INTC_IRQ_GRP14_STA1	((UINT32P)(PWR_MD32_BASE+0x2234))
#define PWR_MD32_INTC_IRQ_GRP14_STA2	((UINT32P)(PWR_MD32_BASE+0x2238))
#define PWR_MD32_INTC_IRQ_GRP14_STA3	((UINT32P)(PWR_MD32_BASE+0x223C))
#define PWR_MD32_INTC_IRQ_GRP15_STA0	((UINT32P)(PWR_MD32_BASE+0x2240))
#define PWR_MD32_INTC_IRQ_GRP15_STA1	((UINT32P)(PWR_MD32_BASE+0x2244))
#define PWR_MD32_INTC_IRQ_GRP15_STA2	((UINT32P)(PWR_MD32_BASE+0x2248))
#define PWR_MD32_INTC_IRQ_GRP15_STA3	((UINT32P)(PWR_MD32_BASE+0x224C))
#define PWR_MD32_INTC_IRQ_OUT	((UINT32P)(PWR_MD32_BASE+0x2250))
#define PWR_MD32_INTC_IRQ_CLR_TRG	((UINT32P)(PWR_MD32_BASE+0x2254))
#define PWR_MD32_INTC_UART_RX_IRQ	((UINT32P)(PWR_MD32_BASE+0x2258))
#define PWR_MD32_INTC_UART1_RX_IRQ	((UINT32P)(PWR_MD32_BASE+0x225C))
#define PWR_MD32_INTC_COTSX_IRQ	((UINT32P)(PWR_MD32_BASE+0x2260))
#define PWR_MD32_CK_EN	((UINT32P)(PWR_MD32_BASE+0x3000))
#define PWR_MD32_MCLK_DIV	((UINT32P)(PWR_MD32_BASE+0x3004))
#define PWR_MD32_DCM_CTRL	((UINT32P)(PWR_MD32_BASE+0x3008))
#define PWR_MD32_WAKE_INT	((UINT32P)(PWR_MD32_BASE+0x300C))
#define PWR_MD32_UART_CTRL	((UINT32P)(PWR_MD32_BASE+0x3010))
#define PWR_MD32_DMA_GLBSTA	((UINT32P)(PWR_MD32_BASE+0x4000))
#define PWR_MD32_DMA_GLBSTA2	((UINT32P)(PWR_MD32_BASE+0x4004))
#define PWR_MD32_DMA_GLBLIMITER	((UINT32P)(PWR_MD32_BASE+0x4028))
#define PWR_MD32_DMA1_SRC	((UINT32P)(PWR_MD32_BASE+0x4100))
#define PWR_MD32_DMA1_DST	((UINT32P)(PWR_MD32_BASE+0x4104))
#define PWR_MD32_DMA1_WPPT	((UINT32P)(PWR_MD32_BASE+0x4108))
#define PWR_MD32_DMA1_WPTO	((UINT32P)(PWR_MD32_BASE+0x410c))
#define PWR_MD32_DMA1_COUNT	((UINT32P)(PWR_MD32_BASE+0x4110))
#define PWR_MD32_DMA1_CON	((UINT32P)(PWR_MD32_BASE+0x4114))
#define PWR_MD32_DMA1_START	((UINT32P)(PWR_MD32_BASE+0x4118))
#define PWR_MD32_DMA1_INTSTA	((UINT32P)(PWR_MD32_BASE+0x411c))
#define PWR_MD32_DMA1_ACKINT	((UINT32P)(PWR_MD32_BASE+0x4120))
#define PWR_MD32_DMA1_RLCT	((UINT32P)(PWR_MD32_BASE+0x4124))
#define PWR_MD32_DMA1_LIMITER	((UINT32P)(PWR_MD32_BASE+0x4128))
#define PWR_MD32_DMA2_SRC	((UINT32P)(PWR_MD32_BASE+0x4200))
#define PWR_MD32_DMA2_DST	((UINT32P)(PWR_MD32_BASE+0x4204))
#define PWR_MD32_DMA2_WPPT	((UINT32P)(PWR_MD32_BASE+0x4208))
#define PWR_MD32_DMA2_WPTO	((UINT32P)(PWR_MD32_BASE+0x420c))
#define PWR_MD32_DMA2_COUNT	((UINT32P)(PWR_MD32_BASE+0x4210))
#define PWR_MD32_DMA2_CON	((UINT32P)(PWR_MD32_BASE+0x4214))
#define PWR_MD32_DMA2_START	((UINT32P)(PWR_MD32_BASE+0x4218))
#define PWR_MD32_DMA2_INTSTA	((UINT32P)(PWR_MD32_BASE+0x421c))
#define PWR_MD32_DMA2_ACKINT	((UINT32P)(PWR_MD32_BASE+0x4220))
#define PWR_MD32_DMA2_RLCT	((UINT32P)(PWR_MD32_BASE+0x4224))
#define PWR_MD32_DMA2_LIMITER	((UINT32P)(PWR_MD32_BASE+0x4228))
#define PWR_MD32_DMA3_SRC	((UINT32P)(PWR_MD32_BASE+0x4300))
#define PWR_MD32_DMA3_DST	((UINT32P)(PWR_MD32_BASE+0x4304))
#define PWR_MD32_DMA3_WPPT	((UINT32P)(PWR_MD32_BASE+0x4308))
#define PWR_MD32_DMA3_WPTO	((UINT32P)(PWR_MD32_BASE+0x430c))
#define PWR_MD32_DMA3_COUNT	((UINT32P)(PWR_MD32_BASE+0x4310))
#define PWR_MD32_DMA3_CON	((UINT32P)(PWR_MD32_BASE+0x4314))
#define PWR_MD32_DMA3_START	((UINT32P)(PWR_MD32_BASE+0x4318))
#define PWR_MD32_DMA3_INTSTA	((UINT32P)(PWR_MD32_BASE+0x431c))
#define PWR_MD32_DMA3_ACKINT	((UINT32P)(PWR_MD32_BASE+0x4320))
#define PWR_MD32_DMA3_RLCT	((UINT32P)(PWR_MD32_BASE+0x4324))
#define PWR_MD32_DMA3_LIMITER	((UINT32P)(PWR_MD32_BASE+0x4328))
#define PWR_MD32_DMA4_SRC	((UINT32P)(PWR_MD32_BASE+0x4400))
#define PWR_MD32_DMA4_DST	((UINT32P)(PWR_MD32_BASE+0x4404))
#define PWR_MD32_DMA4_WPPT	((UINT32P)(PWR_MD32_BASE+0x4408))
#define PWR_MD32_DMA4_WPTO	((UINT32P)(PWR_MD32_BASE+0x440c))
#define PWR_MD32_DMA4_COUNT	((UINT32P)(PWR_MD32_BASE+0x4410))
#define PWR_MD32_DMA4_CON	((UINT32P)(PWR_MD32_BASE+0x4414))
#define PWR_MD32_DMA4_START	((UINT32P)(PWR_MD32_BASE+0x4418))
#define PWR_MD32_DMA4_INTSTA	((UINT32P)(PWR_MD32_BASE+0x441c))
#define PWR_MD32_DMA4_ACKINT	((UINT32P)(PWR_MD32_BASE+0x4420))
#define PWR_MD32_DMA4_RLCT	((UINT32P)(PWR_MD32_BASE+0x4424))
#define PWR_MD32_DMA4_LIMITER	((UINT32P)(PWR_MD32_BASE+0x4428))
#define PWR_MD32_UART_RBR_THR_DLL_ADDR	((UINT32P)(PWR_MD32_BASE+0x5000))
#define PWR_MD32_UART_IER_DLM_ADDR	((UINT32P)(PWR_MD32_BASE+0x5004))
#define PWR_MD32_UART_IIR_FCR_EFR_ADDR	((UINT32P)(PWR_MD32_BASE+0x5008))
#define PWR_MD32_UART_LCR_ADDR	((UINT32P)(PWR_MD32_BASE+0x500C))
#define PWR_MD32_UART_MCR_XON1_ADDR	((UINT32P)(PWR_MD32_BASE+0x5010))
#define PWR_MD32_UART_LSR_XON2_ADDR	((UINT32P)(PWR_MD32_BASE+0x5014))
#define PWR_MD32_UART_MSR_XOFF1_ADDR	((UINT32P)(PWR_MD32_BASE+0x5018))
#define PWR_MD32_UART_SCR_XOFF2_ADDR	((UINT32P)(PWR_MD32_BASE+0x501C))
#define PWR_MD32_UART_AUTOBAUD_EN_ADDR	((UINT32P)(PWR_MD32_BASE+0x5020))
#define PWR_MD32_UART_RATE_STEP_ADDR	((UINT32P)(PWR_MD32_BASE+0x5024))
#define PWR_MD32_UART_STEP_COUNT_ADDR	((UINT32P)(PWR_MD32_BASE+0x5028))
#define PWR_MD32_UART_SAMPLE_COUNT_ADDR	((UINT32P)(PWR_MD32_BASE+0x502C))
#define PWR_MD32_UART_AUTOBAUD_DATA_ADDR	((UINT32P)(PWR_MD32_BASE+0x5030))
#define PWR_MD32_UART_RATE_FIX_ADDR	((UINT32P)(PWR_MD32_BASE+0x5034))
#define PWR_MD32_UART_AUTOBAUD_RATE_ADDR	((UINT32P)(PWR_MD32_BASE+0x5038))
#define PWR_MD32_UART_GUARD_ADDR	((UINT32P)(PWR_MD32_BASE+0x503C))
#define PWR_MD32_UART_ESC_CHAR_ADDR	((UINT32P)(PWR_MD32_BASE+0x5040))
#define PWR_MD32_UART_ESC_EN_ADDR	((UINT32P)(PWR_MD32_BASE+0x5044))
#define PWR_MD32_UART_SLEEP_EN_ADDR	((UINT32P)(PWR_MD32_BASE+0x5048))
#define PWR_MD32_UART_RXDMA_EN_ADDR	((UINT32P)(PWR_MD32_BASE+0x504C))
#define PWR_MD32_UART_RXTRIG_ADDR	((UINT32P)(PWR_MD32_BASE+0x5050))
#define PWR_MD32_UART_FRACDIV_L_ADDR	((UINT32P)(PWR_MD32_BASE+0x5054))
#define PWR_MD32_UART_FRACDIV_M_ADDR	((UINT32P)(PWR_MD32_BASE+0x5058))
#define PWR_MD32_UART_FCR_ADDR	((UINT32P)(PWR_MD32_BASE+0x505C))
#define PWR_MD32_UART_DEBUG_ADDR	((UINT32P)(PWR_MD32_BASE+0x5060))
#define PWR_MD32_UART_DEBUG_1_ADDR	((UINT32P)(PWR_MD32_BASE+0x5064))
#define PWR_MD32_UART_DEBUG_2_ADDR	((UINT32P)(PWR_MD32_BASE+0x5068))
#define PWR_MD32_UART_DEBUG_3_ADDR	((UINT32P)(PWR_MD32_BASE+0x506c))
#define PWR_MD32_UART_DEBUG_4_ADDR	((UINT32P)(PWR_MD32_BASE+0x5070))
#define PWR_MD32_UART_DEBUG_5_ADDR	((UINT32P)(PWR_MD32_BASE+0x5074))
#define PWR_MD32_UART_DEBUG_6_ADDR	((UINT32P)(PWR_MD32_BASE+0x5078))
#define PWR_MD32_UART_DEBUG_7_ADDR	((UINT32P)(PWR_MD32_BASE+0x507c))
#define PWR_MD32_UART_DEBUG_8_ADDR	((UINT32P)(PWR_MD32_BASE+0x5080))
#define PWR_MD32_UART_DEBUG_SEL	((UINT32P)(PWR_MD32_BASE+0x5084))
#define PWR_MD32_UART_DLL_ADDR	((UINT32P)(PWR_MD32_BASE+0x5090))
#define PWR_MD32_UART_DLM_ADDR	((UINT32P)(PWR_MD32_BASE+0x5094))
#define PWR_MD32_UART_EFR_ADDR	((UINT32P)(PWR_MD32_BASE+0x5098))
#define PWR_MD32_UART_FEATURE_SEL	((UINT32P)(PWR_MD32_BASE+0x509C))
#define PWR_MD32_UART_XON1_ADDR	((UINT32P)(PWR_MD32_BASE+0x50A0))
#define PWR_MD32_UART_XON2_ADDR	((UINT32P)(PWR_MD32_BASE+0x50A4))
#define PWR_MD32_UART_XOFF1_ADDR	((UINT32P)(PWR_MD32_BASE+0x50A8))
#define PWR_MD32_UART_XOFF2_ADDR	((UINT32P)(PWR_MD32_BASE+0x50AC))
#define PWR_MD32_UART_UART_RX_SEL_ADDR	((UINT32P)(PWR_MD32_BASE+0x50B0))
#define PWR_MD32_UART_SLEEP_REQ_ADDR	((UINT32P)(PWR_MD32_BASE+0x50B4))
#define PWR_MD32_UART_SLEEP_ACK_ADDR	((UINT32P)(PWR_MD32_BASE+0x50B8))
#define PWR_MD32_UART_SPM_SEL	((UINT32P)(PWR_MD32_BASE+0x50BC))
#define PWR_MD32_TWAM_CTRL	((UINT32P)(PWR_MD32_BASE+0x6000))
#define PWR_MD32_TWAM_WINDOW_LEN	((UINT32P)(PWR_MD32_BASE+0x6004))
#define PWR_MD32_TWAM_MON_TYPE	((UINT32P)(PWR_MD32_BASE+0x6008))
#define PWR_MD32_TWAM_SIG_SEL0	((UINT32P)(PWR_MD32_BASE+0x600C))
#define PWR_MD32_TWAM_SIG_SEL1	((UINT32P)(PWR_MD32_BASE+0x6010))
#define PWR_MD32_TWAM_SIG_SEL2	((UINT32P)(PWR_MD32_BASE+0x6014))
#define PWR_MD32_TWAM_IRQ	((UINT32P)(PWR_MD32_BASE+0x6018))
#define PWR_MD32_CUR_IDLE_CNT0	((UINT32P)(PWR_MD32_BASE+0x6030))
#define PWR_MD32_CUR_IDLE_CNT1	((UINT32P)(PWR_MD32_BASE+0x6034))
#define PWR_MD32_CUR_IDLE_CNT2	((UINT32P)(PWR_MD32_BASE+0x6038))
#define PWR_MD32_CUR_IDLE_CNT3	((UINT32P)(PWR_MD32_BASE+0x603C))
#define PWR_MD32_CUR_IDLE_CNT4	((UINT32P)(PWR_MD32_BASE+0x6040))
#define PWR_MD32_CUR_IDLE_CNT5	((UINT32P)(PWR_MD32_BASE+0x6044))
#define PWR_MD32_CUR_IDLE_CNT6	((UINT32P)(PWR_MD32_BASE+0x6048))
#define PWR_MD32_CUR_IDLE_CNT7	((UINT32P)(PWR_MD32_BASE+0x604C))
#define PWR_MD32_CUR_IDLE_CNT8	((UINT32P)(PWR_MD32_BASE+0x6050))
#define PWR_MD32_CUR_IDLE_CNT9	((UINT32P)(PWR_MD32_BASE+0x6054))
#define PWR_MD32_CUR_IDLE_CNT10	((UINT32P)(PWR_MD32_BASE+0x6058))
#define PWR_MD32_CUR_IDLE_CNT11	((UINT32P)(PWR_MD32_BASE+0x605C))
#define PWR_MD32_CUR_IDLE_CNT12	((UINT32P)(PWR_MD32_BASE+0x6060))
#define PWR_MD32_CUR_IDLE_CNT13	((UINT32P)(PWR_MD32_BASE+0x6064))
#define PWR_MD32_CUR_IDLE_CNT14	((UINT32P)(PWR_MD32_BASE+0x6068))
#define PWR_MD32_CUR_IDLE_CNT15	((UINT32P)(PWR_MD32_BASE+0x606C))
#define PWR_MD32_LAST_IDLE_CNT0	((UINT32P)(PWR_MD32_BASE+0x6080))
#define PWR_MD32_LAST_IDLE_CNT1	((UINT32P)(PWR_MD32_BASE+0x6084))
#define PWR_MD32_LAST_IDLE_CNT2	((UINT32P)(PWR_MD32_BASE+0x6088))
#define PWR_MD32_LAST_IDLE_CNT3	((UINT32P)(PWR_MD32_BASE+0x608C))
#define PWR_MD32_LAST_IDLE_CNT4	((UINT32P)(PWR_MD32_BASE+0x6090))
#define PWR_MD32_LAST_IDLE_CNT5	((UINT32P)(PWR_MD32_BASE+0x6094))
#define PWR_MD32_LAST_IDLE_CNT6	((UINT32P)(PWR_MD32_BASE+0x6098))
#define PWR_MD32_LAST_IDLE_CNT7	((UINT32P)(PWR_MD32_BASE+0x609C))
#define PWR_MD32_LAST_IDLE_CNT8	((UINT32P)(PWR_MD32_BASE+0x60A0))
#define PWR_MD32_LAST_IDLE_CNT9	((UINT32P)(PWR_MD32_BASE+0x60A4))
#define PWR_MD32_LAST_IDLE_CNT10	((UINT32P)(PWR_MD32_BASE+0x60A8))
#define PWR_MD32_LAST_IDLE_CNT11	((UINT32P)(PWR_MD32_BASE+0x60AC))
#define PWR_MD32_LAST_IDLE_CNT12	((UINT32P)(PWR_MD32_BASE+0x60B0))
#define PWR_MD32_LAST_IDLE_CNT13	((UINT32P)(PWR_MD32_BASE+0x60B4))
#define PWR_MD32_LAST_IDLE_CNT14	((UINT32P)(PWR_MD32_BASE+0x60B8))
#define PWR_MD32_LAST_IDLE_CNT15	((UINT32P)(PWR_MD32_BASE+0x60BC))
#define PWR_MD32_UART1_RBR_THR_DLL_ADDR	((UINT32P)(PWR_MD32_BASE+0xA000))
#define PWR_MD32_UART1_IER_DLM_ADDR	((UINT32P)(PWR_MD32_BASE+0xA004))
#define PWR_MD32_UART1_IIR_FCR_EFR_ADDR	((UINT32P)(PWR_MD32_BASE+0xA008))
#define PWR_MD32_UART1_LCR_ADDR	((UINT32P)(PWR_MD32_BASE+0xA00C))
#define PWR_MD32_UART1_MCR_XON1_ADDR	((UINT32P)(PWR_MD32_BASE+0xA010))
#define PWR_MD32_UART1_LSR_XON2_ADDR	((UINT32P)(PWR_MD32_BASE+0xA014))
#define PWR_MD32_UART1_MSR_XOFF1_ADDR	((UINT32P)(PWR_MD32_BASE+0xA018))
#define PWR_MD32_UART1_SCR_XOFF2_ADDR	((UINT32P)(PWR_MD32_BASE+0xA01C))
#define PWR_MD32_UART1_AUTOBAUD_EN_ADDR	((UINT32P)(PWR_MD32_BASE+0xA020))
#define PWR_MD32_UART1_RATE_STEP_ADDR	((UINT32P)(PWR_MD32_BASE+0xA024))
#define PWR_MD32_UART1_STEP_COUNT_ADDR	((UINT32P)(PWR_MD32_BASE+0xA028))
#define PWR_MD32_UART1_SAMPLE_COUNT_ADDR	((UINT32P)(PWR_MD32_BASE+0xA02C))
#define PWR_MD32_UART1_AUTOBAUD_DATA_ADDR	((UINT32P)(PWR_MD32_BASE+0xA030))
#define PWR_MD32_UART1_RATE_FIX_ADDR	((UINT32P)(PWR_MD32_BASE+0xA034))
#define PWR_MD32_UART1_AUTOBAUD_RATE_ADDR	((UINT32P)(PWR_MD32_BASE+0xA038))
#define PWR_MD32_UART1_GUARD_ADDR	((UINT32P)(PWR_MD32_BASE+0xA03C))
#define PWR_MD32_UART1_ESC_CHAR_ADDR	((UINT32P)(PWR_MD32_BASE+0xA040))
#define PWR_MD32_UART1_ESC_EN_ADDR	((UINT32P)(PWR_MD32_BASE+0xA044))
#define PWR_MD32_UART1_SLEEP_EN_ADDR	((UINT32P)(PWR_MD32_BASE+0xA048))
#define PWR_MD32_UART1_RXDMA_EN_ADDR	((UINT32P)(PWR_MD32_BASE+0xA04C))
#define PWR_MD32_UART1_RXTRIG_ADDR	((UINT32P)(PWR_MD32_BASE+0xA050))
#define PWR_MD32_UART1_FRACDIV_L_ADDR	((UINT32P)(PWR_MD32_BASE+0xA054))
#define PWR_MD32_UART1_FRACDIV_M_ADDR	((UINT32P)(PWR_MD32_BASE+0xA058))
#define PWR_MD32_UART1_FCR_ADDR	((UINT32P)(PWR_MD32_BASE+0xA05C))
#define PWR_MD32_UART1_DEBUG_ADDR	((UINT32P)(PWR_MD32_BASE+0xA060))
#define PWR_MD32_UART1_DEBUG_1_ADDR	((UINT32P)(PWR_MD32_BASE+0xA064))
#define PWR_MD32_UART1_DEBUG_2_ADDR	((UINT32P)(PWR_MD32_BASE+0xA068))
#define PWR_MD32_UART1_DEBUG_3_ADDR	((UINT32P)(PWR_MD32_BASE+0xA06c))
#define PWR_MD32_UART1_DEBUG_4_ADDR	((UINT32P)(PWR_MD32_BASE+0xA070))
#define PWR_MD32_UART1_DEBUG_5_ADDR	((UINT32P)(PWR_MD32_BASE+0xA074))
#define PWR_MD32_UART1_DEBUG_6_ADDR	((UINT32P)(PWR_MD32_BASE+0xA078))
#define PWR_MD32_UART1_DEBUG_7_ADDR	((UINT32P)(PWR_MD32_BASE+0xA07c))
#define PWR_MD32_UART1_DEBUG_8_ADDR	((UINT32P)(PWR_MD32_BASE+0xA080))
#define PWR_MD32_UART1_DEBUG_SEL	((UINT32P)(PWR_MD32_BASE+0xA084))
#define PWR_MD32_UART1_DLL_ADDR	((UINT32P)(PWR_MD32_BASE+0xA090))
#define PWR_MD32_UART1_DLM_ADDR	((UINT32P)(PWR_MD32_BASE+0xA094))
#define PWR_MD32_UART1_EFR_ADDR	((UINT32P)(PWR_MD32_BASE+0xA098))
#define PWR_MD32_UART1_FEATURE_SEL	((UINT32P)(PWR_MD32_BASE+0xA09C))
#define PWR_MD32_UART1_XON1_ADDR	((UINT32P)(PWR_MD32_BASE+0xA0A0))
#define PWR_MD32_UART1_XON2_ADDR	((UINT32P)(PWR_MD32_BASE+0xA0A4))
#define PWR_MD32_UART1_XOFF1_ADDR	((UINT32P)(PWR_MD32_BASE+0xA0A8))
#define PWR_MD32_UART1_XOFF2_ADDR	((UINT32P)(PWR_MD32_BASE+0xA0AC))
#define PWR_MD32_UART1_UART_RX_SEL_ADDR	((UINT32P)(PWR_MD32_BASE+0xA0B0))
#define PWR_MD32_UART1_SLEEP_REQ_ADDR	((UINT32P)(PWR_MD32_BASE+0xA0B4))
#define PWR_MD32_UART1_SLEEP_ACK_ADDR	((UINT32P)(PWR_MD32_BASE+0xA0B8))
#define PWR_MD32_UART1_SPM_SEL	((UINT32P)(PWR_MD32_BASE+0xA0BC))

// APB Module sleep
#define SLEEP_BASE (0x10B00000)
#define POWERON_CONFIG_EN	((UINT32P)(SLEEP_BASE+0x0000))
#define SPM_POWER_ON_VAL0	((UINT32P)(SLEEP_BASE+0x0004))
#define SPM_POWER_ON_VAL1	((UINT32P)(SLEEP_BASE+0x0008))
#define SPM_CLK_CON	((UINT32P)(SLEEP_BASE+0x000C))
#define SPM_CLK_SETTLE	((UINT32P)(SLEEP_BASE+0x0010))
#define PCM_CON0	((UINT32P)(SLEEP_BASE+0x0018))
#define PCM_CON1	((UINT32P)(SLEEP_BASE+0x001C))
#define PCM_IM_PTR	((UINT32P)(SLEEP_BASE+0x0020))
#define PCM_IM_LEN	((UINT32P)(SLEEP_BASE+0x0024))
#define PCM_REG_DATA_INI	((UINT32P)(SLEEP_BASE+0x0028))
#define PCM_PWR_IO_EN	((UINT32P)(SLEEP_BASE+0x002C))
#define PCM_TIMER_VAL	((UINT32P)(SLEEP_BASE+0x0030))
#define PCM_WDT_VAL	((UINT32P)(SLEEP_BASE+0x0034))
#define PCM_IM_HOST_RW_PTR	((UINT32P)(SLEEP_BASE+0x0038))
#define PCM_IM_HOST_RW_DAT	((UINT32P)(SLEEP_BASE+0x003C))
#define PCM_EVENT_VECTOR0	((UINT32P)(SLEEP_BASE+0x0040))
#define PCM_EVENT_VECTOR1	((UINT32P)(SLEEP_BASE+0x0044))
#define PCM_EVENT_VECTOR2	((UINT32P)(SLEEP_BASE+0x0048))
#define PCM_EVENT_VECTOR3	((UINT32P)(SLEEP_BASE+0x004C))
#define PCM_EVENT_VECTOR4	((UINT32P)(SLEEP_BASE+0x0050))
#define PCM_EVENT_VECTOR5	((UINT32P)(SLEEP_BASE+0x0054))
#define PCM_EVENT_VECTOR6	((UINT32P)(SLEEP_BASE+0x0058))
#define PCM_EVENT_VECTOR7	((UINT32P)(SLEEP_BASE+0x005C))
#define PCM_EVENT_VECTOR8	((UINT32P)(SLEEP_BASE+0x0060))
#define PCM_EVENT_VECTOR9	((UINT32P)(SLEEP_BASE+0x0064))
#define PCM_EVENT_VECTOR10	((UINT32P)(SLEEP_BASE+0x0068))
#define PCM_EVENT_VECTOR11	((UINT32P)(SLEEP_BASE+0x006C))
#define PCM_EVENT_VECTOR12	((UINT32P)(SLEEP_BASE+0x0070))
#define PCM_EVENT_VECTOR13	((UINT32P)(SLEEP_BASE+0x0074))
#define PCM_EVENT_VECTOR14	((UINT32P)(SLEEP_BASE+0x0078))
#define PCM_EVENT_VECTOR15	((UINT32P)(SLEEP_BASE+0x007C))
#define PCM_EVENT_VECTOR_EN	((UINT32P)(SLEEP_BASE+0x0080))
#define SPM_MD32_IRQ	((UINT32P)(SLEEP_BASE+0x0084))
#define SPM_SCP_IRQ	((UINT32P)(SLEEP_BASE+0x008C))
#define SPM_TWAM_CON	((UINT32P)(SLEEP_BASE+0x0090))
#define SPM_TWAM_WINDOW_LEN	((UINT32P)(SLEEP_BASE+0x0094))
#define SPM_TWAM_IDLE_SEL	((UINT32P)(SLEEP_BASE+0x0098))
#define SPM_CPU_WAKEUP_EVENT	((UINT32P)(SLEEP_BASE+0x009C))
#define SPM_IRQ_MASK	((UINT32P)(SLEEP_BASE+0x00A0))
#define SPM_SRC_REQ	((UINT32P)(SLEEP_BASE+0x00B0))
#define SPM_SRC_MASK	((UINT32P)(SLEEP_BASE+0x00B4))
#define SPM_SRC2_MASK	((UINT32P)(SLEEP_BASE+0x00B8))
#define SPM_SRC3_MASK	((UINT32P)(SLEEP_BASE+0x00BC))
#define SPM_WAKEUP_EVENT_MASK	((UINT32P)(SLEEP_BASE+0x00C4))
#define SPM_EXT_WAKEUP_EVENT_MASK	((UINT32P)(SLEEP_BASE+0x00C8))
#define SCP_CLK_CON	((UINT32P)(SLEEP_BASE+0x00D0))
#define PCM_DEBUG_CON	((UINT32P)(SLEEP_BASE+0x00D4))
#define DDR_EN_DBC_LEN	((UINT32P)(SLEEP_BASE+0x00D8))
#define SPM_ACK_CHK_CON	((UINT32P)(SLEEP_BASE+0x00E0))
#define SPM_ACK_CHK_TIMER_VAL	((UINT32P)(SLEEP_BASE+0x00E4))
#define SRCCLKENI2PWRAP_MASK_B	((UINT32P)(SLEEP_BASE+0x00E8))
#define PCM_REG0_DATA	((UINT32P)(SLEEP_BASE+0x0100))
#define PCM_REG1_DATA	((UINT32P)(SLEEP_BASE+0x0104))
#define PCM_REG2_DATA	((UINT32P)(SLEEP_BASE+0x0108))
#define PCM_REG3_DATA	((UINT32P)(SLEEP_BASE+0x010C))
#define PCM_REG4_DATA	((UINT32P)(SLEEP_BASE+0x0110))
#define PCM_REG5_DATA	((UINT32P)(SLEEP_BASE+0x0114))
#define PCM_REG6_DATA	((UINT32P)(SLEEP_BASE+0x0118))
#define PCM_REG7_DATA	((UINT32P)(SLEEP_BASE+0x011C))
#define PCM_REG8_DATA	((UINT32P)(SLEEP_BASE+0x0120))
#define PCM_REG9_DATA	((UINT32P)(SLEEP_BASE+0x0124))
#define PCM_REG10_DATA	((UINT32P)(SLEEP_BASE+0x0128))
#define PCM_REG11_DATA	((UINT32P)(SLEEP_BASE+0x012C))
#define PCM_REG12_DATA	((UINT32P)(SLEEP_BASE+0x0130))
#define PCM_REG13_DATA	((UINT32P)(SLEEP_BASE+0x0134))
#define PCM_REG14_DATA	((UINT32P)(SLEEP_BASE+0x0138))
#define PCM_REG15_DATA	((UINT32P)(SLEEP_BASE+0x013C))
#define PCM_REG12_MASK_B_STA	((UINT32P)(SLEEP_BASE+0x0140))
#define PCM_REG12_EXT_DATA	((UINT32P)(SLEEP_BASE+0x0144))
#define PCM_REG12_EXT_MASK_B_STA	((UINT32P)(SLEEP_BASE+0x0148))
#define PCM_EVENT_REG_STA	((UINT32P)(SLEEP_BASE+0x014C))
#define PCM_TIMER_OUT	((UINT32P)(SLEEP_BASE+0x0150))
#define PCM_WDT_OUT	((UINT32P)(SLEEP_BASE+0x0154))
#define SPM_IRQ_STA	((UINT32P)(SLEEP_BASE+0x0158))
#define SPM_WAKEUP_STA	((UINT32P)(SLEEP_BASE+0x015C))
#define SPM_WAKEUP_EXT_STA	((UINT32P)(SLEEP_BASE+0x0160))
#define SPM_WAKEUP_MISC	((UINT32P)(SLEEP_BASE+0x0164))
#define SPM_WAKEUP_MISC2	((UINT32P)(SLEEP_BASE+0x0168))
#define BUS_PROTECT_RDY	((UINT32P)(SLEEP_BASE+0x016C))
#define BUS_PROTECT2_RDY	((UINT32P)(SLEEP_BASE+0x0170))
#define BUS_PROTECT3_RDY	((UINT32P)(SLEEP_BASE+0x0174))
#define BUS_PROTECT4_RDY	((UINT32P)(SLEEP_BASE+0x0178))
#define BUS_PROTECT5_RDY	((UINT32P)(SLEEP_BASE+0x017C))
#define SUBSYS_IDLE_STA	((UINT32P)(SLEEP_BASE+0x0180))
#define CPU_IDLE_STA	((UINT32P)(SLEEP_BASE+0x0184))
#define CPU_IDLE_STA_AFT_SEL	((UINT32P)(SLEEP_BASE+0x0188))
#define PCM_FSM_STA	((UINT32P)(SLEEP_BASE+0x018C))
#define PWR_STATUS	((UINT32P)(SLEEP_BASE+0x0190))
#define PWR_STATUS_2ND	((UINT32P)(SLEEP_BASE+0x0194))
#define CPU_PWR_STATUS	((UINT32P)(SLEEP_BASE+0x0198))
#define CPU_PWR_STATUS_2ND	((UINT32P)(SLEEP_BASE+0x019C))
#define PCM_WDT_LATCH_0	((UINT32P)(SLEEP_BASE+0x01A0))
#define PCM_WDT_LATCH_1	((UINT32P)(SLEEP_BASE+0x01A4))
#define PCM_WDT_LATCH_2	((UINT32P)(SLEEP_BASE+0x01A8))
#define PCM_WDT_LATCH_3	((UINT32P)(SLEEP_BASE+0x01AC))
#define PCM_WDT_LATCH_4	((UINT32P)(SLEEP_BASE+0x01B0))
#define PCM_WDT_LATCH_5	((UINT32P)(SLEEP_BASE+0x01B4))
#define PCM_WDT_LATCH_6	((UINT32P)(SLEEP_BASE+0x01B8))
#define PCM_WDT_LATCH_7	((UINT32P)(SLEEP_BASE+0x01BC))
#define PCM_WDT_LATCH_8	((UINT32P)(SLEEP_BASE+0x01C0))
#define PCM_WDT_LATCH_9	((UINT32P)(SLEEP_BASE+0x01C4))
#define SPM_TWAM_LAST_STA0	((UINT32P)(SLEEP_BASE+0x01C8))
#define SPM_TWAM_LAST_STA1	((UINT32P)(SLEEP_BASE+0x01CC))
#define SPM_TWAM_LAST_STA2	((UINT32P)(SLEEP_BASE+0x01D0))
#define SPM_TWAM_LAST_STA3	((UINT32P)(SLEEP_BASE+0x01D4))
#define SPM_TWAM_CURR_STA0	((UINT32P)(SLEEP_BASE+0x01D8))
#define SPM_TWAM_CURR_STA1	((UINT32P)(SLEEP_BASE+0x01DC))
#define SPM_TWAM_CURR_STA2	((UINT32P)(SLEEP_BASE+0x01E0))
#define SPM_TWAM_CURR_STA3	((UINT32P)(SLEEP_BASE+0x01E4))
#define SPM_TWAM_TIMER_OUT	((UINT32P)(SLEEP_BASE+0x01E8))
#define SPM_SRC_RDY_STA	((UINT32P)(SLEEP_BASE+0x01EC))
#define CPU_RET_STATUS	((UINT32P)(SLEEP_BASE+0x01F0))
#define SPM_ACK_CHK_TIMER	((UINT32P)(SLEEP_BASE+0x01F4))
#define SPM_ACK_CHK_STA	((UINT32P)(SLEEP_BASE+0x01F8))
#define MCU0_PWR_CON	((UINT32P)(SLEEP_BASE+0x0200))
#define MCU1_PWR_CON	((UINT32P)(SLEEP_BASE+0x0204))
#define MCU2_PWR_CON	((UINT32P)(SLEEP_BASE+0x0208))
#define MCU3_PWR_CON	((UINT32P)(SLEEP_BASE+0x020C))
#define MCU4_PWR_CON	((UINT32P)(SLEEP_BASE+0x0210))
#define MCU5_PWR_CON	((UINT32P)(SLEEP_BASE+0x0214))
#define MCU6_PWR_CON	((UINT32P)(SLEEP_BASE+0x0218))
#define MCU7_PWR_CON	((UINT32P)(SLEEP_BASE+0x021C))
#define MCU8_PWR_CON	((UINT32P)(SLEEP_BASE+0x0220))
#define MCU9_PWR_CON	((UINT32P)(SLEEP_BASE+0x0224))
#define MCU10_PWR_CON	((UINT32P)(SLEEP_BASE+0x0228))
#define MCU11_PWR_CON	((UINT32P)(SLEEP_BASE+0x022C))
#define MCU12_PWR_CON	((UINT32P)(SLEEP_BASE+0x0230))
#define MCU13_PWR_CON	((UINT32P)(SLEEP_BASE+0x0234))
#define MCU14_PWR_CON	((UINT32P)(SLEEP_BASE+0x0238))
#define MCU15_PWR_CON	((UINT32P)(SLEEP_BASE+0x023C))
#define MCU16_PWR_CON	((UINT32P)(SLEEP_BASE+0x0240))
#define MCU17_PWR_CON	((UINT32P)(SLEEP_BASE+0x0244))
#define CPU_EXT_BUCK_ISO	((UINT32P)(SLEEP_BASE+0x0260))
#define ARMPLL_CLK_CON	((UINT32P)(SLEEP_BASE+0x0264))
#define SPMC_DORMANT_ENABLE	((UINT32P)(SLEEP_BASE+0x0268))
#define BYPASS_SPMC	((UINT32P)(SLEEP_BASE+0x026C))
#define CPU_SRAM_DREQ_CON	((UINT32P)(SLEEP_BASE+0x0270))
#define CPU_SRAM_DREQ_CON_SET	((UINT32P)(SLEEP_BASE+0x0274))
#define CPU_SRAM_DREQ_CON_CLR	((UINT32P)(SLEEP_BASE+0x0278))
#define CPU_SRAM_DREQ_ACK	((UINT32P)(SLEEP_BASE+0x027C))
#define SPMC_MISC	((UINT32P)(SLEEP_BASE+0x0280))
#define SPMC_MISC2	((UINT32P)(SLEEP_BASE+0x0284))
#define COMMON_CPU_PWR_ADDR	((UINT32P)(SLEEP_BASE+0x0288))
#define COMMON_TOP_PWR_ADDR	((UINT32P)(SLEEP_BASE+0x028C))
#define MFG0_PWR_CON	((UINT32P)(SLEEP_BASE+0x0300))
#define MFG1_PWR_CON	((UINT32P)(SLEEP_BASE+0x0304))
#define MFG2_PWR_CON	((UINT32P)(SLEEP_BASE+0x0308))
#define MFG3_PWR_CON	((UINT32P)(SLEEP_BASE+0x030C))
#define C2K_PWR_CON	((UINT32P)(SLEEP_BASE+0x0310))
#define MD1_PWR_CON	((UINT32P)(SLEEP_BASE+0x0314))
#define DPY_CH0_PWR_CON	((UINT32P)(SLEEP_BASE+0x0318))
#define DPY_CH1_PWR_CON	((UINT32P)(SLEEP_BASE+0x031C))
#define DPY_CH2_PWR_CON	((UINT32P)(SLEEP_BASE+0x0320))
#define DPY_CH3_PWR_CON	((UINT32P)(SLEEP_BASE+0x0324))
#define INFRA_PWR_CON	((UINT32P)(SLEEP_BASE+0x0328))
#define PERI_PWR_CON	((UINT32P)(SLEEP_BASE+0x032C))
#define AUD_PWR_CON	((UINT32P)(SLEEP_BASE+0x0330))
#define MJC_PWR_CON	((UINT32P)(SLEEP_BASE+0x0334))
#define MM0_PWR_CON	((UINT32P)(SLEEP_BASE+0x0338))
#define MM1_PWR_CON	((UINT32P)(SLEEP_BASE+0x033C))
#define CAM_PWR_CON	((UINT32P)(SLEEP_BASE+0x0340))
#define IPU_PWR_CON	((UINT32P)(SLEEP_BASE+0x0344))
#define ISP_PWR_CON	((UINT32P)(SLEEP_BASE+0x0348))
#define VEN_PWR_CON	((UINT32P)(SLEEP_BASE+0x034C))
#define VDE_PWR_CON	((UINT32P)(SLEEP_BASE+0x0350))
#define DUMMY0_PWR_CON	((UINT32P)(SLEEP_BASE+0x0354))
#define DUMMY1_PWR_CON	((UINT32P)(SLEEP_BASE+0x0358))
#define DUMMY2_PWR_CON	((UINT32P)(SLEEP_BASE+0x035C))
#define DUMMY3_PWR_CON	((UINT32P)(SLEEP_BASE+0x0360))
#define SYSRAM_0_CON	((UINT32P)(SLEEP_BASE+0x0370))
#define SYSRAM_1_CON	((UINT32P)(SLEEP_BASE+0x0374))
#define SYSROM_CON	((UINT32P)(SLEEP_BASE+0x0378))
#define SCP_SRAM_CON	((UINT32P)(SLEEP_BASE+0x037C))
#define PMCU_SRAM_CON	((UINT32P)(SLEEP_BASE+0x0380))
#define BSI_TOP_SRAM_CON	((UINT32P)(SLEEP_BASE+0x0384))
#define GCPU_SRAM_CON	((UINT32P)(SLEEP_BASE+0x0388))
#define AUD_DSP_SRAM_CON	((UINT32P)(SLEEP_BASE+0x038C))
#define AUD_ANC_SRAM_CON	((UINT32P)(SLEEP_BASE+0x0390))
#define EXT_BUCK_ISO	((UINT32P)(SLEEP_BASE+0x0394))
#define UFS_SRAM_CON	((UINT32P)(SLEEP_BASE+0x0398))
#define DXCC_SRAM_CON	((UINT32P)(SLEEP_BASE+0x039C))
#define IPU_SRAM_CON	((UINT32P)(SLEEP_BASE+0x03A0))
#define SPARE_SRAM_CON	((UINT32P)(SLEEP_BASE+0x03A4))
#define SPM_DVFS_CON	((UINT32P)(SLEEP_BASE+0x0400))
#define SPM_MDBSI_CON	((UINT32P)(SLEEP_BASE+0x0404))
#define SPM_MAS_PAUSE_MASK_B	((UINT32P)(SLEEP_BASE+0x0408))
#define SPM_MAS_PAUSE2_MASK_B	((UINT32P)(SLEEP_BASE+0x040C))
#define SPM_MAS_PAUSE3_MASK_B	((UINT32P)(SLEEP_BASE+0x0410))
#define SPM_MAS_PAUSE4_MASK_B	((UINT32P)(SLEEP_BASE+0x0414))
#define SPM_MAS_PAUSE5_MASK_B	((UINT32P)(SLEEP_BASE+0x0418))
#define SPM_BSI_GEN	((UINT32P)(SLEEP_BASE+0x041C))
#define SPM_BSI_EN_SR	((UINT32P)(SLEEP_BASE+0x0420))
#define SPM_BSI_CLK_SR	((UINT32P)(SLEEP_BASE+0x0424))
#define SPM_BSI_D0_SR	((UINT32P)(SLEEP_BASE+0x0428))
#define SPM_BSI_D1_SR	((UINT32P)(SLEEP_BASE+0x042C))
#define SPM_BSI_D2_SR	((UINT32P)(SLEEP_BASE+0x0430))
#define AP2MD_CROSS_TRIGGER	((UINT32P)(SLEEP_BASE+0x0434))
#define AP_MDSRC_REQ	((UINT32P)(SLEEP_BASE+0x0438))
#define SPM2MD_DVFS_CON	((UINT32P)(SLEEP_BASE+0x043C))
#define MD2SPM_DVFS_CON	((UINT32P)(SLEEP_BASE+0x0440))
#define SPM_PLL_CON	((UINT32P)(SLEEP_BASE+0x044C))
#define AP2MD_PEER_WAKEUP	((UINT32P)(SLEEP_BASE+0x0454))
#define ULPOSC_CON	((UINT32P)(SLEEP_BASE+0x0458))
#define DRAMC_DPY_CLK_SW_CON_SEL	((UINT32P)(SLEEP_BASE+0x0460))
#define DRAMC_DPY_CLK_SW_CON	((UINT32P)(SLEEP_BASE+0x0464))
#define DRAMC_DPY_CLK_SW_CON_SEL2	((UINT32P)(SLEEP_BASE+0x0468))
#define DRAMC_DPY_CLK_SW_CON2	((UINT32P)(SLEEP_BASE+0x046C))
#define DRAMC_DPY_CLK_SW_CON_SEL3	((UINT32P)(SLEEP_BASE+0x0470))
#define DRAMC_DPY_CLK_SW_CON3	((UINT32P)(SLEEP_BASE+0x0474))
#define DVFS_LEVEL	((UINT32P)(SLEEP_BASE+0x0478))
#define MSDC_DVFS_HALT	((UINT32P)(SLEEP_BASE+0x047C))
#define SRAM_DREQ_CON	((UINT32P)(SLEEP_BASE+0x0480))
#define SRAM_DREQ_CON_SET	((UINT32P)(SLEEP_BASE+0x0484))
#define SRAM_DREQ_CON_CLR	((UINT32P)(SLEEP_BASE+0x0488))
#define SRAM_DREQ_ACK	((UINT32P)(SLEEP_BASE+0x048C))
#define DRAMC_DPY_CLK_SW_CON_SEL4	((UINT32P)(SLEEP_BASE+0x0490))
#define DRAMC_DPY_CLK_SW_CON4	((UINT32P)(SLEEP_BASE+0x0494))
#define DRAMC_DPY_CLK_SPM_CON	((UINT32P)(SLEEP_BASE+0x0498))
#define MCU0_IRQ_MASK	((UINT32P)(SLEEP_BASE+0x0500))
#define MCU1_IRQ_MASK	((UINT32P)(SLEEP_BASE+0x0504))
#define MCU2_IRQ_MASK	((UINT32P)(SLEEP_BASE+0x0508))
#define MCU3_IRQ_MASK	((UINT32P)(SLEEP_BASE+0x050C))
#define MCU4_IRQ_MASK	((UINT32P)(SLEEP_BASE+0x0510))
#define MCU5_IRQ_MASK	((UINT32P)(SLEEP_BASE+0x0514))
#define MCU6_IRQ_MASK	((UINT32P)(SLEEP_BASE+0x0518))
#define MCU7_IRQ_MASK	((UINT32P)(SLEEP_BASE+0x051C))
#define MCU8_IRQ_MASK	((UINT32P)(SLEEP_BASE+0x0520))
#define MCU9_IRQ_MASK	((UINT32P)(SLEEP_BASE+0x0524))
#define MCU10_IRQ_MASK	((UINT32P)(SLEEP_BASE+0x0528))
#define MCU11_IRQ_MASK	((UINT32P)(SLEEP_BASE+0x052C))
#define MCU12_IRQ_MASK	((UINT32P)(SLEEP_BASE+0x0530))
#define MCU13_IRQ_MASK	((UINT32P)(SLEEP_BASE+0x0534))
#define MCU14_IRQ_MASK	((UINT32P)(SLEEP_BASE+0x0538))
#define MCU15_IRQ_MASK	((UINT32P)(SLEEP_BASE+0x053C))
#define MCU16_IRQ_MASK	((UINT32P)(SLEEP_BASE+0x0540))
#define MCU17_IRQ_MASK	((UINT32P)(SLEEP_BASE+0x0544))
#define MCU0_WFI_EN	((UINT32P)(SLEEP_BASE+0x0548))
#define MCU1_WFI_EN	((UINT32P)(SLEEP_BASE+0x054C))
#define MCU2_WFI_EN	((UINT32P)(SLEEP_BASE+0x0550))
#define MCU3_WFI_EN	((UINT32P)(SLEEP_BASE+0x0554))
#define MCU4_WFI_EN	((UINT32P)(SLEEP_BASE+0x0558))
#define MCU5_WFI_EN	((UINT32P)(SLEEP_BASE+0x055C))
#define MCU6_WFI_EN	((UINT32P)(SLEEP_BASE+0x0560))
#define MCU7_WFI_EN	((UINT32P)(SLEEP_BASE+0x0564))
#define MCU8_WFI_EN	((UINT32P)(SLEEP_BASE+0x0568))
#define MCU9_WFI_EN	((UINT32P)(SLEEP_BASE+0x056C))
#define MCU10_WFI_EN	((UINT32P)(SLEEP_BASE+0x0570))
#define MCU11_WFI_EN	((UINT32P)(SLEEP_BASE+0x0574))
#define MCU12_WFI_EN	((UINT32P)(SLEEP_BASE+0x0578))
#define MCU13_WFI_EN	((UINT32P)(SLEEP_BASE+0x057C))
#define MCU14_WFI_EN	((UINT32P)(SLEEP_BASE+0x0580))
#define MCU15_WFI_EN	((UINT32P)(SLEEP_BASE+0x0584))
#define MCU16_WFI_EN	((UINT32P)(SLEEP_BASE+0x0588))
#define MCU17_WFI_EN	((UINT32P)(SLEEP_BASE+0x058C))
#define SPM_SW_FLAG	((UINT32P)(SLEEP_BASE+0x0600))
#define SPM_SW_DEBUG	((UINT32P)(SLEEP_BASE+0x0604))
#define SPM_SW_RSV_0	((UINT32P)(SLEEP_BASE+0x0608))
#define SPM_SW_RSV_1	((UINT32P)(SLEEP_BASE+0x060C))
#define SPM_SW_RSV_2	((UINT32P)(SLEEP_BASE+0x0610))
#define SPM_SW_RSV_3	((UINT32P)(SLEEP_BASE+0x0614))
#define SPM_SW_RSV_4	((UINT32P)(SLEEP_BASE+0x0618))
#define SPM_SW_RSV_5	((UINT32P)(SLEEP_BASE+0x061C))
#define SPM_RSV_CON3	((UINT32P)(SLEEP_BASE+0x0620))
#define SPM_RSV_CON2	((UINT32P)(SLEEP_BASE+0x0624))
#define SPM_RSV_STA	((UINT32P)(SLEEP_BASE+0x0628))
#define SPM_RSV_STA2	((UINT32P)(SLEEP_BASE+0x062C))
#define SPM_PASR_DPD_0	((UINT32P)(SLEEP_BASE+0x0630))
#define SPM_PASR_DPD_1	((UINT32P)(SLEEP_BASE+0x0634))
#define SPM_PASR_DPD_2	((UINT32P)(SLEEP_BASE+0x0638))
#define SPM_PASR_DPD_3	((UINT32P)(SLEEP_BASE+0x063C))
#define SPM_SPARE_CON	((UINT32P)(SLEEP_BASE+0x0640))
#define SPM_SPARE_CON_SET	((UINT32P)(SLEEP_BASE+0x0644))
#define SPM_SPARE_CON_CLR	((UINT32P)(SLEEP_BASE+0x0648))
#define SPM_C2K_DEBUG	((UINT32P)(SLEEP_BASE+0x064C))
#define SPM_DEBUG_OUT_STA	((UINT32P)(SLEEP_BASE+0x0650))
#define SPM_CCIF_STA	((UINT32P)(SLEEP_BASE+0x0654))
#define SPM_PC_TRACE_G0	((UINT32P)(SLEEP_BASE+0x0658))
#define SPM_PC_TRACE_G1	((UINT32P)(SLEEP_BASE+0x065C))
#define SPM_PC_TRACE_G2	((UINT32P)(SLEEP_BASE+0x0660))
#define SPM_PC_TRACE_G3	((UINT32P)(SLEEP_BASE+0x0664))
#define SPM_PC_TRACE_G4	((UINT32P)(SLEEP_BASE+0x0668))
#define SPM_PC_TRACE_G5	((UINT32P)(SLEEP_BASE+0x066C))
#define SPM_PC_TRACE_G6	((UINT32P)(SLEEP_BASE+0x0670))
#define SPM_PC_TRACE_G7	((UINT32P)(SLEEP_BASE+0x0674))
#define SPM_PC_TRACE_CON	((UINT32P)(SLEEP_BASE+0x0678))
#define PCM_WDT_LATCH_10	((UINT32P)(SLEEP_BASE+0x067C))
#define PCM_WDT_LATCH_11	((UINT32P)(SLEEP_BASE+0x0680))
#define SPM2PMCU_INT_SET	((UINT32P)(SLEEP_BASE+0x10C00))
#define SPM2PMCU_INT_CLR	((UINT32P)(SLEEP_BASE+0x10C04))
#define SPM2PMCU_INT	((UINT32P)(SLEEP_BASE+0x10C08))
#define PMCU2SPM_MAILBOX_0	((UINT32P)(SLEEP_BASE+0x10C20))
#define PMCU2SPM_MAILBOX_1	((UINT32P)(SLEEP_BASE+0x10C24))
#define PMCU2SPM_MAILBOX_2	((UINT32P)(SLEEP_BASE+0x10C28))
#define PMCU2SPM_MAILBOX_3	((UINT32P)(SLEEP_BASE+0x10C2C))
#define SPM2PMCU_MAILBOX_0	((UINT32P)(SLEEP_BASE+0x10C30))
#define SPM2PMCU_MAILBOX_1	((UINT32P)(SLEEP_BASE+0x10C34))
#define SPM2PMCU_MAILBOX_2	((UINT32P)(SLEEP_BASE+0x10C38))
#define SPM2PMCU_MAILBOX_3	((UINT32P)(SLEEP_BASE+0x10C3C))
#define PMCU2SPM_INT_SET	((UINT32P)(SLEEP_BASE+0x10C40))
#define PMCU2SPM_INT_CLR	((UINT32P)(SLEEP_BASE+0x10C44))
#define PMCU2SPM_INT	((UINT32P)(SLEEP_BASE+0x10C48))
#define AHB_HADDR_EXT	((UINT32P)(SLEEP_BASE+0x10C4C))
#define SPM_SWINT_SET	((UINT32P)(SLEEP_BASE+0x20E00))
#define SPM_SWINT_CLR	((UINT32P)(SLEEP_BASE+0x20E04))
#define SPM_SWINT	((UINT32P)(SLEEP_BASE+0x20E08))
#define SPM_SW_NONSERSV_0	((UINT32P)(SLEEP_BASE+0x20E10))
#define SPM_SW_NONSERSV_1	((UINT32P)(SLEEP_BASE+0x20E14))
#define SPM_SW_NONSERSV_2	((UINT32P)(SLEEP_BASE+0x20E18))
#define SPM_SW_NONSERSV_3	((UINT32P)(SLEEP_BASE+0x20E1C))
#define SW2SPM_MAILBOX_0	((UINT32P)(SLEEP_BASE+0x20E20))
#define SW2SPM_MAILBOX_1	((UINT32P)(SLEEP_BASE+0x20E24))
#define SW2SPM_MAILBOX_2	((UINT32P)(SLEEP_BASE+0x20E28))
#define SW2SPM_MAILBOX_3	((UINT32P)(SLEEP_BASE+0x20E2C))
#define SPM2SW_MAILBOX_0	((UINT32P)(SLEEP_BASE+0x20E30))
#define SPM2SW_MAILBOX_1	((UINT32P)(SLEEP_BASE+0x20E34))
#define SPM2SW_MAILBOX_2	((UINT32P)(SLEEP_BASE+0x20E38))
#define SPM2SW_MAILBOX_3	((UINT32P)(SLEEP_BASE+0x20E3C))
#define SW2SPM_INT_SET	((UINT32P)(SLEEP_BASE+0x20E40))
#define SW2SPM_INT_CLR	((UINT32P)(SLEEP_BASE+0x20E44))
#define SW2SPM_INT	((UINT32P)(SLEEP_BASE+0x20E48))
#define SPM_SEMA_M0	((UINT32P)(SLEEP_BASE+0x20E50))
#define SPM_SEMA_M1	((UINT32P)(SLEEP_BASE+0x20E54))
#define SPM_SEMA_M2	((UINT32P)(SLEEP_BASE+0x20E58))
#define SPM_SEMA_M3	((UINT32P)(SLEEP_BASE+0x20E5C))
#define CPU_HOTPLUG_SET	((UINT32P)(SLEEP_BASE+0x20E60))
#define CPU_HOTPLUG_CLR	((UINT32P)(SLEEP_BASE+0x20E64))
#define CPU_HOTPLUG	((UINT32P)(SLEEP_BASE+0x20E68))

// APB Module scp_cfgreg
#define SCP_CFGREG_BASE (0x109C0000)
#define SCP_CFGREG_SW_RSTN	((UINT32P)(SCP_CFGREG_BASE+0x000))
#define SCP_CFGREG_APRESOURCE	((UINT32P)(SCP_CFGREG_BASE+0x004))
#define SCP_CFGREG_TCMCFG	((UINT32P)(SCP_CFGREG_BASE+0x010))
#define SCP_CFGREG_REMAP_CFG0	((UINT32P)(SCP_CFGREG_BASE+0x014))
#define SCP_CFGREG_REMAP_CFG1	((UINT32P)(SCP_CFGREG_BASE+0x018))
#define SCP_CFGREG_SCP_TO_HOST_INT	((UINT32P)(SCP_CFGREG_BASE+0x01C))
#define SCP_CFGREG_SCP_TO_SPM_INT	((UINT32P)(SCP_CFGREG_BASE+0x020))
#define SCP_CFGREG_HOST_TO_SCP_INT	((UINT32P)(SCP_CFGREG_BASE+0x024))
#define SCP_CFGREG_SPM_TO_SCP_INT	((UINT32P)(SCP_CFGREG_BASE+0x028))
#define SCP_CFGREG_GIPC_OUT2	((UINT32P)(SCP_CFGREG_BASE+0x02C))
#define SCP_CFGREG_GIPC_OUT3	((UINT32P)(SCP_CFGREG_BASE+0x030))
#define SCP_CFGREG_GIPC_IN2	((UINT32P)(SCP_CFGREG_BASE+0x034))
#define SCP_CFGREG_GIPC_IN3	((UINT32P)(SCP_CFGREG_BASE+0x038))
#define SCP_CFGREG_GENERAL_REG0	((UINT32P)(SCP_CFGREG_BASE+0x050))
#define SCP_CFGREG_GENERAL_REG1	((UINT32P)(SCP_CFGREG_BASE+0x054))
#define SCP_CFGREG_GENERAL_REG2	((UINT32P)(SCP_CFGREG_BASE+0x058))
#define SCP_CFGREG_GENERAL_REG3	((UINT32P)(SCP_CFGREG_BASE+0x05C))
#define SCP_CFGREG_GENERAL_REG4	((UINT32P)(SCP_CFGREG_BASE+0x060))
#define SCP_CFGREG_GENERAL_REG5	((UINT32P)(SCP_CFGREG_BASE+0x064))
#define SCP_CFGREG_P2P_CFG	((UINT32P)(SCP_CFGREG_BASE+0x070))
#define SCP_CFGREG_WDT_CFG	((UINT32P)(SCP_CFGREG_BASE+0x084))
#define SCP_CFGREG_WDT_KICK	((UINT32P)(SCP_CFGREG_BASE+0x088))
#define SCP_CFGREG_SEMAPHORE	((UINT32P)(SCP_CFGREG_BASE+0x090))
#define SCP_CFGREG_CM4_CTRL	((UINT32P)(SCP_CFGREG_BASE+0x0A0))
#define SCP_CFGREG_FPU	((UINT32P)(SCP_CFGREG_BASE+0x0A4))
#define SCP_CFGREG_CM4_SP	((UINT32P)(SCP_CFGREG_BASE+0x0A8))
#define SCP_CFGREG_CM4_LR	((UINT32P)(SCP_CFGREG_BASE+0x0AC))
#define SCP_CFGREG_CM4_PSP	((UINT32P)(SCP_CFGREG_BASE+0x0B0))
#define SCP_CFGREG_CM4_PC	((UINT32P)(SCP_CFGREG_BASE+0x0B4))
#define SCP_CFGREG_SLP_PROT_CFG	((UINT32P)(SCP_CFGREG_BASE+0x0C8))
#define SCP_CFGREG_CM4_DEC_CFG	((UINT32P)(SCP_CFGREG_BASE+0x0CC))
#define SCP_CFGREG_DMA_DEC_CFG	((UINT32P)(SCP_CFGREG_BASE+0x0D0))
#define SCP_CFGREG_I_MUX_CFG	((UINT32P)(SCP_CFGREG_BASE+0x0D4))
#define SCP_CFGREG_A_MUX_CFG	((UINT32P)(SCP_CFGREG_BASE+0x0D8))
#define SCP_CFGREG_LOCK	((UINT32P)(SCP_CFGREG_BASE+0x0DC))
#define SCP_CFGREG_SECURE_CTRL	((UINT32P)(SCP_CFGREG_BASE+0x0E0))
#define SCP_CFGREG_SW_RSTN_DUAL	((UINT32P)(SCP_CFGREG_BASE+0x200))
#define SCP_CFGREG_SCP_TO_HOST_INT_DUAL	((UINT32P)(SCP_CFGREG_BASE+0x21C))
#define SCP_CFGREG_GENERAL_REG0_DUAL	((UINT32P)(SCP_CFGREG_BASE+0x250))
#define SCP_CFGREG_GENERAL_REG1_DUAL	((UINT32P)(SCP_CFGREG_BASE+0x254))
#define SCP_CFGREG_GENERAL_REG2_DUAL	((UINT32P)(SCP_CFGREG_BASE+0x258))
#define SCP_CFGREG_GENERAL_REG3_DUAL	((UINT32P)(SCP_CFGREG_BASE+0x25C))
#define SCP_CFGREG_GENERAL_REG4_DUAL	((UINT32P)(SCP_CFGREG_BASE+0x260))
#define SCP_CFGREG_GENERAL_REG5_DUAL	((UINT32P)(SCP_CFGREG_BASE+0x264))

// APB Module scp_mad
#define SCP_MAD_BASE (0x109C1000)
#define SCP_MAD_FIFO_EN	((UINT32P)(SCP_MAD_BASE+0x000))
#define SCP_MAD_FIFO_STA	((UINT32P)(SCP_MAD_BASE+0x004))
#define SCP_MAD_FIFO_DATA	((UINT32P)(SCP_MAD_BASE+0x008))
#define SCP_MAD_FIFO_DATA_THRES	((UINT32P)(SCP_MAD_BASE+0x00C))
#define SCP_MAD_FIFO_IRQ_ACK	((UINT32P)(SCP_MAD_BASE+0x010))
#define SCP_MAD_RXIF_CFG0	((UINT32P)(SCP_MAD_BASE+0x014))
#define SCP_MAD_RXIF_CFG1	((UINT32P)(SCP_MAD_BASE+0x018))
#define SCP_MAD_RXIF_CFG2	((UINT32P)(SCP_MAD_BASE+0x01C))
#define SCP_MAD_RXIF_OUT	((UINT32P)(SCP_MAD_BASE+0x020))
#define SCP_MAD_RXIF_STATUS	((UINT32P)(SCP_MAD_BASE+0x024))

// APB Module scp_intc
#define SCP_INTC_BASE (0x109C2000)
#define SCP_IRQ_CTRL_STA	((UINT32P)(SCP_INTC_BASE+0x00))
#define SCP_IRQ_CTRL_EN	((UINT32P)(SCP_INTC_BASE+0x04))
#define SCP_IRQ_CTRL_AG_EN	((UINT32P)(SCP_INTC_BASE+0x08))
#define SCP_IRQ_CTRL_SLP_EN	((UINT32P)(SCP_INTC_BASE+0x0C))
#define SCP_IRQ_CTRL_NMI	((UINT32P)(SCP_INTC_BASE+0x10))
#define SCP_IRQ_SPM_WAKE	((UINT32P)(SCP_INTC_BASE+0x18))
#define SCP_IRQ_UART_RX_EN	((UINT32P)(SCP_INTC_BASE+0x1C))
#define SCP_IRQ_FAKE	((UINT32P)(SCP_INTC_BASE+0x20))
#define SCP_IRQ_DBG	((UINT32P)(SCP_INTC_BASE+0x24))
#define SCP_IRQ_POL	((UINT32P)(SCP_INTC_BASE+0x28))
#define SCP_IRQ_MD2SCP_EN	((UINT32P)(SCP_INTC_BASE+0x2C))
#define SCP_IRQ_SCP2MD	((UINT32P)(SCP_INTC_BASE+0x30))

// APB Module scp_timer
#define SCP_TIMER_BASE (0x109C3000)
#define SCP_TIMER0_EN	((UINT32P)(SCP_TIMER_BASE+0x000))
#define SCP_TIMER0_RESET_VAL	((UINT32P)(SCP_TIMER_BASE+0x004))
#define SCP_TIMER0_CUR_VAL	((UINT32P)(SCP_TIMER_BASE+0x008))
#define SCP_TIMER0_IRQ_ACK	((UINT32P)(SCP_TIMER_BASE+0x00C))
#define SCP_TIMER1_EN	((UINT32P)(SCP_TIMER_BASE+0x010))
#define SCP_TIMER1_RESET_VAL	((UINT32P)(SCP_TIMER_BASE+0x014))
#define SCP_TIMER1_CUR_VAL	((UINT32P)(SCP_TIMER_BASE+0x018))
#define SCP_TIMER1_IRQ_ACK	((UINT32P)(SCP_TIMER_BASE+0x01C))
#define SCP_TIMER2_EN	((UINT32P)(SCP_TIMER_BASE+0x020))
#define SCP_TIMER2_RESET_VAL	((UINT32P)(SCP_TIMER_BASE+0x024))
#define SCP_TIMER2_CUR_VAL	((UINT32P)(SCP_TIMER_BASE+0x028))
#define SCP_TIMER2_IRQ_ACK	((UINT32P)(SCP_TIMER_BASE+0x02C))
#define SCP_TIMER3_EN	((UINT32P)(SCP_TIMER_BASE+0x030))
#define SCP_TIMER3_RESET_VAL	((UINT32P)(SCP_TIMER_BASE+0x034))
#define SCP_TIMER3_CUR_VAL	((UINT32P)(SCP_TIMER_BASE+0x038))
#define SCP_TIMER3_IRQ_ACK	((UINT32P)(SCP_TIMER_BASE+0x03C))
#define SCP_TIMER4_EN	((UINT32P)(SCP_TIMER_BASE+0x040))
#define SCP_TIMER4_RESET_VAL	((UINT32P)(SCP_TIMER_BASE+0x044))
#define SCP_TIMER4_CUR_VAL	((UINT32P)(SCP_TIMER_BASE+0x048))
#define SCP_TIMER4_IRQ_ACK	((UINT32P)(SCP_TIMER_BASE+0x04C))
#define SCP_TIMER5_EN	((UINT32P)(SCP_TIMER_BASE+0x050))
#define SCP_TIMER5_RESET_VAL	((UINT32P)(SCP_TIMER_BASE+0x054))
#define SCP_TIMER5_CUR_VAL	((UINT32P)(SCP_TIMER_BASE+0x058))
#define SCP_TIMER5_IRQ_ACK	((UINT32P)(SCP_TIMER_BASE+0x05C))
#define SCP_TIMER_CLK_SEL	((UINT32P)(SCP_TIMER_BASE+0x060))

// APB Module scp_clk_ctrl
#define SCP_CLK_CTRL_BASE (0x109C4000)
#define SCP_CLK_SEL	((UINT32P)(SCP_CLK_CTRL_BASE+0x000))
#define SCP_CLK_EN	((UINT32P)(SCP_CLK_CTRL_BASE+0x004))
#define SCP_CLK_SAFE_ACK	((UINT32P)(SCP_CLK_CTRL_BASE+0x008))
#define SCP_CLK_ACK	((UINT32P)(SCP_CLK_CTRL_BASE+0x00C))
#define SCP_CLK_IRQ_ACK	((UINT32P)(SCP_CLK_CTRL_BASE+0x010))
#define SCP_SYS_CLK_VAL	((UINT32P)(SCP_CLK_CTRL_BASE+0x014))
#define SCP_HIGH_CLK_VAL	((UINT32P)(SCP_CLK_CTRL_BASE+0x018))
#define SCP_SLP_EN	((UINT32P)(SCP_CLK_CTRL_BASE+0x020))
#define SCP_DIV_SEL	((UINT32P)(SCP_CLK_CTRL_BASE+0x024))
#define SCP_SLP_DEBUG	((UINT32P)(SCP_CLK_CTRL_BASE+0x028))
#define SCP_SRAM_PDN	((UINT32P)(SCP_CLK_CTRL_BASE+0x02C))
#define SCP_CG_CTRL	((UINT32P)(SCP_CLK_CTRL_BASE+0x030))
#define SCP_PMIC_SLEEP	((UINT32P)(SCP_CLK_CTRL_BASE+0x034))
#define SCP_SLP_SOFTWAKE	((UINT32P)(SCP_CLK_CTRL_BASE+0x038))
#define SCP_BUS_DCM	((UINT32P)(SCP_CLK_CTRL_BASE+0x03C))
#define SCP_VREQ_CTRL	((UINT32P)(SCP_CLK_CTRL_BASE+0x054))
#define SCP_VREQ_CTRL_BOTH	((UINT32P)(SCP_CLK_CTRL_BASE+0x080))
#define SCP_CLK_CTRL_SRAM_SLP_SEL	((UINT32P)(SCP_CLK_CTRL_BASE+0x084))

// APB Module scp_i2c0
#define SCP_I2C0_BASE (0x109C5000)
#define SCP_I2C0_DATA_PORT	((UINT32P)(SCP_I2C0_BASE+0x000))
#define SCP_I2C0_SLAVE_ADDR	((UINT32P)(SCP_I2C0_BASE+0x004))
#define SCP_I2C0_INTERRUPT_MASK	((UINT32P)(SCP_I2C0_BASE+0x008))
#define SCP_I2C0_INTERRUPT_STATUS	((UINT32P)(SCP_I2C0_BASE+0x00C))
#define SCP_I2C0_CONTROL	((UINT32P)(SCP_I2C0_BASE+0x010))
#define SCP_I2C0_TRANSFER_LENGTH	((UINT32P)(SCP_I2C0_BASE+0x014))
#define SCP_I2C0_TRANSAC_LENGTH	((UINT32P)(SCP_I2C0_BASE+0x018))
#define SCP_I2C0_DELAY_LENGTH	((UINT32P)(SCP_I2C0_BASE+0x01C))
#define SCP_I2C0_TIMING	((UINT32P)(SCP_I2C0_BASE+0x020))
#define SCP_I2C0_START	((UINT32P)(SCP_I2C0_BASE+0x024))
#define SCP_I2C0_FIFOSTAT	((UINT32P)(SCP_I2C0_BASE+0x030))
#define SCP_I2C0_FIFOTHRESH	((UINT32P)(SCP_I2C0_BASE+0x034))
#define SCP_I2C0_FIFOADDRCLR	((UINT32P)(SCP_I2C0_BASE+0x038))
#define SCP_I2C0_IO_CONFIG	((UINT32P)(SCP_I2C0_BASE+0x040))
#define SCP_I2C0_MULTIMAS	((UINT32P)(SCP_I2C0_BASE+0x044))
#define SCP_I2C0_HS	((UINT32P)(SCP_I2C0_BASE+0x048))
#define SCP_I2C0_SOFTRESET	((UINT32P)(SCP_I2C0_BASE+0x050))
#define SCP_I2C0_HW_CG_EN	((UINT32P)(SCP_I2C0_BASE+0x054))
#define SCP_I2C0_SPARE	((UINT32P)(SCP_I2C0_BASE+0x060))
#define SCP_I2C0_DEBUG_STATUS	((UINT32P)(SCP_I2C0_BASE+0x064))
#define SCP_I2C0_DEBUG_CTRL	((UINT32P)(SCP_I2C0_BASE+0x068))
#define SCP_I2C0_TRANSFER_LENGTH_AUX	((UINT32P)(SCP_I2C0_BASE+0x06C))
#define SCP_I2C0_ADVANCE_READ_DATA_TIMING	((UINT32P)(SCP_I2C0_BASE+0x070))
#define SCP_I2C0_TIMEOUT_TIMING	((UINT32P)(SCP_I2C0_BASE+0x074))
#define SCP_I2C0_VERSION_CODE	((UINT32P)(SCP_I2C0_BASE+0x078))

// APB Module scp_i2c1
#define SCP_I2C1_BASE (0x109C6000)
#define SCP_I2C1_DATA_PORT	((UINT32P)(SCP_I2C1_BASE+0x000))
#define SCP_I2C1_SLAVE_ADDR	((UINT32P)(SCP_I2C1_BASE+0x004))
#define SCP_I2C1_INTERRUPT_MASK	((UINT32P)(SCP_I2C1_BASE+0x008))
#define SCP_I2C1_INTERRUPT_STATUS	((UINT32P)(SCP_I2C1_BASE+0x00C))
#define SCP_I2C1_CONTROL	((UINT32P)(SCP_I2C1_BASE+0x010))
#define SCP_I2C1_TRANSFER_LENGTH	((UINT32P)(SCP_I2C1_BASE+0x014))
#define SCP_I2C1_TRANSAC_LENGTH	((UINT32P)(SCP_I2C1_BASE+0x018))
#define SCP_I2C1_DELAY_LENGTH	((UINT32P)(SCP_I2C1_BASE+0x01C))
#define SCP_I2C1_TIMING	((UINT32P)(SCP_I2C1_BASE+0x020))
#define SCP_I2C1_START	((UINT32P)(SCP_I2C1_BASE+0x024))
#define SCP_I2C1_FIFOSTAT	((UINT32P)(SCP_I2C1_BASE+0x030))
#define SCP_I2C1_FIFOTHRESH	((UINT32P)(SCP_I2C1_BASE+0x034))
#define SCP_I2C1_FIFOADDRCLR	((UINT32P)(SCP_I2C1_BASE+0x038))
#define SCP_I2C1_IO_CONFIG	((UINT32P)(SCP_I2C1_BASE+0x040))
#define SCP_I2C1_MULTIMAS	((UINT32P)(SCP_I2C1_BASE+0x044))
#define SCP_I2C1_HS	((UINT32P)(SCP_I2C1_BASE+0x048))
#define SCP_I2C1_SOFTRESET	((UINT32P)(SCP_I2C1_BASE+0x050))
#define SCP_I2C1_HW_CG_EN	((UINT32P)(SCP_I2C1_BASE+0x054))
#define SCP_I2C1_SPARE	((UINT32P)(SCP_I2C1_BASE+0x060))
#define SCP_I2C1_DEBUG_STATUS	((UINT32P)(SCP_I2C1_BASE+0x064))
#define SCP_I2C1_DEBUG_CTRL	((UINT32P)(SCP_I2C1_BASE+0x068))
#define SCP_I2C1_TRANSFER_LENGTH_AUX	((UINT32P)(SCP_I2C1_BASE+0x06C))
#define SCP_I2C1_ADVANCE_READ_DATA_TIMING	((UINT32P)(SCP_I2C1_BASE+0x070))
#define SCP_I2C1_TIMEOUT_TIMING	((UINT32P)(SCP_I2C1_BASE+0x074))
#define SCP_I2C1_VERSION_CODE	((UINT32P)(SCP_I2C1_BASE+0x078))

// APB Module scp_gpio
#define SCP_GPIO_BASE (0x109C8000)
#define SCP_GPIO_DIR	((UINT32P)(SCP_GPIO_BASE+0x000))
#define SCP_GPIO_OUT_DATA	((UINT32P)(SCP_GPIO_BASE+0x004))
#define SCP_GPIO_IN_DATA	((UINT32P)(SCP_GPIO_BASE+0x008))
#define SCP_GPIO_PULL_EN	((UINT32P)(SCP_GPIO_BASE+0x00C))
#define SCP_GPIO_PULL_DIR	((UINT32P)(SCP_GPIO_BASE+0x010))

// APB Module scp_uart
#define SCP_UART_BASE (0x109C9000)
#define RBR_THR_DLL_ADDR	((UINT16P)(SCP_UART_BASE+0x00))
#define IER_DLM_ADDR	((UINT16P)(SCP_UART_BASE+0x04))
#define IIR_FCR_EFR_ADDR	((UINT16P)(SCP_UART_BASE+0x08))
#define LCR_ADDR	((UINT16P)(SCP_UART_BASE+0x0C))
#define MCR_XON1_ADDR	((UINT16P)(SCP_UART_BASE+0x10))
#define LSR_XON2_ADDR	((UINT16P)(SCP_UART_BASE+0x14))
#define MSR_XOFF1_ADDR	((UINT16P)(SCP_UART_BASE+0x18))
#define SCR_XOFF2_ADDR	((UINT16P)(SCP_UART_BASE+0x1C))
#define AUTOBAUD_EN_ADDR	((UINT16P)(SCP_UART_BASE+0x20))
#define RATE_STEP_ADDR	((UINT16P)(SCP_UART_BASE+0x24))
#define STEP_COUNT_ADDR	((UINT16P)(SCP_UART_BASE+0x28))
#define SAMPLE_COUNT_ADDR	((UINT16P)(SCP_UART_BASE+0x2C))
#define AUTOBAUD_DATA_ADDR	((UINT16P)(SCP_UART_BASE+0x30))
#define RATE_FIX_ADDR	((UINT16P)(SCP_UART_BASE+0x34))
#define AUTOBAUD_RATE_ADDR	((UINT16P)(SCP_UART_BASE+0x38))
#define GUARD_ADDR	((UINT16P)(SCP_UART_BASE+0x3C))
#define ESC_CHAR_ADDR	((UINT16P)(SCP_UART_BASE+0x40))
#define ESC_EN_ADDR	((UINT16P)(SCP_UART_BASE+0x44))
#define SLEEP_EN_ADDR	((UINT16P)(SCP_UART_BASE+0x48))
#define RXDMA_EN_ADDR	((UINT16P)(SCP_UART_BASE+0x4C))
#define RXTRIG_ADDR	((UINT16P)(SCP_UART_BASE+0x50))
#define FRACDIV_L_ADDR	((UINT16P)(SCP_UART_BASE+0x54))
#define FRACDIV_M_ADDR	((UINT16P)(SCP_UART_BASE+0x58))
#define FCR_ADDR	((UINT16P)(SCP_UART_BASE+0x5C))
#define DEBUG_ADDR	((UINT16P)(SCP_UART_BASE+0x60))
#define DEBUG_1_ADDR	((UINT16P)(SCP_UART_BASE+0x64))
#define DEBUG_2_ADDR	((UINT16P)(SCP_UART_BASE+0x68))
#define DEBUG_3_ADDR	((UINT16P)(SCP_UART_BASE+0x6c))
#define DEBUG_4_ADDR	((UINT16P)(SCP_UART_BASE+0x70))
#define DEBUG_5_ADDR	((UINT16P)(SCP_UART_BASE+0x74))
#define DEBUG_6_ADDR	((UINT16P)(SCP_UART_BASE+0x78))
#define DEBUG_7_ADDR	((UINT16P)(SCP_UART_BASE+0x7c))
#define DEBUG_8_ADDR	((UINT16P)(SCP_UART_BASE+0x80))
#define DEBUG_SEL	((UINT16P)(SCP_UART_BASE+0x84))
#define DLL_ADDR	((UINT16P)(SCP_UART_BASE+0x90))
#define DLM_ADDR	((UINT16P)(SCP_UART_BASE+0x94))
#define EFR_ADDR	((UINT16P)(SCP_UART_BASE+0x98))
#define FEATURE_SEL	((UINT16P)(SCP_UART_BASE+0x9C))
#define XON1_ADDR	((UINT16P)(SCP_UART_BASE+0xA0))
#define XON2_ADDR	((UINT16P)(SCP_UART_BASE+0xA4))
#define XOFF1_ADDR	((UINT16P)(SCP_UART_BASE+0xA8))
#define XOFF2_ADDR	((UINT16P)(SCP_UART_BASE+0xAC))
#define UART_RX_SEL_ADDR	((UINT16P)(SCP_UART_BASE+0xB0))
#define SLEEP_REQ_ADDR	((UINT16P)(SCP_UART_BASE+0xB4))
#define SLEEP_ACK_ADDR	((UINT16P)(SCP_UART_BASE+0xB8))
#define SPM_SEL	((UINT16P)(SCP_UART_BASE+0xBC))

// APB Module scp_cirq_eint
#define SCP_CIRQ_EINT_BASE (0x109CA000)
#define SCP_EINT_STA	((UINT32P)(SCP_CIRQ_EINT_BASE+0x000))
#define SCP_EINT_STA0	((UINT32P)(SCP_CIRQ_EINT_BASE+0x000))
#define SCP_EINT_STA1	((UINT32P)(SCP_CIRQ_EINT_BASE+0x004))
#define SCP_EINT_STA2	((UINT32P)(SCP_CIRQ_EINT_BASE+0x008))
#define SCP_EINT_STA3	((UINT32P)(SCP_CIRQ_EINT_BASE+0x00C))
#define SCP_EINT_STA4	((UINT32P)(SCP_CIRQ_EINT_BASE+0x010))
#define SCP_EINT_STA5	((UINT32P)(SCP_CIRQ_EINT_BASE+0x014))
#define SCP_EINT_STA6	((UINT32P)(SCP_CIRQ_EINT_BASE+0x018))
#define SCP_EINT_INTACK	((UINT32P)(SCP_CIRQ_EINT_BASE+0x040))
#define SCP_EINT_INTACK0	((UINT32P)(SCP_CIRQ_EINT_BASE+0x040))
#define SCP_EINT_INTACK1	((UINT32P)(SCP_CIRQ_EINT_BASE+0x044))
#define SCP_EINT_INTACK2	((UINT32P)(SCP_CIRQ_EINT_BASE+0x048))
#define SCP_EINT_INTACK3	((UINT32P)(SCP_CIRQ_EINT_BASE+0x04C))
#define SCP_EINT_INTACK4	((UINT32P)(SCP_CIRQ_EINT_BASE+0x050))
#define SCP_EINT_INTACK5	((UINT32P)(SCP_CIRQ_EINT_BASE+0x054))
#define SCP_EINT_INTACK6	((UINT32P)(SCP_CIRQ_EINT_BASE+0x058))
#define SCP_EINT_MASK	((UINT32P)(SCP_CIRQ_EINT_BASE+0x080))
#define SCP_EINT_MASK0	((UINT32P)(SCP_CIRQ_EINT_BASE+0x080))
#define SCP_EINT_MASK1	((UINT32P)(SCP_CIRQ_EINT_BASE+0x084))
#define SCP_EINT_MASK2	((UINT32P)(SCP_CIRQ_EINT_BASE+0x088))
#define SCP_EINT_MASK3	((UINT32P)(SCP_CIRQ_EINT_BASE+0x08C))
#define SCP_EINT_MASK4	((UINT32P)(SCP_CIRQ_EINT_BASE+0x090))
#define SCP_EINT_MASK5	((UINT32P)(SCP_CIRQ_EINT_BASE+0x094))
#define SCP_EINT_MASK6	((UINT32P)(SCP_CIRQ_EINT_BASE+0x098))
#define SCP_EINT_MASK_SET	((UINT32P)(SCP_CIRQ_EINT_BASE+0x0C0))
#define SCP_EINT_MASK_SET0	((UINT32P)(SCP_CIRQ_EINT_BASE+0x0C0))
#define SCP_EINT_MASK_SET1	((UINT32P)(SCP_CIRQ_EINT_BASE+0x0C4))
#define SCP_EINT_MASK_SET2	((UINT32P)(SCP_CIRQ_EINT_BASE+0x0C8))
#define SCP_EINT_MASK_SET3	((UINT32P)(SCP_CIRQ_EINT_BASE+0x0CC))
#define SCP_EINT_MASK_SET4	((UINT32P)(SCP_CIRQ_EINT_BASE+0x0D0))
#define SCP_EINT_MASK_SET5	((UINT32P)(SCP_CIRQ_EINT_BASE+0x0D4))
#define SCP_EINT_MASK_SET6	((UINT32P)(SCP_CIRQ_EINT_BASE+0x0D8))
#define SCP_EINT_MASK_CLR	((UINT32P)(SCP_CIRQ_EINT_BASE+0x100))
#define SCP_EINT_MASK_CLR0	((UINT32P)(SCP_CIRQ_EINT_BASE+0x100))
#define SCP_EINT_MASK_CLR1	((UINT32P)(SCP_CIRQ_EINT_BASE+0x104))
#define SCP_EINT_MASK_CLR2	((UINT32P)(SCP_CIRQ_EINT_BASE+0x108))
#define SCP_EINT_MASK_CLR3	((UINT32P)(SCP_CIRQ_EINT_BASE+0x10C))
#define SCP_EINT_MASK_CLR4	((UINT32P)(SCP_CIRQ_EINT_BASE+0x110))
#define SCP_EINT_MASK_CLR5	((UINT32P)(SCP_CIRQ_EINT_BASE+0x114))
#define SCP_EINT_MASK_CLR6	((UINT32P)(SCP_CIRQ_EINT_BASE+0x118))
#define SCP_EINT_SENS	((UINT32P)(SCP_CIRQ_EINT_BASE+0x140))
#define SCP_EINT_SENS0	((UINT32P)(SCP_CIRQ_EINT_BASE+0x140))
#define SCP_EINT_SENS1	((UINT32P)(SCP_CIRQ_EINT_BASE+0x144))
#define SCP_EINT_SENS2	((UINT32P)(SCP_CIRQ_EINT_BASE+0x148))
#define SCP_EINT_SENS3	((UINT32P)(SCP_CIRQ_EINT_BASE+0x14C))
#define SCP_EINT_SENS4	((UINT32P)(SCP_CIRQ_EINT_BASE+0x150))
#define SCP_EINT_SENS5	((UINT32P)(SCP_CIRQ_EINT_BASE+0x154))
#define SCP_EINT_SENS6	((UINT32P)(SCP_CIRQ_EINT_BASE+0x158))
#define SCP_EINT_SENS_SET	((UINT32P)(SCP_CIRQ_EINT_BASE+0x180))
#define SCP_EINT_SENS_SET0	((UINT32P)(SCP_CIRQ_EINT_BASE+0x180))
#define SCP_EINT_SENS_SET1	((UINT32P)(SCP_CIRQ_EINT_BASE+0x184))
#define SCP_EINT_SENS_SET2	((UINT32P)(SCP_CIRQ_EINT_BASE+0x188))
#define SCP_EINT_SENS_SET3	((UINT32P)(SCP_CIRQ_EINT_BASE+0x18C))
#define SCP_EINT_SENS_SET4	((UINT32P)(SCP_CIRQ_EINT_BASE+0x190))
#define SCP_EINT_SENS_SET5	((UINT32P)(SCP_CIRQ_EINT_BASE+0x194))
#define SCP_EINT_SENS_SET6	((UINT32P)(SCP_CIRQ_EINT_BASE+0x198))
#define SCP_EINT_SENS_CLR	((UINT32P)(SCP_CIRQ_EINT_BASE+0x1C0))
#define SCP_EINT_SENS_CLR0	((UINT32P)(SCP_CIRQ_EINT_BASE+0x1C0))
#define SCP_EINT_SENS_CLR1	((UINT32P)(SCP_CIRQ_EINT_BASE+0x1C4))
#define SCP_EINT_SENS_CLR2	((UINT32P)(SCP_CIRQ_EINT_BASE+0x1C8))
#define SCP_EINT_SENS_CLR3	((UINT32P)(SCP_CIRQ_EINT_BASE+0x1CC))
#define SCP_EINT_SENS_CLR4	((UINT32P)(SCP_CIRQ_EINT_BASE+0x1D0))
#define SCP_EINT_SENS_CLR5	((UINT32P)(SCP_CIRQ_EINT_BASE+0x1D4))
#define SCP_EINT_SENS_CLR6	((UINT32P)(SCP_CIRQ_EINT_BASE+0x1D8))
#define SCP_EINT_SOFT	((UINT32P)(SCP_CIRQ_EINT_BASE+0x200))
#define SCP_EINT_SOFT0	((UINT32P)(SCP_CIRQ_EINT_BASE+0x200))
#define SCP_EINT_SOFT1	((UINT32P)(SCP_CIRQ_EINT_BASE+0x204))
#define SCP_EINT_SOFT2	((UINT32P)(SCP_CIRQ_EINT_BASE+0x208))
#define SCP_EINT_SOFT3	((UINT32P)(SCP_CIRQ_EINT_BASE+0x20C))
#define SCP_EINT_SOFT4	((UINT32P)(SCP_CIRQ_EINT_BASE+0x210))
#define SCP_EINT_SOFT5	((UINT32P)(SCP_CIRQ_EINT_BASE+0x214))
#define SCP_EINT_SOFT6	((UINT32P)(SCP_CIRQ_EINT_BASE+0x218))
#define SCP_EINT_SOFT_SET	((UINT32P)(SCP_CIRQ_EINT_BASE+0x240))
#define SCP_EINT_SOFT_SET0	((UINT32P)(SCP_CIRQ_EINT_BASE+0x240))
#define SCP_EINT_SOFT_SET1	((UINT32P)(SCP_CIRQ_EINT_BASE+0x244))
#define SCP_EINT_SOFT_SET2	((UINT32P)(SCP_CIRQ_EINT_BASE+0x248))
#define SCP_EINT_SOFT_SET3	((UINT32P)(SCP_CIRQ_EINT_BASE+0x24C))
#define SCP_EINT_SOFT_SET4	((UINT32P)(SCP_CIRQ_EINT_BASE+0x250))
#define SCP_EINT_SOFT_SET5	((UINT32P)(SCP_CIRQ_EINT_BASE+0x254))
#define SCP_EINT_SOFT_SET6	((UINT32P)(SCP_CIRQ_EINT_BASE+0x258))
#define SCP_EINT_SOFT_CLR	((UINT32P)(SCP_CIRQ_EINT_BASE+0x280))
#define SCP_EINT_SOFT_CLR0	((UINT32P)(SCP_CIRQ_EINT_BASE+0x280))
#define SCP_EINT_SOFT_CLR1	((UINT32P)(SCP_CIRQ_EINT_BASE+0x284))
#define SCP_EINT_SOFT_CLR2	((UINT32P)(SCP_CIRQ_EINT_BASE+0x288))
#define SCP_EINT_SOFT_CLR3	((UINT32P)(SCP_CIRQ_EINT_BASE+0x28C))
#define SCP_EINT_SOFT_CLR4	((UINT32P)(SCP_CIRQ_EINT_BASE+0x290))
#define SCP_EINT_SOFT_CLR5	((UINT32P)(SCP_CIRQ_EINT_BASE+0x294))
#define SCP_EINT_SOFT_CLR6	((UINT32P)(SCP_CIRQ_EINT_BASE+0x298))
#define SCP_EINT_POL	((UINT32P)(SCP_CIRQ_EINT_BASE+0x300))
#define SCP_EINT_POL0	((UINT32P)(SCP_CIRQ_EINT_BASE+0x300))
#define SCP_EINT_POL1	((UINT32P)(SCP_CIRQ_EINT_BASE+0x304))
#define SCP_EINT_POL2	((UINT32P)(SCP_CIRQ_EINT_BASE+0x308))
#define SCP_EINT_POL3	((UINT32P)(SCP_CIRQ_EINT_BASE+0x30C))
#define SCP_EINT_POL4	((UINT32P)(SCP_CIRQ_EINT_BASE+0x310))
#define SCP_EINT_POL5	((UINT32P)(SCP_CIRQ_EINT_BASE+0x314))
#define SCP_EINT_POL6	((UINT32P)(SCP_CIRQ_EINT_BASE+0x318))
#define SCP_EINT_POL_SET	((UINT32P)(SCP_CIRQ_EINT_BASE+0x340))
#define SCP_EINT_POL_SET0	((UINT32P)(SCP_CIRQ_EINT_BASE+0x340))
#define SCP_EINT_POL_SET1	((UINT32P)(SCP_CIRQ_EINT_BASE+0x344))
#define SCP_EINT_POL_SET2	((UINT32P)(SCP_CIRQ_EINT_BASE+0x348))
#define SCP_EINT_POL_SET3	((UINT32P)(SCP_CIRQ_EINT_BASE+0x34C))
#define SCP_EINT_POL_SET4	((UINT32P)(SCP_CIRQ_EINT_BASE+0x350))
#define SCP_EINT_POL_SET5	((UINT32P)(SCP_CIRQ_EINT_BASE+0x354))
#define SCP_EINT_POL_SET6	((UINT32P)(SCP_CIRQ_EINT_BASE+0x358))
#define SCP_EINT_POL_CLR	((UINT32P)(SCP_CIRQ_EINT_BASE+0x380))
#define SCP_EINT_POL_CLR0	((UINT32P)(SCP_CIRQ_EINT_BASE+0x380))
#define SCP_EINT_POL_CLR1	((UINT32P)(SCP_CIRQ_EINT_BASE+0x384))
#define SCP_EINT_POL_CLR2	((UINT32P)(SCP_CIRQ_EINT_BASE+0x388))
#define SCP_EINT_POL_CLR3	((UINT32P)(SCP_CIRQ_EINT_BASE+0x38C))
#define SCP_EINT_POL_CLR4	((UINT32P)(SCP_CIRQ_EINT_BASE+0x390))
#define SCP_EINT_POL_CLR5	((UINT32P)(SCP_CIRQ_EINT_BASE+0x394))
#define SCP_EINT_POL_CLR6	((UINT32P)(SCP_CIRQ_EINT_BASE+0x398))
#define SCP_EINT_D0EN	((UINT32P)(SCP_CIRQ_EINT_BASE+0x400))
#define SCP_EINT_D0EN0	((UINT32P)(SCP_CIRQ_EINT_BASE+0x400))
#define SCP_EINT_D0EN1	((UINT32P)(SCP_CIRQ_EINT_BASE+0x404))
#define SCP_EINT_D0EN2	((UINT32P)(SCP_CIRQ_EINT_BASE+0x408))
#define SCP_EINT_D0EN3	((UINT32P)(SCP_CIRQ_EINT_BASE+0x40C))
#define SCP_EINT_D0EN4	((UINT32P)(SCP_CIRQ_EINT_BASE+0x410))
#define SCP_EINT_D0EN5	((UINT32P)(SCP_CIRQ_EINT_BASE+0x414))
#define SCP_EINT_D0EN6	((UINT32P)(SCP_CIRQ_EINT_BASE+0x418))
#define SCP_EINT_D1EN	((UINT32P)(SCP_CIRQ_EINT_BASE+0x420))
#define SCP_EINT_D1EN0	((UINT32P)(SCP_CIRQ_EINT_BASE+0x420))
#define SCP_EINT_D1EN1	((UINT32P)(SCP_CIRQ_EINT_BASE+0x424))
#define SCP_EINT_D1EN2	((UINT32P)(SCP_CIRQ_EINT_BASE+0x428))
#define SCP_EINT_D1EN3	((UINT32P)(SCP_CIRQ_EINT_BASE+0x42C))
#define SCP_EINT_D1EN4	((UINT32P)(SCP_CIRQ_EINT_BASE+0x430))
#define SCP_EINT_D1EN5	((UINT32P)(SCP_CIRQ_EINT_BASE+0x434))
#define SCP_EINT_D1EN6	((UINT32P)(SCP_CIRQ_EINT_BASE+0x438))
#define SCP_EINT_D2EN	((UINT32P)(SCP_CIRQ_EINT_BASE+0x440))
#define SCP_EINT_D2EN0	((UINT32P)(SCP_CIRQ_EINT_BASE+0x440))
#define SCP_EINT_D2EN1	((UINT32P)(SCP_CIRQ_EINT_BASE+0x444))
#define SCP_EINT_D2EN2	((UINT32P)(SCP_CIRQ_EINT_BASE+0x448))
#define SCP_EINT_D2EN3	((UINT32P)(SCP_CIRQ_EINT_BASE+0x44C))
#define SCP_EINT_D2EN4	((UINT32P)(SCP_CIRQ_EINT_BASE+0x450))
#define SCP_EINT_D2EN5	((UINT32P)(SCP_CIRQ_EINT_BASE+0x454))
#define SCP_EINT_D2EN6	((UINT32P)(SCP_CIRQ_EINT_BASE+0x458))
#define SCP_EINT_DBNC	((UINT32P)(SCP_CIRQ_EINT_BASE+0x500))
#define SCP_EINT_DBNC_3_0	((UINT32P)(SCP_CIRQ_EINT_BASE+0x500))
#define SCP_EINT_DBNC_7_4	((UINT32P)(SCP_CIRQ_EINT_BASE+0x504))
#define SCP_EINT_DBNC_B_8	((UINT32P)(SCP_CIRQ_EINT_BASE+0x508))
#define SCP_EINT_DBNC_F_C	((UINT32P)(SCP_CIRQ_EINT_BASE+0x50C))
#define SCP_EINT_DBNC_13_10	((UINT32P)(SCP_CIRQ_EINT_BASE+0x510))
#define SCP_EINT_DBNC_17_14	((UINT32P)(SCP_CIRQ_EINT_BASE+0x514))
#define SCP_EINT_DBNC_1B_18	((UINT32P)(SCP_CIRQ_EINT_BASE+0x518))
#define SCP_EINT_DBNC_1F_1C	((UINT32P)(SCP_CIRQ_EINT_BASE+0x51C))
#define SCP_EINT_DBNC_SET	((UINT32P)(SCP_CIRQ_EINT_BASE+0x600))
#define SCP_EINT_DBNC_SET_3_0	((UINT32P)(SCP_CIRQ_EINT_BASE+0x600))
#define SCP_EINT_DBNC_SET_7_4	((UINT32P)(SCP_CIRQ_EINT_BASE+0x604))
#define SCP_EINT_DBNC_SET_B_8	((UINT32P)(SCP_CIRQ_EINT_BASE+0x608))
#define SCP_EINT_DBNC_SET_F_C	((UINT32P)(SCP_CIRQ_EINT_BASE+0x60C))
#define SCP_EINT_DBNC_SET_13_10	((UINT32P)(SCP_CIRQ_EINT_BASE+0x610))
#define SCP_EINT_DBNC_SET_17_14	((UINT32P)(SCP_CIRQ_EINT_BASE+0x614))
#define SCP_EINT_DBNC_SET_1B_18	((UINT32P)(SCP_CIRQ_EINT_BASE+0x618))
#define SCP_EINT_DBNC_SET_1F_1C	((UINT32P)(SCP_CIRQ_EINT_BASE+0x61C))
#define SCP_EINT_DBNC_CLR	((UINT32P)(SCP_CIRQ_EINT_BASE+0x700))
#define SCP_EINT_DBNC_CLR_3_0	((UINT32P)(SCP_CIRQ_EINT_BASE+0x700))
#define SCP_EINT_DBNC_CLR_7_4	((UINT32P)(SCP_CIRQ_EINT_BASE+0x704))
#define SCP_EINT_DBNC_CLR_B_8	((UINT32P)(SCP_CIRQ_EINT_BASE+0x708))
#define SCP_EINT_DBNC_CLR_F_C	((UINT32P)(SCP_CIRQ_EINT_BASE+0x70C))
#define SCP_EINT_DBNC_CLR_13_10	((UINT32P)(SCP_CIRQ_EINT_BASE+0x710))
#define SCP_EINT_DBNC_CLR_17_14	((UINT32P)(SCP_CIRQ_EINT_BASE+0x714))
#define SCP_EINT_DBNC_CLR_1B_18	((UINT32P)(SCP_CIRQ_EINT_BASE+0x718))
#define SCP_EINT_DBNC_CLR_1F_1C	((UINT32P)(SCP_CIRQ_EINT_BASE+0x71C))
#define SCP_DEINT_CON0	((UINT32P)(SCP_CIRQ_EINT_BASE+0x800))
#define SCP_DEINT_SEL0_3	((UINT32P)(SCP_CIRQ_EINT_BASE+0x840))
#define SCP_DEINT_SEL4_7	((UINT32P)(SCP_CIRQ_EINT_BASE+0x844))
#define SCP_DEINT_SEL0_3_SET	((UINT32P)(SCP_CIRQ_EINT_BASE+0x880))
#define SCP_DEINT_SEL4_7_SET	((UINT32P)(SCP_CIRQ_EINT_BASE+0x884))
#define SCP_DEINT_SEL0_3_CLR	((UINT32P)(SCP_CIRQ_EINT_BASE+0x8C0))
#define SCP_DEINT_SEL4_7_CLR	((UINT32P)(SCP_CIRQ_EINT_BASE+0x8C4))
#define SCP_EINT_EEVT	((UINT32P)(SCP_CIRQ_EINT_BASE+0x900))
#define SCP_EINT_RAW_STA	((UINT32P)(SCP_CIRQ_EINT_BASE+0xA00))
#define SCP_EINT_RAW_STA0	((UINT32P)(SCP_CIRQ_EINT_BASE+0xA00))
#define SCP_EINT_RAW_STA1	((UINT32P)(SCP_CIRQ_EINT_BASE+0xA04))
#define SCP_EINT_RAW_STA2	((UINT32P)(SCP_CIRQ_EINT_BASE+0xA08))
#define SCP_EINT_RAW_STA3	((UINT32P)(SCP_CIRQ_EINT_BASE+0xA0C))
#define SCP_EINT_RAW_STA4	((UINT32P)(SCP_CIRQ_EINT_BASE+0xA10))
#define SCP_EINT_RAW_STA5	((UINT32P)(SCP_CIRQ_EINT_BASE+0xA14))
#define SCP_EINT_RAW_STA6	((UINT32P)(SCP_CIRQ_EINT_BASE+0xA18))
#define SCP_EINT_EMUL	((UINT32P)(SCP_CIRQ_EINT_BASE+0xF00))
#define SCP_EINT_EMUL0	((UINT32P)(SCP_CIRQ_EINT_BASE+0xF00))
#define SCP_EINT_EMUL1	((UINT32P)(SCP_CIRQ_EINT_BASE+0xF04))
#define SCP_EINT_EMUL2	((UINT32P)(SCP_CIRQ_EINT_BASE+0xF08))
#define SCP_EINT_EMUL3	((UINT32P)(SCP_CIRQ_EINT_BASE+0xF0C))
#define SCP_EINT_EMUL4	((UINT32P)(SCP_CIRQ_EINT_BASE+0xF10))
#define SCP_EINT_EMUL5	((UINT32P)(SCP_CIRQ_EINT_BASE+0xF14))
#define SCP_EINT_EMUL6	((UINT32P)(SCP_CIRQ_EINT_BASE+0xF18))

// APB Module scp_pmicwp2p
#define SCP_PMICWP2P_BASE (0x109CB000)
#define SCP_PMIC_WACS_P2P_EN	((UINT32P)(SCP_PMICWP2P_BASE+0x200))
#define SCP_PMIC_INIT_DONE_P2P	((UINT32P)(SCP_PMICWP2P_BASE+0x204))
#define SCP_PMIC_P2P_CMD	((UINT32P)(SCP_PMICWP2P_BASE+0x208))
#define SCP_PMIC_P2P_RDATA	((UINT32P)(SCP_PMICWP2P_BASE+0x20C))
#define SCP_PMIC_P2P_VLDCLR	((UINT32P)(SCP_PMICWP2P_BASE+0x210))

// APB Module scp_spmp2p
#define SCP_SPMP2P_BASE (0x109CC000)
#define SCP_SLEEP_POWERON_CONFIG_EN	((UINT32P)(SCP_SPMP2P_BASE+0x000))
#define SCP_SLEEP_SPM_POWER_ON_VAL0	((UINT32P)(SCP_SPMP2P_BASE+0x004))
#define SCP_SLEEP_SPM_POWER_ON_VAL1	((UINT32P)(SCP_SPMP2P_BASE+0x008))
#define SCP_SLEEP_SPM_CLK_CON	((UINT32P)(SCP_SPMP2P_BASE+0x00C))
#define SCP_SLEEP_SPM_CLK_SETTLE	((UINT32P)(SCP_SPMP2P_BASE+0x010))
#define SCP_SLEEP_SPM_AP_STANDBY_CON	((UINT32P)(SCP_SPMP2P_BASE+0x014))
#define SCP_SLEEP_PCM_CON0	((UINT32P)(SCP_SPMP2P_BASE+0x018))
#define SCP_SLEEP_PCM_CON1	((UINT32P)(SCP_SPMP2P_BASE+0x01C))
#define SCP_SLEEP_PCM_IM_PTR	((UINT32P)(SCP_SPMP2P_BASE+0x020))
#define SCP_SLEEP_PCM_IM_LEN	((UINT32P)(SCP_SPMP2P_BASE+0x024))
#define SCP_SLEEP_PCM_REG_DATA_INI	((UINT32P)(SCP_SPMP2P_BASE+0x028))
#define SCP_SLEEP_PCM_PWR_IO_EN	((UINT32P)(SCP_SPMP2P_BASE+0x02C))
#define SCP_SLEEP_PCM_TIMER_VAL	((UINT32P)(SCP_SPMP2P_BASE+0x030))
#define SCP_SLEEP_PCM_WDT_VAL	((UINT32P)(SCP_SPMP2P_BASE+0x034))
#define SCP_SLEEP_PCM_IM_HOST_RW_PTR	((UINT32P)(SCP_SPMP2P_BASE+0x038))
#define SCP_SLEEP_PCM_IM_HOST_RW_DAT	((UINT32P)(SCP_SPMP2P_BASE+0x03C))
#define SCP_SLEEP_PCM_EVENT_VECTOR0	((UINT32P)(SCP_SPMP2P_BASE+0x040))
#define SCP_SLEEP_PCM_EVENT_VECTOR1	((UINT32P)(SCP_SPMP2P_BASE+0x044))
#define SCP_SLEEP_PCM_EVENT_VECTOR2	((UINT32P)(SCP_SPMP2P_BASE+0x048))
#define SCP_SLEEP_PCM_EVENT_VECTOR3	((UINT32P)(SCP_SPMP2P_BASE+0x04C))
#define SCP_SLEEP_PCM_EVENT_VECTOR4	((UINT32P)(SCP_SPMP2P_BASE+0x050))
#define SCP_SLEEP_PCM_EVENT_VECTOR5	((UINT32P)(SCP_SPMP2P_BASE+0x054))
#define SCP_SLEEP_PCM_EVENT_VECTOR6	((UINT32P)(SCP_SPMP2P_BASE+0x058))
#define SCP_SLEEP_PCM_EVENT_VECTOR7	((UINT32P)(SCP_SPMP2P_BASE+0x05C))
#define SCP_SLEEP_PCM_EVENT_VECTOR8	((UINT32P)(SCP_SPMP2P_BASE+0x060))
#define SCP_SLEEP_PCM_EVENT_VECTOR9	((UINT32P)(SCP_SPMP2P_BASE+0x064))
#define SCP_SLEEP_PCM_EVENT_VECTOR10	((UINT32P)(SCP_SPMP2P_BASE+0x068))
#define SCP_SLEEP_PCM_EVENT_VECTOR11	((UINT32P)(SCP_SPMP2P_BASE+0x06C))
#define SCP_SLEEP_PCM_EVENT_VECTOR12	((UINT32P)(SCP_SPMP2P_BASE+0x070))
#define SCP_SLEEP_PCM_EVENT_VECTOR13	((UINT32P)(SCP_SPMP2P_BASE+0x074))
#define SCP_SLEEP_PCM_EVENT_VECTOR14	((UINT32P)(SCP_SPMP2P_BASE+0x078))
#define SCP_SLEEP_PCM_EVENT_VECTOR15	((UINT32P)(SCP_SPMP2P_BASE+0x07C))
#define SCP_SLEEP_PCM_EVENT_VECTOR_EN	((UINT32P)(SCP_SPMP2P_BASE+0x080))
#define SCP_SLEEP_SPM_SW_INT_SET	((UINT32P)(SCP_SPMP2P_BASE+0x090))
#define SCP_SLEEP_SPM_SW_INT_CLEAR	((UINT32P)(SCP_SPMP2P_BASE+0x094))
#define SCP_SLEEP_SPM_SCP_MAILBOX	((UINT32P)(SCP_SPMP2P_BASE+0x098))
#define SCP_SLEEP_SPM_SCP_IRQ	((UINT32P)(SCP_SPMP2P_BASE+0x09C))
#define SCP_SLEEP_SPM_TWAM_CON	((UINT32P)(SCP_SPMP2P_BASE+0x0A0))
#define SCP_SLEEP_SPM_TWAM_WINDOW_LEN	((UINT32P)(SCP_SPMP2P_BASE+0x0A4))
#define SCP_SLEEP_SPM_TWAM_IDLE_SEL	((UINT32P)(SCP_SPMP2P_BASE+0x0A8))
#define SCP_SLEEP_SPM_CPU_WAKEUP_EVENT	((UINT32P)(SCP_SPMP2P_BASE+0x0B0))
#define SCP_SLEEP_SPM_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x0B4))
#define SCP_SLEEP_SPM_SRC_REQ	((UINT32P)(SCP_SPMP2P_BASE+0x0B8))
#define SCP_SLEEP_SPM_SRC_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x0BC))
#define SCP_SLEEP_SPM_SRC2_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x0C0))
#define SCP_SLEEP_SPM_WAKEUP_EVENT_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x0C4))
#define SCP_SLEEP_SPM_WAKEUP_EVENT_EXT_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x0C8))
#define SCP_SLEEP_SCP_CLK_CON	((UINT32P)(SCP_SPMP2P_BASE+0x0D0))
#define SCP_SLEEP_PCM_DEBUG_CON	((UINT32P)(SCP_SPMP2P_BASE+0x0D4))
#define SCP_SLEEP_PCM_REG0_DATA	((UINT32P)(SCP_SPMP2P_BASE+0x100))
#define SCP_SLEEP_PCM_REG1_DATA	((UINT32P)(SCP_SPMP2P_BASE+0x104))
#define SCP_SLEEP_PCM_REG2_DATA	((UINT32P)(SCP_SPMP2P_BASE+0x108))
#define SCP_SLEEP_PCM_REG3_DATA	((UINT32P)(SCP_SPMP2P_BASE+0x10C))
#define SCP_SLEEP_PCM_REG4_DATA	((UINT32P)(SCP_SPMP2P_BASE+0x110))
#define SCP_SLEEP_PCM_REG5_DATA	((UINT32P)(SCP_SPMP2P_BASE+0x114))
#define SCP_SLEEP_PCM_REG6_DATA	((UINT32P)(SCP_SPMP2P_BASE+0x118))
#define SCP_SLEEP_PCM_REG7_DATA	((UINT32P)(SCP_SPMP2P_BASE+0x11C))
#define SCP_SLEEP_PCM_REG8_DATA	((UINT32P)(SCP_SPMP2P_BASE+0x120))
#define SCP_SLEEP_PCM_REG9_DATA	((UINT32P)(SCP_SPMP2P_BASE+0x124))
#define SCP_SLEEP_PCM_REG10_DATA	((UINT32P)(SCP_SPMP2P_BASE+0x128))
#define SCP_SLEEP_PCM_REG11_DATA	((UINT32P)(SCP_SPMP2P_BASE+0x12C))
#define SCP_SLEEP_PCM_REG12_DATA	((UINT32P)(SCP_SPMP2P_BASE+0x130))
#define SCP_SLEEP_PCM_REG13_DATA	((UINT32P)(SCP_SPMP2P_BASE+0x134))
#define SCP_SLEEP_PCM_REG14_DATA	((UINT32P)(SCP_SPMP2P_BASE+0x138))
#define SCP_SLEEP_PCM_REG15_DATA	((UINT32P)(SCP_SPMP2P_BASE+0x13C))
#define SCP_SLEEP_PCM_REG12_MASK_B_STA	((UINT32P)(SCP_SPMP2P_BASE+0x140))
#define SCP_SLEEP_PCM_REG12_EXT_DATA	((UINT32P)(SCP_SPMP2P_BASE+0x144))
#define SCP_SLEEP_PCM_REG12_EXT_MASK_B_STA	((UINT32P)(SCP_SPMP2P_BASE+0x148))
#define SCP_SLEEP_PCM_EVENT_REG_STA	((UINT32P)(SCP_SPMP2P_BASE+0x14C))
#define SCP_SLEEP_PCM_TIMER_OUT	((UINT32P)(SCP_SPMP2P_BASE+0x150))
#define SCP_SLEEP_PCM_WDT_OUT	((UINT32P)(SCP_SPMP2P_BASE+0x154))
#define SCP_SLEEP_SPM_IRQ_STA	((UINT32P)(SCP_SPMP2P_BASE+0x158))
#define SCP_SLEEP_SPM_WAKEUP_STA	((UINT32P)(SCP_SPMP2P_BASE+0x15C))
#define SCP_SLEEP_SPM_WAKEUP_EXT_STA	((UINT32P)(SCP_SPMP2P_BASE+0x160))
#define SCP_SLEEP_SPM_WAKEUP_MISC	((UINT32P)(SCP_SPMP2P_BASE+0x164))
#define SCP_SLEEP_BUS_PROTECT_RDY	((UINT32P)(SCP_SPMP2P_BASE+0x168))
#define SCP_SLEEP_BUS_PROTECT2_RDY	((UINT32P)(SCP_SPMP2P_BASE+0x16C))
#define SCP_SLEEP_SUBSYS_IDLE_STA	((UINT32P)(SCP_SPMP2P_BASE+0x170))
#define SCP_SLEEP_CPU_IDLE_STA	((UINT32P)(SCP_SPMP2P_BASE+0x174))
#define SCP_SLEEP_CPU_IDLE_STA2	((UINT32P)(SCP_SPMP2P_BASE+0x178))
#define SCP_SLEEP_PCM_FSM_STA	((UINT32P)(SCP_SPMP2P_BASE+0x17C))
#define SCP_SLEEP_PWR_STATUS	((UINT32P)(SCP_SPMP2P_BASE+0x180))
#define SCP_SLEEP_PWR_STATUS_2ND	((UINT32P)(SCP_SPMP2P_BASE+0x184))
#define SCP_SLEEP_CPU_PWR_STATUS	((UINT32P)(SCP_SPMP2P_BASE+0x188))
#define SCP_SLEEP_CPU_PWR_STATUS_2ND	((UINT32P)(SCP_SPMP2P_BASE+0x18C))
#define SCP_SLEEP_PCM_WDT_LATCH_0	((UINT32P)(SCP_SPMP2P_BASE+0x190))
#define SCP_SLEEP_PCM_WDT_LATCH_1	((UINT32P)(SCP_SPMP2P_BASE+0x194))
#define SCP_SLEEP_PCM_WDT_LATCH_2	((UINT32P)(SCP_SPMP2P_BASE+0x198))
#define SCP_SLEEP_DRAMC_DBG_LATCH	((UINT32P)(SCP_SPMP2P_BASE+0x19C))
#define SCP_SLEEP_SPM_TWAM_LAST_STA0	((UINT32P)(SCP_SPMP2P_BASE+0x1A0))
#define SCP_SLEEP_SPM_TWAM_LAST_STA1	((UINT32P)(SCP_SPMP2P_BASE+0x1A4))
#define SCP_SLEEP_SPM_TWAM_LAST_STA2	((UINT32P)(SCP_SPMP2P_BASE+0x1A8))
#define SCP_SLEEP_SPM_TWAM_LAST_STA3	((UINT32P)(SCP_SPMP2P_BASE+0x1AC))
#define SCP_SLEEP_SPM_TWAM_CURR_STA0	((UINT32P)(SCP_SPMP2P_BASE+0x1B0))
#define SCP_SLEEP_SPM_TWAM_CURR_STA1	((UINT32P)(SCP_SPMP2P_BASE+0x1B4))
#define SCP_SLEEP_SPM_TWAM_CURR_STA2	((UINT32P)(SCP_SPMP2P_BASE+0x1B8))
#define SCP_SLEEP_SPM_TWAM_CURR_STA3	((UINT32P)(SCP_SPMP2P_BASE+0x1BC))
#define SCP_SLEEP_SPM_TWAM_TIMER_OUT	((UINT32P)(SCP_SPMP2P_BASE+0x1C0))
#define SCP_SLEEP_PCM_WDT_LATCH_3	((UINT32P)(SCP_SPMP2P_BASE+0x1C4))
#define SCP_SLEEP_SPM_SRC_RDY_STA	((UINT32P)(SCP_SPMP2P_BASE+0x1D0))
#define SCP_SLEEP_SPM_WAKEUP_MISC2	((UINT32P)(SCP_SPMP2P_BASE+0x1E0))
#define SCP_SLEEP_CPU_RET_STATUS	((UINT32P)(SCP_SPMP2P_BASE+0x1E4))
#define SCP_SLEEP_MCUSYS_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x200))
#define SCP_SLEEP_MP_TOP_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x204))
#define SCP_SLEEP_MP0_CPUSYS_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x210))
#define SCP_SLEEP_MP1_CPUSYS_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x214))
#define SCP_SLEEP_MP2_CPUSYS_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x218))
#define SCP_SLEEP_MP3_CPUSYS_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x21C))
#define SCP_SLEEP_MP0_CPU0_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x220))
#define SCP_SLEEP_MP0_CPU1_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x224))
#define SCP_SLEEP_MP0_CPU2_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x228))
#define SCP_SLEEP_MP0_CPU3_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x22C))
#define SCP_SLEEP_MP1_CPU0_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x230))
#define SCP_SLEEP_MP1_CPU1_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x234))
#define SCP_SLEEP_MP1_CPU2_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x238))
#define SCP_SLEEP_MP1_CPU3_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x23C))
#define SCP_SLEEP_MP2_CPU0_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x240))
#define SCP_SLEEP_MP2_CPU1_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x244))
#define SCP_SLEEP_MP2_CPU2_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x248))
#define SCP_SLEEP_MP2_CPU3_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x24C))
#define SCP_SLEEP_MP3_CPU0_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x250))
#define SCP_SLEEP_MP3_CPU1_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x254))
#define SCP_SLEEP_MP3_CPU2_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x258))
#define SCP_SLEEP_MP3_CPU3_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x25C))
#define SCP_SLEEP_CPU_EXT_BUCK_ISO	((UINT32P)(SCP_SPMP2P_BASE+0x290))
#define SCP_SLEEP_DUMMY0_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x2B0))
#define SCP_SLEEP_DUMMY1_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x2B4))
#define SCP_SLEEP_BIG_CLK_CON	((UINT32P)(SCP_SPMP2P_BASE+0x2C0))
#define SCP_SLEEP_LITTLE_CLK_CON	((UINT32P)(SCP_SPMP2P_BASE+0x2C4))
#define SCP_SLEEP_VDE_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x300))
#define SCP_SLEEP_VEN_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x304))
#define SCP_SLEEP_ISP_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x308))
#define SCP_SLEEP_DIS_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x30C))
#define SCP_SLEEP_MJC_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x310))
#define SCP_SLEEP_AUDIO_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x314))
#define SCP_SLEEP_IFR_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x318))
#define SCP_SLEEP_DPY_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x31C))
#define SCP_SLEEP_MD1_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x320))
#define SCP_SLEEP_MD2_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x324))
#define SCP_SLEEP_C2K_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x328))
#define SCP_SLEEP_CONN_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x32C))
#define SCP_SLEEP_VCOREPDN_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x330))
#define SCP_SLEEP_MFG_ASYNC_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x334))
#define SCP_SLEEP_MFG_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x338))
#define SCP_SLEEP_MFG_SRAM_CON	((UINT32P)(SCP_SPMP2P_BASE+0x33C))
#define SCP_SLEEP_MFG_CORE0_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x340))
#define SCP_SLEEP_MFG_CORE1_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x344))
#define SCP_SLEEP_MFG_CORE2_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x348))
#define SCP_SLEEP_MFG_CORE3_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x34C))
#define SCP_SLEEP_SYSRAM_CON	((UINT32P)(SCP_SPMP2P_BASE+0x350))
#define SCP_SLEEP_SYSROM_CON	((UINT32P)(SCP_SPMP2P_BASE+0x354))
#define SCP_SLEEP_SCP_SRAM_CON	((UINT32P)(SCP_SPMP2P_BASE+0x358))
#define SCP_SLEEP_GCPU_SRAM_CON	((UINT32P)(SCP_SPMP2P_BASE+0x35C))
#define SCP_SLEEP_MDSYS_INTF_INFRA_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x360))
#define SCP_SLEEP_MDSYS_INTF_MD1_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x364))
#define SCP_SLEEP_MDSYS_INTF_C2K_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x368))
#define SCP_SLEEP_BSI_TOP_SRAM_CON	((UINT32P)(SCP_SPMP2P_BASE+0x370))
#define SCP_SLEEP_DVFSP0_SRAM_CON	((UINT32P)(SCP_SPMP2P_BASE+0x374))
#define SCP_SLEEP_DVFSP1_SRAM_CON	((UINT32P)(SCP_SPMP2P_BASE+0x378))
#define SCP_SLEEP_MD_EXT_BUCK_ISO	((UINT32P)(SCP_SPMP2P_BASE+0x390))
#define SCP_SLEEP_DUMMY2_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x3B0))
#define SCP_SLEEP_DUMMY3_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x3B4))
#define SCP_SLEEP_DPY_CH1_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0x3B8))
#define SCP_SLEEP_SPM_DVFS_CON	((UINT32P)(SCP_SPMP2P_BASE+0x400))
#define SCP_SLEEP_SPM_MDBSI_CON	((UINT32P)(SCP_SPMP2P_BASE+0x404))
#define SCP_SLEEP_SPM_MAS_PAUSE_MASK_B	((UINT32P)(SCP_SPMP2P_BASE+0x408))
#define SCP_SLEEP_SPM_MAS_PAUSE2_MASK_B	((UINT32P)(SCP_SPMP2P_BASE+0x40C))
#define SCP_SLEEP_SPM_BSI_GEN	((UINT32P)(SCP_SPMP2P_BASE+0x410))
#define SCP_SLEEP_SPM_BSI_EN_SR	((UINT32P)(SCP_SPMP2P_BASE+0x414))
#define SCP_SLEEP_SPM_BSI_CLK_SR	((UINT32P)(SCP_SPMP2P_BASE+0x418))
#define SCP_SLEEP_SPM_BSI_D0_SR	((UINT32P)(SCP_SPMP2P_BASE+0x41C))
#define SCP_SLEEP_SPM_BSI_D1_SR	((UINT32P)(SCP_SPMP2P_BASE+0x420))
#define SCP_SLEEP_SPM_BSI_D2_SR	((UINT32P)(SCP_SPMP2P_BASE+0x424))
#define SCP_SLEEP_SPM_AP_SEMA	((UINT32P)(SCP_SPMP2P_BASE+0x428))
#define SCP_SLEEP_SPM_SPM_SEMA	((UINT32P)(SCP_SPMP2P_BASE+0x42C))
#define SCP_SLEEP_AP2MD_CROSS_TRIGGER	((UINT32P)(SCP_SPMP2P_BASE+0x430))
#define SCP_SLEEP_AP_MDSRC_REQ	((UINT32P)(SCP_SPMP2P_BASE+0x434))
#define SCP_SLEEP_SPM2MD_DVFS_CON	((UINT32P)(SCP_SPMP2P_BASE+0x438))
#define SCP_SLEEP_MD2SPM_DVFS_CON	((UINT32P)(SCP_SPMP2P_BASE+0x43C))
#define SCP_SLEEP_DRAMC_DPY_CLK_SW_CON	((UINT32P)(SCP_SPMP2P_BASE+0x440))
#define SCP_SLEEP_DPY_LP_CON	((UINT32P)(SCP_SPMP2P_BASE+0x444))
#define SCP_SLEEP_CPU_DVFS_REQ	((UINT32P)(SCP_SPMP2P_BASE+0x448))
#define SCP_SLEEP_SPM_PLL_CON	((UINT32P)(SCP_SPMP2P_BASE+0x44C))
#define SCP_SLEEP_SPM_EMI_BW_MODE	((UINT32P)(SCP_SPMP2P_BASE+0x450))
#define SCP_SLEEP_AP2MD_PEER_WAKEUP	((UINT32P)(SCP_SPMP2P_BASE+0x454))
#define SCP_SLEEP_ULPOSC_CON	((UINT32P)(SCP_SPMP2P_BASE+0x458))
#define SCP_SLEEP_MP0_CPU0_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x500))
#define SCP_SLEEP_MP0_CPU1_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x504))
#define SCP_SLEEP_MP0_CPU2_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x508))
#define SCP_SLEEP_MP0_CPU3_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x50C))
#define SCP_SLEEP_MP1_CPU0_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x510))
#define SCP_SLEEP_MP1_CPU1_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x514))
#define SCP_SLEEP_MP1_CPU2_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x518))
#define SCP_SLEEP_MP1_CPU3_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x51C))
#define SCP_SLEEP_MP2_CPU0_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x520))
#define SCP_SLEEP_MP2_CPU1_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x524))
#define SCP_SLEEP_MP2_CPU2_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x528))
#define SCP_SLEEP_MP2_CPU3_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x52C))
#define SCP_SLEEP_MP3_CPU0_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x530))
#define SCP_SLEEP_MP3_CPU1_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x534))
#define SCP_SLEEP_MP3_CPU2_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x538))
#define SCP_SLEEP_MP3_CPU3_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x53C))
#define SCP_SLEEP_MP0_CPU0_WFI_EN	((UINT32P)(SCP_SPMP2P_BASE+0x540))
#define SCP_SLEEP_MP0_CPU1_WFI_EN	((UINT32P)(SCP_SPMP2P_BASE+0x544))
#define SCP_SLEEP_MP0_CPU2_WFI_EN	((UINT32P)(SCP_SPMP2P_BASE+0x548))
#define SCP_SLEEP_MP0_CPU3_WFI_EN	((UINT32P)(SCP_SPMP2P_BASE+0x54C))
#define SCP_SLEEP_MP1_CPU0_WFI_EN	((UINT32P)(SCP_SPMP2P_BASE+0x550))
#define SCP_SLEEP_MP1_CPU1_WFI_EN	((UINT32P)(SCP_SPMP2P_BASE+0x554))
#define SCP_SLEEP_MP1_CPU2_WFI_EN	((UINT32P)(SCP_SPMP2P_BASE+0x558))
#define SCP_SLEEP_MP1_CPU3_WFI_EN	((UINT32P)(SCP_SPMP2P_BASE+0x55C))
#define SCP_SLEEP_MP2_CPU0_WFI_EN	((UINT32P)(SCP_SPMP2P_BASE+0x560))
#define SCP_SLEEP_MP2_CPU1_WFI_EN	((UINT32P)(SCP_SPMP2P_BASE+0x564))
#define SCP_SLEEP_MP2_CPU2_WFI_EN	((UINT32P)(SCP_SPMP2P_BASE+0x568))
#define SCP_SLEEP_MP2_CPU3_WFI_EN	((UINT32P)(SCP_SPMP2P_BASE+0x56C))
#define SCP_SLEEP_MP3_CPU0_WFI_EN	((UINT32P)(SCP_SPMP2P_BASE+0x570))
#define SCP_SLEEP_MP3_CPU1_WFI_EN	((UINT32P)(SCP_SPMP2P_BASE+0x574))
#define SCP_SLEEP_MP3_CPU2_WFI_EN	((UINT32P)(SCP_SPMP2P_BASE+0x578))
#define SCP_SLEEP_MP3_CPU3_WFI_EN	((UINT32P)(SCP_SPMP2P_BASE+0x57C))
#define SCP_SLEEP_SPM_SW_FLAG	((UINT32P)(SCP_SPMP2P_BASE+0x600))
#define SCP_SLEEP_SPM_SW_DEBUG	((UINT32P)(SCP_SPMP2P_BASE+0x604))
#define SCP_SLEEP_SPM_SW_RSV_0	((UINT32P)(SCP_SPMP2P_BASE+0x608))
#define SCP_SLEEP_SPM_SW_RSV_1	((UINT32P)(SCP_SPMP2P_BASE+0x60C))
#define SCP_SLEEP_SPM_SW_RSV_2	((UINT32P)(SCP_SPMP2P_BASE+0x610))
#define SCP_SLEEP_SPM_SW_RSV_3	((UINT32P)(SCP_SPMP2P_BASE+0x614))
#define SCP_SLEEP_SPM_SW_RSV_4	((UINT32P)(SCP_SPMP2P_BASE+0x618))
#define SCP_SLEEP_SPM_SW_RSV_5	((UINT32P)(SCP_SPMP2P_BASE+0x61C))
#define SCP_SLEEP_SPM_RSV_CON	((UINT32P)(SCP_SPMP2P_BASE+0x620))
#define SCP_SLEEP_SPM_RSV_STA	((UINT32P)(SCP_SPMP2P_BASE+0x624))
#define SCP_SLEEP_SPM_PASR_DPD_0	((UINT32P)(SCP_SPMP2P_BASE+0x630))
#define SCP_SLEEP_SPM_PASR_DPD_1	((UINT32P)(SCP_SPMP2P_BASE+0x634))
#define SCP_SLEEP_SPM_PASR_DPD_2	((UINT32P)(SCP_SPMP2P_BASE+0x638))
#define SCP_SLEEP_SPM_PASR_DPD_3	((UINT32P)(SCP_SPMP2P_BASE+0x63C))
#define SCP_SLEEP_TIMER_STA	((UINT32P)(SCP_SPMP2P_BASE+0x720))
#define SCP_SLEEP_TWAM_CON	((UINT32P)(SCP_SPMP2P_BASE+0x760))
#define SCP_SLEEP_TWAM_LAST_STATUS0	((UINT32P)(SCP_SPMP2P_BASE+0x764))
#define SCP_SLEEP_TWAM_LAST_STATUS1	((UINT32P)(SCP_SPMP2P_BASE+0x768))
#define SCP_SLEEP_TWAM_LAST_STATUS2	((UINT32P)(SCP_SPMP2P_BASE+0x76C))
#define SCP_SLEEP_TWAM_LAST_STATUS3	((UINT32P)(SCP_SPMP2P_BASE+0x770))
#define SCP_SLEEP_TWAM_CURR_STATUS0	((UINT32P)(SCP_SPMP2P_BASE+0x774))
#define SCP_SLEEP_TWAM_CURR_STATUS1	((UINT32P)(SCP_SPMP2P_BASE+0x778))
#define SCP_SLEEP_TWAM_CURR_STATUS2	((UINT32P)(SCP_SPMP2P_BASE+0x77C))
#define SCP_SLEEP_TWAM_CURR_STATUS3	((UINT32P)(SCP_SPMP2P_BASE+0x780))
#define SCP_SLEEP_TWAM_TIMER_OUT	((UINT32P)(SCP_SPMP2P_BASE+0x784))
#define SCP_SLEEP_TWAM_WINDOW_LEN	((UINT32P)(SCP_SPMP2P_BASE+0x788))
#define SCP_SLEEP_TWAM_IDLE_SEL	((UINT32P)(SCP_SPMP2P_BASE+0x78C))
#define SCP_SLEEP_WAKEUP_EVENT_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x810))
#define SCP_SLEEP_CPU_WAKEUP_EVENT	((UINT32P)(SCP_SPMP2P_BASE+0x814))
#define SCP_SLEEP_MD32_WAKEUP_EVENT_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x818))
#define SCP_PCM_WDT_TIMER_VAL	((UINT32P)(SCP_SPMP2P_BASE+0x824))
#define SCP_PCM_WDT_TIMER_OUT	((UINT32P)(SCP_SPMP2P_BASE+0x828))
#define SCP_PCM_MD32_MAILBOX	((UINT32P)(SCP_SPMP2P_BASE+0x830))
#define SCP_PCM_MD32_IRQ	((UINT32P)(SCP_SPMP2P_BASE+0x834))
#define SCP_SLEEP_ISR_MASK	((UINT32P)(SCP_SPMP2P_BASE+0x900))
#define SCP_SLEEP_ISR	((UINT32P)(SCP_SPMP2P_BASE+0x904))
#define SCP_SLEEP_WAKEUP_DBG_EDGE	((UINT32P)(SCP_SPMP2P_BASE+0x908))
#define SCP_ATB_LMU_CON0	((UINT32P)(SCP_SPMP2P_BASE+0x90C))
#define SCP_SLEEP_ISR_RAW_STA	((UINT32P)(SCP_SPMP2P_BASE+0x910))
#define SCP_SLEEP_MD32_ISR_RAW_STA	((UINT32P)(SCP_SPMP2P_BASE+0x914))
#define SCP_SLEEP_WAKEUP_MISC	((UINT32P)(SCP_SPMP2P_BASE+0x918))
#define SCP_SLEEP_BUS_PROTECT_RDY	((UINT32P)(SCP_SPMP2P_BASE+0x91C))
#define SCP_SLEEP_SUBSYS_IDLE_STA	((UINT32P)(SCP_SPMP2P_BASE+0x920))
#define SCP_PCM_RESERVE	((UINT32P)(SCP_SPMP2P_BASE+0xB00))
#define SCP_PCM_RESERVE2	((UINT32P)(SCP_SPMP2P_BASE+0xB04))
#define SCP_PCM_FLAGS	((UINT32P)(SCP_SPMP2P_BASE+0xB08))
#define SCP_PCM_SRC_REQ	((UINT32P)(SCP_SPMP2P_BASE+0xB0C))
#define SCP_SLEEP_CPU_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0xB10))
#define SCP_PCM_DEBUG_CON	((UINT32P)(SCP_SPMP2P_BASE+0xB20))
#define SCP_SLEEP_CA7_CPU0_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0xB30))
#define SCP_SLEEP_CA7_CPU1_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0xB34))
#define SCP_SLEEP_CA7_CPU2_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0xB38))
#define SCP_SLEEP_CA7_CPU3_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0xB3C))
#define SCP_SLEEP_CA15_CPU0_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0xB40))
#define SCP_SLEEP_CA15_CPU1_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0xB44))
#define SCP_SLEEP_CA15_CPU2_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0xB48))
#define SCP_SLEEP_CA15_CPU3_IRQ_MASK	((UINT32P)(SCP_SPMP2P_BASE+0xB4C))
#define SCP_PCM_PASR_DPD_0	((UINT32P)(SCP_SPMP2P_BASE+0xB60))
#define SCP_PCM_PASR_DPD_1	((UINT32P)(SCP_SPMP2P_BASE+0xB64))
#define SCP_PCM_PASR_DPD_2	((UINT32P)(SCP_SPMP2P_BASE+0xB68))
#define SCP_PCM_PASR_DPD_3	((UINT32P)(SCP_SPMP2P_BASE+0xB6C))
#define SCP_SLEEP_WFI0_EN	((UINT32P)(SCP_SPMP2P_BASE+0xF00))
#define SCP_SLEEP_WFI1_EN	((UINT32P)(SCP_SPMP2P_BASE+0xF04))
#define SCP_SLEEP_WFI2_EN	((UINT32P)(SCP_SPMP2P_BASE+0xF08))
#define SCP_SLEEP_WFI3_EN	((UINT32P)(SCP_SPMP2P_BASE+0xF0C))
#define SCP_SLEEP_CA7_WFI0_EN	((UINT32P)(SCP_SPMP2P_BASE+0xF00))
#define SCP_SLEEP_CA7_WFI1_EN	((UINT32P)(SCP_SPMP2P_BASE+0xF04))
#define SCP_SLEEP_CA7_WFI2_EN	((UINT32P)(SCP_SPMP2P_BASE+0xF08))
#define SCP_SLEEP_CA7_WFI3_EN	((UINT32P)(SCP_SPMP2P_BASE+0xF0C))
#define SCP_SLEEP_CA15_WFI0_EN	((UINT32P)(SCP_SPMP2P_BASE+0xF10))
#define SCP_SLEEP_CA15_WFI1_EN	((UINT32P)(SCP_SPMP2P_BASE+0xF14))
#define SCP_SLEEP_CA15_WFI2_EN	((UINT32P)(SCP_SPMP2P_BASE+0xF18))
#define SCP_SLEEP_CA15_WFI3_EN	((UINT32P)(SCP_SPMP2P_BASE+0xF1C))
#define SCP_SLEEP_PWR_CON0	((UINT32P)(SCP_SPMP2P_BASE+0xA00))
#define SCP_SLEEP_PWR_CON1	((UINT32P)(SCP_SPMP2P_BASE+0xA04))
#define SCP_SLEEP_PWR_CON2	((UINT32P)(SCP_SPMP2P_BASE+0xA08))
#define SCP_SLEEP_PWR_CON3	((UINT32P)(SCP_SPMP2P_BASE+0xA0C))
#define SCP_SLEEP_PWR_CON4	((UINT32P)(SCP_SPMP2P_BASE+0xA10))
#define SCP_SLEEP_PWR_CON5	((UINT32P)(SCP_SPMP2P_BASE+0xA14))
#define SCP_SLEEP_PWR_CON6	((UINT32P)(SCP_SPMP2P_BASE+0xA18))
#define SCP_SLEEP_PWR_CON7	((UINT32P)(SCP_SPMP2P_BASE+0xA1C))
#define SCP_SLEEP_PWR_CON8	((UINT32P)(SCP_SPMP2P_BASE+0xA20))
#define SCP_SLEEP_PWR_CON9	((UINT32P)(SCP_SPMP2P_BASE+0xA24))
#define SCP_SLEEP_ARMDDS_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0xA5C))
#define SCP_SLEEP_MAIDDS_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0xA60))
#define SCP_SLEEP_MEMDDS_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0xA64))
#define SCP_SLEEP_MSDDDS_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0xA68))
#define SCP_SLEEP_VIDDDS_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0xA6C))
#define SCP_SLEEP_AUDDDS_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0xA70))
#define SCP_SLEEP_LV0DDS_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0xA74))
#define SCP_SLEEP_LV1DDS_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0xA78))
#define SCP_SLEEP_ISPDDS_PWR_CON	((UINT32P)(SCP_SPMP2P_BASE+0xA7C))
#define SCP_SLEEP_TIMER_CON	((UINT32P)(SCP_SPMP2P_BASE+0x700))
#define SCP_SLEEP_TIMER_CMD	((UINT32P)(SCP_SPMP2P_BASE+0x710))
#define SCP_SLEEP_FINAL_PAUSE	((UINT32P)(SCP_SPMP2P_BASE+0x730))
#define SCP_SLEEP_PAUSE	((UINT32P)(SCP_SPMP2P_BASE+0x740))
#define SCP_SLEEP_TIMER_DBG_WAKEUP	((UINT32P)(SCP_SPMP2P_BASE+0x750))
#define SCP_SLEEP_WAKEUP_SRC	((UINT32P)(SCP_SPMP2P_BASE+0x800))
#define SCP_PCM_DVS_PC	((UINT32P)(SCP_SPMP2P_BASE+0x350))

// APB Module scp_dma
#define SCP_DMA_BASE (0x109CD000)
#define DMA_GLBSTA	((UINT32P)(SCP_DMA_BASE+0x0000))
#define DMA_GLBSTA2	((UINT32P)(SCP_DMA_BASE+0x0004))
#define DMA_GLBLIMITER	((UINT32P)(SCP_DMA_BASE+0x0028))
#define DMA1_SRC	((UINT32P)(SCP_DMA_BASE+0x0100))
#define DMA1_DST	((UINT32P)(SCP_DMA_BASE+0x0104))
#define DMA1_WPPT	((UINT32P)(SCP_DMA_BASE+0x0108))
#define DMA1_WPTO	((UINT32P)(SCP_DMA_BASE+0x010c))
#define DMA1_COUNT	((UINT32P)(SCP_DMA_BASE+0x0110))
#define DMA1_CON	((UINT32P)(SCP_DMA_BASE+0x0114))
#define DMA1_START	((UINT32P)(SCP_DMA_BASE+0x0118))
#define DMA1_INTSTA	((UINT32P)(SCP_DMA_BASE+0x011c))
#define DMA1_ACKINT	((UINT32P)(SCP_DMA_BASE+0x0120))
#define DMA1_RLCT	((UINT32P)(SCP_DMA_BASE+0x0124))
#define DMA1_LIMITER	((UINT32P)(SCP_DMA_BASE+0x0128))
#define DMA2_WPPT	((UINT32P)(SCP_DMA_BASE+0x0208))
#define DMA2_WPTO	((UINT32P)(SCP_DMA_BASE+0x020c))
#define DMA2_COUNT	((UINT32P)(SCP_DMA_BASE+0x0210))
#define DMA2_CON	((UINT32P)(SCP_DMA_BASE+0x0214))
#define DMA2_START	((UINT32P)(SCP_DMA_BASE+0x0218))
#define DMA2_INTSTA	((UINT32P)(SCP_DMA_BASE+0x021c))
#define DMA2_ACKINT	((UINT32P)(SCP_DMA_BASE+0x0220))
#define DMA2_RLCT	((UINT32P)(SCP_DMA_BASE+0x0224))
#define DMA2_LIMITER	((UINT32P)(SCP_DMA_BASE+0x0228))
#define DMA2_PGMADDR	((UINT32P)(SCP_DMA_BASE+0x022c))
#define DMA3_WPPT	((UINT32P)(SCP_DMA_BASE+0x0308))
#define DMA3_WPTO	((UINT32P)(SCP_DMA_BASE+0x030c))
#define DMA3_COUNT	((UINT32P)(SCP_DMA_BASE+0x0310))
#define DMA3_CON	((UINT32P)(SCP_DMA_BASE+0x0314))
#define DMA3_START	((UINT32P)(SCP_DMA_BASE+0x0318))
#define DMA3_INTSTA	((UINT32P)(SCP_DMA_BASE+0x031c))
#define DMA3_ACKINT	((UINT32P)(SCP_DMA_BASE+0x0320))
#define DMA3_RLCT	((UINT32P)(SCP_DMA_BASE+0x0324))
#define DMA3_LIMITER	((UINT32P)(SCP_DMA_BASE+0x0328))
#define DMA3_PGMADDR	((UINT32P)(SCP_DMA_BASE+0x032c))
#define DMA4_WPPT	((UINT32P)(SCP_DMA_BASE+0x0408))
#define DMA4_WPTO	((UINT32P)(SCP_DMA_BASE+0x040c))
#define DMA4_COUNT	((UINT32P)(SCP_DMA_BASE+0x0410))
#define DMA4_CON	((UINT32P)(SCP_DMA_BASE+0x0414))
#define DMA4_START	((UINT32P)(SCP_DMA_BASE+0x0418))
#define DMA4_INTSTA	((UINT32P)(SCP_DMA_BASE+0x041c))
#define DMA4_ACKINT	((UINT32P)(SCP_DMA_BASE+0x0420))
#define DMA4_RLCT	((UINT32P)(SCP_DMA_BASE+0x0424))
#define DMA4_LIMITER	((UINT32P)(SCP_DMA_BASE+0x0428))
#define DMA4_PGMADDR	((UINT32P)(SCP_DMA_BASE+0x042c))
#define DMA5_WPPT	((UINT32P)(SCP_DMA_BASE+0x0508))
#define DMA5_WPTO	((UINT32P)(SCP_DMA_BASE+0x050c))
#define DMA5_COUNT	((UINT32P)(SCP_DMA_BASE+0x0510))
#define DMA5_CON	((UINT32P)(SCP_DMA_BASE+0x0514))
#define DMA5_START	((UINT32P)(SCP_DMA_BASE+0x0518))
#define DMA5_INTSTA	((UINT32P)(SCP_DMA_BASE+0x051c))
#define DMA5_ACKINT	((UINT32P)(SCP_DMA_BASE+0x0520))
#define DMA5_RLCT	((UINT32P)(SCP_DMA_BASE+0x0524))
#define DMA5_LIMITER	((UINT32P)(SCP_DMA_BASE+0x0528))
#define DMA5_PGMADDR	((UINT32P)(SCP_DMA_BASE+0x052c))
#define DMA6_WPPT	((UINT32P)(SCP_DMA_BASE+0x0608))
#define DMA6_WPTO	((UINT32P)(SCP_DMA_BASE+0x060c))
#define DMA6_COUNT	((UINT32P)(SCP_DMA_BASE+0x0610))
#define DMA6_CON	((UINT32P)(SCP_DMA_BASE+0x0614))
#define DMA6_START	((UINT32P)(SCP_DMA_BASE+0x0618))
#define DMA6_INTSTA	((UINT32P)(SCP_DMA_BASE+0x061c))
#define DMA6_ACKINT	((UINT32P)(SCP_DMA_BASE+0x0620))
#define DMA6_RLCT	((UINT32P)(SCP_DMA_BASE+0x0624))
#define DMA6_LIMITER	((UINT32P)(SCP_DMA_BASE+0x0628))
#define DMA6_PGMADDR	((UINT32P)(SCP_DMA_BASE+0x062c))
#define DMA7_WPPT	((UINT32P)(SCP_DMA_BASE+0x0708))
#define DMA7_WPTO	((UINT32P)(SCP_DMA_BASE+0x070c))
#define DMA7_COUNT	((UINT32P)(SCP_DMA_BASE+0x0710))
#define DMA7_CON	((UINT32P)(SCP_DMA_BASE+0x0714))
#define DMA7_START	((UINT32P)(SCP_DMA_BASE+0x0718))
#define DMA7_INTSTA	((UINT32P)(SCP_DMA_BASE+0x071c))
#define DMA7_ACKINT	((UINT32P)(SCP_DMA_BASE+0x0720))
#define DMA7_RLCT	((UINT32P)(SCP_DMA_BASE+0x0724))
#define DMA7_LIMITER	((UINT32P)(SCP_DMA_BASE+0x0728))
#define DMA7_PGMADDR	((UINT32P)(SCP_DMA_BASE+0x072c))
#define DMA8_WPPT	((UINT32P)(SCP_DMA_BASE+0x0808))
#define DMA8_WPTO	((UINT32P)(SCP_DMA_BASE+0x080c))
#define DMA8_COUNT	((UINT32P)(SCP_DMA_BASE+0x0810))
#define DMA8_CON	((UINT32P)(SCP_DMA_BASE+0x0814))
#define DMA8_START	((UINT32P)(SCP_DMA_BASE+0x0818))
#define DMA8_INTSTA	((UINT32P)(SCP_DMA_BASE+0x081c))
#define DMA8_ACKINT	((UINT32P)(SCP_DMA_BASE+0x0820))
#define DMA8_RLCT	((UINT32P)(SCP_DMA_BASE+0x0824))
#define DMA8_LIMITER	((UINT32P)(SCP_DMA_BASE+0x0828))
#define DMA8_PGMADDR	((UINT32P)(SCP_DMA_BASE+0x082c))
#define DMA9_COUNT	((UINT32P)(SCP_DMA_BASE+0x0910))
#define DMA9_CON	((UINT32P)(SCP_DMA_BASE+0x0914))
#define DMA9_START	((UINT32P)(SCP_DMA_BASE+0x0918))
#define DMA9_INTSTA	((UINT32P)(SCP_DMA_BASE+0x091c))
#define DMA9_ACKINT	((UINT32P)(SCP_DMA_BASE+0x0920))
#define DMA9_LIMITER	((UINT32P)(SCP_DMA_BASE+0x0928))
#define DMA9_PGMADDR	((UINT32P)(SCP_DMA_BASE+0x092c))
#define DMA9_WRPTR	((UINT32P)(SCP_DMA_BASE+0x0930))
#define DMA9_RDPTR	((UINT32P)(SCP_DMA_BASE+0x0934))
#define DMA9_FFCNT	((UINT32P)(SCP_DMA_BASE+0x0938))
#define DMA9_FFSTA	((UINT32P)(SCP_DMA_BASE+0x093c))
#define DMA9_ALTLEN	((UINT32P)(SCP_DMA_BASE+0x0940))
#define DMA9_FFSIZE	((UINT32P)(SCP_DMA_BASE+0x0944))
#define DMA10_COUNT	((UINT32P)(SCP_DMA_BASE+0x0a10))
#define DMA10_CON	((UINT32P)(SCP_DMA_BASE+0x0a14))
#define DMA10_START	((UINT32P)(SCP_DMA_BASE+0x0a18))
#define DMA10_INTSTA	((UINT32P)(SCP_DMA_BASE+0x0a1c))
#define DMA10_ACKINT	((UINT32P)(SCP_DMA_BASE+0x0a20))
#define DMA10_LIMITER	((UINT32P)(SCP_DMA_BASE+0x0a28))
#define DMA10_PGMADDR	((UINT32P)(SCP_DMA_BASE+0x0a2c))
#define DMA10_WRPTR	((UINT32P)(SCP_DMA_BASE+0x0a30))
#define DMA10_RDPTR	((UINT32P)(SCP_DMA_BASE+0x0a34))
#define DMA10_FFCNT	((UINT32P)(SCP_DMA_BASE+0x0a38))
#define DMA10_FFSTA	((UINT32P)(SCP_DMA_BASE+0x0a3c))
#define DMA10_ALTLEN	((UINT32P)(SCP_DMA_BASE+0x0a40))
#define DMA10_FFSIZE	((UINT32P)(SCP_DMA_BASE+0x0a44))
#define DMA11_COUNT	((UINT32P)(SCP_DMA_BASE+0x0b10))
#define DMA11_CON	((UINT32P)(SCP_DMA_BASE+0x0b14))
#define DMA11_START	((UINT32P)(SCP_DMA_BASE+0x0b18))
#define DMA11_INTSTA	((UINT32P)(SCP_DMA_BASE+0x0b1c))
#define DMA11_ACKINT	((UINT32P)(SCP_DMA_BASE+0x0b20))
#define DMA11_LIMITER	((UINT32P)(SCP_DMA_BASE+0x0b28))
#define DMA11_PGMADDR	((UINT32P)(SCP_DMA_BASE+0x0b2c))
#define DMA11_WRPTR	((UINT32P)(SCP_DMA_BASE+0x0b30))
#define DMA11_RDPTR	((UINT32P)(SCP_DMA_BASE+0x0b34))
#define DMA11_FFCNT	((UINT32P)(SCP_DMA_BASE+0x0b38))
#define DMA11_FFSTA	((UINT32P)(SCP_DMA_BASE+0x0b3c))
#define DMA11_ALTLEN	((UINT32P)(SCP_DMA_BASE+0x0b40))
#define DMA11_FFSIZE	((UINT32P)(SCP_DMA_BASE+0x0b44))
#define DMA12_COUNT	((UINT32P)(SCP_DMA_BASE+0x0c10))
#define DMA12_CON	((UINT32P)(SCP_DMA_BASE+0x0c14))
#define DMA12_START	((UINT32P)(SCP_DMA_BASE+0x0c18))
#define DMA12_INTSTA	((UINT32P)(SCP_DMA_BASE+0x0c1c))
#define DMA12_ACKINT	((UINT32P)(SCP_DMA_BASE+0x0c20))
#define DMA12_LIMITER	((UINT32P)(SCP_DMA_BASE+0x0c28))
#define DMA12_PGMADDR	((UINT32P)(SCP_DMA_BASE+0x0c2c))
#define DMA12_WRPTR	((UINT32P)(SCP_DMA_BASE+0x0c30))
#define DMA12_RDPTR	((UINT32P)(SCP_DMA_BASE+0x0c34))
#define DMA12_FFCNT	((UINT32P)(SCP_DMA_BASE+0x0c38))
#define DMA12_FFSTA	((UINT32P)(SCP_DMA_BASE+0x0c3c))
#define DMA12_ALTLEN	((UINT32P)(SCP_DMA_BASE+0x0c40))
#define DMA12_FFSIZE	((UINT32P)(SCP_DMA_BASE+0x0c44))
#define DMA13_COUNT	((UINT32P)(SCP_DMA_BASE+0x0d10))
#define DMA13_CON	((UINT32P)(SCP_DMA_BASE+0x0d14))
#define DMA13_START	((UINT32P)(SCP_DMA_BASE+0x0d18))
#define DMA13_INTSTA	((UINT32P)(SCP_DMA_BASE+0x0d1c))
#define DMA13_ACKINT	((UINT32P)(SCP_DMA_BASE+0x0d20))
#define DMA13_LIMITER	((UINT32P)(SCP_DMA_BASE+0x0d28))
#define DMA13_PGMADDR	((UINT32P)(SCP_DMA_BASE+0x0d2c))
#define DMA13_WRPTR	((UINT32P)(SCP_DMA_BASE+0x0d30))
#define DMA13_RDPTR	((UINT32P)(SCP_DMA_BASE+0x0d34))
#define DMA13_FFCNT	((UINT32P)(SCP_DMA_BASE+0x0d38))
#define DMA13_FFSTA	((UINT32P)(SCP_DMA_BASE+0x0d3c))
#define DMA13_ALTLEN	((UINT32P)(SCP_DMA_BASE+0x0d40))
#define DMA13_FFSIZE	((UINT32P)(SCP_DMA_BASE+0x0d44))
#define DMA14_COUNT	((UINT32P)(SCP_DMA_BASE+0x0e10))
#define DMA14_CON	((UINT32P)(SCP_DMA_BASE+0x0e14))
#define DMA14_START	((UINT32P)(SCP_DMA_BASE+0x0e18))
#define DMA14_INTSTA	((UINT32P)(SCP_DMA_BASE+0x0e1c))
#define DMA14_ACKINT	((UINT32P)(SCP_DMA_BASE+0x0e20))
#define DMA14_LIMITER	((UINT32P)(SCP_DMA_BASE+0x0e28))
#define DMA14_PGMADDR	((UINT32P)(SCP_DMA_BASE+0x0e2c))
#define DMA14_WRPTR	((UINT32P)(SCP_DMA_BASE+0x0e30))
#define DMA14_RDPTR	((UINT32P)(SCP_DMA_BASE+0x0e34))
#define DMA14_FFCNT	((UINT32P)(SCP_DMA_BASE+0x0e38))
#define DMA14_FFSTA	((UINT32P)(SCP_DMA_BASE+0x0e3c))
#define DMA14_ALTLEN	((UINT32P)(SCP_DMA_BASE+0x0e40))
#define DMA14_FFSIZE	((UINT32P)(SCP_DMA_BASE+0x0e44))
#define DMA15_COUNT	((UINT32P)(SCP_DMA_BASE+0x0f10))
#define DMA15_CON	((UINT32P)(SCP_DMA_BASE+0x0f14))
#define DMA15_START	((UINT32P)(SCP_DMA_BASE+0x0f18))
#define DMA15_INTSTA	((UINT32P)(SCP_DMA_BASE+0x0f1c))
#define DMA15_ACKINT	((UINT32P)(SCP_DMA_BASE+0x0f20))
#define DMA15_LIMITER	((UINT32P)(SCP_DMA_BASE+0x0f28))
#define DMA15_PGMADDR	((UINT32P)(SCP_DMA_BASE+0x0f2c))
#define DMA15_WRPTR	((UINT32P)(SCP_DMA_BASE+0x0f30))
#define DMA15_RDPTR	((UINT32P)(SCP_DMA_BASE+0x0f34))
#define DMA15_FFCNT	((UINT32P)(SCP_DMA_BASE+0x0f38))
#define DMA15_FFSTA	((UINT32P)(SCP_DMA_BASE+0x0f3c))
#define DMA15_ALTLEN	((UINT32P)(SCP_DMA_BASE+0x0f40))
#define DMA15_FFSIZE	((UINT32P)(SCP_DMA_BASE+0x0f44))
#define DMA16_COUNT	((UINT32P)(SCP_DMA_BASE+0x1010))
#define DMA16_CON	((UINT32P)(SCP_DMA_BASE+0x1014))
#define DMA16_START	((UINT32P)(SCP_DMA_BASE+0x1018))
#define DMA16_INTSTA	((UINT32P)(SCP_DMA_BASE+0x101c))
#define DMA16_ACKINT	((UINT32P)(SCP_DMA_BASE+0x1020))
#define DMA16_LIMITER	((UINT32P)(SCP_DMA_BASE+0x1028))
#define DMA16_PGMADDR	((UINT32P)(SCP_DMA_BASE+0x102c))
#define DMA16_WRPTR	((UINT32P)(SCP_DMA_BASE+0x1030))
#define DMA16_RDPTR	((UINT32P)(SCP_DMA_BASE+0x1034))
#define DMA16_FFCNT	((UINT32P)(SCP_DMA_BASE+0x1038))
#define DMA16_FFSTA	((UINT32P)(SCP_DMA_BASE+0x103c))
#define DMA16_ALTLEN	((UINT32P)(SCP_DMA_BASE+0x1040))
#define DMA16_FFSIZE	((UINT32P)(SCP_DMA_BASE+0x1044))

// APB Module scp_uart2
#define SCP_UART1_BASE (0x109CE000)
#define SCP_RBR_THR_DLL_ADDR	((UINT16P)(SCP_UART1_BASE+0x00))
#define SCP_IER_DLM_ADDR	((UINT16P)(SCP_UART1_BASE+0x04))
#define SCP_IIR_FCR_EFR_ADDR	((UINT16P)(SCP_UART1_BASE+0x08))
#define SCP_LCR_ADDR	((UINT16P)(SCP_UART1_BASE+0x0C))
#define SCP_MCR_XON1_ADDR	((UINT16P)(SCP_UART1_BASE+0x10))
#define SCP_LSR_XON2_ADDR	((UINT16P)(SCP_UART1_BASE+0x14))
#define SCP_MSR_XOFF1_ADDR	((UINT16P)(SCP_UART1_BASE+0x18))
#define SCP_SCR_XOFF2_ADDR	((UINT16P)(SCP_UART1_BASE+0x1C))
#define SCP_AUTOBAUD_EN_ADDR	((UINT16P)(SCP_UART1_BASE+0x20))
#define SCP_RATE_STEP_ADDR	((UINT16P)(SCP_UART1_BASE+0x24))
#define SCP_STEP_COUNT_ADDR	((UINT16P)(SCP_UART1_BASE+0x28))
#define SCP_SAMPLE_COUNT_ADDR	((UINT16P)(SCP_UART1_BASE+0x2C))
#define SCP_AUTOBAUD_DATA_ADDR	((UINT16P)(SCP_UART1_BASE+0x30))
#define SCP_RATE_FIX_ADDR	((UINT16P)(SCP_UART1_BASE+0x34))
#define SCP_AUTOBAUD_RATE_ADDR	((UINT16P)(SCP_UART1_BASE+0x38))
#define SCP_GUARD_ADDR	((UINT16P)(SCP_UART1_BASE+0x3C))
#define SCP_ESC_CHAR_ADDR	((UINT16P)(SCP_UART1_BASE+0x40))
#define SCP_ESC_EN_ADDR	((UINT16P)(SCP_UART1_BASE+0x44))
#define SCP_SLEEP_EN_ADDR	((UINT16P)(SCP_UART1_BASE+0x48))
#define SCP_RXDMA_EN_ADDR	((UINT16P)(SCP_UART1_BASE+0x4C))
#define SCP_RXTRIG_ADDR	((UINT16P)(SCP_UART1_BASE+0x50))
#define SCP_FRACDIV_L_ADDR	((UINT16P)(SCP_UART1_BASE+0x54))
#define SCP_FRACDIV_M_ADDR	((UINT16P)(SCP_UART1_BASE+0x58))
#define SCP_FCR_ADDR	((UINT16P)(SCP_UART1_BASE+0x5C))
#define SCP_DEBUG_ADDR	((UINT16P)(SCP_UART1_BASE+0x60))
#define SCP_DEBUG_1_ADDR	((UINT16P)(SCP_UART1_BASE+0x64))
#define SCP_DEBUG_2_ADDR	((UINT16P)(SCP_UART1_BASE+0x68))
#define SCP_DEBUG_3_ADDR	((UINT16P)(SCP_UART1_BASE+0x6c))
#define SCP_DEBUG_4_ADDR	((UINT16P)(SCP_UART1_BASE+0x70))
#define SCP_DEBUG_5_ADDR	((UINT16P)(SCP_UART1_BASE+0x74))
#define SCP_DEBUG_6_ADDR	((UINT16P)(SCP_UART1_BASE+0x78))
#define SCP_DEBUG_7_ADDR	((UINT16P)(SCP_UART1_BASE+0x7c))
#define SCP_DEBUG_8_ADDR	((UINT16P)(SCP_UART1_BASE+0x80))
#define SCP_DEBUG_SEL	((UINT16P)(SCP_UART1_BASE+0x84))
#define SCP_DLL_ADDR	((UINT16P)(SCP_UART1_BASE+0x90))
#define SCP_DLM_ADDR	((UINT16P)(SCP_UART1_BASE+0x94))
#define SCP_EFR_ADDR	((UINT16P)(SCP_UART1_BASE+0x98))
#define SCP_FEATURE_SEL	((UINT16P)(SCP_UART1_BASE+0x9C))
#define SCP_XON1_ADDR	((UINT16P)(SCP_UART1_BASE+0xA0))
#define SCP_XON2_ADDR	((UINT16P)(SCP_UART1_BASE+0xA4))
#define SCP_XOFF1_ADDR	((UINT16P)(SCP_UART1_BASE+0xA8))
#define SCP_XOFF2_ADDR	((UINT16P)(SCP_UART1_BASE+0xAC))
#define SCP_UART_RX_SEL_ADDR	((UINT16P)(SCP_UART1_BASE+0xB0))
#define SCP_SLEEP_REQ_ADDR	((UINT16P)(SCP_UART1_BASE+0xB4))
#define SCP_SLEEP_ACK_ADDR	((UINT16P)(SCP_UART1_BASE+0xB8))
#define SCP_SPM_SEL	((UINT16P)(SCP_UART1_BASE+0xBC))

// APB Module scp_spi0
#define SCP_SPI0_BASE (0x109CF000)
#define SCP_SPI0_SPI_CFG0	((UINT32P)(SCP_SPI0_BASE+0x000))
#define SCP_SPI0_SPI_CFG1	((UINT32P)(SCP_SPI0_BASE+0x004))
#define SCP_SPI0_SPI_TX_SRC	((UINT32P)(SCP_SPI0_BASE+0x008))
#define SCP_SPI0_SPI_RX_DST	((UINT32P)(SCP_SPI0_BASE+0x00c))
#define SCP_SPI0_SPI_TX_DATA	((UINT32P)(SCP_SPI0_BASE+0x010))
#define SCP_SPI0_SPI_RX_DATA	((UINT32P)(SCP_SPI0_BASE+0x014))
#define SCP_SPI0_SPI_CMD	((UINT32P)(SCP_SPI0_BASE+0x018))
#define SCP_SPI0_SPI_IRQ	((UINT32P)(SCP_SPI0_BASE+0x01c))
#define SCP_SPI0_SPI_STATUS	((UINT32P)(SCP_SPI0_BASE+0x020))
#define SCP_SPI0_SPI_PAD_MACRO_SELECT	((UINT32P)(SCP_SPI0_BASE+0x024))
#define SCP_SPI0_SPI_CFG2	((UINT32P)(SCP_SPI0_BASE+0x028))

// APB Module scp_spi1
#define SCP_SPI1_BASE (0x109D0000)
#define SCP_SPI1_SPI_CFG0	((UINT32P)(SCP_SPI1_BASE+0x000))
#define SCP_SPI1_SPI_CFG1	((UINT32P)(SCP_SPI1_BASE+0x004))
#define SCP_SPI1_SPI_TX_SRC	((UINT32P)(SCP_SPI1_BASE+0x008))
#define SCP_SPI1_SPI_RX_DST	((UINT32P)(SCP_SPI1_BASE+0x00c))
#define SCP_SPI1_SPI_TX_DATA	((UINT32P)(SCP_SPI1_BASE+0x010))
#define SCP_SPI1_SPI_RX_DATA	((UINT32P)(SCP_SPI1_BASE+0x014))
#define SCP_SPI1_SPI_CMD	((UINT32P)(SCP_SPI1_BASE+0x018))
#define SCP_SPI1_SPI_IRQ	((UINT32P)(SCP_SPI1_BASE+0x01c))
#define SCP_SPI1_SPI_STATUS	((UINT32P)(SCP_SPI1_BASE+0x020))
#define SCP_SPI1_SPI_PAD_MACRO_SELECT	((UINT32P)(SCP_SPI1_BASE+0x024))
#define SCP_SPI1_SPI_CFG2	((UINT32P)(SCP_SPI1_BASE+0x028))

// APB Module scp_spi2
#define SCP_SPI2_BASE (0x109D1000)
#define SCP_SPI2_SPI_CFG0	((UINT32P)(SCP_SPI2_BASE+0x000))
#define SCP_SPI2_SPI_CFG1	((UINT32P)(SCP_SPI2_BASE+0x004))
#define SCP_SPI2_SPI_TX_SRC	((UINT32P)(SCP_SPI2_BASE+0x008))
#define SCP_SPI2_SPI_RX_DST	((UINT32P)(SCP_SPI2_BASE+0x00c))
#define SCP_SPI2_SPI_TX_DATA	((UINT32P)(SCP_SPI2_BASE+0x010))
#define SCP_SPI2_SPI_RX_DATA	((UINT32P)(SCP_SPI2_BASE+0x014))
#define SCP_SPI2_SPI_CMD	((UINT32P)(SCP_SPI2_BASE+0x018))
#define SCP_SPI2_SPI_IRQ	((UINT32P)(SCP_SPI2_BASE+0x01c))
#define SCP_SPI2_SPI_STATUS	((UINT32P)(SCP_SPI2_BASE+0x020))
#define SCP_SPI2_SPI_PAD_MACRO_SELECT	((UINT32P)(SCP_SPI2_BASE+0x024))
#define SCP_SPI2_SPI_CFG2	((UINT32P)(SCP_SPI2_BASE+0x028))

// APB Module scp_intc_dual
#define SCP_IRQ_DUAL_CTRL_BASE (0x109D2000)
#define SCP_IRQ_DUAL_CTRL_STA	((UINT32P)(SCP_IRQ_DUAL_CTRL_BASE+0x000))
#define SCP_IRQ_DUAL_CTRL_EN	((UINT32P)(SCP_IRQ_DUAL_CTRL_BASE+0x004))
#define SCP_IRQ_DUAL_CTRL_AG_EN	((UINT32P)(SCP_IRQ_DUAL_CTRL_BASE+0x008))
#define SCP_IRQ_DUAL_CTRL_SLP_EN	((UINT32P)(SCP_IRQ_DUAL_CTRL_BASE+0x00C))
#define SCP_IRQ_DUAL_CTRL_NMI	((UINT32P)(SCP_IRQ_DUAL_CTRL_BASE+0x010))
#define SCP_IRQ_DUAL_SPM_WAKE	((UINT32P)(SCP_IRQ_DUAL_CTRL_BASE+0x018))
#define SCP_IRQ_DUAL_UART_RX_EN	((UINT32P)(SCP_IRQ_DUAL_CTRL_BASE+0x01C))
#define SCP_IRQ_DUAL_FAKE	((UINT32P)(SCP_IRQ_DUAL_CTRL_BASE+0x020))
#define SCP_IRQ_DUAL_DBG	((UINT32P)(SCP_IRQ_DUAL_CTRL_BASE+0x024))
#define SCP_IRQ_DUAL_POL	((UINT32P)(SCP_IRQ_DUAL_CTRL_BASE+0x028))
#define SCP_IRQ_DUAL_MD2SCP_EN	((UINT32P)(SCP_IRQ_DUAL_CTRL_BASE+0x02C))
#define SCP_IRQ_DUAL_SCP2MD	((UINT32P)(SCP_IRQ_DUAL_CTRL_BASE+0x030))

// APB Module scp_timer_dual
#define SCP_TIMER_DUAL_BASE (0x109D3000)
#define SCP_TIMER_DUAL0_EN	((UINT32P)(SCP_TIMER_DUAL_BASE+0x000))
#define SCP_TIMER_DUAL0_RESET_VAL	((UINT32P)(SCP_TIMER_DUAL_BASE+0x004))
#define SCP_TIMER_DUAL0_CUR_VAL	((UINT32P)(SCP_TIMER_DUAL_BASE+0x008))
#define SCP_TIMER_DUAL0_IRQ_ACK	((UINT32P)(SCP_TIMER_DUAL_BASE+0x00C))
#define SCP_TIMER_DUAL1_EN	((UINT32P)(SCP_TIMER_DUAL_BASE+0x010))
#define SCP_TIMER_DUAL1_RESET_VAL	((UINT32P)(SCP_TIMER_DUAL_BASE+0x014))
#define SCP_TIMER_DUAL1_CUR_VAL	((UINT32P)(SCP_TIMER_DUAL_BASE+0x018))
#define SCP_TIMER_DUAL1_IRQ_ACK	((UINT32P)(SCP_TIMER_DUAL_BASE+0x01C))
#define SCP_TIMER_DUAL2_EN	((UINT32P)(SCP_TIMER_DUAL_BASE+0x020))
#define SCP_TIMER_DUAL2_RESET_VAL	((UINT32P)(SCP_TIMER_DUAL_BASE+0x024))
#define SCP_TIMER_DUAL2_CUR_VAL	((UINT32P)(SCP_TIMER_DUAL_BASE+0x028))
#define SCP_TIMER_DUAL2_IRQ_ACK	((UINT32P)(SCP_TIMER_DUAL_BASE+0x02C))
#define SCP_TIMER_DUAL3_EN	((UINT32P)(SCP_TIMER_DUAL_BASE+0x030))
#define SCP_TIMER_DUAL3_RESET_VAL	((UINT32P)(SCP_TIMER_DUAL_BASE+0x034))
#define SCP_TIMER_DUAL3_CUR_VAL	((UINT32P)(SCP_TIMER_DUAL_BASE+0x038))
#define SCP_TIMER_DUAL3_IRQ_ACK	((UINT32P)(SCP_TIMER_DUAL_BASE+0x03C))
#define SCP_TIMER_DUAL4_EN	((UINT32P)(SCP_TIMER_DUAL_BASE+0x040))
#define SCP_TIMER_DUAL4_RESET_VAL	((UINT32P)(SCP_TIMER_DUAL_BASE+0x044))
#define SCP_TIMER_DUAL4_CUR_VAL	((UINT32P)(SCP_TIMER_DUAL_BASE+0x048))
#define SCP_TIMER_DUAL4_IRQ_ACK	((UINT32P)(SCP_TIMER_DUAL_BASE+0x04C))
#define SCP_TIMER_DUAL5_EN	((UINT32P)(SCP_TIMER_DUAL_BASE+0x050))
#define SCP_TIMER_DUAL5_RESET_VAL	((UINT32P)(SCP_TIMER_DUAL_BASE+0x054))
#define SCP_TIMER_DUAL5_CUR_VAL	((UINT32P)(SCP_TIMER_DUAL_BASE+0x058))
#define SCP_TIMER_DUAL5_IRQ_ACK	((UINT32P)(SCP_TIMER_DUAL_BASE+0x05C))
#define SCP_TIMER_DUAL_CLK_SEL	((UINT32P)(SCP_TIMER_DUAL_BASE+0x060))

// APB Module scp_slp_ctrl
#define SCP_SLP_CTRL_BASE (0x109D4000)
#define SCP_SLP_CTRL_CLK_SEL	((UINT32P)(SCP_SLP_CTRL_BASE+0x000))
#define SCP_SLP_CTRL_CLK_EN	((UINT32P)(SCP_SLP_CTRL_BASE+0x004))
#define SCP_SLP_CTRL_CLK_SAFE_ACK	((UINT32P)(SCP_SLP_CTRL_BASE+0x008))
#define SCP_SLP_CTRL_CLK_ACK	((UINT32P)(SCP_SLP_CTRL_BASE+0x00C))
#define SCP_SLP_CTRL_CLK_IRQ_ACK	((UINT32P)(SCP_SLP_CTRL_BASE+0x010))
#define SCP_SLP_CTRL_SYS_CLK_VAL	((UINT32P)(SCP_SLP_CTRL_BASE+0x014))
#define SCP_SLP_CTRL_HIGH_CLK_VAL	((UINT32P)(SCP_SLP_CTRL_BASE+0x018))
#define SCP_SLP_CTRL_SLP_EN	((UINT32P)(SCP_SLP_CTRL_BASE+0x020))
#define SCP_SLP_CTRL_DIV_SEL	((UINT32P)(SCP_SLP_CTRL_BASE+0x024))
#define SCP_SLP_CTRL_SLP_DEBUG	((UINT32P)(SCP_SLP_CTRL_BASE+0x028))
#define SCP_SLP_CTRL_SRAM_PDN	((UINT32P)(SCP_SLP_CTRL_BASE+0x02C))
#define SCP_SLP_CTRL_CG_CTRL	((UINT32P)(SCP_SLP_CTRL_BASE+0x030))
#define SCP_SLP_CTRL_PMIC_SLEEP	((UINT32P)(SCP_SLP_CTRL_BASE+0x034))
#define SCP_SLP_CTRL_SLP_SOFTWAKE	((UINT32P)(SCP_SLP_CTRL_BASE+0x038))
#define SCP_SLP_CTRL_BUS_DCM	((UINT32P)(SCP_SLP_CTRL_BASE+0x03C))
#define SCP_SLP_CTRL_VREQ_CTRL	((UINT32P)(SCP_SLP_CTRL_BASE+0x054))

// APB Module scp_dma_dual
#define SCP_DMA_DUAL_BASE (0x109D5000)
#define SCP_DAM_DUAL_GLBSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x0000))
#define SCP_DAM_DUAL_GLBSTA2	((UINT32P)(SCP_DMA_DUAL_BASE+0x0004))
#define SCP_DAM_DUAL_GLBLIMITER	((UINT32P)(SCP_DMA_DUAL_BASE+0x0028))
#define SCP_DAM_DUAL1_SRC	((UINT32P)(SCP_DMA_DUAL_BASE+0x0100))
#define SCP_DAM_DUAL1_DST	((UINT32P)(SCP_DMA_DUAL_BASE+0x0104))
#define SCP_DAM_DUAL1_WPPT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0108))
#define SCP_DAM_DUAL1_WPTO	((UINT32P)(SCP_DMA_DUAL_BASE+0x010c))
#define SCP_DAM_DUAL1_COUNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0110))
#define SCP_DAM_DUAL1_CON	((UINT32P)(SCP_DMA_DUAL_BASE+0x0114))
#define SCP_DAM_DUAL1_START	((UINT32P)(SCP_DMA_DUAL_BASE+0x0118))
#define SCP_DAM_DUAL1_INTSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x011c))
#define SCP_DAM_DUAL1_ACKINT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0120))
#define SCP_DAM_DUAL1_RLCT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0124))
#define SCP_DAM_DUAL1_LIMITER	((UINT32P)(SCP_DMA_DUAL_BASE+0x0128))
#define SCP_DAM_DUAL2_WPPT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0208))
#define SCP_DAM_DUAL2_WPTO	((UINT32P)(SCP_DMA_DUAL_BASE+0x020c))
#define SCP_DAM_DUAL2_COUNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0210))
#define SCP_DAM_DUAL2_CON	((UINT32P)(SCP_DMA_DUAL_BASE+0x0214))
#define SCP_DAM_DUAL2_START	((UINT32P)(SCP_DMA_DUAL_BASE+0x0218))
#define SCP_DAM_DUAL2_INTSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x021c))
#define SCP_DAM_DUAL2_ACKINT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0220))
#define SCP_DAM_DUAL2_RLCT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0224))
#define SCP_DAM_DUAL2_LIMITER	((UINT32P)(SCP_DMA_DUAL_BASE+0x0228))
#define SCP_DAM_DUAL2_PGMADDR	((UINT32P)(SCP_DMA_DUAL_BASE+0x022c))
#define SCP_DAM_DUAL3_WPPT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0308))
#define SCP_DAM_DUAL3_WPTO	((UINT32P)(SCP_DMA_DUAL_BASE+0x030c))
#define SCP_DAM_DUAL3_COUNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0310))
#define SCP_DAM_DUAL3_CON	((UINT32P)(SCP_DMA_DUAL_BASE+0x0314))
#define SCP_DAM_DUAL3_START	((UINT32P)(SCP_DMA_DUAL_BASE+0x0318))
#define SCP_DAM_DUAL3_INTSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x031c))
#define SCP_DAM_DUAL3_ACKINT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0320))
#define SCP_DAM_DUAL3_RLCT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0324))
#define SCP_DAM_DUAL3_LIMITER	((UINT32P)(SCP_DMA_DUAL_BASE+0x0328))
#define SCP_DAM_DUAL3_PGMADDR	((UINT32P)(SCP_DMA_DUAL_BASE+0x032c))
#define SCP_DAM_DUAL4_WPPT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0408))
#define SCP_DAM_DUAL4_WPTO	((UINT32P)(SCP_DMA_DUAL_BASE+0x040c))
#define SCP_DAM_DUAL4_COUNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0410))
#define SCP_DAM_DUAL4_CON	((UINT32P)(SCP_DMA_DUAL_BASE+0x0414))
#define SCP_DAM_DUAL4_START	((UINT32P)(SCP_DMA_DUAL_BASE+0x0418))
#define SCP_DAM_DUAL4_INTSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x041c))
#define SCP_DAM_DUAL4_ACKINT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0420))
#define SCP_DAM_DUAL4_RLCT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0424))
#define SCP_DAM_DUAL4_LIMITER	((UINT32P)(SCP_DMA_DUAL_BASE+0x0428))
#define SCP_DAM_DUAL4_PGMADDR	((UINT32P)(SCP_DMA_DUAL_BASE+0x042c))
#define SCP_DAM_DUAL5_WPPT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0508))
#define SCP_DAM_DUAL5_WPTO	((UINT32P)(SCP_DMA_DUAL_BASE+0x050c))
#define SCP_DAM_DUAL5_COUNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0510))
#define SCP_DAM_DUAL5_CON	((UINT32P)(SCP_DMA_DUAL_BASE+0x0514))
#define SCP_DAM_DUAL5_START	((UINT32P)(SCP_DMA_DUAL_BASE+0x0518))
#define SCP_DAM_DUAL5_INTSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x051c))
#define SCP_DAM_DUAL5_ACKINT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0520))
#define SCP_DAM_DUAL5_RLCT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0524))
#define SCP_DAM_DUAL5_LIMITER	((UINT32P)(SCP_DMA_DUAL_BASE+0x0528))
#define SCP_DAM_DUAL5_PGMADDR	((UINT32P)(SCP_DMA_DUAL_BASE+0x052c))
#define SCP_DAM_DUAL6_WPPT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0608))
#define SCP_DAM_DUAL6_WPTO	((UINT32P)(SCP_DMA_DUAL_BASE+0x060c))
#define SCP_DAM_DUAL6_COUNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0610))
#define SCP_DAM_DUAL6_CON	((UINT32P)(SCP_DMA_DUAL_BASE+0x0614))
#define SCP_DAM_DUAL6_START	((UINT32P)(SCP_DMA_DUAL_BASE+0x0618))
#define SCP_DAM_DUAL6_INTSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x061c))
#define SCP_DAM_DUAL6_ACKINT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0620))
#define SCP_DAM_DUAL6_RLCT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0624))
#define SCP_DAM_DUAL6_LIMITER	((UINT32P)(SCP_DMA_DUAL_BASE+0x0628))
#define SCP_DAM_DUAL6_PGMADDR	((UINT32P)(SCP_DMA_DUAL_BASE+0x062c))
#define SCP_DAM_DUAL7_WPPT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0708))
#define SCP_DAM_DUAL7_WPTO	((UINT32P)(SCP_DMA_DUAL_BASE+0x070c))
#define SCP_DAM_DUAL7_COUNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0710))
#define SCP_DAM_DUAL7_CON	((UINT32P)(SCP_DMA_DUAL_BASE+0x0714))
#define SCP_DAM_DUAL7_START	((UINT32P)(SCP_DMA_DUAL_BASE+0x0718))
#define SCP_DAM_DUAL7_INTSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x071c))
#define SCP_DAM_DUAL7_ACKINT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0720))
#define SCP_DAM_DUAL7_RLCT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0724))
#define SCP_DAM_DUAL7_LIMITER	((UINT32P)(SCP_DMA_DUAL_BASE+0x0728))
#define SCP_DAM_DUAL7_PGMADDR	((UINT32P)(SCP_DMA_DUAL_BASE+0x072c))
#define SCP_DAM_DUAL8_WPPT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0808))
#define SCP_DAM_DUAL8_WPTO	((UINT32P)(SCP_DMA_DUAL_BASE+0x080c))
#define SCP_DAM_DUAL8_COUNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0810))
#define SCP_DAM_DUAL8_CON	((UINT32P)(SCP_DMA_DUAL_BASE+0x0814))
#define SCP_DAM_DUAL8_START	((UINT32P)(SCP_DMA_DUAL_BASE+0x0818))
#define SCP_DAM_DUAL8_INTSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x081c))
#define SCP_DAM_DUAL8_ACKINT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0820))
#define SCP_DAM_DUAL8_RLCT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0824))
#define SCP_DAM_DUAL8_LIMITER	((UINT32P)(SCP_DMA_DUAL_BASE+0x0828))
#define SCP_DAM_DUAL8_PGMADDR	((UINT32P)(SCP_DMA_DUAL_BASE+0x082c))
#define SCP_DAM_DUAL9_COUNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0910))
#define SCP_DAM_DUAL9_CON	((UINT32P)(SCP_DMA_DUAL_BASE+0x0914))
#define SCP_DAM_DUAL9_START	((UINT32P)(SCP_DMA_DUAL_BASE+0x0918))
#define SCP_DAM_DUAL9_INTSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x091c))
#define SCP_DAM_DUAL9_ACKINT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0920))
#define SCP_DAM_DUAL9_LIMITER	((UINT32P)(SCP_DMA_DUAL_BASE+0x0928))
#define SCP_DAM_DUAL9_PGMADDR	((UINT32P)(SCP_DMA_DUAL_BASE+0x092c))
#define SCP_DAM_DUAL9_WRPTR	((UINT32P)(SCP_DMA_DUAL_BASE+0x0930))
#define SCP_DAM_DUAL9_RDPTR	((UINT32P)(SCP_DMA_DUAL_BASE+0x0934))
#define SCP_DAM_DUAL9_FFCNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0938))
#define SCP_DAM_DUAL9_FFSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x093c))
#define SCP_DAM_DUAL9_ALTLEN	((UINT32P)(SCP_DMA_DUAL_BASE+0x0940))
#define SCP_DAM_DUAL9_FFSIZE	((UINT32P)(SCP_DMA_DUAL_BASE+0x0944))
#define SCP_DAM_DUAL10_COUNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0a10))
#define SCP_DAM_DUAL10_CON	((UINT32P)(SCP_DMA_DUAL_BASE+0x0a14))
#define SCP_DAM_DUAL10_START	((UINT32P)(SCP_DMA_DUAL_BASE+0x0a18))
#define SCP_DAM_DUAL10_INTSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x0a1c))
#define SCP_DAM_DUAL10_ACKINT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0a20))
#define SCP_DAM_DUAL10_LIMITER	((UINT32P)(SCP_DMA_DUAL_BASE+0x0a28))
#define SCP_DAM_DUAL10_PGMADDR	((UINT32P)(SCP_DMA_DUAL_BASE+0x0a2c))
#define SCP_DAM_DUAL10_WRPTR	((UINT32P)(SCP_DMA_DUAL_BASE+0x0a30))
#define SCP_DAM_DUAL10_RDPTR	((UINT32P)(SCP_DMA_DUAL_BASE+0x0a34))
#define SCP_DAM_DUAL10_FFCNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0a38))
#define SCP_DAM_DUAL10_FFSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x0a3c))
#define SCP_DAM_DUAL10_ALTLEN	((UINT32P)(SCP_DMA_DUAL_BASE+0x0a40))
#define SCP_DAM_DUAL10_FFSIZE	((UINT32P)(SCP_DMA_DUAL_BASE+0x0a44))
#define SCP_DAM_DUAL11_COUNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0b10))
#define SCP_DAM_DUAL11_CON	((UINT32P)(SCP_DMA_DUAL_BASE+0x0b14))
#define SCP_DAM_DUAL11_START	((UINT32P)(SCP_DMA_DUAL_BASE+0x0b18))
#define SCP_DAM_DUAL11_INTSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x0b1c))
#define SCP_DAM_DUAL11_ACKINT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0b20))
#define SCP_DAM_DUAL11_LIMITER	((UINT32P)(SCP_DMA_DUAL_BASE+0x0b28))
#define SCP_DAM_DUAL11_PGMADDR	((UINT32P)(SCP_DMA_DUAL_BASE+0x0b2c))
#define SCP_DAM_DUAL11_WRPTR	((UINT32P)(SCP_DMA_DUAL_BASE+0x0b30))
#define SCP_DAM_DUAL11_RDPTR	((UINT32P)(SCP_DMA_DUAL_BASE+0x0b34))
#define SCP_DAM_DUAL11_FFCNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0b38))
#define SCP_DAM_DUAL11_FFSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x0b3c))
#define SCP_DAM_DUAL11_ALTLEN	((UINT32P)(SCP_DMA_DUAL_BASE+0x0b40))
#define SCP_DAM_DUAL11_FFSIZE	((UINT32P)(SCP_DMA_DUAL_BASE+0x0b44))
#define SCP_DAM_DUAL12_COUNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0c10))
#define SCP_DAM_DUAL12_CON	((UINT32P)(SCP_DMA_DUAL_BASE+0x0c14))
#define SCP_DAM_DUAL12_START	((UINT32P)(SCP_DMA_DUAL_BASE+0x0c18))
#define SCP_DAM_DUAL12_INTSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x0c1c))
#define SCP_DAM_DUAL12_ACKINT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0c20))
#define SCP_DAM_DUAL12_LIMITER	((UINT32P)(SCP_DMA_DUAL_BASE+0x0c28))
#define SCP_DAM_DUAL12_PGMADDR	((UINT32P)(SCP_DMA_DUAL_BASE+0x0c2c))
#define SCP_DAM_DUAL12_WRPTR	((UINT32P)(SCP_DMA_DUAL_BASE+0x0c30))
#define SCP_DAM_DUAL12_RDPTR	((UINT32P)(SCP_DMA_DUAL_BASE+0x0c34))
#define SCP_DAM_DUAL12_FFCNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0c38))
#define SCP_DAM_DUAL12_FFSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x0c3c))
#define SCP_DAM_DUAL12_ALTLEN	((UINT32P)(SCP_DMA_DUAL_BASE+0x0c40))
#define SCP_DAM_DUAL12_FFSIZE	((UINT32P)(SCP_DMA_DUAL_BASE+0x0c44))
#define SCP_DAM_DUAL13_COUNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0d10))
#define SCP_DAM_DUAL13_CON	((UINT32P)(SCP_DMA_DUAL_BASE+0x0d14))
#define SCP_DAM_DUAL13_START	((UINT32P)(SCP_DMA_DUAL_BASE+0x0d18))
#define SCP_DAM_DUAL13_INTSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x0d1c))
#define SCP_DAM_DUAL13_ACKINT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0d20))
#define SCP_DAM_DUAL13_LIMITER	((UINT32P)(SCP_DMA_DUAL_BASE+0x0d28))
#define SCP_DAM_DUAL13_PGMADDR	((UINT32P)(SCP_DMA_DUAL_BASE+0x0d2c))
#define SCP_DAM_DUAL13_WRPTR	((UINT32P)(SCP_DMA_DUAL_BASE+0x0d30))
#define SCP_DAM_DUAL13_RDPTR	((UINT32P)(SCP_DMA_DUAL_BASE+0x0d34))
#define SCP_DAM_DUAL13_FFCNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0d38))
#define SCP_DAM_DUAL13_FFSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x0d3c))
#define SCP_DAM_DUAL13_ALTLEN	((UINT32P)(SCP_DMA_DUAL_BASE+0x0d40))
#define SCP_DAM_DUAL13_FFSIZE	((UINT32P)(SCP_DMA_DUAL_BASE+0x0d44))
#define SCP_DAM_DUAL14_COUNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0e10))
#define SCP_DAM_DUAL14_CON	((UINT32P)(SCP_DMA_DUAL_BASE+0x0e14))
#define SCP_DAM_DUAL14_START	((UINT32P)(SCP_DMA_DUAL_BASE+0x0e18))
#define SCP_DAM_DUAL14_INTSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x0e1c))
#define SCP_DAM_DUAL14_ACKINT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0e20))
#define SCP_DAM_DUAL14_LIMITER	((UINT32P)(SCP_DMA_DUAL_BASE+0x0e28))
#define SCP_DAM_DUAL14_PGMADDR	((UINT32P)(SCP_DMA_DUAL_BASE+0x0e2c))
#define SCP_DAM_DUAL14_WRPTR	((UINT32P)(SCP_DMA_DUAL_BASE+0x0e30))
#define SCP_DAM_DUAL14_RDPTR	((UINT32P)(SCP_DMA_DUAL_BASE+0x0e34))
#define SCP_DAM_DUAL14_FFCNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0e38))
#define SCP_DAM_DUAL14_FFSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x0e3c))
#define SCP_DAM_DUAL14_ALTLEN	((UINT32P)(SCP_DMA_DUAL_BASE+0x0e40))
#define SCP_DAM_DUAL14_FFSIZE	((UINT32P)(SCP_DMA_DUAL_BASE+0x0e44))
#define SCP_DAM_DUAL15_COUNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0f10))
#define SCP_DAM_DUAL15_CON	((UINT32P)(SCP_DMA_DUAL_BASE+0x0f14))
#define SCP_DAM_DUAL15_START	((UINT32P)(SCP_DMA_DUAL_BASE+0x0f18))
#define SCP_DAM_DUAL15_INTSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x0f1c))
#define SCP_DAM_DUAL15_ACKINT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0f20))
#define SCP_DAM_DUAL15_LIMITER	((UINT32P)(SCP_DMA_DUAL_BASE+0x0f28))
#define SCP_DAM_DUAL15_PGMADDR	((UINT32P)(SCP_DMA_DUAL_BASE+0x0f2c))
#define SCP_DAM_DUAL15_WRPTR	((UINT32P)(SCP_DMA_DUAL_BASE+0x0f30))
#define SCP_DAM_DUAL15_RDPTR	((UINT32P)(SCP_DMA_DUAL_BASE+0x0f34))
#define SCP_DAM_DUAL15_FFCNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x0f38))
#define SCP_DAM_DUAL15_FFSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x0f3c))
#define SCP_DAM_DUAL15_ALTLEN	((UINT32P)(SCP_DMA_DUAL_BASE+0x0f40))
#define SCP_DAM_DUAL15_FFSIZE	((UINT32P)(SCP_DMA_DUAL_BASE+0x0f44))
#define SCP_DAM_DUAL16_COUNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x1010))
#define SCP_DAM_DUAL16_CON	((UINT32P)(SCP_DMA_DUAL_BASE+0x1014))
#define SCP_DAM_DUAL16_START	((UINT32P)(SCP_DMA_DUAL_BASE+0x1018))
#define SCP_DAM_DUAL16_INTSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x101c))
#define SCP_DAM_DUAL16_ACKINT	((UINT32P)(SCP_DMA_DUAL_BASE+0x1020))
#define SCP_DAM_DUAL16_LIMITER	((UINT32P)(SCP_DMA_DUAL_BASE+0x1028))
#define SCP_DAM_DUAL16_PGMADDR	((UINT32P)(SCP_DMA_DUAL_BASE+0x102c))
#define SCP_DAM_DUAL16_WRPTR	((UINT32P)(SCP_DMA_DUAL_BASE+0x1030))
#define SCP_DAM_DUAL16_RDPTR	((UINT32P)(SCP_DMA_DUAL_BASE+0x1034))
#define SCP_DAM_DUAL16_FFCNT	((UINT32P)(SCP_DMA_DUAL_BASE+0x1038))
#define SCP_DAM_DUAL16_FFSTA	((UINT32P)(SCP_DMA_DUAL_BASE+0x103c))
#define SCP_DAM_DUAL16_ALTLEN	((UINT32P)(SCP_DMA_DUAL_BASE+0x1040))
#define SCP_DAM_DUAL16_FFSIZE	((UINT32P)(SCP_DMA_DUAL_BASE+0x1044))

// APB Module ca7
#define GIC_BASE (0x0C000000)

// APB Module mcsi_b
#define MCSIB_BASE (0x0C500000)

// APB Module mcsi_top_dfp_apb
#define MCSI_TOP_DFP_BASE (0x0c50f000)
#define MCSI_TOP_DFP_9_ID	((UINT32P)(MCSI_TOP_DFP_BASE+0x0))
#define MCSI_TOP_DFP_9_CTRL	((UINT32P)(MCSI_TOP_DFP_BASE+0x4))
#define MCSI_TOP_DFP_9_SOFEOF_CTRL	((UINT32P)(MCSI_TOP_DFP_BASE+0x8))
#define MCSI_TOP_DFP_9_IRQ_STATE	((UINT32P)(MCSI_TOP_DFP_BASE+0xc))
#define MCSI_TOP_DFP_9_EVENT_ACCUM_CTRL	((UINT32P)(MCSI_TOP_DFP_BASE+0x10))
#define MCSI_TOP_DFP_9_EVENT_ACCUM_SWAP	((UINT32P)(MCSI_TOP_DFP_BASE+0x14))
#define MCSI_TOP_DFP_9_MUX	((UINT32P)(MCSI_TOP_DFP_BASE+0x18))
#define MCSI_TOP_DFP_9_SLIDE_WINDOW	((UINT32P)(MCSI_TOP_DFP_BASE+0x1c))
#define MCSI_TOP_DFP_9_OC_CNT_REG	((UINT32P)(MCSI_TOP_DFP_BASE+0x20))
#define MCSI_TOP_DFP_9_DFTOC_TH_0	((UINT32P)(MCSI_TOP_DFP_BASE+0x24))
#define MCSI_TOP_DFP_9_DFTOC_TH_1	((UINT32P)(MCSI_TOP_DFP_BASE+0x28))
#define MCSI_TOP_DFP_9_DFTOC_TH_2	((UINT32P)(MCSI_TOP_DFP_BASE+0x2c))
#define MCSI_TOP_DFP_9_DFTOC_TH_3	((UINT32P)(MCSI_TOP_DFP_BASE+0x30))
#define MCSI_TOP_DFP_9_DFTOC_TH_4	((UINT32P)(MCSI_TOP_DFP_BASE+0x34))
#define MCSI_TOP_DFP_9_DFTOC_TH_5	((UINT32P)(MCSI_TOP_DFP_BASE+0x38))
#define MCSI_TOP_DFP_9_DFTOC_TH_6	((UINT32P)(MCSI_TOP_DFP_BASE+0x3c))
#define MCSI_TOP_DFP_9_DFTOC_TH_7	((UINT32P)(MCSI_TOP_DFP_BASE+0x40))
#define MCSI_TOP_DFP_9_DFSOC_TH	((UINT32P)(MCSI_TOP_DFP_BASE+0x44))
#define MCSI_TOP_DFP_9_PMIC_BOOST_TH	((UINT32P)(MCSI_TOP_DFP_BASE+0x48))
#define MCSI_TOP_DFP_9_PMIC_BOOST_PARA	((UINT32P)(MCSI_TOP_DFP_BASE+0x4c))
#define MCSI_TOP_DFP_9_PM_VALUE	((UINT32P)(MCSI_TOP_DFP_BASE+0x50))
#define MCSI_TOP_DFP_9_LP_CONST_VALUE	((UINT32P)(MCSI_TOP_DFP_BASE+0x54))
#define MCSI_TOP_DFP_9_LEAKAGE	((UINT32P)(MCSI_TOP_DFP_BASE+0x58))
#define MCSI_TOP_DFP_9_SCALING_FACTOR	((UINT32P)(MCSI_TOP_DFP_BASE+0x5c))
#define MCSI_TOP_DFP_9_VOLT_FACTOR	((UINT32P)(MCSI_TOP_DFP_BASE+0x60))
#define MCSI_TOP_DFP_9_PIECE_PWR	((UINT32P)(MCSI_TOP_DFP_BASE+0x64))
#define MCSI_TOP_DFP_9_SLIDE_PWR	((UINT32P)(MCSI_TOP_DFP_BASE+0x68))
#define MCSI_TOP_DFP_9_OC_SIGNAL	((UINT32P)(MCSI_TOP_DFP_BASE+0x6c))
#define MCSI_TOP_DFP_9_PM_PERIOD	((UINT32P)(MCSI_TOP_DFP_BASE+0x70))
#define MCSI_TOP_DFP_9_LINEAR_A0	((UINT32P)(MCSI_TOP_DFP_BASE+0x74))
#define MCSI_TOP_DFP_9_COUNTER_EN_0	((UINT32P)(MCSI_TOP_DFP_BASE+0x78))
#define MCSI_TOP_DFP_9_WEIGHT_0	((UINT32P)(MCSI_TOP_DFP_BASE+0x7c))
#define MCSI_TOP_DFP_9_WEIGHT_1	((UINT32P)(MCSI_TOP_DFP_BASE+0x80))
#define MCSI_TOP_DFP_9_WEIGHT_2	((UINT32P)(MCSI_TOP_DFP_BASE+0x84))
#define MCSI_TOP_DFP_9_WEIGHT_3	((UINT32P)(MCSI_TOP_DFP_BASE+0x88))
#define MCSI_TOP_DFP_9_WEIGHT_4	((UINT32P)(MCSI_TOP_DFP_BASE+0x8c))
#define MCSI_TOP_DFP_9_WEIGHT_5	((UINT32P)(MCSI_TOP_DFP_BASE+0x90))
#define MCSI_TOP_DFP_9_WEIGHT_6	((UINT32P)(MCSI_TOP_DFP_BASE+0x94))
#define MCSI_TOP_DFP_9_WEIGHT_7	((UINT32P)(MCSI_TOP_DFP_BASE+0x98))
#define MCSI_TOP_DFP_9_WEIGHT_8	((UINT32P)(MCSI_TOP_DFP_BASE+0x9c))
#define MCSI_TOP_DFP_9_EVENT_SUM_0	((UINT32P)(MCSI_TOP_DFP_BASE+0xa0))
#define MCSI_TOP_DFP_9_EVENT_SUM_1	((UINT32P)(MCSI_TOP_DFP_BASE+0xa4))
#define MCSI_TOP_DFP_9_EVENT_SUM_2	((UINT32P)(MCSI_TOP_DFP_BASE+0xa8))
#define MCSI_TOP_DFP_9_EVENT_SUM_3	((UINT32P)(MCSI_TOP_DFP_BASE+0xac))
#define MCSI_TOP_DFP_9_EVENT_SUM_4	((UINT32P)(MCSI_TOP_DFP_BASE+0xb0))
#define MCSI_TOP_DFP_9_EVENT_SUM_5	((UINT32P)(MCSI_TOP_DFP_BASE+0xb4))
#define MCSI_TOP_DFP_9_EVENT_SUM_6	((UINT32P)(MCSI_TOP_DFP_BASE+0xb8))
#define MCSI_TOP_DFP_9_EVENT_SUM_7	((UINT32P)(MCSI_TOP_DFP_BASE+0xbc))
#define MCSI_TOP_DFP_9_EVENT_SUM_8	((UINT32P)(MCSI_TOP_DFP_BASE+0xc0))

// APB Module dbgapb
#define DBGAPB_BASE (0x0D000000)

// APB Module cpucfg0
#define CPUCFG0_BASE (0x10200000)
#define MP0_SCAL_CA7_CACHE_CONFIG	((UINT32P)(CPUCFG0_BASE+0x00))
#define MP0_SCAL_CPU0_MEM_DELSEL0	((UINT32P)(CPUCFG0_BASE+0x04))
#define MP0_SCAL_CPU0_MEM_DELSEL1	((UINT32P)(CPUCFG0_BASE+0x08))
#define MP0_SCAL_CPU1_MEM_DELSEL0	((UINT32P)(CPUCFG0_BASE+0x0C))
#define MP0_SCAL_CPU1_MEM_DELSEL1	((UINT32P)(CPUCFG0_BASE+0x010))
#define MP0_SCAL_CPU2_MEM_DELSEL0	((UINT32P)(CPUCFG0_BASE+0x014))
#define MP0_SCAL_CPU2_MEM_DELSEL1	((UINT32P)(CPUCFG0_BASE+0x018))
#define MP0_SCAL_CPU3_MEM_DELSEL0	((UINT32P)(CPUCFG0_BASE+0x01C))
#define MP0_SCAL_CPU3_MEM_DELSEL1	((UINT32P)(CPUCFG0_BASE+0x020))
#define MP0_SCAL_CACHE_MEM_DELSEL0	((UINT32P)(CPUCFG0_BASE+0x024))
#define MP0_SCAL_CACHE_MEM_DELSEL1	((UINT32P)(CPUCFG0_BASE+0x028))
#define MP0_SCAL_AXI_CONFIG	((UINT32P)(CPUCFG0_BASE+0x02C))
#define MP0_SCAL_MISC_CONFIG0	((UINT32P)(CPUCFG0_BASE+0x030))
#define MP0_SCAL_MISC_CONFIG1	((UINT32P)(CPUCFG0_BASE+0x034))
#define MP0_SCAL_MISC_CONFIG2	((UINT32P)(CPUCFG0_BASE+0x038))
#define MP0_SCAL_MISC_CONFIG3	((UINT32P)(CPUCFG0_BASE+0x03C))
#define MP0_SCAL_MISC_CONFIG4	((UINT32P)(CPUCFG0_BASE+0x040))
#define MP0_SCAL_MISC_CONFIG5	((UINT32P)(CPUCFG0_BASE+0x044))
#define MP0_SCAL_MISC_CONFIG6	((UINT32P)(CPUCFG0_BASE+0x048))
#define MP0_SCAL_MISC_CONFIG7	((UINT32P)(CPUCFG0_BASE+0x04C))
#define MP0_SCAL_MISC_CONFIG8	((UINT32P)(CPUCFG0_BASE+0x050))
#define MP0_SCAL_MISC_CONFIG9	((UINT32P)(CPUCFG0_BASE+0x054))
#define MP0_SCAL_CA7_CFG_DIS	((UINT32P)(CPUCFG0_BASE+0x058))
#define MP0_SCAL_CA7_CLKEN_CTRL	((UINT32P)(CPUCFG0_BASE+0x05C))
#define MP0_SCAL_CA7_RST_CTRL	((UINT32P)(CPUCFG0_BASE+0x060))
#define MP0_SCAL_CA7_MISC_CONFIG	((UINT32P)(CPUCFG0_BASE+0x064))
#define MP0_SCAL_DBG_PWR_CTRL	((UINT32P)(CPUCFG0_BASE+0x068))
#define MP0_SCAL_RW_RSVD0	((UINT32P)(CPUCFG0_BASE+0x06C))
#define MP0_SCAL_RW_RSVD1	((UINT32P)(CPUCFG0_BASE+0x070))
#define MP0_SCAL_RO_RSVD	((UINT32P)(CPUCFG0_BASE+0x074))
#define MP0_SCAL_CACHE_MEM_DELSEL2	((UINT32P)(CPUCFG0_BASE+0x078))
#define MP0_SCAL_L2_CACHE_PARITY1	((UINT32P)(CPUCFG0_BASE+0x07C))
#define MP0_SCAL_L2_CACHE_PARITY2	((UINT32P)(CPUCFG0_BASE+0x080))
#define MP0_SCAL_DFD_CTRL	((UINT32P)(CPUCFG0_BASE+0x100))
#define MP0_SCAL_MP0_DBG_CTRL	((UINT32P)(CPUCFG0_BASE+0x104))
#define MP0_SCAL_SYNC_DCM_CONFIG	((UINT32P)(CPUCFG0_BASE+0x108))
#define MP0_SCAL_MP0_PLL_DIVIDER_CFG	((UINT32P)(CPUCFG0_BASE+0x10C))
#define MP0_SCAL_ARMPLL_DIV_CFG	((UINT32P)(CPUCFG0_BASE+0x110))
#define MP0_SCAL_CCI_ADB400_DCM_CONFIG	((UINT32P)(CPUCFG0_BASE+0x114))
#define MP0_SCAL_BUS_FABRIC_DCM_CTRL	((UINT32P)(CPUCFG0_BASE+0x118))
#define MP0_SCAL_SYNC_DCM_CLUSTER_CONFIG	((UINT32P)(CPUCFG0_BASE+0x11C))
#define MP0_SCAL_MBIST_CONFIG	((UINT32P)(CPUCFG0_BASE+0x120))
#define MP0_SCAL_PTPOD2_CTRL0	((UINT32P)(CPUCFG0_BASE+0x124))
#define MP0_SCAL_PTPOD2_CTRL1	((UINT32P)(CPUCFG0_BASE+0x128))
#define MP0_SCAL_DBG_ROM_CONFIG	((UINT32P)(CPUCFG0_BASE+0x12C))
#define MP0_SCAL_L2C_ASYNC_FIFO_CONFIG	((UINT32P)(CPUCFG0_BASE+0x130))
#define MP0_SCAL_MBISTA_OCP_CON	((UINT32P)(CPUCFG0_BASE+0x134))
#define MP0_SCAL_MBISTA_OCP_RESULT	((UINT32P)(CPUCFG0_BASE+0x138))
#define MP0_SCAL_GEN_TIMER_RESET_MASK_SECUR_EN	((UINT32P)(CPUCFG0_BASE+0x13C))
#define MP0_SCAL_GEN_TIMER_RESET_MASK_0	((UINT32P)(CPUCFG0_BASE+0x140))
#define MP0_SCAL_GEN_TIMER_RESET_MASK_1	((UINT32P)(CPUCFG0_BASE+0x144))
#define MP0_SCAL_GEN_TIMER_RESET_MASK_2	((UINT32P)(CPUCFG0_BASE+0x148))
#define MP0_SCAL_GEN_TIMER_RESET_MASK_3	((UINT32P)(CPUCFG0_BASE+0x14C))
#define MP0_SCAL_RST_STATUS	((UINT32P)(CPUCFG0_BASE+0x150))
#define MP0_SCAL_DBG_FLAG	((UINT32P)(CPUCFG0_BASE+0x154))
#define MP0_SCAL_CA7_IR_MON	((UINT32P)(CPUCFG0_BASE+0x158))
#define MP0_SCAL_SPMC_MP0_CTL	((UINT32P)(CPUCFG0_BASE+0x15C))

// APB Module cpucfg1
#define CPUCFG1_BASE (0x10200200)
#define MP1_CA7_CACHE_CONFIG	((UINT32P)(CPUCFG1_BASE+0x00))
#define MP1_CPU0_MEM_DELSEL0	((UINT32P)(CPUCFG1_BASE+0x04))
#define MP1_CPU0_MEM_DELSEL1	((UINT32P)(CPUCFG1_BASE+0x08))
#define MP1_CPU1_MEM_DELSEL0	((UINT32P)(CPUCFG1_BASE+0x0C))
#define MP1_CPU1_MEM_DELSEL1	((UINT32P)(CPUCFG1_BASE+0x010))
#define MP1_CPU2_MEM_DELSEL0	((UINT32P)(CPUCFG1_BASE+0x014))
#define MP1_CPU2_MEM_DELSEL1	((UINT32P)(CPUCFG1_BASE+0x018))
#define MP1_CPU3_MEM_DELSEL0	((UINT32P)(CPUCFG1_BASE+0x01C))
#define MP1_CPU3_MEM_DELSEL1	((UINT32P)(CPUCFG1_BASE+0x020))
#define MP1_CACHE_MEM_DELSEL0	((UINT32P)(CPUCFG1_BASE+0x024))
#define MP1_CACHE_MEM_DELSEL1	((UINT32P)(CPUCFG1_BASE+0x028))
#define MP1_AXI_CONFIG	((UINT32P)(CPUCFG1_BASE+0x02C))
#define MP1_MISC_CONFIG0	((UINT32P)(CPUCFG1_BASE+0x030))
#define MP1_MISC_CONFIG1	((UINT32P)(CPUCFG1_BASE+0x034))
#define MP1_MISC_CONFIG2	((UINT32P)(CPUCFG1_BASE+0x038))
#define MP1_MISC_CONFIG3	((UINT32P)(CPUCFG1_BASE+0x03C))
#define MP1_MISC_CONFIG4	((UINT32P)(CPUCFG1_BASE+0x040))
#define MP1_MISC_CONFIG5	((UINT32P)(CPUCFG1_BASE+0x044))
#define MP1_MISC_CONFIG6	((UINT32P)(CPUCFG1_BASE+0x048))
#define MP1_MISC_CONFIG7	((UINT32P)(CPUCFG1_BASE+0x04C))
#define MP1_MISC_CONFIG8	((UINT32P)(CPUCFG1_BASE+0x050))
#define MP1_MISC_CONFIG9	((UINT32P)(CPUCFG1_BASE+0x054))
#define MP1_CA7_CFG_DIS	((UINT32P)(CPUCFG1_BASE+0x058))
#define MP1_CA7_CLKEN_CTRL	((UINT32P)(CPUCFG1_BASE+0x05C))
#define MP1_CA7_RST_CTRL	((UINT32P)(CPUCFG1_BASE+0x060))
#define MP1_CA7_MISC_CONFIG	((UINT32P)(CPUCFG1_BASE+0x064))
#define MP1_DBG_PWR_CTRL	((UINT32P)(CPUCFG1_BASE+0x068))
#define MP1_RW_RSVD0	((UINT32P)(CPUCFG1_BASE+0x06C))
#define MP1_RW_RSVD1	((UINT32P)(CPUCFG1_BASE+0x070))
#define MP1_RO_RSVD	((UINT32P)(CPUCFG1_BASE+0x074))
#define MP1_CACHE_MEM_DELSEL2	((UINT32P)(CPUCFG1_BASE+0x078))
#define MP1_L2_CACHE_PARITY1	((UINT32P)(CPUCFG1_BASE+0x07C))
#define MP1_L2_CACHE_PARITY2	((UINT32P)(CPUCFG1_BASE+0x080))

// APB Module cpucfg2
#define CPUCFG2_BASE (0x10204000)
#define SCAL_CA7_CACHE_CONFIG	((UINT32P)(CPUCFG2_BASE+0x00))
#define SCAL_CPU0_MEM_DELSEL0	((UINT32P)(CPUCFG2_BASE+0x04))
#define SCAL_CPU0_MEM_DELSEL1	((UINT32P)(CPUCFG2_BASE+0x08))
#define SCAL_CPU1_MEM_DELSEL0	((UINT32P)(CPUCFG2_BASE+0x0C))
#define SCAL_CPU1_MEM_DELSEL1	((UINT32P)(CPUCFG2_BASE+0x010))
#define SCAL_CPU2_MEM_DELSEL0	((UINT32P)(CPUCFG2_BASE+0x014))
#define SCAL_CPU2_MEM_DELSEL1	((UINT32P)(CPUCFG2_BASE+0x018))
#define SCAL_CPU3_MEM_DELSEL0	((UINT32P)(CPUCFG2_BASE+0x01C))
#define SCAL_CPU3_MEM_DELSEL1	((UINT32P)(CPUCFG2_BASE+0x020))
#define SCAL_CACHE_MEM_DELSEL0	((UINT32P)(CPUCFG2_BASE+0x024))
#define SCAL_CACHE_MEM_DELSEL1	((UINT32P)(CPUCFG2_BASE+0x028))
#define SCAL_AXI_CONFIG	((UINT32P)(CPUCFG2_BASE+0x02C))
#define SCAL_MISC_CONFIG0	((UINT32P)(CPUCFG2_BASE+0x030))
#define SCAL_MISC_CONFIG1	((UINT32P)(CPUCFG2_BASE+0x034))
#define SCAL_MISC_CONFIG2	((UINT32P)(CPUCFG2_BASE+0x038))
#define SCAL_MISC_CONFIG3	((UINT32P)(CPUCFG2_BASE+0x03C))
#define SCAL_MISC_CONFIG4	((UINT32P)(CPUCFG2_BASE+0x040))
#define SCAL_MISC_CONFIG5	((UINT32P)(CPUCFG2_BASE+0x044))
#define SCAL_MISC_CONFIG6	((UINT32P)(CPUCFG2_BASE+0x048))
#define SCAL_MISC_CONFIG7	((UINT32P)(CPUCFG2_BASE+0x04C))
#define SCAL_MISC_CONFIG8	((UINT32P)(CPUCFG2_BASE+0x050))
#define SCAL_MISC_CONFIG9	((UINT32P)(CPUCFG2_BASE+0x054))
#define SCAL_CA7_CFG_DIS	((UINT32P)(CPUCFG2_BASE+0x058))
#define SCAL_CA7_CLKEN_CTRL	((UINT32P)(CPUCFG2_BASE+0x05C))
#define SCAL_CA7_RST_CTRL	((UINT32P)(CPUCFG2_BASE+0x060))
#define SCAL_CA7_MISC_CONFIG	((UINT32P)(CPUCFG2_BASE+0x064))
#define SCAL_DBG_PWR_CTRL	((UINT32P)(CPUCFG2_BASE+0x068))
#define SCAL_RW_RSVD0	((UINT32P)(CPUCFG2_BASE+0x06C))
#define SCAL_RW_RSVD1	((UINT32P)(CPUCFG2_BASE+0x070))
#define SCAL_RO_RSVD	((UINT32P)(CPUCFG2_BASE+0x074))
#define SCAL_CACHE_MEM_DELSEL2	((UINT32P)(CPUCFG2_BASE+0x078))
#define SCAL_L2_CACHE_PARITY1	((UINT32P)(CPUCFG2_BASE+0x07C))
#define SCAL_L2_CACHE_PARITY2	((UINT32P)(CPUCFG2_BASE+0x080))
#define SCAL_DFD_CTRL	((UINT32P)(CPUCFG2_BASE+0x100))
#define SCAL_MP0_DBG_CTRL	((UINT32P)(CPUCFG2_BASE+0x104))
#define SCAL_SYNC_DCM_CONFIG	((UINT32P)(CPUCFG2_BASE+0x108))
#define SCAL_MP0_PLL_DIVIDER_CFG	((UINT32P)(CPUCFG2_BASE+0x10C))
#define SCAL_ARMPLL_DIV_CFG	((UINT32P)(CPUCFG2_BASE+0x110))
#define SCAL_CCI_ADB400_DCM_CONFIG	((UINT32P)(CPUCFG2_BASE+0x114))
#define SCAL_BUS_FABRIC_DCM_CTRL	((UINT32P)(CPUCFG2_BASE+0x118))
#define SCAL_SYNC_DCM_CLUSTER_CONFIG	((UINT32P)(CPUCFG2_BASE+0x11C))
#define SCAL_MBIST_CONFIG	((UINT32P)(CPUCFG2_BASE+0x120))
#define SCAL_PTPOD2_CTRL0	((UINT32P)(CPUCFG2_BASE+0x124))
#define SCAL_PTPOD2_CTRL1	((UINT32P)(CPUCFG2_BASE+0x128))
#define SCAL_DBG_ROM_CONFIG	((UINT32P)(CPUCFG2_BASE+0x12C))
#define SCAL_L2C_ASYNC_FIFO_CONFIG	((UINT32P)(CPUCFG2_BASE+0x130))
#define SCAL_MBISTA_OCP_CON	((UINT32P)(CPUCFG2_BASE+0x134))
#define SCAL_MBISTA_OCP_RESULT	((UINT32P)(CPUCFG2_BASE+0x138))
#define SCAL_GEN_TIMER_RESET_MASK_SECUR_EN	((UINT32P)(CPUCFG2_BASE+0x13C))
#define SCAL_GEN_TIMER_RESET_MASK_0	((UINT32P)(CPUCFG2_BASE+0x140))
#define SCAL_GEN_TIMER_RESET_MASK_1	((UINT32P)(CPUCFG2_BASE+0x144))
#define SCAL_GEN_TIMER_RESET_MASK_2	((UINT32P)(CPUCFG2_BASE+0x148))
#define SCAL_GEN_TIMER_RESET_MASK_3	((UINT32P)(CPUCFG2_BASE+0x14C))
#define SCAL_RST_STATUS	((UINT32P)(CPUCFG2_BASE+0x150))
#define SCAL_DBG_FLAG	((UINT32P)(CPUCFG2_BASE+0x154))
#define SCAL_CA7_IR_MON	((UINT32P)(CPUCFG2_BASE+0x158))
#define SCAL_SPMC_MP0_CTL	((UINT32P)(CPUCFG2_BASE+0x15C))

// APB Module cpucfg3
#define CPUCFG3_BASE (0x10204200)
#define MP3_SCAL_CA7_CACHE_CONFIG	((UINT32P)(CPUCFG3_BASE+0x00))
#define MP3_SCAL_CPU0_MEM_DELSEL0	((UINT32P)(CPUCFG3_BASE+0x04))
#define MP3_SCAL_CPU0_MEM_DELSEL1	((UINT32P)(CPUCFG3_BASE+0x08))
#define MP3_SCAL_CPU1_MEM_DELSEL0	((UINT32P)(CPUCFG3_BASE+0x0C))
#define MP3_SCAL_CPU1_MEM_DELSEL1	((UINT32P)(CPUCFG3_BASE+0x010))
#define MP3_SCAL_CPU2_MEM_DELSEL0	((UINT32P)(CPUCFG3_BASE+0x014))
#define MP3_SCAL_CPU2_MEM_DELSEL1	((UINT32P)(CPUCFG3_BASE+0x018))
#define MP3_SCAL_CPU3_MEM_DELSEL0	((UINT32P)(CPUCFG3_BASE+0x01C))
#define MP3_SCAL_CPU3_MEM_DELSEL1	((UINT32P)(CPUCFG3_BASE+0x020))
#define MP3_SCAL_CACHE_MEM_DELSEL0	((UINT32P)(CPUCFG3_BASE+0x024))
#define MP3_SCAL_CACHE_MEM_DELSEL1	((UINT32P)(CPUCFG3_BASE+0x028))
#define MP3_SCAL_AXI_CONFIG	((UINT32P)(CPUCFG3_BASE+0x02C))
#define MP3_SCAL_MISC_CONFIG0	((UINT32P)(CPUCFG3_BASE+0x030))
#define MP3_SCAL_MISC_CONFIG1	((UINT32P)(CPUCFG3_BASE+0x034))
#define MP3_SCAL_MISC_CONFIG2	((UINT32P)(CPUCFG3_BASE+0x038))
#define MP3_SCAL_MISC_CONFIG3	((UINT32P)(CPUCFG3_BASE+0x03C))
#define MP3_SCAL_MISC_CONFIG4	((UINT32P)(CPUCFG3_BASE+0x040))
#define MP3_SCAL_MISC_CONFIG5	((UINT32P)(CPUCFG3_BASE+0x044))
#define MP3_SCAL_MISC_CONFIG6	((UINT32P)(CPUCFG3_BASE+0x048))
#define MP3_SCAL_MISC_CONFIG7	((UINT32P)(CPUCFG3_BASE+0x04C))
#define MP3_SCAL_MISC_CONFIG8	((UINT32P)(CPUCFG3_BASE+0x050))
#define MP3_SCAL_MISC_CONFIG9	((UINT32P)(CPUCFG3_BASE+0x054))
#define MP3_SCAL_CA7_CFG_DIS	((UINT32P)(CPUCFG3_BASE+0x058))
#define MP3_SCAL_CA7_CLKEN_CTRL	((UINT32P)(CPUCFG3_BASE+0x05C))
#define MP3_SCAL_CA7_RST_CTRL	((UINT32P)(CPUCFG3_BASE+0x060))
#define MP3_SCAL_CA7_MISC_CONFIG	((UINT32P)(CPUCFG3_BASE+0x064))
#define MP3_SCAL_DBG_PWR_CTRL	((UINT32P)(CPUCFG3_BASE+0x068))
#define MP3_SCAL_RW_RSVD0	((UINT32P)(CPUCFG3_BASE+0x06C))
#define MP3_SCAL_RW_RSVD1	((UINT32P)(CPUCFG3_BASE+0x070))
#define MP3_SCAL_RO_RSVD	((UINT32P)(CPUCFG3_BASE+0x074))
#define MP3_SCAL_CACHE_MEM_DELSEL2	((UINT32P)(CPUCFG3_BASE+0x078))
#define MP3_SCAL_L2_CACHE_PARITY1	((UINT32P)(CPUCFG3_BASE+0x07C))
#define MP3_SCAL_L2_CACHE_PARITY2	((UINT32P)(CPUCFG3_BASE+0x080))
#define MP3_SCAL_DFD_CTRL	((UINT32P)(CPUCFG3_BASE+0x100))
#define MP3_SCAL_MP0_DBG_CTRL	((UINT32P)(CPUCFG3_BASE+0x104))
#define MP3_SCAL_SYNC_DCM_CONFIG	((UINT32P)(CPUCFG3_BASE+0x108))
#define MP3_SCAL_MP0_PLL_DIVIDER_CFG	((UINT32P)(CPUCFG3_BASE+0x10C))
#define MP3_SCAL_ARMPLL_DIV_CFG	((UINT32P)(CPUCFG3_BASE+0x110))
#define MP3_SCAL_CCI_ADB400_DCM_CONFIG	((UINT32P)(CPUCFG3_BASE+0x114))
#define MP3_SCAL_BUS_FABRIC_DCM_CTRL	((UINT32P)(CPUCFG3_BASE+0x118))
#define MP3_SCAL_SYNC_DCM_CLUSTER_CONFIG	((UINT32P)(CPUCFG3_BASE+0x11C))
#define MP3_SCAL_MBIST_CONFIG	((UINT32P)(CPUCFG3_BASE+0x120))
#define MP3_SCAL_PTPOD2_CTRL0	((UINT32P)(CPUCFG3_BASE+0x124))
#define MP3_SCAL_PTPOD2_CTRL1	((UINT32P)(CPUCFG3_BASE+0x128))
#define MP3_SCAL_DBG_ROM_CONFIG	((UINT32P)(CPUCFG3_BASE+0x12C))
#define MP3_SCAL_L2C_ASYNC_FIFO_CONFIG	((UINT32P)(CPUCFG3_BASE+0x130))
#define MP3_SCAL_MBISTA_OCP_CON	((UINT32P)(CPUCFG3_BASE+0x134))
#define MP3_SCAL_MBISTA_OCP_RESULT	((UINT32P)(CPUCFG3_BASE+0x138))
#define MP3_SCAL_GEN_TIMER_RESET_MASK_SECUR_EN	((UINT32P)(CPUCFG3_BASE+0x13C))
#define MP3_SCAL_GEN_TIMER_RESET_MASK_0	((UINT32P)(CPUCFG3_BASE+0x140))
#define MP3_SCAL_GEN_TIMER_RESET_MASK_1	((UINT32P)(CPUCFG3_BASE+0x144))
#define MP3_SCAL_GEN_TIMER_RESET_MASK_2	((UINT32P)(CPUCFG3_BASE+0x148))
#define MP3_SCAL_GEN_TIMER_RESET_MASK_3	((UINT32P)(CPUCFG3_BASE+0x14C))
#define MP3_SCAL_RST_STATUS	((UINT32P)(CPUCFG3_BASE+0x150))
#define MP3_SCAL_DBG_FLAG	((UINT32P)(CPUCFG3_BASE+0x154))
#define MP3_SCAL_CA7_IR_MON	((UINT32P)(CPUCFG3_BASE+0x158))
#define MP3_SCAL_SPMC_MP0_CTL	((UINT32P)(CPUCFG3_BASE+0x15C))

// APB Module misccfg
#define MISCCFG_BASE (0x10200400)
#define MP0_RST_STATUS	((UINT32P)(MISCCFG_BASE+0x000))
#define MP0_DBG_CTRL	((UINT32P)(MISCCFG_BASE+0x004))
#define MP0_DBG_FLAG	((UINT32P)(MISCCFG_BASE+0x008))
#define MP0_CA7_IR_MON	((UINT32P)(MISCCFG_BASE+0x00C))
#define MP0_DBG_CORE0_PC_LW	((UINT32P)(MISCCFG_BASE+0x010))
#define MP0_DBG_CORE0_PC_HW	((UINT32P)(MISCCFG_BASE+0x014))
#define MP0_DBG_CORE0_FP_ARCH32	((UINT32P)(MISCCFG_BASE+0x018))
#define MP0_DBG_CORE0_SP_ARCH32	((UINT32P)(MISCCFG_BASE+0x01C))
#define MP0_DBG_CORE0_FP_LW_ARCH64	((UINT32P)(MISCCFG_BASE+0x020))
#define MP0_DBG_CORE0_FP_HW_ARCH64	((UINT32P)(MISCCFG_BASE+0x024))
#define MP0_DBG_CORE0_SP_LW_ARCH64	((UINT32P)(MISCCFG_BASE+0x028))
#define MP0_DBG_CORE0_SP_HW_ARCH64	((UINT32P)(MISCCFG_BASE+0x02C))
#define MP0_DBG_CORE1_PC_LW	((UINT32P)(MISCCFG_BASE+0x030))
#define MP0_DBG_CORE1_PC_HW	((UINT32P)(MISCCFG_BASE+0x034))
#define MP0_DBG_CORE1_FP_ARCH32	((UINT32P)(MISCCFG_BASE+0x038))
#define MP0_DBG_CORE1_SP_ARCH32	((UINT32P)(MISCCFG_BASE+0x03C))
#define MP0_DBG_CORE1_FP_LW_ARCH64	((UINT32P)(MISCCFG_BASE+0x040))
#define MP0_DBG_CORE1_FP_HW_ARCH64	((UINT32P)(MISCCFG_BASE+0x044))
#define MP0_DBG_CORE1_SP_LW_ARCH64	((UINT32P)(MISCCFG_BASE+0x048))
#define MP0_DBG_CORE1_SP_HW_ARCH64	((UINT32P)(MISCCFG_BASE+0x04C))
#define MP0_DBG_CORE2_PC_LW	((UINT32P)(MISCCFG_BASE+0x050))
#define MP0_DBG_CORE2_PC_HW	((UINT32P)(MISCCFG_BASE+0x054))
#define MP0_DBG_CORE2_FP_ARCH32	((UINT32P)(MISCCFG_BASE+0x058))
#define MP0_DBG_CORE2_SP_ARCH32	((UINT32P)(MISCCFG_BASE+0x05C))
#define MP0_DBG_CORE2_FP_LW_ARCH64	((UINT32P)(MISCCFG_BASE+0x060))
#define MP0_DBG_CORE2_FP_HW_ARCH64	((UINT32P)(MISCCFG_BASE+0x064))
#define MP0_DBG_CORE2_SP_LW_ARCH64	((UINT32P)(MISCCFG_BASE+0x068))
#define MP0_DBG_CORE2_SP_HW_ARCH64	((UINT32P)(MISCCFG_BASE+0x06C))
#define MP0_DBG_CORE3_PC_LW	((UINT32P)(MISCCFG_BASE+0x070))
#define MP0_DBG_CORE3_PC_HW	((UINT32P)(MISCCFG_BASE+0x074))
#define MP0_DBG_CORE3_FP_ARCH32	((UINT32P)(MISCCFG_BASE+0x078))
#define MP0_DBG_CORE3_SP_ARCH32	((UINT32P)(MISCCFG_BASE+0x07C))
#define MP0_DBG_CORE3_FP_LW_ARCH64	((UINT32P)(MISCCFG_BASE+0x080))
#define MP0_DBG_CORE3_FP_HW_ARCH64	((UINT32P)(MISCCFG_BASE+0x084))
#define MP0_DBG_CORE3_SP_LW_ARCH64	((UINT32P)(MISCCFG_BASE+0x088))
#define MP0_DBG_CORE3_SP_HW_ARCH64	((UINT32P)(MISCCFG_BASE+0x08C))
#define DFD_CTRL	((UINT32P)(MISCCFG_BASE+0x090))
#define DFD_CNT_L	((UINT32P)(MISCCFG_BASE+0x094))
#define DFD_CNT_H	((UINT32P)(MISCCFG_BASE+0x098))
#define MISCCFG_RW_RSVD	((UINT32P)(MISCCFG_BASE+0x09C))
#define CCI_S0_DVM_MON	((UINT32P)(MISCCFG_BASE+0x0A0))
#define CCI_S1_DVM_MON	((UINT32P)(MISCCFG_BASE+0x0A4))
#define CCI_S2_DVM_MON	((UINT32P)(MISCCFG_BASE+0x0A8))
#define CCI_S3_DVM_MON	((UINT32P)(MISCCFG_BASE+0x0AC))
#define CCI_S4_DVM_MON	((UINT32P)(MISCCFG_BASE+0x0B0))
#define CCI_S5_DVM_MON	((UINT32P)(MISCCFG_BASE+0x0B4))
#define CCI_S6_DVM_MON	((UINT32P)(MISCCFG_BASE+0x0B8))
#define CCI_DVM_MP0_ID_REG	((UINT32P)(MISCCFG_BASE+0x0C0))
#define CCI_DVM_MP1_ID_REG	((UINT32P)(MISCCFG_BASE+0x0C4))
#define CCI_DVM_MP2_ID_REG	((UINT32P)(MISCCFG_BASE+0x0C8))
#define CCI_DVM_MP3_ID_REG	((UINT32P)(MISCCFG_BASE+0x0CC))
#define CCI_S6_IF_DEBUG	((UINT32P)(MISCCFG_BASE+0x0E0))
#define CCI_S6_TRA_DEBUG	((UINT32P)(MISCCFG_BASE+0x0E4))
#define MP1_RST_STATUS	((UINT32P)(MISCCFG_BASE+0x100))
#define MP1_DBG_CTRL	((UINT32P)(MISCCFG_BASE+0x104))
#define MP1_DBG_FLAG	((UINT32P)(MISCCFG_BASE+0x108))
#define MP1_CA7_IR_MON	((UINT32P)(MISCCFG_BASE+0x10C))
#define MP1_DBG_CORE0_PC_LW	((UINT32P)(MISCCFG_BASE+0x110))
#define MP1_DBG_CORE0_PC_HW	((UINT32P)(MISCCFG_BASE+0x114))
#define MP1_DBG_CORE0_FP_ARCH32	((UINT32P)(MISCCFG_BASE+0x118))
#define MP1_DBG_CORE0_SP_ARCH32	((UINT32P)(MISCCFG_BASE+0x11C))
#define MP1_DBG_CORE0_FP_LW_ARCH64	((UINT32P)(MISCCFG_BASE+0x120))
#define MP1_DBG_CORE0_FP_HW_ARCH64	((UINT32P)(MISCCFG_BASE+0x124))
#define MP1_DBG_CORE0_SP_LW_ARCH64	((UINT32P)(MISCCFG_BASE+0x128))
#define MP1_DBG_CORE0_SP_HW_ARCH64	((UINT32P)(MISCCFG_BASE+0x12C))
#define MP1_DBG_CORE1_PC_LW	((UINT32P)(MISCCFG_BASE+0x130))
#define MP1_DBG_CORE1_PC_HW	((UINT32P)(MISCCFG_BASE+0x134))
#define MP1_DBG_CORE1_FP_ARCH32	((UINT32P)(MISCCFG_BASE+0x138))
#define MP1_DBG_CORE1_SP_ARCH32	((UINT32P)(MISCCFG_BASE+0x13C))
#define MP1_DBG_CORE1_FP_LW_ARCH64	((UINT32P)(MISCCFG_BASE+0x140))
#define MP1_DBG_CORE1_FP_HW_ARCH64	((UINT32P)(MISCCFG_BASE+0x144))
#define MP1_DBG_CORE1_SP_LW_ARCH64	((UINT32P)(MISCCFG_BASE+0x148))
#define MP1_DBG_CORE1_SP_HW_ARCH64	((UINT32P)(MISCCFG_BASE+0x14C))
#define MP1_DBG_CORE2_PC_LW	((UINT32P)(MISCCFG_BASE+0x150))
#define MP1_DBG_CORE2_PC_HW	((UINT32P)(MISCCFG_BASE+0x154))
#define MP1_DBG_CORE2_FP_ARCH32	((UINT32P)(MISCCFG_BASE+0x158))
#define MP1_DBG_CORE2_SP_ARCH32	((UINT32P)(MISCCFG_BASE+0x15C))
#define MP1_DBG_CORE2_FP_LW_ARCH64	((UINT32P)(MISCCFG_BASE+0x160))
#define MP1_DBG_CORE2_FP_HW_ARCH64	((UINT32P)(MISCCFG_BASE+0x164))
#define MP1_DBG_CORE2_SP_LW_ARCH64	((UINT32P)(MISCCFG_BASE+0x168))
#define MP1_DBG_CORE2_SP_HW_ARCH64	((UINT32P)(MISCCFG_BASE+0x16C))
#define MP1_DBG_CORE3_PC_LW	((UINT32P)(MISCCFG_BASE+0x170))
#define MP1_DBG_CORE3_PC_HW	((UINT32P)(MISCCFG_BASE+0x174))
#define MP1_DBG_CORE3_FP_ARCH32	((UINT32P)(MISCCFG_BASE+0x178))
#define MP1_DBG_CORE3_SP_ARCH32	((UINT32P)(MISCCFG_BASE+0x17C))
#define MP1_DBG_CORE3_FP_LW_ARCH64	((UINT32P)(MISCCFG_BASE+0x180))
#define MP1_DBG_CORE3_FP_HW_ARCH64	((UINT32P)(MISCCFG_BASE+0x184))
#define MP1_DBG_CORE3_SP_LW_ARCH64	((UINT32P)(MISCCFG_BASE+0x188))
#define MP1_DBG_CORE3_SP_HW_ARCH64	((UINT32P)(MISCCFG_BASE+0x18C))
#define MCUSYS_DBG_MON_SEL_A	((UINT32P)(MISCCFG_BASE+0x190))
#define MCUSYS_DBG_MON_A	((UINT32P)(MISCCFG_BASE+0x194))
#define MISCCFG_SEC_VIO_STATUS0	((UINT32P)(MISCCFG_BASE+0x198))
#define MISCCFG_SEC_VIO_STATUS1	((UINT32P)(MISCCFG_BASE+0x19C))
#define CCI_TOP_IF_DEBUG	((UINT32P)(MISCCFG_BASE+0x1A0))
#define CCI_M0_IF_DEBUG	((UINT32P)(MISCCFG_BASE+0x1A4))
#define CCI_M1_IF_DEBUG	((UINT32P)(MISCCFG_BASE+0x1A8))
#define CCI_M2_IF_DEBUG	((UINT32P)(MISCCFG_BASE+0x1AC))
#define CCI_S1_IF_DEBUG	((UINT32P)(MISCCFG_BASE+0x1B0))
#define CCI_S2_IF_DEBUG	((UINT32P)(MISCCFG_BASE+0x1B4))
#define CCI_S3_IF_DEBUG	((UINT32P)(MISCCFG_BASE+0x1B8))
#define CCI_S4_IF_DEBUG	((UINT32P)(MISCCFG_BASE+0x1BC))
#define CCI_M0_TRA_DEBUG	((UINT32P)(MISCCFG_BASE+0x1C0))
#define CCI_M1_TRA_DEBUG	((UINT32P)(MISCCFG_BASE+0x1C4))
#define CCI_M2_TRA_DEBUG	((UINT32P)(MISCCFG_BASE+0x1C8))
#define CCI_S1_TRA_DEBUG	((UINT32P)(MISCCFG_BASE+0x1CC))
#define CCI_S2_TRA_DEBUG	((UINT32P)(MISCCFG_BASE+0x1D0))
#define CCI_S3_TRA_DEBUG	((UINT32P)(MISCCFG_BASE+0x1D4))
#define CCI_S4_TRA_DEBUG	((UINT32P)(MISCCFG_BASE+0x1D8))
#define CCI_TRA_DBG_CFG	((UINT32P)(MISCCFG_BASE+0x1DC))
#define CCI_S5_IF_DEBUG	((UINT32P)(MISCCFG_BASE+0x1E0))
#define CCI_S5_TRA_DEBUG	((UINT32P)(MISCCFG_BASE+0x1E4))
#define GIC500_INT_MASK	((UINT32P)(MISCCFG_BASE+0x1E8))
#define DFD_BASE_CTRL	((UINT32P)(MISCCFG_BASE+0x1F0))
#define DFD_MEM_DELSEL	((UINT32P)(MISCCFG_BASE+0x1F4))
#define EMI_WFIFO	((UINT32P)(MISCCFG_BASE+0x1F8))
#define DBG_CORE_RET	((UINT32P)(MISCCFG_BASE+0x1FC))

// APB Module misc1cfg
#define MISC1CFG_BASE (0x10200800)
#define CCI_BW_PMU_CTL	((UINT32P)(MISC1CFG_BASE+0x000))
#define CCI_BW_PMU_CNT0to1_SEL	((UINT32P)(MISC1CFG_BASE+0x004))
#define CCI_BW_PMU_CNT2to3_SEL	((UINT32P)(MISC1CFG_BASE+0x008))
#define CCI_BW_PMU_CNT4to5_SEL	((UINT32P)(MISC1CFG_BASE+0x00C))
#define CCI_BW_PMU_CNT6to7_SEL	((UINT32P)(MISC1CFG_BASE+0x010))
#define CCI_BW_PMU_CNT0to3_MASK	((UINT32P)(MISC1CFG_BASE+0x014))
#define CCI_BW_PMU_CNT4to7_MASK	((UINT32P)(MISC1CFG_BASE+0x018))
#define CCI_BW_PMU_REF_CNT	((UINT32P)(MISC1CFG_BASE+0x01C))
#define CCI_BW_PMU_ACC_CNT0	((UINT32P)(MISC1CFG_BASE+0x020))
#define CCI_BW_PMU_ACC_CNT1	((UINT32P)(MISC1CFG_BASE+0x024))
#define CCI_BW_PMU_ACC_CNT2	((UINT32P)(MISC1CFG_BASE+0x028))
#define CCI_BW_PMU_ACC_CNT3	((UINT32P)(MISC1CFG_BASE+0x02C))
#define CCI_BW_PMU_ACC_CNT4	((UINT32P)(MISC1CFG_BASE+0x030))
#define CCI_BW_PMU_ACC_CNT5	((UINT32P)(MISC1CFG_BASE+0x034))
#define CCI_BW_PMU_ACC_CNT6	((UINT32P)(MISC1CFG_BASE+0x038))
#define CCI_BW_PMU_ACC_CNT7	((UINT32P)(MISC1CFG_BASE+0x03C))
#define DFD_INTERNAL_CTL	((UINT32P)(MISC1CFG_BASE+0x040))
#define DFD_INTERNAL_COUNTER	((UINT32P)(MISC1CFG_BASE+0x044))
#define DFD_INTERNAL_PWR_ON	((UINT32P)(MISC1CFG_BASE+0x048))
#define DFD_INTERNAL_CHAIN_LENGTH_0	((UINT32P)(MISC1CFG_BASE+0x04C))
#define DFD_INTERNAL_SHIFT_CLK_RATIO	((UINT32P)(MISC1CFG_BASE+0x050))
#define DFD_INTERNAL_COUNTER_RETURN	((UINT32P)(MISC1CFG_BASE+0x054))
#define DFD_INTERNAL_SRAM_ACCESS	((UINT32P)(MISC1CFG_BASE+0x058))
#define DFD_INTERNAL_CHAIN_LENGTH_1	((UINT32P)(MISC1CFG_BASE+0x05C))
#define CCI_BW_PMU_ID_EXT_CNT0to3	((UINT32P)(MISC1CFG_BASE+0x060))
#define CCI_BW_PMU_ID_EXT_CNT4to7	((UINT32P)(MISC1CFG_BASE+0x064))
#define CCI_BW_PMU_MASK_EXT_CNT0to3	((UINT32P)(MISC1CFG_BASE+0x068))
#define CCI_BW_PMU_MASK_EXT_CNT4to7	((UINT32P)(MISC1CFG_BASE+0x06C))
#define DFD_INTERNAL_CHAIN_LENGTH_2	((UINT32P)(MISC1CFG_BASE+0x080))
#define DFD_INTERNAL_CHAIN_LENGTH_3	((UINT32P)(MISC1CFG_BASE+0x084))
#define DFD_INTERNAL_TEST_SO_0	((UINT32P)(MISC1CFG_BASE+0x088))
#define DFD_INTERNAL_TEST_SO_1	((UINT32P)(MISC1CFG_BASE+0x08C))
#define DFD_INTERNAL_NUM_OF_TEST_SO_GROUP	((UINT32P)(MISC1CFG_BASE+0x090))
#define DFD_INTERNAL_TEST_SO_OVER_64	((UINT32P)(MISC1CFG_BASE+0x094))
#define DFD_INTERNAL_MASK_OUT	((UINT32P)(MISC1CFG_BASE+0x098))
#define DFD_INTERNAL_MCSIB	((UINT32P)(MISC1CFG_BASE+0x09C))
#define DFD_INTERNAL_MCSIB_SEL_STATUS	((UINT32P)(MISC1CFG_BASE+0x0A0))
#define ETB_ACC_CTL	((UINT32P)(MISC1CFG_BASE+0x0B0))
#define ETB_CK_CTL	((UINT32P)(MISC1CFG_BASE+0x0B4))
#define MBISTA_MP0_OCP_CON	((UINT32P)(MISC1CFG_BASE+0x0C0))
#define MBISTA_MP0_OCP_RD	((UINT32P)(MISC1CFG_BASE+0x0C4))
#define MBISTA_MP1_OCP_CON	((UINT32P)(MISC1CFG_BASE+0x0C8))
#define MBISTA_MP1_OCP_RD	((UINT32P)(MISC1CFG_BASE+0x0CC))
#define MBISTA_GIC_CON	((UINT32P)(MISC1CFG_BASE+0x0D0))
#define MBISTA_GIC_RD	((UINT32P)(MISC1CFG_BASE+0x0D4))
#define MBISTA_MCSIB_SF1_CON	((UINT32P)(MISC1CFG_BASE+0x0D8))
#define MBISTA_MCSIB_SF1_RD	((UINT32P)(MISC1CFG_BASE+0x0DC))
#define MBISTA_MCSIB_SF2_CON	((UINT32P)(MISC1CFG_BASE+0x0E0))
#define MBISTA_MCSIB_SF2_RD	((UINT32P)(MISC1CFG_BASE+0x0E4))
#define MBISTA_ETB_CON	((UINT32P)(MISC1CFG_BASE+0x0E8))
#define MBISTA_ETB_RD	((UINT32P)(MISC1CFG_BASE+0x0EC))
#define MBISTA_ALL_RSTB	((UINT32P)(MISC1CFG_BASE+0x0F0))
#define MBISTA_ALL_RD	((UINT32P)(MISC1CFG_BASE+0x0F4))
#define MP0_HACK_ROM_TABLE	((UINT32P)(MISC1CFG_BASE+0x100))
#define MP1_HACK_ROM_TABLE	((UINT32P)(MISC1CFG_BASE+0x104))

// APB Module mcucfg
#define MCUCFG_BASE (0x10200000)
#define MCUSYS_CONFIG_A	((UINT32P)(MCUCFG_BASE+0x600))
#define MCUSYS_CONFIG_1_A	((UINT32P)(MCUCFG_BASE+0x604))
#define GIC_PERIBASE_A	((UINT32P)(MCUCFG_BASE+0x608))
#define MCUSYS_PINMUX	((UINT32P)(MCUCFG_BASE+0x60c))
#define SEC_RANGE0_START	((UINT32P)(MCUCFG_BASE+0x610))
#define SEC_RANGE0_END	((UINT32P)(MCUCFG_BASE+0x614))
#define SEC_RANGE_ENABLE	((UINT32P)(MCUCFG_BASE+0x618))
#define L2C_MM_BASE	((UINT32P)(MCUCFG_BASE+0x61C))
#define INT_POL_CTL0	((UINT32P)(MCUCFG_BASE+0x620))
#define INT_POL_CTL1	((UINT32P)(MCUCFG_BASE+0x624))
#define INT_POL_CTL2	((UINT32P)(MCUCFG_BASE+0x628))
#define INT_POL_CTL3	((UINT32P)(MCUCFG_BASE+0x62C))
#define INT_POL_CTL4	((UINT32P)(MCUCFG_BASE+0x630))
#define INT_POL_CTL5	((UINT32P)(MCUCFG_BASE+0x634))
#define INT_POL_CTL6	((UINT32P)(MCUCFG_BASE+0x638))
#define INT_POL_CTL7	((UINT32P)(MCUCFG_BASE+0x63C))
#define ACLKEN_DIV	((UINT32P)(MCUCFG_BASE+0x640))
#define PCLKEN_DIV	((UINT32P)(MCUCFG_BASE+0x644))
#define L2C_SRAM_CTRL	((UINT32P)(MCUCFG_BASE+0x648))
#define ARMPLL_DIV_CTRL	((UINT32P)(MCUCFG_BASE+0x64C))
#define CCI_ADDRMAP_A	((UINT32P)(MCUCFG_BASE+0x650))
#define CCI_CONFIG_A	((UINT32P)(MCUCFG_BASE+0x654))
#define CCI_PERIPHBASE_A	((UINT32P)(MCUCFG_BASE+0x658))
#define CCI_EVNTCNTOVERFLOW_A	((UINT32P)(MCUCFG_BASE+0x65C))
#define CCI_CLK_CTRL	((UINT32P)(MCUCFG_BASE+0x660))
#define CCI_ACEL_S1_CTRL	((UINT32P)(MCUCFG_BASE+0x664))
#define BUS_FABRIC_DCM_CTRL	((UINT32P)(MCUCFG_BASE+0x668))
#define MCU_MISC_DCM_CTRL	((UINT32P)(MCUCFG_BASE+0x66C))
#define XGPT_CTL	((UINT32P)(MCUCFG_BASE+0x670))
#define XGPT_INDEX	((UINT32P)(MCUCFG_BASE+0x674))
#define PTPOD2_MP0_CTL0	((UINT32P)(MCUCFG_BASE+0x678))
#define PTPOD2_MP0_CTL1	((UINT32P)(MCUCFG_BASE+0x67C))
#define MCUSYS_REVID	((UINT32P)(MCUCFG_BASE+0x680))
#define MCUSYS_RW_RSVD0	((UINT32P)(MCUCFG_BASE+0x684))
#define MCUSYS_RW_RSVD1	((UINT32P)(MCUCFG_BASE+0x688))
#define INT_POL_CTL8	((UINT32P)(MCUCFG_BASE+0x690))
#define INT_POL_CTL9	((UINT32P)(MCUCFG_BASE+0x694))
#define INT_POL_CTL10	((UINT32P)(MCUCFG_BASE+0x698))
#define INT_POL_CTL11	((UINT32P)(MCUCFG_BASE+0x69C))
#define INT_POL_CTL12	((UINT32P)(MCUCFG_BASE+0x6A0))
#define INT_POL_CTL13	((UINT32P)(MCUCFG_BASE+0x6A4))
#define INT_POL_CTL14	((UINT32P)(MCUCFG_BASE+0x6A8))
#define INT_POL_CTL15	((UINT32P)(MCUCFG_BASE+0x6AC))
#define INT_POL_CTL16	((UINT32P)(MCUCFG_BASE+0x6B0))
#define INT_POL_CTL17	((UINT32P)(MCUCFG_BASE+0x6B4))
#define INT_POL_CTL18	((UINT32P)(MCUCFG_BASE+0x6B8))
#define INT_POL_CTL19	((UINT32P)(MCUCFG_BASE+0x6BC))
#define GIC500_MBIST_CTL	((UINT32P)(MCUCFG_BASE+0x6C0))
#define ETB_MBIST_CTL	((UINT32P)(MCUCFG_BASE+0x6C4))
#define ETB_RST_CTL	((UINT32P)(MCUCFG_BASE+0x6C8))
#define GEN_TIMER_RESET_MASK_SECUR_EN	((UINT32P)(MCUCFG_BASE+0x700))
#define GEN_TIMER_RESET_MASK_0	((UINT32P)(MCUCFG_BASE+0x704))
#define GEN_TIMER_RESET_MASK_1	((UINT32P)(MCUCFG_BASE+0x708))
#define GEN_TIMER_RESET_MASK_2	((UINT32P)(MCUCFG_BASE+0x70C))
#define GEN_TIMER_RESET_MASK_3	((UINT32P)(MCUCFG_BASE+0x710))
#define GEN_TIMER_RESET_MASK_4	((UINT32P)(MCUCFG_BASE+0x714))
#define GEN_TIMER_RESET_MASK_5	((UINT32P)(MCUCFG_BASE+0x718))
#define GEN_TIMER_RESET_MASK_6	((UINT32P)(MCUCFG_BASE+0x71C))
#define GEN_TIMER_RESET_MASK_7	((UINT32P)(MCUCFG_BASE+0x720))
#define GEN_TIMER_RESET_MASK_8	((UINT32P)(MCUCFG_BASE+0x724))
#define GEN_TIMER_RESET_MASK_9	((UINT32P)(MCUCFG_BASE+0x728))
#define GEN_TIMER_RESET_MASK_10	((UINT32P)(MCUCFG_BASE+0x72C))
#define GEN_TIMER_RESET_MASK_11	((UINT32P)(MCUCFG_BASE+0x730))
#define PTPOD2_MP1_CTL0	((UINT32P)(MCUCFG_BASE+0x738))
#define PTPOD2_MP1_CTL1	((UINT32P)(MCUCFG_BASE+0x73C))
#define CCI_ADB400_DCM_CONFIG	((UINT32P)(MCUCFG_BASE+0x740))
#define SYNC_DCM_CONFIG	((UINT32P)(MCUCFG_BASE+0x744))
#define EMI_PRI_PRO_CONFIG	((UINT32P)(MCUCFG_BASE+0x748))
#define SYNC_DCM_CLUSTER_CONFIG	((UINT32P)(MCUCFG_BASE+0x74C))
#define SW_UDI	((UINT32P)(MCUCFG_BASE+0x750))
#define PTP3_SPMC_MUX_ON	((UINT32P)(MCUCFG_BASE+0x758))
#define BIG_DBG_PWR_CTRL	((UINT32P)(MCUCFG_BASE+0x75c))
#define BIG_PERIPHBASE	((UINT32P)(MCUCFG_BASE+0x760))
#define MP3_PERIPHBASE	((UINT32P)(MCUCFG_BASE+0x764))
#define BIG_CLUSTER_ID	((UINT32P)(MCUCFG_BASE+0x768))
#define BIG_CONFIG1	((UINT32P)(MCUCFG_BASE+0x76c))
#define MCSIB_SYS_CTRL1	((UINT32P)(MCUCFG_BASE+0x770))
#define MCSIB_SYS_CTRL2	((UINT32P)(MCUCFG_BASE+0x774))
#define MCSIB_SYS_CTRL3	((UINT32P)(MCUCFG_BASE+0x778))
#define MCSIB_SYS_CTRL4	((UINT32P)(MCUCFG_BASE+0x77C))
#define MCSIB_DBG_CTRL1	((UINT32P)(MCUCFG_BASE+0x780))
#define APB_ARBITER_CTRL	((UINT32P)(MCUCFG_BASE+0x784))
#define SPMC_MP0_CTL	((UINT32P)(MCUCFG_BASE+0x788))
#define SPMC_MP1_CTL	((UINT32P)(MCUCFG_BASE+0x78c))
#define SPMC_MP1_CTL_SRAM	((UINT32P)(MCUCFG_BASE+0x790))
#define MP0_PLL_DIVIDER_CFG	((UINT32P)(MCUCFG_BASE+0x7A0))
#define MP1_PLL_DIVIDER_CFG	((UINT32P)(MCUCFG_BASE+0x7A4))
#define MP2_PLL_DIVIDER_CFG	((UINT32P)(MCUCFG_BASE+0x7A8))
#define MP3_PLL_DIVIDER_CFG	((UINT32P)(MCUCFG_BASE+0x7AC))
#define BUS_PLL_DIVIDER_CFG	((UINT32P)(MCUCFG_BASE+0x7C0))
#define SEC_POL_CTL_EN0	((UINT32P)(MCUCFG_BASE+0xA00))
#define SEC_POL_CTL_EN1	((UINT32P)(MCUCFG_BASE+0xA04))
#define SEC_POL_CTL_EN2	((UINT32P)(MCUCFG_BASE+0xA08))
#define SEC_POL_CTL_EN3	((UINT32P)(MCUCFG_BASE+0xA0C))
#define SEC_POL_CTL_EN4	((UINT32P)(MCUCFG_BASE+0xA10))
#define SEC_POL_CTL_EN5	((UINT32P)(MCUCFG_BASE+0xA14))
#define SEC_POL_CTL_EN6	((UINT32P)(MCUCFG_BASE+0xA18))
#define SEC_POL_CTL_EN7	((UINT32P)(MCUCFG_BASE+0xA1C))
#define SEC_POL_CTL_EN8	((UINT32P)(MCUCFG_BASE+0xA20))
#define SEC_POL_CTL_EN9	((UINT32P)(MCUCFG_BASE+0xA24))
#define SEC_POL_CTL_EN10	((UINT32P)(MCUCFG_BASE+0xA28))
#define SEC_POL_CTL_EN11	((UINT32P)(MCUCFG_BASE+0xA2C))
#define SEC_POL_CTL_EN12	((UINT32P)(MCUCFG_BASE+0xA30))
#define SEC_POL_CTL_EN13	((UINT32P)(MCUCFG_BASE+0xA34))
#define SEC_POL_CTL_EN14	((UINT32P)(MCUCFG_BASE+0xA38))
#define SEC_POL_CTL_EN15	((UINT32P)(MCUCFG_BASE+0xA3C))
#define SEC_POL_CTL_EN16	((UINT32P)(MCUCFG_BASE+0xA40))
#define SEC_POL_CTL_EN17	((UINT32P)(MCUCFG_BASE+0xA44))
#define SEC_POL_CTL_EN18	((UINT32P)(MCUCFG_BASE+0xA48))
#define SEC_POL_CTL_EN19	((UINT32P)(MCUCFG_BASE+0xA4C))
#define CLUSTER_ID_AFF1_CFG	((UINT32P)(MCUCFG_BASE+0x7E0))
#define CLUSTER_ID_AFF2_CFG	((UINT32P)(MCUCFG_BASE+0x7E4))
#define HACK_ROM_TABLE_DIS_CFG	((UINT32P)(MCUCFG_BASE+0x7E8))
#define MP_TOP_MEM_DELAY_CFG	((UINT32P)(MCUCFG_BASE+0x7EC))
#define MP0_L2C_SHARE_CFG	((UINT32P)(MCUCFG_BASE+0x7F0))
#define MP1_L2C_SHARE_CFG	((UINT32P)(MCUCFG_BASE+0x7F4))
#define MP2_L2C_SHARE_CFG	((UINT32P)(MCUCFG_BASE+0x7F8))
#define MP3_L2C_SHARE_CFG	((UINT32P)(MCUCFG_BASE+0x7FC))
#define MCUSYS_APB_BASE	((UINT32P)(MCUCFG_BASE+0xFFC))

// APB Module ca15m_config
#define CA15M_CONFIG_BASE (0x10202000)
#define DELSEL0	((UINT32P)(CA15M_CONFIG_BASE+0x00))
#define DELSEL1	((UINT32P)(CA15M_CONFIG_BASE+0x04))
#define CPUCFG	((UINT32P)(CA15M_CONFIG_BASE+0x08))
#define MISCDBG	((UINT32P)(CA15M_CONFIG_BASE+0x0C))
#define DBGROMADDR	((UINT32P)(CA15M_CONFIG_BASE+0x10))
#define DBGSELFADDR	((UINT32P)(CA15M_CONFIG_BASE+0x14))
#define ACECFG	((UINT32P)(CA15M_CONFIG_BASE+0x18))
#define CA15M_MON_SEL	((UINT32P)(CA15M_CONFIG_BASE+0x1C))
#define FUSE0	((UINT32P)(CA15M_CONFIG_BASE+0x20))
#define FUSE1	((UINT32P)(CA15M_CONFIG_BASE+0x24))
#define FUSE2	((UINT32P)(CA15M_CONFIG_BASE+0x28))
#define FUSE3	((UINT32P)(CA15M_CONFIG_BASE+0x2c))
#define FUSE4	((UINT32P)(CA15M_CONFIG_BASE+0x30))
#define FUSE5	((UINT32P)(CA15M_CONFIG_BASE+0x34))
#define FUSE6	((UINT32P)(CA15M_CONFIG_BASE+0x38))
#define FUSE7	((UINT32P)(CA15M_CONFIG_BASE+0x3C))
#define RGU_SETTING	((UINT32P)(CA15M_CONFIG_BASE+0x40))
#define RST_CTL	((UINT32P)(CA15M_CONFIG_BASE+0x44))
#define CLKENM_DIV	((UINT32P)(CA15M_CONFIG_BASE+0x48))
#define ADB_CFG	((UINT32P)(CA15M_CONFIG_BASE+0x4C))
#define INT_MASK	((UINT32P)(CA15M_CONFIG_BASE+0x50))
#define CLK_EN	((UINT32P)(CA15M_CONFIG_BASE+0x54))
#define CA15M_MON_L	((UINT32P)(CA15M_CONFIG_BASE+0x58))
#define CA15M_MON_H	((UINT32P)(CA15M_CONFIG_BASE+0x5c))
#define DFD_CNT31_0	((UINT32P)(CA15M_CONFIG_BASE+0x60))
#define DFD_CNT39_32_CTL	((UINT32P)(CA15M_CONFIG_BASE+0x64))
#define CONFIG_RES	((UINT32P)(CA15M_CONFIG_BASE+0x68))
#define ARMPLL_DIV	((UINT32P)(CA15M_CONFIG_BASE+0x6c))
#define PTPOD2_CTRL0	((UINT32P)(CA15M_CONFIG_BASE+0x70))
#define PTPOD2_CTRL1	((UINT32P)(CA15M_CONFIG_BASE+0x74))
#define PTPOD2_CTRL2	((UINT32P)(CA15M_CONFIG_BASE+0x78))
#define PTPOD2_CTRL3	((UINT32P)(CA15M_CONFIG_BASE+0x7c))
#define PTPOD2_CTRL4	((UINT32P)(CA15M_CONFIG_BASE+0x80))
#define PTPOD2_CTRL5	((UINT32P)(CA15M_CONFIG_BASE+0x84))
#define PTPOD2_CTRL6	((UINT32P)(CA15M_CONFIG_BASE+0x88))
#define PTPOD2_DET	((UINT32P)(CA15M_CONFIG_BASE+0x8c))
#define MEM_OFF_DLY	((UINT32P)(CA15M_CONFIG_BASE+0x90))
#define PTPOD1	((UINT32P)(CA15M_CONFIG_BASE+0x94))
#define DCC	((UINT32P)(CA15M_CONFIG_BASE+0x98))

// APB Module cksys
#define TOPCKGEN_BASE (0x10210000)
#define CLK_MODE	((UINT32P)(TOPCKGEN_BASE+0x000))
#define DCM_CFG	((UINT32P)(TOPCKGEN_BASE+0x004))
#define TST_SEL_0	((UINT32P)(TOPCKGEN_BASE+0x020))
#define TST_SEL_1	((UINT32P)(TOPCKGEN_BASE+0x024))
#define TST_SEL_2	((UINT32P)(TOPCKGEN_BASE+0x028))
#define TST_SEL_3	((UINT32P)(TOPCKGEN_BASE+0x02c))
#define TST_SEL_4	((UINT32P)(TOPCKGEN_BASE+0x030))
#define TST_SEL_5	((UINT32P)(TOPCKGEN_BASE+0x034))
#define CLK_CFG_0	((UINT32P)(TOPCKGEN_BASE+0x100))
#define CLK_CFG_0_SET	((UINT32P)(TOPCKGEN_BASE+0x104))
#define CLK_CFG_0_CLR	((UINT32P)(TOPCKGEN_BASE+0x108))
#define CLK_CFG_1	((UINT32P)(TOPCKGEN_BASE+0x110))
#define CLK_CFG_1_SET	((UINT32P)(TOPCKGEN_BASE+0x114))
#define CLK_CFG_1_CLR	((UINT32P)(TOPCKGEN_BASE+0x118))
#define CLK_CFG_2	((UINT32P)(TOPCKGEN_BASE+0x120))
#define CLK_CFG_2_SET	((UINT32P)(TOPCKGEN_BASE+0x124))
#define CLK_CFG_2_CLR	((UINT32P)(TOPCKGEN_BASE+0x128))
#define CLK_CFG_3	((UINT32P)(TOPCKGEN_BASE+0x130))
#define CLK_CFG_3_SET	((UINT32P)(TOPCKGEN_BASE+0x134))
#define CLK_CFG_3_CLR	((UINT32P)(TOPCKGEN_BASE+0x138))
#define CLK_CFG_4	((UINT32P)(TOPCKGEN_BASE+0x140))
#define CLK_CFG_4_SET	((UINT32P)(TOPCKGEN_BASE+0x144))
#define CLK_CFG_4_CLR	((UINT32P)(TOPCKGEN_BASE+0x148))
#define CLK_CFG_5	((UINT32P)(TOPCKGEN_BASE+0x150))
#define CLK_CFG_5_SET	((UINT32P)(TOPCKGEN_BASE+0x154))
#define CLK_CFG_5_CLR	((UINT32P)(TOPCKGEN_BASE+0x158))
#define CLK_CFG_6	((UINT32P)(TOPCKGEN_BASE+0x160))
#define CLK_CFG_6_SET	((UINT32P)(TOPCKGEN_BASE+0x164))
#define CLK_CFG_6_CLR	((UINT32P)(TOPCKGEN_BASE+0x168))
#define CLK_CFG_7	((UINT32P)(TOPCKGEN_BASE+0x170))
#define CLK_CFG_7_SET	((UINT32P)(TOPCKGEN_BASE+0x174))
#define CLK_CFG_7_CLR	((UINT32P)(TOPCKGEN_BASE+0x178))
#define CLK_CFG_8	((UINT32P)(TOPCKGEN_BASE+0x180))
#define CLK_CFG_8_SET	((UINT32P)(TOPCKGEN_BASE+0x184))
#define CLK_CFG_8_CLR	((UINT32P)(TOPCKGEN_BASE+0x188))
#define CLK_CFG_9	((UINT32P)(TOPCKGEN_BASE+0x190))
#define CLK_CFG_9_SET	((UINT32P)(TOPCKGEN_BASE+0x194))
#define CLK_CFG_9_CLR	((UINT32P)(TOPCKGEN_BASE+0x198))
#define CLK_CFG_10	((UINT32P)(TOPCKGEN_BASE+0x1a0))
#define CLK_CFG_10_SET	((UINT32P)(TOPCKGEN_BASE+0x1a4))
#define CLK_CFG_10_CLR	((UINT32P)(TOPCKGEN_BASE+0x1a8))
#define CLK_CFG_11	((UINT32P)(TOPCKGEN_BASE+0x1b0))
#define CLK_CFG_11_SET	((UINT32P)(TOPCKGEN_BASE+0x1b4))
#define CLK_CFG_11_CLR	((UINT32P)(TOPCKGEN_BASE+0x1b8))
#define CLK_CFG_12	((UINT32P)(TOPCKGEN_BASE+0x1c0))
#define CLK_CFG_12_SET	((UINT32P)(TOPCKGEN_BASE+0x1c4))
#define CLK_CFG_12_CLR	((UINT32P)(TOPCKGEN_BASE+0x1c8))
#define CLK_CFG_13	((UINT32P)(TOPCKGEN_BASE+0x1d0))
#define CLK_CFG_13_SET	((UINT32P)(TOPCKGEN_BASE+0x1d4))
#define CLK_CFG_13_CLR	((UINT32P)(TOPCKGEN_BASE+0x1d8))
#define CLK_CFG_14	((UINT32P)(TOPCKGEN_BASE+0x1e0))
#define CLK_CFG_14_SET	((UINT32P)(TOPCKGEN_BASE+0x1e4))
#define CLK_CFG_14_CLR	((UINT32P)(TOPCKGEN_BASE+0x1e8))
#define CLK_CFG_15	((UINT32P)(TOPCKGEN_BASE+0x1f0))
#define CLK_CFG_15_SET	((UINT32P)(TOPCKGEN_BASE+0x1f4))
#define CLK_CFG_15_CLR	((UINT32P)(TOPCKGEN_BASE+0x1f8))
#define CLK_CFG_16	((UINT32P)(TOPCKGEN_BASE+0x200))
#define CLK_CFG_16_SET	((UINT32P)(TOPCKGEN_BASE+0x204))
#define CLK_CFG_16_CLR	((UINT32P)(TOPCKGEN_BASE+0x208))
#define CLK_CFG_20	((UINT32P)(TOPCKGEN_BASE+0x210))
#define CLK_CFG_21	((UINT32P)(TOPCKGEN_BASE+0x214))
#define CLK_CFG_22	((UINT32P)(TOPCKGEN_BASE+0x218))
#define CLK_CFG_23	((UINT32P)(TOPCKGEN_BASE+0x220))
#define CLK_CFG_24	((UINT32P)(TOPCKGEN_BASE+0x224))
#define CLK_CFG_25	((UINT32P)(TOPCKGEN_BASE+0x228))
#define CLK_CFG_26	((UINT32P)(TOPCKGEN_BASE+0x230))
#define CLK_CFG_26_SET	((UINT32P)(TOPCKGEN_BASE+0x234))
#define CLK_CFG_26_CLR	((UINT32P)(TOPCKGEN_BASE+0x238))
#define CLK_CFG_27	((UINT32P)(TOPCKGEN_BASE+0x240))
#define CLK_CFG_27_SET	((UINT32P)(TOPCKGEN_BASE+0x244))
#define CLK_CFG_27_CLR	((UINT32P)(TOPCKGEN_BASE+0x248))
#define CLK_CFG_28	((UINT32P)(TOPCKGEN_BASE+0x250))
#define CLK_CFG_28_SET	((UINT32P)(TOPCKGEN_BASE+0x254))
#define CLK_CFG_28_CLR	((UINT32P)(TOPCKGEN_BASE+0x258))
#define CLK_AUDDIV_0	((UINT32P)(TOPCKGEN_BASE+0x320))
#define CLK_AUDDIV_1	((UINT32P)(TOPCKGEN_BASE+0x324))
#define CLK_AUDDIV_2	((UINT32P)(TOPCKGEN_BASE+0x328))
#define CLK_AUDDIV_3	((UINT32P)(TOPCKGEN_BASE+0x32c))
#define CLK_AUDDIV_4	((UINT32P)(TOPCKGEN_BASE+0x330))
#define AUD_TOP_CFG	((UINT32P)(TOPCKGEN_BASE+0x340))
#define AUD_TOP_MON	((UINT32P)(TOPCKGEN_BASE+0x344))
#define CLK_SCP_CFG_0	((UINT32P)(TOPCKGEN_BASE+0x400))
#define CLK_SCP_CFG_1	((UINT32P)(TOPCKGEN_BASE+0x404))
#define CLK_SCP_CFG_2	((UINT32P)(TOPCKGEN_BASE+0x408))
#define CLK_SCP_CFG_3	((UINT32P)(TOPCKGEN_BASE+0x40c))
#define CLK_MISC_CFG_0	((UINT32P)(TOPCKGEN_BASE+0x410))
#define CLK_MISC_CFG_1	((UINT32P)(TOPCKGEN_BASE+0x414))
#define CLK_MISC_CFG_2	((UINT32P)(TOPCKGEN_BASE+0x418))
#define CLK_MISC_CFG_3	((UINT32P)(TOPCKGEN_BASE+0x41C))
#define CLK_MISC_CFG_4	((UINT32P)(TOPCKGEN_BASE+0x420))
#define CLK_APB_MON	((UINT32P)(TOPCKGEN_BASE+0x480))
#define CLK26CALI_0	((UINT32P)(TOPCKGEN_BASE+0x520))
#define CLK26CALI_1	((UINT32P)(TOPCKGEN_BASE+0x524))
#define CLK26CALI_2	((UINT32P)(TOPCKGEN_BASE+0x528))
#define CKSTA_REG	((UINT32P)(TOPCKGEN_BASE+0x52C))
#define TEST_MODE_CFG	((UINT32P)(TOPCKGEN_BASE+0x530))
#define MBIST_CFG_0	((UINT32P)(TOPCKGEN_BASE+0x600))
#define MBIST_CFG_1	((UINT32P)(TOPCKGEN_BASE+0x604))
#define MBIST_CFG_2	((UINT32P)(TOPCKGEN_BASE+0x608))
#define MBIST_CFG_3	((UINT32P)(TOPCKGEN_BASE+0x60C))
#define CLK_CFG_UPDATE	((UINT32P)(TOPCKGEN_BASE+0x900))
#define CLK_MEM_DFS_CFG	((UINT32P)(TOPCKGEN_BASE+0x800))
#define CLK_DBG_CFG	((UINT32P)(TOPCKGEN_BASE+0x80C))

// APB Module toprgu
#define TOPRGU_BASE (0x10211000)
#define WDT_MODE	((UINT32P)(TOPRGU_BASE+0x000))
#define WDT_LENGTH	((UINT32P)(TOPRGU_BASE+0x004))
#define WDT_RESTART	((UINT32P)(TOPRGU_BASE+0x008))
#define WDT_STA	((UINT32P)(TOPRGU_BASE+0x00c))
#define WDT_INTERNAL	((UINT32P)(TOPRGU_BASE+0x010))
#define WDT_SWRST	((UINT32P)(TOPRGU_BASE+0x014))
#define WDT_SWSYSRST	((UINT32P)(TOPRGU_BASE+0x018))
#define WDT_SWSYSRST_PULSE	((UINT32P)(TOPRGU_BASE+0x01C))
#define WDT_NONRST_REG	((UINT32P)(TOPRGU_BASE+0x020))
#define WDT_NONRST_REG2	((UINT32P)(TOPRGU_BASE+0x024))
#define WDT_REQ_MODE	((UINT32P)(TOPRGU_BASE+0x030))
#define WDT_REQ_IRQ_EN	((UINT32P)(TOPRGU_BASE+0x034))
#define WDT_EXT_REQ_CON	((UINT32P)(TOPRGU_BASE+0x038))
#define WDT_DEBUG_CTL	((UINT32P)(TOPRGU_BASE+0x040))
#define WDT_LATCH_CTL	((UINT32P)(TOPRGU_BASE+0x044))
#define WDT_LATCH_CTL2	((UINT32P)(TOPRGU_BASE+0x048))
#define WDT_INTERCORE_SYNC	((UINT32P)(TOPRGU_BASE+0x050))
#define WDT_INTERCORE_SYNC_SET	((UINT32P)(TOPRGU_BASE+0x054))
#define WDT_INTERCORE_SYNC_CLR	((UINT32P)(TOPRGU_BASE+0x058))
#define WDT_INTERCORE_SYNC2	((UINT32P)(TOPRGU_BASE+0x05C))
#define WDT_INTERCORE_SYNC2_SET	((UINT32P)(TOPRGU_BASE+0x060))
#define WDT_INTERCORE_SYNC2_CLR	((UINT32P)(TOPRGU_BASE+0x064))
#define WDT_RSTDEG_EN1	((UINT32P)(TOPRGU_BASE+0x080))
#define WDT_RSTDEG_EN2	((UINT32P)(TOPRGU_BASE+0x084))
#define WDT_SYSDBG_EN1	((UINT32P)(TOPRGU_BASE+0x088))
#define WDT_SYSDBG_EN2	((UINT32P)(TOPRGU_BASE+0x08C))
#define WDT_RESET_PROTECT	((UINT32P)(TOPRGU_BASE+0x090))
#define WDT_DEBUG_CTL2	((UINT32P)(TOPRGU_BASE+0x0A0))
#define DEBUG_0_REG	((UINT32P)(TOPRGU_BASE+0x500))
#define DEBUG_1_REG	((UINT32P)(TOPRGU_BASE+0x504))
#define DEBUG_2_REG	((UINT32P)(TOPRGU_BASE+0x508))
#define DEBUG_3_REG	((UINT32P)(TOPRGU_BASE+0x50C))
#define DEBUG_4_REG	((UINT32P)(TOPRGU_BASE+0x510))
#define DEBUG_5_REG	((UINT32P)(TOPRGU_BASE+0x514))

// APB Module apmixed
#define APMIXED_BASE (0x10212000)
#define AP_PLL_CON0	((UINT32P)(APMIXED_BASE+0x0000))
#define AP_PLL_CON1	((UINT32P)(APMIXED_BASE+0x0004))
#define AP_PLL_CON2	((UINT32P)(APMIXED_BASE+0x0008))
#define AP_PLL_CON3	((UINT32P)(APMIXED_BASE+0x000C))
#define AP_PLL_CON4	((UINT32P)(APMIXED_BASE+0x0010))
#define AP_PLL_CON5	((UINT32P)(APMIXED_BASE+0x0014))
#define AP_PLL_CON6	((UINT32P)(APMIXED_BASE+0x0018))
#define AP_PLL_CON7	((UINT32P)(APMIXED_BASE+0x001C))
#define AP_PLL_CON8	((UINT32P)(APMIXED_BASE+0x0020))
#define CLKSQ_STB_CON0	((UINT32P)(APMIXED_BASE+0x0024))
#define PLL_PWR_CON0	((UINT32P)(APMIXED_BASE+0x0028))
#define PLL_PWR_CON1	((UINT32P)(APMIXED_BASE+0x002C))
#define PLL_ISO_CON0	((UINT32P)(APMIXED_BASE+0x0030))
#define PLL_ISO_CON1	((UINT32P)(APMIXED_BASE+0x0034))
#define PLL_STB_CON0	((UINT32P)(APMIXED_BASE+0x0038))
#define DIV_STB_CON0	((UINT32P)(APMIXED_BASE+0x003C))
#define PLL_CHG_CON0	((UINT32P)(APMIXED_BASE+0x0040))
#define PLL_TEST_CON0	((UINT32P)(APMIXED_BASE+0x0044))
#define PLL_TEST_CON1	((UINT32P)(APMIXED_BASE+0x0048))
#define PLL_TEST_CON2	((UINT32P)(APMIXED_BASE+0x004C))
#define FSMIPLL_CON0	((UINT32P)(APMIXED_BASE+0x0200))
#define FSMIPLL_CON1	((UINT32P)(APMIXED_BASE+0x0204))
#define FSMIPLL_CON2	((UINT32P)(APMIXED_BASE+0x0208))
#define FSMIPLL_PWR_CON0	((UINT32P)(APMIXED_BASE+0x020C))
#define GPUPLL_CON0	((UINT32P)(APMIXED_BASE+0x0210))
#define GPUPLL_CON1	((UINT32P)(APMIXED_BASE+0x0214))
#define GPUPLL_CON2	((UINT32P)(APMIXED_BASE+0x0218))
#define GPUPLL_PWR_CON0	((UINT32P)(APMIXED_BASE+0x021C))
#define MPLL_CON0	((UINT32P)(APMIXED_BASE+0x0220))
#define MPLL_CON1	((UINT32P)(APMIXED_BASE+0x0224))
#define MPLL_CON2	((UINT32P)(APMIXED_BASE+0x0228))
#define MPLL_PWR_CON0	((UINT32P)(APMIXED_BASE+0x022C))
#define MAINPLL_CON0	((UINT32P)(APMIXED_BASE+0x0230))
#define MAINPLL_CON1	((UINT32P)(APMIXED_BASE+0x0234))
#define MAINPLL_CON2	((UINT32P)(APMIXED_BASE+0x0238))
#define MAINPLL_PWR_CON0	((UINT32P)(APMIXED_BASE+0x023C))
#define UNIVPLL_CON0	((UINT32P)(APMIXED_BASE+0x0240))
#define UNIVPLL_CON1	((UINT32P)(APMIXED_BASE+0x0244))
#define UNIVPLL_CON2	((UINT32P)(APMIXED_BASE+0x0248))
#define UNIVPLL_PWR_CON0	((UINT32P)(APMIXED_BASE+0x024C))
#define MSDCPLL_CON0	((UINT32P)(APMIXED_BASE+0x0250))
#define MSDCPLL_CON1	((UINT32P)(APMIXED_BASE+0x0254))
#define MSDCPLL_CON2	((UINT32P)(APMIXED_BASE+0x0258))
#define MSDCPLL_PWR_CON0	((UINT32P)(APMIXED_BASE+0x025C))
#define MMPLL_CON0	((UINT32P)(APMIXED_BASE+0x0260))
#define MMPLL_CON1	((UINT32P)(APMIXED_BASE+0x0264))
#define MMPLL_CON2	((UINT32P)(APMIXED_BASE+0x0268))
#define MMPLL_PWR_CON0	((UINT32P)(APMIXED_BASE+0x026C))
#define VCODECPLL_CON0	((UINT32P)(APMIXED_BASE+0x0270))
#define VCODECPLL_CON1	((UINT32P)(APMIXED_BASE+0x0274))
#define VCODECPLL_CON2	((UINT32P)(APMIXED_BASE+0x0278))
#define VCODECPLL_PWR_CON0	((UINT32P)(APMIXED_BASE+0x027C))
#define TVDPLL_CON0	((UINT32P)(APMIXED_BASE+0x0280))
#define TVDPLL_CON1	((UINT32P)(APMIXED_BASE+0x0284))
#define TVDPLL_CON2	((UINT32P)(APMIXED_BASE+0x0288))
#define TVDPLL_PWR_CON0	((UINT32P)(APMIXED_BASE+0x028C))
#define EMIPLL_CON0	((UINT32P)(APMIXED_BASE+0x0290))
#define EMIPLL_CON1	((UINT32P)(APMIXED_BASE+0x0294))
#define EMIPLL_CON2	((UINT32P)(APMIXED_BASE+0x0298))
#define EMIPLL_PWR_CON0	((UINT32P)(APMIXED_BASE+0x029C))
#define APLL1_CON0	((UINT32P)(APMIXED_BASE+0x02A0))
#define APLL1_CON1	((UINT32P)(APMIXED_BASE+0x02A4))
#define APLL1_CON2	((UINT32P)(APMIXED_BASE+0x02A8))
#define APLL1_CON3	((UINT32P)(APMIXED_BASE+0x02AC))
#define APLL1_CON4	((UINT32P)(APMIXED_BASE+0x02B0))
#define APLL1_CON5	((UINT32P)(APMIXED_BASE+0x02B4))
#define APLL1_PWR_CON0	((UINT32P)(APMIXED_BASE+0x02B8))
#define APLL2_CON0	((UINT32P)(APMIXED_BASE+0x02C0))
#define APLL2_CON1	((UINT32P)(APMIXED_BASE+0x02C4))
#define APLL2_CON2	((UINT32P)(APMIXED_BASE+0x02C8))
#define APLL2_CON3	((UINT32P)(APMIXED_BASE+0x02CC))
#define APLL2_CON4	((UINT32P)(APMIXED_BASE+0x02D0))
#define APLL2_CON5	((UINT32P)(APMIXED_BASE+0x02D4))
#define APLL2_PWR_CON0	((UINT32P)(APMIXED_BASE+0x02D8))
#define AUDPLL_CON0	((UINT32P)(APMIXED_BASE+0x02DC))
#define AUDPLL_CON1	((UINT32P)(APMIXED_BASE+0x02E0))
#define ARMPLL1_CON0	((UINT32P)(APMIXED_BASE+0x0310))
#define ARMPLL1_CON1	((UINT32P)(APMIXED_BASE+0x0314))
#define ARMPLL1_CON2	((UINT32P)(APMIXED_BASE+0x0318))
#define ARMPLL1_PWR_CON0	((UINT32P)(APMIXED_BASE+0x031C))
#define ARMPLL2_CON0	((UINT32P)(APMIXED_BASE+0x0320))
#define ARMPLL2_CON1	((UINT32P)(APMIXED_BASE+0x0324))
#define ARMPLL2_CON2	((UINT32P)(APMIXED_BASE+0x0328))
#define ARMPLL2_PWR_CON0	((UINT32P)(APMIXED_BASE+0x032C))
#define ARMPLL3_CON0	((UINT32P)(APMIXED_BASE+0x0330))
#define ARMPLL3_CON1	((UINT32P)(APMIXED_BASE+0x0334))
#define ARMPLL3_CON2	((UINT32P)(APMIXED_BASE+0x0338))
#define ARMPLL3_PWR_CON0	((UINT32P)(APMIXED_BASE+0x033C))
#define ARMPLL4_CON0	((UINT32P)(APMIXED_BASE+0x0340))
#define ARMPLL4_CON1	((UINT32P)(APMIXED_BASE+0x0344))
#define ARMPLL4_CON2	((UINT32P)(APMIXED_BASE+0x0348))
#define ARMPLL4_PWR_CON0	((UINT32P)(APMIXED_BASE+0x034C))
#define CCIPLL_CON0	((UINT32P)(APMIXED_BASE+0x0350))
#define CCIPLL_CON1	((UINT32P)(APMIXED_BASE+0x0354))
#define CCIPLL_CON2	((UINT32P)(APMIXED_BASE+0x0358))
#define CCIPLL_PWR_CON0	((UINT32P)(APMIXED_BASE+0x035C))
#define MDPLL_CON0	((UINT32P)(APMIXED_BASE+0x03A0))
#define MDPLL_CON1	((UINT32P)(APMIXED_BASE+0x03A4))
#define MDPLL_CON2	((UINT32P)(APMIXED_BASE+0x03A8))
#define MDPLL_CON3	((UINT32P)(APMIXED_BASE+0x03AC))
#define MDPLL_CON4	((UINT32P)(APMIXED_BASE+0x03B0))
#define MDPLL_TEST_CON0	((UINT32P)(APMIXED_BASE+0x03B4))
#define MDPLL_TEST_CON1	((UINT32P)(APMIXED_BASE+0x03B8))
#define AP_AUXADC_CON0	((UINT32P)(APMIXED_BASE+0x0400))
#define AP_AUXADC_CON1	((UINT32P)(APMIXED_BASE+0x0404))
#define AP_AUXADC_CON2	((UINT32P)(APMIXED_BASE+0x0408))
#define AP_AUXADC_CON3	((UINT32P)(APMIXED_BASE+0x040C))
#define AP_AUXADC_CON4	((UINT32P)(APMIXED_BASE+0x0410))
#define AP_AUXADC_CON5	((UINT32P)(APMIXED_BASE+0x0414))
#define TS_CON0	((UINT32P)(APMIXED_BASE+0x0600))
#define TS_CON1	((UINT32P)(APMIXED_BASE+0x0604))
#define TS_CON2	((UINT32P)(APMIXED_BASE+0x0608))
#define AP_ABIST_MON_CON0	((UINT32P)(APMIXED_BASE+0x0800))
#define AP_ABIST_MON_CON1	((UINT32P)(APMIXED_BASE+0x0804))
#define AP_ABIST_MON_CON2	((UINT32P)(APMIXED_BASE+0x0808))
#define AP_ABIST_MON_CON3	((UINT32P)(APMIXED_BASE+0x080C))
#define OCCSCAN_CON0	((UINT32P)(APMIXED_BASE+0x0810))
#define OCCSCAN_CON1	((UINT32P)(APMIXED_BASE+0x0814))
#define OCCSCAN_CON2	((UINT32P)(APMIXED_BASE+0x0818))
#define CLKDIV_CON0	((UINT32P)(APMIXED_BASE+0x081C))
#define CKSYS_OCC_SEL0	((UINT32P)(APMIXED_BASE+0x0840))
#define CKSYS_OCC_SEL1	((UINT32P)(APMIXED_BASE+0x0844))
#define CKSYS_OCC_SEL2	((UINT32P)(APMIXED_BASE+0x0848))
#define CKSYS_OCC_SEL3	((UINT32P)(APMIXED_BASE+0x084C))
#define CKSYS_OCC_SEL4	((UINT32P)(APMIXED_BASE+0x0850))
#define CKSYS_OCC_SEL5	((UINT32P)(APMIXED_BASE+0x0854))
#define CKSYS_OCC_TSTSEL0	((UINT32P)(APMIXED_BASE+0x0858))
#define CKSYS_OCC_TSTSEL1	((UINT32P)(APMIXED_BASE+0x085C))
#define CKSYS_OCC_TSTSEL2	((UINT32P)(APMIXED_BASE+0x0860))
#define RSV_RW0_CON0	((UINT32P)(APMIXED_BASE+0x0900))
#define RSV_RW0_CON1	((UINT32P)(APMIXED_BASE+0x0904))
#define RSV_RW0_CON2	((UINT32P)(APMIXED_BASE+0x0908))
#define RSV_RW0_CON3	((UINT32P)(APMIXED_BASE+0x090C))
#define RSV_RO_CON0	((UINT32P)(APMIXED_BASE+0x0910))
#define RSV_RO_CON1	((UINT32P)(APMIXED_BASE+0x0914))
#define RSV_RO_CON2	((UINT32P)(APMIXED_BASE+0x0918))
#define RSV_RO_CON3	((UINT32P)(APMIXED_BASE+0x091C))

// APB Module fhctl
#define FHCTL_BASE (0x10212E00)
#define FHCTL_HP_EN	((UINT32P)(FHCTL_BASE+0x0000))
#define FHCTL_CLK_CON	((UINT32P)(FHCTL_BASE+0x0004))
#define FHCTL_RST_CON	((UINT32P)(FHCTL_BASE+0x0008))
#define FHCTL_SLOPE0	((UINT32P)(FHCTL_BASE+0x000C))
#define FHCTL_SLOPE1	((UINT32P)(FHCTL_BASE+0x0010))
#define FHCTL_DSSC_CFG	((UINT32P)(FHCTL_BASE+0x0014))
#define FHCTL_DSSC0_CON	((UINT32P)(FHCTL_BASE+0x0018))
#define FHCTL_DSSC1_CON	((UINT32P)(FHCTL_BASE+0x001C))
#define FHCTL_DSSC2_CON	((UINT32P)(FHCTL_BASE+0x0020))
#define FHCTL_DSSC3_CON	((UINT32P)(FHCTL_BASE+0x0024))
#define FHCTL_DSSC4_CON	((UINT32P)(FHCTL_BASE+0x0028))
#define FHCTL_DSSC5_CON	((UINT32P)(FHCTL_BASE+0x002C))
#define FHCTL_DSSC6_CON	((UINT32P)(FHCTL_BASE+0x0030))
#define FHCTL_DSSC7_CON	((UINT32P)(FHCTL_BASE+0x0034))
#define FHCTL0_CFG	((UINT32P)(FHCTL_BASE+0x0038))
#define FHCTL0_UPDNLMT	((UINT32P)(FHCTL_BASE+0x003C))
#define FHCTL0_DDS	((UINT32P)(FHCTL_BASE+0x0040))
#define FHCTL0_DVFS	((UINT32P)(FHCTL_BASE+0x0044))
#define FHCTL0_MON	((UINT32P)(FHCTL_BASE+0x0048))
#define FHCTL1_CFG	((UINT32P)(FHCTL_BASE+0x004C))
#define FHCTL1_UPDNLMT	((UINT32P)(FHCTL_BASE+0x0050))
#define FHCTL1_DDS	((UINT32P)(FHCTL_BASE+0x0054))
#define FHCTL1_DVFS	((UINT32P)(FHCTL_BASE+0x0058))
#define FHCTL1_MON	((UINT32P)(FHCTL_BASE+0x005C))
#define FHCTL2_CFG	((UINT32P)(FHCTL_BASE+0x0060))
#define FHCTL2_UPDNLMT	((UINT32P)(FHCTL_BASE+0x0064))
#define FHCTL2_DDS	((UINT32P)(FHCTL_BASE+0x0068))
#define FHCTL2_DVFS	((UINT32P)(FHCTL_BASE+0x006C))
#define FHCTL2_MON	((UINT32P)(FHCTL_BASE+0x0070))
#define FHCTL3_CFG	((UINT32P)(FHCTL_BASE+0x0074))
#define FHCTL3_UPDNLMT	((UINT32P)(FHCTL_BASE+0x0078))
#define FHCTL3_DDS	((UINT32P)(FHCTL_BASE+0x007C))
#define FHCTL3_DVFS	((UINT32P)(FHCTL_BASE+0x0080))
#define FHCTL3_MON	((UINT32P)(FHCTL_BASE+0x0084))
#define FHCTL4_CFG	((UINT32P)(FHCTL_BASE+0x0088))
#define FHCTL4_UPDNLMT	((UINT32P)(FHCTL_BASE+0x008C))
#define FHCTL4_DDS	((UINT32P)(FHCTL_BASE+0x0090))
#define FHCTL4_DVFS	((UINT32P)(FHCTL_BASE+0x0094))
#define FHCTL4_MON	((UINT32P)(FHCTL_BASE+0x0098))
#define FHCTL5_CFG	((UINT32P)(FHCTL_BASE+0x009C))
#define FHCTL5_UPDNLMT	((UINT32P)(FHCTL_BASE+0x00A0))
#define FHCTL5_DDS	((UINT32P)(FHCTL_BASE+0x00A4))
#define FHCTL5_DVFS	((UINT32P)(FHCTL_BASE+0x00A8))
#define FHCTL5_MON	((UINT32P)(FHCTL_BASE+0x00AC))
#define FHCTL6_CFG	((UINT32P)(FHCTL_BASE+0x00B0))
#define FHCTL6_UPDNLMT	((UINT32P)(FHCTL_BASE+0x00B4))
#define FHCTL6_DDS	((UINT32P)(FHCTL_BASE+0x00B8))
#define FHCTL6_DVFS	((UINT32P)(FHCTL_BASE+0x00BC))
#define FHCTL6_MON	((UINT32P)(FHCTL_BASE+0x00C0))
#define FHCTL7_CFG	((UINT32P)(FHCTL_BASE+0x00C4))
#define FHCTL7_UPDNLMT	((UINT32P)(FHCTL_BASE+0x00C8))
#define FHCTL7_DDS	((UINT32P)(FHCTL_BASE+0x00CC))
#define FHCTL7_DVFS	((UINT32P)(FHCTL_BASE+0x00D0))
#define FHCTL7_MON	((UINT32P)(FHCTL_BASE+0x00D4))
#define FHCTL8_CFG	((UINT32P)(FHCTL_BASE+0x00D8))
#define FHCTL8_UPDNLMT	((UINT32P)(FHCTL_BASE+0x00DC))
#define FHCTL8_DDS	((UINT32P)(FHCTL_BASE+0x00E0))
#define FHCTL8_DVFS	((UINT32P)(FHCTL_BASE+0x00E4))
#define FHCTL8_MON	((UINT32P)(FHCTL_BASE+0x00E8))
#define FHCTL9_CFG	((UINT32P)(FHCTL_BASE+0x00EC))
#define FHCTL9_UPDNLMT	((UINT32P)(FHCTL_BASE+0x00F0))
#define FHCTL9_DDS	((UINT32P)(FHCTL_BASE+0x00F4))
#define FHCTL9_DVFS	((UINT32P)(FHCTL_BASE+0x00F8))
#define FHCTL9_MON	((UINT32P)(FHCTL_BASE+0x00FC))
#define FHCTL10_CFG	((UINT32P)(FHCTL_BASE+0x0100))
#define FHCTL10_UPDNLMT	((UINT32P)(FHCTL_BASE+0x0104))
#define FHCTL10_DDS	((UINT32P)(FHCTL_BASE+0x0108))
#define FHCTL10_DVFS	((UINT32P)(FHCTL_BASE+0x010C))
#define FHCTL10_MON	((UINT32P)(FHCTL_BASE+0x0110))
#define FHCTL11_CFG	((UINT32P)(FHCTL_BASE+0x0114))
#define FHCTL11_UPDNLMT	((UINT32P)(FHCTL_BASE+0x0118))
#define FHCTL11_DDS	((UINT32P)(FHCTL_BASE+0x011C))
#define FHCTL11_DVFS	((UINT32P)(FHCTL_BASE+0x0120))
#define FHCTL11_MON	((UINT32P)(FHCTL_BASE+0x0124))
#define FHCTL12_CFG	((UINT32P)(FHCTL_BASE+0x0128))
#define FHCTL12_UPDNLMT	((UINT32P)(FHCTL_BASE+0x012C))
#define FHCTL12_DDS	((UINT32P)(FHCTL_BASE+0x0130))
#define FHCTL12_DVFS	((UINT32P)(FHCTL_BASE+0x0134))
#define FHCTL12_MON	((UINT32P)(FHCTL_BASE+0x0138))
#define FHCTL13_CFG	((UINT32P)(FHCTL_BASE+0x013C))
#define FHCTL13_UPDNLMT	((UINT32P)(FHCTL_BASE+0x0140))
#define FHCTL13_DDS	((UINT32P)(FHCTL_BASE+0x0144))
#define FHCTL13_DVFS	((UINT32P)(FHCTL_BASE+0x0148))
#define FHCTL13_MON	((UINT32P)(FHCTL_BASE+0x014C))
#define FHCTL14_CFG	((UINT32P)(FHCTL_BASE+0x0150))
#define FHCTL14_UPDNLMT	((UINT32P)(FHCTL_BASE+0x0154))
#define FHCTL14_DDS	((UINT32P)(FHCTL_BASE+0x0158))
#define FHCTL14_DVFS	((UINT32P)(FHCTL_BASE+0x015C))
#define FHCTL14_MON	((UINT32P)(FHCTL_BASE+0x0160))

// APB Module smi
#define SMI_COMMON_AO_BASE (0x1021A000)
#define SMI_CAPABILITY	((UINT32P)(SMI_COMMON_AO_BASE+0x000))
#define SMI_CON	((UINT32P)(SMI_COMMON_AO_BASE+0x010))
#define SMI_CON_SET	((UINT32P)(SMI_COMMON_AO_BASE+0x014))
#define SMI_CON_CLR	((UINT32P)(SMI_COMMON_AO_BASE+0x018))
#define SMI_ABIST_CON	((UINT32P)(SMI_COMMON_AO_BASE+0x020))
#define SMI_IRQ_STATUS	((UINT32P)(SMI_COMMON_AO_BASE+0x170))
#define SMI_INT_ASSERT_ID	((UINT32P)(SMI_COMMON_AO_BASE+0x174))
#define SMI_MON_ENA	((UINT32P)(SMI_COMMON_AO_BASE+0x1a0))
#define SMI_MON_CLR	((UINT32P)(SMI_COMMON_AO_BASE+0x1a4))
#define SMI_MON_TYPE	((UINT32P)(SMI_COMMON_AO_BASE+0x1ac))
#define SMI_MON_CON	((UINT32P)(SMI_COMMON_AO_BASE+0x1b0))
#define SMI_MON_ACT_CNT	((UINT32P)(SMI_COMMON_AO_BASE+0x1c0))
#define SMI_MON_REQ_CNT	((UINT32P)(SMI_COMMON_AO_BASE+0x1c4))
#define SMI_MON_IDL_CNT	((UINT32P)(SMI_COMMON_AO_BASE+0x1c8))
#define SMI_MON_BEA_CNT	((UINT32P)(SMI_COMMON_AO_BASE+0x1cc))
#define SMI_MON_BYT_CNT	((UINT32P)(SMI_COMMON_AO_BASE+0x1d0))
#define SMI_MON_CP_CNT	((UINT32P)(SMI_COMMON_AO_BASE+0x1d4))
#define SMI_MON_DP_CNT	((UINT32P)(SMI_COMMON_AO_BASE+0x1d8))
#define SMI_MON_CDP_MAX	((UINT32P)(SMI_COMMON_AO_BASE+0x1dc))
#define SMI_MON_COS_MAX	((UINT32P)(SMI_COMMON_AO_BASE+0x1e0))
#define SMI_MON_BUS_REQ0	((UINT32P)(SMI_COMMON_AO_BASE+0x1f0))
#define SMI_MON_BUS_REQ1	((UINT32P)(SMI_COMMON_AO_BASE+0x1f4))
#define SMI_MON_BUS_REQ2	((UINT32P)(SMI_COMMON_AO_BASE+0x1f8))
#define SMI_MON_BUS_REQ3	((UINT32P)(SMI_COMMON_AO_BASE+0x1fc))
#define SMI_BWF_CTRL	((UINT32P)(SMI_COMMON_AO_BASE+0x200))
#define SMI_BWF_M0	((UINT32P)(SMI_COMMON_AO_BASE+0x204))
#define SMI_BWF_M1	((UINT32P)(SMI_COMMON_AO_BASE+0x208))
#define SMI_BWF_M2	((UINT32P)(SMI_COMMON_AO_BASE+0x20c))
#define SMI_BWF_M3	((UINT32P)(SMI_COMMON_AO_BASE+0x210))
#define SMI_BWF_M4	((UINT32P)(SMI_COMMON_AO_BASE+0x214))
#define SMI_BWF_M5	((UINT32P)(SMI_COMMON_AO_BASE+0x218))
#define SMI_BWF_M6	((UINT32P)(SMI_COMMON_AO_BASE+0x21C))
#define SMI_BUS_SEL	((UINT32P)(SMI_COMMON_AO_BASE+0x220))
#define SMI_CUR_BUS	((UINT32P)(SMI_COMMON_AO_BASE+0x224))
#define SMI_WRR_REG0	((UINT32P)(SMI_COMMON_AO_BASE+0x228))
#define SMI_WRR_REG1	((UINT32P)(SMI_COMMON_AO_BASE+0x22c))
#define SMI_READ_FIFO_TH	((UINT32P)(SMI_COMMON_AO_BASE+0x230))
#define SMI_M4U_TH	((UINT32P)(SMI_COMMON_AO_BASE+0x234))
#define SMI_FIFO_TH2	((UINT32P)(SMI_COMMON_AO_BASE+0x238))
#define SMI_PREULTRA_MASK0	((UINT32P)(SMI_COMMON_AO_BASE+0x23C))
#define SMI_PREULTRA_MASK1	((UINT32P)(SMI_COMMON_AO_BASE+0x240))
#define SMI_DCM	((UINT32P)(SMI_COMMON_AO_BASE+0x300))
#define SMI_ELA	((UINT32P)(SMI_COMMON_AO_BASE+0x304))
#define SMI_COMMON_HIST_REC_0	((UINT32P)(SMI_COMMON_AO_BASE+0x500))
#define SMI_COMMON_HIST_REC_1	((UINT32P)(SMI_COMMON_AO_BASE+0x504))
#define SMI_COMMON_HIST_REC_2	((UINT32P)(SMI_COMMON_AO_BASE+0x508))
#define SMI_COMMON_HIST_REC_3	((UINT32P)(SMI_COMMON_AO_BASE+0x50C))
#define SMI_COMMON_HIST_REC_4	((UINT32P)(SMI_COMMON_AO_BASE+0x510))
#define SMI_COMMON_HIST_REC_5	((UINT32P)(SMI_COMMON_AO_BASE+0x514))
#define SMI_COMMON_HIST_REC_6	((UINT32P)(SMI_COMMON_AO_BASE+0x518))
#define SMI_COMMON_HIST_REC_7	((UINT32P)(SMI_COMMON_AO_BASE+0x51c))
#define SMI_COMMON_HIST_REC_8	((UINT32P)(SMI_COMMON_AO_BASE+0x520))
#define SMI_COMMON_HIST_REC_9	((UINT32P)(SMI_COMMON_AO_BASE+0x524))
#define SMI_COMMON_HIST_REC_10	((UINT32P)(SMI_COMMON_AO_BASE+0x528))
#define SMI_D_VIO_CON0	((UINT32P)(SMI_COMMON_AO_BASE+0x550))
#define SMI_D_VIO_CON1	((UINT32P)(SMI_COMMON_AO_BASE+0x554))
#define SMI_D_VIO_CON2	((UINT32P)(SMI_COMMON_AO_BASE+0x558))
#define SMI_D_VIO_CON3	((UINT32P)(SMI_COMMON_AO_BASE+0x55C))
#define SMI_D_VIO_STA0	((UINT32P)(SMI_COMMON_AO_BASE+0x560))
#define SMI_D_VIO_STA1	((UINT32P)(SMI_COMMON_AO_BASE+0x564))
#define SMI_D_VIO_STA2	((UINT32P)(SMI_COMMON_AO_BASE+0x568))
#define SMI_D_VIO_STA3	((UINT32P)(SMI_COMMON_AO_BASE+0x56C))
#define SMI_VIO_DBG0	((UINT32P)(SMI_COMMON_AO_BASE+0x570))
#define SMI_VIO_DBG1	((UINT32P)(SMI_COMMON_AO_BASE+0x574))
#define SMI_SECUR_CON0	((UINT32P)(SMI_COMMON_AO_BASE+0x5C0))
#define SMI_SECUR_CON1	((UINT32P)(SMI_COMMON_AO_BASE+0x5C4))
#define SMI_SECUR_CON2	((UINT32P)(SMI_COMMON_AO_BASE+0x5C8))
#define SMI_SECUR_CON3	((UINT32P)(SMI_COMMON_AO_BASE+0x5CC))
#define SMI_SECUR_CON4	((UINT32P)(SMI_COMMON_AO_BASE+0x5D0))
#define SMI_SECUR_CON5	((UINT32P)(SMI_COMMON_AO_BASE+0x5D4))
#define SMI_SECUR_CON6	((UINT32P)(SMI_COMMON_AO_BASE+0x5D8))
#define SMI_SECUR_CON7	((UINT32P)(SMI_COMMON_AO_BASE+0x5DC))
#define SMI_SECUR_CON8	((UINT32P)(SMI_COMMON_AO_BASE+0x5E0))
#define SMI_SECUR_CON9	((UINT32P)(SMI_COMMON_AO_BASE+0x5E4))
#define SMI_SECUR_CON_G3D	((UINT32P)(SMI_COMMON_AO_BASE+0x5E8))
#define SMI_ISPSYS_SEN	((UINT32P)(SMI_COMMON_AO_BASE+0x600))
#define SMI_ISPSYS_SRAM_RNG0	((UINT32P)(SMI_COMMON_AO_BASE+0x620))
#define SMI_ISPSYS_SRAM_RNG1	((UINT32P)(SMI_COMMON_AO_BASE+0x624))
#define SMI_ISPSYS_SRAM_RNG2	((UINT32P)(SMI_COMMON_AO_BASE+0x628))
#define SMI_ISPSYS_SRAM_RNG3	((UINT32P)(SMI_COMMON_AO_BASE+0x62c))
#define SMI_ISPSYS_SRNG_ACTL_R0	((UINT32P)(SMI_COMMON_AO_BASE+0x630))
#define SMI_ISPSYS_SRNG_ACTL_R1	((UINT32P)(SMI_COMMON_AO_BASE+0x634))
#define SMI_ISPSYS_SRNG_ACTL_R2	((UINT32P)(SMI_COMMON_AO_BASE+0x638))
#define SMI_ISPSYS_SRNG_ACTL_R3	((UINT32P)(SMI_COMMON_AO_BASE+0x63C))
#define SMI_ISPSYS_SRNG_ACTL_R4	((UINT32P)(SMI_COMMON_AO_BASE+0x640))
#define SMI_ISPSYS_D_VIO_CON0	((UINT32P)(SMI_COMMON_AO_BASE+0x650))
#define SMI_ISPSYS_D_VIO_CON1	((UINT32P)(SMI_COMMON_AO_BASE+0x654))
#define SMI_ISPSYS_D_VIO_CON2	((UINT32P)(SMI_COMMON_AO_BASE+0x658))
#define SMI_ISPSYS_D_VIO_CON3	((UINT32P)(SMI_COMMON_AO_BASE+0x65C))
#define SMI_ISPSYS_D_VIO_STA0	((UINT32P)(SMI_COMMON_AO_BASE+0x660))
#define SMI_ISPSYS_D_VIO_STA1	((UINT32P)(SMI_COMMON_AO_BASE+0x664))
#define SMI_ISPSYS_D_VIO_STA2	((UINT32P)(SMI_COMMON_AO_BASE+0x668))
#define SMI_ISPSYS_D_VIO_STA3	((UINT32P)(SMI_COMMON_AO_BASE+0x66C))
#define SMI_ISPSYS_VIO_DBG0	((UINT32P)(SMI_COMMON_AO_BASE+0x670))
#define SMI_ISPSYS_VIO_DBG1	((UINT32P)(SMI_COMMON_AO_BASE+0x674))
#define SMI_DISPSYS_SEN	((UINT32P)(SMI_COMMON_AO_BASE+0x700))
#define SMI_DISPSYS_SRAM_RNG0	((UINT32P)(SMI_COMMON_AO_BASE+0x720))
#define SMI_DISPSYS_SRAM_RNG1	((UINT32P)(SMI_COMMON_AO_BASE+0x724))
#define SMI_DISPSYS_SRAM_RNG2	((UINT32P)(SMI_COMMON_AO_BASE+0x728))
#define SMI_DISPSYS_SRAM_RNG3	((UINT32P)(SMI_COMMON_AO_BASE+0x72c))
#define SMI_DISPSYS_SRNG_ACTL_R0	((UINT32P)(SMI_COMMON_AO_BASE+0x730))
#define SMI_DISPSYS_SRNG_ACTL_R1	((UINT32P)(SMI_COMMON_AO_BASE+0x734))
#define SMI_DISPSYS_SRNG_ACTL_R2	((UINT32P)(SMI_COMMON_AO_BASE+0x738))
#define SMI_DISPSYS_SRNG_ACTL_R3	((UINT32P)(SMI_COMMON_AO_BASE+0x73C))
#define SMI_DISPSYS_SRNG_ACTL_R4	((UINT32P)(SMI_COMMON_AO_BASE+0x740))
#define SMI_DISPSYS_D_VIO_CON0	((UINT32P)(SMI_COMMON_AO_BASE+0x750))
#define SMI_DISPSYS_D_VIO_CON1	((UINT32P)(SMI_COMMON_AO_BASE+0x754))
#define SMI_DISPSYS_D_VIO_CON2	((UINT32P)(SMI_COMMON_AO_BASE+0x758))
#define SMI_DISPSYS_D_VIO_STA0	((UINT32P)(SMI_COMMON_AO_BASE+0x760))
#define SMI_DISPSYS_D_VIO_STA1	((UINT32P)(SMI_COMMON_AO_BASE+0x764))
#define SMI_DISPSYS_D_VIO_STA2	((UINT32P)(SMI_COMMON_AO_BASE+0x768))
#define SMI_DISPSYS_VIO_DBG0	((UINT32P)(SMI_COMMON_AO_BASE+0x770))
#define SMI_DISPSYS_VIO_DBG1	((UINT32P)(SMI_COMMON_AO_BASE+0x774))

// APB Module io_cfg_rb
#define IO_CFG_RB_BASE (0x11C10000)
#define GPIO_RB_IES	((UINT32P)(IO_CFG_RB_BASE+0x000))
#define GPIO_RB_SMT	((UINT32P)(IO_CFG_RB_BASE+0x010))
#define GPIO_RB_TDSEL0	((UINT32P)(IO_CFG_RB_BASE+0x020))
#define GPIO_RB_TDSEL1	((UINT32P)(IO_CFG_RB_BASE+0x030))
#define GPIO_RB_RDSEL0	((UINT32P)(IO_CFG_RB_BASE+0x040))
#define GPIO_RB_RDSEL1	((UINT32P)(IO_CFG_RB_BASE+0x050))
#define GPIO_RB_PULLEN0	((UINT32P)(IO_CFG_RB_BASE+0x060))
#define GPIO_RB_PULLEN1	((UINT32P)(IO_CFG_RB_BASE+0x070))
#define GPIO_RB_PULLSEL0	((UINT32P)(IO_CFG_RB_BASE+0x080))
#define GPIO_RB_PULLSEL1	((UINT32P)(IO_CFG_RB_BASE+0x090))
#define GPIO_RB_DRV0	((UINT32P)(IO_CFG_RB_BASE+0x0A0))
#define GPIO_RB_DRV1	((UINT32P)(IO_CFG_RB_BASE+0x0B0))
#define GPIO_RB_PUPD0	((UINT32P)(IO_CFG_RB_BASE+0x0C0))
#define GPIO_RB_PUPD1	((UINT32P)(IO_CFG_RB_BASE+0x0D0))
#define GPIO_RB_MISC	((UINT32P)(IO_CFG_RB_BASE+0x0E0))
#define GPIO_RB_MODE	((UINT32P)(IO_CFG_RB_BASE+0x0F0))

// APB Module ufs_mp_phy_top
#define UFS_MPHY_BASE (0x11d20000)

// APB Module io_cfg_br
#define IO_CFG_BR_BASE (0x11D30000)
#define GPIO_BR_IES	((UINT32P)(IO_CFG_BR_BASE+0x000))
#define GPIO_BR_SMT	((UINT32P)(IO_CFG_BR_BASE+0x010))
#define GPIO_BR_TDSEL0	((UINT32P)(IO_CFG_BR_BASE+0x020))
#define GPIO_BR_TDSEL1	((UINT32P)(IO_CFG_BR_BASE+0x030))
#define GPIO_BR_RDSEL0	((UINT32P)(IO_CFG_BR_BASE+0x040))
#define GPIO_BR_RDSEL1	((UINT32P)(IO_CFG_BR_BASE+0x050))
#define GPIO_BR_PULLEN0	((UINT32P)(IO_CFG_BR_BASE+0x060))
#define GPIO_BR_PULLEN1	((UINT32P)(IO_CFG_BR_BASE+0x070))
#define GPIO_BR_PULLSEL0	((UINT32P)(IO_CFG_BR_BASE+0x080))
#define GPIO_BR_PULLSEL1	((UINT32P)(IO_CFG_BR_BASE+0x090))
#define GPIO_BR_DRV0	((UINT32P)(IO_CFG_BR_BASE+0x0A0))
#define GPIO_BR_DRV1	((UINT32P)(IO_CFG_BR_BASE+0x0B0))
#define GPIO_BR_PUPD0	((UINT32P)(IO_CFG_BR_BASE+0x0C0))
#define GPIO_BR_PUPD1	((UINT32P)(IO_CFG_BR_BASE+0x0D0))
#define GPIO_BR_MISC	((UINT32P)(IO_CFG_BR_BASE+0x0E0))
#define GPIO_BR_MODE	((UINT32P)(IO_CFG_BR_BASE+0x0F0))

// APB Module io_cfg_bl
#define IO_CFG_BL_BASE (0x11D40000)
#define GPIO_BL_IES	((UINT32P)(IO_CFG_BL_BASE+0x000))
#define GPIO_BL_SMT	((UINT32P)(IO_CFG_BL_BASE+0x010))
#define GPIO_BL_TDSEL0	((UINT32P)(IO_CFG_BL_BASE+0x020))
#define GPIO_BL_TDSEL1	((UINT32P)(IO_CFG_BL_BASE+0x030))
#define GPIO_BL_RDSEL0	((UINT32P)(IO_CFG_BL_BASE+0x040))
#define GPIO_BL_RDSEL1	((UINT32P)(IO_CFG_BL_BASE+0x050))
#define GPIO_BL_PULLEN0	((UINT32P)(IO_CFG_BL_BASE+0x060))
#define GPIO_BL_PULLEN1	((UINT32P)(IO_CFG_BL_BASE+0x070))
#define GPIO_BL_PULLSEL0	((UINT32P)(IO_CFG_BL_BASE+0x080))
#define GPIO_BL_PULLSEL1	((UINT32P)(IO_CFG_BL_BASE+0x090))
#define GPIO_BL_DRV0	((UINT32P)(IO_CFG_BL_BASE+0x0A0))
#define GPIO_BL_DRV1	((UINT32P)(IO_CFG_BL_BASE+0x0B0))
#define GPIO_BL_PUPD0	((UINT32P)(IO_CFG_BL_BASE+0x0C0))
#define GPIO_BL_PUPD1	((UINT32P)(IO_CFG_BL_BASE+0x0D0))
#define GPIO_BL_MISC	((UINT32P)(IO_CFG_BL_BASE+0x0E0))
#define GPIO_BL_MODE	((UINT32P)(IO_CFG_BL_BASE+0x0F0))

// APB Module io_cfg_bm
#define IO_CFG_BM_BASE (0x11D50000)
#define GPIO_BM_IES	((UINT32P)(IO_CFG_BM_BASE+0x000))
#define GPIO_BM_SMT	((UINT32P)(IO_CFG_BM_BASE+0x010))
#define GPIO_BM_TDSEL0	((UINT32P)(IO_CFG_BM_BASE+0x020))
#define GPIO_BM_TDSEL1	((UINT32P)(IO_CFG_BM_BASE+0x030))
#define GPIO_BM_RDSEL0	((UINT32P)(IO_CFG_BM_BASE+0x040))
#define GPIO_BM_RDSEL1	((UINT32P)(IO_CFG_BM_BASE+0x050))
#define GPIO_BM_PULLEN0	((UINT32P)(IO_CFG_BM_BASE+0x060))
#define GPIO_BM_PULLEN1	((UINT32P)(IO_CFG_BM_BASE+0x070))
#define GPIO_BM_PULLSEL0	((UINT32P)(IO_CFG_BM_BASE+0x080))
#define GPIO_BM_PULLSEL1	((UINT32P)(IO_CFG_BM_BASE+0x090))
#define GPIO_BM_DRV0	((UINT32P)(IO_CFG_BM_BASE+0x0A0))
#define GPIO_BM_DRV1	((UINT32P)(IO_CFG_BM_BASE+0x0B0))
#define GPIO_BM_PUPD0	((UINT32P)(IO_CFG_BM_BASE+0x0C0))
#define GPIO_BM_PUPD1	((UINT32P)(IO_CFG_BM_BASE+0x0D0))
#define GPIO_BM_MISC	((UINT32P)(IO_CFG_BM_BASE+0x0E0))
#define GPIO_BM_MODE	((UINT32P)(IO_CFG_BM_BASE+0x0F0))

// APB Module io_cfg_lb
#define IO_CFG_LB_BASE (0x11E60000)
#define GPIO_LB_IES	((UINT32P)(IO_CFG_LB_BASE+0x000))
#define GPIO_LB_SMT	((UINT32P)(IO_CFG_LB_BASE+0x010))
#define GPIO_LB_TDSEL0	((UINT32P)(IO_CFG_LB_BASE+0x020))
#define GPIO_LB_TDSEL1	((UINT32P)(IO_CFG_LB_BASE+0x030))
#define GPIO_LB_RDSEL0	((UINT32P)(IO_CFG_LB_BASE+0x040))
#define GPIO_LB_RDSEL1	((UINT32P)(IO_CFG_LB_BASE+0x050))
#define GPIO_LB_PULLEN0	((UINT32P)(IO_CFG_LB_BASE+0x060))
#define GPIO_LB_PULLEN1	((UINT32P)(IO_CFG_LB_BASE+0x070))
#define GPIO_LB_PULLSEL0	((UINT32P)(IO_CFG_LB_BASE+0x080))
#define GPIO_LB_PULLSEL1	((UINT32P)(IO_CFG_LB_BASE+0x090))
#define GPIO_LB_DRV0	((UINT32P)(IO_CFG_LB_BASE+0x0A0))
#define GPIO_LB_DRV1	((UINT32P)(IO_CFG_LB_BASE+0x0B0))
#define GPIO_LB_PUPD0	((UINT32P)(IO_CFG_LB_BASE+0x0C0))
#define GPIO_LB_PUPD1	((UINT32P)(IO_CFG_LB_BASE+0x0D0))
#define GPIO_LB_MISC	((UINT32P)(IO_CFG_LB_BASE+0x0E0))
#define GPIO_LB_MODE	((UINT32P)(IO_CFG_LB_BASE+0x0F0))

// APB Module io_cfg_lt
#define IO_CFG_LT_BASE (0x11E10000)
#define GPIO_LT_IES	((UINT32P)(IO_CFG_LT_BASE+0x000))
#define GPIO_LT_SMT	((UINT32P)(IO_CFG_LT_BASE+0x010))
#define GPIO_LT_TDSEL0	((UINT32P)(IO_CFG_LT_BASE+0x020))
#define GPIO_LT_TDSEL1	((UINT32P)(IO_CFG_LT_BASE+0x030))
#define GPIO_LT_RDSEL0	((UINT32P)(IO_CFG_LT_BASE+0x040))
#define GPIO_LT_RDSEL1	((UINT32P)(IO_CFG_LT_BASE+0x050))
#define GPIO_LT_PULLEN0	((UINT32P)(IO_CFG_LT_BASE+0x060))
#define GPIO_LT_PULLEN1	((UINT32P)(IO_CFG_LT_BASE+0x070))
#define GPIO_LT_PULLSEL0	((UINT32P)(IO_CFG_LT_BASE+0x080))
#define GPIO_LT_PULLSEL1	((UINT32P)(IO_CFG_LT_BASE+0x090))
#define GPIO_LT_DRV0	((UINT32P)(IO_CFG_LT_BASE+0x0A0))
#define GPIO_LT_DRV1	((UINT32P)(IO_CFG_LT_BASE+0x0B0))
#define GPIO_LT_PUPD0	((UINT32P)(IO_CFG_LT_BASE+0x0C0))
#define GPIO_LT_PUPD1	((UINT32P)(IO_CFG_LT_BASE+0x0D0))
#define GPIO_LT_MISC	((UINT32P)(IO_CFG_LT_BASE+0x0E0))
#define GPIO_LT_MODE	((UINT32P)(IO_CFG_LT_BASE+0x0F0))

// APB Module io_cfg_tr
#define IO_CFG_TR_BASE (0x11F00000)
#define GPIO_TR_IES	((UINT32P)(IO_CFG_TR_BASE+0x000))
#define GPIO_TR_SMT	((UINT32P)(IO_CFG_TR_BASE+0x010))
#define GPIO_TR_TDSEL0	((UINT32P)(IO_CFG_TR_BASE+0x020))
#define GPIO_TR_TDSEL1	((UINT32P)(IO_CFG_TR_BASE+0x030))
#define GPIO_TR_RDSEL0	((UINT32P)(IO_CFG_TR_BASE+0x040))
#define GPIO_TR_RDSEL1	((UINT32P)(IO_CFG_TR_BASE+0x050))
#define GPIO_TR_PULLEN0	((UINT32P)(IO_CFG_TR_BASE+0x060))
#define GPIO_TR_PULLEN1	((UINT32P)(IO_CFG_TR_BASE+0x070))
#define GPIO_TR_PULLSEL0	((UINT32P)(IO_CFG_TR_BASE+0x080))
#define GPIO_TR_PULLSEL1	((UINT32P)(IO_CFG_TR_BASE+0x090))
#define GPIO_TR_DRV0	((UINT32P)(IO_CFG_TR_BASE+0x0A0))
#define GPIO_TR_DRV1	((UINT32P)(IO_CFG_TR_BASE+0x0B0))
#define GPIO_TR_PUPD0	((UINT32P)(IO_CFG_TR_BASE+0x0C0))
#define GPIO_TR_PUPD1	((UINT32P)(IO_CFG_TR_BASE+0x0D0))
#define GPIO_TR_MISC	((UINT32P)(IO_CFG_TR_BASE+0x0E0))
#define GPIO_TR_MODE	((UINT32P)(IO_CFG_TR_BASE+0x0F0))

// APB Module sramrom
#define SRAMROM_BASE (0x10220000)
#define SEC_VIO_STAT	((UINT32P)(SRAMROM_BASE+0x010))
#define SEC_VIO_ADDR	((UINT32P)(SRAMROM_BASE+0x014))
#define SEC_VIO_ACK	((UINT32P)(SRAMROM_BASE+0x018))
#define PWR_CTRL	((UINT32P)(SRAMROM_BASE+0x020))
#define BOOT_META0	((UINT32P)(SRAMROM_BASE+0x034))
#define BOOT_META1	((UINT32P)(SRAMROM_BASE+0x038))
#define BOOT_META2	((UINT32P)(SRAMROM_BASE+0x03C))
#define BOOT_META3	((UINT32P)(SRAMROM_BASE+0x040))
#define BOOT_META_NR0	((UINT32P)(SRAMROM_BASE+0x050))
#define BOOT_META_NR1	((UINT32P)(SRAMROM_BASE+0x054))
#define BOOT_META_NR2	((UINT32P)(SRAMROM_BASE+0x058))
#define BOOT_META_NR3	((UINT32P)(SRAMROM_BASE+0x05C))
#define BOOT_MISC0	((UINT32P)(SRAMROM_BASE+0x080))
#define BOOT_MISC1	((UINT32P)(SRAMROM_BASE+0x084))
#define BOOT_MISC2	((UINT32P)(SRAMROM_BASE+0x088))
#define BOOT_MISC3	((UINT32P)(SRAMROM_BASE+0x08C))
#define BOOT_MISC4	((UINT32P)(SRAMROM_BASE+0x090))
#define BOOT_MISC5	((UINT32P)(SRAMROM_BASE+0x094))
#define BOOT_MISC6	((UINT32P)(SRAMROM_BASE+0x098))
#define BOOT_MISC7	((UINT32P)(SRAMROM_BASE+0x09C))
#define MISC_LOCK_KEY	((UINT32P)(SRAMROM_BASE+0x0A0))
#define MISC_LOCK_CON	((UINT32P)(SRAMROM_BASE+0x0A4))
#define MISC_RST_CON	((UINT32P)(SRAMROM_BASE+0x0A8))
#define MISC_SEC_CON	((UINT32P)(SRAMROM_BASE+0x0AC))
#define PATCH_DATA0	((UINT32P)(SRAMROM_BASE+0x400))
#define PATCH_ADDR0	((UINT32P)(SRAMROM_BASE+0x404))
#define PATCH_DATA1	((UINT32P)(SRAMROM_BASE+0x408))
#define PATCH_ADDR1	((UINT32P)(SRAMROM_BASE+0x40c))
#define PATCH_DATA2	((UINT32P)(SRAMROM_BASE+0x410))
#define PATCH_ADDR2	((UINT32P)(SRAMROM_BASE+0x414))
#define PATCH_DATA3	((UINT32P)(SRAMROM_BASE+0x418))
#define PATCH_ADDR3	((UINT32P)(SRAMROM_BASE+0x41c))
#define PATCH_DATA4	((UINT32P)(SRAMROM_BASE+0x420))
#define PATCH_ADDR4	((UINT32P)(SRAMROM_BASE+0x424))
#define PATCH_DATA5	((UINT32P)(SRAMROM_BASE+0x428))
#define PATCH_ADDR5	((UINT32P)(SRAMROM_BASE+0x42c))
#define PATCH_DATA6	((UINT32P)(SRAMROM_BASE+0x430))
#define PATCH_ADDR6	((UINT32P)(SRAMROM_BASE+0x434))
#define PATCH_DATA7	((UINT32P)(SRAMROM_BASE+0x438))
#define PATCH_ADDR7	((UINT32P)(SRAMROM_BASE+0x43C))

// APB Module device_apc
#define DEVAPC_BASE (0x10222000)
#define D0_VIO_MASK_0	((UINT32P)(DEVAPC_BASE+0x000))
#define D0_VIO_MASK_1	((UINT32P)(DEVAPC_BASE+0x004))
#define D0_VIO_MASK_2	((UINT32P)(DEVAPC_BASE+0x008))
#define D0_VIO_MASK_3	((UINT32P)(DEVAPC_BASE+0x00C))
#define D0_VIO_MASK_4	((UINT32P)(DEVAPC_BASE+0x010))
#define D0_VIO_STA_0	((UINT32P)(DEVAPC_BASE+0x400))
#define D0_VIO_STA_1	((UINT32P)(DEVAPC_BASE+0x404))
#define D0_VIO_STA_2	((UINT32P)(DEVAPC_BASE+0x408))
#define D0_VIO_STA_3	((UINT32P)(DEVAPC_BASE+0x40C))
#define D0_VIO_STA_4	((UINT32P)(DEVAPC_BASE+0x410))
#define VIO_DBG0	((UINT32P)(DEVAPC_BASE+0x900))
#define VIO_DBG1	((UINT32P)(DEVAPC_BASE+0x904))
#define DEVAPC_APC_CON	((UINT32P)(DEVAPC_BASE+0xF00))
#define APC_LOCK_0	((UINT32P)(DEVAPC_BASE+0xF04))
#define APC_LOCK_1	((UINT32P)(DEVAPC_BASE+0xF08))
#define APC_LOCK_2	((UINT32P)(DEVAPC_BASE+0xF0C))
#define APC_LOCK_3	((UINT32P)(DEVAPC_BASE+0xF10))
#define APC_LOCK_4	((UINT32P)(DEVAPC_BASE+0xF14))
#define DEC_ERR_CON	((UINT32P)(DEVAPC_BASE+0xF80))
#define DEC_ERR_ADDR	((UINT32P)(DEVAPC_BASE+0xF84))
#define DEC_ERR_ID	((UINT32P)(DEVAPC_BASE+0xF88))

// APB Module trng
#define TRNG_BASE (0x10223000)
#define TRNG_CTRL	((UINT32P)(TRNG_BASE+0x000))
#define TRNG_TIME	((UINT32P)(TRNG_BASE+0x004))
#define TRNG_DATA	((UINT32P)(TRNG_BASE+0x008))
#define TRNG_CONF	((UINT32P)(TRNG_BASE+0x00c))
#define TRNG_INT_SET	((UINT32P)(TRNG_BASE+0x010))
#define TRNG_INT_CLR	((UINT32P)(TRNG_BASE+0x014))

// APB Module gcpu
#define GCPU_BASE (0x10224000)
#define GCPU_ADDR_GCPU_CTL	((UINT32P)(GCPU_BASE+0x000))
#define GCPU_ADDR_GCPU_MSC	((UINT32P)(GCPU_BASE+0x004))
#define GCPU_ADDR_MMU_INT	((UINT32P)(GCPU_BASE+0x008))
#define GCPU_ADDR_MMU_INT_EN	((UINT32P)(GCPU_BASE+0x00c))
#define GCPU_ADDR_MMU_ADR_ST0	((UINT32P)(GCPU_BASE+0x010))
#define GCPU_ADDR_MMU_ADR_END0	((UINT32P)(GCPU_BASE+0x014))
#define GCPU_ADDR_MMU_ADR_ST1	((UINT32P)(GCPU_BASE+0x018))
#define GCPU_ADDR_MMU_ADR_END1	((UINT32P)(GCPU_BASE+0x01c))
#define GCPU_ADDR_GCPU_AXI	((UINT32P)(GCPU_BASE+0x020))
#define GCPU_ADDR_GCPU_AXI_MMU	((UINT32P)(GCPU_BASE+0x024))
#define GCPU_ADDR_GCPU_MUX	((UINT32P)(GCPU_BASE+0x028))
#define GCPU_ADDR_SW_HUID0	((UINT32P)(GCPU_BASE+0x050))
#define GCPU_ADDR_SW_HUID1	((UINT32P)(GCPU_BASE+0x054))
#define GCPU_ADDR_SW_HUID2	((UINT32P)(GCPU_BASE+0x058))
#define GCPU_ADDR_SW_HUID3	((UINT32P)(GCPU_BASE+0x05c))
#define GCPU_ADDR_PC_CTL	((UINT32P)(GCPU_BASE+0x400))
#define GCPU_ADDR_IM_ADR	((UINT32P)(GCPU_BASE+0x404))
#define GCPU_ADDR_IM_DAT	((UINT32P)(GCPU_BASE+0x408))
#define GCPU_ADDR_GCPU_MON	((UINT32P)(GCPU_BASE+0x410))
#define GCPU_ADDR_GCPU_MONCTL	((UINT32P)(GCPU_BASE+0x414))
#define GCPU_ADDR_GCPU_DRAM_MON	((UINT32P)(GCPU_BASE+0x418))
#define GCPU_ADDR_GCPU_CYC	((UINT32P)(GCPU_BASE+0x41c))
#define GCPU_ADDR_INT_SET	((UINT32P)(GCPU_BASE+0x800))
#define GCPU_ADDR_INT_CLR	((UINT32P)(GCPU_BASE+0x804))
#define GCPU_ADDR_INT_EN	((UINT32P)(GCPU_BASE+0x808))
#define GCPU_ADDR_BUS_CTL	((UINT32P)(GCPU_BASE+0x80c))
#define GCPU_ADDR_DMA_DADR	((UINT32P)(GCPU_BASE+0x810))
#define GCPU_ADDR_DMA_SADR	((UINT32P)(GCPU_BASE+0x814))
#define GCPU_ADDR_DMA_LEN	((UINT32P)(GCPU_BASE+0x818))
#define GCPU_ADDR_DMA_CMD	((UINT32P)(GCPU_BASE+0x81c))
#define GCPU_ADDR_AES_KEY	((UINT32P)(GCPU_BASE+0x820))
#define GCPU_ADDR_AES_DAT	((UINT32P)(GCPU_BASE+0x824))
#define GCPU_ADDR_AES_EOD	((UINT32P)(GCPU_BASE+0x828))
#define GCPU_ADDR_AES_CMD	((UINT32P)(GCPU_BASE+0x82c))
#define GCPU_ADDR_DMA_DADR2	((UINT32P)(GCPU_BASE+0x830))
#define GCPU_ADDR_DMA_DSTA2	((UINT32P)(GCPU_BASE+0x834))
#define GCPU_ADDR_DMA_DSTA	((UINT32P)(GCPU_BASE+0x838))
#define GCPU_ADDR_DMA_DEND	((UINT32P)(GCPU_BASE+0x83c))
#define GCPU_ADDR_CPM_KEY0	((UINT32P)(GCPU_BASE+0x840))
#define GCPU_ADDR_CPM_KEY1	((UINT32P)(GCPU_BASE+0x844))
#define GCPU_ADDR_CPM_DAT0	((UINT32P)(GCPU_BASE+0x848))
#define GCPU_ADDR_CPM_DAT1	((UINT32P)(GCPU_BASE+0x84c))
#define GCPU_ADDR_CPM_CMD	((UINT32P)(GCPU_BASE+0x850))
#define GCPU_ADDR_DMA_DEND2	((UINT32P)(GCPU_BASE+0x854))
#define GCPU_ADDR_XTS_TWEAK	((UINT32P)(GCPU_BASE+0x858))
#define GCPU_ADDR_AES_IV2	((UINT32P)(GCPU_BASE+0x85c))
#define GCPU_ADDR_CSS_KEY0	((UINT32P)(GCPU_BASE+0x860))
#define GCPU_ADDR_CSS_KEY1	((UINT32P)(GCPU_BASE+0x864))
#define GCPU_ADDR_CSS_DAT0	((UINT32P)(GCPU_BASE+0x868))
#define GCPU_ADDR_CSS_DAT1	((UINT32P)(GCPU_BASE+0x86c))
#define GCPU_ADDR_CSS_ACC	((UINT32P)(GCPU_BASE+0x870))
#define GCPU_ADDR_CSS_CMD	((UINT32P)(GCPU_BASE+0x874))
#define GCPU_ADDR_AES_DAT_I	((UINT32P)(GCPU_BASE+0x878))
#define GCPU_ADDR_AES_CTR	((UINT32P)(GCPU_BASE+0x87c))
#define GCPU_ADDR_SHA1_DAT	((UINT32P)(GCPU_BASE+0x880))
#define GCPU_ADDR_SHA1_CMD	((UINT32P)(GCPU_BASE+0x884))
#define GCPU_ADDR_SHA1_H	((UINT32P)(GCPU_BASE+0x888))
#define GCPU_ADDR_SHA256_DAT	((UINT32P)(GCPU_BASE+0x88c))
#define GCPU_ADDR_SHA256_CMD	((UINT32P)(GCPU_BASE+0x890))
#define GCPU_ADDR_SHA224_CMD	((UINT32P)(GCPU_BASE+0x894))
#define GCPU_ADDR_SHA256_H	((UINT32P)(GCPU_BASE+0x898))
#define GCPU_ADDR_GCM_HASH_KEY	((UINT32P)(GCPU_BASE+0x89c))
#define GCPU_ADDR_AES_PK0	((UINT32P)(GCPU_BASE+0x8a0))
#define GCPU_ADDR_AES_PK1	((UINT32P)(GCPU_BASE+0x8a4))
#define GCPU_ADDR_AES_PK2	((UINT32P)(GCPU_BASE+0x8a8))
#define GCPU_ADDR_GCM_HASH_DATA	((UINT32P)(GCPU_BASE+0x8ac))
#define GCPU_ADDR_EFCTL_ADR	((UINT32P)(GCPU_BASE+0x8c0))
#define GCPU_ADDR_EFCTL_DAT	((UINT32P)(GCPU_BASE+0x8c4))
#define GCPU_ADDR_EFCTL_CMD	((UINT32P)(GCPU_BASE+0x8c8))
#define GCPU_ADDR_EFCTL_TMST	((UINT32P)(GCPU_BASE+0x8cc))
#define GCPU_ADDR_EFCTL_TMRD	((UINT32P)(GCPU_BASE+0x8d0))
#define GCPU_ADDR_EFCTL_TMPG	((UINT32P)(GCPU_BASE+0x8d4))
#define GCPU_ADDR_EFCTL_TMHD	((UINT32P)(GCPU_BASE+0x8d8))
#define GCPU_ADDR_EFCTL_CTL	((UINT32P)(GCPU_BASE+0x8dc))
#define GCPU_ADDR_SMIF_KEY	((UINT32P)(GCPU_BASE+0x8e0))
#define GCPU_ADDR_SMIF_DAT	((UINT32P)(GCPU_BASE+0x8e4))
#define GCPU_ADDR_SMIF_CMD	((UINT32P)(GCPU_BASE+0x8e8))
#define GCPU_ADDR_DES_KEY	((UINT32P)(GCPU_BASE+0x900))
#define GCPU_ADDR_DES_DAT0	((UINT32P)(GCPU_BASE+0x904))
#define GCPU_ADDR_DES_DAT1	((UINT32P)(GCPU_BASE+0x908))
#define GCPU_ADDR_DES_IV0	((UINT32P)(GCPU_BASE+0x90c))
#define GCPU_ADDR_DES_IV1	((UINT32P)(GCPU_BASE+0x910))
#define GCPU_ADDR_DES_CMD	((UINT32P)(GCPU_BASE+0x914))
#define GCPU_ADDR_MD5_DAT	((UINT32P)(GCPU_BASE+0x91c))
#define GCPU_ADDR_MD5_CMD	((UINT32P)(GCPU_BASE+0x920))
#define GCPU_ADDR_MD5_H	((UINT32P)(GCPU_BASE+0x924))
#define GCPU_ADDR_MD5_INIT	((UINT32P)(GCPU_BASE+0x920))
#define GCPU_ADDR_MD5_SIN	((UINT32P)(GCPU_BASE+0x924))
#define GCPU_ADDR_DVB_LEN	((UINT32P)(GCPU_BASE+0x928))
#define GCPU_ADDR_DVB_KEY	((UINT32P)(GCPU_BASE+0x92c))
#define GCPU_ADDR_DVB_CMD	((UINT32P)(GCPU_BASE+0x930))
#define GCPU_ADDR_DVB_SRC	((UINT32P)(GCPU_BASE+0x934))
#define GCPU_ADDR_DVB_DST	((UINT32P)(GCPU_BASE+0x938))
#define GCPU_ADDR_KP_KEY0	((UINT32P)(GCPU_BASE+0x940))
#define GCPU_ADDR_KP_KEY1	((UINT32P)(GCPU_BASE+0x944))
#define GCPU_ADDR_KP_KEY2	((UINT32P)(GCPU_BASE+0x948))
#define GCPU_ADDR_KP_KEY3	((UINT32P)(GCPU_BASE+0x94c))
#define GCPU_ADDR_KP_CMD	((UINT32P)(GCPU_BASE+0x950))
#define GCPU_ADDR_EO0_DAT	((UINT32P)(GCPU_BASE+0x960))
#define GCPU_ADDR_EO1_DAT	((UINT32P)(GCPU_BASE+0x964))
#define GCPU_ADDR_EO2_DAT	((UINT32P)(GCPU_BASE+0x968))
#define GCPU_ADDR_SACD2_CMD	((UINT32P)(GCPU_BASE+0x970))
#define GCPU_ADDR_RC4_CMD	((UINT32P)(GCPU_BASE+0x980))
#define GCPU_ADDR_RC4_I	((UINT32P)(GCPU_BASE+0x984))
#define GCPU_ADDR_RC4_J	((UINT32P)(GCPU_BASE+0x988))
#define GCPU_ADDR_RC4_S_PTR	((UINT32P)(GCPU_BASE+0x98c))
#define GCPU_ADDR_RC4_KEY_PTR	((UINT32P)(GCPU_BASE+0x990))
#define GCPU_ADDR_RC4_DAT	((UINT32P)(GCPU_BASE+0x994))
#define GCPU_ADDR_SRCH_PKTNUM	((UINT32P)(GCPU_BASE+0x998))
#define GCPU_ADDR_SRCH_DADR	((UINT32P)(GCPU_BASE+0x99c))
#define GCPU_ADDR_SRCH_SADR	((UINT32P)(GCPU_BASE+0x9a0))
#define GCPU_ADDR_SRCH_FADR	((UINT32P)(GCPU_BASE+0x9a4))
#define GCPU_ADDR_SRCH_LEN	((UINT32P)(GCPU_BASE+0x9a8))
#define GCPU_ADDR_SRCH_DAT0	((UINT32P)(GCPU_BASE+0x9ac))
#define GCPU_ADDR_SRCH_DAT1	((UINT32P)(GCPU_BASE+0x9b0))
#define GCPU_ADDR_SRCH_DAT_LEN	((UINT32P)(GCPU_BASE+0x9b4))
#define GCPU_ADDR_SRCH_TYPE	((UINT32P)(GCPU_BASE+0x9b8))
#define GCPU_ADDR_SRCH_CMD	((UINT32P)(GCPU_BASE+0x9bc))
#define GCPU_ADDR_CRC32_SADR	((UINT32P)(GCPU_BASE+0x9c0))
#define GCPU_ADDR_CRC32_LEN	((UINT32P)(GCPU_BASE+0x9c4))
#define GCPU_ADDR_CRC32_CRC	((UINT32P)(GCPU_BASE+0x9c8))
#define GCPU_ADDR_CRC32_CMD	((UINT32P)(GCPU_BASE+0x9cc))
#define GCPU_ADDR_ROMBIST_DAT	((UINT32P)(GCPU_BASE+0x9d0))
#define GCPU_ADDR_ROMBIST_CMD	((UINT32P)(GCPU_BASE+0x9d4))
#define GCPU_ADDR_DM_LEN	((UINT32P)(GCPU_BASE+0x9e0))
#define GCPU_ADDR_DM_DAT_LEN	((UINT32P)(GCPU_BASE+0x9e4))
#define GCPU_ADDR_DM_ADDR	((UINT32P)(GCPU_BASE+0x9e8))
#define GCPU_ADDR_DM_ENC	((UINT32P)(GCPU_BASE+0x9ec))
#define GCPU_ADDR_DM_LOAD	((UINT32P)(GCPU_BASE+0x9f0))
#define GCPU_ADDR_DM_CMD	((UINT32P)(GCPU_BASE+0x9f4))
#define GCPU_ADDR_SHA_DM_ADDR	((UINT32P)(GCPU_BASE+0x9f8))
#define GCPU_ADDR_SHA_DM_CMD	((UINT32P)(GCPU_BASE+0x9fc))
#define GCPU_ADDR_CTRAP_0	((UINT32P)(GCPU_BASE+0xa00))
#define GCPU_ADDR_CTRAP_1	((UINT32P)(GCPU_BASE+0xa04))
#define GCPU_ADDR_ENC_MODE	((UINT32P)(GCPU_BASE+0xa20))
#define GCPU_ADDR_WDATA_DONE	((UINT32P)(GCPU_BASE+0xa24))
#define GCPU_ADDR_TRAP_0	((UINT32P)(GCPU_BASE+0xa40))
#define GCPU_ADDR_TRAP_1	((UINT32P)(GCPU_BASE+0xa44))
#define GCPU_ADDR_TRAP_2	((UINT32P)(GCPU_BASE+0xa48))
#define GCPU_ADDR_TRAP_3	((UINT32P)(GCPU_BASE+0xa4c))
#define GCPU_ADDR_TRAP_4	((UINT32P)(GCPU_BASE+0xa50))
#define GCPU_ADDR_TRAP_5	((UINT32P)(GCPU_BASE+0xa54))
#define GCPU_ADDR_TRAP_6	((UINT32P)(GCPU_BASE+0xa58))
#define GCPU_ADDR_TRAP_7	((UINT32P)(GCPU_BASE+0xa5c))
#define GCPU_ADDR_TRAP_8	((UINT32P)(GCPU_BASE+0xa60))
#define GCPU_ADDR_TRAP_9	((UINT32P)(GCPU_BASE+0xa64))
#define GCPU_ADDR_TRAP_A	((UINT32P)(GCPU_BASE+0xa68))
#define GCPU_ADDR_TRAP_B	((UINT32P)(GCPU_BASE+0xa6c))
#define GCPU_ADDR_TRAP_C	((UINT32P)(GCPU_BASE+0xa70))
#define GCPU_ADDR_TRAP_D	((UINT32P)(GCPU_BASE+0xa74))
#define GCPU_ADDR_TRAP_E	((UINT32P)(GCPU_BASE+0xa78))
#define GCPU_ADDR_TRAP_F	((UINT32P)(GCPU_BASE+0xa7c))
#define GCPU_ADDR_SW_OTP0	((UINT32P)(GCPU_BASE+0xa80))
#define GCPU_ADDR_SW_OTP1	((UINT32P)(GCPU_BASE+0xa84))
#define GCPU_ADDR_SW_OTP2	((UINT32P)(GCPU_BASE+0xa88))
#define GCPU_ADDR_SW_OTP3	((UINT32P)(GCPU_BASE+0xa8c))
#define GCPU_ADDR_SW_OTP4	((UINT32P)(GCPU_BASE+0xa90))
#define GCPU_ADDR_SW_OTP5	((UINT32P)(GCPU_BASE+0xa94))
#define GCPU_ADDR_SW_OTP6	((UINT32P)(GCPU_BASE+0xa98))
#define GCPU_ADDR_SW_OTP7	((UINT32P)(GCPU_BASE+0xa9c))
#define GCPU_ADDR_CHIPID_MASK	((UINT32P)(GCPU_BASE+0xaa0))
#define GCPU_ADDR_GCPU_INIT	((UINT32P)(GCPU_BASE+0xaa4))
#define GCPU_ADDR_MMPRO_A_ARRAY	((UINT32P)(GCPU_BASE+0xaa8))
#define GCPU_ADDR_MMPRO_B_ARRAY	((UINT32P)(GCPU_BASE+0xaac))
#define GCPU_ADDR_MMPRO_P_ARRAY	((UINT32P)(GCPU_BASE+0xab0))
#define GCPU_ADDR_MMPRO_C_ARRAY	((UINT32P)(GCPU_BASE+0xab4))
#define GCPU_ADDR_MMPRO_Q_VAL	((UINT32P)(GCPU_BASE+0xab8))
#define GCPU_ADDR_MMPRO_LEN	((UINT32P)(GCPU_BASE+0xabc))
#define GCPU_ADDR_MMPRO_CMD	((UINT32P)(GCPU_BASE+0xac0))
#define GCPU_ADDR_DMEM	((UINT32P)(GCPU_BASE+0xc00))
#define GCPU_MEM_ZERO	((UINT32P)(GCPU_BASE+0xc00))
#define GCPU_MEM_CMD	((UINT32P)(GCPU_BASE+0xc00))
#define GCPU_MEM_PARAM	((UINT32P)(GCPU_BASE+0xc04))
#define GCPU_MEM_DMA	((UINT32P)(GCPU_BASE+0xf80))
#define GCPU_ADDR_DMX_CTL	((UINT32P)(GCPU_BASE+0x1f80))
#define GCPU_ADDR_DMX_MSC	((UINT32P)(GCPU_BASE+0x1f84))
#define GCPU_ADDR_DMX_AXI	((UINT32P)(GCPU_BASE+0x1fa0))
#define GCPU_ADDR_DMX_AXI_MMU	((UINT32P)(GCPU_BASE+0x1fa4))
#define GCPU_ADDR_DMX_MUX	((UINT32P)(GCPU_BASE+0x1fa8))
#define GCPU_ADDR_DMX_PC_CTL	((UINT32P)(GCPU_BASE+0x1f00))
#define GCPU_ADDR_DMX_IM_ADR	((UINT32P)(GCPU_BASE+0x1f04))
#define GCPU_ADDR_DMX_IM_DAT	((UINT32P)(GCPU_BASE+0x1f08))
#define GCPU_ADDR_DMX_MON	((UINT32P)(GCPU_BASE+0x1f10))
#define GCPU_ADDR_DMX_MONCTL	((UINT32P)(GCPU_BASE+0x1f14))
#define GCPU_ADDR_DMX_DRAM_MON	((UINT32P)(GCPU_BASE+0x1f18))
#define GCPU_ADDR_DMX_CYC	((UINT32P)(GCPU_BASE+0x1f1c))
#define GCPU_ADDR_DMX_DM_ADR	((UINT32P)(GCPU_BASE+0x1f20))
#define GCPU_ADDR_DMX_DM_DAT	((UINT32P)(GCPU_BASE+0x1f24))
#define GCPU_ADDR_DMX_INT_SET	((UINT32P)(GCPU_BASE+0x1e80))
#define GCPU_ADDR_DMX_INT_CLR	((UINT32P)(GCPU_BASE+0x1e84))
#define GCPU_ADDR_DMX_INT_EN	((UINT32P)(GCPU_BASE+0x1e88))
#define GCPU_ADDR_DMX_FLAG	((UINT32P)(GCPU_BASE+0x1e8c))
#define GCPU_ADDR_DMX_SRCH_EN	((UINT32P)(GCPU_BASE+0x1e98))
#define GCPU_ADDR_DMX_SRCH_LEN	((UINT32P)(GCPU_BASE+0x1e9c))
#define GCPU_ADDR_DMX_SRCH_PATA0	((UINT32P)(GCPU_BASE+0x1ea0))
#define GCPU_ADDR_DMX_SRCH_PATA1	((UINT32P)(GCPU_BASE+0x1ea4))
#define GCPU_ADDR_DMX_SRCH_MSKA0	((UINT32P)(GCPU_BASE+0x1ea8))
#define GCPU_ADDR_DMX_SRCH_MSKA1	((UINT32P)(GCPU_BASE+0x1eac))
#define GCPU_ADDR_DMX_SRCH_PATB0	((UINT32P)(GCPU_BASE+0x1eb0))
#define GCPU_ADDR_DMX_SRCH_PATB1	((UINT32P)(GCPU_BASE+0x1eb4))
#define GCPU_ADDR_DMX_SRCH_MSKB0	((UINT32P)(GCPU_BASE+0x1eb8))
#define GCPU_ADDR_DMX_SRCH_MSKB1	((UINT32P)(GCPU_BASE+0x1ebc))
#define GCPU_ADDR_DMX_SRCH_PATC0	((UINT32P)(GCPU_BASE+0x1ec0))
#define GCPU_ADDR_DMX_SRCH_PATC1	((UINT32P)(GCPU_BASE+0x1ec4))
#define GCPU_ADDR_DMX_SRCH_MSKC0	((UINT32P)(GCPU_BASE+0x1ec8))
#define GCPU_ADDR_DMX_SRCH_MSKC1	((UINT32P)(GCPU_BASE+0x1ecc))
#define GCPU_ADDR_DMX_SRCH_PATD0	((UINT32P)(GCPU_BASE+0x1ed0))
#define GCPU_ADDR_DMX_SRCH_PATD1	((UINT32P)(GCPU_BASE+0x1ed4))
#define GCPU_ADDR_DMX_SRCH_MSKD0	((UINT32P)(GCPU_BASE+0x1ed8))
#define GCPU_ADDR_DMX_SRCH_MSKD1	((UINT32P)(GCPU_BASE+0x1edc))
#define GCPU_ADDR_DMX_SRCH_PATE0	((UINT32P)(GCPU_BASE+0x1ee0))
#define GCPU_ADDR_DMX_SRCH_PATE1	((UINT32P)(GCPU_BASE+0x1ee4))
#define GCPU_ADDR_DMX_SRCH_MSKE0	((UINT32P)(GCPU_BASE+0x1ee8))
#define GCPU_ADDR_DMX_SRCH_MSKE1	((UINT32P)(GCPU_BASE+0x1eec))
#define GCPU_ADDR_DMX_SRCH_PATF0	((UINT32P)(GCPU_BASE+0x1ef0))
#define GCPU_ADDR_DMX_SRCH_PATF1	((UINT32P)(GCPU_BASE+0x1ef4))
#define GCPU_ADDR_DMX_SRCH_MSKF0	((UINT32P)(GCPU_BASE+0x1ef8))
#define GCPU_ADDR_DMX_SRCH_MSKF1	((UINT32P)(GCPU_BASE+0x1efc))
#define GCPU_DMX_ADDR_DMEM	((UINT32P)(GCPU_BASE+0x1f80))
#define GCPU_DMX_MEM_ZERO	((UINT32P)(GCPU_BASE+0x1000))
#define GCPU_DMX_MEM_CMD	((UINT32P)(GCPU_BASE+0x1000))
#define GCPU_DMX_MEM_PARAM	((UINT32P)(GCPU_BASE+0x1004))

// APB Module gcpu_rsa
#define GCPU_RSA_BASE (0x10225000)
#define GCPU_PKAMEM_ZERO	((UINT32P)(GCPU_RSA_BASE+0x000))

// APB Module dxcc_pub
#define DXCC_PUB_BASE (0x11b10000)
#define DXH_PUB_AES_CLK_ENABLE_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0x810))
#define DXH_PUB_DES_CLK_ENABLE_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0x814))
#define DXH_PUB_HASH_CLK_ENABLE_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0x818))
#define DXH_PUB_PKA_CLK_ENABLE_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0x81C))
#define DXH_PUB_DMA_CLK_ENABLE_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0x820))
#define DXH_PUB_CLK_STATUS_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0x824))
#define DXH_PUB_RC4_CLK_ENABLE_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0x854))
#define DXH_PUB_MULTI2_CLK_ENABLE_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0x858))
#define DXH_PUB_CRYPTO_CTL_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0x900))
#define DXH_PUB_CRYPTO_BUSY_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0x910))
#define DXH_PUB_HASH_BUSY_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0x91C))
#define DXH_PUB_VERSION_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0x928))
#define DXH_PUB_CONTEXT_ID_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0x930))
#define DXH_PUB_HASH_COMPARE_ERR_ID_FIFO0_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0x940))
#define DXH_PUB_HASH_COMPARE_ERR_ID_FIFO1_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0x944))
#define DXH_PUB_HASH_COMPARE_ERR_ID_FIFO2_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0x948))
#define DXH_PUB_HASH_COMPARE_ERR_ID_FIFO3_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0x94C))
#define DXH_PUB_HOST_IRR_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xA00))
#define DXH_PUB_HOST_IMR_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xA04))
#define DXH_PUB_HOST_ICR_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xA08))
#define DXH_PUB_HOST_SEP_SRAM_THRESHOLD_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xA10))
#define DXH_PUB_HOST_SEP_BUSY_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xA14))
#define DXH_PUB_HOST_SEP_SW_MONITOR_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xA20))
#define DXH_PUB_HOST_CC_SW_RST_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xA40))
#define DXH_PUB_HOST_SEP_HOST_GPR0_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xA80))
#define DXH_PUB_HOST_HOST_SEP_GPR0_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xA84))
#define DXH_PUB_HOST_SEP_HOST_GPR1_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xA88))
#define DXH_PUB_HOST_HOST_SEP_GPR1_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xA8C))
#define DXH_PUB_HOST_SEP_HOST_GPR2_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xA90))
#define DXH_PUB_HOST_HOST_SEP_GPR2_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xA94))
#define DXH_PUB_HOST_SEP_HOST_GPR3_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xA98))
#define DXH_PUB_HOST_HOST_SEP_GPR3_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xA9C))
#define DXH_PUB_HOST_SEP_HOST_GPR4_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xAA0))
#define DXH_PUB_HOST_HOST_SEP_GPR4_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xAA4))
#define DXH_PUB_HOST_SEP_HOST_GPR5_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xAA8))
#define DXH_PUB_HOST_HOST_SEP_GPR5_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xAAC))
#define DXH_PUB_HOST_SEP_HOST_GPR6_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xAB0))
#define DXH_PUB_HOST_HOST_SEP_GPR6_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xAB4))
#define DXH_PUB_HOST_SEP_HOST_GPR7_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xAB8))
#define DXH_PUB_HOST_HOST_SEP_GPR7_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xABC))
#define DXH_PUB_HOST_CC_SIGNATURE_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xAC8))
#define DXH_PUB_HOST_HOST_ENDIAN_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xAD0))
#define DXH_PUB_HOST_IRQ_TIMER_INIT_VAL_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xAD4))
#define DXH_PUB_HOST_VERSION_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xAD8))
#define DXH_PUB_AXIM_MON_INFLIGHT0_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB00))
#define DXH_PUB_AXIM_MON_INFLIGHT1_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB04))
#define DXH_PUB_AXIM_MON_INFLIGHT2_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB08))
#define DXH_PUB_AXIM_MON_INFLIGHT3_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB0C))
#define DXH_PUB_AXIM_MON_INFLIGHT4_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB10))
#define DXH_PUB_AXIM_MON_INFLIGHT5_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB14))
#define DXH_PUB_AXIM_MON_INFLIGHT8_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB20))
#define DXH_PUB_AXIM_MON_INFLIGHT9_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB24))
#define DXH_PUB_AXIM_MON_INFLIGHT10_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB28))
#define DXH_PUB_AXIM_MON_INFLIGHT11_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB2C))
#define DXH_PUB_AXIM_MON_INFLIGHTLAST0_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB40))
#define DXH_PUB_AXIM_MON_INFLIGHTLAST1_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB44))
#define DXH_PUB_AXIM_MON_INFLIGHTLAST2_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB48))
#define DXH_PUB_AXIM_MON_INFLIGHTLAST3_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB4C))
#define DXH_PUB_AXIM_MON_INFLIGHTLAST4_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB50))
#define DXH_PUB_AXIM_MON_INFLIGHTLAST5_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB54))
#define DXH_PUB_AXIM_MON_INFLIGHTLAST8_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB60))
#define DXH_PUB_AXIM_MON_INFLIGHTLAST9_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB64))
#define DXH_PUB_AXIM_MON_INFLIGHTLAST10_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB68))
#define DXH_PUB_AXIM_MON_INFLIGHTLAST11_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB6C))
#define DXH_PUB_AXIM_PIDTABLE0_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB70))
#define DXH_PUB_AXIM_PIDTABLE1_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB74))
#define DXH_PUB_AXIM_PIDTABLE2_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB78))
#define DXH_PUB_AXIM_PIDTABLE3_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB7C))
#define DXH_PUB_AXIM_MON_COMP0_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB80))
#define DXH_PUB_AXIM_MON_COMP1_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB84))
#define DXH_PUB_AXIM_MON_COMP2_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB88))
#define DXH_PUB_AXIM_MON_COMP3_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB8C))
#define DXH_PUB_AXIM_MON_COMP4_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB90))
#define DXH_PUB_AXIM_MON_COMP5_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xB94))
#define DXH_PUB_AXIM_MON_COMP8_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xBA0))
#define DXH_PUB_AXIM_MON_COMP9_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xBA4))
#define DXH_PUB_AXIM_MON_COMP10_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xBA8))
#define DXH_PUB_AXIM_MON_COMP11_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xBAC))
#define DXH_PUB_AXIM_MON_RMAX_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xBB4))
#define DXH_PUB_AXIM_MON_RMIN_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xBB8))
#define DXH_PUB_AXIM_MON_WMAX_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xBBC))
#define DXH_PUB_AXIM_MON_WMIN_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xBC0))
#define DXH_PUB_AXIM_MON_ERR_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xBC4))
#define DXH_PUB_AXIM_RDSTAT_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xBC8))
#define DXH_PUB_AXIM_RLATENCY_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xBD0))
#define DXH_PUB_AXIM_RBURST_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xBD4))
#define DXH_PUB_AXIM_WLATENCY_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xBD8))
#define DXH_PUB_AXIM_WBURST_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xBDC))
#define DXH_PUB_AXIM_CACHETYPE_CFG_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xBE0))
#define DXH_PUB_AXIM_PROT_CFG_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xBE4))
#define DXH_PUB_AXIM_CFG1_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xBE8))
#define DXH_PUB_AXIM_ACE_CONST_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xBEC))
#define DXH_PUB_AXIM_CACHE_PARAMS_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xBF0))
#define DXH_PUB_ADDR_AXIM_CTRL_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xBF4))
#define DXH_PUB_DIN_BUFFER_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xC00))
#define DXH_PUB_DIN_MEM_DMA_BUSY_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xC20))
#define DXH_PUB_SRC_LLI_SRAM_ADDR_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xC24))
#define DXH_PUB_SRC_LLI_WORD0_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xC28))
#define DXH_PUB_SRC_LLI_WORD1_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xC2C))
#define DXH_PUB_SRAM_SRC_ADDR_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xC30))
#define DXH_PUB_DIN_SRAM_BYTES_LEN_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xC34))
#define DXH_PUB_DIN_SRAM_DMA_BUSY_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xC38))
#define DXH_PUB_DIN_SRAM_ENDIANNESS_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xC3C))
#define DXH_PUB_AXI_CPU_DIN_PARAMS_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xC40))
#define DXH_PUB_DIN_SW_RESET_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xC44))
#define DXH_PUB_DIN_CPU_DATA_SIZE_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xC48))
#define DXH_PUB_WRITE_ALIGN_LAST_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xC4C))
#define DXH_PUB_FIFO_IN_EMPTY_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xC50))
#define DXH_PUB_DISABLE_OUTSTD_REQ_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xC54))
#define DXH_PUB_DIN_FIFO_RST_PNTR_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xC58))
#define DXH_PUB_DOUT_BUFFER_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xC00))
#define DXH_PUB_DOUT_MEM_DMA_BUSY_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xD20))
#define DXH_PUB_DST_LLI_SRAM_ADDR_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xD24))
#define DXH_PUB_DST_LLI_WORD0_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xD28))
#define DXH_PUB_DST_LLI_WORD1_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xD2C))
#define DXH_PUB_SRAM_DEST_ADDR_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xD30))
#define DXH_PUB_DOUT_SRAM_BYTES_LEN_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xD34))
#define DXH_PUB_DOUT_SRAM_DMA_BUSY_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xD38))
#define DXH_PUB_DOUT_SRAM_ENDIANNESS_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xD3C))
#define DXH_PUB_READ_ALIGN_LAST_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xD44))
#define DXH_PUB_FIFO_MODE_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xD48))
#define DXH_PUB_DOUT_FIFO_EMPTY_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xD50))
#define DXH_PUB_AXI_CPU_DOUT_PARAMS_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xD54))
#define DXH_PUB_DOUT_SW_RESET_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xD58))
#define DXH_PUB_DSCRPTR_COMPLETION_COUNTER0_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xE00))
#define DXH_PUB_DSCRPTR_COMPLETION_COUNTER1_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xE04))
#define DXH_PUB_DSCRPTR_COMPLETION_STATUS_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xE3C))
#define DXH_PUB_DSCRPTR_SW_RESET_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xE40))
#define DXH_PUB_DSCRPTR_CNTX_SWITCH_COUNTER_VAL_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xE44))
#define DXH_PUB_DSCRPTR_DISABLE_CNTX_SWITCH_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xE48))
#define DXH_PUB_DSCRPTR_DEBUG_MODE_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xE4C))
#define DXH_PUB_DSCRPTR_FILTER_DROPPED_CNT_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xE50))
#define DXH_PUB_DSCRPTR_FILTER_DROPPED_MEM_CNT_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xE54))
#define DXH_PUB_DSCRPTR_FILTER_DEBUG_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xE58))
#define DXH_PUB_DSCRPTR_FILTER_DROPPED_ADDRESS_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xE5C))
#define DXH_PUB_DSCRPTR_QUEUE_SRAM_SIZE_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xE60))
#define DXH_PUB_DSCRPTR_SINGLE_ADDR_EN_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xE64))
#define DXH_PUB_DSCRPTR_MEASURE_CNTR_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xE68))
#define DXH_PUB_DSCRPTR_FILTER_DROPPED_ADDRESS_HIGH_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xE6c))
#define DXH_PUB_DSCRPTR_QUEUE0_WORD0_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xE80))
#define DXH_PUB_DSCRPTR_QUEUE0_WORD1_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xE84))
#define DXH_PUB_DSCRPTR_QUEUE0_WORD2_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xE88))
#define DXH_PUB_DSCRPTR_QUEUE0_WORD3_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xE8C))
#define DXH_PUB_DSCRPTR_QUEUE0_WORD4_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xE90))
#define DXH_PUB_DSCRPTR_QUEUE0_WORD5_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xE94))
#define DXH_PUB_DSCRPTR_QUEUE0_WATERMARK_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xE98))
#define DXH_PUB_DSCRPTR_QUEUE0_CONTENT_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xE9c))
#define DXH_PUB_DSCRPTR_QUEUE1_WORD0_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xEA0))
#define DXH_PUB_DSCRPTR_QUEUE1_WORD1_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xEA4))
#define DXH_PUB_DSCRPTR_QUEUE1_WORD2_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xEA8))
#define DXH_PUB_DSCRPTR_QUEUE1_WORD3_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xEAC))
#define DXH_PUB_DSCRPTR_QUEUE1_WORD4_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xEB0))
#define DXH_PUB_DSCRPTR_QUEUE1_WORD5_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xEB4))
#define DXH_PUB_DSCRPTR_QUEUE1_WATERMARK_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xEB8))
#define DXH_PUB_DSCRPTR_QUEUE1_CONTENT_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xEBC))
#define DXH_PUB_SRAM_DATA_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xF00))
#define DXH_PUB_SRAM_ADDR_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xF04))
#define DXH_PUB_SRAM_DATA_READY_REG_OFFSET	((UINT32P)(DXCC_PUB_BASE+0xF08))

// APB Module dxcc_sec
#define DXCC_SEC_BASE (0x11b20000)
#define DXH_SEC_MEMORY_MAP0_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x000))
#define DXH_SEC_MEMORY_MAP1_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x004))
#define DXH_SEC_MEMORY_MAP2_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x008))
#define DXH_SEC_MEMORY_MAP3_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x00C))
#define DXH_SEC_MEMORY_MAP4_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x010))
#define DXH_SEC_MEMORY_MAP5_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x014))
#define DXH_SEC_MEMORY_MAP6_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x018))
#define DXH_SEC_MEMORY_MAP7_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x01C))
#define DXH_SEC_MEMORY_MAP8_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x020))
#define DXH_SEC_MEMORY_MAP9_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x024))
#define DXH_SEC_MEMORY_MAP10_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x028))
#define DXH_SEC_MEMORY_MAP11_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x02C))
#define DXH_SEC_MEMORY_MAP12_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x030))
#define DXH_SEC_MEMORY_MAP13_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x034))
#define DXH_SEC_MEMORY_MAP14_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x038))
#define DXH_SEC_MEMORY_MAP15_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x03C))
#define DXH_SEC_MEMORY_MAP16_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x040))
#define DXH_SEC_MEMORY_MAP17_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x044))
#define DXH_SEC_MEMORY_MAP18_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x048))
#define DXH_SEC_MEMORY_MAP19_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x04C))
#define DXH_SEC_MEMORY_MAP20_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x050))
#define DXH_SEC_MEMORY_MAP21_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x054))
#define DXH_SEC_MEMORY_MAP22_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x058))
#define DXH_SEC_MEMORY_MAP23_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x05C))
#define DXH_SEC_MEMORY_MAP24_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x060))
#define DXH_SEC_MEMORY_MAP25_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x064))
#define DXH_SEC_MEMORY_MAP26_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x068))
#define DXH_SEC_MEMORY_MAP27_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x06C))
#define DXH_SEC_MEMORY_MAP28_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x070))
#define DXH_SEC_MEMORY_MAP29_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x074))
#define DXH_SEC_MEMORY_MAP30_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x078))
#define DXH_SEC_MEMORY_MAP31_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x07C))
#define DXH_SEC_OPCODE_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x080))
#define DXH_SEC_N_NP_T0_T1_ADDR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x084))
#define DXH_SEC_PKA_STATUS_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x088))
#define DXH_SEC_PKA_SW_RESET_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x08C))
#define DXH_SEC_PKA_L0_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x090))
#define DXH_SEC_PKA_L1_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x094))
#define DXH_SEC_PKA_L2_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x098))
#define DXH_SEC_PKA_L3_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x09C))
#define DXH_SEC_PKA_L4_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x0A0))
#define DXH_SEC_PKA_L5_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x0A4))
#define DXH_SEC_PKA_L6_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x0A8))
#define DXH_SEC_PKA_L7_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x0AC))
#define DXH_SEC_PKA_PIPE_RDY_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x0B0))
#define DXH_SEC_PKA_DONE_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x0B4))
#define DXH_SEC_PKA_MON_SELECT_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x0B8))
#define DXH_SEC_PKA_SEP_MONITOR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x0C0))
#define DXH_SEC_PKA_VERSION_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x0C4))
#define DXH_SEC_PKA_MSB_ADDR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x0CC))
#define DXH_SEC_PKA_MON_READ_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x0D0))
#define DXH_SEC_PKA_SRAM_ADDR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x0D4))
#define DXH_SEC_PKA_SRAM_WDATA_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x0D8))
#define DXH_SEC_PKA_SRAM_RDATA_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x0DC))
#define DXH_SEC_PKA_SRAM_WR_CLR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x0E0))
#define DXH_SEC_PKA_SRAM_RADDR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x0e4))
#define DXH_SEC_PKA_WORD_ACCESS_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x0f0))
#define DXH_SEC_PKA_BUFF_ADDR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x0f8))
#define DXH_SEC_RNG_IMR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x100))
#define DXH_SEC_RNG_ISR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x104))
#define DXH_SEC_RNG_ICR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x108))
#define DXH_SEC_TRNG_CONFIG_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x10C))
#define DXH_SEC_TRNG_VALID_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x110))
#define DXH_SEC_EHR_DATA_0_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x114))
#define DXH_SEC_EHR_DATA_1_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x118))
#define DXH_SEC_EHR_DATA_2_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x11C))
#define DXH_SEC_EHR_DATA_3_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x120))
#define DXH_SEC_EHR_DATA_4_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x124))
#define DXH_SEC_EHR_DATA_5_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x128))
#define DXH_SEC_RND_SOURCE_ENABLE_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x12C))
#define DXH_SEC_SAMPLE_CNT1_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x130))
#define DXH_SEC_AUTOCORR_STATISTIC_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x134))
#define DXH_SEC_TRNG_DEBUG_CONTROL_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x138))
#define DXH_SEC_RNG_SW_RESET_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x140))
#define DXH_SEC_RNG_DEBUG_EN_INPUT_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x1B4))
#define DXH_SEC_RNG_BUSY_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x1B8))
#define DXH_SEC_RST_BITS_COUNTER_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x1BC))
#define DXH_SEC_RNG_VERSION_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x1C0))
#define DXH_SEC_RNG_CLK_ENABLE_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x1C4))
#define DXH_SEC_RNG_DMA_ENABLE_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x1C8))
#define DXH_SEC_RNG_DMA_SRC_MASK_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x1CC))
#define DXH_SEC_RNG_DMA_SRAM_ADDR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x1D0))
#define DXH_SEC_RNG_DMA_SAMPLES_NUM_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x1D4))
#define DXH_SEC_RNG_WATCHDOG_VAL_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x1D8))
#define DXH_SEC_RNG_DMA_STATUS_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x1DC))
#define DXH_SEC_AES_CLK_ENABLE_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x810))
#define DXH_SEC_DES_CLK_ENABLE_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x814))
#define DXH_SEC_HASH_CLK_ENABLE_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x818))
#define DXH_SEC_PKA_CLK_ENABLE_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x81C))
#define DXH_SEC_DMA_CLK_ENABLE_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x820))
#define DXH_SEC_CLK_STATUS_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x824))
#define DXH_SEC_CRYPTO_CTL_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x900))
#define DXH_SEC_CRYPTO_BUSY_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x910))
#define DXH_SEC_HASH_BUSY_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x91C))
#define DXH_SEC_VERSION_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x928))
#define DXH_SEC_CONTEXT_ID_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x930))
#define DXH_SEC_HASH_COMPARE_ERR_ID_FIFO0_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x940))
#define DXH_SEC_HASH_COMPARE_ERR_ID_FIFO1_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x944))
#define DXH_SEC_HASH_COMPARE_ERR_ID_FIFO2_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x948))
#define DXH_SEC_HASH_COMPARE_ERR_ID_FIFO3_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x94C))
#define DXH_SEC_HOST_RGF_IRR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA00))
#define DXH_SEC_HOST_RGF_IMR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA04))
#define DXH_SEC_HOST_RGF_ICR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA08))
#define DXH_SEC_HOST_RGF_ENDIAN_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA0C))
#define DXH_SEC_HOST_RGF_CC_SW_RST_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA20))
#define DXH_SEC_HOST_RGF_SIGNATURE_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA24))
#define DXH_SEC_HOST_BOOT_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA28))
#define DXH_SEC_HOST_PROVISION_CONST_MASK_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA30))
#define DXH_SEC_HOST_CRYPTOKEY_SEL_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA38))
#define DXH_SEC_HOST_HOST_CRY_ACCESS_EN_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA44))
#define DXH_SEC_HOST_DCU_EN_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA64))
#define DXH_SEC_HOST_SECURE_TIMER_BIST_KICK_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA68))
#define DXH_SEC_HOST_SECURE_TIMER_BIST_VAL_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA6c))
#define DXH_SEC_HOST_CC_AO_TEST_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA70))
#define DXH_SEC_HOST_LOW_RES_SECURE_TIMER_RST_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA74))
#define DXH_SEC_HOST_LOW_RES_SECURE_TIMER_0_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA78))
#define DXH_SEC_HOST_LOW_RES_SECURE_TIMER_1_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA7c))
#define DXH_SEC_HOST_HIGH_RES_SECURE_TIMER_RST_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA80))
#define DXH_SEC_HOST_HIGH_RES_SECURE_TIMER_0_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA84))
#define DXH_SEC_HOST_HIGH_RES_SECURE_TIMER_1_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA88))
#define DXH_SEC_HOST_HIGH_RES_SECURE_TIMER_TH_0_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA8c))
#define DXH_SEC_HOST_HIGH_RES_SECURE_TIMER_TH_1_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA90))
#define DXH_SEC_HOST_LATCHED_EXTERNAL_TIMER_0_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA94))
#define DXH_SEC_HOST_LATCHED_EXTERNAL_TIMER_1_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xA98))
#define DXH_SEC_NVM_CC_BOOT_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xAA0))
#define DXH_SEC_HOST_AIB_ADDR_REG_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xAA4))
#define DXH_SEC_HOST_AIB_WDATA_REG_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xAA8))
#define DXH_SEC_HOST_AIB_RDATA_REG_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xAAC))
#define DXH_SEC_AIB_FUSE_PROG_COMPLETED_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xAB0))
#define DXH_SEC_AIB_FUSE_ACK_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xAB4))
#define DXH_SEC_AIB_DEBUG_STATUS_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xAB8))
#define DXH_SEC_LCS_IS_VALID_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xABC))
#define DXH_SEC_HOST_SESSION_KEY0_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xAC0))
#define DXH_SEC_HOST_SESSION_KEY1_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xAC4))
#define DXH_SEC_HOST_SESSION_KEY2_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xAC8))
#define DXH_SEC_HOST_SESSION_KEY3_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xACC))
#define DXH_SEC_HOST_SESSION_KEY_IS_VALID_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xAD0))
#define DXH_SEC_LCS_REG_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xAD4))
#define DXH_SEC_HOST_CPC_SECURITY_DISABLE_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xAD8))
#define DXH_SEC_HOST_AO_CC_STATE_COUNTER_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xADC))
#define DXH_SEC_HOST_CC_AO_STATE_COUNTER_INC_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xAE0))
#define DXH_SEC_HOST_AO_CC_IS_SD_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xAE4))
#define DXH_SEC_HOST_RMA_RKEK_WR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xAE8))
#define DXH_SEC_HOST_KCST_DISABLE_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xAEC))
#define DXH_SEC_HOST_KCST_VALID_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xAf0))
#define DXH_SEC_HOST_KPLT_VALID_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xAf4))
#define DXH_SEC_AXIM_MON_INFLIGHT0_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB00))
#define DXH_SEC_AXIM_MON_INFLIGHT1_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB04))
#define DXH_SEC_AXIM_MON_INFLIGHT2_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB08))
#define DXH_SEC_AXIM_MON_INFLIGHT3_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB0C))
#define DXH_SEC_AXIM_MON_INFLIGHT4_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB10))
#define DXH_SEC_AXIM_MON_INFLIGHT5_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB14))
#define DXH_SEC_AXIM_MON_INFLIGHT8_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB20))
#define DXH_SEC_AXIM_MON_INFLIGHT9_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB24))
#define DXH_SEC_AXIM_MON_INFLIGHT10_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB28))
#define DXH_SEC_AXIM_MON_INFLIGHT11_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB2C))
#define DXH_SEC_AXIM_MON_INFLIGHTLAST0_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB40))
#define DXH_SEC_AXIM_MON_INFLIGHTLAST1_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB44))
#define DXH_SEC_AXIM_MON_INFLIGHTLAST2_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB48))
#define DXH_SEC_AXIM_MON_INFLIGHTLAST3_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB4C))
#define DXH_SEC_AXIM_MON_INFLIGHTLAST4_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB50))
#define DXH_SEC_AXIM_MON_INFLIGHTLAST5_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB54))
#define DXH_SEC_AXIM_MON_INFLIGHTLAST8_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB60))
#define DXH_SEC_AXIM_MON_INFLIGHTLAST9_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB64))
#define DXH_SEC_AXIM_MON_INFLIGHTLAST10_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB68))
#define DXH_SEC_AXIM_MON_INFLIGHTLAST11_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB6C))
#define DXH_SEC_AXIM_PIDTABLE0_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB70))
#define DXH_SEC_AXIM_PIDTABLE1_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB74))
#define DXH_SEC_AXIM_PIDTABLE2_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB78))
#define DXH_SEC_AXIM_PIDTABLE3_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB7C))
#define DXH_SEC_AXIM_MON_COMP0_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB80))
#define DXH_SEC_AXIM_MON_COMP1_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB84))
#define DXH_SEC_AXIM_MON_COMP2_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB88))
#define DXH_SEC_AXIM_MON_COMP3_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB8C))
#define DXH_SEC_AXIM_MON_COMP4_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB90))
#define DXH_SEC_AXIM_MON_COMP5_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xB94))
#define DXH_SEC_AXIM_MON_COMP8_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xBA0))
#define DXH_SEC_AXIM_MON_COMP9_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xBA4))
#define DXH_SEC_AXIM_MON_COMP10_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xBA8))
#define DXH_SEC_AXIM_MON_COMP11_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xBAC))
#define DXH_SEC_AXIM_MON_RMAX_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xBB4))
#define DXH_SEC_AXIM_MON_RMIN_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xBB8))
#define DXH_SEC_AXIM_MON_WMAX_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xBBC))
#define DXH_SEC_AXIM_MON_WMIN_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xBC0))
#define DXH_SEC_AXIM_MON_ERR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xBC4))
#define DXH_SEC_AXIM_RDSTAT_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xBC8))
#define DXH_SEC_AXIM_RLATENCY_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xBD0))
#define DXH_SEC_AXIM_RBURST_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xBD4))
#define DXH_SEC_AXIM_WLATENCY_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xBD8))
#define DXH_SEC_AXIM_WBURST_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xBDC))
#define DXH_SEC_AXIM_CACHETYPE_CFG_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xBE0))
#define DXH_SEC_AXIM_PROT_CFG_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xBE4))
#define DXH_SEC_AXIM_CFG1_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xBE8))
#define DXH_SEC_AXIM_ACE_CONST_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xBEC))
#define DXH_SEC_AXIM_CACHE_PARAMS_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xBF0))
#define DXH_SEC_ADDR_AXIM_CTRL_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xBF4))
#define DXH_SEC_DIN_BUFFER_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xC00))
#define DXH_SEC_DIN_MEM_DMA_BUSY_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xC20))
#define DXH_SEC_SRC_LLI_SRAM_ADDR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xC24))
#define DXH_SEC_SRC_LLI_WORD0_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xC28))
#define DXH_SEC_SRC_LLI_WORD1_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xC2C))
#define DXH_SEC_SRAM_SRC_ADDR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xC30))
#define DXH_SEC_DIN_SRAM_BYTES_LEN_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xC34))
#define DXH_SEC_DIN_SRAM_DMA_BUSY_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xC38))
#define DXH_SEC_DIN_SRAM_ENDIANNESS_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xC3C))
#define DXH_SEC_AXI_CPU_DIN_PARAMS_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xC40))
#define DXH_SEC_DIN_SW_RESET_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xC44))
#define DXH_SEC_DIN_CPU_DATA_SIZE_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xC48))
#define DXH_SEC_WRITE_ALIGN_LAST_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xC4C))
#define DXH_SEC_FIFO_IN_EMPTY_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xC50))
#define DXH_SEC_DISABLE_OUTSTD_REQ_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xC54))
#define DXH_SEC_DIN_FIFO_RST_PNTR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xC58))
#define DXH_SEC_DOUT_BUFFER_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xC00))
#define DXH_SEC_DOUT_MEM_DMA_BUSY_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xD20))
#define DXH_SEC_DST_LLI_SRAM_ADDR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xD24))
#define DXH_SEC_DST_LLI_WORD0_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xD28))
#define DXH_SEC_DST_LLI_WORD1_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xD2C))
#define DXH_SEC_SRAM_DEST_ADDR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xD30))
#define DXH_SEC_DOUT_SRAM_BYTES_LEN_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xD34))
#define DXH_SEC_DOUT_SRAM_DMA_BUSY_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xD38))
#define DXH_SEC_DOUT_SRAM_ENDIANNESS_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xD3C))
#define DXH_SEC_READ_ALIGN_LAST_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xD44))
#define DXH_SEC_DOUT_FIFO_EMPTY_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xD50))
#define DXH_SEC_AXI_CPU_DOUT_PARAMS_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xD54))
#define DXH_SEC_DOUT_SW_RESET_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xD58))
#define DXH_SEC_DSCRPTR_COMPLETION_COUNTER0_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xE00))
#define DXH_SEC_DSCRPTR_COMPLETION_COUNTER1_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xE04))
#define DXH_SEC_DSCRPTR_COMPLETION_STATUS_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xE3C))
#define DXH_SEC_DSCRPTR_SW_RESET_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xE40))
#define DXH_SEC_DSCRPTR_CNTX_SWITCH_COUNTER_VAL_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xE44))
#define DXH_SEC_DSCRPTR_DISABLE_CNTX_SWITCH_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xE48))
#define DXH_SEC_DSCRPTR_DEBUG_MODE_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xE4C))
#define DXH_SEC_DSCRPTR_SINGLE_ADDR_EN_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xE64))
#define DXH_SEC_DSCRPTR_MEASURE_CNTR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xE68))
#define DXH_SEC_DSCRPTR_FILTER_DROPPED_ADDRESS_HIGH_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xE6c))
#define DXH_SEC_DSCRPTR_QUEUE0_WORD0_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xE80))
#define DXH_SEC_DSCRPTR_QUEUE0_WORD1_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xE84))
#define DXH_SEC_DSCRPTR_QUEUE0_WORD2_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xE88))
#define DXH_SEC_DSCRPTR_QUEUE0_WORD3_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xE8C))
#define DXH_SEC_DSCRPTR_QUEUE0_WORD4_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xE90))
#define DXH_SEC_DSCRPTR_QUEUE0_WORD5_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xE94))
#define DXH_SEC_DSCRPTR_QUEUE0_WATERMARK_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xE98))
#define DXH_SEC_DSCRPTR_QUEUE0_CONTENT_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xE9c))
#define DXH_SEC_SRAM_DATA_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xF00))
#define DXH_SEC_SRAM_ADDR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xF04))
#define DXH_SEC_SRAM_DATA_READY_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0xF08))
#define DXH_SEC_ENV_CC_GPI_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3018))
#define DXH_SEC_ENV_CC_GPO_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x301C))
#define DXH_SEC_ENV_PKA_DEBUG_MODE_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3024))
#define DXH_SEC_ENV_SCAN_MODE_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3030))
#define DXH_SEC_ENV_CC_ALLOW_SCAN_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3034))
#define DXH_SEC_ENV_CC_RST_N_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x30A8))
#define DXH_SEC_ENV_RST_OVERRIDE_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x30AC))
#define DXH_SEC_ENV_CC_HOST_EXT_ACK_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x30B0))
#define DXH_SEC_ENV_CC_POR_N_ADDR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x30E0))
#define DXH_SEC_ENV_CC_COLD_BOOT_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x30E8))
#define DXH_SEC_ENV_CC_BM_LOWER_BOUND_ADDR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x30F0))
#define DXH_SEC_ENV_CC_BM_UPPER_BOUND_ADDR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x30F4))
#define DXH_SEC_ENV_CC_BM_ENB_ADDR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x30F8))
#define DXH_SEC_ENV_CC_COLD_RST_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x30FC))
#define DXH_SEC_ENV_CC_BM_ERR_ACK_ADDR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3100))
#define DXH_SEC_ENV_BM_CC_ERR_ADDR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3104))
#define DXH_SEC_ENV_DUMMY_ADDR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3108))
#define DXH_SEC_ENV_COUNTER_CLR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3118))
#define DXH_SEC_ENV_COUNTER_RD_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x311C))
#define DXH_SEC_ENV_CC_SECOND_BM_LOWER_BOUND_ADDR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3120))
#define DXH_SEC_ENV_CC_SECOND_BM_UPPER_BOUND_ADDR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3124))
#define DXH_SEC_ENV_CC_SECOND_BM_ENB_ADDR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3128))
#define DXH_SEC_ENV_CC_SECOND_BM_ERR_ACK_ADDR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x312C))
#define DXH_SEC_ENV_SECOND_BM_CC_ERR_ADDR_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3130))
#define DXH_SEC_ENV_RNG_DEBUG_ENABLE_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3430))
#define DXH_SEC_ENV_CC_LCS_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x343C))
#define DXH_SEC_ENV_CC_IS_CM_DM_SECURE_RMA_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3440))
#define DXH_SEC_ENV_DCU_EN_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3444))
#define DXH_SEC_ENV_CC_LCS_IS_VALID_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3448))
#define DXH_SEC_ENV_CRYPTOKEY_0_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3450))
#define DXH_SEC_ENV_CRYPTOKEY_1_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3454))
#define DXH_SEC_ENV_CRYPTOKEY_2_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3458))
#define DXH_SEC_ENV_CRYPTOKEY_3_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x345C))
#define DXH_SEC_ENV_CRYPTOKEY_4_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3460))
#define DXH_SEC_ENV_CRYPTOKEY_5_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3464))
#define DXH_SEC_ENV_CRYPTOKEY_6_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3468))
#define DXH_SEC_ENV_CRYPTOKEY_7_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x346C))
#define DXH_SEC_ENV_POWER_DOWN_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3478))
#define DXH_SEC_ENV_POWER_DOWN_EN_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x347C))
#define DXH_SEC_ENV_DCU_H_EN_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3484))
#define DXH_SEC_ENV_VERSION_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3488))
#define DXH_SEC_ENV_FUSE_AIB_1K_OFFSET_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x348C))
#define DXH_SEC_ENV_RESET_AO_MODEL_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x3494))
#define DXH_SEC_ENV_CC_SEP_DEBUG_EN_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x34A0))
#define DXH_SEC_ENV_AO_OUT_SESSION_KEY_0_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x34B0))
#define DXH_SEC_ENV_AO_OUT_SESSION_KEY_1_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x34B4))
#define DXH_SEC_ENV_AO_OUT_SESSION_KEY_2_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x34B8))
#define DXH_SEC_ENV_AO_OUT_SESSION_KEY_3_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x34BC))
#define DXH_SEC_ENV_CRYPTO_KEY_0_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x34E0))
#define DXH_SEC_ENV_CRYPTO_KEY_1_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x34E4))
#define DXH_SEC_ENV_CRYPTO_KEY_2_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x34E8))
#define DXH_SEC_ENV_CRYPTO_KEY_3_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x34EC))
#define DXH_SEC_ENV_AO_CCP_LCS_IS_SD_REG_OFFSET	((UINT32P)(DXCC_SEC_BASE+0x34D4))

// APB Module emi
#define EMI_BASE (0x10230000)
#define EMI_CONA	((UINT32P)(EMI_BASE+0x0000))
#define EMI_CONB	((UINT32P)(EMI_BASE+0x0008))
#define EMI_CONC	((UINT32P)(EMI_BASE+0x0010))
#define EMI_COND	((UINT32P)(EMI_BASE+0x0018))
#define EMI_CONE	((UINT32P)(EMI_BASE+0x0020))
#define EMI_CONF	((UINT32P)(EMI_BASE+0x0028))
#define EMI_CONG	((UINT32P)(EMI_BASE+0x0030))
#define EMI_CONH	((UINT32P)(EMI_BASE+0x0038))
#define EMI_CONH_2ND	((UINT32P)(EMI_BASE+0x003C))
#define EMI_CONI	((UINT32P)(EMI_BASE+0x0040))
#define EMI_CONJ	((UINT32P)(EMI_BASE+0x0048))
#define EMI_CONK	((UINT32P)(EMI_BASE+0x0050))
#define EMI_CONL	((UINT32P)(EMI_BASE+0x0058))
#define EMI_CONM	((UINT32P)(EMI_BASE+0x0060))
#define EMI_CONN	((UINT32P)(EMI_BASE+0x0068))
#define EMI_CONO	((UINT32P)(EMI_BASE+0x0070))
#define EMI_MDCT	((UINT32P)(EMI_BASE+0x0078))
#define EMI_MDCT_2ND	((UINT32P)(EMI_BASE+0x007C))
#define EMI_DDRV	((UINT32P)(EMI_BASE+0x0080))
#define EMI_GEND	((UINT32P)(EMI_BASE+0x0088))
#define EMI_PPCT	((UINT32P)(EMI_BASE+0x0090))
#define EMI_MDCL	((UINT32P)(EMI_BASE+0x0098))
#define EMI_LPCT0	((UINT32P)(EMI_BASE+0x00A0))
#define EMI_LPCT1	((UINT32P)(EMI_BASE+0x00A4))
#define EMI_LPCT2	((UINT32P)(EMI_BASE+0x00A8))
#define EMI_LPCT3	((UINT32P)(EMI_BASE+0x00AC))
#define EMI_LPCT4	((UINT32P)(EMI_BASE+0x00B0))
#define EMI_LPCT5	((UINT32P)(EMI_BASE+0x00B4))
#define EMI_LPCT6	((UINT32P)(EMI_BASE+0x00B8))
#define EMI_LPCT7	((UINT32P)(EMI_BASE+0x00BC))
#define EMI_LPCT8	((UINT32P)(EMI_BASE+0x00C0))
#define EMI_IOCL	((UINT32P)(EMI_BASE+0x00D0))
#define EMI_IOCL_2ND	((UINT32P)(EMI_BASE+0x00D4))
#define EMI_IOCM	((UINT32P)(EMI_BASE+0x00D8))
#define EMI_IOCM_2ND	((UINT32P)(EMI_BASE+0x00DC))
#define EMI_IODC	((UINT32P)(EMI_BASE+0x00E0))
#define EMI_DFTB	((UINT32P)(EMI_BASE+0x00E8))
#define EMI_DFTB_2ND	((UINT32P)(EMI_BASE+0x00EC))
#define EMI_DFTC	((UINT32P)(EMI_BASE+0x00F0))
#define EMI_DFTD	((UINT32P)(EMI_BASE+0x00F8))
#define EMI_DFTE	((UINT32P)(EMI_BASE+0x00FC))
#define EMI_ARBA	((UINT32P)(EMI_BASE+0x0100))
#define EMI_ARBA_2ND	((UINT32P)(EMI_BASE+0x0104))
#define EMI_ARBB	((UINT32P)(EMI_BASE+0x0108))
#define EMI_ARBB_2ND	((UINT32P)(EMI_BASE+0x010C))
#define EMI_ARBC	((UINT32P)(EMI_BASE+0x0110))
#define EMI_ARBC_2ND	((UINT32P)(EMI_BASE+0x0114))
#define EMI_ARBD	((UINT32P)(EMI_BASE+0x0118))
#define EMI_ARBD_2ND	((UINT32P)(EMI_BASE+0x011C))
#define EMI_ARBE	((UINT32P)(EMI_BASE+0x0120))
#define EMI_ARBF	((UINT32P)(EMI_BASE+0x0128))
#define EMI_ARBG	((UINT32P)(EMI_BASE+0x0130))
#define EMI_ARBG_2ND	((UINT32P)(EMI_BASE+0x0134))
#define EMI_ARBH	((UINT32P)(EMI_BASE+0x0138))
#define EMI_ARBI	((UINT32P)(EMI_BASE+0x0140))
#define EMI_ARBI_2ND	((UINT32P)(EMI_BASE+0x0144))
#define EMI_ARBJ	((UINT32P)(EMI_BASE+0x0148))
#define EMI_ARBJ_2ND	((UINT32P)(EMI_BASE+0x014C))
#define EMI_ARBK	((UINT32P)(EMI_BASE+0x0150))
#define EMI_ARBK_2ND	((UINT32P)(EMI_BASE+0x0154))
#define EMI_SLCT	((UINT32P)(EMI_BASE+0x0158))
#define EMI_SLCT_2ND	((UINT32P)(EMI_BASE+0x015C))
#define EMI_MPUD0_ST	((UINT32P)(EMI_BASE+0x0160))
#define EMI_MPUD1_ST	((UINT32P)(EMI_BASE+0x0168))
#define EMI_MPUD2_ST	((UINT32P)(EMI_BASE+0x0170))
#define EMI_MPUD3_ST	((UINT32P)(EMI_BASE+0x0178))
#define EMI_MPUD4_ST	((UINT32P)(EMI_BASE+0x0180))
#define EMI_MPUD5_ST	((UINT32P)(EMI_BASE+0x0188))
#define EMI_MPUD6_ST	((UINT32P)(EMI_BASE+0x0190))
#define EMI_MPUD7_ST	((UINT32P)(EMI_BASE+0x0198))
#define EMI_MPUD8_ST	((UINT32P)(EMI_BASE+0x01a0))
#define EMI_MPUD9_ST	((UINT32P)(EMI_BASE+0x01a8))
#define EMI_MPUD10_ST	((UINT32P)(EMI_BASE+0x01b0))
#define EMI_MPUD11_ST	((UINT32P)(EMI_BASE+0x01b8))
#define EMI_MPUD12_ST	((UINT32P)(EMI_BASE+0x01c0))
#define EMI_MPUD13_ST	((UINT32P)(EMI_BASE+0x01c8))
#define EMI_MPUD14_ST	((UINT32P)(EMI_BASE+0x01d0))
#define EMI_MPUD15_ST	((UINT32P)(EMI_BASE+0x01d8))
#define EMI_MPUS	((UINT32P)(EMI_BASE+0x01F0))
#define EMI_MPUT	((UINT32P)(EMI_BASE+0x01F8))
#define EMI_MPUT_2ND	((UINT32P)(EMI_BASE+0x01FC))
#define EMI_MPUD0_ST2	((UINT32P)(EMI_BASE+0x0200))
#define EMI_MPUD1_ST2	((UINT32P)(EMI_BASE+0x0208))
#define EMI_MPUD2_ST2	((UINT32P)(EMI_BASE+0x0210))
#define EMI_MPUD3_ST2	((UINT32P)(EMI_BASE+0x0218))
#define EMI_MPUD4_ST2	((UINT32P)(EMI_BASE+0x0220))
#define EMI_MPUD5_ST2	((UINT32P)(EMI_BASE+0x0228))
#define EMI_MPUD6_ST2	((UINT32P)(EMI_BASE+0x0230))
#define EMI_MPUD7_ST2	((UINT32P)(EMI_BASE+0x0238))
#define EMI_MPUD8_ST2	((UINT32P)(EMI_BASE+0x0240))
#define EMI_MPUD9_ST2	((UINT32P)(EMI_BASE+0x0248))
#define EMI_MPUD10_ST2	((UINT32P)(EMI_BASE+0x0250))
#define EMI_MPUD11_ST2	((UINT32P)(EMI_BASE+0x0258))
#define EMI_MPUD12_ST2	((UINT32P)(EMI_BASE+0x0260))
#define EMI_MPUD13_ST2	((UINT32P)(EMI_BASE+0x0268))
#define EMI_MPUD14_ST2	((UINT32P)(EMI_BASE+0x0270))
#define EMI_MPUD15_ST2	((UINT32P)(EMI_BASE+0x0278))
#define EMI_IDLA	((UINT32P)(EMI_BASE+0x0A00))
#define EMI_IDLB	((UINT32P)(EMI_BASE+0x0A08))
#define EMI_IDLC	((UINT32P)(EMI_BASE+0x0A10))
#define EMI_IDLD	((UINT32P)(EMI_BASE+0x0A18))
#define EMI_IDLE	((UINT32P)(EMI_BASE+0x0A20))
#define EMI_IDLF	((UINT32P)(EMI_BASE+0x0A28))
#define EMI_IDLG	((UINT32P)(EMI_BASE+0x0A30))
#define EMI_IDLH	((UINT32P)(EMI_BASE+0x0A38))
#define EMI_IDLI	((UINT32P)(EMI_BASE+0x0A40))
#define EMI_IDLJ	((UINT32P)(EMI_BASE+0x0A48))
#define EMI_IDLK	((UINT32P)(EMI_BASE+0x0A50))
#define EMI_ODLA	((UINT32P)(EMI_BASE+0x0A58))
#define EMI_ODLB	((UINT32P)(EMI_BASE+0x0A60))
#define EMI_ODLC	((UINT32P)(EMI_BASE+0x0A68))
#define EMI_ODLD	((UINT32P)(EMI_BASE+0x0A70))
#define EMI_ODLE	((UINT32P)(EMI_BASE+0x0A78))
#define EMI_ODLF	((UINT32P)(EMI_BASE+0x0A80))
#define EMI_ODLG	((UINT32P)(EMI_BASE+0x0A88))
#define EMI_DUTA	((UINT32P)(EMI_BASE+0x0A90))
#define EMI_DUTB	((UINT32P)(EMI_BASE+0x0A98))
#define EMI_DUTC	((UINT32P)(EMI_BASE+0x0AA0))
#define EMI_DRVA	((UINT32P)(EMI_BASE+0x0AA8))
#define EMI_DRVB	((UINT32P)(EMI_BASE+0x0AB0))
#define EMI_ODTA	((UINT32P)(EMI_BASE+0x0AD0))
#define EMI_ODTB	((UINT32P)(EMI_BASE+0x0AD8))
#define EMI_DQSA	((UINT32P)(EMI_BASE+0x0300))
#define EMI_DQSB	((UINT32P)(EMI_BASE+0x0308))
#define EMI_DQSC	((UINT32P)(EMI_BASE+0x0310))
#define EMI_DQSD	((UINT32P)(EMI_BASE+0x0318))
#define EMI_DQSE	((UINT32P)(EMI_BASE+0x0320))
#define EMI_DQSV	((UINT32P)(EMI_BASE+0x0328))
#define EMI_CALA	((UINT32P)(EMI_BASE+0x0330))
#define EMI_CALB	((UINT32P)(EMI_BASE+0x0338))
#define EMI_CALC	((UINT32P)(EMI_BASE+0x0340))
#define EMI_CALD	((UINT32P)(EMI_BASE+0x0348))
#define EMI_CALE	((UINT32P)(EMI_BASE+0x0350))
#define EMI_CALF	((UINT32P)(EMI_BASE+0x0358))
#define EMI_CALG	((UINT32P)(EMI_BASE+0x0360))
#define EMI_CALH	((UINT32P)(EMI_BASE+0x0368))
#define EMI_CALI	((UINT32P)(EMI_BASE+0x0370))
#define EMI_CALJ	((UINT32P)(EMI_BASE+0x0378))
#define EMI_CALK	((UINT32P)(EMI_BASE+0x0380))
#define EMI_CALL	((UINT32P)(EMI_BASE+0x0388))
#define EMI_CALM	((UINT32P)(EMI_BASE+0x0390))
#define EMI_CALN	((UINT32P)(EMI_BASE+0x0398))
#define EMI_CALO	((UINT32P)(EMI_BASE+0x03A0))
#define EMI_CALP	((UINT32P)(EMI_BASE+0x03A8))
#define EMI_DUCA	((UINT32P)(EMI_BASE+0x03B0))
#define EMI_DUCB	((UINT32P)(EMI_BASE+0x03B8))
#define EMI_DUCC	((UINT32P)(EMI_BASE+0x03C0))
#define EMI_DUCD	((UINT32P)(EMI_BASE+0x03C8))
#define EMI_DUCE	((UINT32P)(EMI_BASE+0x03D0))
#define EMI_BMEN	((UINT32P)(EMI_BASE+0x0400))
#define EMI_BSTP	((UINT32P)(EMI_BASE+0x0404))
#define EMI_BCNT	((UINT32P)(EMI_BASE+0x0408))
#define EMI_TACT	((UINT32P)(EMI_BASE+0x0410))
#define EMI_TSCT	((UINT32P)(EMI_BASE+0x0418))
#define EMI_WACT	((UINT32P)(EMI_BASE+0x0420))
#define EMI_WSCT	((UINT32P)(EMI_BASE+0x0428))
#define EMI_BACT	((UINT32P)(EMI_BASE+0x0430))
#define EMI_BSCT	((UINT32P)(EMI_BASE+0x0438))
#define EMI_MSEL	((UINT32P)(EMI_BASE+0x0440))
#define EMI_TSCT2	((UINT32P)(EMI_BASE+0x0448))
#define EMI_TSCT3	((UINT32P)(EMI_BASE+0x0450))
#define EMI_WSCT2	((UINT32P)(EMI_BASE+0x0458))
#define EMI_WSCT3	((UINT32P)(EMI_BASE+0x0460))
#define EMI_WSCT4	((UINT32P)(EMI_BASE+0x0464))
#define EMI_MSEL2	((UINT32P)(EMI_BASE+0x0468))
#define EMI_MSEL3	((UINT32P)(EMI_BASE+0x0470))
#define EMI_MSEL4	((UINT32P)(EMI_BASE+0x0478))
#define EMI_MSEL5	((UINT32P)(EMI_BASE+0x0480))
#define EMI_MSEL6	((UINT32P)(EMI_BASE+0x0488))
#define EMI_MSEL7	((UINT32P)(EMI_BASE+0x0490))
#define EMI_MSEL8	((UINT32P)(EMI_BASE+0x0498))
#define EMI_MSEL9	((UINT32P)(EMI_BASE+0x04A0))
#define EMI_MSEL10	((UINT32P)(EMI_BASE+0x04A8))
#define EMI_BMID0	((UINT32P)(EMI_BASE+0x04B0))
#define EMI_BMID1	((UINT32P)(EMI_BASE+0x04B4))
#define EMI_BMID2	((UINT32P)(EMI_BASE+0x04B8))
#define EMI_BMID3	((UINT32P)(EMI_BASE+0x04BC))
#define EMI_BMID4	((UINT32P)(EMI_BASE+0x04C0))
#define EMI_BMID5	((UINT32P)(EMI_BASE+0x04C4))
#define EMI_BMID6	((UINT32P)(EMI_BASE+0x04C8))
#define EMI_BMID7	((UINT32P)(EMI_BASE+0x04CC))
#define EMI_BMID8	((UINT32P)(EMI_BASE+0x04D0))
#define EMI_BMID9	((UINT32P)(EMI_BASE+0x04D4))
#define EMI_BMID10	((UINT32P)(EMI_BASE+0x04D8))
#define EMI_BMEN1	((UINT32P)(EMI_BASE+0x04E0))
#define EMI_BMEN2	((UINT32P)(EMI_BASE+0x04E8))
#define EMI_BMRW0	((UINT32P)(EMI_BASE+0x04F8))
#define EMI_BMRW1	((UINT32P)(EMI_BASE+0x04FC))
#define EMI_TTYPE1	((UINT32P)(EMI_BASE+0x0500))
#define EMI_TTYPE2	((UINT32P)(EMI_BASE+0x0508))
#define EMI_TTYPE3	((UINT32P)(EMI_BASE+0x0510))
#define EMI_TTYPE4	((UINT32P)(EMI_BASE+0x0518))
#define EMI_TTYPE5	((UINT32P)(EMI_BASE+0x0520))
#define EMI_TTYPE6	((UINT32P)(EMI_BASE+0x0528))
#define EMI_TTYPE7	((UINT32P)(EMI_BASE+0x0530))
#define EMI_TTYPE8	((UINT32P)(EMI_BASE+0x0538))
#define EMI_TTYPE9	((UINT32P)(EMI_BASE+0x0540))
#define EMI_TTYPE10	((UINT32P)(EMI_BASE+0x0548))
#define EMI_TTYPE11	((UINT32P)(EMI_BASE+0x0550))
#define EMI_TTYPE12	((UINT32P)(EMI_BASE+0x0558))
#define EMI_TTYPE13	((UINT32P)(EMI_BASE+0x0560))
#define EMI_TTYPE14	((UINT32P)(EMI_BASE+0x0568))
#define EMI_TTYPE15	((UINT32P)(EMI_BASE+0x0570))
#define EMI_TTYPE16	((UINT32P)(EMI_BASE+0x0578))
#define EMI_TTYPE17	((UINT32P)(EMI_BASE+0x0580))
#define EMI_TTYPE18	((UINT32P)(EMI_BASE+0x0588))
#define EMI_TTYPE19	((UINT32P)(EMI_BASE+0x0590))
#define EMI_TTYPE20	((UINT32P)(EMI_BASE+0x0598))
#define EMI_TTYPE21	((UINT32P)(EMI_BASE+0x05A0))
#define EMI_BWCT0	((UINT32P)(EMI_BASE+0x05B0))
#define EMI_BWCT1	((UINT32P)(EMI_BASE+0x05B4))
#define EMI_BWCT2	((UINT32P)(EMI_BASE+0x05B8))
#define EMI_BWCT3	((UINT32P)(EMI_BASE+0x05BC))
#define EMI_BWCT4	((UINT32P)(EMI_BASE+0x05C0))
#define EMI_BWST0	((UINT32P)(EMI_BASE+0x05C4))
#define EMI_BWST1	((UINT32P)(EMI_BASE+0x05C8))
#define EMI_EX_CON	((UINT32P)(EMI_BASE+0x05D0))
#define EMI_EX_ST0	((UINT32P)(EMI_BASE+0x05D4))
#define EMI_EX_ST1	((UINT32P)(EMI_BASE+0x05D8))
#define EMI_EX_ST2	((UINT32P)(EMI_BASE+0x05DC))
#define EMI_WP_ADR	((UINT32P)(EMI_BASE+0x05E0))
#define EMI_WP_ADR_2ND	((UINT32P)(EMI_BASE+0x05E4))
#define EMI_WP_CTRL	((UINT32P)(EMI_BASE+0x05E8))
#define EMI_CHKER	((UINT32P)(EMI_BASE+0x05F0))
#define EMI_CHK_TYP	((UINT32P)(EMI_BASE+0x05F4))
#define EMI_CHKER1	((UINT32P)(EMI_BASE+0x05F8))
#define EMI_CHKER1_2ND	((UINT32P)(EMI_BASE+0x05FC))
#define EMI_MBISTA	((UINT32P)(EMI_BASE+0x0600))
#define EMI_MBISTB	((UINT32P)(EMI_BASE+0x0608))
#define EMI_MBISTC	((UINT32P)(EMI_BASE+0x0610))
#define EMI_MBISTD	((UINT32P)(EMI_BASE+0x0618))
#define EMI_MBISTE	((UINT32P)(EMI_BASE+0x0620))
#define EMI_ISPA	((UINT32P)(EMI_BASE+0x0630))
#define EMI_ISPB	((UINT32P)(EMI_BASE+0x0634))
#define EMI_ISPC	((UINT32P)(EMI_BASE+0x0638))
#define EMI_ISPD	((UINT32P)(EMI_BASE+0x063c))
#define EMI_IOCL_3RD	((UINT32P)(EMI_BASE+0x0650))
#define EMI_IOCL_4TH	((UINT32P)(EMI_BASE+0x0654))
#define EMI_IOCM_3RD	((UINT32P)(EMI_BASE+0x0658))
#define EMI_IOCM_4TH	((UINT32P)(EMI_BASE+0x065C))
#define EMI_LPMPU0	((UINT32P)(EMI_BASE+0x0670))
#define EMI_LPMPU1	((UINT32P)(EMI_BASE+0x0674))
#define EMI_LPMPU2	((UINT32P)(EMI_BASE+0x0678))
#define EMI_LPMPU3	((UINT32P)(EMI_BASE+0x067c))
#define EMI_LPMPU4	((UINT32P)(EMI_BASE+0x0680))
#define EMI_LPMPU5	((UINT32P)(EMI_BASE+0x0684))
#define EMI_LPMPU6	((UINT32P)(EMI_BASE+0x0688))
#define EMI_LPMPU7	((UINT32P)(EMI_BASE+0x068c))
#define EMI_LPDBG0	((UINT32P)(EMI_BASE+0x0690))
#define EMI_LPDBG1	((UINT32P)(EMI_BASE+0x0698))
#define EMI_LPDBG1_2ND	((UINT32P)(EMI_BASE+0x069c))
#define EMI_BWCT0_2ND	((UINT32P)(EMI_BASE+0x06A0))
#define EMI_BWCT1_2ND	((UINT32P)(EMI_BASE+0x06A4))
#define EMI_BWST_2ND	((UINT32P)(EMI_BASE+0x06A8))
#define EMI_LTCT0	((UINT32P)(EMI_BASE+0x06B0))
#define EMI_LTCT1	((UINT32P)(EMI_BASE+0x06B4))
#define EMI_LTCT2	((UINT32P)(EMI_BASE+0x06B8))
#define EMI_LTCT3	((UINT32P)(EMI_BASE+0x06BC))
#define EMI_LTST	((UINT32P)(EMI_BASE+0x06C0))
#define EMI_RGMON0	((UINT32P)(EMI_BASE+0x06C4))
#define EMI_RGMON1	((UINT32P)(EMI_BASE+0x06C8))
#define EMI_RGMON2	((UINT32P)(EMI_BASE+0x06CC))
#define EMI_RGMON3	((UINT32P)(EMI_BASE+0x06D0))
#define EMI_RGMON4	((UINT32P)(EMI_BASE+0x06D4))
#define EMI_RGST0	((UINT32P)(EMI_BASE+0x06D8))
#define EMI_RGST1	((UINT32P)(EMI_BASE+0x06DC))
#define EMI_RGST2	((UINT32P)(EMI_BASE+0x06E0))
#define EMI_RGST3	((UINT32P)(EMI_BASE+0x06E4))
#define EMI_RGST4	((UINT32P)(EMI_BASE+0x06E8))
#define EMI_RGST5	((UINT32P)(EMI_BASE+0x06EC))
#define EMI_RGST6	((UINT32P)(EMI_BASE+0x06F0))
#define EMI_RGST7	((UINT32P)(EMI_BASE+0x06F4))
#define EMI_RGST8	((UINT32P)(EMI_BASE+0x06F8))
#define EMI_RGST9	((UINT32P)(EMI_BASE+0x06FC))
#define EMI_RGST10	((UINT32P)(EMI_BASE+0x0700))
#define EMI_RGST11	((UINT32P)(EMI_BASE+0x0704))
#define EMI_SHF0	((UINT32P)(EMI_BASE+0x0710))
#define EMI_SHF1	((UINT32P)(EMI_BASE+0x0718))
#define EMI_SNST	((UINT32P)(EMI_BASE+0x07f8))
#define EMI_DBG	((UINT32P)(EMI_BASE+0x07fc))
#define EMI_SLVA	((UINT32P)(EMI_BASE+0x0800))
#define EMI_SLVB	((UINT32P)(EMI_BASE+0x0804))
#define EMI_SLVC	((UINT32P)(EMI_BASE+0x0808))
#define EMI_SLVD	((UINT32P)(EMI_BASE+0x080c))
#define EMI_SLVE	((UINT32P)(EMI_BASE+0x0810))

// APB Module infra_emi_dfp_apb
#define INFRA_EMI_DFP_BASE (0x10300000)
#define INFRA_EMI_DFP_36_ID	((UINT32P)(INFRA_EMI_DFP_BASE+0x0))
#define INFRA_EMI_DFP_36_CTRL	((UINT32P)(INFRA_EMI_DFP_BASE+0x4))
#define INFRA_EMI_DFP_36_SOFEOF_CTRL	((UINT32P)(INFRA_EMI_DFP_BASE+0x8))
#define INFRA_EMI_DFP_36_IRQ_STATE	((UINT32P)(INFRA_EMI_DFP_BASE+0xc))
#define INFRA_EMI_DFP_36_EVENT_ACCUM_CTRL	((UINT32P)(INFRA_EMI_DFP_BASE+0x10))
#define INFRA_EMI_DFP_36_EVENT_ACCUM_SWAP	((UINT32P)(INFRA_EMI_DFP_BASE+0x14))
#define INFRA_EMI_DFP_36_MUX	((UINT32P)(INFRA_EMI_DFP_BASE+0x18))
#define INFRA_EMI_DFP_36_SLIDE_WINDOW	((UINT32P)(INFRA_EMI_DFP_BASE+0x1c))
#define INFRA_EMI_DFP_36_OC_CNT_REG	((UINT32P)(INFRA_EMI_DFP_BASE+0x20))
#define INFRA_EMI_DFP_36_DFTOC_TH_0	((UINT32P)(INFRA_EMI_DFP_BASE+0x24))
#define INFRA_EMI_DFP_36_DFTOC_TH_1	((UINT32P)(INFRA_EMI_DFP_BASE+0x28))
#define INFRA_EMI_DFP_36_DFTOC_TH_2	((UINT32P)(INFRA_EMI_DFP_BASE+0x2c))
#define INFRA_EMI_DFP_36_DFTOC_TH_3	((UINT32P)(INFRA_EMI_DFP_BASE+0x30))
#define INFRA_EMI_DFP_36_DFTOC_TH_4	((UINT32P)(INFRA_EMI_DFP_BASE+0x34))
#define INFRA_EMI_DFP_36_DFTOC_TH_5	((UINT32P)(INFRA_EMI_DFP_BASE+0x38))
#define INFRA_EMI_DFP_36_DFTOC_TH_6	((UINT32P)(INFRA_EMI_DFP_BASE+0x3c))
#define INFRA_EMI_DFP_36_DFTOC_TH_7	((UINT32P)(INFRA_EMI_DFP_BASE+0x40))
#define INFRA_EMI_DFP_36_DFSOC_TH	((UINT32P)(INFRA_EMI_DFP_BASE+0x44))
#define INFRA_EMI_DFP_36_PMIC_BOOST_TH	((UINT32P)(INFRA_EMI_DFP_BASE+0x48))
#define INFRA_EMI_DFP_36_PMIC_BOOST_PARA	((UINT32P)(INFRA_EMI_DFP_BASE+0x4c))
#define INFRA_EMI_DFP_36_PM_VALUE	((UINT32P)(INFRA_EMI_DFP_BASE+0x50))
#define INFRA_EMI_DFP_36_LP_CONST_VALUE	((UINT32P)(INFRA_EMI_DFP_BASE+0x54))
#define INFRA_EMI_DFP_36_LEAKAGE	((UINT32P)(INFRA_EMI_DFP_BASE+0x58))
#define INFRA_EMI_DFP_36_SCALING_FACTOR	((UINT32P)(INFRA_EMI_DFP_BASE+0x5c))
#define INFRA_EMI_DFP_36_VOLT_FACTOR	((UINT32P)(INFRA_EMI_DFP_BASE+0x60))
#define INFRA_EMI_DFP_36_PIECE_PWR	((UINT32P)(INFRA_EMI_DFP_BASE+0x64))
#define INFRA_EMI_DFP_36_SLIDE_PWR	((UINT32P)(INFRA_EMI_DFP_BASE+0x68))
#define INFRA_EMI_DFP_36_OC_SIGNAL	((UINT32P)(INFRA_EMI_DFP_BASE+0x6c))
#define INFRA_EMI_DFP_36_PM_PERIOD	((UINT32P)(INFRA_EMI_DFP_BASE+0x70))
#define INFRA_EMI_DFP_36_LINEAR_A0	((UINT32P)(INFRA_EMI_DFP_BASE+0x74))
#define INFRA_EMI_DFP_36_COUNTER_EN_0	((UINT32P)(INFRA_EMI_DFP_BASE+0x78))
#define INFRA_EMI_DFP_36_COUNTER_EN_1	((UINT32P)(INFRA_EMI_DFP_BASE+0x7c))
#define INFRA_EMI_DFP_36_WEIGHT_0	((UINT32P)(INFRA_EMI_DFP_BASE+0x80))
#define INFRA_EMI_DFP_36_WEIGHT_1	((UINT32P)(INFRA_EMI_DFP_BASE+0x84))
#define INFRA_EMI_DFP_36_WEIGHT_2	((UINT32P)(INFRA_EMI_DFP_BASE+0x88))
#define INFRA_EMI_DFP_36_WEIGHT_3	((UINT32P)(INFRA_EMI_DFP_BASE+0x8c))
#define INFRA_EMI_DFP_36_WEIGHT_4	((UINT32P)(INFRA_EMI_DFP_BASE+0x90))
#define INFRA_EMI_DFP_36_WEIGHT_5	((UINT32P)(INFRA_EMI_DFP_BASE+0x94))
#define INFRA_EMI_DFP_36_WEIGHT_6	((UINT32P)(INFRA_EMI_DFP_BASE+0x98))
#define INFRA_EMI_DFP_36_WEIGHT_7	((UINT32P)(INFRA_EMI_DFP_BASE+0x9c))
#define INFRA_EMI_DFP_36_WEIGHT_8	((UINT32P)(INFRA_EMI_DFP_BASE+0xa0))
#define INFRA_EMI_DFP_36_WEIGHT_9	((UINT32P)(INFRA_EMI_DFP_BASE+0xa4))
#define INFRA_EMI_DFP_36_WEIGHT_10	((UINT32P)(INFRA_EMI_DFP_BASE+0xa8))
#define INFRA_EMI_DFP_36_WEIGHT_11	((UINT32P)(INFRA_EMI_DFP_BASE+0xac))
#define INFRA_EMI_DFP_36_WEIGHT_12	((UINT32P)(INFRA_EMI_DFP_BASE+0xb0))
#define INFRA_EMI_DFP_36_WEIGHT_13	((UINT32P)(INFRA_EMI_DFP_BASE+0xb4))
#define INFRA_EMI_DFP_36_WEIGHT_14	((UINT32P)(INFRA_EMI_DFP_BASE+0xb8))
#define INFRA_EMI_DFP_36_WEIGHT_15	((UINT32P)(INFRA_EMI_DFP_BASE+0xbc))
#define INFRA_EMI_DFP_36_WEIGHT_16	((UINT32P)(INFRA_EMI_DFP_BASE+0xc0))
#define INFRA_EMI_DFP_36_WEIGHT_17	((UINT32P)(INFRA_EMI_DFP_BASE+0xc4))
#define INFRA_EMI_DFP_36_WEIGHT_18	((UINT32P)(INFRA_EMI_DFP_BASE+0xc8))
#define INFRA_EMI_DFP_36_WEIGHT_19	((UINT32P)(INFRA_EMI_DFP_BASE+0xcc))
#define INFRA_EMI_DFP_36_WEIGHT_20	((UINT32P)(INFRA_EMI_DFP_BASE+0xd0))
#define INFRA_EMI_DFP_36_WEIGHT_21	((UINT32P)(INFRA_EMI_DFP_BASE+0xd4))
#define INFRA_EMI_DFP_36_WEIGHT_22	((UINT32P)(INFRA_EMI_DFP_BASE+0xd8))
#define INFRA_EMI_DFP_36_WEIGHT_23	((UINT32P)(INFRA_EMI_DFP_BASE+0xdc))
#define INFRA_EMI_DFP_36_WEIGHT_24	((UINT32P)(INFRA_EMI_DFP_BASE+0xe0))
#define INFRA_EMI_DFP_36_WEIGHT_25	((UINT32P)(INFRA_EMI_DFP_BASE+0xe4))
#define INFRA_EMI_DFP_36_WEIGHT_26	((UINT32P)(INFRA_EMI_DFP_BASE+0xe8))
#define INFRA_EMI_DFP_36_WEIGHT_27	((UINT32P)(INFRA_EMI_DFP_BASE+0xec))
#define INFRA_EMI_DFP_36_WEIGHT_28	((UINT32P)(INFRA_EMI_DFP_BASE+0xf0))
#define INFRA_EMI_DFP_36_WEIGHT_29	((UINT32P)(INFRA_EMI_DFP_BASE+0xf4))
#define INFRA_EMI_DFP_36_WEIGHT_30	((UINT32P)(INFRA_EMI_DFP_BASE+0xf8))
#define INFRA_EMI_DFP_36_WEIGHT_31	((UINT32P)(INFRA_EMI_DFP_BASE+0xfc))
#define INFRA_EMI_DFP_36_WEIGHT_32	((UINT32P)(INFRA_EMI_DFP_BASE+0x100))
#define INFRA_EMI_DFP_36_WEIGHT_33	((UINT32P)(INFRA_EMI_DFP_BASE+0x104))
#define INFRA_EMI_DFP_36_WEIGHT_34	((UINT32P)(INFRA_EMI_DFP_BASE+0x108))
#define INFRA_EMI_DFP_36_WEIGHT_35	((UINT32P)(INFRA_EMI_DFP_BASE+0x10c))
#define INFRA_EMI_DFP_36_EVENT_SUM_0	((UINT32P)(INFRA_EMI_DFP_BASE+0x110))
#define INFRA_EMI_DFP_36_EVENT_SUM_1	((UINT32P)(INFRA_EMI_DFP_BASE+0x114))
#define INFRA_EMI_DFP_36_EVENT_SUM_2	((UINT32P)(INFRA_EMI_DFP_BASE+0x118))
#define INFRA_EMI_DFP_36_EVENT_SUM_3	((UINT32P)(INFRA_EMI_DFP_BASE+0x11c))
#define INFRA_EMI_DFP_36_EVENT_SUM_4	((UINT32P)(INFRA_EMI_DFP_BASE+0x120))
#define INFRA_EMI_DFP_36_EVENT_SUM_5	((UINT32P)(INFRA_EMI_DFP_BASE+0x124))
#define INFRA_EMI_DFP_36_EVENT_SUM_6	((UINT32P)(INFRA_EMI_DFP_BASE+0x128))
#define INFRA_EMI_DFP_36_EVENT_SUM_7	((UINT32P)(INFRA_EMI_DFP_BASE+0x12c))
#define INFRA_EMI_DFP_36_EVENT_SUM_8	((UINT32P)(INFRA_EMI_DFP_BASE+0x130))
#define INFRA_EMI_DFP_36_EVENT_SUM_9	((UINT32P)(INFRA_EMI_DFP_BASE+0x134))
#define INFRA_EMI_DFP_36_EVENT_SUM_10	((UINT32P)(INFRA_EMI_DFP_BASE+0x138))
#define INFRA_EMI_DFP_36_EVENT_SUM_11	((UINT32P)(INFRA_EMI_DFP_BASE+0x13c))
#define INFRA_EMI_DFP_36_EVENT_SUM_12	((UINT32P)(INFRA_EMI_DFP_BASE+0x140))
#define INFRA_EMI_DFP_36_EVENT_SUM_13	((UINT32P)(INFRA_EMI_DFP_BASE+0x144))
#define INFRA_EMI_DFP_36_EVENT_SUM_14	((UINT32P)(INFRA_EMI_DFP_BASE+0x148))
#define INFRA_EMI_DFP_36_EVENT_SUM_15	((UINT32P)(INFRA_EMI_DFP_BASE+0x14c))
#define INFRA_EMI_DFP_36_EVENT_SUM_16	((UINT32P)(INFRA_EMI_DFP_BASE+0x150))
#define INFRA_EMI_DFP_36_EVENT_SUM_17	((UINT32P)(INFRA_EMI_DFP_BASE+0x154))
#define INFRA_EMI_DFP_36_EVENT_SUM_18	((UINT32P)(INFRA_EMI_DFP_BASE+0x158))
#define INFRA_EMI_DFP_36_EVENT_SUM_19	((UINT32P)(INFRA_EMI_DFP_BASE+0x15c))
#define INFRA_EMI_DFP_36_EVENT_SUM_20	((UINT32P)(INFRA_EMI_DFP_BASE+0x160))
#define INFRA_EMI_DFP_36_EVENT_SUM_21	((UINT32P)(INFRA_EMI_DFP_BASE+0x164))
#define INFRA_EMI_DFP_36_EVENT_SUM_22	((UINT32P)(INFRA_EMI_DFP_BASE+0x168))
#define INFRA_EMI_DFP_36_EVENT_SUM_23	((UINT32P)(INFRA_EMI_DFP_BASE+0x16c))
#define INFRA_EMI_DFP_36_EVENT_SUM_24	((UINT32P)(INFRA_EMI_DFP_BASE+0x170))
#define INFRA_EMI_DFP_36_EVENT_SUM_25	((UINT32P)(INFRA_EMI_DFP_BASE+0x174))
#define INFRA_EMI_DFP_36_EVENT_SUM_26	((UINT32P)(INFRA_EMI_DFP_BASE+0x178))
#define INFRA_EMI_DFP_36_EVENT_SUM_27	((UINT32P)(INFRA_EMI_DFP_BASE+0x17c))
#define INFRA_EMI_DFP_36_EVENT_SUM_28	((UINT32P)(INFRA_EMI_DFP_BASE+0x180))
#define INFRA_EMI_DFP_36_EVENT_SUM_29	((UINT32P)(INFRA_EMI_DFP_BASE+0x184))
#define INFRA_EMI_DFP_36_EVENT_SUM_30	((UINT32P)(INFRA_EMI_DFP_BASE+0x188))
#define INFRA_EMI_DFP_36_EVENT_SUM_31	((UINT32P)(INFRA_EMI_DFP_BASE+0x18c))
#define INFRA_EMI_DFP_36_EVENT_SUM_32	((UINT32P)(INFRA_EMI_DFP_BASE+0x190))
#define INFRA_EMI_DFP_36_EVENT_SUM_33	((UINT32P)(INFRA_EMI_DFP_BASE+0x194))
#define INFRA_EMI_DFP_36_EVENT_SUM_34	((UINT32P)(INFRA_EMI_DFP_BASE+0x198))
#define INFRA_EMI_DFP_36_EVENT_SUM_35	((UINT32P)(INFRA_EMI_DFP_BASE+0x19c))

// APB Module fde_aes_core
#define FDE_AES_CORE_BASE (0x11B40000)
#define CONTEXT_SEL_REG	((UINT32P)(FDE_AES_CORE_BASE+0x000))
#define CONTEXT_WORD0_REG	((UINT32P)(FDE_AES_CORE_BASE+0x004))
#define CONTEXT_WORD1_REG	((UINT32P)(FDE_AES_CORE_BASE+0x008))
#define KEY_SLOT_SEL_REG	((UINT32P)(FDE_AES_CORE_BASE+0x020))
#define FDE_SW_RESET_REG	((UINT32P)(FDE_AES_CORE_BASE+0x024))
#define FDE_BYPASS_REG	((UINT32P)(FDE_AES_CORE_BASE+0x028))
#define KEY_SLOT_KEY0_REG	((UINT32P)(FDE_AES_CORE_BASE+0x100))
#define KEY_SLOT_KEY1_REG	((UINT32P)(FDE_AES_CORE_BASE+0x104))
#define KEY_SLOT_KEY2_REG	((UINT32P)(FDE_AES_CORE_BASE+0x108))
#define KEY_SLOT_KEY3_REG	((UINT32P)(FDE_AES_CORE_BASE+0x10C))
#define KEY_SLOT_KEY4_REG	((UINT32P)(FDE_AES_CORE_BASE+0x110))
#define KEY_SLOT_KEY5_REG	((UINT32P)(FDE_AES_CORE_BASE+0x104))
#define KEY_SLOT_KEY6_REG	((UINT32P)(FDE_AES_CORE_BASE+0x108))
#define KEY_SLOT_KEY7_REG	((UINT32P)(FDE_AES_CORE_BASE+0x10C))
#define KEY_SLOT_IV_KEY0_REG	((UINT32P)(FDE_AES_CORE_BASE+0x200))
#define KEY_SLOT_IV_KEY1_REG	((UINT32P)(FDE_AES_CORE_BASE+0x204))
#define KEY_SLOT_IV_KEY2_REG	((UINT32P)(FDE_AES_CORE_BASE+0x208))
#define KEY_SLOT_IV_KEY3_REG	((UINT32P)(FDE_AES_CORE_BASE+0x20C))
#define KEY_SLOT_IV_KEY4_REG	((UINT32P)(FDE_AES_CORE_BASE+0x210))
#define KEY_SLOT_IV_KEY5_REG	((UINT32P)(FDE_AES_CORE_BASE+0x214))
#define KEY_SLOT_IV_KEY6_REG	((UINT32P)(FDE_AES_CORE_BASE+0x218))
#define KEY_SLOT_IV_KEY7_REG	((UINT32P)(FDE_AES_CORE_BASE+0x21C))
#define KEY_SLOT_KEY_SIZE_MODE_REG	((UINT32P)(FDE_AES_CORE_BASE+0x300))
#define AES_SYS_CONFIG_REG	((UINT32P)(FDE_AES_CORE_BASE+0x400))
#define AXUSER_SYNC_DISABLE_REG	((UINT32P)(FDE_AES_CORE_BASE+0x404))

// APB Module fde_aes_wrapper
#define FDE_AES_WRAPPER_BASE (0x11B40800)
#define FDE_AES_WRAPPER_DEBUG_0_REG_ADDR	((UINT32P)(FDE_AES_WRAPPER_BASE+0x000))
#define FDE_AES_WRAPPER_DEBUG_1_REG_ADDR	((UINT32P)(FDE_AES_WRAPPER_BASE+0x004))
#define FDE_AES_WRAPPER_DEBUG_2_REG_ADDR	((UINT32P)(FDE_AES_WRAPPER_BASE+0x008))
#define FDE_AES_WRAPPER_DEBUG_3_REG_ADDR	((UINT32P)(FDE_AES_WRAPPER_BASE+0x00C))
#define FDE_AES_WRAPPER_DEBUG_4_REG_ADDR	((UINT32P)(FDE_AES_WRAPPER_BASE+0x010))
#define FDE_AES_WRAPPER_DEBUG_5_REG_ADDR	((UINT32P)(FDE_AES_WRAPPER_BASE+0x014))
#define FDE_AES_WRAPPER_DEBUG_6_REG_ADDR	((UINT32P)(FDE_AES_WRAPPER_BASE+0x018))
#define FDE_AES_WRAPPER_DEBUG_7_REG_ADDR	((UINT32P)(FDE_AES_WRAPPER_BASE+0x01C))
#define FDE_AES_WRAPPER_DEBUG_8_REG_ADDR	((UINT32P)(FDE_AES_WRAPPER_BASE+0x020))
#define FDE_AES_WRAPPER_DEBUG_9_REG_ADDR	((UINT32P)(FDE_AES_WRAPPER_BASE+0x024))
#define FDE_AES_WRAPPER_DEBUG_10_REG_ADDR	((UINT32P)(FDE_AES_WRAPPER_BASE+0x028))
#define FDE_AES_WRAPPER_DEBUG_11_REG_ADDR	((UINT32P)(FDE_AES_WRAPPER_BASE+0x02C))
#define FDE_AES_WRAPPER_DEBUG_12_REG_ADDR	((UINT32P)(FDE_AES_WRAPPER_BASE+0x030))
#define FDE_AES_WRAPPER_DEBUG_13_REG_ADDR	((UINT32P)(FDE_AES_WRAPPER_BASE+0x034))
#define FDE_AES_WRAPPER_DEBUG_14_REG_ADDR	((UINT32P)(FDE_AES_WRAPPER_BASE+0x038))
#define FDE_AES_WRAPPER_DEBUG_15_REG_ADDR	((UINT32P)(FDE_AES_WRAPPER_BASE+0x03C))
#define FDE_AES_WRAPPER_DEBUG_16_REG_ADDR	((UINT32P)(FDE_AES_WRAPPER_BASE+0x040))
#define FDE_AES_WRAPPER_DEBUG_17_REG_ADDR	((UINT32P)(FDE_AES_WRAPPER_BASE+0x044))
#define FDE_AES_WRAPPER_DEBUG_18_REG_ADDR	((UINT32P)(FDE_AES_WRAPPER_BASE+0x048))
#define FDE_AES_WRAPPER_DEBUG_19_REG_ADDR	((UINT32P)(FDE_AES_WRAPPER_BASE+0x04C))
#define FDE_AES_WRAPPER_DEBUG_20_REG_ADDR	((UINT32P)(FDE_AES_WRAPPER_BASE+0x050))
#define FDE_AES_WRAPPER_INT_CLR_REG_ADDR	((UINT32P)(FDE_AES_WRAPPER_BASE+0x054))
#define FDE_AES_WRAPPER_INT_STS_REG_ADDR	((UINT32P)(FDE_AES_WRAPPER_BASE+0x058))

// APB Module vad_wrapper
#define VAD2_WRAPPER_BASE (0x11B70000)

// APB Module ccif
#define AP_CCIF0_BASE (0x10240000)
#define AP_CCIF0_CCIF_AP_CTL	((UINT32P)(AP_CCIF0_BASE+0x000))
#define AP_CCIF0_CCIF_AP_BSY	((UINT32P)(AP_CCIF0_BASE+0x004))
#define AP_CCIF0_CCIF_AP_START	((UINT32P)(AP_CCIF0_BASE+0x008))
#define AP_CCIF0_CCIF_AP_WCH	((UINT32P)(AP_CCIF0_BASE+0x00c))
#define AP_CCIF0_CCIF_AP_DAT	((UINT32P)(AP_CCIF0_BASE+0x100))
#define AP_CCIF0_CCIF_AP_RCH	((UINT32P)(AP_CCIF0_BASE+0x010))
#define AP_CCIF0_CCIF_AP_ACK	((UINT32P)(AP_CCIF0_BASE+0x014))
#define AP_CCIF0_CCIF_MD_CTL	((UINT32P)(AP_CCIF0_BASE+0x000))
#define AP_CCIF0_CCIF_MD_BSY	((UINT32P)(AP_CCIF0_BASE+0x004))
#define AP_CCIF0_CCIF_MD_START	((UINT32P)(AP_CCIF0_BASE+0x008))
#define AP_CCIF0_CCIF_MD_WCH	((UINT32P)(AP_CCIF0_BASE+0x00c))
#define AP_CCIF0_CCIF_MD_DAT	((UINT32P)(AP_CCIF0_BASE+0x100))
#define AP_CCIF0_CCIF_MD_RCH	((UINT32P)(AP_CCIF0_BASE+0x010))
#define AP_CCIF0_CCIF_MD_ACK	((UINT32P)(AP_CCIF0_BASE+0x014))

// APB Module ccif
#define AP_CCIF1_BASE (0x10241000)
#define AP_CCIF1_CCIF_AP_CTL	((UINT32P)(AP_CCIF1_BASE+0x000))
#define AP_CCIF1_CCIF_AP_BSY	((UINT32P)(AP_CCIF1_BASE+0x004))
#define AP_CCIF1_CCIF_AP_START	((UINT32P)(AP_CCIF1_BASE+0x008))
#define AP_CCIF1_CCIF_AP_WCH	((UINT32P)(AP_CCIF1_BASE+0x00c))
#define AP_CCIF1_CCIF_AP_DAT	((UINT32P)(AP_CCIF1_BASE+0x100))
#define AP_CCIF1_CCIF_AP_RCH	((UINT32P)(AP_CCIF1_BASE+0x010))
#define AP_CCIF1_CCIF_AP_ACK	((UINT32P)(AP_CCIF1_BASE+0x014))
#define AP_CCIF1_CCIF_MD_CTL	((UINT32P)(AP_CCIF1_BASE+0x000))
#define AP_CCIF1_CCIF_MD_BSY	((UINT32P)(AP_CCIF1_BASE+0x004))
#define AP_CCIF1_CCIF_MD_START	((UINT32P)(AP_CCIF1_BASE+0x008))
#define AP_CCIF1_CCIF_MD_WCH	((UINT32P)(AP_CCIF1_BASE+0x00c))
#define AP_CCIF1_CCIF_MD_DAT	((UINT32P)(AP_CCIF1_BASE+0x100))
#define AP_CCIF1_CCIF_MD_RCH	((UINT32P)(AP_CCIF1_BASE+0x010))
#define AP_CCIF1_CCIF_MD_ACK	((UINT32P)(AP_CCIF1_BASE+0x014))

// APB Module cldma_ap_indma_pd_sim
#define APCLDMAIN_BASE (0x10242000)
#define REG_APCLDMAIN_SBDMA_CODA_VERSION	((UINT32P)(APCLDMAIN_BASE+0x0))
#define REG_APCLDMAIN_START_ADDR_0	((UINT32P)(APCLDMAIN_BASE+0x4))
#define REG_APCLDMAIN_START_ADDR_1	((UINT32P)(APCLDMAIN_BASE+0x8))
#define REG_APCLDMAIN_START_ADDR_2	((UINT32P)(APCLDMAIN_BASE+0xC))
#define REG_APCLDMAIN_START_ADDR_3	((UINT32P)(APCLDMAIN_BASE+0x10))
#define REG_APCLDMAIN_START_ADDR_4	((UINT32P)(APCLDMAIN_BASE+0x14))
#define REG_APCLDMAIN_START_ADDR_5	((UINT32P)(APCLDMAIN_BASE+0x18))
#define REG_APCLDMAIN_START_ADDR_6	((UINT32P)(APCLDMAIN_BASE+0x1C))
#define REG_APCLDMAIN_START_ADDR_7	((UINT32P)(APCLDMAIN_BASE+0x20))
#define REG_APCLDMAIN_CURRENT_ADDR_0	((UINT32P)(APCLDMAIN_BASE+0x28))
#define REG_APCLDMAIN_CURRENT_ADDR_1	((UINT32P)(APCLDMAIN_BASE+0x2C))
#define REG_APCLDMAIN_CURRENT_ADDR_2	((UINT32P)(APCLDMAIN_BASE+0x30))
#define REG_APCLDMAIN_CURRENT_ADDR_3	((UINT32P)(APCLDMAIN_BASE+0x34))
#define REG_APCLDMAIN_CURRENT_ADDR_4	((UINT32P)(APCLDMAIN_BASE+0x38))
#define REG_APCLDMAIN_CURRENT_ADDR_5	((UINT32P)(APCLDMAIN_BASE+0x3C))
#define REG_APCLDMAIN_CURRENT_ADDR_6	((UINT32P)(APCLDMAIN_BASE+0x40))
#define REG_APCLDMAIN_CURRENT_ADDR_7	((UINT32P)(APCLDMAIN_BASE+0x44))
#define REG_APCLDMAIN_STATUS	((UINT32P)(APCLDMAIN_BASE+0x50))
#define REG_APCLDMAIN_START_CMD	((UINT32P)(APCLDMAIN_BASE+0x54))
#define REG_APCLDMAIN_RESUME_CMD	((UINT32P)(APCLDMAIN_BASE+0x58))
#define REG_APCLDMAIN_STOP_CMD	((UINT32P)(APCLDMAIN_BASE+0x5C))
#define REG_APCLDMAIN_R_ERROR	((UINT32P)(APCLDMAIN_BASE+0x60))
#define REG_APCLDMAIN_R_CFG	((UINT32P)(APCLDMAIN_BASE+0x74))
#define REG_APCLDMAIN_R_DUMMY_0	((UINT32P)(APCLDMAIN_BASE+0x80))
#define REG_APCLDMAIN_R_DUMMY_1	((UINT32P)(APCLDMAIN_BASE+0x84))
#define REG_APCLDMAIN_R_DUMMY_2	((UINT32P)(APCLDMAIN_BASE+0x88))
#define REG_APCLDMAIN_R_DUMMY_3	((UINT32P)(APCLDMAIN_BASE+0x8C))
#define REG_APCLDMAIN_R_DEBUG_REG_LCMU_0	((UINT32P)(APCLDMAIN_BASE+0x90))
#define REG_APCLDMAIN_R_DEBUG_REG_LCMU_1	((UINT32P)(APCLDMAIN_BASE+0x94))
#define REG_APCLDMAIN_R_DEBUG_REG_LCMU_2	((UINT32P)(APCLDMAIN_BASE+0x98))
#define REG_APCLDMAIN_R_DEBUG_REG_LCMU_3	((UINT32P)(APCLDMAIN_BASE+0x9C))
#define REG_APCLDMAIN_R_DEBUG_REG_LCMU_4	((UINT32P)(APCLDMAIN_BASE+0xA0))
#define REG_APCLDMAIN_R_DEBUG_REG_LCMU_5	((UINT32P)(APCLDMAIN_BASE+0xA4))
#define REG_APCLDMAIN_R_DEBUG_REG_LCMU_6	((UINT32P)(APCLDMAIN_BASE+0xA8))
#define REG_APCLDMAIN_R_DEBUG_REG_LCMU_7	((UINT32P)(APCLDMAIN_BASE+0xAC))
#define REG_APCLDMAIN_R_DEBUG_REG_LCMU_8	((UINT32P)(APCLDMAIN_BASE+0xB0))
#define REG_APCLDMAIN_R_DEBUG_REG_LDMU_0	((UINT32P)(APCLDMAIN_BASE+0xB4))
#define REG_APCLDMAIN_R_DEBUG_REG_LDMU_1	((UINT32P)(APCLDMAIN_BASE+0xB8))
#define REG_APCLDMAIN_R_DEBUG_REG_LDMU_2	((UINT32P)(APCLDMAIN_BASE+0xBC))
#define REG_APCLDMAIN_R_DEBUG_REG_LDMU_3	((UINT32P)(APCLDMAIN_BASE+0xC0))
#define REG_APCLDMAIN_R_DEBUG_REG_LDMU_4	((UINT32P)(APCLDMAIN_BASE+0xC4))
#define REG_APCLDMAIN_R_DEBUG_REG_LDMU_5	((UINT32P)(APCLDMAIN_BASE+0xC8))
#define REG_APCLDMAIN_R_DEBUG_REG_LDMU_6	((UINT32P)(APCLDMAIN_BASE+0xCC))
#define REG_APCLDMAIN_R_DEBUG_REG_LDMU_7	((UINT32P)(APCLDMAIN_BASE+0xD0))
#define REG_APCLDMAIN_R_DEBUG_REG_LDMU_8	((UINT32P)(APCLDMAIN_BASE+0xD4))
#define REG_APCLDMAIN_R_DEBUG_REG_LDMU_9	((UINT32P)(APCLDMAIN_BASE+0xD8))
#define REG_APCLDMAIN_R_DEBUG_REG_LDMU_10	((UINT32P)(APCLDMAIN_BASE+0xDC))
#define REG_APCLDMAIN_R_DEBUG_REG_LDMU_11	((UINT32P)(APCLDMAIN_BASE+0xE0))
#define REG_APCLDMAIN_R_DEBUG_REG_LDMU_12	((UINT32P)(APCLDMAIN_BASE+0xE4))
#define REG_APCLDMAIN_R_DEBUG_REG_LDMU_13	((UINT32P)(APCLDMAIN_BASE+0xE8))
#define REG_APCLDMAIN_R_DEBUG_REG_LDMU_14	((UINT32P)(APCLDMAIN_BASE+0xEC))
#define REG_APCLDMAIN_R_DEBUG_REG_LDMU_15	((UINT32P)(APCLDMAIN_BASE+0xF0))
#define REG_APCLDMAIN_R_DEBUG_REG_LDMA_0	((UINT32P)(APCLDMAIN_BASE+0xF4))
#define REG_APCLDMAIN_R_DEBUG_REG_LDMA_1	((UINT32P)(APCLDMAIN_BASE+0xF8))
#define REG_APCLDMAIN_R_DEBUG_REG_LDMA_2	((UINT32P)(APCLDMAIN_BASE+0xFC))
#define REG_APCLDMAIN_R_DEBUG_REG_REG_CTL_0	((UINT32P)(APCLDMAIN_BASE+0x100))
#define REG_APCLDMAIN_R_DEBUG_REG_REG_CTL_1	((UINT32P)(APCLDMAIN_BASE+0x104))
#define REG_APCLDMAIN_R_DEBUG_REG_REG_CTL_2	((UINT32P)(APCLDMAIN_BASE+0x108))
#define REG_APCLDMAIN_R_DEBUG_REG_REG_CTL_3	((UINT32P)(APCLDMAIN_BASE+0x10C))
#define REG_APCLDMAIN_R_HPQTCR	((UINT32P)(APCLDMAIN_BASE+0x110))
#define REG_APCLDMAIN_R_LPQTCR	((UINT32P)(APCLDMAIN_BASE+0x114))
#define REG_APCLDMAIN_R_HPQR	((UINT32P)(APCLDMAIN_BASE+0x118))
#define REG_APCLDMAIN_R_TCR0	((UINT32P)(APCLDMAIN_BASE+0x11C))
#define REG_APCLDMAIN_R_TCR1	((UINT32P)(APCLDMAIN_BASE+0x120))
#define REG_APCLDMAIN_R_TCR2	((UINT32P)(APCLDMAIN_BASE+0x124))
#define REG_APCLDMAIN_R_TCR3	((UINT32P)(APCLDMAIN_BASE+0x128))
#define REG_APCLDMAIN_R_TCR4	((UINT32P)(APCLDMAIN_BASE+0x12C))
#define REG_APCLDMAIN_R_TCR5	((UINT32P)(APCLDMAIN_BASE+0x130))
#define REG_APCLDMAIN_R_TCR6	((UINT32P)(APCLDMAIN_BASE+0x134))
#define REG_APCLDMAIN_R_TCR7	((UINT32P)(APCLDMAIN_BASE+0x138))
#define REG_APCLDMAIN_R_TCR_CMD	((UINT32P)(APCLDMAIN_BASE+0x13C))
#define REG_APCLDMAIN_R_CHECKSUM_CHANNEL_ENABLE	((UINT32P)(APCLDMAIN_BASE+0x140))
#define REG_APCLDMAIN_R_LAST_UPDATE_ADDR_0	((UINT32P)(APCLDMAIN_BASE+0x144))
#define REG_APCLDMAIN_R_LAST_UPDATE_ADDR_1	((UINT32P)(APCLDMAIN_BASE+0x148))
#define REG_APCLDMAIN_R_LAST_UPDATE_ADDR_2	((UINT32P)(APCLDMAIN_BASE+0x14C))
#define REG_APCLDMAIN_R_LAST_UPDATE_ADDR_3	((UINT32P)(APCLDMAIN_BASE+0x150))
#define REG_APCLDMAIN_R_LAST_UPDATE_ADDR_4	((UINT32P)(APCLDMAIN_BASE+0x154))
#define REG_APCLDMAIN_R_LAST_UPDATE_ADDR_5	((UINT32P)(APCLDMAIN_BASE+0x158))
#define REG_APCLDMAIN_R_LAST_UPDATE_ADDR_6	((UINT32P)(APCLDMAIN_BASE+0x15C))
#define REG_APCLDMAIN_R_LAST_UPDATE_ADDR_7	((UINT32P)(APCLDMAIN_BASE+0x160))
#define REG_APCLDMAIN_START_ADDR_4MSB	((UINT32P)(APCLDMAIN_BASE+0x164))
#define REG_APCLDMAIN_CURRENT_ADDR_4MSB	((UINT32P)(APCLDMAIN_BASE+0x168))
#define REG_APCLDMAIN_R_LAST_UPDATE_ADDR_4MSB	((UINT32P)(APCLDMAIN_BASE+0x16c))

// APB Module cldma_ap_outdma_pd_sim
#define APCLDMAOUT_BASE (0x10242400)
#define REG_APCLDMAOUT_OUTDMA_CODA_VERSION	((UINT32P)(APCLDMAOUT_BASE+0x0))
#define REG_APCLDMAOUT_R_ERROR	((UINT32P)(APCLDMAOUT_BASE+0x100))
#define REG_APCLDMAOUT_R_DUMMY_0	((UINT32P)(APCLDMAOUT_BASE+0x108))
#define REG_APCLDMAOUT_R_DUMMY_1	((UINT32P)(APCLDMAOUT_BASE+0x10C))
#define REG_APCLDMAOUT_R_DEBUG_REG_LDMU_0	((UINT32P)(APCLDMAOUT_BASE+0x118))
#define REG_APCLDMAOUT_R_DEBUG_REG_LDMU_1	((UINT32P)(APCLDMAOUT_BASE+0x11C))
#define REG_APCLDMAOUT_R_DEBUG_REG_LDMU_2	((UINT32P)(APCLDMAOUT_BASE+0x120))
#define REG_APCLDMAOUT_R_DEBUG_REG_LDMU_3	((UINT32P)(APCLDMAOUT_BASE+0x124))
#define REG_APCLDMAOUT_R_DEBUG_REG_LDMU_4	((UINT32P)(APCLDMAOUT_BASE+0x128))
#define REG_APCLDMAOUT_R_DEBUG_REG_LDMU_5	((UINT32P)(APCLDMAOUT_BASE+0x12C))
#define REG_APCLDMAOUT_R_DEBUG_REG_LDMU_6	((UINT32P)(APCLDMAOUT_BASE+0x130))
#define REG_APCLDMAOUT_R_DEBUG_REG_LDMU_7	((UINT32P)(APCLDMAOUT_BASE+0x134))
#define REG_APCLDMAOUT_R_DEBUG_REG_LDMU_8	((UINT32P)(APCLDMAOUT_BASE+0x138))
#define REG_APCLDMAOUT_R_DEBUG_REG_LDMU_9	((UINT32P)(APCLDMAOUT_BASE+0x13C))
#define REG_APCLDMAOUT_R_DEBUG_REG_LDMU_10	((UINT32P)(APCLDMAOUT_BASE+0x140))
#define REG_APCLDMAOUT_R_DEBUG_REG_LDMU_11	((UINT32P)(APCLDMAOUT_BASE+0x144))
#define REG_APCLDMAOUT_R_DEBUG_REG_LDMU_12	((UINT32P)(APCLDMAOUT_BASE+0x148))
#define REG_APCLDMAOUT_R_DEBUG_REG_LDMA_0	((UINT32P)(APCLDMAOUT_BASE+0x14C))
#define REG_APCLDMAOUT_R_DEBUG_REG_LDMA_1	((UINT32P)(APCLDMAOUT_BASE+0x150))
#define REG_APCLDMAOUT_R_DEBUG_REG_LDMA_2	((UINT32P)(APCLDMAOUT_BASE+0x154))
#define REG_APCLDMAOUT_R_DEBUG_REG_LDMA_3	((UINT32P)(APCLDMAOUT_BASE+0x158))
#define REG_APCLDMAOUT_R_DEBUG_REG_LDMA_4	((UINT32P)(APCLDMAOUT_BASE+0x15C))
#define REG_APCLDMAOUT_R_DEBUG_REG_LDMA_5	((UINT32P)(APCLDMAOUT_BASE+0x160))
#define REG_APCLDMAOUT_R_DEBUG_REG_LDMA_6	((UINT32P)(APCLDMAOUT_BASE+0x164))
#define REG_APCLDMAOUT_R_DEBUG_REG_LDMA_7	((UINT32P)(APCLDMAOUT_BASE+0x168))
#define REG_APCLDMAOUT_R_DEBUG_REG_REG_CTL_0	((UINT32P)(APCLDMAOUT_BASE+0x16C))
#define REG_APCLDMAOUT_R_DEBUG_REG_REG_CTL_1	((UINT32P)(APCLDMAOUT_BASE+0x170))
#define REG_APCLDMAOUT_START_CMD	((UINT32P)(APCLDMAOUT_BASE+0x1BC))
#define REG_APCLDMAOUT_RESUME_CMD	((UINT32P)(APCLDMAOUT_BASE+0x1C0))
#define REG_APCLDMAOUT_STOP_CMD	((UINT32P)(APCLDMAOUT_BASE+0x1C4))

// APB Module cldma_ap_misc_pd_sim
#define APCLDMAMISC_BASE (0x10242800)
#define REG_APCLDMAMISC_CLDMA_CODA_VERSION	((UINT32P)(APCLDMAMISC_BASE+0x0))
#define REG_APCLDMAMISC_HW_DVFS_CTRL	((UINT32P)(APCLDMAMISC_BASE+0x4))
#define REG_APCLDMAMISC_L2TISAR0	((UINT32P)(APCLDMAMISC_BASE+0x10))
#define REG_APCLDMAMISC_L2TISAR1	((UINT32P)(APCLDMAMISC_BASE+0x14))
#define REG_APCLDMAMISC_L2TIMR0	((UINT32P)(APCLDMAMISC_BASE+0x18))
#define REG_APCLDMAMISC_L2TIMR1	((UINT32P)(APCLDMAMISC_BASE+0x1C))
#define REG_APCLDMAMISC_L2TIMCR0	((UINT32P)(APCLDMAMISC_BASE+0x20))
#define REG_APCLDMAMISC_L2TIMCR1	((UINT32P)(APCLDMAMISC_BASE+0x24))
#define REG_APCLDMAMISC_L2TIMSR0	((UINT32P)(APCLDMAMISC_BASE+0x28))
#define REG_APCLDMAMISC_L2TIMSR1	((UINT32P)(APCLDMAMISC_BASE+0x2C))
#define REG_APCLDMAMISC_L3TISAR0	((UINT32P)(APCLDMAMISC_BASE+0x30))
#define REG_APCLDMAMISC_L3TISAR1	((UINT32P)(APCLDMAMISC_BASE+0x34))
#define REG_APCLDMAMISC_L3TIMR0	((UINT32P)(APCLDMAMISC_BASE+0x38))
#define REG_APCLDMAMISC_L3TIMR1	((UINT32P)(APCLDMAMISC_BASE+0x3C))
#define REG_APCLDMAMISC_L3TIMCR0	((UINT32P)(APCLDMAMISC_BASE+0x40))
#define REG_APCLDMAMISC_L3TIMCR1	((UINT32P)(APCLDMAMISC_BASE+0x44))
#define REG_APCLDMAMISC_L3TIMSR0	((UINT32P)(APCLDMAMISC_BASE+0x48))
#define REG_APCLDMAMISC_L3TIMSR1	((UINT32P)(APCLDMAMISC_BASE+0x4C))
#define REG_APCLDMAMISC_L2RISAR0	((UINT32P)(APCLDMAMISC_BASE+0x50))
#define REG_APCLDMAMISC_L2RISAR1	((UINT32P)(APCLDMAMISC_BASE+0x54))
#define REG_APCLDMAMISC_L3RISAR0	((UINT32P)(APCLDMAMISC_BASE+0x70))
#define REG_APCLDMAMISC_L3RISAR1	((UINT32P)(APCLDMAMISC_BASE+0x74))
#define REG_APCLDMAMISC_L3RIMR0	((UINT32P)(APCLDMAMISC_BASE+0x78))
#define REG_APCLDMAMISC_L3RIMR1	((UINT32P)(APCLDMAMISC_BASE+0x7C))
#define REG_APCLDMAMISC_L3RIMCR0	((UINT32P)(APCLDMAMISC_BASE+0x80))
#define REG_APCLDMAMISC_L3RIMCR1	((UINT32P)(APCLDMAMISC_BASE+0x84))
#define REG_APCLDMAMISC_L3RIMSR0	((UINT32P)(APCLDMAMISC_BASE+0x88))
#define REG_APCLDMAMISC_L3RIMSR1	((UINT32P)(APCLDMAMISC_BASE+0x8C))
#define REG_APCLDMAMISC_BUS_STA	((UINT32P)(APCLDMAMISC_BASE+0x9C))
#define REG_APCLDMAMISC_BUS_DBG	((UINT32P)(APCLDMAMISC_BASE+0xA0))
#define REG_APCLDMAMISC_DBG_RDATA	((UINT32P)(APCLDMAMISC_BASE+0xA4))
#define REG_APCLDMAMISC_DBG_WADDR	((UINT32P)(APCLDMAMISC_BASE+0xA8))
#define REG_APCLDMAMISC_DBG_WDATA	((UINT32P)(APCLDMAMISC_BASE+0xAC))
#define REG_APCLDMAMISC_CHNL_IDLE	((UINT32P)(APCLDMAMISC_BASE+0xB0))
#define REG_APCLDMAMISC_CLDMA_IP_BUSY	((UINT32P)(APCLDMAMISC_BASE+0xB4))
#define REG_APCLDMAMISC_R_L3TISAR2	((UINT32P)(APCLDMAMISC_BASE+0xC0))
#define REG_APCLDMAMISC_R_L3TIMR2	((UINT32P)(APCLDMAMISC_BASE+0xC4))
#define REG_APCLDMAMISC_R_L3TIMCR2	((UINT32P)(APCLDMAMISC_BASE+0xC8))
#define REG_APCLDMAMISC_R_L3TIMSR2	((UINT32P)(APCLDMAMISC_BASE+0xCC))

// APB Module ccif
#define AP_CCIF2_BASE (0x10250000)
#define AP_CCIF2_CCIF_AP_CTL	((UINT32P)(AP_CCIF2_BASE+0x000))
#define AP_CCIF2_CCIF_AP_BSY	((UINT32P)(AP_CCIF2_BASE+0x004))
#define AP_CCIF2_CCIF_AP_START	((UINT32P)(AP_CCIF2_BASE+0x008))
#define AP_CCIF2_CCIF_AP_WCH	((UINT32P)(AP_CCIF2_BASE+0x00c))
#define AP_CCIF2_CCIF_AP_DAT	((UINT32P)(AP_CCIF2_BASE+0x100))
#define AP_CCIF2_CCIF_AP_RCH	((UINT32P)(AP_CCIF2_BASE+0x010))
#define AP_CCIF2_CCIF_AP_ACK	((UINT32P)(AP_CCIF2_BASE+0x014))
#define AP_CCIF2_CCIF_MD_CTL	((UINT32P)(AP_CCIF2_BASE+0x000))
#define AP_CCIF2_CCIF_MD_BSY	((UINT32P)(AP_CCIF2_BASE+0x004))
#define AP_CCIF2_CCIF_MD_START	((UINT32P)(AP_CCIF2_BASE+0x008))
#define AP_CCIF2_CCIF_MD_WCH	((UINT32P)(AP_CCIF2_BASE+0x00c))
#define AP_CCIF2_CCIF_MD_DAT	((UINT32P)(AP_CCIF2_BASE+0x100))
#define AP_CCIF2_CCIF_MD_RCH	((UINT32P)(AP_CCIF2_BASE+0x010))
#define AP_CCIF2_CCIF_MD_ACK	((UINT32P)(AP_CCIF2_BASE+0x014))

// APB Module ccif
#define AP_CCIF3_BASE (0x10251000)
#define AP_CCIF3_CCIF_AP_CTL	((UINT32P)(AP_CCIF3_BASE+0x000))
#define AP_CCIF3_CCIF_AP_BSY	((UINT32P)(AP_CCIF3_BASE+0x004))
#define AP_CCIF3_CCIF_AP_START	((UINT32P)(AP_CCIF3_BASE+0x008))
#define AP_CCIF3_CCIF_AP_WCH	((UINT32P)(AP_CCIF3_BASE+0x00c))
#define AP_CCIF3_CCIF_AP_DAT	((UINT32P)(AP_CCIF3_BASE+0x100))
#define AP_CCIF3_CCIF_AP_RCH	((UINT32P)(AP_CCIF3_BASE+0x010))
#define AP_CCIF3_CCIF_AP_ACK	((UINT32P)(AP_CCIF3_BASE+0x014))
#define AP_CCIF3_CCIF_MD_CTL	((UINT32P)(AP_CCIF3_BASE+0x000))
#define AP_CCIF3_CCIF_MD_BSY	((UINT32P)(AP_CCIF3_BASE+0x004))
#define AP_CCIF3_CCIF_MD_START	((UINT32P)(AP_CCIF3_BASE+0x008))
#define AP_CCIF3_CCIF_MD_WCH	((UINT32P)(AP_CCIF3_BASE+0x00c))
#define AP_CCIF3_CCIF_MD_DAT	((UINT32P)(AP_CCIF3_BASE+0x100))
#define AP_CCIF3_CCIF_MD_RCH	((UINT32P)(AP_CCIF3_BASE+0x010))
#define AP_CCIF3_CCIF_MD_ACK	((UINT32P)(AP_CCIF3_BASE+0x014))

// APB Module rccif
#define RCCIF_PS_C2K_BASE (0x90270000)
#define RCCIF_PS_C2K_CCIRQ_SET_IRQ	((UINT32P)(RCCIF_PS_C2K_BASE+0x0000))
#define RCCIF_PS_C2K_CCIRQ_CLEAR_IRQ	((UINT32P)(RCCIF_PS_C2K_BASE+0x0004))
#define RCCIF_PS_C2K_CCIRQ_CLEAR_AUTH_EXC	((UINT32P)(RCCIF_PS_C2K_BASE+0x000C))
#define RCCIF_PS_C2K_CCIRQ_EXC_IRQ	((UINT32P)(RCCIF_PS_C2K_BASE+0x0010))
#define RCCIF_PS_C2K_CCIRQ_EXC_AUTH_FAIL	((UINT32P)(RCCIF_PS_C2K_BASE+0x0014))
#define RCCIF_PS_C2K_CCIRQ_EXC_OVERFLOW	((UINT32P)(RCCIF_PS_C2K_BASE+0x0018))
#define RCCIF_PS_C2K_CCIRQ_EXC_UNDERFLOW	((UINT32P)(RCCIF_PS_C2K_BASE+0x001C))
#define RCCIF_PS_C2K_CCIRQ_WAKEUP_MASK	((UINT32P)(RCCIF_PS_C2K_BASE+0x0030))
#define RCCIF_PS_C2K_CCIRQ_WAKEUP_MASK_SET	((UINT32P)(RCCIF_PS_C2K_BASE+0x0034))
#define RCCIF_PS_C2K_CCIRQ_WAKEUP_MASK_CLR	((UINT32P)(RCCIF_PS_C2K_BASE+0x0038))
#define RCCIF_PS_C2K_CCIRQ_WAKEUP_STA	((UINT32P)(RCCIF_PS_C2K_BASE+0x003C))
#define RCCIF_PS_C2K_CCIRQ_DUMMY_0	((UINT32P)(RCCIF_PS_C2K_BASE+0x0040))
#define RCCIF_PS_C2K_CCIRQ_DUMMY_1	((UINT32P)(RCCIF_PS_C2K_BASE+0x0044))
#define RCCIF_PS_C2K_CCIRQ_DUMMY_2	((UINT32P)(RCCIF_PS_C2K_BASE+0x0048))
#define RCCIF_PS_C2K_CCIRQ_DUMMY_3	((UINT32P)(RCCIF_PS_C2K_BASE+0x004C))
#define RCCIF_PS_C2K_CCIRQ_CTI_EVENT	((UINT32P)(RCCIF_PS_C2K_BASE+0x0080))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_0	((UINT32P)(RCCIF_PS_C2K_BASE+0x0100))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_1	((UINT32P)(RCCIF_PS_C2K_BASE+0x0104))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_2	((UINT32P)(RCCIF_PS_C2K_BASE+0x0108))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_3	((UINT32P)(RCCIF_PS_C2K_BASE+0x010C))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_4	((UINT32P)(RCCIF_PS_C2K_BASE+0x0110))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_5	((UINT32P)(RCCIF_PS_C2K_BASE+0x0114))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_6	((UINT32P)(RCCIF_PS_C2K_BASE+0x0118))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_7	((UINT32P)(RCCIF_PS_C2K_BASE+0x011C))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_8	((UINT32P)(RCCIF_PS_C2K_BASE+0x0120))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_9	((UINT32P)(RCCIF_PS_C2K_BASE+0x0124))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_10	((UINT32P)(RCCIF_PS_C2K_BASE+0x0128))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_11	((UINT32P)(RCCIF_PS_C2K_BASE+0x012C))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_12	((UINT32P)(RCCIF_PS_C2K_BASE+0x0130))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_13	((UINT32P)(RCCIF_PS_C2K_BASE+0x0134))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_14	((UINT32P)(RCCIF_PS_C2K_BASE+0x0138))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_15	((UINT32P)(RCCIF_PS_C2K_BASE+0x013C))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_16	((UINT32P)(RCCIF_PS_C2K_BASE+0x0140))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_17	((UINT32P)(RCCIF_PS_C2K_BASE+0x0144))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_18	((UINT32P)(RCCIF_PS_C2K_BASE+0x0148))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_19	((UINT32P)(RCCIF_PS_C2K_BASE+0x014C))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_20	((UINT32P)(RCCIF_PS_C2K_BASE+0x0150))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_21	((UINT32P)(RCCIF_PS_C2K_BASE+0x0154))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_22	((UINT32P)(RCCIF_PS_C2K_BASE+0x0158))
#define RCCIF_PS_C2K_CCIRQ_CNT_IRQ_23	((UINT32P)(RCCIF_PS_C2K_BASE+0x015C))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_0	((UINT32P)(RCCIF_PS_C2K_BASE+0x0180))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_1	((UINT32P)(RCCIF_PS_C2K_BASE+0x0184))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_2	((UINT32P)(RCCIF_PS_C2K_BASE+0x0188))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_3	((UINT32P)(RCCIF_PS_C2K_BASE+0x018C))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_4	((UINT32P)(RCCIF_PS_C2K_BASE+0x0190))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_5	((UINT32P)(RCCIF_PS_C2K_BASE+0x0194))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_6	((UINT32P)(RCCIF_PS_C2K_BASE+0x0198))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_7	((UINT32P)(RCCIF_PS_C2K_BASE+0x019C))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_8	((UINT32P)(RCCIF_PS_C2K_BASE+0x01A0))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_9	((UINT32P)(RCCIF_PS_C2K_BASE+0x01A4))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_10	((UINT32P)(RCCIF_PS_C2K_BASE+0x01A8))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_11	((UINT32P)(RCCIF_PS_C2K_BASE+0x01AC))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_12	((UINT32P)(RCCIF_PS_C2K_BASE+0x01B0))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_13	((UINT32P)(RCCIF_PS_C2K_BASE+0x01B4))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_14	((UINT32P)(RCCIF_PS_C2K_BASE+0x01B8))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_15	((UINT32P)(RCCIF_PS_C2K_BASE+0x01BC))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_16	((UINT32P)(RCCIF_PS_C2K_BASE+0x01C0))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_17	((UINT32P)(RCCIF_PS_C2K_BASE+0x01C4))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_18	((UINT32P)(RCCIF_PS_C2K_BASE+0x01C8))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_19	((UINT32P)(RCCIF_PS_C2K_BASE+0x01CC))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_20	((UINT32P)(RCCIF_PS_C2K_BASE+0x01D0))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_21	((UINT32P)(RCCIF_PS_C2K_BASE+0x01D4))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_22	((UINT32P)(RCCIF_PS_C2K_BASE+0x01D8))
#define RCCIF_PS_C2K_CCIRQ_ACK_IRQ_23	((UINT32P)(RCCIF_PS_C2K_BASE+0x01DC))
#define RCCIF_PS_C2K_CCIRQ_TXID_AUTH	((UINT32P)(RCCIF_PS_C2K_BASE+0xA))
#define RCCIF_PS_C2K_CCIRQ_RXID_AUTH	((UINT32P)(RCCIF_PS_C2K_BASE+0xB))

// APB Module rccif
#define RCCIF_L1_C2K_BASE (0x90270400)
#define RCCIF_L1_C2K_CCIRQ_SET_IRQ	((UINT32P)(RCCIF_L1_C2K_BASE+0x0000))
#define RCCIF_L1_C2K_CCIRQ_CLEAR_IRQ	((UINT32P)(RCCIF_L1_C2K_BASE+0x0004))
#define RCCIF_L1_C2K_CCIRQ_CLEAR_AUTH_EXC	((UINT32P)(RCCIF_L1_C2K_BASE+0x000C))
#define RCCIF_L1_C2K_CCIRQ_EXC_IRQ	((UINT32P)(RCCIF_L1_C2K_BASE+0x0010))
#define RCCIF_L1_C2K_CCIRQ_EXC_AUTH_FAIL	((UINT32P)(RCCIF_L1_C2K_BASE+0x0014))
#define RCCIF_L1_C2K_CCIRQ_EXC_OVERFLOW	((UINT32P)(RCCIF_L1_C2K_BASE+0x0018))
#define RCCIF_L1_C2K_CCIRQ_EXC_UNDERFLOW	((UINT32P)(RCCIF_L1_C2K_BASE+0x001C))
#define RCCIF_L1_C2K_CCIRQ_WAKEUP_MASK	((UINT32P)(RCCIF_L1_C2K_BASE+0x0030))
#define RCCIF_L1_C2K_CCIRQ_WAKEUP_MASK_SET	((UINT32P)(RCCIF_L1_C2K_BASE+0x0034))
#define RCCIF_L1_C2K_CCIRQ_WAKEUP_MASK_CLR	((UINT32P)(RCCIF_L1_C2K_BASE+0x0038))
#define RCCIF_L1_C2K_CCIRQ_WAKEUP_STA	((UINT32P)(RCCIF_L1_C2K_BASE+0x003C))
#define RCCIF_L1_C2K_CCIRQ_DUMMY_0	((UINT32P)(RCCIF_L1_C2K_BASE+0x0040))
#define RCCIF_L1_C2K_CCIRQ_DUMMY_1	((UINT32P)(RCCIF_L1_C2K_BASE+0x0044))
#define RCCIF_L1_C2K_CCIRQ_DUMMY_2	((UINT32P)(RCCIF_L1_C2K_BASE+0x0048))
#define RCCIF_L1_C2K_CCIRQ_DUMMY_3	((UINT32P)(RCCIF_L1_C2K_BASE+0x004C))
#define RCCIF_L1_C2K_CCIRQ_CTI_EVENT	((UINT32P)(RCCIF_L1_C2K_BASE+0x0080))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_0	((UINT32P)(RCCIF_L1_C2K_BASE+0x0100))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_1	((UINT32P)(RCCIF_L1_C2K_BASE+0x0104))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_2	((UINT32P)(RCCIF_L1_C2K_BASE+0x0108))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_3	((UINT32P)(RCCIF_L1_C2K_BASE+0x010C))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_4	((UINT32P)(RCCIF_L1_C2K_BASE+0x0110))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_5	((UINT32P)(RCCIF_L1_C2K_BASE+0x0114))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_6	((UINT32P)(RCCIF_L1_C2K_BASE+0x0118))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_7	((UINT32P)(RCCIF_L1_C2K_BASE+0x011C))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_8	((UINT32P)(RCCIF_L1_C2K_BASE+0x0120))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_9	((UINT32P)(RCCIF_L1_C2K_BASE+0x0124))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_10	((UINT32P)(RCCIF_L1_C2K_BASE+0x0128))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_11	((UINT32P)(RCCIF_L1_C2K_BASE+0x012C))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_12	((UINT32P)(RCCIF_L1_C2K_BASE+0x0130))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_13	((UINT32P)(RCCIF_L1_C2K_BASE+0x0134))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_14	((UINT32P)(RCCIF_L1_C2K_BASE+0x0138))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_15	((UINT32P)(RCCIF_L1_C2K_BASE+0x013C))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_16	((UINT32P)(RCCIF_L1_C2K_BASE+0x0140))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_17	((UINT32P)(RCCIF_L1_C2K_BASE+0x0144))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_18	((UINT32P)(RCCIF_L1_C2K_BASE+0x0148))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_19	((UINT32P)(RCCIF_L1_C2K_BASE+0x014C))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_20	((UINT32P)(RCCIF_L1_C2K_BASE+0x0150))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_21	((UINT32P)(RCCIF_L1_C2K_BASE+0x0154))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_22	((UINT32P)(RCCIF_L1_C2K_BASE+0x0158))
#define RCCIF_L1_C2K_CCIRQ_CNT_IRQ_23	((UINT32P)(RCCIF_L1_C2K_BASE+0x015C))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_0	((UINT32P)(RCCIF_L1_C2K_BASE+0x0180))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_1	((UINT32P)(RCCIF_L1_C2K_BASE+0x0184))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_2	((UINT32P)(RCCIF_L1_C2K_BASE+0x0188))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_3	((UINT32P)(RCCIF_L1_C2K_BASE+0x018C))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_4	((UINT32P)(RCCIF_L1_C2K_BASE+0x0190))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_5	((UINT32P)(RCCIF_L1_C2K_BASE+0x0194))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_6	((UINT32P)(RCCIF_L1_C2K_BASE+0x0198))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_7	((UINT32P)(RCCIF_L1_C2K_BASE+0x019C))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_8	((UINT32P)(RCCIF_L1_C2K_BASE+0x01A0))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_9	((UINT32P)(RCCIF_L1_C2K_BASE+0x01A4))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_10	((UINT32P)(RCCIF_L1_C2K_BASE+0x01A8))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_11	((UINT32P)(RCCIF_L1_C2K_BASE+0x01AC))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_12	((UINT32P)(RCCIF_L1_C2K_BASE+0x01B0))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_13	((UINT32P)(RCCIF_L1_C2K_BASE+0x01B4))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_14	((UINT32P)(RCCIF_L1_C2K_BASE+0x01B8))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_15	((UINT32P)(RCCIF_L1_C2K_BASE+0x01BC))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_16	((UINT32P)(RCCIF_L1_C2K_BASE+0x01C0))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_17	((UINT32P)(RCCIF_L1_C2K_BASE+0x01C4))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_18	((UINT32P)(RCCIF_L1_C2K_BASE+0x01C8))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_19	((UINT32P)(RCCIF_L1_C2K_BASE+0x01CC))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_20	((UINT32P)(RCCIF_L1_C2K_BASE+0x01D0))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_21	((UINT32P)(RCCIF_L1_C2K_BASE+0x01D4))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_22	((UINT32P)(RCCIF_L1_C2K_BASE+0x01D8))
#define RCCIF_L1_C2K_CCIRQ_ACK_IRQ_23	((UINT32P)(RCCIF_L1_C2K_BASE+0x01DC))
#define RCCIF_L1_C2K_CCIRQ_TXID_AUTH	((UINT32P)(RCCIF_L1_C2K_BASE+0xA))
#define RCCIF_L1_C2K_CCIRQ_RXID_AUTH	((UINT32P)(RCCIF_L1_C2K_BASE+0xB))

// APB Module md2md_ccif_top
#define MD2MD_PCCIF_MD1_BASE (0x90270800)
#define MD2MD_PCCIF_MD1_MD2MD_CCIF_AP_CTL	((UINT32P)(MD2MD_PCCIF_MD1_BASE+0x000))
#define MD2MD_PCCIF_MD1_MD2MD_CCIF_AP_BSY	((UINT32P)(MD2MD_PCCIF_MD1_BASE+0x004))
#define MD2MD_PCCIF_MD1_MD2MD_CCIF_AP_START	((UINT32P)(MD2MD_PCCIF_MD1_BASE+0x008))
#define MD2MD_PCCIF_MD1_MD2MD_CCIF_AP_WCH	((UINT32P)(MD2MD_PCCIF_MD1_BASE+0x00c))
#define MD2MD_PCCIF_MD1_MD2MD_CCIF_AP_DAT	((UINT32P)(MD2MD_PCCIF_MD1_BASE+0x100))
#define MD2MD_PCCIF_MD1_MD2MD_CCIF_AP_RCH	((UINT32P)(MD2MD_PCCIF_MD1_BASE+0x010))
#define MD2MD_PCCIF_MD1_MD2MD_CCIF_AP_ACK	((UINT32P)(MD2MD_PCCIF_MD1_BASE+0x014))
#define MD2MD_PCCIF_MD1_MD2MD_CCIF_AP_IRQ0_M	((UINT32P)(MD2MD_PCCIF_MD1_BASE+0x020))
#define MD2MD_PCCIF_MD1_MD2MD_CCIF_AP_IRQ1_M	((UINT32P)(MD2MD_PCCIF_MD1_BASE+0x024))
#define MD2MD_PCCIF_MD1_MD2MD_CCIF_AP_IRQ2_M	((UINT32P)(MD2MD_PCCIF_MD1_BASE+0x028))
#define MD2MD_PCCIF_MD1_MD2MD_CCIF_AP_IRQ3_M	((UINT32P)(MD2MD_PCCIF_MD1_BASE+0x02c))
#define MD2MD_PCCIF_MD1_MD2MD_CCIF_MD_CTL	((UINT32P)(MD2MD_PCCIF_MD1_BASE+0x000))
#define MD2MD_PCCIF_MD1_MD2MD_CCIF_MD_BSY	((UINT32P)(MD2MD_PCCIF_MD1_BASE+0x004))
#define MD2MD_PCCIF_MD1_MD2MD_CCIF_MD_START	((UINT32P)(MD2MD_PCCIF_MD1_BASE+0x008))
#define MD2MD_PCCIF_MD1_MD2MD_CCIF_MD_WCH	((UINT32P)(MD2MD_PCCIF_MD1_BASE+0x00c))
#define MD2MD_PCCIF_MD1_MD2MD_CCIF_MD_DAT	((UINT32P)(MD2MD_PCCIF_MD1_BASE+0x100))
#define MD2MD_PCCIF_MD1_MD2MD_CCIF_MD_RCH	((UINT32P)(MD2MD_PCCIF_MD1_BASE+0x010))
#define MD2MD_PCCIF_MD1_MD2MD_CCIF_MD_ACK	((UINT32P)(MD2MD_PCCIF_MD1_BASE+0x014))
#define MD2MD_PCCIF_MD1_MD2MD_CCIF_MD_IRQ0_M	((UINT32P)(MD2MD_PCCIF_MD1_BASE+0x020))
#define MD2MD_PCCIF_MD1_MD2MD_CCIF_MD_IRQ1_M	((UINT32P)(MD2MD_PCCIF_MD1_BASE+0x024))
#define MD2MD_PCCIF_MD1_MD2MD_CCIF_MD_IRQ2_M	((UINT32P)(MD2MD_PCCIF_MD1_BASE+0x028))
#define MD2MD_PCCIF_MD1_MD2MD_CCIF_MD_IRQ3_M	((UINT32P)(MD2MD_PCCIF_MD1_BASE+0x02c))

// APB Module cldma_md_indma_pd_sim
#define MDCLDMAIN_BASE (0x10704000)
#define REG_MDCLDMAIN_SBDMA_CODA_VERSION	((UINT32P)(MDCLDMAIN_BASE+0x0))
#define REG_MDCLDMAIN_START_ADDR_0	((UINT32P)(MDCLDMAIN_BASE+0x4))
#define REG_MDCLDMAIN_START_ADDR_1	((UINT32P)(MDCLDMAIN_BASE+0x8))
#define REG_MDCLDMAIN_START_ADDR_2	((UINT32P)(MDCLDMAIN_BASE+0xC))
#define REG_MDCLDMAIN_START_ADDR_3	((UINT32P)(MDCLDMAIN_BASE+0x10))
#define REG_MDCLDMAIN_START_ADDR_4	((UINT32P)(MDCLDMAIN_BASE+0x14))
#define REG_MDCLDMAIN_START_ADDR_5	((UINT32P)(MDCLDMAIN_BASE+0x18))
#define REG_MDCLDMAIN_START_ADDR_6	((UINT32P)(MDCLDMAIN_BASE+0x1C))
#define REG_MDCLDMAIN_START_ADDR_7	((UINT32P)(MDCLDMAIN_BASE+0x20))
#define REG_MDCLDMAIN_CURRENT_ADDR_0	((UINT32P)(MDCLDMAIN_BASE+0x28))
#define REG_MDCLDMAIN_CURRENT_ADDR_1	((UINT32P)(MDCLDMAIN_BASE+0x2C))
#define REG_MDCLDMAIN_CURRENT_ADDR_2	((UINT32P)(MDCLDMAIN_BASE+0x30))
#define REG_MDCLDMAIN_CURRENT_ADDR_3	((UINT32P)(MDCLDMAIN_BASE+0x34))
#define REG_MDCLDMAIN_CURRENT_ADDR_4	((UINT32P)(MDCLDMAIN_BASE+0x38))
#define REG_MDCLDMAIN_CURRENT_ADDR_5	((UINT32P)(MDCLDMAIN_BASE+0x3C))
#define REG_MDCLDMAIN_CURRENT_ADDR_6	((UINT32P)(MDCLDMAIN_BASE+0x40))
#define REG_MDCLDMAIN_CURRENT_ADDR_7	((UINT32P)(MDCLDMAIN_BASE+0x44))
#define REG_MDCLDMAIN_STATUS	((UINT32P)(MDCLDMAIN_BASE+0x50))
#define REG_MDCLDMAIN_START_CMD	((UINT32P)(MDCLDMAIN_BASE+0x54))
#define REG_MDCLDMAIN_RESUME_CMD	((UINT32P)(MDCLDMAIN_BASE+0x58))
#define REG_MDCLDMAIN_STOP_CMD	((UINT32P)(MDCLDMAIN_BASE+0x5C))
#define REG_MDCLDMAIN_R_ERROR	((UINT32P)(MDCLDMAIN_BASE+0x60))
#define REG_MDCLDMAIN_R_CFG	((UINT32P)(MDCLDMAIN_BASE+0x74))
#define REG_MDCLDMAIN_R_DUMMY_0	((UINT32P)(MDCLDMAIN_BASE+0x80))
#define REG_MDCLDMAIN_R_DUMMY_1	((UINT32P)(MDCLDMAIN_BASE+0x84))
#define REG_MDCLDMAIN_R_DUMMY_2	((UINT32P)(MDCLDMAIN_BASE+0x88))
#define REG_MDCLDMAIN_R_DUMMY_3	((UINT32P)(MDCLDMAIN_BASE+0x8C))
#define REG_MDCLDMAIN_R_DEBUG_REG_LCMU_0	((UINT32P)(MDCLDMAIN_BASE+0x90))
#define REG_MDCLDMAIN_R_DEBUG_REG_LCMU_1	((UINT32P)(MDCLDMAIN_BASE+0x94))
#define REG_MDCLDMAIN_R_DEBUG_REG_LCMU_2	((UINT32P)(MDCLDMAIN_BASE+0x98))
#define REG_MDCLDMAIN_R_DEBUG_REG_LCMU_3	((UINT32P)(MDCLDMAIN_BASE+0x9C))
#define REG_MDCLDMAIN_R_DEBUG_REG_LCMU_4	((UINT32P)(MDCLDMAIN_BASE+0xA0))
#define REG_MDCLDMAIN_R_DEBUG_REG_LCMU_5	((UINT32P)(MDCLDMAIN_BASE+0xA4))
#define REG_MDCLDMAIN_R_DEBUG_REG_LCMU_6	((UINT32P)(MDCLDMAIN_BASE+0xA8))
#define REG_MDCLDMAIN_R_DEBUG_REG_LCMU_7	((UINT32P)(MDCLDMAIN_BASE+0xAC))
#define REG_MDCLDMAIN_R_DEBUG_REG_LCMU_8	((UINT32P)(MDCLDMAIN_BASE+0xB0))
#define REG_MDCLDMAIN_R_DEBUG_REG_LDMU_0	((UINT32P)(MDCLDMAIN_BASE+0xB4))
#define REG_MDCLDMAIN_R_DEBUG_REG_LDMU_1	((UINT32P)(MDCLDMAIN_BASE+0xB8))
#define REG_MDCLDMAIN_R_DEBUG_REG_LDMU_2	((UINT32P)(MDCLDMAIN_BASE+0xBC))
#define REG_MDCLDMAIN_R_DEBUG_REG_LDMU_3	((UINT32P)(MDCLDMAIN_BASE+0xC0))
#define REG_MDCLDMAIN_R_DEBUG_REG_LDMU_4	((UINT32P)(MDCLDMAIN_BASE+0xC4))
#define REG_MDCLDMAIN_R_DEBUG_REG_LDMU_5	((UINT32P)(MDCLDMAIN_BASE+0xC8))
#define REG_MDCLDMAIN_R_DEBUG_REG_LDMU_6	((UINT32P)(MDCLDMAIN_BASE+0xCC))
#define REG_MDCLDMAIN_R_DEBUG_REG_LDMU_7	((UINT32P)(MDCLDMAIN_BASE+0xD0))
#define REG_MDCLDMAIN_R_DEBUG_REG_LDMU_8	((UINT32P)(MDCLDMAIN_BASE+0xD4))
#define REG_MDCLDMAIN_R_DEBUG_REG_LDMU_9	((UINT32P)(MDCLDMAIN_BASE+0xD8))
#define REG_MDCLDMAIN_R_DEBUG_REG_LDMU_10	((UINT32P)(MDCLDMAIN_BASE+0xDC))
#define REG_MDCLDMAIN_R_DEBUG_REG_LDMU_11	((UINT32P)(MDCLDMAIN_BASE+0xE0))
#define REG_MDCLDMAIN_R_DEBUG_REG_LDMU_12	((UINT32P)(MDCLDMAIN_BASE+0xE4))
#define REG_MDCLDMAIN_R_DEBUG_REG_LDMU_13	((UINT32P)(MDCLDMAIN_BASE+0xE8))
#define REG_MDCLDMAIN_R_DEBUG_REG_LDMU_14	((UINT32P)(MDCLDMAIN_BASE+0xEC))
#define REG_MDCLDMAIN_R_DEBUG_REG_LDMU_15	((UINT32P)(MDCLDMAIN_BASE+0xF0))
#define REG_MDCLDMAIN_R_DEBUG_REG_LDMA_0	((UINT32P)(MDCLDMAIN_BASE+0xF4))
#define REG_MDCLDMAIN_R_DEBUG_REG_LDMA_1	((UINT32P)(MDCLDMAIN_BASE+0xF8))
#define REG_MDCLDMAIN_R_DEBUG_REG_LDMA_2	((UINT32P)(MDCLDMAIN_BASE+0xFC))
#define REG_MDCLDMAIN_R_DEBUG_REG_REG_CTL_0	((UINT32P)(MDCLDMAIN_BASE+0x100))
#define REG_MDCLDMAIN_R_DEBUG_REG_REG_CTL_1	((UINT32P)(MDCLDMAIN_BASE+0x104))
#define REG_MDCLDMAIN_R_DEBUG_REG_REG_CTL_2	((UINT32P)(MDCLDMAIN_BASE+0x108))
#define REG_MDCLDMAIN_R_DEBUG_REG_REG_CTL_3	((UINT32P)(MDCLDMAIN_BASE+0x10C))
#define REG_MDCLDMAIN_R_HPQTCR	((UINT32P)(MDCLDMAIN_BASE+0x110))
#define REG_MDCLDMAIN_R_LPQTCR	((UINT32P)(MDCLDMAIN_BASE+0x114))
#define REG_MDCLDMAIN_R_HPQR	((UINT32P)(MDCLDMAIN_BASE+0x118))
#define REG_MDCLDMAIN_R_TCR0	((UINT32P)(MDCLDMAIN_BASE+0x11C))
#define REG_MDCLDMAIN_R_TCR1	((UINT32P)(MDCLDMAIN_BASE+0x120))
#define REG_MDCLDMAIN_R_TCR2	((UINT32P)(MDCLDMAIN_BASE+0x124))
#define REG_MDCLDMAIN_R_TCR3	((UINT32P)(MDCLDMAIN_BASE+0x128))
#define REG_MDCLDMAIN_R_TCR4	((UINT32P)(MDCLDMAIN_BASE+0x12C))
#define REG_MDCLDMAIN_R_TCR5	((UINT32P)(MDCLDMAIN_BASE+0x130))
#define REG_MDCLDMAIN_R_TCR6	((UINT32P)(MDCLDMAIN_BASE+0x134))
#define REG_MDCLDMAIN_R_TCR7	((UINT32P)(MDCLDMAIN_BASE+0x138))
#define REG_MDCLDMAIN_R_TCR_CMD	((UINT32P)(MDCLDMAIN_BASE+0x13C))
#define REG_MDCLDMAIN_R_CHECKSUM_CHANNEL_ENABLE	((UINT32P)(MDCLDMAIN_BASE+0x140))
#define REG_MDCLDMAIN_R_LAST_UPDATE_ADDR_0	((UINT32P)(MDCLDMAIN_BASE+0x144))
#define REG_MDCLDMAIN_R_LAST_UPDATE_ADDR_1	((UINT32P)(MDCLDMAIN_BASE+0x148))
#define REG_MDCLDMAIN_R_LAST_UPDATE_ADDR_2	((UINT32P)(MDCLDMAIN_BASE+0x14C))
#define REG_MDCLDMAIN_R_LAST_UPDATE_ADDR_3	((UINT32P)(MDCLDMAIN_BASE+0x150))
#define REG_MDCLDMAIN_R_LAST_UPDATE_ADDR_4	((UINT32P)(MDCLDMAIN_BASE+0x154))
#define REG_MDCLDMAIN_R_LAST_UPDATE_ADDR_5	((UINT32P)(MDCLDMAIN_BASE+0x158))
#define REG_MDCLDMAIN_R_LAST_UPDATE_ADDR_6	((UINT32P)(MDCLDMAIN_BASE+0x15C))
#define REG_MDCLDMAIN_R_LAST_UPDATE_ADDR_7	((UINT32P)(MDCLDMAIN_BASE+0x160))
#define REG_MDCLDMAIN_START_ADDR_4MSB	((UINT32P)(MDCLDMAIN_BASE+0x164))
#define REG_MDCLDMAIN_CURRENT_ADDR_4MSB	((UINT32P)(MDCLDMAIN_BASE+0x168))
#define REG_MDCLDMAIN_R_LAST_UPDATE_ADDR_4MSB	((UINT32P)(MDCLDMAIN_BASE+0x16c))

// APB Module cldma_md_outdma_pd_sim
#define MDCLDMAOUT_BASE (0x10704400)
#define REG_MDCLDMAOUT_OUTDMA_CODA_VERSION	((UINT32P)(MDCLDMAOUT_BASE+0x0))
#define REG_MDCLDMAOUT_R_ERROR	((UINT32P)(MDCLDMAOUT_BASE+0x100))
#define REG_MDCLDMAOUT_R_DUMMY_0	((UINT32P)(MDCLDMAOUT_BASE+0x108))
#define REG_MDCLDMAOUT_R_DUMMY_1	((UINT32P)(MDCLDMAOUT_BASE+0x10C))
#define REG_MDCLDMAOUT_R_DEBUG_REG_LDMU_0	((UINT32P)(MDCLDMAOUT_BASE+0x118))
#define REG_MDCLDMAOUT_R_DEBUG_REG_LDMU_1	((UINT32P)(MDCLDMAOUT_BASE+0x11C))
#define REG_MDCLDMAOUT_R_DEBUG_REG_LDMU_2	((UINT32P)(MDCLDMAOUT_BASE+0x120))
#define REG_MDCLDMAOUT_R_DEBUG_REG_LDMU_3	((UINT32P)(MDCLDMAOUT_BASE+0x124))
#define REG_MDCLDMAOUT_R_DEBUG_REG_LDMU_4	((UINT32P)(MDCLDMAOUT_BASE+0x128))
#define REG_MDCLDMAOUT_R_DEBUG_REG_LDMU_5	((UINT32P)(MDCLDMAOUT_BASE+0x12C))
#define REG_MDCLDMAOUT_R_DEBUG_REG_LDMU_6	((UINT32P)(MDCLDMAOUT_BASE+0x130))
#define REG_MDCLDMAOUT_R_DEBUG_REG_LDMU_7	((UINT32P)(MDCLDMAOUT_BASE+0x134))
#define REG_MDCLDMAOUT_R_DEBUG_REG_LDMU_8	((UINT32P)(MDCLDMAOUT_BASE+0x138))
#define REG_MDCLDMAOUT_R_DEBUG_REG_LDMU_9	((UINT32P)(MDCLDMAOUT_BASE+0x13C))
#define REG_MDCLDMAOUT_R_DEBUG_REG_LDMU_10	((UINT32P)(MDCLDMAOUT_BASE+0x140))
#define REG_MDCLDMAOUT_R_DEBUG_REG_LDMU_11	((UINT32P)(MDCLDMAOUT_BASE+0x144))
#define REG_MDCLDMAOUT_R_DEBUG_REG_LDMU_12	((UINT32P)(MDCLDMAOUT_BASE+0x148))
#define REG_MDCLDMAOUT_R_DEBUG_REG_LDMA_0	((UINT32P)(MDCLDMAOUT_BASE+0x14C))
#define REG_MDCLDMAOUT_R_DEBUG_REG_LDMA_1	((UINT32P)(MDCLDMAOUT_BASE+0x150))
#define REG_MDCLDMAOUT_R_DEBUG_REG_LDMA_2	((UINT32P)(MDCLDMAOUT_BASE+0x154))
#define REG_MDCLDMAOUT_R_DEBUG_REG_LDMA_3	((UINT32P)(MDCLDMAOUT_BASE+0x158))
#define REG_MDCLDMAOUT_R_DEBUG_REG_LDMA_4	((UINT32P)(MDCLDMAOUT_BASE+0x15C))
#define REG_MDCLDMAOUT_R_DEBUG_REG_LDMA_5	((UINT32P)(MDCLDMAOUT_BASE+0x160))
#define REG_MDCLDMAOUT_R_DEBUG_REG_LDMA_6	((UINT32P)(MDCLDMAOUT_BASE+0x164))
#define REG_MDCLDMAOUT_R_DEBUG_REG_LDMA_7	((UINT32P)(MDCLDMAOUT_BASE+0x168))
#define REG_MDCLDMAOUT_R_DEBUG_REG_REG_CTL_0	((UINT32P)(MDCLDMAOUT_BASE+0x16C))
#define REG_MDCLDMAOUT_R_DEBUG_REG_REG_CTL_1	((UINT32P)(MDCLDMAOUT_BASE+0x170))
#define REG_MDCLDMAOUT_START_CMD	((UINT32P)(MDCLDMAOUT_BASE+0x1BC))
#define REG_MDCLDMAOUT_RESUME_CMD	((UINT32P)(MDCLDMAOUT_BASE+0x1C0))
#define REG_MDCLDMAOUT_STOP_CMD	((UINT32P)(MDCLDMAOUT_BASE+0x1C4))

// APB Module cldma_md_misc_pd_sim
#define MDCLDMAMISC_BASE (0x10704800)
#define REG_MDCLDMAMISC_CLDMA_CODA_VERSION	((UINT32P)(MDCLDMAMISC_BASE+0x0))
#define REG_MDCLDMAMISC_HW_DVFS_CTRL	((UINT32P)(MDCLDMAMISC_BASE+0x4))
#define REG_MDCLDMAMISC_L2TISAR0	((UINT32P)(MDCLDMAMISC_BASE+0x10))
#define REG_MDCLDMAMISC_L2TISAR1	((UINT32P)(MDCLDMAMISC_BASE+0x14))
#define REG_MDCLDMAMISC_L2TIMR0	((UINT32P)(MDCLDMAMISC_BASE+0x18))
#define REG_MDCLDMAMISC_L2TIMR1	((UINT32P)(MDCLDMAMISC_BASE+0x1C))
#define REG_MDCLDMAMISC_L2TIMCR0	((UINT32P)(MDCLDMAMISC_BASE+0x20))
#define REG_MDCLDMAMISC_L2TIMCR1	((UINT32P)(MDCLDMAMISC_BASE+0x24))
#define REG_MDCLDMAMISC_L2TIMSR0	((UINT32P)(MDCLDMAMISC_BASE+0x28))
#define REG_MDCLDMAMISC_L2TIMSR1	((UINT32P)(MDCLDMAMISC_BASE+0x2C))
#define REG_MDCLDMAMISC_L3TISAR0	((UINT32P)(MDCLDMAMISC_BASE+0x30))
#define REG_MDCLDMAMISC_L3TISAR1	((UINT32P)(MDCLDMAMISC_BASE+0x34))
#define REG_MDCLDMAMISC_L3TIMR0	((UINT32P)(MDCLDMAMISC_BASE+0x38))
#define REG_MDCLDMAMISC_L3TIMR1	((UINT32P)(MDCLDMAMISC_BASE+0x3C))
#define REG_MDCLDMAMISC_L3TIMCR0	((UINT32P)(MDCLDMAMISC_BASE+0x40))
#define REG_MDCLDMAMISC_L3TIMCR1	((UINT32P)(MDCLDMAMISC_BASE+0x44))
#define REG_MDCLDMAMISC_L3TIMSR0	((UINT32P)(MDCLDMAMISC_BASE+0x48))
#define REG_MDCLDMAMISC_L3TIMSR1	((UINT32P)(MDCLDMAMISC_BASE+0x4C))
#define REG_MDCLDMAMISC_L2RISAR0	((UINT32P)(MDCLDMAMISC_BASE+0x50))
#define REG_MDCLDMAMISC_L2RISAR1	((UINT32P)(MDCLDMAMISC_BASE+0x54))
#define REG_MDCLDMAMISC_L3RISAR0	((UINT32P)(MDCLDMAMISC_BASE+0x70))
#define REG_MDCLDMAMISC_L3RISAR1	((UINT32P)(MDCLDMAMISC_BASE+0x74))
#define REG_MDCLDMAMISC_L3RIMR0	((UINT32P)(MDCLDMAMISC_BASE+0x78))
#define REG_MDCLDMAMISC_L3RIMR1	((UINT32P)(MDCLDMAMISC_BASE+0x7C))
#define REG_MDCLDMAMISC_L3RIMCR0	((UINT32P)(MDCLDMAMISC_BASE+0x80))
#define REG_MDCLDMAMISC_L3RIMCR1	((UINT32P)(MDCLDMAMISC_BASE+0x84))
#define REG_MDCLDMAMISC_L3RIMSR0	((UINT32P)(MDCLDMAMISC_BASE+0x88))
#define REG_MDCLDMAMISC_L3RIMSR1	((UINT32P)(MDCLDMAMISC_BASE+0x8C))
#define REG_MDCLDMAMISC_BUS_STA	((UINT32P)(MDCLDMAMISC_BASE+0x9C))
#define REG_MDCLDMAMISC_BUS_DBG	((UINT32P)(MDCLDMAMISC_BASE+0xA0))
#define REG_MDCLDMAMISC_DBG_RDATA	((UINT32P)(MDCLDMAMISC_BASE+0xA4))
#define REG_MDCLDMAMISC_DBG_WADDR	((UINT32P)(MDCLDMAMISC_BASE+0xA8))
#define REG_MDCLDMAMISC_DBG_WDATA	((UINT32P)(MDCLDMAMISC_BASE+0xAC))
#define REG_MDCLDMAMISC_CHNL_IDLE	((UINT32P)(MDCLDMAMISC_BASE+0xB0))
#define REG_MDCLDMAMISC_CLDMA_IP_BUSY	((UINT32P)(MDCLDMAMISC_BASE+0xB4))
#define REG_MDCLDMAMISC_R_L3TISAR2	((UINT32P)(MDCLDMAMISC_BASE+0xC0))
#define REG_MDCLDMAMISC_R_L3TIMR2	((UINT32P)(MDCLDMAMISC_BASE+0xC4))
#define REG_MDCLDMAMISC_R_L3TIMCR2	((UINT32P)(MDCLDMAMISC_BASE+0xC8))
#define REG_MDCLDMAMISC_R_L3TIMSR2	((UINT32P)(MDCLDMAMISC_BASE+0xCC))

// APB Module rccif
#define RCCIF_C2K_PS_BASE (0x902B0000)
#define RCCIF_C2K_PS_CCIRQ_SET_IRQ	((UINT32P)(RCCIF_C2K_PS_BASE+0x0000))
#define RCCIF_C2K_PS_CCIRQ_CLEAR_IRQ	((UINT32P)(RCCIF_C2K_PS_BASE+0x0004))
#define RCCIF_C2K_PS_CCIRQ_CLEAR_AUTH_EXC	((UINT32P)(RCCIF_C2K_PS_BASE+0x000C))
#define RCCIF_C2K_PS_CCIRQ_EXC_IRQ	((UINT32P)(RCCIF_C2K_PS_BASE+0x0010))
#define RCCIF_C2K_PS_CCIRQ_EXC_AUTH_FAIL	((UINT32P)(RCCIF_C2K_PS_BASE+0x0014))
#define RCCIF_C2K_PS_CCIRQ_EXC_OVERFLOW	((UINT32P)(RCCIF_C2K_PS_BASE+0x0018))
#define RCCIF_C2K_PS_CCIRQ_EXC_UNDERFLOW	((UINT32P)(RCCIF_C2K_PS_BASE+0x001C))
#define RCCIF_C2K_PS_CCIRQ_WAKEUP_MASK	((UINT32P)(RCCIF_C2K_PS_BASE+0x0030))
#define RCCIF_C2K_PS_CCIRQ_WAKEUP_MASK_SET	((UINT32P)(RCCIF_C2K_PS_BASE+0x0034))
#define RCCIF_C2K_PS_CCIRQ_WAKEUP_MASK_CLR	((UINT32P)(RCCIF_C2K_PS_BASE+0x0038))
#define RCCIF_C2K_PS_CCIRQ_WAKEUP_STA	((UINT32P)(RCCIF_C2K_PS_BASE+0x003C))
#define RCCIF_C2K_PS_CCIRQ_DUMMY_0	((UINT32P)(RCCIF_C2K_PS_BASE+0x0040))
#define RCCIF_C2K_PS_CCIRQ_DUMMY_1	((UINT32P)(RCCIF_C2K_PS_BASE+0x0044))
#define RCCIF_C2K_PS_CCIRQ_DUMMY_2	((UINT32P)(RCCIF_C2K_PS_BASE+0x0048))
#define RCCIF_C2K_PS_CCIRQ_DUMMY_3	((UINT32P)(RCCIF_C2K_PS_BASE+0x004C))
#define RCCIF_C2K_PS_CCIRQ_CTI_EVENT	((UINT32P)(RCCIF_C2K_PS_BASE+0x0080))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_0	((UINT32P)(RCCIF_C2K_PS_BASE+0x0100))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_1	((UINT32P)(RCCIF_C2K_PS_BASE+0x0104))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_2	((UINT32P)(RCCIF_C2K_PS_BASE+0x0108))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_3	((UINT32P)(RCCIF_C2K_PS_BASE+0x010C))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_4	((UINT32P)(RCCIF_C2K_PS_BASE+0x0110))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_5	((UINT32P)(RCCIF_C2K_PS_BASE+0x0114))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_6	((UINT32P)(RCCIF_C2K_PS_BASE+0x0118))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_7	((UINT32P)(RCCIF_C2K_PS_BASE+0x011C))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_8	((UINT32P)(RCCIF_C2K_PS_BASE+0x0120))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_9	((UINT32P)(RCCIF_C2K_PS_BASE+0x0124))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_10	((UINT32P)(RCCIF_C2K_PS_BASE+0x0128))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_11	((UINT32P)(RCCIF_C2K_PS_BASE+0x012C))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_12	((UINT32P)(RCCIF_C2K_PS_BASE+0x0130))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_13	((UINT32P)(RCCIF_C2K_PS_BASE+0x0134))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_14	((UINT32P)(RCCIF_C2K_PS_BASE+0x0138))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_15	((UINT32P)(RCCIF_C2K_PS_BASE+0x013C))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_16	((UINT32P)(RCCIF_C2K_PS_BASE+0x0140))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_17	((UINT32P)(RCCIF_C2K_PS_BASE+0x0144))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_18	((UINT32P)(RCCIF_C2K_PS_BASE+0x0148))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_19	((UINT32P)(RCCIF_C2K_PS_BASE+0x014C))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_20	((UINT32P)(RCCIF_C2K_PS_BASE+0x0150))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_21	((UINT32P)(RCCIF_C2K_PS_BASE+0x0154))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_22	((UINT32P)(RCCIF_C2K_PS_BASE+0x0158))
#define RCCIF_C2K_PS_CCIRQ_CNT_IRQ_23	((UINT32P)(RCCIF_C2K_PS_BASE+0x015C))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_0	((UINT32P)(RCCIF_C2K_PS_BASE+0x0180))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_1	((UINT32P)(RCCIF_C2K_PS_BASE+0x0184))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_2	((UINT32P)(RCCIF_C2K_PS_BASE+0x0188))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_3	((UINT32P)(RCCIF_C2K_PS_BASE+0x018C))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_4	((UINT32P)(RCCIF_C2K_PS_BASE+0x0190))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_5	((UINT32P)(RCCIF_C2K_PS_BASE+0x0194))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_6	((UINT32P)(RCCIF_C2K_PS_BASE+0x0198))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_7	((UINT32P)(RCCIF_C2K_PS_BASE+0x019C))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_8	((UINT32P)(RCCIF_C2K_PS_BASE+0x01A0))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_9	((UINT32P)(RCCIF_C2K_PS_BASE+0x01A4))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_10	((UINT32P)(RCCIF_C2K_PS_BASE+0x01A8))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_11	((UINT32P)(RCCIF_C2K_PS_BASE+0x01AC))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_12	((UINT32P)(RCCIF_C2K_PS_BASE+0x01B0))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_13	((UINT32P)(RCCIF_C2K_PS_BASE+0x01B4))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_14	((UINT32P)(RCCIF_C2K_PS_BASE+0x01B8))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_15	((UINT32P)(RCCIF_C2K_PS_BASE+0x01BC))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_16	((UINT32P)(RCCIF_C2K_PS_BASE+0x01C0))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_17	((UINT32P)(RCCIF_C2K_PS_BASE+0x01C4))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_18	((UINT32P)(RCCIF_C2K_PS_BASE+0x01C8))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_19	((UINT32P)(RCCIF_C2K_PS_BASE+0x01CC))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_20	((UINT32P)(RCCIF_C2K_PS_BASE+0x01D0))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_21	((UINT32P)(RCCIF_C2K_PS_BASE+0x01D4))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_22	((UINT32P)(RCCIF_C2K_PS_BASE+0x01D8))
#define RCCIF_C2K_PS_CCIRQ_ACK_IRQ_23	((UINT32P)(RCCIF_C2K_PS_BASE+0x01DC))
#define RCCIF_C2K_PS_CCIRQ_TXID_AUTH	((UINT32P)(RCCIF_C2K_PS_BASE+0xA))
#define RCCIF_C2K_PS_CCIRQ_RXID_AUTH	((UINT32P)(RCCIF_C2K_PS_BASE+0xB))

// APB Module rccif
#define RCCIF_C2K_L1_BASE (0x902B0400)
#define RCCIF_C2K_L1_CCIRQ_SET_IRQ	((UINT32P)(RCCIF_C2K_L1_BASE+0x0000))
#define RCCIF_C2K_L1_CCIRQ_CLEAR_IRQ	((UINT32P)(RCCIF_C2K_L1_BASE+0x0004))
#define RCCIF_C2K_L1_CCIRQ_CLEAR_AUTH_EXC	((UINT32P)(RCCIF_C2K_L1_BASE+0x000C))
#define RCCIF_C2K_L1_CCIRQ_EXC_IRQ	((UINT32P)(RCCIF_C2K_L1_BASE+0x0010))
#define RCCIF_C2K_L1_CCIRQ_EXC_AUTH_FAIL	((UINT32P)(RCCIF_C2K_L1_BASE+0x0014))
#define RCCIF_C2K_L1_CCIRQ_EXC_OVERFLOW	((UINT32P)(RCCIF_C2K_L1_BASE+0x0018))
#define RCCIF_C2K_L1_CCIRQ_EXC_UNDERFLOW	((UINT32P)(RCCIF_C2K_L1_BASE+0x001C))
#define RCCIF_C2K_L1_CCIRQ_WAKEUP_MASK	((UINT32P)(RCCIF_C2K_L1_BASE+0x0030))
#define RCCIF_C2K_L1_CCIRQ_WAKEUP_MASK_SET	((UINT32P)(RCCIF_C2K_L1_BASE+0x0034))
#define RCCIF_C2K_L1_CCIRQ_WAKEUP_MASK_CLR	((UINT32P)(RCCIF_C2K_L1_BASE+0x0038))
#define RCCIF_C2K_L1_CCIRQ_WAKEUP_STA	((UINT32P)(RCCIF_C2K_L1_BASE+0x003C))
#define RCCIF_C2K_L1_CCIRQ_DUMMY_0	((UINT32P)(RCCIF_C2K_L1_BASE+0x0040))
#define RCCIF_C2K_L1_CCIRQ_DUMMY_1	((UINT32P)(RCCIF_C2K_L1_BASE+0x0044))
#define RCCIF_C2K_L1_CCIRQ_DUMMY_2	((UINT32P)(RCCIF_C2K_L1_BASE+0x0048))
#define RCCIF_C2K_L1_CCIRQ_DUMMY_3	((UINT32P)(RCCIF_C2K_L1_BASE+0x004C))
#define RCCIF_C2K_L1_CCIRQ_CTI_EVENT	((UINT32P)(RCCIF_C2K_L1_BASE+0x0080))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_0	((UINT32P)(RCCIF_C2K_L1_BASE+0x0100))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_1	((UINT32P)(RCCIF_C2K_L1_BASE+0x0104))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_2	((UINT32P)(RCCIF_C2K_L1_BASE+0x0108))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_3	((UINT32P)(RCCIF_C2K_L1_BASE+0x010C))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_4	((UINT32P)(RCCIF_C2K_L1_BASE+0x0110))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_5	((UINT32P)(RCCIF_C2K_L1_BASE+0x0114))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_6	((UINT32P)(RCCIF_C2K_L1_BASE+0x0118))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_7	((UINT32P)(RCCIF_C2K_L1_BASE+0x011C))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_8	((UINT32P)(RCCIF_C2K_L1_BASE+0x0120))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_9	((UINT32P)(RCCIF_C2K_L1_BASE+0x0124))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_10	((UINT32P)(RCCIF_C2K_L1_BASE+0x0128))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_11	((UINT32P)(RCCIF_C2K_L1_BASE+0x012C))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_12	((UINT32P)(RCCIF_C2K_L1_BASE+0x0130))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_13	((UINT32P)(RCCIF_C2K_L1_BASE+0x0134))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_14	((UINT32P)(RCCIF_C2K_L1_BASE+0x0138))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_15	((UINT32P)(RCCIF_C2K_L1_BASE+0x013C))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_16	((UINT32P)(RCCIF_C2K_L1_BASE+0x0140))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_17	((UINT32P)(RCCIF_C2K_L1_BASE+0x0144))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_18	((UINT32P)(RCCIF_C2K_L1_BASE+0x0148))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_19	((UINT32P)(RCCIF_C2K_L1_BASE+0x014C))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_20	((UINT32P)(RCCIF_C2K_L1_BASE+0x0150))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_21	((UINT32P)(RCCIF_C2K_L1_BASE+0x0154))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_22	((UINT32P)(RCCIF_C2K_L1_BASE+0x0158))
#define RCCIF_C2K_L1_CCIRQ_CNT_IRQ_23	((UINT32P)(RCCIF_C2K_L1_BASE+0x015C))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_0	((UINT32P)(RCCIF_C2K_L1_BASE+0x0180))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_1	((UINT32P)(RCCIF_C2K_L1_BASE+0x0184))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_2	((UINT32P)(RCCIF_C2K_L1_BASE+0x0188))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_3	((UINT32P)(RCCIF_C2K_L1_BASE+0x018C))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_4	((UINT32P)(RCCIF_C2K_L1_BASE+0x0190))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_5	((UINT32P)(RCCIF_C2K_L1_BASE+0x0194))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_6	((UINT32P)(RCCIF_C2K_L1_BASE+0x0198))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_7	((UINT32P)(RCCIF_C2K_L1_BASE+0x019C))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_8	((UINT32P)(RCCIF_C2K_L1_BASE+0x01A0))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_9	((UINT32P)(RCCIF_C2K_L1_BASE+0x01A4))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_10	((UINT32P)(RCCIF_C2K_L1_BASE+0x01A8))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_11	((UINT32P)(RCCIF_C2K_L1_BASE+0x01AC))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_12	((UINT32P)(RCCIF_C2K_L1_BASE+0x01B0))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_13	((UINT32P)(RCCIF_C2K_L1_BASE+0x01B4))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_14	((UINT32P)(RCCIF_C2K_L1_BASE+0x01B8))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_15	((UINT32P)(RCCIF_C2K_L1_BASE+0x01BC))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_16	((UINT32P)(RCCIF_C2K_L1_BASE+0x01C0))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_17	((UINT32P)(RCCIF_C2K_L1_BASE+0x01C4))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_18	((UINT32P)(RCCIF_C2K_L1_BASE+0x01C8))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_19	((UINT32P)(RCCIF_C2K_L1_BASE+0x01CC))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_20	((UINT32P)(RCCIF_C2K_L1_BASE+0x01D0))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_21	((UINT32P)(RCCIF_C2K_L1_BASE+0x01D4))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_22	((UINT32P)(RCCIF_C2K_L1_BASE+0x01D8))
#define RCCIF_C2K_L1_CCIRQ_ACK_IRQ_23	((UINT32P)(RCCIF_C2K_L1_BASE+0x01DC))
#define RCCIF_C2K_L1_CCIRQ_TXID_AUTH	((UINT32P)(RCCIF_C2K_L1_BASE+0xA))
#define RCCIF_C2K_L1_CCIRQ_RXID_AUTH	((UINT32P)(RCCIF_C2K_L1_BASE+0xB))

// APB Module md2md_ccif_top
#define MD2MD_PCCIF_MD2_BASE (0x902B0800)
#define MD2MD_PCCIF_MD2_MD2MD_CCIF_AP_CTL	((UINT32P)(MD2MD_PCCIF_MD2_BASE+0x000))
#define MD2MD_PCCIF_MD2_MD2MD_CCIF_AP_BSY	((UINT32P)(MD2MD_PCCIF_MD2_BASE+0x004))
#define MD2MD_PCCIF_MD2_MD2MD_CCIF_AP_START	((UINT32P)(MD2MD_PCCIF_MD2_BASE+0x008))
#define MD2MD_PCCIF_MD2_MD2MD_CCIF_AP_WCH	((UINT32P)(MD2MD_PCCIF_MD2_BASE+0x00c))
#define MD2MD_PCCIF_MD2_MD2MD_CCIF_AP_DAT	((UINT32P)(MD2MD_PCCIF_MD2_BASE+0x100))
#define MD2MD_PCCIF_MD2_MD2MD_CCIF_AP_RCH	((UINT32P)(MD2MD_PCCIF_MD2_BASE+0x010))
#define MD2MD_PCCIF_MD2_MD2MD_CCIF_AP_ACK	((UINT32P)(MD2MD_PCCIF_MD2_BASE+0x014))
#define MD2MD_PCCIF_MD2_MD2MD_CCIF_AP_IRQ0_M	((UINT32P)(MD2MD_PCCIF_MD2_BASE+0x020))
#define MD2MD_PCCIF_MD2_MD2MD_CCIF_AP_IRQ1_M	((UINT32P)(MD2MD_PCCIF_MD2_BASE+0x024))
#define MD2MD_PCCIF_MD2_MD2MD_CCIF_AP_IRQ2_M	((UINT32P)(MD2MD_PCCIF_MD2_BASE+0x028))
#define MD2MD_PCCIF_MD2_MD2MD_CCIF_AP_IRQ3_M	((UINT32P)(MD2MD_PCCIF_MD2_BASE+0x02c))
#define MD2MD_PCCIF_MD2_MD2MD_CCIF_MD_CTL	((UINT32P)(MD2MD_PCCIF_MD2_BASE+0x000))
#define MD2MD_PCCIF_MD2_MD2MD_CCIF_MD_BSY	((UINT32P)(MD2MD_PCCIF_MD2_BASE+0x004))
#define MD2MD_PCCIF_MD2_MD2MD_CCIF_MD_START	((UINT32P)(MD2MD_PCCIF_MD2_BASE+0x008))
#define MD2MD_PCCIF_MD2_MD2MD_CCIF_MD_WCH	((UINT32P)(MD2MD_PCCIF_MD2_BASE+0x00c))
#define MD2MD_PCCIF_MD2_MD2MD_CCIF_MD_DAT	((UINT32P)(MD2MD_PCCIF_MD2_BASE+0x100))
#define MD2MD_PCCIF_MD2_MD2MD_CCIF_MD_RCH	((UINT32P)(MD2MD_PCCIF_MD2_BASE+0x010))
#define MD2MD_PCCIF_MD2_MD2MD_CCIF_MD_ACK	((UINT32P)(MD2MD_PCCIF_MD2_BASE+0x014))
#define MD2MD_PCCIF_MD2_MD2MD_CCIF_MD_IRQ0_M	((UINT32P)(MD2MD_PCCIF_MD2_BASE+0x020))
#define MD2MD_PCCIF_MD2_MD2MD_CCIF_MD_IRQ1_M	((UINT32P)(MD2MD_PCCIF_MD2_BASE+0x024))
#define MD2MD_PCCIF_MD2_MD2MD_CCIF_MD_IRQ2_M	((UINT32P)(MD2MD_PCCIF_MD2_BASE+0x028))
#define MD2MD_PCCIF_MD2_MD2MD_CCIF_MD_IRQ3_M	((UINT32P)(MD2MD_PCCIF_MD2_BASE+0x02c))

// APB Module sys_cirq
#define SYS_CIRQ_BASE (0x10270000)
#define CIRQ_STA	((UINT32P)(SYS_CIRQ_BASE+0x000))
#define CIRQ_STA0	((UINT32P)(SYS_CIRQ_BASE+0x000))
#define CIRQ_STA1	((UINT32P)(SYS_CIRQ_BASE+0x004))
#define CIRQ_STA2	((UINT32P)(SYS_CIRQ_BASE+0x008))
#define CIRQ_STA3	((UINT32P)(SYS_CIRQ_BASE+0x00C))
#define CIRQ_STA4	((UINT32P)(SYS_CIRQ_BASE+0x010))
#define CIRQ_STA5	((UINT32P)(SYS_CIRQ_BASE+0x014))
#define CIRQ_STA6	((UINT32P)(SYS_CIRQ_BASE+0x018))
#define CIRQ_STA7	((UINT32P)(SYS_CIRQ_BASE+0x01C))
#define CIRQ_STA8	((UINT32P)(SYS_CIRQ_BASE+0x020))
#define CIRQ_STA9	((UINT32P)(SYS_CIRQ_BASE+0x024))
#define CIRQ_INTACK	((UINT32P)(SYS_CIRQ_BASE+0x040))
#define CIRQ_INTACK0	((UINT32P)(SYS_CIRQ_BASE+0x040))
#define CIRQ_INTACK1	((UINT32P)(SYS_CIRQ_BASE+0x044))
#define CIRQ_INTACK2	((UINT32P)(SYS_CIRQ_BASE+0x048))
#define CIRQ_INTACK3	((UINT32P)(SYS_CIRQ_BASE+0x04C))
#define CIRQ_INTACK4	((UINT32P)(SYS_CIRQ_BASE+0x050))
#define CIRQ_INTACK5	((UINT32P)(SYS_CIRQ_BASE+0x054))
#define CIRQ_INTACK6	((UINT32P)(SYS_CIRQ_BASE+0x058))
#define CIRQ_INTACK7	((UINT32P)(SYS_CIRQ_BASE+0x05C))
#define CIRQ_INTACK8	((UINT32P)(SYS_CIRQ_BASE+0x060))
#define CIRQ_INTACK9	((UINT32P)(SYS_CIRQ_BASE+0x064))
#define CIRQ_MASK	((UINT32P)(SYS_CIRQ_BASE+0x080))
#define CIRQ_MASK0	((UINT32P)(SYS_CIRQ_BASE+0x080))
#define CIRQ_MASK1	((UINT32P)(SYS_CIRQ_BASE+0x084))
#define CIRQ_MASK2	((UINT32P)(SYS_CIRQ_BASE+0x088))
#define CIRQ_MASK3	((UINT32P)(SYS_CIRQ_BASE+0x08C))
#define CIRQ_MASK4	((UINT32P)(SYS_CIRQ_BASE+0x090))
#define CIRQ_MASK5	((UINT32P)(SYS_CIRQ_BASE+0x094))
#define CIRQ_MASK6	((UINT32P)(SYS_CIRQ_BASE+0x098))
#define CIRQ_MASK7	((UINT32P)(SYS_CIRQ_BASE+0x09C))
#define CIRQ_MASK8	((UINT32P)(SYS_CIRQ_BASE+0x0A0))
#define CIRQ_MASK9	((UINT32P)(SYS_CIRQ_BASE+0x0A4))
#define CIRQ_MASK_SET	((UINT32P)(SYS_CIRQ_BASE+0x0C0))
#define CIRQ_MASK_SET0	((UINT32P)(SYS_CIRQ_BASE+0x0C0))
#define CIRQ_MASK_SET1	((UINT32P)(SYS_CIRQ_BASE+0x0C4))
#define CIRQ_MASK_SET2	((UINT32P)(SYS_CIRQ_BASE+0x0C8))
#define CIRQ_MASK_SET3	((UINT32P)(SYS_CIRQ_BASE+0x0CC))
#define CIRQ_MASK_SET4	((UINT32P)(SYS_CIRQ_BASE+0x0D0))
#define CIRQ_MASK_SET5	((UINT32P)(SYS_CIRQ_BASE+0x0D4))
#define CIRQ_MASK_SET6	((UINT32P)(SYS_CIRQ_BASE+0x0D8))
#define CIRQ_MASK_SET7	((UINT32P)(SYS_CIRQ_BASE+0x0DC))
#define CIRQ_MASK_SET8	((UINT32P)(SYS_CIRQ_BASE+0x0E0))
#define CIRQ_MASK_SET9	((UINT32P)(SYS_CIRQ_BASE+0x0E4))
#define CIRQ_MASK_CLR	((UINT32P)(SYS_CIRQ_BASE+0x100))
#define CIRQ_MASK_CLR0	((UINT32P)(SYS_CIRQ_BASE+0x100))
#define CIRQ_MASK_CLR1	((UINT32P)(SYS_CIRQ_BASE+0x104))
#define CIRQ_MASK_CLR2	((UINT32P)(SYS_CIRQ_BASE+0x108))
#define CIRQ_MASK_CLR3	((UINT32P)(SYS_CIRQ_BASE+0x10C))
#define CIRQ_MASK_CLR4	((UINT32P)(SYS_CIRQ_BASE+0x110))
#define CIRQ_MASK_CLR5	((UINT32P)(SYS_CIRQ_BASE+0x114))
#define CIRQ_MASK_CLR6	((UINT32P)(SYS_CIRQ_BASE+0x118))
#define CIRQ_MASK_CLR7	((UINT32P)(SYS_CIRQ_BASE+0x11C))
#define CIRQ_MASK_CLR8	((UINT32P)(SYS_CIRQ_BASE+0x120))
#define CIRQ_MASK_CLR9	((UINT32P)(SYS_CIRQ_BASE+0x124))
#define CIRQ_SENS	((UINT32P)(SYS_CIRQ_BASE+0x140))
#define CIRQ_SENS0	((UINT32P)(SYS_CIRQ_BASE+0x140))
#define CIRQ_SENS1	((UINT32P)(SYS_CIRQ_BASE+0x144))
#define CIRQ_SENS2	((UINT32P)(SYS_CIRQ_BASE+0x148))
#define CIRQ_SENS3	((UINT32P)(SYS_CIRQ_BASE+0x14C))
#define CIRQ_SENS4	((UINT32P)(SYS_CIRQ_BASE+0x150))
#define CIRQ_SENS5	((UINT32P)(SYS_CIRQ_BASE+0x154))
#define CIRQ_SENS6	((UINT32P)(SYS_CIRQ_BASE+0x158))
#define CIRQ_SENS7	((UINT32P)(SYS_CIRQ_BASE+0x15C))
#define CIRQ_SENS8	((UINT32P)(SYS_CIRQ_BASE+0x160))
#define CIRQ_SENS9	((UINT32P)(SYS_CIRQ_BASE+0x164))
#define CIRQ_SENS_SET	((UINT32P)(SYS_CIRQ_BASE+0x180))
#define CIRQ_SENS_SET0	((UINT32P)(SYS_CIRQ_BASE+0x180))
#define CIRQ_SENS_SET1	((UINT32P)(SYS_CIRQ_BASE+0x184))
#define CIRQ_SENS_SET2	((UINT32P)(SYS_CIRQ_BASE+0x188))
#define CIRQ_SENS_SET3	((UINT32P)(SYS_CIRQ_BASE+0x18C))
#define CIRQ_SENS_SET4	((UINT32P)(SYS_CIRQ_BASE+0x190))
#define CIRQ_SENS_SET5	((UINT32P)(SYS_CIRQ_BASE+0x194))
#define CIRQ_SENS_SET6	((UINT32P)(SYS_CIRQ_BASE+0x198))
#define CIRQ_SENS_SET7	((UINT32P)(SYS_CIRQ_BASE+0x19C))
#define CIRQ_SENS_SET8	((UINT32P)(SYS_CIRQ_BASE+0x1A0))
#define CIRQ_SENS_SET9	((UINT32P)(SYS_CIRQ_BASE+0x1A4))
#define CIRQ_SENS_CLR	((UINT32P)(SYS_CIRQ_BASE+0x1C0))
#define CIRQ_SENS_CLR0	((UINT32P)(SYS_CIRQ_BASE+0x1C0))
#define CIRQ_SENS_CLR1	((UINT32P)(SYS_CIRQ_BASE+0x1C4))
#define CIRQ_SENS_CLR2	((UINT32P)(SYS_CIRQ_BASE+0x1C8))
#define CIRQ_SENS_CLR3	((UINT32P)(SYS_CIRQ_BASE+0x1CC))
#define CIRQ_SENS_CLR4	((UINT32P)(SYS_CIRQ_BASE+0x1D0))
#define CIRQ_SENS_CLR5	((UINT32P)(SYS_CIRQ_BASE+0x1D4))
#define CIRQ_SENS_CLR6	((UINT32P)(SYS_CIRQ_BASE+0x1D8))
#define CIRQ_SENS_CLR7	((UINT32P)(SYS_CIRQ_BASE+0x1DC))
#define CIRQ_SENS_CLR8	((UINT32P)(SYS_CIRQ_BASE+0x1E0))
#define CIRQ_SENS_CLR9	((UINT32P)(SYS_CIRQ_BASE+0x1E4))
#define CIRQ_POL	((UINT32P)(SYS_CIRQ_BASE+0x200))
#define CIRQ_POL0	((UINT32P)(SYS_CIRQ_BASE+0x200))
#define CIRQ_POL1	((UINT32P)(SYS_CIRQ_BASE+0x204))
#define CIRQ_POL2	((UINT32P)(SYS_CIRQ_BASE+0x208))
#define CIRQ_POL3	((UINT32P)(SYS_CIRQ_BASE+0x20C))
#define CIRQ_POL4	((UINT32P)(SYS_CIRQ_BASE+0x210))
#define CIRQ_POL5	((UINT32P)(SYS_CIRQ_BASE+0x214))
#define CIRQ_POL6	((UINT32P)(SYS_CIRQ_BASE+0x218))
#define CIRQ_POL7	((UINT32P)(SYS_CIRQ_BASE+0x21C))
#define CIRQ_POL8	((UINT32P)(SYS_CIRQ_BASE+0x220))
#define CIRQ_POL9	((UINT32P)(SYS_CIRQ_BASE+0x224))
#define CIRQ_POL_SET	((UINT32P)(SYS_CIRQ_BASE+0x240))
#define CIRQ_POL_SET0	((UINT32P)(SYS_CIRQ_BASE+0x240))
#define CIRQ_POL_SET1	((UINT32P)(SYS_CIRQ_BASE+0x244))
#define CIRQ_POL_SET2	((UINT32P)(SYS_CIRQ_BASE+0x248))
#define CIRQ_POL_SET3	((UINT32P)(SYS_CIRQ_BASE+0x24C))
#define CIRQ_POL_SET4	((UINT32P)(SYS_CIRQ_BASE+0x250))
#define CIRQ_POL_SET5	((UINT32P)(SYS_CIRQ_BASE+0x254))
#define CIRQ_POL_SET6	((UINT32P)(SYS_CIRQ_BASE+0x258))
#define CIRQ_POL_SET7	((UINT32P)(SYS_CIRQ_BASE+0x25C))
#define CIRQ_POL_SET8	((UINT32P)(SYS_CIRQ_BASE+0x260))
#define CIRQ_POL_SET9	((UINT32P)(SYS_CIRQ_BASE+0x264))
#define CIRQ_POL_CLR	((UINT32P)(SYS_CIRQ_BASE+0x280))
#define CIRQ_POL_CLR0	((UINT32P)(SYS_CIRQ_BASE+0x280))
#define CIRQ_POL_CLR1	((UINT32P)(SYS_CIRQ_BASE+0x284))
#define CIRQ_POL_CLR2	((UINT32P)(SYS_CIRQ_BASE+0x288))
#define CIRQ_POL_CLR3	((UINT32P)(SYS_CIRQ_BASE+0x28C))
#define CIRQ_POL_CLR4	((UINT32P)(SYS_CIRQ_BASE+0x290))
#define CIRQ_POL_CLR5	((UINT32P)(SYS_CIRQ_BASE+0x294))
#define CIRQ_POL_CLR6	((UINT32P)(SYS_CIRQ_BASE+0x298))
#define CIRQ_POL_CLR7	((UINT32P)(SYS_CIRQ_BASE+0x29C))
#define CIRQ_POL_CLR8	((UINT32P)(SYS_CIRQ_BASE+0x2A0))
#define CIRQ_POL_CLR9	((UINT32P)(SYS_CIRQ_BASE+0x2A4))
#define CIRQ_CON	((UINT32P)(SYS_CIRQ_BASE+0x300))

// APB Module gce
#define GCE_BASE (0x10280000)
#define CMDQ_CORE_RESET	((UINT32P)(GCE_BASE+0x00))
#define CMDQ_ERROR_IRQ_FLAG	((UINT32P)(GCE_BASE+0x08))
#define CMDQ_ERROR_IRQ_FLAG_EN	((UINT32P)(GCE_BASE+0x0c))
#define CMDQ_IRQ_FLAG	((UINT32P)(GCE_BASE+0x10))
#define CMDQ_SECURE_IRQ_FLAG	((UINT32P)(GCE_BASE+0x14))
#define CMDQ_LOADED_THR	((UINT32P)(GCE_BASE+0x18))
#define CMDQ_THR_SLOT_CYCLES	((UINT32P)(GCE_BASE+0x30))
#define CMDQ_THR_EXEC_CYCLES	((UINT32P)(GCE_BASE+0x34))
#define CMDQ_TIMER	((UINT32P)(GCE_BASE+0x38))
#define CMDQ_BUS_CTRL	((UINT32P)(GCE_BASE+0x40))
#define CMDQ_REG_ABORT	((UINT32P)(GCE_BASE+0x50))
#define CMDQ_SYNC_TOKEN_ID	((UINT32P)(GCE_BASE+0x60))
#define CMDQ_SYNC_TOKEN_VALUE	((UINT32P)(GCE_BASE+0x64))
#define CMDQ_SYNC_TOKEN_UPDATE	((UINT32P)(GCE_BASE+0x68))
#define CMDQ_CAPABILITY	((UINT32P)(GCE_BASE+0x70))
#define CMDQ_VERSION	((UINT32P)(GCE_BASE+0x74))
#define CMDQ_GPR_CAPABILITY	((UINT32P)(GCE_BASE+0x78))
#define CMDQ_GPR_BASE	((UINT32P)(GCE_BASE+0x80))
#define CMDQ_GPR_R1	((UINT32P)(GCE_BASE+0x84))
#define CMDQ_GPR_R2	((UINT32P)(GCE_BASE+0x88))
#define CMDQ_GPR_R3	((UINT32P)(GCE_BASE+0x8c))
#define CMDQ_GPR_R4	((UINT32P)(GCE_BASE+0x90))
#define CMDQ_GPR_R5	((UINT32P)(GCE_BASE+0x94))
#define CMDQ_GPR_R6	((UINT32P)(GCE_BASE+0x98))
#define CMDQ_GPR_R7	((UINT32P)(GCE_BASE+0x9c))
#define CMDQ_GPR_R8	((UINT32P)(GCE_BASE+0xa0))
#define CMDQ_GPR_R9	((UINT32P)(GCE_BASE+0xa4))
#define CMDQ_GPR_R10	((UINT32P)(GCE_BASE+0xa8))
#define CMDQ_GPR_R11	((UINT32P)(GCE_BASE+0xac))
#define CMDQ_GPR_R12	((UINT32P)(GCE_BASE+0xb0))
#define CMDQ_GPR_R13	((UINT32P)(GCE_BASE+0xb4))
#define CMDQ_GPR_R14	((UINT32P)(GCE_BASE+0xb8))
#define CMDQ_GPR_R15	((UINT32P)(GCE_BASE+0xbc))
#define CMDQ_PREFETCH_GSIZE	((UINT32P)(GCE_BASE+0xc0))
#define CMDQ_TPR_MASK	((UINT32P)(GCE_BASE+0xd0))
#define CMDQ_PC_HIGH	((UINT32P)(GCE_BASE+0xd4))
#define CMDQ_CTL_INT0	((UINT32P)(GCE_BASE+0xf0))
#define CMDQ_CTL_INT1	((UINT32P)(GCE_BASE+0xf4))
#define CMDQ_DBG_CTL	((UINT32P)(GCE_BASE+0x3000))
#define CMDQ_DBG0	((UINT32P)(GCE_BASE+0x3004))
#define CMDQ_DBG1	((UINT32P)(GCE_BASE+0x3008))
#define CMDQ_DBG2	((UINT32P)(GCE_BASE+0x300c))
#define CMDQ_DBG3	((UINT32P)(GCE_BASE+0x3010))
#define CMDQ_TRACE	((UINT32P)(GCE_BASE+0x2000))
#define CMDQ_TRACE_START_ADDR_AXI	((UINT32P)(GCE_BASE+0x2004))
#define CMDQ_TRACE_START_ADDR_APB	((UINT32P)(GCE_BASE+0x2008))
#define CMDQ_TRACE_TIME	((UINT32P)(GCE_BASE+0x200c))
#define CMDQ_TRACE_EVENT_ID	((UINT32P)(GCE_BASE+0x2010))
#define CMDQ_TRACE_MEM_START	((UINT32P)(GCE_BASE+0x2014))
#define CMDQ_TRACE_IRQ_FLAG	((UINT32P)(GCE_BASE+0x2018))
#define CMDQ_THRN_RESET	((UINT32P)(GCE_BASE+0x0))
#define CMDQ_THRN_EN	((UINT32P)(GCE_BASE+0x4))
#define CMDQ_THRN_SUSPEND	((UINT32P)(GCE_BASE+0x8))
#define CMDQ_THRN_STATUS	((UINT32P)(GCE_BASE+0xc))
#define CMDQ_THRN_IRQ_FLAG	((UINT32P)(GCE_BASE+0x10))
#define CMDQ_THRN_IRQ_FLAG_EN	((UINT32P)(GCE_BASE+0x14))
#define CMDQ_THRN_SECURITY	((UINT32P)(GCE_BASE+0x18))
#define CMDQ_THRN_PC	((UINT32P)(GCE_BASE+0x20))
#define CMDQ_THRN_END_ADDR	((UINT32P)(GCE_BASE+0x24))
#define CMDQ_THRN_EXEC_CMD_CNT	((UINT32P)(GCE_BASE+0x28))
#define CMDQ_THRN_WAIT_TOKEN	((UINT32P)(GCE_BASE+0x30))
#define CMDQ_THRN_QOS	((UINT32P)(GCE_BASE+0x40))
#define CMDQ_THRN_PREFETCH	((UINT32P)(GCE_BASE+0x44))
#define CMDQ_THRN_INSTN_TIMEOUT_CYCLES	((UINT32P)(GCE_BASE+0x50))
#define CMDQ_THRN_INSTN_TIMEOUT_THRESHOLD	((UINT32P)(GCE_BASE+0x54))
#define CMDQ_THRN_SPR0	((UINT32P)(GCE_BASE+0x60))
#define CMDQ_THRN_SPR1	((UINT32P)(GCE_BASE+0x64))
#define CMDQ_THRN_SPR2	((UINT32P)(GCE_BASE+0x68))
#define CMDQ_THRN_SPR3	((UINT32P)(GCE_BASE+0x6c))

// APB Module cq_dma
#define CQ_DMA_BASE (0x11b30000)
#define CQ_DMA_G_DMA_INT_FLAG	((UINT32P)(CQ_DMA_BASE+0x0000))
#define CQ_DMA_G_DMA_INT_EN	((UINT32P)(CQ_DMA_BASE+0x0004))
#define CQ_DMA_G_DMA_EN	((UINT32P)(CQ_DMA_BASE+0x0008))
#define CQ_DMA_G_DMA_RST	((UINT32P)(CQ_DMA_BASE+0x000c))
#define CQ_DMA_G_DMA_STOP	((UINT32P)(CQ_DMA_BASE+0x0010))
#define CQ_DMA_G_DMA_FLUSH	((UINT32P)(CQ_DMA_BASE+0x0014))
#define CQ_DMA_G_DMA_CON	((UINT32P)(CQ_DMA_BASE+0x0018))
#define CQ_DMA_G_DMA_SRC_ADDR	((UINT32P)(CQ_DMA_BASE+0x001c))
#define CQ_DMA_G_DMA_DST_ADDR	((UINT32P)(CQ_DMA_BASE+0x0020))
#define CQ_DMA_G_DMA_LEN1	((UINT32P)(CQ_DMA_BASE+0x0024))
#define CQ_DMA_G_DMA_LEN2	((UINT32P)(CQ_DMA_BASE+0x0028))
#define CQ_DMA_G_DMA_JUMP_ADDR	((UINT32P)(CQ_DMA_BASE+0x002c))
#define CQ_DMA_G_DMA_INT_BUF_SIZE	((UINT32P)(CQ_DMA_BASE+0x0030))
#define CQ_DMA_G_DMA_CONNECT	((UINT32P)(CQ_DMA_BASE+0x0034))
#define CQ_DMA_G_DMA_AXIATTR	((UINT32P)(CQ_DMA_BASE+0x0038))
#define CQ_DMA_G_DMA_SEC_EN	((UINT32P)(CQ_DMA_BASE+0x003c))
#define CQ_DMA_G_DMA_APB_LATADDR	((UINT32P)(CQ_DMA_BASE+0x0040))
#define CQ_DMA_G_DMA_VIO_DBG	((UINT32P)(CQ_DMA_BASE+0x0044))
#define CQ_DMA_G_DMA_DCM_EN	((UINT32P)(CQ_DMA_BASE+0x0048))
#define CQ_DMA_G_DMA_DEBUG_STATUS_00	((UINT32P)(CQ_DMA_BASE+0x0050))
#define CQ_DMA_G_DMA_SRC_ADDR2	((UINT32P)(CQ_DMA_BASE+0x0060))
#define CQ_DMA_G_DMA_DST_ADDR2	((UINT32P)(CQ_DMA_BASE+0x0064))
#define CQ_DMA_G_DMA_JUMP_ADDR2	((UINT32P)(CQ_DMA_BASE+0x0068))
#define CQ_DMA_G_DMA2_INT_FLAG	((UINT32P)(CQ_DMA_BASE+0x0080))
#define CQ_DMA_G_DMA2_INT_EN	((UINT32P)(CQ_DMA_BASE+0x0084))
#define CQ_DMA_G_DMA2_EN	((UINT32P)(CQ_DMA_BASE+0x0088))
#define CQ_DMA_G_DMA2_RST	((UINT32P)(CQ_DMA_BASE+0x008c))
#define CQ_DMA_G_DMA2_STOP	((UINT32P)(CQ_DMA_BASE+0x0090))
#define CQ_DMA_G_DMA2_FLUSH	((UINT32P)(CQ_DMA_BASE+0x0094))
#define CQ_DMA_G_DMA2_CON	((UINT32P)(CQ_DMA_BASE+0x0098))
#define CQ_DMA_G_DMA2_SRC_ADDR	((UINT32P)(CQ_DMA_BASE+0x009c))
#define CQ_DMA_G_DMA2_DST_ADDR	((UINT32P)(CQ_DMA_BASE+0x00a0))
#define CQ_DMA_G_DMA2_LEN1	((UINT32P)(CQ_DMA_BASE+0x00a4))
#define CQ_DMA_G_DMA2_LEN2	((UINT32P)(CQ_DMA_BASE+0x00a8))
#define CQ_DMA_G_DMA2_JUMP_ADDR	((UINT32P)(CQ_DMA_BASE+0x00ac))
#define CQ_DMA_G_DMA2_INT_BUF_SIZE	((UINT32P)(CQ_DMA_BASE+0x00b0))
#define CQ_DMA_G_DMA2_CONNECT	((UINT32P)(CQ_DMA_BASE+0x00b4))
#define CQ_DMA_G_DMA2_AXIATTR	((UINT32P)(CQ_DMA_BASE+0x00b8))
#define CQ_DMA_G_DMA2_SEC_EN	((UINT32P)(CQ_DMA_BASE+0x00bc))
#define CQ_DMA_G_DMA2_APB_LATADDR	((UINT32P)(CQ_DMA_BASE+0x00c0))
#define CQ_DMA_G_DMA2_VIO_DBG	((UINT32P)(CQ_DMA_BASE+0x00c4))
#define CQ_DMA_G_DMA2_DCM_EN	((UINT32P)(CQ_DMA_BASE+0x00c8))
#define CQ_DMA_G_DMA2_DEBUG_STATUS_00	((UINT32P)(CQ_DMA_BASE+0x00d0))
#define CQ_DMA_G_DMA2_SRC_ADDR2	((UINT32P)(CQ_DMA_BASE+0x00e0))
#define CQ_DMA_G_DMA2_DST_ADDR2	((UINT32P)(CQ_DMA_BASE+0x00e4))
#define CQ_DMA_G_DMA2_JUMP_ADDR2	((UINT32P)(CQ_DMA_BASE+0x00e8))
#define CQ_DMA_G_DMA3_INT_FLAG	((UINT32P)(CQ_DMA_BASE+0x0100))
#define CQ_DMA_G_DMA3_INT_EN	((UINT32P)(CQ_DMA_BASE+0x0104))
#define CQ_DMA_G_DMA3_EN	((UINT32P)(CQ_DMA_BASE+0x0108))
#define CQ_DMA_G_DMA3_RST	((UINT32P)(CQ_DMA_BASE+0x010c))
#define CQ_DMA_G_DMA3_STOP	((UINT32P)(CQ_DMA_BASE+0x0110))
#define CQ_DMA_G_DMA3_FLUSH	((UINT32P)(CQ_DMA_BASE+0x0114))
#define CQ_DMA_G_DMA3_CON	((UINT32P)(CQ_DMA_BASE+0x0118))
#define CQ_DMA_G_DMA3_SRC_ADDR	((UINT32P)(CQ_DMA_BASE+0x011c))
#define CQ_DMA_G_DMA3_DST_ADDR	((UINT32P)(CQ_DMA_BASE+0x0120))
#define CQ_DMA_G_DMA3_LEN1	((UINT32P)(CQ_DMA_BASE+0x0124))
#define CQ_DMA_G_DMA3_LEN2	((UINT32P)(CQ_DMA_BASE+0x0128))
#define CQ_DMA_G_DMA3_JUMP_ADDR	((UINT32P)(CQ_DMA_BASE+0x012c))
#define CQ_DMA_G_DMA3_INT_BUF_SIZE	((UINT32P)(CQ_DMA_BASE+0x0130))
#define CQ_DMA_G_DMA3_CONNECT	((UINT32P)(CQ_DMA_BASE+0x0134))
#define CQ_DMA_G_DMA3_AXIATTR	((UINT32P)(CQ_DMA_BASE+0x0138))
#define CQ_DMA_G_DMA3_SEC_EN	((UINT32P)(CQ_DMA_BASE+0x013c))
#define CQ_DMA_G_DMA3_APB_LATADDR	((UINT32P)(CQ_DMA_BASE+0x0140))
#define CQ_DMA_G_DMA3_VIO_DBG	((UINT32P)(CQ_DMA_BASE+0x0144))
#define CQ_DMA_G_DMA3_DCM_EN	((UINT32P)(CQ_DMA_BASE+0x0148))
#define CQ_DMA_G_DMA3_DEBUG_STATUS_00	((UINT32P)(CQ_DMA_BASE+0x0150))
#define CQ_DMA_G_DMA3_SRC_ADDR2	((UINT32P)(CQ_DMA_BASE+0x0160))
#define CQ_DMA_G_DMA3_DST_ADDR2	((UINT32P)(CQ_DMA_BASE+0x0164))
#define CQ_DMA_G_DMA3_JUMP_ADDR2	((UINT32P)(CQ_DMA_BASE+0x0168))
#define CQ_DMA_FPC_HEADER_EN	((UINT32P)(CQ_DMA_BASE+0x0200))
#define CQ_DMA_FPC_SETTING_END	((UINT32P)(CQ_DMA_BASE+0x0204))
#define CQ_DMA_FPC_EN	((UINT32P)(CQ_DMA_BASE+0x0208))
#define CQ_DMA_FPC_FLUSH	((UINT32P)(CQ_DMA_BASE+0x0214))
#define CQ_DMA_FPC_CON	((UINT32P)(CQ_DMA_BASE+0x0218))
#define CQ_DMA_FPC_DST_ADDR	((UINT32P)(CQ_DMA_BASE+0x0220))
#define CQ_DMA_FPC_LEN1	((UINT32P)(CQ_DMA_BASE+0x0224))
#define CQ_DMA_FPC_LEN2	((UINT32P)(CQ_DMA_BASE+0x0228))
#define CQ_DMA_FPC_JUMP_ADDR	((UINT32P)(CQ_DMA_BASE+0x022c))
#define CQ_DMA_FPC_INT_BUF_SIZE	((UINT32P)(CQ_DMA_BASE+0x0230))
#define CQ_DMA_FPC_DEBUG_STATUS_00	((UINT32P)(CQ_DMA_BASE+0x0234))
#define CQ_DMA_FPC_FPC_STATUS	((UINT32P)(CQ_DMA_BASE+0x0238))
#define CQ_DMA_DBG_AXI_W_EXT_00	((UINT32P)(CQ_DMA_BASE+0x0240))
#define CQ_DMA_DBG_AXI_W_EXT_01	((UINT32P)(CQ_DMA_BASE+0x0244))
#define CQ_DMA_DBG_AXI_W_EXT_02	((UINT32P)(CQ_DMA_BASE+0x0248))
#define CQ_DMA_DBG_AXI_W_EXT_03	((UINT32P)(CQ_DMA_BASE+0x024c))
#define CQ_DMA_DBG_AXI_W_EXT_04	((UINT32P)(CQ_DMA_BASE+0x0250))
#define CQ_DMA_DBG_AXI_W_EXT_05	((UINT32P)(CQ_DMA_BASE+0x0254))
#define CQ_DMA_DBG_AXI_W_EXT_06	((UINT32P)(CQ_DMA_BASE+0x0258))
#define CQ_DMA_DBG_AXI_W_EXT_07	((UINT32P)(CQ_DMA_BASE+0x025c))
#define CQ_DMA_DBG_AXI_W_EXT_08	((UINT32P)(CQ_DMA_BASE+0x0260))
#define CQ_DMA_DBG_AXI_W_EXT_09	((UINT32P)(CQ_DMA_BASE+0x0264))
#define CQ_DMA_DBG_AXI_W_EXT_0a	((UINT32P)(CQ_DMA_BASE+0x0268))
#define CQ_DMA_DBG_AXI_W_EXT_0b	((UINT32P)(CQ_DMA_BASE+0x026c))
#define CQ_DMA_DBG_AXI_R_EXT_00	((UINT32P)(CQ_DMA_BASE+0x0270))

// APB Module ufozip_top
#define UFOZIP_BASE (0x11b00000)
#define UFOZIP_ENC_LOW	((UINT32P)(UFOZIP_BASE+0x0))
#define UFOZIP_ENC_HIGH	((UINT32P)(UFOZIP_BASE+0xfff))
#define UFOZIP_DEC_LOW	((UINT32P)(UFOZIP_BASE+0x1000))
#define UFOZIP_DEC_HIGH	((UINT32P)(UFOZIP_BASE+0x1fff))
#define UFOZIP_DESC_LOW	((UINT32P)(UFOZIP_BASE+0x2000))
#define UFOZIP_DESC_HIGH	((UINT32P)(UFOZIP_BASE+0x3fff))
#define ENC_HWID_L	((UINT32P)(UFOZIP_BASE+0x0))
#define ENC_HWID_H	((UINT32P)(UFOZIP_BASE+0x4))
#define ENC_HWFEATURES_L	((UINT32P)(UFOZIP_BASE+0x8))
#define ENC_HWFEATURES2_L	((UINT32P)(UFOZIP_BASE+0x10))
#define ENC_GCTRL	((UINT32P)(UFOZIP_BASE+0x30))
#define ENC_INTRP_STS_ERR	((UINT32P)(UFOZIP_BASE+0x40))
#define ENC_INTRP_MASK_ERR	((UINT32P)(UFOZIP_BASE+0x48))
#define ENC_INTRP_STS_COMP	((UINT32P)(UFOZIP_BASE+0x50))
#define ENC_INTRP_MASK_COMP	((UINT32P)(UFOZIP_BASE+0x58))
#define ENC_CDESC_LOC_L	((UINT32P)(UFOZIP_BASE+0x400))
#define ENC_CDESC_LOC_H	((UINT32P)(UFOZIP_BASE+0x404))
#define ENC_CDESC_WRIDX	((UINT32P)(UFOZIP_BASE+0x408))
#define ENC_CDESC_CTRL	((UINT32P)(UFOZIP_BASE+0x418))
#define ENC_CINTRP_CTRL	((UINT32P)(UFOZIP_BASE+0x420))
#define ENC_CMD_ADDR	((UINT32P)(UFOZIP_BASE+0x100))
#define ENC_STATUS_ADDR	((UINT32P)(UFOZIP_BASE+0x104))
#define ENC_CUT_BLKSIZE_ADDR	((UINT32P)(UFOZIP_BASE+0x110))
#define ENC_LIMIT_LENPOS_ADDR	((UINT32P)(UFOZIP_BASE+0x114))
#define ENC_ZIP_LEN_ADDR	((UINT32P)(UFOZIP_BASE+0x118))
#define ENC_DBG_REG_ADDR	((UINT32P)(UFOZIP_BASE+0x11C))
#define ENC_BLOCK_CRC_IN_ADDR	((UINT32P)(UFOZIP_BASE+0x120))
#define ENC_BLOCK_CRC_OUT_ADDR	((UINT32P)(UFOZIP_BASE+0x124))
#define ENC_PROB_STEP_ADDR	((UINT32P)(UFOZIP_BASE+0x128))
#define ENC_INTF_RD_THR_ADDR	((UINT32P)(UFOZIP_BASE+0x12C))
#define ENC_INTF_WR_THR_ADDR	((UINT32P)(UFOZIP_BASE+0x130))
#define ENC_INTF_SYNC_VAL_ADDR	((UINT32P)(UFOZIP_BASE+0x134))
#define ENC_INTF_RST_REQ_ADDR	((UINT32P)(UFOZIP_BASE+0x138))
#define ENC_INTF_STAT_ADDR	((UINT32P)(UFOZIP_BASE+0x13C))
#define ENC_INTF_BUS_BL_ADDR	((UINT32P)(UFOZIP_BASE+0x140))
#define ENC_INTF_CTRL_ADDR	((UINT32P)(UFOZIP_BASE+0x144))
#define ENC_INTF_USMARGIN_ADDR	((UINT32P)(UFOZIP_BASE+0x148))
#define ENC_INTF_DBG0_ADDR	((UINT32P)(UFOZIP_BASE+0x14C))
#define ENC_TMO_THR_ADDR	((UINT32P)(UFOZIP_BASE+0x150))
#define ENC_AXI_PARAM0_ADDR	((UINT32P)(UFOZIP_BASE+0x154))
#define ENC_AXI_PARAM1_ADDR	((UINT32P)(UFOZIP_BASE+0x158))
#define ENC_AXI_PARAM2_ADDR	((UINT32P)(UFOZIP_BASE+0x15C))
#define ENC_INT_MASK_ADDR	((UINT32P)(UFOZIP_BASE+0x160))
#define ENC_DSUS_ADDR	((UINT32P)(UFOZIP_BASE+0x164))
#define ENC_INT_CLR_ADDR	((UINT32P)(UFOZIP_BASE+0x168))
#define ENC_UTIL_MODE0_ADDR	((UINT32P)(UFOZIP_BASE+0x16C))
#define ENC_RST_MARGIN_ADDR	((UINT32P)(UFOZIP_BASE+0x170))
#define ENC_DCM_ADDR	((UINT32P)(UFOZIP_BASE+0x108))
#define ENC_RD_ADDRL_ADDR	((UINT32P)(UFOZIP_BASE+0x190))
#define ENC_RD_ADDRH_ADDR	((UINT32P)(UFOZIP_BASE+0x194))
#define ENC_WR_ADDRL_ADDR	((UINT32P)(UFOZIP_BASE+0x198))
#define ENC_WR_ADDRH_ADDR	((UINT32P)(UFOZIP_BASE+0x19C))
#define ENC_DBGMEM_ADDR	((UINT32P)(UFOZIP_BASE+0x1c0))
#define ENC_USDS_DBG_ADDR	((UINT32P)(UFOZIP_BASE+0x1c4))
#define ENC_RST_CTRL_ADDR	((UINT32P)(UFOZIP_BASE+0x1d4))
#define ENC_BAT_CFG1_ADDR	((UINT32P)(UFOZIP_BASE+0x200))
#define ENC_BAT_RBUFLEN_ADDR	((UINT32P)(UFOZIP_BASE+0x204))
#define ENC_BAT_WBUFLEN_ADDR	((UINT32P)(UFOZIP_BASE+0x208))
#define ENC_BAT_QUEUE_ADDR	((UINT32P)(UFOZIP_BASE+0x20C))
#define ENC_BAT_QUEUE_H_ADDR	((UINT32P)(UFOZIP_BASE+0x220))
#define ENC_BAT_CRCIN_ADDR	((UINT32P)(UFOZIP_BASE+0x210))
#define ENC_BAT_CRCOUT_ADDR	((UINT32P)(UFOZIP_BASE+0x214))
#define ENC_BAT_ZIPLEN_ADDR	((UINT32P)(UFOZIP_BASE+0x218))
#define ENC_BAT_EBNUM_ADDR	((UINT32P)(UFOZIP_BASE+0x21C))
#define ENC_ZRAM_DSC_ADDR	((UINT32P)(UFOZIP_BASE+0x230))
#define ENC_ZRAM_DSC_WR_INDEX	((UINT32P)(UFOZIP_BASE+0x234))
#define ENC_ZRAM_DSC_COMP_INDEX	((UINT32P)(UFOZIP_BASE+0x238))
#define ENC_ZRAM_CRCIN_ADDR	((UINT32P)(UFOZIP_BASE+0x23C))
#define ENC_ZRAM_CRCOUT_ADDR	((UINT32P)(UFOZIP_BASE+0x240))
#define ENC_ZRAM_ZIPLEN_ADDR	((UINT32P)(UFOZIP_BASE+0x244))
#define ENC_AXI_RCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x300))
#define ENC_AXI_WCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x304))
#define ENC_INTF_RAM1_RCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x310))
#define ENC_INTF_RAM1_WCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x314))
#define ENC_INTF_RAM4_RCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x328))
#define ENC_INTF_RAM4_WCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x32C))
#define ENC_RAM1_RCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x340))
#define ENC_RAM1_WCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x344))
#define ENC_RAM4_RCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x358))
#define ENC_RAM4_WCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x35C))
#define ENC_RAM5_RCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x360))
#define ENC_RAM5_WCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x364))
#define ENC_RAM6_RCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x368))
#define ENC_RAM6_WCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x36C))
#define ENC_RAM8_RCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x378))
#define ENC_RAM8_WCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x37C))
#define ENC_RAM9_RCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x380))
#define ENC_RAM9_WCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x384))
#define ENC_BQRAM_WCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x388))
#define ENC_BQRAM_RCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x38C))
#define ENC_MBIST_DONE_ADDR	((UINT32P)(UFOZIP_BASE+0x3A0))
#define ENC_MBIST_FAIL_ADDR	((UINT32P)(UFOZIP_BASE+0x3A4))
#define ENC_ZRAM_DBG0	((UINT32P)(UFOZIP_BASE+0x3B0))
#define ENC_ZRAM_DBG1	((UINT32P)(UFOZIP_BASE+0x3B4))
#define ENC_ZRAM_DBG2	((UINT32P)(UFOZIP_BASE+0x3B8))
#define ENC_ZRAM_DBG3	((UINT32P)(UFOZIP_BASE+0x3BC))
#define ENC_ZRAM_DBG4	((UINT32P)(UFOZIP_BASE+0x3C0))
#define DEC_HWID_L	((UINT32P)(UFOZIP_BASE+0x1000))
#define DEC_HWID_H	((UINT32P)(UFOZIP_BASE+0x1004))
#define DEC_HWFEATURES_L	((UINT32P)(UFOZIP_BASE+0x1008))
#define DEC_HWFEATURES2_L	((UINT32P)(UFOZIP_BASE+0x1010))
#define DEC_GCTRL	((UINT32P)(UFOZIP_BASE+0x1030))
#define DEC_INTRP_STS_ERR	((UINT32P)(UFOZIP_BASE+0x1040))
#define DEC_INTRP_MASK_ERR	((UINT32P)(UFOZIP_BASE+0x1048))
#define DEC_INTRP_STS_DCOMP	((UINT32P)(UFOZIP_BASE+0x1060))
#define DEC_INTRP_MASK_DCOMP	((UINT32P)(UFOZIP_BASE+0x1068))
#define DEC_DCMD_0_CSIZE_L	((UINT32P)(UFOZIP_BASE+0x1800))
#define DEC_DCMD_0_CSIZE_H	((UINT32P)(UFOZIP_BASE+0x1804))
#define DEC_DCMD_0_DEST_L	((UINT32P)(UFOZIP_BASE+0x1808))
#define DEC_DCMD_0_DEST_H	((UINT32P)(UFOZIP_BASE+0x180C))
#define DEC_DCMD_0_RES_L	((UINT32P)(UFOZIP_BASE+0x1810))
#define DEC_DCMD_0_RES_H	((UINT32P)(UFOZIP_BASE+0x1814))
#define DEC_DCMD_0_BUF0_L	((UINT32P)(UFOZIP_BASE+0x1818))
#define DEC_DCMD_0_BUF0_H	((UINT32P)(UFOZIP_BASE+0x181C))
#define DEC_DCMD_0_BUF1_L	((UINT32P)(UFOZIP_BASE+0x1820))
#define DEC_DCMD_0_BUF1_H	((UINT32P)(UFOZIP_BASE+0x1824))
#define DEC_DCMD_0_BUF2_L	((UINT32P)(UFOZIP_BASE+0x1828))
#define DEC_DCMD_0_BUF2_H	((UINT32P)(UFOZIP_BASE+0x182C))
#define DEC_DCMD_0_BUF3_L	((UINT32P)(UFOZIP_BASE+0x1830))
#define DEC_DCMD_0_BUF3_H	((UINT32P)(UFOZIP_BASE+0x1834))
#define DEC_CMD_ADDR	((UINT32P)(UFOZIP_BASE+0x1900))
#define DEC_STATUS_ADDR	((UINT32P)(UFOZIP_BASE+0x1904))
#define DEC_CONFIG_ADDR	((UINT32P)(UFOZIP_BASE+0x1908))
#define DEC_ZIP_LEN_ADDR	((UINT32P)(UFOZIP_BASE+0x190C))
#define DEC_BLOCK_CRC_IN_ADDR	((UINT32P)(UFOZIP_BASE+0x1910))
#define DEC_BLOCK_CRC_OUT_ADDR	((UINT32P)(UFOZIP_BASE+0x1914))
#define DEC_RD_ADDRL_ADDR	((UINT32P)(UFOZIP_BASE+0x1918))
#define DEC_RD_ADDRH_ADDR	((UINT32P)(UFOZIP_BASE+0x191C))
#define DEC_WR_ADDRL_ADDR	((UINT32P)(UFOZIP_BASE+0x1920))
#define DEC_WR_ADDRH_ADDR	((UINT32P)(UFOZIP_BASE+0x1924))
#define DEC_PROB_STEP_ADDR	((UINT32P)(UFOZIP_BASE+0x1928))
#define DEC_CONFIG2_ADDR	((UINT32P)(UFOZIP_BASE+0x192C))
#define DEC_INTF_RD_THR_ADDR	((UINT32P)(UFOZIP_BASE+0x1940))
#define DEC_INTF_WR_THR_ADDR	((UINT32P)(UFOZIP_BASE+0x1944))
#define DEC_INTF_SYNC_VAL_ADDR	((UINT32P)(UFOZIP_BASE+0x1948))
#define DEC_INTF_RST_REQ_ADDR	((UINT32P)(UFOZIP_BASE+0x194C))
#define DEC_INTF_STAT_ADDR	((UINT32P)(UFOZIP_BASE+0x1950))
#define DEC_INTF_BUS_BL_ADDR	((UINT32P)(UFOZIP_BASE+0x1954))
#define DEC_INTF_CTRL_ADDR	((UINT32P)(UFOZIP_BASE+0x1958))
#define DEC_INTF_DBG0_ADDR	((UINT32P)(UFOZIP_BASE+0x1960))
#define DEC_TMO_THR_ADDR	((UINT32P)(UFOZIP_BASE+0x1968))
#define DEC_AXI_PARAM0_ADDR	((UINT32P)(UFOZIP_BASE+0x196C))
#define DEC_AXI_PARAM1_ADDR	((UINT32P)(UFOZIP_BASE+0x1970))
#define DEC_AXI_PARAM2_ADDR	((UINT32P)(UFOZIP_BASE+0x1974))
#define DEC_INT_MASK_ADDR	((UINT32P)(UFOZIP_BASE+0x1978))
#define DEC_AXI_PARAM3_ADDR	((UINT32P)(UFOZIP_BASE+0x197C))
#define DEC_DCM_ADDR	((UINT32P)(UFOZIP_BASE+0x1980))
#define DEC_HYBRID_SYMBOL_NUM	((UINT32P)(UFOZIP_BASE+0x1990))
#define DEC_DBGREG1_ADDR	((UINT32P)(UFOZIP_BASE+0x1A00))
#define DEC_DBGREG2_ADDR	((UINT32P)(UFOZIP_BASE+0x1A04))
#define DEC_DBGREG3_ADDR	((UINT32P)(UFOZIP_BASE+0x1A08))
#define DEC_DBG_INBUF_SIZE_ADDR	((UINT32P)(UFOZIP_BASE+0x1A0C))
#define DEC_DBG_OUTBUF_SIZE_ADDR	((UINT32P)(UFOZIP_BASE+0x1A10))
#define DEC_DBG_INNERBUF_SIZE_ADDR	((UINT32P)(UFOZIP_BASE+0x1A14))
#define DEC_DBG_ERROR_STATUS_ADDR	((UINT32P)(UFOZIP_BASE+0x1A18))
#define DEC_TRACE_RAM_ERRORP_ADDR	((UINT32P)(UFOZIP_BASE+0x1A1C))
#define DEC_DBGMEM_ADDR	((UINT32P)(UFOZIP_BASE+0x1A40))
#define DEC_USDS_DBG_ADDR	((UINT32P)(UFOZIP_BASE+0x1A44))
#define DEC_INT_CLR_ADDR	((UINT32P)(UFOZIP_BASE+0x1A50))
#define DEC_RST_CTRL_ADDR	((UINT32P)(UFOZIP_BASE+0x1A54))
#define DEC_UTIL_MODE0_ADDR	((UINT32P)(UFOZIP_BASE+0x1A58))
#define DEC_RST_MARGIN_ADDR	((UINT32P)(UFOZIP_BASE+0x1A5C))
#define DEC_BAT_CFG1_ADDR	((UINT32P)(UFOZIP_BASE+0x1B00))
#define DEC_BAT_WBUFLEN_ADDR	((UINT32P)(UFOZIP_BASE+0x1B04))
#define DEC_BAT_QUEUE_ADDR	((UINT32P)(UFOZIP_BASE+0x1B08))
#define DEC_BAT_CRCIN_ADDR	((UINT32P)(UFOZIP_BASE+0x1B0C))
#define DEC_BAT_CRCOUT_ADDR	((UINT32P)(UFOZIP_BASE+0x1B10))
#define DEC_BAT_DBNUM_ADDR	((UINT32P)(UFOZIP_BASE+0x1B14))
#define DEC_AXI_RCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x1C00))
#define DEC_AXI_WCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x1C04))
#define DEC_INTF_RAM1_RCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x1C10))
#define DEC_INTF_RAM1_WCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x1C14))
#define DEC_INTF_RAM4_RCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x1C28))
#define DEC_INTF_RAM4_WCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x1C2C))
#define DEC_RAM1_RCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x1C40))
#define DEC_RAM1_WCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x1C44))
#define DEC_RAM2_RCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x1C48))
#define DEC_RAM2_WCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x1C4C))
#define DEC_RAM5_RCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x1C60))
#define DEC_BQRAM_RCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x1C70))
#define DEC_BQRAM_WCRC_ADDR	((UINT32P)(UFOZIP_BASE+0x1C74))
#define DEC_MBIST_DONE_ADDR	((UINT32P)(UFOZIP_BASE+0x1CA0))
#define DEC_MBIST_FAIL_ADDR	((UINT32P)(UFOZIP_BASE+0x1CA4))

// APB Module dvfsrc_apb
#define DVFSRC_BASE (0x10301000)
#define DVFSRC_BANDWIDTH_CONST0	((UINT32P)(DVFSRC_BASE+0x0))
#define DVFSRC_BANDWIDTH_CONST1	((UINT32P)(DVFSRC_BASE+0x4))
#define DVFSRC_BANDWIDTH_CONST2	((UINT32P)(DVFSRC_BASE+0x8))
#define DVFSRC_ENABLE	((UINT32P)(DVFSRC_BASE+0xc))
#define DVFSRC_M3733	((UINT32P)(DVFSRC_BASE+0x10))
#define DVFSRC_M3200	((UINT32P)(DVFSRC_BASE+0x14))
#define DVFSRC_M1600	((UINT32P)(DVFSRC_BASE+0x18))
#define DVFSRC_SLICE_COUNT	((UINT32P)(DVFSRC_BASE+0x1c))
#define DVFSRC_K_SLICE_COUNT	((UINT32P)(DVFSRC_BASE+0x20))
#define DVFSRC_DEGLITCH_COUNT	((UINT32P)(DVFSRC_BASE+0x24))
#define DVFSRC_TOTAL_AVG_MBW	((UINT32P)(DVFSRC_BASE+0x28))
#define DVFSRC_TOTAL_AVG_K_MBW	((UINT32P)(DVFSRC_BASE+0x2c))
#define DVFSRC_CPU_LEVEL_MASK	((UINT32P)(DVFSRC_BASE+0x30))
#define DVFSRC_MD32_LEVEL_MASK	((UINT32P)(DVFSRC_BASE+0x34))
#define DVFSRC_SPM_LEVEL_MASK	((UINT32P)(DVFSRC_BASE+0x38))
#define DVFSRC_MD_LEVEL_MASK	((UINT32P)(DVFSRC_BASE+0x3C))
#define DVFSRC_OVL_LEVEL_MASK	((UINT32P)(DVFSRC_BASE+0x40))
#define DVFSRC_OVL2_LEVEL_MASK	((UINT32P)(DVFSRC_BASE+0x44))
#define DVFSRC_CHANNEL_MASK	((UINT32P)(DVFSRC_BASE+0x48))
#define DVFSRC_MD_LEVEL_CTRL	((UINT32P)(DVFSRC_BASE+0x4C))
#define DVFSRC_SIGNAL_CTRL	((UINT32P)(DVFSRC_BASE+0x50))
#define DVFSRC_LEVEL_JMP_METHOD	((UINT32P)(DVFSRC_BASE+0x54))
#define DVFSRC_MD_LEVEL_CTRL_2	((UINT32P)(DVFSRC_BASE+0x58))
#define DVFSRC_MD_MAP_BW_0	((UINT32P)(DVFSRC_BASE+0x80))
#define DVFSRC_MD_MAP_BW_1	((UINT32P)(DVFSRC_BASE+0x84))
#define DVFSRC_MD_MAP_BW_2	((UINT32P)(DVFSRC_BASE+0x88))
#define DVFSRC_MD_MAP_BW_3	((UINT32P)(DVFSRC_BASE+0x8C))
#define DVFSRC_MD_MAP_BW_4	((UINT32P)(DVFSRC_BASE+0x90))
#define DVFSRC_MD_MAP_BW_5	((UINT32P)(DVFSRC_BASE+0x94))
#define DVFSRC_MD_MAP_BW_6	((UINT32P)(DVFSRC_BASE+0x98))
#define DVFSRC_MD_MAP_BW_7	((UINT32P)(DVFSRC_BASE+0x9C))
#define DVFSRC_MD_MAP_BW_8	((UINT32P)(DVFSRC_BASE+0xA0))
#define DVFSRC_MD_MAP_BW_9	((UINT32P)(DVFSRC_BASE+0xA4))
#define DVFSRC_MD_MAP_BW_10	((UINT32P)(DVFSRC_BASE+0xA8))
#define DVFSRC_MD_MAP_BW_11	((UINT32P)(DVFSRC_BASE+0xAC))
#define DVFSRC_MD_MAP_BW_12	((UINT32P)(DVFSRC_BASE+0xB0))
#define DVFSRC_MD_MAP_BW_13	((UINT32P)(DVFSRC_BASE+0xB4))
#define DVFSRC_MD_MAP_BW_14	((UINT32P)(DVFSRC_BASE+0xB8))
#define DVFSRC_MD_MAP_BW_15	((UINT32P)(DVFSRC_BASE+0xBC))
#define DVFSRC_DEBUG_EN	((UINT32P)(DVFSRC_BASE+0x100))
#define DVFSRC_RECORD_0	((UINT32P)(DVFSRC_BASE+0x104))
#define DVFSRC_RECORD_1	((UINT32P)(DVFSRC_BASE+0x108))
#define DVFSRC_RECORD_2	((UINT32P)(DVFSRC_BASE+0x10C))
#define DVFSRC_RECORD_3	((UINT32P)(DVFSRC_BASE+0x110))
#define DVFSRC_RECORD_4	((UINT32P)(DVFSRC_BASE+0x114))
#define DVFSRC_RECORD_5	((UINT32P)(DVFSRC_BASE+0x118))
#define DVFSRC_RECORD_6	((UINT32P)(DVFSRC_BASE+0x11C))
#define DVFSRC_RECORD_7	((UINT32P)(DVFSRC_BASE+0x120))
#define DVFSRC_RECORD_8	((UINT32P)(DVFSRC_BASE+0x124))
#define DVFSRC_RECORD_0_L	((UINT32P)(DVFSRC_BASE+0x128))
#define DVFSRC_RECORD_1_L	((UINT32P)(DVFSRC_BASE+0x12C))
#define DVFSRC_RECORD_2_L	((UINT32P)(DVFSRC_BASE+0x130))
#define DVFSRC_RECORD_3_L	((UINT32P)(DVFSRC_BASE+0x134))
#define DVFSRC_RECORD_4_L	((UINT32P)(DVFSRC_BASE+0x138))
#define DVFSRC_RECORD_5_L	((UINT32P)(DVFSRC_BASE+0x13C))
#define DVFSRC_RECORD_6_L	((UINT32P)(DVFSRC_BASE+0x140))
#define DVFSRC_RECORD_7_L	((UINT32P)(DVFSRC_BASE+0x144))
#define DVFSRC_RECORD_8_L	((UINT32P)(DVFSRC_BASE+0x148))

// APB Module mipi_rx_ana_csi0a
#define MIPI_RX_ANA_CSI0A_BASE (0x11E40000)
#define MIPI_RX_ANA00_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x000))
#define MIPI_RX_ANA04_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x004))
#define MIPI_RX_ANA08_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x008))
#define MIPI_RX_ANA0C_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x00C))
#define MIPI_RX_ANA10_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x010))
#define MIPI_RX_ANA14_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x014))
#define MIPI_RX_ANA18_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x018))
#define MIPI_RX_ANA1C_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x01C))
#define MIPI_RX_ANA20_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x020))
#define MIPI_RX_ANA24_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x024))
#define MIPI_RX_ANA28_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x028))
#define MIPI_RX_ANA2C_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x02C))
#define MIPI_RX_ANA34_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x034))
#define MIPI_RX_ANA38_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x038))
#define MIPI_RX_ANA40_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x040))
#define MIPI_RX_ANA44_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x044))
#define MIPI_RX_ANA48_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x048))
#define MIPI_RX_WRAPPER80_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x080))
#define MIPI_RX_WRAPPER84_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x084))
#define MIPI_RX_WRAPPER88_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x088))
#define MIPI_RX_WRAPPER8C_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x08C))
#define MIPI_RX_WRAPPER90_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x090))
#define MIPI_RX_WRAPPER94_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x094))
#define MIPI_RX_WRAPPER98_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x098))
#define MIPI_RX_WRAPPER9C_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x09C))
#define MIPI_RX_ANAA4_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x0A4))
#define MIPI_RX_ANAA8_CSI0A	((UINT32P)(MIPI_RX_ANA_CSI0A_BASE+0x0A8))

// APB Module mipi_rx_ana_csi0b
#define MIPI_RX_ANA_CSI0B_BASE (0x11E41000)
#define MIPI_RX_ANA00_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x000))
#define MIPI_RX_ANA04_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x004))
#define MIPI_RX_ANA08_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x008))
#define MIPI_RX_ANA0C_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x00C))
#define MIPI_RX_ANA10_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x010))
#define MIPI_RX_ANA14_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x014))
#define MIPI_RX_ANA18_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x018))
#define MIPI_RX_ANA1C_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x01C))
#define MIPI_RX_ANA20_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x020))
#define MIPI_RX_ANA24_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x024))
#define MIPI_RX_ANA28_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x028))
#define MIPI_RX_ANA2C_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x02C))
#define MIPI_RX_ANA34_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x034))
#define MIPI_RX_ANA38_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x038))
#define MIPI_RX_ANA40_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x040))
#define MIPI_RX_ANA44_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x044))
#define MIPI_RX_ANA48_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x048))
#define MIPI_RX_WRAPPER80_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x080))
#define MIPI_RX_WRAPPER84_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x084))
#define MIPI_RX_WRAPPER88_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x088))
#define MIPI_RX_WRAPPER8C_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x08C))
#define MIPI_RX_WRAPPER90_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x090))
#define MIPI_RX_WRAPPER94_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x094))
#define MIPI_RX_WRAPPER98_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x098))
#define MIPI_RX_WRAPPER9C_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x09C))
#define MIPI_RX_ANAA4_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x0A4))
#define MIPI_RX_ANAA8_CSI0B	((UINT32P)(MIPI_RX_ANA_CSI0B_BASE+0x0A8))

// APB Module mipi_rx_ana_csi1a
#define MIPI_RX_ANA_CSI1A_BASE (0x11E42000)
#define MIPI_RX_ANA00_CSI1A	((UINT32P)(MIPI_RX_ANA_CSI1A_BASE+0x000))
#define MIPI_RX_ANA04_CSI1A	((UINT32P)(MIPI_RX_ANA_CSI1A_BASE+0x004))
#define MIPI_RX_ANA08_CSI1A	((UINT32P)(MIPI_RX_ANA_CSI1A_BASE+0x008))
#define MIPI_RX_ANA0C_CSI1A	((UINT32P)(MIPI_RX_ANA_CSI1A_BASE+0x00C))
#define MIPI_RX_ANA10_CSI1A	((UINT32P)(MIPI_RX_ANA_CSI1A_BASE+0x010))
#define MIPI_RX_ANA18_CSI1A	((UINT32P)(MIPI_RX_ANA_CSI1A_BASE+0x018))
#define MIPI_RX_ANA1C_CSI1A	((UINT32P)(MIPI_RX_ANA_CSI1A_BASE+0x01C))
#define MIPI_RX_ANA24_CSI1A	((UINT32P)(MIPI_RX_ANA_CSI1A_BASE+0x024))
#define MIPI_RX_ANA40_CSI1A	((UINT32P)(MIPI_RX_ANA_CSI1A_BASE+0x040))
#define MIPI_RX_ANA44_CSI1A	((UINT32P)(MIPI_RX_ANA_CSI1A_BASE+0x044))
#define MIPI_RX_ANA48_CSI1A	((UINT32P)(MIPI_RX_ANA_CSI1A_BASE+0x048))
#define MIPI_RX_WRAPPER80_CSI1A	((UINT32P)(MIPI_RX_ANA_CSI1A_BASE+0x080))
#define MIPI_RX_WRAPPER84_CSI1A	((UINT32P)(MIPI_RX_ANA_CSI1A_BASE+0x084))
#define MIPI_RX_WRAPPER88_CSI1A	((UINT32P)(MIPI_RX_ANA_CSI1A_BASE+0x088))
#define MIPI_RX_WRAPPER8C_CSI1A	((UINT32P)(MIPI_RX_ANA_CSI1A_BASE+0x08C))
#define MIPI_RX_WRAPPER90_CSI1A	((UINT32P)(MIPI_RX_ANA_CSI1A_BASE+0x090))
#define MIPI_RX_WRAPPER94_CSI1A	((UINT32P)(MIPI_RX_ANA_CSI1A_BASE+0x094))
#define MIPI_RX_WRAPPER98_CSI1A	((UINT32P)(MIPI_RX_ANA_CSI1A_BASE+0x098))
#define MIPI_RX_WRAPPER9C_CSI1A	((UINT32P)(MIPI_RX_ANA_CSI1A_BASE+0x09C))
#define MIPI_RX_ANAA4_CSI1A	((UINT32P)(MIPI_RX_ANA_CSI1A_BASE+0x0A4))
#define MIPI_RX_ANAA8_CSI1A	((UINT32P)(MIPI_RX_ANA_CSI1A_BASE+0x0A8))

// APB Module mipi_rx_ana_csi1b
#define MIPI_RX_ANA_CSI1B_BASE (0x11E43000)
#define MIPI_RX_ANA00_CSI1B	((UINT32P)(MIPI_RX_ANA_CSI1B_BASE+0x000))
#define MIPI_RX_ANA04_CSI1B	((UINT32P)(MIPI_RX_ANA_CSI1B_BASE+0x004))
#define MIPI_RX_ANA08_CSI1B	((UINT32P)(MIPI_RX_ANA_CSI1B_BASE+0x008))
#define MIPI_RX_ANA0C_CSI1B	((UINT32P)(MIPI_RX_ANA_CSI1B_BASE+0x00C))
#define MIPI_RX_ANA10_CSI1B	((UINT32P)(MIPI_RX_ANA_CSI1B_BASE+0x010))
#define MIPI_RX_ANA18_CSI1B	((UINT32P)(MIPI_RX_ANA_CSI1B_BASE+0x018))
#define MIPI_RX_ANA1C_CSI1B	((UINT32P)(MIPI_RX_ANA_CSI1B_BASE+0x01C))
#define MIPI_RX_ANA24_CSI1B	((UINT32P)(MIPI_RX_ANA_CSI1B_BASE+0x024))
#define MIPI_RX_ANA40_CSI1B	((UINT32P)(MIPI_RX_ANA_CSI1B_BASE+0x040))
#define MIPI_RX_ANA44_CSI1B	((UINT32P)(MIPI_RX_ANA_CSI1B_BASE+0x044))
#define MIPI_RX_ANA48_CSI1B	((UINT32P)(MIPI_RX_ANA_CSI1B_BASE+0x048))
#define MIPI_RX_WRAPPER80_CSI1B	((UINT32P)(MIPI_RX_ANA_CSI1B_BASE+0x080))
#define MIPI_RX_WRAPPER84_CSI1B	((UINT32P)(MIPI_RX_ANA_CSI1B_BASE+0x084))
#define MIPI_RX_WRAPPER88_CSI1B	((UINT32P)(MIPI_RX_ANA_CSI1B_BASE+0x088))
#define MIPI_RX_WRAPPER8C_CSI1B	((UINT32P)(MIPI_RX_ANA_CSI1B_BASE+0x08C))
#define MIPI_RX_WRAPPER90_CSI1B	((UINT32P)(MIPI_RX_ANA_CSI1B_BASE+0x090))
#define MIPI_RX_WRAPPER94_CSI1B	((UINT32P)(MIPI_RX_ANA_CSI1B_BASE+0x094))
#define MIPI_RX_WRAPPER98_CSI1B	((UINT32P)(MIPI_RX_ANA_CSI1B_BASE+0x098))
#define MIPI_RX_WRAPPER9C_CSI1B	((UINT32P)(MIPI_RX_ANA_CSI1B_BASE+0x09C))
#define MIPI_RX_ANAA4_CSI1B	((UINT32P)(MIPI_RX_ANA_CSI1B_BASE+0x0A4))
#define MIPI_RX_ANAA8_CSI1B	((UINT32P)(MIPI_RX_ANA_CSI1B_BASE+0x0A8))

// APB Module mipi_rx_ana_csi2a
#define MIPI_RX_ANA_CSI2A_BASE (0x11E44000)
#define MIPI_RX_ANA00_CSI2A	((UINT32P)(MIPI_RX_ANA_CSI2A_BASE+0x000))
#define MIPI_RX_ANA04_CSI2A	((UINT32P)(MIPI_RX_ANA_CSI2A_BASE+0x004))
#define MIPI_RX_ANA08_CSI2A	((UINT32P)(MIPI_RX_ANA_CSI2A_BASE+0x008))
#define MIPI_RX_ANA0C_CSI2A	((UINT32P)(MIPI_RX_ANA_CSI2A_BASE+0x00C))
#define MIPI_RX_ANA10_CSI2A	((UINT32P)(MIPI_RX_ANA_CSI2A_BASE+0x010))
#define MIPI_RX_ANA18_CSI2A	((UINT32P)(MIPI_RX_ANA_CSI2A_BASE+0x018))
#define MIPI_RX_ANA1C_CSI2A	((UINT32P)(MIPI_RX_ANA_CSI2A_BASE+0x01C))
#define MIPI_RX_ANA24_CSI2A	((UINT32P)(MIPI_RX_ANA_CSI2A_BASE+0x024))
#define MIPI_RX_ANA40_CSI2A	((UINT32P)(MIPI_RX_ANA_CSI2A_BASE+0x040))
#define MIPI_RX_ANA44_CSI2A	((UINT32P)(MIPI_RX_ANA_CSI2A_BASE+0x044))
#define MIPI_RX_ANA48_CSI2A	((UINT32P)(MIPI_RX_ANA_CSI2A_BASE+0x048))
#define MIPI_RX_WRAPPER80_CSI2A	((UINT32P)(MIPI_RX_ANA_CSI2A_BASE+0x080))
#define MIPI_RX_WRAPPER84_CSI2A	((UINT32P)(MIPI_RX_ANA_CSI2A_BASE+0x084))
#define MIPI_RX_WRAPPER88_CSI2A	((UINT32P)(MIPI_RX_ANA_CSI2A_BASE+0x088))
#define MIPI_RX_WRAPPER8C_CSI2A	((UINT32P)(MIPI_RX_ANA_CSI2A_BASE+0x08C))
#define MIPI_RX_WRAPPER90_CSI2A	((UINT32P)(MIPI_RX_ANA_CSI2A_BASE+0x090))
#define MIPI_RX_WRAPPER94_CSI2A	((UINT32P)(MIPI_RX_ANA_CSI2A_BASE+0x094))
#define MIPI_RX_WRAPPER98_CSI2A	((UINT32P)(MIPI_RX_ANA_CSI2A_BASE+0x098))
#define MIPI_RX_WRAPPER9C_CSI2A	((UINT32P)(MIPI_RX_ANA_CSI2A_BASE+0x09C))
#define MIPI_RX_ANAA4_CSI2A	((UINT32P)(MIPI_RX_ANA_CSI2A_BASE+0x0A4))
#define MIPI_RX_ANAA8_CSI2A	((UINT32P)(MIPI_RX_ANA_CSI2A_BASE+0x0A8))

// APB Module mipi_rx_ana_csi2b
#define MIPI_RX_ANA_CSI2B_BASE (0x11E45000)
#define MIPI_RX_ANA00_CSI2B	((UINT32P)(MIPI_RX_ANA_CSI2B_BASE+0x000))
#define MIPI_RX_ANA04_CSI2B	((UINT32P)(MIPI_RX_ANA_CSI2B_BASE+0x004))
#define MIPI_RX_ANA08_CSI2B	((UINT32P)(MIPI_RX_ANA_CSI2B_BASE+0x008))
#define MIPI_RX_ANA0C_CSI2B	((UINT32P)(MIPI_RX_ANA_CSI2B_BASE+0x00C))
#define MIPI_RX_ANA10_CSI2B	((UINT32P)(MIPI_RX_ANA_CSI2B_BASE+0x010))
#define MIPI_RX_ANA18_CSI2B	((UINT32P)(MIPI_RX_ANA_CSI2B_BASE+0x018))
#define MIPI_RX_ANA1C_CSI2B	((UINT32P)(MIPI_RX_ANA_CSI2B_BASE+0x01C))
#define MIPI_RX_ANA24_CSI2B	((UINT32P)(MIPI_RX_ANA_CSI2B_BASE+0x024))
#define MIPI_RX_ANA40_CSI2B	((UINT32P)(MIPI_RX_ANA_CSI2B_BASE+0x040))
#define MIPI_RX_ANA44_CSI2B	((UINT32P)(MIPI_RX_ANA_CSI2B_BASE+0x044))
#define MIPI_RX_ANA48_CSI2B	((UINT32P)(MIPI_RX_ANA_CSI2B_BASE+0x048))
#define MIPI_RX_WRAPPER80_CSI2B	((UINT32P)(MIPI_RX_ANA_CSI2B_BASE+0x080))
#define MIPI_RX_WRAPPER84_CSI2B	((UINT32P)(MIPI_RX_ANA_CSI2B_BASE+0x084))
#define MIPI_RX_WRAPPER88_CSI2B	((UINT32P)(MIPI_RX_ANA_CSI2B_BASE+0x088))
#define MIPI_RX_WRAPPER8C_CSI2B	((UINT32P)(MIPI_RX_ANA_CSI2B_BASE+0x08C))
#define MIPI_RX_WRAPPER90_CSI2B	((UINT32P)(MIPI_RX_ANA_CSI2B_BASE+0x090))
#define MIPI_RX_WRAPPER94_CSI2B	((UINT32P)(MIPI_RX_ANA_CSI2B_BASE+0x094))
#define MIPI_RX_WRAPPER98_CSI2B	((UINT32P)(MIPI_RX_ANA_CSI2B_BASE+0x098))
#define MIPI_RX_WRAPPER9C_CSI2B	((UINT32P)(MIPI_RX_ANA_CSI2B_BASE+0x09C))
#define MIPI_RX_ANAA4_CSI2B	((UINT32P)(MIPI_RX_ANA_CSI2B_BASE+0x0A4))
#define MIPI_RX_ANAA8_CSI2B	((UINT32P)(MIPI_RX_ANA_CSI2B_BASE+0x0A8))

// APB Module mm_iommu
#define MM_IOMMU_BASE (0x102B0000)
#define MM_MMU_PT_BASE_ADDR	((UINT32P)(MM_IOMMU_BASE+0x000))
#define MM_MMU_PT_BASE_ADDR_SEC	((UINT32P)(MM_IOMMU_BASE+0x004))
#define MM_MMU_STA	((UINT32P)(MM_IOMMU_BASE+0x008))
#define MM_MMU_PROG_EN	((UINT32P)(MM_IOMMU_BASE+0x010))
#define MM_MMU_PROG_VA	((UINT32P)(MM_IOMMU_BASE+0x014))
#define MM_MMU_PROG_DSC	((UINT32P)(MM_IOMMU_BASE+0x018))
#define MM_MMU_INVLDT	((UINT32P)(MM_IOMMU_BASE+0x020))
#define MM_MMU_INVLDT_SA	((UINT32P)(MM_IOMMU_BASE+0x024))
#define MM_MMU_INVLDT_EA	((UINT32P)(MM_IOMMU_BASE+0x028))
#define MM_MMU_INVLDT_SEC	((UINT32P)(MM_IOMMU_BASE+0x02c))
#define MM_MMU_INVLDT_SA_SEC	((UINT32P)(MM_IOMMU_BASE+0x030))
#define MM_MMU_INVLDT_EA_SEC	((UINT32P)(MM_IOMMU_BASE+0x034))
#define MM_MMU_INVLDT_SEL	((UINT32P)(MM_IOMMU_BASE+0x038))
#define MM_MMU_INVLDT_SEL_SEC	((UINT32P)(MM_IOMMU_BASE+0x03c))
#define MM_MMU_SEC_ABORT_INFO	((UINT32P)(MM_IOMMU_BASE+0x040))
#define MM_MMU_DUMMY	((UINT32P)(MM_IOMMU_BASE+0x044))
#define MM_MMU_MISC_CTRL	((UINT32P)(MM_IOMMU_BASE+0x048))
#define MM_MMU_PRIORITY	((UINT32P)(MM_IOMMU_BASE+0x04c))
#define MM_MMU_DCM_DIS	((UINT32P)(MM_IOMMU_BASE+0x050))
#define MM_MMU_WR_LEN_CTRL	((UINT32P)(MM_IOMMU_BASE+0x054))
#define MM_MMU_HW_DEBUG	((UINT32P)(MM_IOMMU_BASE+0x058))
#define MM_MMU_DBG0	((UINT32P)(MM_IOMMU_BASE+0x060))
#define MM_MMU_DBG1	((UINT32P)(MM_IOMMU_BASE+0x064))
#define MM_MMU_DBG2	((UINT32P)(MM_IOMMU_BASE+0x068))
#define MM_MMU_DBG3	((UINT32P)(MM_IOMMU_BASE+0x06c))
#define MM_MMU_DBG4	((UINT32P)(MM_IOMMU_BASE+0x070))
#define MM_MMU_DBG5	((UINT32P)(MM_IOMMU_BASE+0x074))
#define MM_MMU_SMI_COMMON_DBG0	((UINT32P)(MM_IOMMU_BASE+0x078))
#define MM_MMU_SMI_COMMON_DBG1	((UINT32P)(MM_IOMMU_BASE+0x07c))
#define MM_MMU_WR_THROT	((UINT32P)(MM_IOMMU_BASE+0x090))
#define MM_MMU_RD_THROT	((UINT32P)(MM_IOMMU_BASE+0x094))
#define MM_MMU_READ_ENTRY	((UINT32P)(MM_IOMMU_BASE+0x100))
#define MM_MMU_DES_RDATA	((UINT32P)(MM_IOMMU_BASE+0x104))
#define MM_MMU_L2_TAG_RDATA	((UINT32P)(MM_IOMMU_BASE+0x108))
#define MM_MMU_VICT_TAG_VALID	((UINT32P)(MM_IOMMU_BASE+0x10c))
#define MM_MMU_CTRL_REG	((UINT32P)(MM_IOMMU_BASE+0x110))
#define MM_MMU_TFRP_PADDR	((UINT32P)(MM_IOMMU_BASE+0x114))
#define MM_MMU_VLD_PA_RNG	((UINT32P)(MM_IOMMU_BASE+0x118))
#define MM_MMU_INT_CONTROL0	((UINT32P)(MM_IOMMU_BASE+0x120))
#define MM_MMU_INT_CONTROL1	((UINT32P)(MM_IOMMU_BASE+0x124))
#define MM_MMU_CPE_DONE_SEC	((UINT32P)(MM_IOMMU_BASE+0x128))
#define MM_MMU_CPE_DONE	((UINT32P)(MM_IOMMU_BASE+0x12c))
#define MM_MMU_FAULT_ST0	((UINT32P)(MM_IOMMU_BASE+0x130))
#define MM_MMU_FAULT_ST1	((UINT32P)(MM_IOMMU_BASE+0x134))
#define MM_MMU_TBWALK_FAULT_VA	((UINT32P)(MM_IOMMU_BASE+0x138))
#define MM_MMU0_FAULT_STATUS	((UINT32P)(MM_IOMMU_BASE+0x13c))
#define MM_MMU0_INVLD_PA	((UINT32P)(MM_IOMMU_BASE+0x140))
#define MM_MMU1_FAULT_STATUS	((UINT32P)(MM_IOMMU_BASE+0x144))
#define MM_MMU1_INVLD_PA	((UINT32P)(MM_IOMMU_BASE+0x148))
#define MM_MMU0_INT_ID	((UINT32P)(MM_IOMMU_BASE+0x150))
#define MM_MMU1_INT_ID	((UINT32P)(MM_IOMMU_BASE+0x154))
#define MM_MMU_PERF_MON_PTLB_CON	((UINT32P)(MM_IOMMU_BASE+0x180))
#define MM_MMU0_PERF_MON_MTLB_CON	((UINT32P)(MM_IOMMU_BASE+0x190))
#define MM_MMU1_PERF_MON_MTLB_CON	((UINT32P)(MM_IOMMU_BASE+0x194))
#define MM_MMU_PF_LAYER1_MSCNT	((UINT32P)(MM_IOMMU_BASE+0x1a0))
#define MM_MMU_PF_LAYER2_MSCNT	((UINT32P)(MM_IOMMU_BASE+0x1a4))
#define MM_MMU_PF_LAYER1_CNT	((UINT32P)(MM_IOMMU_BASE+0x1a8))
#define MM_MMU_PF_LAYER2_CNT	((UINT32P)(MM_IOMMU_BASE+0x1ac))
#define MM_MMU0_ACC_CNT	((UINT32P)(MM_IOMMU_BASE+0x1c0))
#define MM_MMU0_MAIN_LAYER1_MSCNT	((UINT32P)(MM_IOMMU_BASE+0x1c4))
#define MM_MMU0_MAIN_LAYER2_MSCNT	((UINT32P)(MM_IOMMU_BASE+0x1c8))
#define MM_MMU0_RS_PERF_CNT	((UINT32P)(MM_IOMMU_BASE+0x1cc))
#define MM_MMU0_LOOKUP_CNT	((UINT32P)(MM_IOMMU_BASE+0x1d0))
#define MM_MMU1_ACC_CNT	((UINT32P)(MM_IOMMU_BASE+0x1e0))
#define MM_MMU1_MAIN_LAYER1_MSCNT	((UINT32P)(MM_IOMMU_BASE+0x1e4))
#define MM_MMU1_MAIN_LAYER2_MSCNT	((UINT32P)(MM_IOMMU_BASE+0x1e8))
#define MM_MMU1_RS_PERF_CNT	((UINT32P)(MM_IOMMU_BASE+0x1ec))
#define MM_MMU1_LOOKUP_CNT	((UINT32P)(MM_IOMMU_BASE+0x1f0))
#define MM_MMU_L2_TAG_VALID0_WAY0	((UINT32P)(MM_IOMMU_BASE+0x200))
#define MM_MMU_L2_TAG_VALID1_WAY0	((UINT32P)(MM_IOMMU_BASE+0x204))
#define MM_MMU_L2_TAG_VALID2_WAY0	((UINT32P)(MM_IOMMU_BASE+0x208))
#define MM_MMU_L2_TAG_VALID3_WAY0	((UINT32P)(MM_IOMMU_BASE+0x20c))
#define MM_MMU_L2_TAG_VALID0_WAY1	((UINT32P)(MM_IOMMU_BASE+0x210))
#define MM_MMU_L2_TAG_VALID1_WAY1	((UINT32P)(MM_IOMMU_BASE+0x214))
#define MM_MMU_L2_TAG_VALID2_WAY1	((UINT32P)(MM_IOMMU_BASE+0x218))
#define MM_MMU_L2_TAG_VALID3_WAY1	((UINT32P)(MM_IOMMU_BASE+0x21c))
#define MM_MMU_L2_TAG_VALID0_WAY2	((UINT32P)(MM_IOMMU_BASE+0x220))
#define MM_MMU_L2_TAG_VALID1_WAY2	((UINT32P)(MM_IOMMU_BASE+0x224))
#define MM_MMU_L2_TAG_VALID2_WAY2	((UINT32P)(MM_IOMMU_BASE+0x228))
#define MM_MMU_L2_TAG_VALID3_WAY2	((UINT32P)(MM_IOMMU_BASE+0x22c))
#define MM_MMU_L2_TAG_VALID0_WAY3	((UINT32P)(MM_IOMMU_BASE+0x230))
#define MM_MMU_L2_TAG_VALID1_WAY3	((UINT32P)(MM_IOMMU_BASE+0x234))
#define MM_MMU_L2_TAG_VALID2_WAY3	((UINT32P)(MM_IOMMU_BASE+0x238))
#define MM_MMU_L2_TAG_VALID3_WAY3	((UINT32P)(MM_IOMMU_BASE+0x23c))
#define MM_MMU0_MTLB_SINGLE_ENTRY_0	((UINT32P)(MM_IOMMU_BASE+0x300))
#define MM_MMU0_MTLB_SINGLE_ENTRY_1	((UINT32P)(MM_IOMMU_BASE+0x304))
#define MM_MMU0_MTLB_SINGLE_ENTRY_2	((UINT32P)(MM_IOMMU_BASE+0x308))
#define MM_MMU0_MTLB_SINGLE_ENTRY_3	((UINT32P)(MM_IOMMU_BASE+0x30c))
#define MM_MMU0_MTLB_SINGLE_ENTRY_4	((UINT32P)(MM_IOMMU_BASE+0x310))
#define MM_MMU0_MTLB_SINGLE_ENTRY_5	((UINT32P)(MM_IOMMU_BASE+0x314))
#define MM_MMU0_MTLB_SINGLE_ENTRY_6	((UINT32P)(MM_IOMMU_BASE+0x318))
#define MM_MMU0_MTLB_SINGLE_ENTRY_7	((UINT32P)(MM_IOMMU_BASE+0x31c))
#define MM_MMU0_RS0_VA	((UINT32P)(MM_IOMMU_BASE+0x380))
#define MM_MMU0_RS0_PA	((UINT32P)(MM_IOMMU_BASE+0x384))
#define MM_MMU0_RS0_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x388))
#define MM_MMU0_RS0_STATUS	((UINT32P)(MM_IOMMU_BASE+0x38c))
#define MM_MMU0_RS1_VA	((UINT32P)(MM_IOMMU_BASE+0x390))
#define MM_MMU0_RS1_PA	((UINT32P)(MM_IOMMU_BASE+0x394))
#define MM_MMU0_RS1_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x398))
#define MM_MMU0_RS1_STATUS	((UINT32P)(MM_IOMMU_BASE+0x39c))
#define MM_MMU0_RS2_VA	((UINT32P)(MM_IOMMU_BASE+0x3a0))
#define MM_MMU0_RS2_PA	((UINT32P)(MM_IOMMU_BASE+0x3a4))
#define MM_MMU0_RS2_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x3a8))
#define MM_MMU0_RS2_STATUS	((UINT32P)(MM_IOMMU_BASE+0x3ac))
#define MM_MMU0_RS3_VA	((UINT32P)(MM_IOMMU_BASE+0x3b0))
#define MM_MMU0_RS3_PA	((UINT32P)(MM_IOMMU_BASE+0x3b4))
#define MM_MMU0_RS3_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x3b8))
#define MM_MMU0_RS3_STATUS	((UINT32P)(MM_IOMMU_BASE+0x3bc))
#define MM_MMU0_RS4_VA	((UINT32P)(MM_IOMMU_BASE+0x3c0))
#define MM_MMU0_RS4_PA	((UINT32P)(MM_IOMMU_BASE+0x3c4))
#define MM_MMU0_RS4_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x3c8))
#define MM_MMU0_RS4_STATUS	((UINT32P)(MM_IOMMU_BASE+0x3cc))
#define MM_MMU0_RS5_VA	((UINT32P)(MM_IOMMU_BASE+0x3d0))
#define MM_MMU0_RS5_PA	((UINT32P)(MM_IOMMU_BASE+0x3d4))
#define MM_MMU0_RS5_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x3d8))
#define MM_MMU0_RS5_STATUS	((UINT32P)(MM_IOMMU_BASE+0x3dc))
#define MM_MMU0_RS6_VA	((UINT32P)(MM_IOMMU_BASE+0x3e0))
#define MM_MMU0_RS6_PA	((UINT32P)(MM_IOMMU_BASE+0x3e4))
#define MM_MMU0_RS6_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x3e8))
#define MM_MMU0_RS6_STATUS	((UINT32P)(MM_IOMMU_BASE+0x3ec))
#define MM_MMU0_RS7_VA	((UINT32P)(MM_IOMMU_BASE+0x3f0))
#define MM_MMU0_RS7_PA	((UINT32P)(MM_IOMMU_BASE+0x3f4))
#define MM_MMU0_RS7_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x3f8))
#define MM_MMU0_RS7_STATUS	((UINT32P)(MM_IOMMU_BASE+0x3fc))
#define MM_MMU0_RS8_VA	((UINT32P)(MM_IOMMU_BASE+0x400))
#define MM_MMU0_RS8_PA	((UINT32P)(MM_IOMMU_BASE+0x404))
#define MM_MMU0_RS8_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x408))
#define MM_MMU0_RS8_STATUS	((UINT32P)(MM_IOMMU_BASE+0x40c))
#define MM_MMU0_RS9_VA	((UINT32P)(MM_IOMMU_BASE+0x410))
#define MM_MMU0_RS9_PA	((UINT32P)(MM_IOMMU_BASE+0x414))
#define MM_MMU0_RS9_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x418))
#define MM_MMU0_RS9_STATUS	((UINT32P)(MM_IOMMU_BASE+0x41c))
#define MM_MMU0_RS10_VA	((UINT32P)(MM_IOMMU_BASE+0x420))
#define MM_MMU0_RS10_PA	((UINT32P)(MM_IOMMU_BASE+0x424))
#define MM_MMU0_RS10_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x428))
#define MM_MMU0_RS10_STATUS	((UINT32P)(MM_IOMMU_BASE+0x42c))
#define MM_MMU0_RS11_VA	((UINT32P)(MM_IOMMU_BASE+0x430))
#define MM_MMU0_RS11_PA	((UINT32P)(MM_IOMMU_BASE+0x434))
#define MM_MMU0_RS11_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x438))
#define MM_MMU0_RS11_STATUS	((UINT32P)(MM_IOMMU_BASE+0x43c))
#define MM_MMU0_RS12_VA	((UINT32P)(MM_IOMMU_BASE+0x440))
#define MM_MMU0_RS12_PA	((UINT32P)(MM_IOMMU_BASE+0x444))
#define MM_MMU0_RS12_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x448))
#define MM_MMU0_RS12_STATUS	((UINT32P)(MM_IOMMU_BASE+0x44c))
#define MM_MMU0_RS13_VA	((UINT32P)(MM_IOMMU_BASE+0x450))
#define MM_MMU0_RS13_PA	((UINT32P)(MM_IOMMU_BASE+0x454))
#define MM_MMU0_RS13_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x458))
#define MM_MMU0_RS13_STATUS	((UINT32P)(MM_IOMMU_BASE+0x45c))
#define MM_MMU0_RS14_VA	((UINT32P)(MM_IOMMU_BASE+0x460))
#define MM_MMU0_RS14_PA	((UINT32P)(MM_IOMMU_BASE+0x464))
#define MM_MMU0_RS14_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x468))
#define MM_MMU0_RS14_STATUS	((UINT32P)(MM_IOMMU_BASE+0x46c))
#define MM_MMU0_RS15_VA	((UINT32P)(MM_IOMMU_BASE+0x470))
#define MM_MMU0_RS15_PA	((UINT32P)(MM_IOMMU_BASE+0x474))
#define MM_MMU0_RS15_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x478))
#define MM_MMU0_RS15_STATUS	((UINT32P)(MM_IOMMU_BASE+0x47c))
#define MM_MMU0_MAIN_TAG0	((UINT32P)(MM_IOMMU_BASE+0x500))
#define MM_MMU0_MAIN_TAG1	((UINT32P)(MM_IOMMU_BASE+0x504))
#define MM_MMU0_MAIN_TAG2	((UINT32P)(MM_IOMMU_BASE+0x508))
#define MM_MMU0_MAIN_TAG3	((UINT32P)(MM_IOMMU_BASE+0x50c))
#define MM_MMU0_MAIN_TAG4	((UINT32P)(MM_IOMMU_BASE+0x510))
#define MM_MMU0_MAIN_TAG5	((UINT32P)(MM_IOMMU_BASE+0x514))
#define MM_MMU0_MAIN_TAG6	((UINT32P)(MM_IOMMU_BASE+0x518))
#define MM_MMU0_MAIN_TAG7	((UINT32P)(MM_IOMMU_BASE+0x51c))
#define MM_MMU0_MAIN_TAG8	((UINT32P)(MM_IOMMU_BASE+0x520))
#define MM_MMU0_MAIN_TAG9	((UINT32P)(MM_IOMMU_BASE+0x524))
#define MM_MMU0_MAIN_TAG10	((UINT32P)(MM_IOMMU_BASE+0x528))
#define MM_MMU0_MAIN_TAG11	((UINT32P)(MM_IOMMU_BASE+0x52c))
#define MM_MMU0_MAIN_TAG12	((UINT32P)(MM_IOMMU_BASE+0x530))
#define MM_MMU0_MAIN_TAG13	((UINT32P)(MM_IOMMU_BASE+0x534))
#define MM_MMU0_MAIN_TAG14	((UINT32P)(MM_IOMMU_BASE+0x538))
#define MM_MMU0_MAIN_TAG15	((UINT32P)(MM_IOMMU_BASE+0x53c))
#define MM_MMU0_MAIN_TAG16	((UINT32P)(MM_IOMMU_BASE+0x540))
#define MM_MMU0_MAIN_TAG17	((UINT32P)(MM_IOMMU_BASE+0x544))
#define MM_MMU0_MAIN_TAG18	((UINT32P)(MM_IOMMU_BASE+0x548))
#define MM_MMU0_MAIN_TAG19	((UINT32P)(MM_IOMMU_BASE+0x54c))
#define MM_MMU0_MAIN_TAG20	((UINT32P)(MM_IOMMU_BASE+0x550))
#define MM_MMU0_MAIN_TAG21	((UINT32P)(MM_IOMMU_BASE+0x554))
#define MM_MMU0_MAIN_TAG22	((UINT32P)(MM_IOMMU_BASE+0x558))
#define MM_MMU0_MAIN_TAG23	((UINT32P)(MM_IOMMU_BASE+0x55c))
#define MM_MMU0_MAIN_TAG24	((UINT32P)(MM_IOMMU_BASE+0x560))
#define MM_MMU0_MAIN_TAG25	((UINT32P)(MM_IOMMU_BASE+0x564))
#define MM_MMU0_MAIN_TAG26	((UINT32P)(MM_IOMMU_BASE+0x568))
#define MM_MMU0_MAIN_TAG27	((UINT32P)(MM_IOMMU_BASE+0x56c))
#define MM_MMU0_MAIN_TAG28	((UINT32P)(MM_IOMMU_BASE+0x570))
#define MM_MMU0_MAIN_TAG29	((UINT32P)(MM_IOMMU_BASE+0x574))
#define MM_MMU0_MAIN_TAG30	((UINT32P)(MM_IOMMU_BASE+0x578))
#define MM_MMU0_MAIN_TAG31	((UINT32P)(MM_IOMMU_BASE+0x57c))
#define MM_MMU0_MAIN_TAG32	((UINT32P)(MM_IOMMU_BASE+0x580))
#define MM_MMU0_MAIN_TAG33	((UINT32P)(MM_IOMMU_BASE+0x584))
#define MM_MMU0_MAIN_TAG34	((UINT32P)(MM_IOMMU_BASE+0x588))
#define MM_MMU0_MAIN_TAG35	((UINT32P)(MM_IOMMU_BASE+0x58c))
#define MM_MMU0_MAIN_TAG36	((UINT32P)(MM_IOMMU_BASE+0x590))
#define MM_MMU0_MAIN_TAG37	((UINT32P)(MM_IOMMU_BASE+0x594))
#define MM_MMU0_MAIN_TAG38	((UINT32P)(MM_IOMMU_BASE+0x598))
#define MM_MMU0_MAIN_TAG39	((UINT32P)(MM_IOMMU_BASE+0x59c))
#define MM_MMU0_MAIN_TAG40	((UINT32P)(MM_IOMMU_BASE+0x5a0))
#define MM_MMU0_MAIN_TAG41	((UINT32P)(MM_IOMMU_BASE+0x5a4))
#define MM_MMU0_MAIN_TAG42	((UINT32P)(MM_IOMMU_BASE+0x5a8))
#define MM_MMU0_MAIN_TAG43	((UINT32P)(MM_IOMMU_BASE+0x5ac))
#define MM_MMU0_MAIN_TAG44	((UINT32P)(MM_IOMMU_BASE+0x5b0))
#define MM_MMU0_MAIN_TAG45	((UINT32P)(MM_IOMMU_BASE+0x5b4))
#define MM_MMU0_MAIN_TAG46	((UINT32P)(MM_IOMMU_BASE+0x5b8))
#define MM_MMU0_MAIN_TAG47	((UINT32P)(MM_IOMMU_BASE+0x5bc))
#define MM_MMU0_MAIN_TAG48	((UINT32P)(MM_IOMMU_BASE+0x5c0))
#define MM_MMU0_MAIN_TAG49	((UINT32P)(MM_IOMMU_BASE+0x5c4))
#define MM_MMU0_MAIN_TAG50	((UINT32P)(MM_IOMMU_BASE+0x5c8))
#define MM_MMU0_MAIN_TAG51	((UINT32P)(MM_IOMMU_BASE+0x5cc))
#define MM_MMU0_MAIN_TAG52	((UINT32P)(MM_IOMMU_BASE+0x5d0))
#define MM_MMU0_MAIN_TAG53	((UINT32P)(MM_IOMMU_BASE+0x5d4))
#define MM_MMU0_MAIN_TAG54	((UINT32P)(MM_IOMMU_BASE+0x5d8))
#define MM_MMU0_MAIN_TAG55	((UINT32P)(MM_IOMMU_BASE+0x5dc))
#define MM_MMU0_MAIN_TAG56	((UINT32P)(MM_IOMMU_BASE+0x5e0))
#define MM_MMU0_MAIN_TAG57	((UINT32P)(MM_IOMMU_BASE+0x5e4))
#define MM_MMU0_MAIN_TAG58	((UINT32P)(MM_IOMMU_BASE+0x5e8))
#define MM_MMU0_MAIN_TAG59	((UINT32P)(MM_IOMMU_BASE+0x5ec))
#define MM_MMU0_MAIN_TAG60	((UINT32P)(MM_IOMMU_BASE+0x5f0))
#define MM_MMU0_MAIN_TAG61	((UINT32P)(MM_IOMMU_BASE+0x5f4))
#define MM_MMU0_MAIN_TAG62	((UINT32P)(MM_IOMMU_BASE+0x5f8))
#define MM_MMU0_MAIN_TAG63	((UINT32P)(MM_IOMMU_BASE+0x5fc))
#define MM_MMU1_MTLB_SINGLE_ENTRY_0	((UINT32P)(MM_IOMMU_BASE+0x600))
#define MM_MMU1_MTLB_SINGLE_ENTRY_1	((UINT32P)(MM_IOMMU_BASE+0x604))
#define MM_MMU1_MTLB_SINGLE_ENTRY_2	((UINT32P)(MM_IOMMU_BASE+0x608))
#define MM_MMU1_MTLB_SINGLE_ENTRY_3	((UINT32P)(MM_IOMMU_BASE+0x60c))
#define MM_MMU1_MTLB_SINGLE_ENTRY_4	((UINT32P)(MM_IOMMU_BASE+0x610))
#define MM_MMU1_MTLB_SINGLE_ENTRY_5	((UINT32P)(MM_IOMMU_BASE+0x614))
#define MM_MMU1_MTLB_SINGLE_ENTRY_6	((UINT32P)(MM_IOMMU_BASE+0x618))
#define MM_MMU1_MTLB_SINGLE_ENTRY_7	((UINT32P)(MM_IOMMU_BASE+0x61c))
#define MM_MMU1_RS0_VA	((UINT32P)(MM_IOMMU_BASE+0x680))
#define MM_MMU1_RS0_PA	((UINT32P)(MM_IOMMU_BASE+0x684))
#define MM_MMU1_RS0_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x688))
#define MM_MMU1_RS0_STATUS	((UINT32P)(MM_IOMMU_BASE+0x68c))
#define MM_MMU1_RS1_VA	((UINT32P)(MM_IOMMU_BASE+0x690))
#define MM_MMU1_RS1_PA	((UINT32P)(MM_IOMMU_BASE+0x694))
#define MM_MMU1_RS1_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x698))
#define MM_MMU1_RS1_STATUS	((UINT32P)(MM_IOMMU_BASE+0x69c))
#define MM_MMU1_RS2_VA	((UINT32P)(MM_IOMMU_BASE+0x6a0))
#define MM_MMU1_RS2_PA	((UINT32P)(MM_IOMMU_BASE+0x6a4))
#define MM_MMU1_RS2_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x6a8))
#define MM_MMU1_RS2_STATUS	((UINT32P)(MM_IOMMU_BASE+0x6ac))
#define MM_MMU1_RS3_VA	((UINT32P)(MM_IOMMU_BASE+0x6b0))
#define MM_MMU1_RS3_PA	((UINT32P)(MM_IOMMU_BASE+0x6b4))
#define MM_MMU1_RS3_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x6b8))
#define MM_MMU1_RS3_STATUS	((UINT32P)(MM_IOMMU_BASE+0x6bc))
#define MM_MMU1_RS4_VA	((UINT32P)(MM_IOMMU_BASE+0x6c0))
#define MM_MMU1_RS4_PA	((UINT32P)(MM_IOMMU_BASE+0x6c4))
#define MM_MMU1_RS4_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x6c8))
#define MM_MMU1_RS4_STATUS	((UINT32P)(MM_IOMMU_BASE+0x6cc))
#define MM_MMU1_RS5_VA	((UINT32P)(MM_IOMMU_BASE+0x6d0))
#define MM_MMU1_RS5_PA	((UINT32P)(MM_IOMMU_BASE+0x6d4))
#define MM_MMU1_RS5_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x6d8))
#define MM_MMU1_RS5_STATUS	((UINT32P)(MM_IOMMU_BASE+0x6dc))
#define MM_MMU1_RS6_VA	((UINT32P)(MM_IOMMU_BASE+0x6e0))
#define MM_MMU1_RS6_PA	((UINT32P)(MM_IOMMU_BASE+0x6e4))
#define MM_MMU1_RS6_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x6e8))
#define MM_MMU1_RS6_STATUS	((UINT32P)(MM_IOMMU_BASE+0x6ec))
#define MM_MMU1_RS7_VA	((UINT32P)(MM_IOMMU_BASE+0x6f0))
#define MM_MMU1_RS7_PA	((UINT32P)(MM_IOMMU_BASE+0x6f4))
#define MM_MMU1_RS7_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x6f8))
#define MM_MMU1_RS7_STATUS	((UINT32P)(MM_IOMMU_BASE+0x6fc))
#define MM_MMU1_RS8_VA	((UINT32P)(MM_IOMMU_BASE+0x700))
#define MM_MMU1_RS8_PA	((UINT32P)(MM_IOMMU_BASE+0x704))
#define MM_MMU1_RS8_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x708))
#define MM_MMU1_RS8_STATUS	((UINT32P)(MM_IOMMU_BASE+0x70c))
#define MM_MMU1_RS9_VA	((UINT32P)(MM_IOMMU_BASE+0x710))
#define MM_MMU1_RS9_PA	((UINT32P)(MM_IOMMU_BASE+0x714))
#define MM_MMU1_RS9_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x718))
#define MM_MMU1_RS9_STATUS	((UINT32P)(MM_IOMMU_BASE+0x71c))
#define MM_MMU1_RS10_VA	((UINT32P)(MM_IOMMU_BASE+0x720))
#define MM_MMU1_RS10_PA	((UINT32P)(MM_IOMMU_BASE+0x724))
#define MM_MMU1_RS10_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x728))
#define MM_MMU1_RS10_STATUS	((UINT32P)(MM_IOMMU_BASE+0x72c))
#define MM_MMU1_RS11_VA	((UINT32P)(MM_IOMMU_BASE+0x730))
#define MM_MMU1_RS11_PA	((UINT32P)(MM_IOMMU_BASE+0x734))
#define MM_MMU1_RS11_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x738))
#define MM_MMU1_RS11_STATUS	((UINT32P)(MM_IOMMU_BASE+0x73c))
#define MM_MMU1_RS12_VA	((UINT32P)(MM_IOMMU_BASE+0x740))
#define MM_MMU1_RS12_PA	((UINT32P)(MM_IOMMU_BASE+0x744))
#define MM_MMU1_RS12_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x748))
#define MM_MMU1_RS12_STATUS	((UINT32P)(MM_IOMMU_BASE+0x74c))
#define MM_MMU1_RS13_VA	((UINT32P)(MM_IOMMU_BASE+0x750))
#define MM_MMU1_RS13_PA	((UINT32P)(MM_IOMMU_BASE+0x754))
#define MM_MMU1_RS13_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x758))
#define MM_MMU1_RS13_STATUS	((UINT32P)(MM_IOMMU_BASE+0x75c))
#define MM_MMU1_RS14_VA	((UINT32P)(MM_IOMMU_BASE+0x760))
#define MM_MMU1_RS14_PA	((UINT32P)(MM_IOMMU_BASE+0x764))
#define MM_MMU1_RS14_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x768))
#define MM_MMU1_RS14_STATUS	((UINT32P)(MM_IOMMU_BASE+0x76c))
#define MM_MMU1_RS15_VA	((UINT32P)(MM_IOMMU_BASE+0x770))
#define MM_MMU1_RS15_PA	((UINT32P)(MM_IOMMU_BASE+0x774))
#define MM_MMU1_RS15_2ND_BASE	((UINT32P)(MM_IOMMU_BASE+0x778))
#define MM_MMU1_RS15_STATUS	((UINT32P)(MM_IOMMU_BASE+0x77c))
#define MM_MMU1_MAIN_TAG0	((UINT32P)(MM_IOMMU_BASE+0x800))
#define MM_MMU1_MAIN_TAG1	((UINT32P)(MM_IOMMU_BASE+0x804))
#define MM_MMU1_MAIN_TAG2	((UINT32P)(MM_IOMMU_BASE+0x808))
#define MM_MMU1_MAIN_TAG3	((UINT32P)(MM_IOMMU_BASE+0x80c))
#define MM_MMU1_MAIN_TAG4	((UINT32P)(MM_IOMMU_BASE+0x810))
#define MM_MMU1_MAIN_TAG5	((UINT32P)(MM_IOMMU_BASE+0x814))
#define MM_MMU1_MAIN_TAG6	((UINT32P)(MM_IOMMU_BASE+0x818))
#define MM_MMU1_MAIN_TAG7	((UINT32P)(MM_IOMMU_BASE+0x81c))
#define MM_MMU1_MAIN_TAG8	((UINT32P)(MM_IOMMU_BASE+0x820))
#define MM_MMU1_MAIN_TAG9	((UINT32P)(MM_IOMMU_BASE+0x824))
#define MM_MMU1_MAIN_TAG10	((UINT32P)(MM_IOMMU_BASE+0x828))
#define MM_MMU1_MAIN_TAG11	((UINT32P)(MM_IOMMU_BASE+0x82c))
#define MM_MMU1_MAIN_TAG12	((UINT32P)(MM_IOMMU_BASE+0x830))
#define MM_MMU1_MAIN_TAG13	((UINT32P)(MM_IOMMU_BASE+0x834))
#define MM_MMU1_MAIN_TAG14	((UINT32P)(MM_IOMMU_BASE+0x838))
#define MM_MMU1_MAIN_TAG15	((UINT32P)(MM_IOMMU_BASE+0x83c))
#define MM_MMU1_MAIN_TAG16	((UINT32P)(MM_IOMMU_BASE+0x840))
#define MM_MMU1_MAIN_TAG17	((UINT32P)(MM_IOMMU_BASE+0x844))
#define MM_MMU1_MAIN_TAG18	((UINT32P)(MM_IOMMU_BASE+0x848))
#define MM_MMU1_MAIN_TAG19	((UINT32P)(MM_IOMMU_BASE+0x84c))
#define MM_MMU1_MAIN_TAG20	((UINT32P)(MM_IOMMU_BASE+0x850))
#define MM_MMU1_MAIN_TAG21	((UINT32P)(MM_IOMMU_BASE+0x854))
#define MM_MMU1_MAIN_TAG22	((UINT32P)(MM_IOMMU_BASE+0x858))
#define MM_MMU1_MAIN_TAG23	((UINT32P)(MM_IOMMU_BASE+0x85c))
#define MM_MMU1_MAIN_TAG24	((UINT32P)(MM_IOMMU_BASE+0x860))
#define MM_MMU1_MAIN_TAG25	((UINT32P)(MM_IOMMU_BASE+0x864))
#define MM_MMU1_MAIN_TAG26	((UINT32P)(MM_IOMMU_BASE+0x868))
#define MM_MMU1_MAIN_TAG27	((UINT32P)(MM_IOMMU_BASE+0x86c))
#define MM_MMU1_MAIN_TAG28	((UINT32P)(MM_IOMMU_BASE+0x870))
#define MM_MMU1_MAIN_TAG29	((UINT32P)(MM_IOMMU_BASE+0x874))
#define MM_MMU1_MAIN_TAG30	((UINT32P)(MM_IOMMU_BASE+0x878))
#define MM_MMU1_MAIN_TAG31	((UINT32P)(MM_IOMMU_BASE+0x87c))
#define MM_MMU1_MAIN_TAG32	((UINT32P)(MM_IOMMU_BASE+0x880))
#define MM_MMU1_MAIN_TAG33	((UINT32P)(MM_IOMMU_BASE+0x884))
#define MM_MMU1_MAIN_TAG34	((UINT32P)(MM_IOMMU_BASE+0x888))
#define MM_MMU1_MAIN_TAG35	((UINT32P)(MM_IOMMU_BASE+0x88c))
#define MM_MMU1_MAIN_TAG36	((UINT32P)(MM_IOMMU_BASE+0x890))
#define MM_MMU1_MAIN_TAG37	((UINT32P)(MM_IOMMU_BASE+0x894))
#define MM_MMU1_MAIN_TAG38	((UINT32P)(MM_IOMMU_BASE+0x898))
#define MM_MMU1_MAIN_TAG39	((UINT32P)(MM_IOMMU_BASE+0x89c))
#define MM_MMU1_MAIN_TAG40	((UINT32P)(MM_IOMMU_BASE+0x8a0))
#define MM_MMU1_MAIN_TAG41	((UINT32P)(MM_IOMMU_BASE+0x8a4))
#define MM_MMU1_MAIN_TAG42	((UINT32P)(MM_IOMMU_BASE+0x8a8))
#define MM_MMU1_MAIN_TAG43	((UINT32P)(MM_IOMMU_BASE+0x8ac))
#define MM_MMU1_MAIN_TAG44	((UINT32P)(MM_IOMMU_BASE+0x8b0))
#define MM_MMU1_MAIN_TAG45	((UINT32P)(MM_IOMMU_BASE+0x8b4))
#define MM_MMU1_MAIN_TAG46	((UINT32P)(MM_IOMMU_BASE+0x8b8))
#define MM_MMU1_MAIN_TAG47	((UINT32P)(MM_IOMMU_BASE+0x8bc))
#define MM_MMU1_MAIN_TAG48	((UINT32P)(MM_IOMMU_BASE+0x8c0))
#define MM_MMU1_MAIN_TAG49	((UINT32P)(MM_IOMMU_BASE+0x8c4))
#define MM_MMU1_MAIN_TAG50	((UINT32P)(MM_IOMMU_BASE+0x8c8))
#define MM_MMU1_MAIN_TAG51	((UINT32P)(MM_IOMMU_BASE+0x8cc))
#define MM_MMU1_MAIN_TAG52	((UINT32P)(MM_IOMMU_BASE+0x8d0))
#define MM_MMU1_MAIN_TAG53	((UINT32P)(MM_IOMMU_BASE+0x8d4))
#define MM_MMU1_MAIN_TAG54	((UINT32P)(MM_IOMMU_BASE+0x8d8))
#define MM_MMU1_MAIN_TAG55	((UINT32P)(MM_IOMMU_BASE+0x8dc))
#define MM_MMU1_MAIN_TAG56	((UINT32P)(MM_IOMMU_BASE+0x8e0))
#define MM_MMU1_MAIN_TAG57	((UINT32P)(MM_IOMMU_BASE+0x8e4))
#define MM_MMU1_MAIN_TAG58	((UINT32P)(MM_IOMMU_BASE+0x8e8))
#define MM_MMU1_MAIN_TAG59	((UINT32P)(MM_IOMMU_BASE+0x8ec))
#define MM_MMU1_MAIN_TAG60	((UINT32P)(MM_IOMMU_BASE+0x8f0))
#define MM_MMU1_MAIN_TAG61	((UINT32P)(MM_IOMMU_BASE+0x8f4))
#define MM_MMU1_MAIN_TAG62	((UINT32P)(MM_IOMMU_BASE+0x8f8))
#define MM_MMU1_MAIN_TAG63	((UINT32P)(MM_IOMMU_BASE+0x8fc))
#define MM_MMU0_MAU_START_ADDR_0	((UINT32P)(MM_IOMMU_BASE+0x900))
#define MM_MMU0_MAU_START_ADDR_EXT_0	((UINT32P)(MM_IOMMU_BASE+0x904))
#define MM_MMU0_MAU_END_ADDR_0	((UINT32P)(MM_IOMMU_BASE+0x908))
#define MM_MMU0_MAU_END_ADDR_EXT_0	((UINT32P)(MM_IOMMU_BASE+0x90c))
#define MM_MMU0_MAU_LARB_EN_0	((UINT32P)(MM_IOMMU_BASE+0x910))
#define MM_MMU0_MAU_PORT_EN_0	((UINT32P)(MM_IOMMU_BASE+0x914))
#define MM_MMU0_MAU_ASSERT_ID_0	((UINT32P)(MM_IOMMU_BASE+0x918))
#define MM_MMU0_MAU_ASSERT_ADDR_0	((UINT32P)(MM_IOMMU_BASE+0x91c))
#define MM_MMU0_MAU_ASSERT_ADDR_EXT_0	((UINT32P)(MM_IOMMU_BASE+0x920))
#define MM_MMU0_MAU_START_ADDR_1	((UINT32P)(MM_IOMMU_BASE+0x924))
#define MM_MMU0_MAU_START_ADDR_EXT_1	((UINT32P)(MM_IOMMU_BASE+0x928))
#define MM_MMU0_MAU_END_ADDR_1	((UINT32P)(MM_IOMMU_BASE+0x92c))
#define MM_MMU0_MAU_END_ADDR_EXT_1	((UINT32P)(MM_IOMMU_BASE+0x930))
#define MM_MMU0_MAU_LARB_EN_1	((UINT32P)(MM_IOMMU_BASE+0x934))
#define MM_MMU0_MAU_PORT_EN_1	((UINT32P)(MM_IOMMU_BASE+0x938))
#define MM_MMU0_MAU_ASSERT_ID_1	((UINT32P)(MM_IOMMU_BASE+0x93c))
#define MM_MMU0_MAU_ASSERT_ADDR_1	((UINT32P)(MM_IOMMU_BASE+0x940))
#define MM_MMU0_MAU_ASSERT_ADDR_EXT_1	((UINT32P)(MM_IOMMU_BASE+0x944))
#define MM_MMU0_MAU_START_ADDR_2	((UINT32P)(MM_IOMMU_BASE+0x948))
#define MM_MMU0_MAU_START_ADDR_EXT_2	((UINT32P)(MM_IOMMU_BASE+0x94c))
#define MM_MMU0_MAU_END_ADDR_2	((UINT32P)(MM_IOMMU_BASE+0x950))
#define MM_MMU0_MAU_END_ADDR_EXT_2	((UINT32P)(MM_IOMMU_BASE+0x954))
#define MM_MMU0_MAU_LARB_EN_2	((UINT32P)(MM_IOMMU_BASE+0x958))
#define MM_MMU0_MAU_PORT_EN_2	((UINT32P)(MM_IOMMU_BASE+0x95c))
#define MM_MMU0_MAU_ASSERT_ID_2	((UINT32P)(MM_IOMMU_BASE+0x960))
#define MM_MMU0_MAU_ASSERT_ADDR_2	((UINT32P)(MM_IOMMU_BASE+0x964))
#define MM_MMU0_MAU_ASSERT_ADDR_EXT_2	((UINT32P)(MM_IOMMU_BASE+0x968))
#define MM_MMU0_MAU_START_ADDR_3	((UINT32P)(MM_IOMMU_BASE+0x96c))
#define MM_MMU0_MAU_START_ADDR_EXT_3	((UINT32P)(MM_IOMMU_BASE+0x970))
#define MM_MMU0_MAU_END_ADDR_3	((UINT32P)(MM_IOMMU_BASE+0x974))
#define MM_MMU0_MAU_END_ADDR_EXT_3	((UINT32P)(MM_IOMMU_BASE+0x978))
#define MM_MMU0_MAU_LARB_EN_3	((UINT32P)(MM_IOMMU_BASE+0x97c))
#define MM_MMU0_MAU_PORT_EN_3	((UINT32P)(MM_IOMMU_BASE+0x980))
#define MM_MMU0_MAU_ASSERT_ID_3	((UINT32P)(MM_IOMMU_BASE+0x984))
#define MM_MMU0_MAU_ASSERT_ADDR_3	((UINT32P)(MM_IOMMU_BASE+0x988))
#define MM_MMU0_MAU_ASSERT_ADDR_EXT_3	((UINT32P)(MM_IOMMU_BASE+0x98c))
#define MM_MMU0_MAU_CLR	((UINT32P)(MM_IOMMU_BASE+0x990))
#define MM_MMU0_MAU_IO	((UINT32P)(MM_IOMMU_BASE+0x994))
#define MM_MMU0_MAU_RW	((UINT32P)(MM_IOMMU_BASE+0x998))
#define MM_MMU0_MAU_VA	((UINT32P)(MM_IOMMU_BASE+0x99c))
#define MM_MMU0_MAU_ASSERT_STATUS	((UINT32P)(MM_IOMMU_BASE+0x9a0))
#define MM_MMU1_MAU_START_ADDR_0	((UINT32P)(MM_IOMMU_BASE+0xa00))
#define MM_MMU1_MAU_START_ADDR_EXT_0	((UINT32P)(MM_IOMMU_BASE+0xa04))
#define MM_MMU1_MAU_END_ADDR_0	((UINT32P)(MM_IOMMU_BASE+0xa08))
#define MM_MMU1_MAU_END_ADDR_EXT_0	((UINT32P)(MM_IOMMU_BASE+0xa0c))
#define MM_MMU1_MAU_LARB_EN_0	((UINT32P)(MM_IOMMU_BASE+0xa10))
#define MM_MMU1_MAU_PORT_EN_0	((UINT32P)(MM_IOMMU_BASE+0xa14))
#define MM_MMU1_MAU_ASSERT_ID_0	((UINT32P)(MM_IOMMU_BASE+0xa18))
#define MM_MMU1_MAU_ASSERT_ADDR_0	((UINT32P)(MM_IOMMU_BASE+0xa1c))
#define MM_MMU1_MAU_ASSERT_ADDR_EXT_0	((UINT32P)(MM_IOMMU_BASE+0xa20))
#define MM_MMU1_MAU_START_ADDR_1	((UINT32P)(MM_IOMMU_BASE+0xa24))
#define MM_MMU1_MAU_START_ADDR_EXT_1	((UINT32P)(MM_IOMMU_BASE+0xa28))
#define MM_MMU1_MAU_END_ADDR_1	((UINT32P)(MM_IOMMU_BASE+0xa2c))
#define MM_MMU1_MAU_END_ADDR_EXT_1	((UINT32P)(MM_IOMMU_BASE+0xa30))
#define MM_MMU1_MAU_LARB_EN_1	((UINT32P)(MM_IOMMU_BASE+0xa34))
#define MM_MMU1_MAU_PORT_EN_1	((UINT32P)(MM_IOMMU_BASE+0xa38))
#define MM_MMU1_MAU_ASSERT_ID_1	((UINT32P)(MM_IOMMU_BASE+0xa3c))
#define MM_MMU1_MAU_ASSERT_ADDR_1	((UINT32P)(MM_IOMMU_BASE+0xa40))
#define MM_MMU1_MAU_ASSERT_ADDR_EXT_1	((UINT32P)(MM_IOMMU_BASE+0xa44))
#define MM_MMU1_MAU_START_ADDR_2	((UINT32P)(MM_IOMMU_BASE+0xa48))
#define MM_MMU1_MAU_START_ADDR_EXT_2	((UINT32P)(MM_IOMMU_BASE+0xa4c))
#define MM_MMU1_MAU_END_ADDR_2	((UINT32P)(MM_IOMMU_BASE+0xa50))
#define MM_MMU1_MAU_END_ADDR_EXT_2	((UINT32P)(MM_IOMMU_BASE+0xa54))
#define MM_MMU1_MAU_LARB_EN_2	((UINT32P)(MM_IOMMU_BASE+0xa58))
#define MM_MMU1_MAU_PORT_EN_2	((UINT32P)(MM_IOMMU_BASE+0xa5c))
#define MM_MMU1_MAU_ASSERT_ID_2	((UINT32P)(MM_IOMMU_BASE+0xa60))
#define MM_MMU1_MAU_ASSERT_ADDR_2	((UINT32P)(MM_IOMMU_BASE+0xa64))
#define MM_MMU1_MAU_ASSERT_ADDR_EXT_2	((UINT32P)(MM_IOMMU_BASE+0xa68))
#define MM_MMU1_MAU_START_ADDR_3	((UINT32P)(MM_IOMMU_BASE+0xa6c))
#define MM_MMU1_MAU_START_ADDR_EXT_3	((UINT32P)(MM_IOMMU_BASE+0xa70))
#define MM_MMU1_MAU_END_ADDR_3	((UINT32P)(MM_IOMMU_BASE+0xa74))
#define MM_MMU1_MAU_END_ADDR_EXT_3	((UINT32P)(MM_IOMMU_BASE+0xa78))
#define MM_MMU1_MAU_LARB_EN_3	((UINT32P)(MM_IOMMU_BASE+0xa7c))
#define MM_MMU1_MAU_PORT_EN_3	((UINT32P)(MM_IOMMU_BASE+0xa80))
#define MM_MMU1_MAU_ASSERT_ID_3	((UINT32P)(MM_IOMMU_BASE+0xa84))
#define MM_MMU1_MAU_ASSERT_ADDR_3	((UINT32P)(MM_IOMMU_BASE+0xa88))
#define MM_MMU1_MAU_ASSERT_ADDR_EXT_3	((UINT32P)(MM_IOMMU_BASE+0xa8c))
#define MM_MMU1_MAU_CLR	((UINT32P)(MM_IOMMU_BASE+0xa90))
#define MM_MMU1_MAU_IO	((UINT32P)(MM_IOMMU_BASE+0xa94))
#define MM_MMU1_MAU_RW	((UINT32P)(MM_IOMMU_BASE+0xa98))
#define MM_MMU1_MAU_VA	((UINT32P)(MM_IOMMU_BASE+0xa9c))
#define MM_MMU1_MAU_ASSERT_STATUS	((UINT32P)(MM_IOMMU_BASE+0xaa0))
#define MM_MMU0_PFH_DIST0	((UINT32P)(MM_IOMMU_BASE+0xb00))
#define MM_MMU0_PFH_DIST1	((UINT32P)(MM_IOMMU_BASE+0xb04))
#define MM_MMU0_PFH_DIST2	((UINT32P)(MM_IOMMU_BASE+0xb08))
#define MM_MMU0_PFH_DIST3	((UINT32P)(MM_IOMMU_BASE+0xb0c))
#define MM_MMU0_PFH_DIST4	((UINT32P)(MM_IOMMU_BASE+0xb10))
#define MM_MMU0_PFH_DIST5	((UINT32P)(MM_IOMMU_BASE+0xb14))
#define MM_MMU0_PFH_DIST6	((UINT32P)(MM_IOMMU_BASE+0xb18))
#define MM_MMU0_PFH_DIST7	((UINT32P)(MM_IOMMU_BASE+0xb1c))
#define MM_MMU0_PFH_DIST8	((UINT32P)(MM_IOMMU_BASE+0xb20))
#define MM_MMU0_PFH_DIST9	((UINT32P)(MM_IOMMU_BASE+0xb24))
#define MM_MMU0_PFH_DIST10	((UINT32P)(MM_IOMMU_BASE+0xb28))
#define MM_MMU0_PFH_DIST11	((UINT32P)(MM_IOMMU_BASE+0xb2c))
#define MM_MMU0_PFH_DIST12	((UINT32P)(MM_IOMMU_BASE+0xb30))
#define MM_MMU0_PFH_DIST13	((UINT32P)(MM_IOMMU_BASE+0xb34))
#define MM_MMU0_PFH_DIST14	((UINT32P)(MM_IOMMU_BASE+0xb38))
#define MM_MMU0_PFH_DIST15	((UINT32P)(MM_IOMMU_BASE+0xb3c))
#define MM_MMU1_PFH_DIST0	((UINT32P)(MM_IOMMU_BASE+0xb80))
#define MM_MMU1_PFH_DIST1	((UINT32P)(MM_IOMMU_BASE+0xb84))
#define MM_MMU1_PFH_DIST2	((UINT32P)(MM_IOMMU_BASE+0xb88))
#define MM_MMU1_PFH_DIST3	((UINT32P)(MM_IOMMU_BASE+0xb8c))
#define MM_MMU1_PFH_DIST4	((UINT32P)(MM_IOMMU_BASE+0xb90))
#define MM_MMU1_PFH_DIST5	((UINT32P)(MM_IOMMU_BASE+0xb94))
#define MM_MMU1_PFH_DIST6	((UINT32P)(MM_IOMMU_BASE+0xb98))
#define MM_MMU1_PFH_DIST7	((UINT32P)(MM_IOMMU_BASE+0xb9c))
#define MM_MMU1_PFH_DIST8	((UINT32P)(MM_IOMMU_BASE+0xba0))
#define MM_MMU1_PFH_DIST9	((UINT32P)(MM_IOMMU_BASE+0xba4))
#define MM_MMU1_PFH_DIST10	((UINT32P)(MM_IOMMU_BASE+0xba8))
#define MM_MMU1_PFH_DIST11	((UINT32P)(MM_IOMMU_BASE+0xbac))
#define MM_MMU1_PFH_DIST12	((UINT32P)(MM_IOMMU_BASE+0xbb0))
#define MM_MMU1_PFH_DIST13	((UINT32P)(MM_IOMMU_BASE+0xbb4))
#define MM_MMU1_PFH_DIST14	((UINT32P)(MM_IOMMU_BASE+0xbb8))
#define MM_MMU1_PFH_DIST15	((UINT32P)(MM_IOMMU_BASE+0xbbc))
#define MM_MMU0_TRF_MON_EN	((UINT32P)(MM_IOMMU_BASE+0xe00))
#define MM_MMU0_TRF_MON_CLR	((UINT32P)(MM_IOMMU_BASE+0xe04))
#define MM_MMU0_TRF_MON_ID	((UINT32P)(MM_IOMMU_BASE+0xe08))
#define MM_MMU0_TRF_MON_CON	((UINT32P)(MM_IOMMU_BASE+0xe0c))
#define MM_MMU0_TRF_MON_ACT_CNT	((UINT32P)(MM_IOMMU_BASE+0xe10))
#define MM_MMU0_TRF_MON_REQ_CNT	((UINT32P)(MM_IOMMU_BASE+0xe14))
#define MM_MMU0_TRF_MON_BEAT_CNT	((UINT32P)(MM_IOMMU_BASE+0xe18))
#define MM_MMU0_TRF_MON_BYTE_CNT	((UINT32P)(MM_IOMMU_BASE+0xe1c))
#define MM_MMU0_TRF_MON_DATA_CNT	((UINT32P)(MM_IOMMU_BASE+0xe20))
#define MM_MMU0_TRF_MON_CP_CNT	((UINT32P)(MM_IOMMU_BASE+0xe24))
#define MM_MMU0_TRF_MON_DP_CNT	((UINT32P)(MM_IOMMU_BASE+0xe28))
#define MM_MMU0_TRF_MON_CP_MAX	((UINT32P)(MM_IOMMU_BASE+0xe2c))
#define MM_MMU0_TRF_MON_OSTD_CNT	((UINT32P)(MM_IOMMU_BASE+0xe30))
#define MM_MMU0_TRF_MON_OSTD_MAX	((UINT32P)(MM_IOMMU_BASE+0xe34))
#define MM_MMU1_TRF_MON_EN	((UINT32P)(MM_IOMMU_BASE+0xe40))
#define MM_MMU1_TRF_MON_CLR	((UINT32P)(MM_IOMMU_BASE+0xe44))
#define MM_MMU1_TRF_MON_ID	((UINT32P)(MM_IOMMU_BASE+0xe48))
#define MM_MMU1_TRF_MON_CON	((UINT32P)(MM_IOMMU_BASE+0xe4c))
#define MM_MMU1_TRF_MON_ACT_CNT	((UINT32P)(MM_IOMMU_BASE+0xe50))
#define MM_MMU1_TRF_MON_REQ_CNT	((UINT32P)(MM_IOMMU_BASE+0xe54))
#define MM_MMU1_TRF_MON_BEAT_CNT	((UINT32P)(MM_IOMMU_BASE+0xe58))
#define MM_MMU1_TRF_MON_BYTE_CNT	((UINT32P)(MM_IOMMU_BASE+0xe5c))
#define MM_MMU1_TRF_MON_DATA_CNT	((UINT32P)(MM_IOMMU_BASE+0xe60))
#define MM_MMU1_TRF_MON_CP_CNT	((UINT32P)(MM_IOMMU_BASE+0xe64))
#define MM_MMU1_TRF_MON_DP_CNT	((UINT32P)(MM_IOMMU_BASE+0xe68))
#define MM_MMU1_TRF_MON_CP_MAX	((UINT32P)(MM_IOMMU_BASE+0xe6c))
#define MM_MMU1_TRF_MON_OSTD_CNT	((UINT32P)(MM_IOMMU_BASE+0xe70))
#define MM_MMU1_TRF_MON_OSTD_MAX	((UINT32P)(MM_IOMMU_BASE+0xe74))
#define MM_MMU_PT_BASE_ADDR_0	((UINT32P)(MM_IOMMU_BASE+0xf00))
#define MM_MMU_PT_BASE_ADDR_1	((UINT32P)(MM_IOMMU_BASE+0xf04))

// APB Module peri_iommu
#define PERI_IOMMU_BASE (0x102C0000)
#define PERI_MMU_PT_BASE_ADDR	((UINT32P)(PERI_IOMMU_BASE+0x000))
#define PERI_MMU_PT_BASE_ADDR_SEC	((UINT32P)(PERI_IOMMU_BASE+0x004))
#define PERI_MMU_STA	((UINT32P)(PERI_IOMMU_BASE+0x008))
#define PERI_MMU_PROG_EN	((UINT32P)(PERI_IOMMU_BASE+0x010))
#define PERI_MMU_PROG_VA	((UINT32P)(PERI_IOMMU_BASE+0x014))
#define PERI_MMU_PROG_DSC	((UINT32P)(PERI_IOMMU_BASE+0x018))
#define PERI_MMU_INVLDT	((UINT32P)(PERI_IOMMU_BASE+0x020))
#define PERI_MMU_INVLDT_SA	((UINT32P)(PERI_IOMMU_BASE+0x024))
#define PERI_MMU_INVLDT_EA	((UINT32P)(PERI_IOMMU_BASE+0x028))
#define PERI_MMU_INVLDT_SEC	((UINT32P)(PERI_IOMMU_BASE+0x02c))
#define PERI_MMU_INVLDT_SA_SEC	((UINT32P)(PERI_IOMMU_BASE+0x030))
#define PERI_MMU_INVLDT_EA_SEC	((UINT32P)(PERI_IOMMU_BASE+0x034))
#define PERI_MMU_INVLDT_SEL	((UINT32P)(PERI_IOMMU_BASE+0x038))
#define PERI_MMU_INVLDT_SEL_SEC	((UINT32P)(PERI_IOMMU_BASE+0x03c))
#define PERI_MMU_SEC_ABORT_INFO	((UINT32P)(PERI_IOMMU_BASE+0x040))
#define PERI_MMU_DUMMY	((UINT32P)(PERI_IOMMU_BASE+0x044))
#define PERI_MMU_MISC_CTRL	((UINT32P)(PERI_IOMMU_BASE+0x048))
#define PERI_MMU_PRIORITY	((UINT32P)(PERI_IOMMU_BASE+0x04c))
#define PERI_MMU_DCM_DIS	((UINT32P)(PERI_IOMMU_BASE+0x050))
#define PERI_MMU_WR_LEN_CTRL	((UINT32P)(PERI_IOMMU_BASE+0x054))
#define PERI_MMU_HW_DEBUG	((UINT32P)(PERI_IOMMU_BASE+0x058))
#define PERI_MMU_DBG0	((UINT32P)(PERI_IOMMU_BASE+0x060))
#define PERI_MMU_DBG1	((UINT32P)(PERI_IOMMU_BASE+0x064))
#define PERI_MMU_DBG2	((UINT32P)(PERI_IOMMU_BASE+0x068))
#define PERI_MMU_DBG3	((UINT32P)(PERI_IOMMU_BASE+0x06c))
#define PERI_MMU_DBG4	((UINT32P)(PERI_IOMMU_BASE+0x070))
#define PERI_MMU_DBG5	((UINT32P)(PERI_IOMMU_BASE+0x074))
#define PERI_MMU_SMI_COMMON_DBG0	((UINT32P)(PERI_IOMMU_BASE+0x078))
#define PERI_MMU_SMI_COMMON_DBG1	((UINT32P)(PERI_IOMMU_BASE+0x07c))
#define PERI_MMU_WR_THROT	((UINT32P)(PERI_IOMMU_BASE+0x090))
#define PERI_MMU_RD_THROT	((UINT32P)(PERI_IOMMU_BASE+0x094))
#define PERI_MMU_READ_ENTRY	((UINT32P)(PERI_IOMMU_BASE+0x100))
#define PERI_MMU_DES_RDATA	((UINT32P)(PERI_IOMMU_BASE+0x104))
#define PERI_MMU_L2_TAG_RDATA	((UINT32P)(PERI_IOMMU_BASE+0x108))
#define PERI_MMU_VICT_TAG_VALID	((UINT32P)(PERI_IOMMU_BASE+0x10c))
#define PERI_MMU_CTRL_REG	((UINT32P)(PERI_IOMMU_BASE+0x110))
#define PERI_MMU_TFRP_PADDR	((UINT32P)(PERI_IOMMU_BASE+0x114))
#define PERI_MMU_VLD_PA_RNG	((UINT32P)(PERI_IOMMU_BASE+0x118))
#define PERI_MMU_INT_CONTROL0	((UINT32P)(PERI_IOMMU_BASE+0x120))
#define PERI_MMU_INT_CONTROL1	((UINT32P)(PERI_IOMMU_BASE+0x124))
#define PERI_MMU_CPE_DONE_SEC	((UINT32P)(PERI_IOMMU_BASE+0x128))
#define PERI_MMU_CPE_DONE	((UINT32P)(PERI_IOMMU_BASE+0x12c))
#define PERI_MMU_FAULT_ST0	((UINT32P)(PERI_IOMMU_BASE+0x130))
#define PERI_MMU_FAULT_ST1	((UINT32P)(PERI_IOMMU_BASE+0x134))
#define PERI_MMU_TBWALK_FAULT_VA	((UINT32P)(PERI_IOMMU_BASE+0x138))
#define PERI_MMU0_FAULT_STATUS	((UINT32P)(PERI_IOMMU_BASE+0x13c))
#define PERI_MMU0_INVLD_PA	((UINT32P)(PERI_IOMMU_BASE+0x140))
#define PERI_MMU0_INT_ID	((UINT32P)(PERI_IOMMU_BASE+0x150))
#define PERI_MMU_PERF_MON_PTLB_CON	((UINT32P)(PERI_IOMMU_BASE+0x180))
#define PERI_MMU0_PERF_MON_MTLB_CON	((UINT32P)(PERI_IOMMU_BASE+0x190))
#define PERI_MMU_PF_LAYER1_MSCNT	((UINT32P)(PERI_IOMMU_BASE+0x1a0))
#define PERI_MMU_PF_LAYER2_MSCNT	((UINT32P)(PERI_IOMMU_BASE+0x1a4))
#define PERI_MMU_PF_LAYER1_CNT	((UINT32P)(PERI_IOMMU_BASE+0x1a8))
#define PERI_MMU_PF_LAYER2_CNT	((UINT32P)(PERI_IOMMU_BASE+0x1ac))
#define PERI_MMU0_ACC_CNT	((UINT32P)(PERI_IOMMU_BASE+0x1c0))
#define PERI_MMU0_MAIN_LAYER1_MSCNT	((UINT32P)(PERI_IOMMU_BASE+0x1c4))
#define PERI_MMU0_MAIN_LAYER2_MSCNT	((UINT32P)(PERI_IOMMU_BASE+0x1c8))
#define PERI_MMU0_RS_PERF_CNT	((UINT32P)(PERI_IOMMU_BASE+0x1cc))
#define PERI_MMU0_LOOKUP_CNT	((UINT32P)(PERI_IOMMU_BASE+0x1d0))
#define PERI_MMU_L2_TAG_VALID0_WAY0	((UINT32P)(PERI_IOMMU_BASE+0x200))
#define PERI_MMU_L2_TAG_VALID0_WAY1	((UINT32P)(PERI_IOMMU_BASE+0x204))
#define PERI_MMU_L2_TAG_VALID0_WAY2	((UINT32P)(PERI_IOMMU_BASE+0x208))
#define PERI_MMU_L2_TAG_VALID0_WAY3	((UINT32P)(PERI_IOMMU_BASE+0x20c))
#define PERI_MMU0_MTLB_SINGLE_ENTRY_0	((UINT32P)(PERI_IOMMU_BASE+0x300))
#define PERI_MMU0_MTLB_SINGLE_ENTRY_1	((UINT32P)(PERI_IOMMU_BASE+0x304))
#define PERI_MMU0_MTLB_SINGLE_ENTRY_2	((UINT32P)(PERI_IOMMU_BASE+0x308))
#define PERI_MMU0_MTLB_SINGLE_ENTRY_3	((UINT32P)(PERI_IOMMU_BASE+0x30c))
#define PERI_MMU0_MTLB_SINGLE_ENTRY_4	((UINT32P)(PERI_IOMMU_BASE+0x310))
#define PERI_MMU0_MTLB_SINGLE_ENTRY_5	((UINT32P)(PERI_IOMMU_BASE+0x314))
#define PERI_MMU0_MTLB_SINGLE_ENTRY_6	((UINT32P)(PERI_IOMMU_BASE+0x318))
#define PERI_MMU0_MTLB_SINGLE_ENTRY_7	((UINT32P)(PERI_IOMMU_BASE+0x31c))
#define PERI_MMU0_RS0_VA	((UINT32P)(PERI_IOMMU_BASE+0x380))
#define PERI_MMU0_RS0_PA	((UINT32P)(PERI_IOMMU_BASE+0x384))
#define PERI_MMU0_RS0_2ND_BASE	((UINT32P)(PERI_IOMMU_BASE+0x388))
#define PERI_MMU0_RS0_STATUS	((UINT32P)(PERI_IOMMU_BASE+0x38c))
#define PERI_MMU0_RS1_VA	((UINT32P)(PERI_IOMMU_BASE+0x390))
#define PERI_MMU0_RS1_PA	((UINT32P)(PERI_IOMMU_BASE+0x394))
#define PERI_MMU0_RS1_2ND_BASE	((UINT32P)(PERI_IOMMU_BASE+0x398))
#define PERI_MMU0_RS1_STATUS	((UINT32P)(PERI_IOMMU_BASE+0x39c))
#define PERI_MMU0_RS2_VA	((UINT32P)(PERI_IOMMU_BASE+0x3a0))
#define PERI_MMU0_RS2_PA	((UINT32P)(PERI_IOMMU_BASE+0x3a4))
#define PERI_MMU0_RS2_2ND_BASE	((UINT32P)(PERI_IOMMU_BASE+0x3a8))
#define PERI_MMU0_RS2_STATUS	((UINT32P)(PERI_IOMMU_BASE+0x3ac))
#define PERI_MMU0_RS3_VA	((UINT32P)(PERI_IOMMU_BASE+0x3b0))
#define PERI_MMU0_RS3_PA	((UINT32P)(PERI_IOMMU_BASE+0x3b4))
#define PERI_MMU0_RS3_2ND_BASE	((UINT32P)(PERI_IOMMU_BASE+0x3b8))
#define PERI_MMU0_RS3_STATUS	((UINT32P)(PERI_IOMMU_BASE+0x3bc))
#define PERI_MMU0_RS4_VA	((UINT32P)(PERI_IOMMU_BASE+0x3c0))
#define PERI_MMU0_RS4_PA	((UINT32P)(PERI_IOMMU_BASE+0x3c4))
#define PERI_MMU0_RS4_2ND_BASE	((UINT32P)(PERI_IOMMU_BASE+0x3c8))
#define PERI_MMU0_RS4_STATUS	((UINT32P)(PERI_IOMMU_BASE+0x3cc))
#define PERI_MMU0_RS5_VA	((UINT32P)(PERI_IOMMU_BASE+0x3d0))
#define PERI_MMU0_RS5_PA	((UINT32P)(PERI_IOMMU_BASE+0x3d4))
#define PERI_MMU0_RS5_2ND_BASE	((UINT32P)(PERI_IOMMU_BASE+0x3d8))
#define PERI_MMU0_RS5_STATUS	((UINT32P)(PERI_IOMMU_BASE+0x3dc))
#define PERI_MMU0_RS6_VA	((UINT32P)(PERI_IOMMU_BASE+0x3e0))
#define PERI_MMU0_RS6_PA	((UINT32P)(PERI_IOMMU_BASE+0x3e4))
#define PERI_MMU0_RS6_2ND_BASE	((UINT32P)(PERI_IOMMU_BASE+0x3e8))
#define PERI_MMU0_RS6_STATUS	((UINT32P)(PERI_IOMMU_BASE+0x3ec))
#define PERI_MMU0_RS7_VA	((UINT32P)(PERI_IOMMU_BASE+0x3f0))
#define PERI_MMU0_RS7_PA	((UINT32P)(PERI_IOMMU_BASE+0x3f4))
#define PERI_MMU0_RS7_2ND_BASE	((UINT32P)(PERI_IOMMU_BASE+0x3f8))
#define PERI_MMU0_RS7_STATUS	((UINT32P)(PERI_IOMMU_BASE+0x3fc))
#define PERI_MMU0_MAIN_TAG0	((UINT32P)(PERI_IOMMU_BASE+0x500))
#define PERI_MMU0_MAIN_TAG1	((UINT32P)(PERI_IOMMU_BASE+0x504))
#define PERI_MMU0_MAIN_TAG2	((UINT32P)(PERI_IOMMU_BASE+0x508))
#define PERI_MMU0_MAIN_TAG3	((UINT32P)(PERI_IOMMU_BASE+0x50c))
#define PERI_MMU0_MAIN_TAG4	((UINT32P)(PERI_IOMMU_BASE+0x510))
#define PERI_MMU0_MAIN_TAG5	((UINT32P)(PERI_IOMMU_BASE+0x514))
#define PERI_MMU0_MAIN_TAG6	((UINT32P)(PERI_IOMMU_BASE+0x518))
#define PERI_MMU0_MAIN_TAG7	((UINT32P)(PERI_IOMMU_BASE+0x51c))
#define PERI_MMU0_MAIN_TAG8	((UINT32P)(PERI_IOMMU_BASE+0x520))
#define PERI_MMU0_MAIN_TAG9	((UINT32P)(PERI_IOMMU_BASE+0x524))
#define PERI_MMU0_MAIN_TAG10	((UINT32P)(PERI_IOMMU_BASE+0x528))
#define PERI_MMU0_MAIN_TAG11	((UINT32P)(PERI_IOMMU_BASE+0x52c))
#define PERI_MMU0_MAIN_TAG12	((UINT32P)(PERI_IOMMU_BASE+0x530))
#define PERI_MMU0_MAIN_TAG13	((UINT32P)(PERI_IOMMU_BASE+0x534))
#define PERI_MMU0_MAIN_TAG14	((UINT32P)(PERI_IOMMU_BASE+0x538))
#define PERI_MMU0_MAIN_TAG15	((UINT32P)(PERI_IOMMU_BASE+0x53c))
#define PERI_MMU0_MAIN_TAG16	((UINT32P)(PERI_IOMMU_BASE+0x540))
#define PERI_MMU0_MAIN_TAG17	((UINT32P)(PERI_IOMMU_BASE+0x544))
#define PERI_MMU0_MAIN_TAG18	((UINT32P)(PERI_IOMMU_BASE+0x548))
#define PERI_MMU0_MAIN_TAG19	((UINT32P)(PERI_IOMMU_BASE+0x54c))
#define PERI_MMU0_MAIN_TAG20	((UINT32P)(PERI_IOMMU_BASE+0x550))
#define PERI_MMU0_MAIN_TAG21	((UINT32P)(PERI_IOMMU_BASE+0x554))
#define PERI_MMU0_MAIN_TAG22	((UINT32P)(PERI_IOMMU_BASE+0x558))
#define PERI_MMU0_MAIN_TAG23	((UINT32P)(PERI_IOMMU_BASE+0x55c))
#define PERI_MMU0_MAIN_TAG24	((UINT32P)(PERI_IOMMU_BASE+0x560))
#define PERI_MMU0_MAIN_TAG25	((UINT32P)(PERI_IOMMU_BASE+0x564))
#define PERI_MMU0_MAIN_TAG26	((UINT32P)(PERI_IOMMU_BASE+0x568))
#define PERI_MMU0_MAIN_TAG27	((UINT32P)(PERI_IOMMU_BASE+0x56c))
#define PERI_MMU0_MAIN_TAG28	((UINT32P)(PERI_IOMMU_BASE+0x570))
#define PERI_MMU0_MAIN_TAG29	((UINT32P)(PERI_IOMMU_BASE+0x574))
#define PERI_MMU0_MAIN_TAG30	((UINT32P)(PERI_IOMMU_BASE+0x578))
#define PERI_MMU0_MAIN_TAG31	((UINT32P)(PERI_IOMMU_BASE+0x57c))
#define PERI_MMU0_MAU_START_ADDR_0	((UINT32P)(PERI_IOMMU_BASE+0x900))
#define PERI_MMU0_MAU_START_ADDR_EXT_0	((UINT32P)(PERI_IOMMU_BASE+0x904))
#define PERI_MMU0_MAU_END_ADDR_0	((UINT32P)(PERI_IOMMU_BASE+0x908))
#define PERI_MMU0_MAU_END_ADDR_EXT_0	((UINT32P)(PERI_IOMMU_BASE+0x90c))
#define PERI_MMU0_MAU_LARB_EN_0	((UINT32P)(PERI_IOMMU_BASE+0x910))
#define PERI_MMU0_MAU_PORT_EN_0	((UINT32P)(PERI_IOMMU_BASE+0x914))
#define PERI_MMU0_MAU_ASSERT_ID_0	((UINT32P)(PERI_IOMMU_BASE+0x918))
#define PERI_MMU0_MAU_ASSERT_ADDR_0	((UINT32P)(PERI_IOMMU_BASE+0x91c))
#define PERI_MMU0_MAU_ASSERT_ADDR_EXT_0	((UINT32P)(PERI_IOMMU_BASE+0x920))
#define PERI_MMU0_MAU_START_ADDR_1	((UINT32P)(PERI_IOMMU_BASE+0x924))
#define PERI_MMU0_MAU_START_ADDR_EXT_1	((UINT32P)(PERI_IOMMU_BASE+0x928))
#define PERI_MMU0_MAU_END_ADDR_1	((UINT32P)(PERI_IOMMU_BASE+0x92c))
#define PERI_MMU0_MAU_END_ADDR_EXT_1	((UINT32P)(PERI_IOMMU_BASE+0x930))
#define PERI_MMU0_MAU_LARB_EN_1	((UINT32P)(PERI_IOMMU_BASE+0x934))
#define PERI_MMU0_MAU_PORT_EN_1	((UINT32P)(PERI_IOMMU_BASE+0x938))
#define PERI_MMU0_MAU_ASSERT_ID_1	((UINT32P)(PERI_IOMMU_BASE+0x93c))
#define PERI_MMU0_MAU_ASSERT_ADDR_1	((UINT32P)(PERI_IOMMU_BASE+0x940))
#define PERI_MMU0_MAU_ASSERT_ADDR_EXT_1	((UINT32P)(PERI_IOMMU_BASE+0x944))
#define PERI_MMU0_MAU_START_ADDR_2	((UINT32P)(PERI_IOMMU_BASE+0x948))
#define PERI_MMU0_MAU_START_ADDR_EXT_2	((UINT32P)(PERI_IOMMU_BASE+0x94c))
#define PERI_MMU0_MAU_END_ADDR_2	((UINT32P)(PERI_IOMMU_BASE+0x950))
#define PERI_MMU0_MAU_END_ADDR_EXT_2	((UINT32P)(PERI_IOMMU_BASE+0x954))
#define PERI_MMU0_MAU_LARB_EN_2	((UINT32P)(PERI_IOMMU_BASE+0x958))
#define PERI_MMU0_MAU_PORT_EN_2	((UINT32P)(PERI_IOMMU_BASE+0x95c))
#define PERI_MMU0_MAU_ASSERT_ID_2	((UINT32P)(PERI_IOMMU_BASE+0x960))
#define PERI_MMU0_MAU_ASSERT_ADDR_2	((UINT32P)(PERI_IOMMU_BASE+0x964))
#define PERI_MMU0_MAU_ASSERT_ADDR_EXT_2	((UINT32P)(PERI_IOMMU_BASE+0x968))
#define PERI_MMU0_MAU_START_ADDR_3	((UINT32P)(PERI_IOMMU_BASE+0x96c))
#define PERI_MMU0_MAU_START_ADDR_EXT_3	((UINT32P)(PERI_IOMMU_BASE+0x970))
#define PERI_MMU0_MAU_END_ADDR_3	((UINT32P)(PERI_IOMMU_BASE+0x974))
#define PERI_MMU0_MAU_END_ADDR_EXT_3	((UINT32P)(PERI_IOMMU_BASE+0x978))
#define PERI_MMU0_MAU_LARB_EN_3	((UINT32P)(PERI_IOMMU_BASE+0x97c))
#define PERI_MMU0_MAU_PORT_EN_3	((UINT32P)(PERI_IOMMU_BASE+0x980))
#define PERI_MMU0_MAU_ASSERT_ID_3	((UINT32P)(PERI_IOMMU_BASE+0x984))
#define PERI_MMU0_MAU_ASSERT_ADDR_3	((UINT32P)(PERI_IOMMU_BASE+0x988))
#define PERI_MMU0_MAU_ASSERT_ADDR_EXT_3	((UINT32P)(PERI_IOMMU_BASE+0x98c))
#define PERI_MMU0_MAU_CLR	((UINT32P)(PERI_IOMMU_BASE+0x990))
#define PERI_MMU0_MAU_IO	((UINT32P)(PERI_IOMMU_BASE+0x994))
#define PERI_MMU0_MAU_RW	((UINT32P)(PERI_IOMMU_BASE+0x998))
#define PERI_MMU0_MAU_VA	((UINT32P)(PERI_IOMMU_BASE+0x99c))
#define PERI_MMU0_MAU_ASSERT_STATUS	((UINT32P)(PERI_IOMMU_BASE+0x9a0))
#define PERI_MMU0_PFH_DIST0	((UINT32P)(PERI_IOMMU_BASE+0xb00))
#define PERI_MMU0_PFH_DIST1	((UINT32P)(PERI_IOMMU_BASE+0xb04))
#define PERI_MMU0_PFH_DIST2	((UINT32P)(PERI_IOMMU_BASE+0xb08))
#define PERI_MMU0_PFH_DIST3	((UINT32P)(PERI_IOMMU_BASE+0xb0c))
#define PERI_MMU0_TRF_MON_EN	((UINT32P)(PERI_IOMMU_BASE+0xe00))
#define PERI_MMU0_TRF_MON_CLR	((UINT32P)(PERI_IOMMU_BASE+0xe04))
#define PERI_MMU0_TRF_MON_ID	((UINT32P)(PERI_IOMMU_BASE+0xe08))
#define PERI_MMU0_TRF_MON_CON	((UINT32P)(PERI_IOMMU_BASE+0xe0c))
#define PERI_MMU0_TRF_MON_ACT_CNT	((UINT32P)(PERI_IOMMU_BASE+0xe10))
#define PERI_MMU0_TRF_MON_REQ_CNT	((UINT32P)(PERI_IOMMU_BASE+0xe14))
#define PERI_MMU0_TRF_MON_BEAT_CNT	((UINT32P)(PERI_IOMMU_BASE+0xe18))
#define PERI_MMU0_TRF_MON_BYTE_CNT	((UINT32P)(PERI_IOMMU_BASE+0xe1c))
#define PERI_MMU0_TRF_MON_DATA_CNT	((UINT32P)(PERI_IOMMU_BASE+0xe20))
#define PERI_MMU0_TRF_MON_CP_CNT	((UINT32P)(PERI_IOMMU_BASE+0xe24))
#define PERI_MMU0_TRF_MON_DP_CNT	((UINT32P)(PERI_IOMMU_BASE+0xe28))
#define PERI_MMU0_TRF_MON_CP_MAX	((UINT32P)(PERI_IOMMU_BASE+0xe2c))
#define PERI_MMU0_TRF_MON_OSTD_CNT	((UINT32P)(PERI_IOMMU_BASE+0xe30))
#define PERI_MMU0_TRF_MON_OSTD_MAX	((UINT32P)(PERI_IOMMU_BASE+0xe34))
#define PERI_MMU_PT_BASE_ADDR_0	((UINT32P)(PERI_IOMMU_BASE+0xf00))
#define PERI_MMU_PT_BASE_ADDR_1	((UINT32P)(PERI_IOMMU_BASE+0xf04))
#define PERI_MMU_PT_BASE_ADDR_2	((UINT32P)(PERI_IOMMU_BASE+0xf08))
#define PERI_MMU_PT_BASE_ADDR_3	((UINT32P)(PERI_IOMMU_BASE+0xf0c))
#define PERI_MMU_PT_BASE_ADDR_4	((UINT32P)(PERI_IOMMU_BASE+0xf10))
#define PERI_MMU_PT_BASE_ADDR_5	((UINT32P)(PERI_IOMMU_BASE+0xf14))
#define PERI_MMU_PT_BASE_ADDR_6	((UINT32P)(PERI_IOMMU_BASE+0xf18))
#define PERI_MMU_PT_BASE_ADDR_7	((UINT32P)(PERI_IOMMU_BASE+0xf1c))
#define PERI_MMU_PT_BASE_ADDR_8	((UINT32P)(PERI_IOMMU_BASE+0xf20))
#define PERI_MMU_PT_BASE_ADDR_9	((UINT32P)(PERI_IOMMU_BASE+0xf24))
#define PERI_MMU_PT_BASE_ADDR_10	((UINT32P)(PERI_IOMMU_BASE+0xf28))
#define PERI_MMU_PT_BASE_ADDR_11	((UINT32P)(PERI_IOMMU_BASE+0xf2c))
#define PERI_MMU_PT_BASE_ADDR_12	((UINT32P)(PERI_IOMMU_BASE+0xf30))
#define PERI_MMU_PT_BASE_ADDR_13	((UINT32P)(PERI_IOMMU_BASE+0xf34))
#define PERI_MMU_PT_BASE_ADDR_14	((UINT32P)(PERI_IOMMU_BASE+0xf38))
#define PERI_MMU_PT_BASE_ADDR_15	((UINT32P)(PERI_IOMMU_BASE+0xf3c))
#define PERI_MMU_PT_BASE_ADDR_16	((UINT32P)(PERI_IOMMU_BASE+0xf40))
#define PERI_MMU_PT_BASE_ADDR_17	((UINT32P)(PERI_IOMMU_BASE+0xf44))
#define PERI_MMU_PT_BASE_ADDR_18	((UINT32P)(PERI_IOMMU_BASE+0xf48))
#define PERI_MMU_PT_BASE_ADDR_19	((UINT32P)(PERI_IOMMU_BASE+0xf4c))
#define PERI_MMU_PT_BASE_ADDR_20	((UINT32P)(PERI_IOMMU_BASE+0xf50))
#define PERI_MMU_PT_BASE_ADDR_21	((UINT32P)(PERI_IOMMU_BASE+0xf54))
#define PERI_MMU_PT_BASE_ADDR_22	((UINT32P)(PERI_IOMMU_BASE+0xf58))
#define PERI_MMU_PT_BASE_ADDR_23	((UINT32P)(PERI_IOMMU_BASE+0xf5c))
#define PERI_MMU_PT_BASE_ADDR_24	((UINT32P)(PERI_IOMMU_BASE+0xf60))
#define PERI_MMU_PT_BASE_ADDR_25	((UINT32P)(PERI_IOMMU_BASE+0xf64))
#define PERI_MMU_PT_BASE_ADDR_26	((UINT32P)(PERI_IOMMU_BASE+0xf68))
#define PERI_MMU_PT_BASE_ADDR_27	((UINT32P)(PERI_IOMMU_BASE+0xf6c))
#define PERI_MMU_PT_BASE_ADDR_28	((UINT32P)(PERI_IOMMU_BASE+0xf70))
#define PERI_MMU_PT_BASE_ADDR_29	((UINT32P)(PERI_IOMMU_BASE+0xf74))
#define PERI_MMU_PT_BASE_ADDR_30	((UINT32P)(PERI_IOMMU_BASE+0xf78))
#define PERI_MMU_PT_BASE_ADDR_31	((UINT32P)(PERI_IOMMU_BASE+0xf7c))
#define PERI_MMU_PT_BASE_ADDR_32	((UINT32P)(PERI_IOMMU_BASE+0xf80))
#define PERI_MMU_PT_BASE_ADDR_33	((UINT32P)(PERI_IOMMU_BASE+0xf84))
#define PERI_MMU_PT_BASE_ADDR_34	((UINT32P)(PERI_IOMMU_BASE+0xf88))
#define PERI_MMU_PT_BASE_ADDR_35	((UINT32P)(PERI_IOMMU_BASE+0xf8c))
#define PERI_MMU_PT_BASE_ADDR_36	((UINT32P)(PERI_IOMMU_BASE+0xf90))
#define PERI_MMU_PT_BASE_ADDR_37	((UINT32P)(PERI_IOMMU_BASE+0xf94))
#define PERI_MMU_PT_BASE_ADDR_38	((UINT32P)(PERI_IOMMU_BASE+0xf98))
#define PERI_MMU_PT_BASE_ADDR_39	((UINT32P)(PERI_IOMMU_BASE+0xf9c))
#define PERI_MMU_PT_BASE_ADDR_40	((UINT32P)(PERI_IOMMU_BASE+0xfa0))
#define PERI_MMU_PT_BASE_ADDR_41	((UINT32P)(PERI_IOMMU_BASE+0xfa4))
#define PERI_MMU_PT_BASE_ADDR_42	((UINT32P)(PERI_IOMMU_BASE+0xfa8))
#define PERI_MMU_PT_BASE_ADDR_43	((UINT32P)(PERI_IOMMU_BASE+0xfac))
#define PERI_MMU_PT_BASE_ADDR_44	((UINT32P)(PERI_IOMMU_BASE+0xfb0))
#define PERI_MMU_PT_BASE_ADDR_45	((UINT32P)(PERI_IOMMU_BASE+0xfb4))
#define PERI_MMU_PT_BASE_ADDR_46	((UINT32P)(PERI_IOMMU_BASE+0xfb8))
#define PERI_MMU_PT_BASE_ADDR_47	((UINT32P)(PERI_IOMMU_BASE+0xfbc))
#define PERI_MMU_PT_BASE_ADDR_48	((UINT32P)(PERI_IOMMU_BASE+0xfc0))
#define PERI_MMU_PT_BASE_ADDR_49	((UINT32P)(PERI_IOMMU_BASE+0xfc4))
#define PERI_MMU_PT_BASE_ADDR_50	((UINT32P)(PERI_IOMMU_BASE+0xfc8))
#define PERI_MMU_PT_BASE_ADDR_51	((UINT32P)(PERI_IOMMU_BASE+0xfcc))
#define PERI_MMU_PT_BASE_ADDR_52	((UINT32P)(PERI_IOMMU_BASE+0xfd0))
#define PERI_MMU_PT_BASE_ADDR_53	((UINT32P)(PERI_IOMMU_BASE+0xfd4))
#define PERI_MMU_PT_BASE_ADDR_54	((UINT32P)(PERI_IOMMU_BASE+0xfd8))
#define PERI_MMU_PT_BASE_ADDR_55	((UINT32P)(PERI_IOMMU_BASE+0xfdc))
#define PERI_MMU_PT_BASE_ADDR_56	((UINT32P)(PERI_IOMMU_BASE+0xfe0))
#define PERI_MMU_PT_BASE_ADDR_57	((UINT32P)(PERI_IOMMU_BASE+0xfe4))
#define PERI_MMU_PT_BASE_ADDR_58	((UINT32P)(PERI_IOMMU_BASE+0xfe8))
#define PERI_MMU_PT_BASE_ADDR_59	((UINT32P)(PERI_IOMMU_BASE+0xfec))
#define PERI_MMU_PT_BASE_ADDR_60	((UINT32P)(PERI_IOMMU_BASE+0xff0))
#define PERI_MMU_PT_BASE_ADDR_61	((UINT32P)(PERI_IOMMU_BASE+0xff4))
#define PERI_MMU_PT_BASE_ADDR_62	((UINT32P)(PERI_IOMMU_BASE+0xff8))
#define PERI_MMU_PT_BASE_ADDR_63	((UINT32P)(PERI_IOMMU_BASE+0xffc))

// APB Module peri_m1_dfp_apb
#define PERI_M1_DFP_BASE (0x11AE0000)
#define PERI_M1_DFP_18_ID	((UINT32P)(PERI_M1_DFP_BASE+0x0))
#define PERI_M1_DFP_18_CTRL	((UINT32P)(PERI_M1_DFP_BASE+0x4))
#define PERI_M1_DFP_18_SOFEOF_CTRL	((UINT32P)(PERI_M1_DFP_BASE+0x8))
#define PERI_M1_DFP_18_IRQ_STATE	((UINT32P)(PERI_M1_DFP_BASE+0xc))
#define PERI_M1_DFP_18_EVENT_ACCUM_CTRL	((UINT32P)(PERI_M1_DFP_BASE+0x10))
#define PERI_M1_DFP_18_EVENT_ACCUM_SWAP	((UINT32P)(PERI_M1_DFP_BASE+0x14))
#define PERI_M1_DFP_18_MUX	((UINT32P)(PERI_M1_DFP_BASE+0x18))
#define PERI_M1_DFP_18_SLIDE_WINDOW	((UINT32P)(PERI_M1_DFP_BASE+0x1c))
#define PERI_M1_DFP_18_OC_CNT_REG	((UINT32P)(PERI_M1_DFP_BASE+0x20))
#define PERI_M1_DFP_18_DFTOC_TH_0	((UINT32P)(PERI_M1_DFP_BASE+0x24))
#define PERI_M1_DFP_18_DFTOC_TH_1	((UINT32P)(PERI_M1_DFP_BASE+0x28))
#define PERI_M1_DFP_18_DFTOC_TH_2	((UINT32P)(PERI_M1_DFP_BASE+0x2c))
#define PERI_M1_DFP_18_DFTOC_TH_3	((UINT32P)(PERI_M1_DFP_BASE+0x30))
#define PERI_M1_DFP_18_DFTOC_TH_4	((UINT32P)(PERI_M1_DFP_BASE+0x34))
#define PERI_M1_DFP_18_DFTOC_TH_5	((UINT32P)(PERI_M1_DFP_BASE+0x38))
#define PERI_M1_DFP_18_DFTOC_TH_6	((UINT32P)(PERI_M1_DFP_BASE+0x3c))
#define PERI_M1_DFP_18_DFTOC_TH_7	((UINT32P)(PERI_M1_DFP_BASE+0x40))
#define PERI_M1_DFP_18_DFSOC_TH	((UINT32P)(PERI_M1_DFP_BASE+0x44))
#define PERI_M1_DFP_18_PMIC_BOOST_TH	((UINT32P)(PERI_M1_DFP_BASE+0x48))
#define PERI_M1_DFP_18_PMIC_BOOST_PARA	((UINT32P)(PERI_M1_DFP_BASE+0x4c))
#define PERI_M1_DFP_18_PM_VALUE	((UINT32P)(PERI_M1_DFP_BASE+0x50))
#define PERI_M1_DFP_18_LP_CONST_VALUE	((UINT32P)(PERI_M1_DFP_BASE+0x54))
#define PERI_M1_DFP_18_LEAKAGE	((UINT32P)(PERI_M1_DFP_BASE+0x58))
#define PERI_M1_DFP_18_SCALING_FACTOR	((UINT32P)(PERI_M1_DFP_BASE+0x5c))
#define PERI_M1_DFP_18_VOLT_FACTOR	((UINT32P)(PERI_M1_DFP_BASE+0x60))
#define PERI_M1_DFP_18_PIECE_PWR	((UINT32P)(PERI_M1_DFP_BASE+0x64))
#define PERI_M1_DFP_18_SLIDE_PWR	((UINT32P)(PERI_M1_DFP_BASE+0x68))
#define PERI_M1_DFP_18_OC_SIGNAL	((UINT32P)(PERI_M1_DFP_BASE+0x6c))
#define PERI_M1_DFP_18_PM_PERIOD	((UINT32P)(PERI_M1_DFP_BASE+0x70))
#define PERI_M1_DFP_18_LINEAR_A0	((UINT32P)(PERI_M1_DFP_BASE+0x74))
#define PERI_M1_DFP_18_COUNTER_EN_0	((UINT32P)(PERI_M1_DFP_BASE+0x78))
#define PERI_M1_DFP_18_WEIGHT_0	((UINT32P)(PERI_M1_DFP_BASE+0x7c))
#define PERI_M1_DFP_18_WEIGHT_1	((UINT32P)(PERI_M1_DFP_BASE+0x80))
#define PERI_M1_DFP_18_WEIGHT_2	((UINT32P)(PERI_M1_DFP_BASE+0x84))
#define PERI_M1_DFP_18_WEIGHT_3	((UINT32P)(PERI_M1_DFP_BASE+0x88))
#define PERI_M1_DFP_18_WEIGHT_4	((UINT32P)(PERI_M1_DFP_BASE+0x8c))
#define PERI_M1_DFP_18_WEIGHT_5	((UINT32P)(PERI_M1_DFP_BASE+0x90))
#define PERI_M1_DFP_18_WEIGHT_6	((UINT32P)(PERI_M1_DFP_BASE+0x94))
#define PERI_M1_DFP_18_WEIGHT_7	((UINT32P)(PERI_M1_DFP_BASE+0x98))
#define PERI_M1_DFP_18_WEIGHT_8	((UINT32P)(PERI_M1_DFP_BASE+0x9c))
#define PERI_M1_DFP_18_WEIGHT_9	((UINT32P)(PERI_M1_DFP_BASE+0xa0))
#define PERI_M1_DFP_18_WEIGHT_10	((UINT32P)(PERI_M1_DFP_BASE+0xa4))
#define PERI_M1_DFP_18_WEIGHT_11	((UINT32P)(PERI_M1_DFP_BASE+0xa8))
#define PERI_M1_DFP_18_WEIGHT_12	((UINT32P)(PERI_M1_DFP_BASE+0xac))
#define PERI_M1_DFP_18_WEIGHT_13	((UINT32P)(PERI_M1_DFP_BASE+0xb0))
#define PERI_M1_DFP_18_WEIGHT_14	((UINT32P)(PERI_M1_DFP_BASE+0xb4))
#define PERI_M1_DFP_18_WEIGHT_15	((UINT32P)(PERI_M1_DFP_BASE+0xb8))
#define PERI_M1_DFP_18_WEIGHT_16	((UINT32P)(PERI_M1_DFP_BASE+0xbc))
#define PERI_M1_DFP_18_WEIGHT_17	((UINT32P)(PERI_M1_DFP_BASE+0xc0))
#define PERI_M1_DFP_18_EVENT_SUM_0	((UINT32P)(PERI_M1_DFP_BASE+0xc4))
#define PERI_M1_DFP_18_EVENT_SUM_1	((UINT32P)(PERI_M1_DFP_BASE+0xc8))
#define PERI_M1_DFP_18_EVENT_SUM_2	((UINT32P)(PERI_M1_DFP_BASE+0xcc))
#define PERI_M1_DFP_18_EVENT_SUM_3	((UINT32P)(PERI_M1_DFP_BASE+0xd0))
#define PERI_M1_DFP_18_EVENT_SUM_4	((UINT32P)(PERI_M1_DFP_BASE+0xd4))
#define PERI_M1_DFP_18_EVENT_SUM_5	((UINT32P)(PERI_M1_DFP_BASE+0xd8))
#define PERI_M1_DFP_18_EVENT_SUM_6	((UINT32P)(PERI_M1_DFP_BASE+0xdc))
#define PERI_M1_DFP_18_EVENT_SUM_7	((UINT32P)(PERI_M1_DFP_BASE+0xe0))
#define PERI_M1_DFP_18_EVENT_SUM_8	((UINT32P)(PERI_M1_DFP_BASE+0xe4))
#define PERI_M1_DFP_18_EVENT_SUM_9	((UINT32P)(PERI_M1_DFP_BASE+0xe8))
#define PERI_M1_DFP_18_EVENT_SUM_10	((UINT32P)(PERI_M1_DFP_BASE+0xec))
#define PERI_M1_DFP_18_EVENT_SUM_11	((UINT32P)(PERI_M1_DFP_BASE+0xf0))
#define PERI_M1_DFP_18_EVENT_SUM_12	((UINT32P)(PERI_M1_DFP_BASE+0xf4))
#define PERI_M1_DFP_18_EVENT_SUM_13	((UINT32P)(PERI_M1_DFP_BASE+0xf8))
#define PERI_M1_DFP_18_EVENT_SUM_14	((UINT32P)(PERI_M1_DFP_BASE+0xfc))
#define PERI_M1_DFP_18_EVENT_SUM_15	((UINT32P)(PERI_M1_DFP_BASE+0x100))
#define PERI_M1_DFP_18_EVENT_SUM_16	((UINT32P)(PERI_M1_DFP_BASE+0x104))
#define PERI_M1_DFP_18_EVENT_SUM_17	((UINT32P)(PERI_M1_DFP_BASE+0x108))

// APB Module peri_m2_dfp_apb
#define PERI_M2_DFP_BASE (0x11AE1000)
#define PERI_M2_DFP_18_ID	((UINT32P)(PERI_M2_DFP_BASE+0x0))
#define PERI_M2_DFP_18_CTRL	((UINT32P)(PERI_M2_DFP_BASE+0x4))
#define PERI_M2_DFP_18_SOFEOF_CTRL	((UINT32P)(PERI_M2_DFP_BASE+0x8))
#define PERI_M2_DFP_18_IRQ_STATE	((UINT32P)(PERI_M2_DFP_BASE+0xc))
#define PERI_M2_DFP_18_EVENT_ACCUM_CTRL	((UINT32P)(PERI_M2_DFP_BASE+0x10))
#define PERI_M2_DFP_18_EVENT_ACCUM_SWAP	((UINT32P)(PERI_M2_DFP_BASE+0x14))
#define PERI_M2_DFP_18_MUX	((UINT32P)(PERI_M2_DFP_BASE+0x18))
#define PERI_M2_DFP_18_SLIDE_WINDOW	((UINT32P)(PERI_M2_DFP_BASE+0x1c))
#define PERI_M2_DFP_18_OC_CNT_REG	((UINT32P)(PERI_M2_DFP_BASE+0x20))
#define PERI_M2_DFP_18_DFTOC_TH_0	((UINT32P)(PERI_M2_DFP_BASE+0x24))
#define PERI_M2_DFP_18_DFTOC_TH_1	((UINT32P)(PERI_M2_DFP_BASE+0x28))
#define PERI_M2_DFP_18_DFTOC_TH_2	((UINT32P)(PERI_M2_DFP_BASE+0x2c))
#define PERI_M2_DFP_18_DFTOC_TH_3	((UINT32P)(PERI_M2_DFP_BASE+0x30))
#define PERI_M2_DFP_18_DFTOC_TH_4	((UINT32P)(PERI_M2_DFP_BASE+0x34))
#define PERI_M2_DFP_18_DFTOC_TH_5	((UINT32P)(PERI_M2_DFP_BASE+0x38))
#define PERI_M2_DFP_18_DFTOC_TH_6	((UINT32P)(PERI_M2_DFP_BASE+0x3c))
#define PERI_M2_DFP_18_DFTOC_TH_7	((UINT32P)(PERI_M2_DFP_BASE+0x40))
#define PERI_M2_DFP_18_DFSOC_TH	((UINT32P)(PERI_M2_DFP_BASE+0x44))
#define PERI_M2_DFP_18_PMIC_BOOST_TH	((UINT32P)(PERI_M2_DFP_BASE+0x48))
#define PERI_M2_DFP_18_PMIC_BOOST_PARA	((UINT32P)(PERI_M2_DFP_BASE+0x4c))
#define PERI_M2_DFP_18_PM_VALUE	((UINT32P)(PERI_M2_DFP_BASE+0x50))
#define PERI_M2_DFP_18_LP_CONST_VALUE	((UINT32P)(PERI_M2_DFP_BASE+0x54))
#define PERI_M2_DFP_18_LEAKAGE	((UINT32P)(PERI_M2_DFP_BASE+0x58))
#define PERI_M2_DFP_18_SCALING_FACTOR	((UINT32P)(PERI_M2_DFP_BASE+0x5c))
#define PERI_M2_DFP_18_VOLT_FACTOR	((UINT32P)(PERI_M2_DFP_BASE+0x60))
#define PERI_M2_DFP_18_PIECE_PWR	((UINT32P)(PERI_M2_DFP_BASE+0x64))
#define PERI_M2_DFP_18_SLIDE_PWR	((UINT32P)(PERI_M2_DFP_BASE+0x68))
#define PERI_M2_DFP_18_OC_SIGNAL	((UINT32P)(PERI_M2_DFP_BASE+0x6c))
#define PERI_M2_DFP_18_PM_PERIOD	((UINT32P)(PERI_M2_DFP_BASE+0x70))
#define PERI_M2_DFP_18_LINEAR_A0	((UINT32P)(PERI_M2_DFP_BASE+0x74))
#define PERI_M2_DFP_18_COUNTER_EN_0	((UINT32P)(PERI_M2_DFP_BASE+0x78))
#define PERI_M2_DFP_18_WEIGHT_0	((UINT32P)(PERI_M2_DFP_BASE+0x7c))
#define PERI_M2_DFP_18_WEIGHT_1	((UINT32P)(PERI_M2_DFP_BASE+0x80))
#define PERI_M2_DFP_18_WEIGHT_2	((UINT32P)(PERI_M2_DFP_BASE+0x84))
#define PERI_M2_DFP_18_WEIGHT_3	((UINT32P)(PERI_M2_DFP_BASE+0x88))
#define PERI_M2_DFP_18_WEIGHT_4	((UINT32P)(PERI_M2_DFP_BASE+0x8c))
#define PERI_M2_DFP_18_WEIGHT_5	((UINT32P)(PERI_M2_DFP_BASE+0x90))
#define PERI_M2_DFP_18_WEIGHT_6	((UINT32P)(PERI_M2_DFP_BASE+0x94))
#define PERI_M2_DFP_18_WEIGHT_7	((UINT32P)(PERI_M2_DFP_BASE+0x98))
#define PERI_M2_DFP_18_WEIGHT_8	((UINT32P)(PERI_M2_DFP_BASE+0x9c))
#define PERI_M2_DFP_18_WEIGHT_9	((UINT32P)(PERI_M2_DFP_BASE+0xa0))
#define PERI_M2_DFP_18_WEIGHT_10	((UINT32P)(PERI_M2_DFP_BASE+0xa4))
#define PERI_M2_DFP_18_WEIGHT_11	((UINT32P)(PERI_M2_DFP_BASE+0xa8))
#define PERI_M2_DFP_18_WEIGHT_12	((UINT32P)(PERI_M2_DFP_BASE+0xac))
#define PERI_M2_DFP_18_WEIGHT_13	((UINT32P)(PERI_M2_DFP_BASE+0xb0))
#define PERI_M2_DFP_18_WEIGHT_14	((UINT32P)(PERI_M2_DFP_BASE+0xb4))
#define PERI_M2_DFP_18_WEIGHT_15	((UINT32P)(PERI_M2_DFP_BASE+0xb8))
#define PERI_M2_DFP_18_WEIGHT_16	((UINT32P)(PERI_M2_DFP_BASE+0xbc))
#define PERI_M2_DFP_18_WEIGHT_17	((UINT32P)(PERI_M2_DFP_BASE+0xc0))
#define PERI_M2_DFP_18_EVENT_SUM_0	((UINT32P)(PERI_M2_DFP_BASE+0xc4))
#define PERI_M2_DFP_18_EVENT_SUM_1	((UINT32P)(PERI_M2_DFP_BASE+0xc8))
#define PERI_M2_DFP_18_EVENT_SUM_2	((UINT32P)(PERI_M2_DFP_BASE+0xcc))
#define PERI_M2_DFP_18_EVENT_SUM_3	((UINT32P)(PERI_M2_DFP_BASE+0xd0))
#define PERI_M2_DFP_18_EVENT_SUM_4	((UINT32P)(PERI_M2_DFP_BASE+0xd4))
#define PERI_M2_DFP_18_EVENT_SUM_5	((UINT32P)(PERI_M2_DFP_BASE+0xd8))
#define PERI_M2_DFP_18_EVENT_SUM_6	((UINT32P)(PERI_M2_DFP_BASE+0xdc))
#define PERI_M2_DFP_18_EVENT_SUM_7	((UINT32P)(PERI_M2_DFP_BASE+0xe0))
#define PERI_M2_DFP_18_EVENT_SUM_8	((UINT32P)(PERI_M2_DFP_BASE+0xe4))
#define PERI_M2_DFP_18_EVENT_SUM_9	((UINT32P)(PERI_M2_DFP_BASE+0xe8))
#define PERI_M2_DFP_18_EVENT_SUM_10	((UINT32P)(PERI_M2_DFP_BASE+0xec))
#define PERI_M2_DFP_18_EVENT_SUM_11	((UINT32P)(PERI_M2_DFP_BASE+0xf0))
#define PERI_M2_DFP_18_EVENT_SUM_12	((UINT32P)(PERI_M2_DFP_BASE+0xf4))
#define PERI_M2_DFP_18_EVENT_SUM_13	((UINT32P)(PERI_M2_DFP_BASE+0xf8))
#define PERI_M2_DFP_18_EVENT_SUM_14	((UINT32P)(PERI_M2_DFP_BASE+0xfc))
#define PERI_M2_DFP_18_EVENT_SUM_15	((UINT32P)(PERI_M2_DFP_BASE+0x100))
#define PERI_M2_DFP_18_EVENT_SUM_16	((UINT32P)(PERI_M2_DFP_BASE+0x104))
#define PERI_M2_DFP_18_EVENT_SUM_17	((UINT32P)(PERI_M2_DFP_BASE+0x108))

// APB Module gpio
#define GPIO_BASE (0x102D0000)
#define GPIO_DIR1	((UINT32P)(GPIO_BASE+0x0000))
#define GPIO_DIR2	((UINT32P)(GPIO_BASE+0x0010))
#define GPIO_DIR3	((UINT32P)(GPIO_BASE+0x0020))
#define GPIO_DIR4	((UINT32P)(GPIO_BASE+0x0030))
#define GPIO_DIR5	((UINT32P)(GPIO_BASE+0x0040))
#define GPIO_DIR6	((UINT32P)(GPIO_BASE+0x0050))
#define GPIO_DIR7	((UINT32P)(GPIO_BASE+0x0060))
#define GPIO_DIR8	((UINT32P)(GPIO_BASE+0x0070))
#define GPIO_DIR9	((UINT32P)(GPIO_BASE+0x0080))
#define GPIO_DOUT1	((UINT32P)(GPIO_BASE+0x0100))
#define GPIO_DOUT2	((UINT32P)(GPIO_BASE+0x0110))
#define GPIO_DOUT3	((UINT32P)(GPIO_BASE+0x0120))
#define GPIO_DOUT4	((UINT32P)(GPIO_BASE+0x0130))
#define GPIO_DOUT5	((UINT32P)(GPIO_BASE+0x0140))
#define GPIO_DOUT6	((UINT32P)(GPIO_BASE+0x0150))
#define GPIO_DOUT7	((UINT32P)(GPIO_BASE+0x0160))
#define GPIO_DOUT8	((UINT32P)(GPIO_BASE+0x0170))
#define GPIO_DOUT9	((UINT32P)(GPIO_BASE+0x0180))
#define GPIO_DIN1	((UINT32P)(GPIO_BASE+0x0200))
#define GPIO_DIN2	((UINT32P)(GPIO_BASE+0x0210))
#define GPIO_DIN3	((UINT32P)(GPIO_BASE+0x0220))
#define GPIO_DIN4	((UINT32P)(GPIO_BASE+0x0230))
#define GPIO_DIN5	((UINT32P)(GPIO_BASE+0x0240))
#define GPIO_DIN6	((UINT32P)(GPIO_BASE+0x0250))
#define GPIO_DIN7	((UINT32P)(GPIO_BASE+0x0260))
#define GPIO_DIN8	((UINT32P)(GPIO_BASE+0x0270))
#define GPIO_DIN9	((UINT32P)(GPIO_BASE+0x0280))
#define GPIO_MODE1	((UINT32P)(GPIO_BASE+0x0300))
#define GPIO_MODE2	((UINT32P)(GPIO_BASE+0x0310))
#define GPIO_MODE3	((UINT32P)(GPIO_BASE+0x0320))
#define GPIO_MODE4	((UINT32P)(GPIO_BASE+0x0330))
#define GPIO_MODE5	((UINT32P)(GPIO_BASE+0x0340))
#define GPIO_MODE6	((UINT32P)(GPIO_BASE+0x0350))
#define GPIO_MODE7	((UINT32P)(GPIO_BASE+0x0360))
#define GPIO_MODE8	((UINT32P)(GPIO_BASE+0x0370))
#define GPIO_MODE9	((UINT32P)(GPIO_BASE+0x0380))
#define GPIO_MODEA	((UINT32P)(GPIO_BASE+0x0390))
#define GPIO_MODEB	((UINT32P)(GPIO_BASE+0x03A0))
#define GPIO_MODEC	((UINT32P)(GPIO_BASE+0x03B0))
#define GPIO_MODED	((UINT32P)(GPIO_BASE+0x03C0))
#define GPIO_MODEE	((UINT32P)(GPIO_BASE+0x03D0))
#define GPIO_MODEF	((UINT32P)(GPIO_BASE+0x03E0))
#define GPIO_MODE10	((UINT32P)(GPIO_BASE+0x03F0))
#define GPIO_MODE11	((UINT32P)(GPIO_BASE+0x0400))
#define GPIO_MODE12	((UINT32P)(GPIO_BASE+0x0410))
#define GPIO_MODE13	((UINT32P)(GPIO_BASE+0x0420))
#define GPIO_MODE14	((UINT32P)(GPIO_BASE+0x0430))
#define GPIO_MODE15	((UINT32P)(GPIO_BASE+0x0440))
#define GPIO_MODE16	((UINT32P)(GPIO_BASE+0x0450))
#define GPIO_MODE17	((UINT32P)(GPIO_BASE+0x0460))
#define GPIO_MODE18	((UINT32P)(GPIO_BASE+0x0470))
#define GPIO_MODE19	((UINT32P)(GPIO_BASE+0x0480))
#define GPIO_MODE1A	((UINT32P)(GPIO_BASE+0x0490))
#define GPIO_MODE1B	((UINT32P)(GPIO_BASE+0x04A0))
#define GPIO_DBG	((UINT32P)(GPIO_BASE+0x06D0))
#define GPIO_BANK	((UINT32P)(GPIO_BASE+0x06E0))
#define GPIO_TM	((UINT32P)(GPIO_BASE+0x06F0))
#define GPIO_PERISYS_MODE	((UINT32P)(GPIO_BASE+0x0700))
#define GPIO_SEC_EN1	((UINT32P)(GPIO_BASE+0x0F00))
#define GPIO_SEC_EN2	((UINT32P)(GPIO_BASE+0x0F10))
#define GPIO_SEC_EN3	((UINT32P)(GPIO_BASE+0x0F20))
#define GPIO_SEC_EN4	((UINT32P)(GPIO_BASE+0x0F30))
#define GPIO_SEC_EN5	((UINT32P)(GPIO_BASE+0x0F40))
#define GPIO_SEC_EN6	((UINT32P)(GPIO_BASE+0x0F50))
#define GPIO_SEC_EN7	((UINT32P)(GPIO_BASE+0x0F60))
#define GPIO_SEC_EN8	((UINT32P)(GPIO_BASE+0x0F70))
#define GPIO_SEC_EN9	((UINT32P)(GPIO_BASE+0x0F80))

// APB Module ddrphy_ao_conf
#define DDRPHY0AO_BASE (0x10330000)

// APB Module dramc__ao_conf
#define DRAMC0_AO_BASE (0x10332000)

// APB Module dramc_nao_conf
#define DRAMC0NAO_BASE (0x10334000)

// APB Module chn_emi
#define CHN0_EMI_BASE (0x10335000)
#define CHN0_EMI_CHN_EMI_CONA	((UINT32P)(CHN0_EMI_BASE+0x0000))
#define CHN0_EMI_CHN_EMI_CONB	((UINT32P)(CHN0_EMI_BASE+0x0008))
#define CHN0_EMI_CHN_EMI_CONC	((UINT32P)(CHN0_EMI_BASE+0x0010))
#define CHN0_EMI_CHN_EMI_MDCT	((UINT32P)(CHN0_EMI_BASE+0x0018))
#define CHN0_EMI_CHN_EMI_DFTA	((UINT32P)(CHN0_EMI_BASE+0x0040))
#define CHN0_EMI_CHN_EMI_DFTB	((UINT32P)(CHN0_EMI_BASE+0x0048))
#define CHN0_EMI_CHN_EMI_DFTC	((UINT32P)(CHN0_EMI_BASE+0x0050))
#define CHN0_EMI_CHN_EMI_DFTD	((UINT32P)(CHN0_EMI_BASE+0x0058))
#define CHN0_EMI_CHN_EMI_ARBI	((UINT32P)(CHN0_EMI_BASE+0x0140))
#define CHN0_EMI_CHN_EMI_ARBI_2ND	((UINT32P)(CHN0_EMI_BASE+0x0144))
#define CHN0_EMI_CHN_EMI_ARBJ	((UINT32P)(CHN0_EMI_BASE+0x0148))
#define CHN0_EMI_CHN_EMI_ARBJ_2ND	((UINT32P)(CHN0_EMI_BASE+0x014C))
#define CHN0_EMI_CHN_EMI_ARBK	((UINT32P)(CHN0_EMI_BASE+0x0150))
#define CHN0_EMI_CHN_EMI_ARBK_2ND	((UINT32P)(CHN0_EMI_BASE+0x0154))
#define CHN0_EMI_CHN_EMI_SLCT	((UINT32P)(CHN0_EMI_BASE+0x0158))
#define CHN0_EMI_CHN_EMI_ARB_RFF	((UINT32P)(CHN0_EMI_BASE+0x015C))
#define CHN0_EMI_CHN_EMI_ECO0	((UINT32P)(CHN0_EMI_BASE+0x03f0))
#define CHN0_EMI_CHN_EMI_ECO1	((UINT32P)(CHN0_EMI_BASE+0x03f4))
#define CHN0_EMI_CHN_EMI_ECO2	((UINT32P)(CHN0_EMI_BASE+0x03f8))
#define CHN0_EMI_CHN_EMI_ECO3	((UINT32P)(CHN0_EMI_BASE+0x03fC))
#define CHN0_EMI_CHN_EMI_SHF0	((UINT32P)(CHN0_EMI_BASE+0x0710))
#define CHN0_EMI_CHN_EMI_SNST	((UINT32P)(CHN0_EMI_BASE+0x09f8))
#define CHN0_EMI_CHN_EMI_BISTA	((UINT32P)(CHN0_EMI_BASE+0x0A00))
#define CHN0_EMI_CHN_EMI_BISTB	((UINT32P)(CHN0_EMI_BASE+0x0A04))
#define CHN0_EMI_CHN_EMI_DBGA	((UINT32P)(CHN0_EMI_BASE+0x0A80))
#define CHN0_EMI_CHN_EMI_DBGB	((UINT32P)(CHN0_EMI_BASE+0x0A84))
#define CHN0_EMI_CHN_EMI_DBGC	((UINT32P)(CHN0_EMI_BASE+0x0A88))
#define CHN0_EMI_CHN_EMI_DBGD	((UINT32P)(CHN0_EMI_BASE+0x0A8C))

// APB Module ddrphy_ao_conf
#define DDRPHY1AO_BASE (0x10338000)

// APB Module dramc__ao_conf
#define DRAMC1_AO_BASE (0x1033A000)

// APB Module dramc_nao_conf
#define DRAMC1NAO_BASE (0x1033C000)

// APB Module chn_emi
#define CHN1_EMI_BASE (0x1033D000)
#define CHN1_EMI_CHN_EMI_CONA	((UINT32P)(CHN1_EMI_BASE+0x0000))
#define CHN1_EMI_CHN_EMI_CONB	((UINT32P)(CHN1_EMI_BASE+0x0008))
#define CHN1_EMI_CHN_EMI_CONC	((UINT32P)(CHN1_EMI_BASE+0x0010))
#define CHN1_EMI_CHN_EMI_MDCT	((UINT32P)(CHN1_EMI_BASE+0x0018))
#define CHN1_EMI_CHN_EMI_DFTA	((UINT32P)(CHN1_EMI_BASE+0x0040))
#define CHN1_EMI_CHN_EMI_DFTB	((UINT32P)(CHN1_EMI_BASE+0x0048))
#define CHN1_EMI_CHN_EMI_DFTC	((UINT32P)(CHN1_EMI_BASE+0x0050))
#define CHN1_EMI_CHN_EMI_DFTD	((UINT32P)(CHN1_EMI_BASE+0x0058))
#define CHN1_EMI_CHN_EMI_ARBI	((UINT32P)(CHN1_EMI_BASE+0x0140))
#define CHN1_EMI_CHN_EMI_ARBI_2ND	((UINT32P)(CHN1_EMI_BASE+0x0144))
#define CHN1_EMI_CHN_EMI_ARBJ	((UINT32P)(CHN1_EMI_BASE+0x0148))
#define CHN1_EMI_CHN_EMI_ARBJ_2ND	((UINT32P)(CHN1_EMI_BASE+0x014C))
#define CHN1_EMI_CHN_EMI_ARBK	((UINT32P)(CHN1_EMI_BASE+0x0150))
#define CHN1_EMI_CHN_EMI_ARBK_2ND	((UINT32P)(CHN1_EMI_BASE+0x0154))
#define CHN1_EMI_CHN_EMI_SLCT	((UINT32P)(CHN1_EMI_BASE+0x0158))
#define CHN1_EMI_CHN_EMI_ARB_RFF	((UINT32P)(CHN1_EMI_BASE+0x015C))
#define CHN1_EMI_CHN_EMI_ECO0	((UINT32P)(CHN1_EMI_BASE+0x03f0))
#define CHN1_EMI_CHN_EMI_ECO1	((UINT32P)(CHN1_EMI_BASE+0x03f4))
#define CHN1_EMI_CHN_EMI_ECO2	((UINT32P)(CHN1_EMI_BASE+0x03f8))
#define CHN1_EMI_CHN_EMI_ECO3	((UINT32P)(CHN1_EMI_BASE+0x03fC))
#define CHN1_EMI_CHN_EMI_SHF0	((UINT32P)(CHN1_EMI_BASE+0x0710))
#define CHN1_EMI_CHN_EMI_SNST	((UINT32P)(CHN1_EMI_BASE+0x09f8))
#define CHN1_EMI_CHN_EMI_BISTA	((UINT32P)(CHN1_EMI_BASE+0x0A00))
#define CHN1_EMI_CHN_EMI_BISTB	((UINT32P)(CHN1_EMI_BASE+0x0A04))
#define CHN1_EMI_CHN_EMI_DBGA	((UINT32P)(CHN1_EMI_BASE+0x0A80))
#define CHN1_EMI_CHN_EMI_DBGB	((UINT32P)(CHN1_EMI_BASE+0x0A84))
#define CHN1_EMI_CHN_EMI_DBGC	((UINT32P)(CHN1_EMI_BASE+0x0A88))
#define CHN1_EMI_CHN_EMI_DBGD	((UINT32P)(CHN1_EMI_BASE+0x0A8C))

// APB Module ddrphy_ao_conf
#define DDRPHY2AO_BASE (0x10340000)

// APB Module dramc__ao_conf
#define DRAMC2_AO_BASE (0x10342000)

// APB Module dramc_nao_conf
#define DRAMC2NAO_BASE (0x10344000)

// APB Module chn_emi
#define CHN2_EMI_BASE (0x10345000)
#define CHN2_EMI_CHN_EMI_CONA	((UINT32P)(CHN2_EMI_BASE+0x0000))
#define CHN2_EMI_CHN_EMI_CONB	((UINT32P)(CHN2_EMI_BASE+0x0008))
#define CHN2_EMI_CHN_EMI_CONC	((UINT32P)(CHN2_EMI_BASE+0x0010))
#define CHN2_EMI_CHN_EMI_MDCT	((UINT32P)(CHN2_EMI_BASE+0x0018))
#define CHN2_EMI_CHN_EMI_DFTA	((UINT32P)(CHN2_EMI_BASE+0x0040))
#define CHN2_EMI_CHN_EMI_DFTB	((UINT32P)(CHN2_EMI_BASE+0x0048))
#define CHN2_EMI_CHN_EMI_DFTC	((UINT32P)(CHN2_EMI_BASE+0x0050))
#define CHN2_EMI_CHN_EMI_DFTD	((UINT32P)(CHN2_EMI_BASE+0x0058))
#define CHN2_EMI_CHN_EMI_ARBI	((UINT32P)(CHN2_EMI_BASE+0x0140))
#define CHN2_EMI_CHN_EMI_ARBI_2ND	((UINT32P)(CHN2_EMI_BASE+0x0144))
#define CHN2_EMI_CHN_EMI_ARBJ	((UINT32P)(CHN2_EMI_BASE+0x0148))
#define CHN2_EMI_CHN_EMI_ARBJ_2ND	((UINT32P)(CHN2_EMI_BASE+0x014C))
#define CHN2_EMI_CHN_EMI_ARBK	((UINT32P)(CHN2_EMI_BASE+0x0150))
#define CHN2_EMI_CHN_EMI_ARBK_2ND	((UINT32P)(CHN2_EMI_BASE+0x0154))
#define CHN2_EMI_CHN_EMI_SLCT	((UINT32P)(CHN2_EMI_BASE+0x0158))
#define CHN2_EMI_CHN_EMI_ARB_RFF	((UINT32P)(CHN2_EMI_BASE+0x015C))
#define CHN2_EMI_CHN_EMI_ECO0	((UINT32P)(CHN2_EMI_BASE+0x03f0))
#define CHN2_EMI_CHN_EMI_ECO1	((UINT32P)(CHN2_EMI_BASE+0x03f4))
#define CHN2_EMI_CHN_EMI_ECO2	((UINT32P)(CHN2_EMI_BASE+0x03f8))
#define CHN2_EMI_CHN_EMI_ECO3	((UINT32P)(CHN2_EMI_BASE+0x03fC))
#define CHN2_EMI_CHN_EMI_SHF0	((UINT32P)(CHN2_EMI_BASE+0x0710))
#define CHN2_EMI_CHN_EMI_SNST	((UINT32P)(CHN2_EMI_BASE+0x09f8))
#define CHN2_EMI_CHN_EMI_BISTA	((UINT32P)(CHN2_EMI_BASE+0x0A00))
#define CHN2_EMI_CHN_EMI_BISTB	((UINT32P)(CHN2_EMI_BASE+0x0A04))
#define CHN2_EMI_CHN_EMI_DBGA	((UINT32P)(CHN2_EMI_BASE+0x0A80))
#define CHN2_EMI_CHN_EMI_DBGB	((UINT32P)(CHN2_EMI_BASE+0x0A84))
#define CHN2_EMI_CHN_EMI_DBGC	((UINT32P)(CHN2_EMI_BASE+0x0A88))
#define CHN2_EMI_CHN_EMI_DBGD	((UINT32P)(CHN2_EMI_BASE+0x0A8C))

// APB Module ddrphy_ao_conf
#define DDRPHY3AO_BASE (0x10348000)

// APB Module dramc__ao_conf
#define DRAMC3_AO_BASE (0x1034A000)

// APB Module dramc_nao_conf
#define DRAMC3NAO_BASE (0x1034C000)

// APB Module chn_emi
#define CHN3_EMI_BASE (0x1034D000)
#define CHN3_EMI_CHN_EMI_CONA	((UINT32P)(CHN3_EMI_BASE+0x0000))
#define CHN3_EMI_CHN_EMI_CONB	((UINT32P)(CHN3_EMI_BASE+0x0008))
#define CHN3_EMI_CHN_EMI_CONC	((UINT32P)(CHN3_EMI_BASE+0x0010))
#define CHN3_EMI_CHN_EMI_MDCT	((UINT32P)(CHN3_EMI_BASE+0x0018))
#define CHN3_EMI_CHN_EMI_DFTA	((UINT32P)(CHN3_EMI_BASE+0x0040))
#define CHN3_EMI_CHN_EMI_DFTB	((UINT32P)(CHN3_EMI_BASE+0x0048))
#define CHN3_EMI_CHN_EMI_DFTC	((UINT32P)(CHN3_EMI_BASE+0x0050))
#define CHN3_EMI_CHN_EMI_DFTD	((UINT32P)(CHN3_EMI_BASE+0x0058))
#define CHN3_EMI_CHN_EMI_ARBI	((UINT32P)(CHN3_EMI_BASE+0x0140))
#define CHN3_EMI_CHN_EMI_ARBI_2ND	((UINT32P)(CHN3_EMI_BASE+0x0144))
#define CHN3_EMI_CHN_EMI_ARBJ	((UINT32P)(CHN3_EMI_BASE+0x0148))
#define CHN3_EMI_CHN_EMI_ARBJ_2ND	((UINT32P)(CHN3_EMI_BASE+0x014C))
#define CHN3_EMI_CHN_EMI_ARBK	((UINT32P)(CHN3_EMI_BASE+0x0150))
#define CHN3_EMI_CHN_EMI_ARBK_2ND	((UINT32P)(CHN3_EMI_BASE+0x0154))
#define CHN3_EMI_CHN_EMI_SLCT	((UINT32P)(CHN3_EMI_BASE+0x0158))
#define CHN3_EMI_CHN_EMI_ARB_RFF	((UINT32P)(CHN3_EMI_BASE+0x015C))
#define CHN3_EMI_CHN_EMI_ECO0	((UINT32P)(CHN3_EMI_BASE+0x03f0))
#define CHN3_EMI_CHN_EMI_ECO1	((UINT32P)(CHN3_EMI_BASE+0x03f4))
#define CHN3_EMI_CHN_EMI_ECO2	((UINT32P)(CHN3_EMI_BASE+0x03f8))
#define CHN3_EMI_CHN_EMI_ECO3	((UINT32P)(CHN3_EMI_BASE+0x03fC))
#define CHN3_EMI_CHN_EMI_SHF0	((UINT32P)(CHN3_EMI_BASE+0x0710))
#define CHN3_EMI_CHN_EMI_SNST	((UINT32P)(CHN3_EMI_BASE+0x09f8))
#define CHN3_EMI_CHN_EMI_BISTA	((UINT32P)(CHN3_EMI_BASE+0x0A00))
#define CHN3_EMI_CHN_EMI_BISTB	((UINT32P)(CHN3_EMI_BASE+0x0A04))
#define CHN3_EMI_CHN_EMI_DBGA	((UINT32P)(CHN3_EMI_BASE+0x0A80))
#define CHN3_EMI_CHN_EMI_DBGB	((UINT32P)(CHN3_EMI_BASE+0x0A84))
#define CHN3_EMI_CHN_EMI_DBGC	((UINT32P)(CHN3_EMI_BASE+0x0A88))
#define CHN3_EMI_CHN_EMI_DBGD	((UINT32P)(CHN3_EMI_BASE+0x0A8C))

// APB Module ddrphy
#define DDRPHY_BASE (0x10332000)

// APB Module auxadc
#define AUXADC_BASE (0x10370000)
#define AUXADC_CON0	((UINT16P)(AUXADC_BASE+0x00))
#define AUXADC_CON1	((UINT16P)(AUXADC_BASE+0x04))
#define AUXADC_CON1_SET	((UINT16P)(AUXADC_BASE+0x08))
#define AUXADC_CON1_CLR	((UINT16P)(AUXADC_BASE+0x0C))
#define AUXADC_CON2	((UINT16P)(AUXADC_BASE+0x10))
#define AUXADC_DAT0	((UINT16P)(AUXADC_BASE+0x14))
#define AUXADC_DAT1	((UINT16P)(AUXADC_BASE+0x18))
#define AUXADC_DAT2	((UINT16P)(AUXADC_BASE+0x1C))
#define AUXADC_DAT3	((UINT16P)(AUXADC_BASE+0x20))
#define AUXADC_DAT4	((UINT16P)(AUXADC_BASE+0x24))
#define AUXADC_DAT5	((UINT16P)(AUXADC_BASE+0x28))
#define AUXADC_DAT6	((UINT16P)(AUXADC_BASE+0x2C))
#define AUXADC_DAT7	((UINT16P)(AUXADC_BASE+0x30))
#define AUXADC_DAT8	((UINT16P)(AUXADC_BASE+0x34))
#define AUXADC_DAT9	((UINT16P)(AUXADC_BASE+0x38))
#define AUXADC_DAT10	((UINT16P)(AUXADC_BASE+0x3C))
#define AUXADC_DAT11	((UINT16P)(AUXADC_BASE+0x40))
#define AUXADC_DAT12	((UINT16P)(AUXADC_BASE+0x44))
#define AUXADC_DAT13	((UINT16P)(AUXADC_BASE+0x48))
#define AUXADC_DAT14	((UINT16P)(AUXADC_BASE+0x4C))
#define AUXADC_DAT15	((UINT16P)(AUXADC_BASE+0x50))
#define AUXADC_TS_DEBT0	((UINT16P)(AUXADC_BASE+0x54))
#define AUXADC_TS_DEBT1	((UINT16P)(AUXADC_BASE+0x58))
#define AUXADC_TS_CMD	((UINT16P)(AUXADC_BASE+0x5C))
#define AUXADC_TS_ADDR	((UINT16P)(AUXADC_BASE+0x60))
#define AUXADC_TS_CON0	((UINT16P)(AUXADC_BASE+0x64))
#define AUXADC_TS_CON1	((UINT16P)(AUXADC_BASE+0x68))
#define AUXADC_TS_CON2	((UINT16P)(AUXADC_BASE+0x6C))
#define AUXADC_TS_CON3	((UINT16P)(AUXADC_BASE+0x70))
#define AUXADC_TS_DAT0	((UINT16P)(AUXADC_BASE+0x74))
#define AUXADC_TS_DAT1	((UINT16P)(AUXADC_BASE+0x78))
#define AUXADC_TS_DAT2	((UINT16P)(AUXADC_BASE+0x7C))
#define AUXADC_TS_DAT3	((UINT16P)(AUXADC_BASE+0x80))
#define AUXADC_DET_VOLT	((UINT16P)(AUXADC_BASE+0x84))
#define AUXADC_DET_SEL	((UINT16P)(AUXADC_BASE+0x88))
#define AUXADC_DET_PERIOD	((UINT16P)(AUXADC_BASE+0x8C))
#define AUXADC_DET_DEBT	((UINT16P)(AUXADC_BASE+0x90))
#define AUXADC_MISC	((UINT16P)(AUXADC_BASE+0x94))
#define AUXADC_ECC	((UINT16P)(AUXADC_BASE+0x98))
#define AUXADC_SAMPLE_LIST	((UINT16P)(AUXADC_BASE+0x9C))
#define AUXADC_ABIST_PERIOD	((UINT16P)(AUXADC_BASE+0xA0))
#define AUXADC_TST	((UINT16P)(AUXADC_BASE+0xA4))
#define AUXADC_SPL_EN	((UINT16P)(AUXADC_BASE+0xB0))
#define AUXADC_SPL_CFG0	((UINT16P)(AUXADC_BASE+0xB4))
#define AUXADC_SPL_CFG1	((UINT16P)(AUXADC_BASE+0xB8))
#define AUXADC_SPL_CFG2	((UINT16P)(AUXADC_BASE+0xBC))
#define AUXADC_SPL_CFG3	((UINT16P)(AUXADC_BASE+0xC0))
#define AUXADC_SPL_CFG4	((UINT16P)(AUXADC_BASE+0xC4))
#define AUXADC_SPL_CFG5	((UINT16P)(AUXADC_BASE+0xC8))
#define AUXADC_SPL_CFG6	((UINT16P)(AUXADC_BASE+0xCC))
#define AUXADC_SPL_CFG7	((UINT16P)(AUXADC_BASE+0xD0))
#define AUXADC_TS_RAW_CON	((UINT16P)(AUXADC_BASE+0x100))
#define AUXADC_TS_AUTO_TIME	((UINT16P)(AUXADC_BASE+0x104))
#define AUXADC_TS_RAW_X_DAT0	((UINT16P)(AUXADC_BASE+0x200))
#define AUXADC_TS_RAW_X_DAT1	((UINT16P)(AUXADC_BASE+0x204))
#define AUXADC_TS_RAW_X_DAT2	((UINT16P)(AUXADC_BASE+0x208))
#define AUXADC_TS_RAW_X_DAT3	((UINT16P)(AUXADC_BASE+0x20C))
#define AUXADC_TS_RAW_X_DAT4	((UINT16P)(AUXADC_BASE+0x210))
#define AUXADC_TS_RAW_X_DAT5	((UINT16P)(AUXADC_BASE+0x214))
#define AUXADC_TS_RAW_X_DAT6	((UINT16P)(AUXADC_BASE+0x218))
#define AUXADC_TS_RAW_X_DAT7	((UINT16P)(AUXADC_BASE+0x21C))
#define AUXADC_TS_RAW_Y_DAT0	((UINT16P)(AUXADC_BASE+0x220))
#define AUXADC_TS_RAW_Y_DAT1	((UINT16P)(AUXADC_BASE+0x224))
#define AUXADC_TS_RAW_Y_DAT2	((UINT16P)(AUXADC_BASE+0x228))
#define AUXADC_TS_RAW_Y_DAT3	((UINT16P)(AUXADC_BASE+0x22C))
#define AUXADC_TS_RAW_Y_DAT4	((UINT16P)(AUXADC_BASE+0x230))
#define AUXADC_TS_RAW_Y_DAT5	((UINT16P)(AUXADC_BASE+0x234))
#define AUXADC_TS_RAW_Y_DAT6	((UINT16P)(AUXADC_BASE+0x238))
#define AUXADC_TS_RAW_Y_DAT7	((UINT16P)(AUXADC_BASE+0x23C))
#define AUXADC_TS_RAW_Z1_DAT0	((UINT16P)(AUXADC_BASE+0x240))
#define AUXADC_TS_RAW_Z1_DAT1	((UINT16P)(AUXADC_BASE+0x244))
#define AUXADC_TS_RAW_Z1_DAT2	((UINT16P)(AUXADC_BASE+0x248))
#define AUXADC_TS_RAW_Z1_DAT3	((UINT16P)(AUXADC_BASE+0x24C))
#define AUXADC_TS_RAW_Z1_DAT4	((UINT16P)(AUXADC_BASE+0x250))
#define AUXADC_TS_RAW_Z1_DAT5	((UINT16P)(AUXADC_BASE+0x254))
#define AUXADC_TS_RAW_Z1_DAT6	((UINT16P)(AUXADC_BASE+0x258))
#define AUXADC_TS_RAW_Z1_DAT7	((UINT16P)(AUXADC_BASE+0x25C))
#define AUXADC_TS_RAW_Z2_DAT0	((UINT16P)(AUXADC_BASE+0x260))
#define AUXADC_TS_RAW_Z2_DAT1	((UINT16P)(AUXADC_BASE+0x264))
#define AUXADC_TS_RAW_Z2_DAT2	((UINT16P)(AUXADC_BASE+0x268))
#define AUXADC_TS_RAW_Z2_DAT3	((UINT16P)(AUXADC_BASE+0x26C))
#define AUXADC_TS_RAW_Z2_DAT4	((UINT16P)(AUXADC_BASE+0x270))
#define AUXADC_TS_RAW_Z2_DAT5	((UINT16P)(AUXADC_BASE+0x274))
#define AUXADC_TS_RAW_Z2_DAT6	((UINT16P)(AUXADC_BASE+0x278))
#define AUXADC_TS_RAW_Z2_DAT7	((UINT16P)(AUXADC_BASE+0x27C))
#define AUXADC_AUXIF_CFG0	((UINT16P)(AUXADC_BASE+0x108))
#define AUXADC_AUXIF_CFG1	((UINT16P)(AUXADC_BASE+0x10C))

// APB Module infracfg
#define INFRACFG_BASE (0x10260000)
#define INFRA_TOPAXI_SI0_STA	((UINT32P)(INFRACFG_BASE+0x000))
#define INFRA_TOPAXI_MI_STA	((UINT32P)(INFRACFG_BASE+0x004))
#define INFRASYS_QAXI_STA	((UINT32P)(INFRACFG_BASE+0x008))
#define INFRA_MCI_SI0_STA	((UINT32P)(INFRACFG_BASE+0x010))
#define INFRA_MCI_SI1_STA	((UINT32P)(INFRACFG_BASE+0x014))
#define INFRA_MCI_SI2_STA	((UINT32P)(INFRACFG_BASE+0x018))
#define INFRA_DEBUG_SNAPSHOT	((UINT32P)(INFRACFG_BASE+0x01C))
#define INFRA_MCI_MI0_STA	((UINT32P)(INFRACFG_BASE+0x020))
#define INFRA_MCI_MI1_STA	((UINT32P)(INFRACFG_BASE+0x024))
#define INFRA_QAXI2MCU_X2S_0_STA	((UINT32P)(INFRACFG_BASE+0x028))
#define INFRA_QAXI2MCU_X2S_1_STA	((UINT32P)(INFRACFG_BASE+0x02C))
#define INFRA_QAXI2MCU_S2P_0_STA	((UINT32P)(INFRACFG_BASE+0x030))
#define INFRA_QAXI2MCU_S2P_1_STA	((UINT32P)(INFRACFG_BASE+0x034))
#define INFRA_MIPI_ASYNC_APB_STA	((UINT32P)(INFRACFG_BASE+0x040))
#define INFRA_APMIXEDSYS_ASYNC_APB_STA	((UINT32P)(INFRACFG_BASE+0x044))
#define INFRA_EFUSEC_ASYNC_APB_STA	((UINT32P)(INFRACFG_BASE+0x048))
#define INFRA_TOP_DBG_CON0	((UINT32P)(INFRACFG_BASE+0x100))
#define INFRA_TOP_DBG_CON1	((UINT32P)(INFRACFG_BASE+0x104))
#define INFRA_TOP_DBG_CON2	((UINT32P)(INFRACFG_BASE+0x108))
#define INFRA_TOP_DBG_CON3	((UINT32P)(INFRACFG_BASE+0x10C))
#define INFRA_BUS_IDLE_STA1	((UINT32P)(INFRACFG_BASE+0x180))
#define INFRA_BUS_IDLE_STA2	((UINT32P)(INFRACFG_BASE+0x184))
#define INFRA_BUS_IDLE_STA3	((UINT32P)(INFRACFG_BASE+0x188))
#define INFRA_BUS_IDLE_STA4	((UINT32P)(INFRACFG_BASE+0x18C))
#define INFRA_BUS_IDLE_STA5	((UINT32P)(INFRACFG_BASE+0x190))
#define INFRA_BUS_IDLE_STA6	((UINT32P)(INFRACFG_BASE+0x194))
#define INFRA_BUS_IDLE_STA7	((UINT32P)(INFRACFG_BASE+0x198))
#define INFRA_BUS_IDLE_STA8	((UINT32P)(INFRACFG_BASE+0x19C))
#define INFRA_SCPSYS_DBG_SEL	((UINT32P)(INFRACFG_BASE+0x200))
#define INFRA_MD1_BOOT_STA0	((UINT32P)(INFRACFG_BASE+0x300))
#define INFRA_MD1_BOOT_STA1	((UINT32P)(INFRACFG_BASE+0x304))
#define INFRA_C2K_BOOT_STA0	((UINT32P)(INFRACFG_BASE+0x308))
#define INFRA_C2K_BOOT_STA1	((UINT32P)(INFRACFG_BASE+0x30C))
#define MD2AP_DUMMY	((UINT32P)(INFRACFG_BASE+0x310))
#define DXH_PUB_ENV_CC_HOST_INT_REG_OFFSET	((UINT32P)(INFRACFG_BASE+0x314))
#define DXH_SEC_ENV_CC_HOST_INT_REG_OFFSET	((UINT32P)(INFRACFG_BASE+0x318))
#define INFRA_BND_PDN0_SET	((UINT32P)(INFRACFG_BASE+0x320))
#define INFRA_BND_PDN0_CLR	((UINT32P)(INFRACFG_BASE+0x324))
#define INFRA_BND_PDN0_STA	((UINT32P)(INFRACFG_BASE+0x328))
#define INFRA_BND_PDN1_SET	((UINT32P)(INFRACFG_BASE+0x330))
#define INFRA_BND_PDN1_CLR	((UINT32P)(INFRACFG_BASE+0x334))
#define INFRA_BND_PDN1_STA	((UINT32P)(INFRACFG_BASE+0x338))
#define INFRA_BND_PDN0_EN	((UINT32P)(INFRACFG_BASE+0x340))
#define INFRA_BND_PDN1_EN	((UINT32P)(INFRACFG_BASE+0x344))

// APB Module bus_dbg_tracker_cfg
#define BUS_DBG_BASE (0x10261000)
#define BUS_DBG_CON	((UINT32P)(BUS_DBG_BASE+0x0))
#define BUS_DBG_TIMER_CON0	((UINT32P)(BUS_DBG_BASE+0x4))
#define BUS_DBG_TIMER_CON1	((UINT32P)(BUS_DBG_BASE+0x8))
#define BUS_DBG_TIMER0	((UINT32P)(BUS_DBG_BASE+0xC))
#define BUS_DBG_TIMER1	((UINT32P)(BUS_DBG_BASE+0x10))
#define BUS_DBG_WP	((UINT32P)(BUS_DBG_BASE+0x14))
#define BUS_DBG_WP_MASK	((UINT32P)(BUS_DBG_BASE+0x18))
#define BUS_DBG_MON	((UINT32P)(BUS_DBG_BASE+0x1C))
#define BUS_DBG_AR_TRACK0_L	((UINT32P)(BUS_DBG_BASE+0x100))
#define BUS_DBG_AR_TRACK0_H	((UINT32P)(BUS_DBG_BASE+0x104))
#define BUS_DBG_AR_TRACK1_L	((UINT32P)(BUS_DBG_BASE+0x108))
#define BUS_DBG_AR_TRACK1_H	((UINT32P)(BUS_DBG_BASE+0x10C))
#define BUS_DBG_AR_TRACK2_L	((UINT32P)(BUS_DBG_BASE+0x110))
#define BUS_DBG_AR_TRACK2_H	((UINT32P)(BUS_DBG_BASE+0x114))
#define BUS_DBG_AR_TRACK3_L	((UINT32P)(BUS_DBG_BASE+0x118))
#define BUS_DBG_AR_TRACK3_H	((UINT32P)(BUS_DBG_BASE+0x11C))
#define BUS_DBG_AR_TRACK4_L	((UINT32P)(BUS_DBG_BASE+0x120))
#define BUS_DBG_AR_TRACK4_H	((UINT32P)(BUS_DBG_BASE+0x124))
#define BUS_DBG_AR_TRACK5_L	((UINT32P)(BUS_DBG_BASE+0x128))
#define BUS_DBG_AR_TRACK5_H	((UINT32P)(BUS_DBG_BASE+0x12C))
#define BUS_DBG_AR_TRACK6_L	((UINT32P)(BUS_DBG_BASE+0x130))
#define BUS_DBG_AR_TRACK6_H	((UINT32P)(BUS_DBG_BASE+0x134))
#define BUS_DBG_AR_TRACK7_L	((UINT32P)(BUS_DBG_BASE+0x138))
#define BUS_DBG_AR_TRACK7_H	((UINT32P)(BUS_DBG_BASE+0x13C))
#define BUS_DBG_AR_TRANS0_TID	((UINT32P)(BUS_DBG_BASE+0x180))
#define BUS_DBG_AR_TRANS1_TID	((UINT32P)(BUS_DBG_BASE+0x184))
#define BUS_DBG_AR_TRANS2_TID	((UINT32P)(BUS_DBG_BASE+0x188))
#define BUS_DBG_AR_TRANS3_TID	((UINT32P)(BUS_DBG_BASE+0x18C))
#define BUS_DBG_AR_TRANS4_TID	((UINT32P)(BUS_DBG_BASE+0x190))
#define BUS_DBG_AR_TRANS5_TID	((UINT32P)(BUS_DBG_BASE+0x194))
#define BUS_DBG_AR_TRANS6_TID	((UINT32P)(BUS_DBG_BASE+0x198))
#define BUS_DBG_AR_TRANS7_TID	((UINT32P)(BUS_DBG_BASE+0x19C))
#define BUS_DBG_AW_TRACK0_L	((UINT32P)(BUS_DBG_BASE+0x200))
#define BUS_DBG_AW_TRACK0_H	((UINT32P)(BUS_DBG_BASE+0x204))
#define BUS_DBG_AW_TRACK1_L	((UINT32P)(BUS_DBG_BASE+0x208))
#define BUS_DBG_AW_TRACK1_H	((UINT32P)(BUS_DBG_BASE+0x20C))
#define BUS_DBG_AW_TRACK2_L	((UINT32P)(BUS_DBG_BASE+0x210))
#define BUS_DBG_AW_TRACK2_H	((UINT32P)(BUS_DBG_BASE+0x214))
#define BUS_DBG_AW_TRACK3_L	((UINT32P)(BUS_DBG_BASE+0x218))
#define BUS_DBG_AW_TRACK3_H	((UINT32P)(BUS_DBG_BASE+0x21C))
#define BUS_DBG_AW_TRACK4_L	((UINT32P)(BUS_DBG_BASE+0x220))
#define BUS_DBG_AW_TRACK4_H	((UINT32P)(BUS_DBG_BASE+0x224))
#define BUS_DBG_AW_TRACK5_L	((UINT32P)(BUS_DBG_BASE+0x228))
#define BUS_DBG_AW_TRACK5_H	((UINT32P)(BUS_DBG_BASE+0x22C))
#define BUS_DBG_AW_TRACK6_L	((UINT32P)(BUS_DBG_BASE+0x230))
#define BUS_DBG_AW_TRACK6_H	((UINT32P)(BUS_DBG_BASE+0x234))
#define BUS_DBG_AW_TRACK7_L	((UINT32P)(BUS_DBG_BASE+0x238))
#define BUS_DBG_AW_TRACK7_H	((UINT32P)(BUS_DBG_BASE+0x23C))
#define BUS_DBG_AW_TRANS0_TID	((UINT32P)(BUS_DBG_BASE+0x280))
#define BUS_DBG_AW_TRANS1_TID	((UINT32P)(BUS_DBG_BASE+0x284))
#define BUS_DBG_AW_TRANS2_TID	((UINT32P)(BUS_DBG_BASE+0x288))
#define BUS_DBG_AW_TRANS3_TID	((UINT32P)(BUS_DBG_BASE+0x28C))
#define BUS_DBG_AW_TRANS4_TID	((UINT32P)(BUS_DBG_BASE+0x290))
#define BUS_DBG_AW_TRANS5_TID	((UINT32P)(BUS_DBG_BASE+0x294))
#define BUS_DBG_AW_TRANS6_TID	((UINT32P)(BUS_DBG_BASE+0x298))
#define BUS_DBG_AW_TRANS7_TID	((UINT32P)(BUS_DBG_BASE+0x29C))

// APB Module infra_mbist
#define INFRA_MBIST_BASE (0x10262000)
#define INFRA_MBIST_RSTB	((UINT32P)(INFRA_MBIST_BASE+0x0))
#define INFRA_MBIST_BACKGROUND	((UINT32P)(INFRA_MBIST_BASE+0x4))
#define INFRA_MBIST_DELSEL0	((UINT32P)(INFRA_MBIST_BASE+0x8))
#define INFRA_MBIST_DELSEL1	((UINT32P)(INFRA_MBIST_BASE+0xc))
#define INFRA_MBIST_DELSEL2	((UINT32P)(INFRA_MBIST_BASE+0x10))
#define INFRA_MBIST_BSEL0	((UINT32P)(INFRA_MBIST_BASE+0x14))
#define INFRA_MBIST_BSEL1	((UINT32P)(INFRA_MBIST_BASE+0x18))
#define INFRA_MBIST_BSEL2	((UINT32P)(INFRA_MBIST_BASE+0x1c))
#define INFRA_MBIST_BSEL3	((UINT32P)(INFRA_MBIST_BASE+0x20))
#define INFRA_MBIST_SLEEP0	((UINT32P)(INFRA_MBIST_BASE+0x24))
#define INFRA_MBIST_HOLDB0	((UINT32P)(INFRA_MBIST_BASE+0x28))
#define INFRA_MBIST_MODE0	((UINT32P)(INFRA_MBIST_BASE+0x2c))
#define INFRA_MBIST_MODE1	((UINT32P)(INFRA_MBIST_BASE+0x30))
#define INFRA_MBIST_DEBUG0	((UINT32P)(INFRA_MBIST_BASE+0x34))
#define INFRA_MBIST_DONE	((UINT32P)(INFRA_MBIST_BASE+0x38))
#define INFRA_MBIST_DONE1	((UINT32P)(INFRA_MBIST_BASE+0x3c))
#define INFRA_MBIST_FAIL	((UINT32P)(INFRA_MBIST_BASE+0x40))
#define INFRA_MBIST_FAIL1	((UINT32P)(INFRA_MBIST_BASE+0x44))
#define INFRA_MBIST_FAIL2	((UINT32P)(INFRA_MBIST_BASE+0x48))
#define INFRA_MBIST_DIAG_SCANOUT	((UINT32P)(INFRA_MBIST_BASE+0x4c))
#define INFRA_MBIST_PRE_FUSE	((UINT32P)(INFRA_MBIST_BASE+0x50))
#define INFRA_MBIST_RP_OK	((UINT32P)(INFRA_MBIST_BASE+0x54))
#define INFRA_MBIST_RP_FAIL	((UINT32P)(INFRA_MBIST_BASE+0x58))
#define INFRA_MBIST_RP_OK1	((UINT32P)(INFRA_MBIST_BASE+0x5C))
#define INFRA_MBIST_RP_FAIL1	((UINT32P)(INFRA_MBIST_BASE+0x60))

// APB Module ccif
#define MD_CCIF0_BASE (0xC0700000)
#define MD_CCIF0_CCIF_AP_CTL	((UINT32P)(MD_CCIF0_BASE+0x000))
#define MD_CCIF0_CCIF_AP_BSY	((UINT32P)(MD_CCIF0_BASE+0x004))
#define MD_CCIF0_CCIF_AP_START	((UINT32P)(MD_CCIF0_BASE+0x008))
#define MD_CCIF0_CCIF_AP_WCH	((UINT32P)(MD_CCIF0_BASE+0x00c))
#define MD_CCIF0_CCIF_AP_DAT	((UINT32P)(MD_CCIF0_BASE+0x100))
#define MD_CCIF0_CCIF_AP_RCH	((UINT32P)(MD_CCIF0_BASE+0x010))
#define MD_CCIF0_CCIF_AP_ACK	((UINT32P)(MD_CCIF0_BASE+0x014))
#define MD_CCIF0_CCIF_MD_CTL	((UINT32P)(MD_CCIF0_BASE+0x000))
#define MD_CCIF0_CCIF_MD_BSY	((UINT32P)(MD_CCIF0_BASE+0x004))
#define MD_CCIF0_CCIF_MD_START	((UINT32P)(MD_CCIF0_BASE+0x008))
#define MD_CCIF0_CCIF_MD_WCH	((UINT32P)(MD_CCIF0_BASE+0x00c))
#define MD_CCIF0_CCIF_MD_DAT	((UINT32P)(MD_CCIF0_BASE+0x100))
#define MD_CCIF0_CCIF_MD_RCH	((UINT32P)(MD_CCIF0_BASE+0x010))
#define MD_CCIF0_CCIF_MD_ACK	((UINT32P)(MD_CCIF0_BASE+0x014))

// APB Module ccif
#define MD_CCIF1_BASE (0x10701000)
#define MD_CCIF1_CCIF_AP_CTL	((UINT32P)(MD_CCIF1_BASE+0x000))
#define MD_CCIF1_CCIF_AP_BSY	((UINT32P)(MD_CCIF1_BASE+0x004))
#define MD_CCIF1_CCIF_AP_START	((UINT32P)(MD_CCIF1_BASE+0x008))
#define MD_CCIF1_CCIF_AP_WCH	((UINT32P)(MD_CCIF1_BASE+0x00c))
#define MD_CCIF1_CCIF_AP_DAT	((UINT32P)(MD_CCIF1_BASE+0x100))
#define MD_CCIF1_CCIF_AP_RCH	((UINT32P)(MD_CCIF1_BASE+0x010))
#define MD_CCIF1_CCIF_AP_ACK	((UINT32P)(MD_CCIF1_BASE+0x014))
#define MD_CCIF1_CCIF_MD_CTL	((UINT32P)(MD_CCIF1_BASE+0x000))
#define MD_CCIF1_CCIF_MD_BSY	((UINT32P)(MD_CCIF1_BASE+0x004))
#define MD_CCIF1_CCIF_MD_START	((UINT32P)(MD_CCIF1_BASE+0x008))
#define MD_CCIF1_CCIF_MD_WCH	((UINT32P)(MD_CCIF1_BASE+0x00c))
#define MD_CCIF1_CCIF_MD_DAT	((UINT32P)(MD_CCIF1_BASE+0x100))
#define MD_CCIF1_CCIF_MD_RCH	((UINT32P)(MD_CCIF1_BASE+0x010))
#define MD_CCIF1_CCIF_MD_ACK	((UINT32P)(MD_CCIF1_BASE+0x014))

// APB Module ccif
#define MD_CCIF2_BASE (0xC0702000)
#define MD_CCIF2_CCIF_AP_CTL	((UINT32P)(MD_CCIF2_BASE+0x000))
#define MD_CCIF2_CCIF_AP_BSY	((UINT32P)(MD_CCIF2_BASE+0x004))
#define MD_CCIF2_CCIF_AP_START	((UINT32P)(MD_CCIF2_BASE+0x008))
#define MD_CCIF2_CCIF_AP_WCH	((UINT32P)(MD_CCIF2_BASE+0x00c))
#define MD_CCIF2_CCIF_AP_DAT	((UINT32P)(MD_CCIF2_BASE+0x100))
#define MD_CCIF2_CCIF_AP_RCH	((UINT32P)(MD_CCIF2_BASE+0x010))
#define MD_CCIF2_CCIF_AP_ACK	((UINT32P)(MD_CCIF2_BASE+0x014))
#define MD_CCIF2_CCIF_MD_CTL	((UINT32P)(MD_CCIF2_BASE+0x000))
#define MD_CCIF2_CCIF_MD_BSY	((UINT32P)(MD_CCIF2_BASE+0x004))
#define MD_CCIF2_CCIF_MD_START	((UINT32P)(MD_CCIF2_BASE+0x008))
#define MD_CCIF2_CCIF_MD_WCH	((UINT32P)(MD_CCIF2_BASE+0x00c))
#define MD_CCIF2_CCIF_MD_DAT	((UINT32P)(MD_CCIF2_BASE+0x100))
#define MD_CCIF2_CCIF_MD_RCH	((UINT32P)(MD_CCIF2_BASE+0x010))
#define MD_CCIF2_CCIF_MD_ACK	((UINT32P)(MD_CCIF2_BASE+0x014))

// APB Module ccif
#define MD_CCIF3_BASE (0x10703000)
#define MD_CCIF3_CCIF_AP_CTL	((UINT32P)(MD_CCIF3_BASE+0x000))
#define MD_CCIF3_CCIF_AP_BSY	((UINT32P)(MD_CCIF3_BASE+0x004))
#define MD_CCIF3_CCIF_AP_START	((UINT32P)(MD_CCIF3_BASE+0x008))
#define MD_CCIF3_CCIF_AP_WCH	((UINT32P)(MD_CCIF3_BASE+0x00c))
#define MD_CCIF3_CCIF_AP_DAT	((UINT32P)(MD_CCIF3_BASE+0x100))
#define MD_CCIF3_CCIF_AP_RCH	((UINT32P)(MD_CCIF3_BASE+0x010))
#define MD_CCIF3_CCIF_AP_ACK	((UINT32P)(MD_CCIF3_BASE+0x014))
#define MD_CCIF3_CCIF_MD_CTL	((UINT32P)(MD_CCIF3_BASE+0x000))
#define MD_CCIF3_CCIF_MD_BSY	((UINT32P)(MD_CCIF3_BASE+0x004))
#define MD_CCIF3_CCIF_MD_START	((UINT32P)(MD_CCIF3_BASE+0x008))
#define MD_CCIF3_CCIF_MD_WCH	((UINT32P)(MD_CCIF3_BASE+0x00c))
#define MD_CCIF3_CCIF_MD_DAT	((UINT32P)(MD_CCIF3_BASE+0x100))
#define MD_CCIF3_CCIF_MD_RCH	((UINT32P)(MD_CCIF3_BASE+0x010))
#define MD_CCIF3_CCIF_MD_ACK	((UINT32P)(MD_CCIF3_BASE+0x014))

// APB Module therm_ctrl
#define THERM_CTRL_BASE (0x102A0000)
#define TEMPMONCTL0	((UINT32P)(THERM_CTRL_BASE+0x000))
#define TEMPMONCTL1	((UINT32P)(THERM_CTRL_BASE+0x004))
#define TEMPMONCTL2	((UINT32P)(THERM_CTRL_BASE+0x008))
#define TEMPMONINT	((UINT32P)(THERM_CTRL_BASE+0x00C))
#define TEMPMONINTSTS	((UINT32P)(THERM_CTRL_BASE+0x010))
#define TEMPMONIDET0	((UINT32P)(THERM_CTRL_BASE+0x014))
#define TEMPMONIDET1	((UINT32P)(THERM_CTRL_BASE+0x018))
#define TEMPMONIDET2	((UINT32P)(THERM_CTRL_BASE+0x01c))
#define TEMPMONINTCLR	((UINT32P)(THERM_CTRL_BASE+0x020))
#define TEMPH2NTHRE	((UINT32P)(THERM_CTRL_BASE+0x024))
#define TEMPHTHRE	((UINT32P)(THERM_CTRL_BASE+0x028))
#define TEMPCTHRE	((UINT32P)(THERM_CTRL_BASE+0x02C))
#define TEMPOFFSETH	((UINT32P)(THERM_CTRL_BASE+0x030))
#define TEMPOFFSETL	((UINT32P)(THERM_CTRL_BASE+0x034))
#define TEMPMSRCTL0	((UINT32P)(THERM_CTRL_BASE+0x038))
#define TEMPMSRCTL1	((UINT32P)(THERM_CTRL_BASE+0x03C))
#define TEMPAHBPOLL	((UINT32P)(THERM_CTRL_BASE+0x040))
#define TEMPAHBTO	((UINT32P)(THERM_CTRL_BASE+0x044))
#define TEMPADCPNP0	((UINT32P)(THERM_CTRL_BASE+0x048))
#define TEMPADCPNP1	((UINT32P)(THERM_CTRL_BASE+0x04C))
#define TEMPADCPNP2	((UINT32P)(THERM_CTRL_BASE+0x050))
#define TEMPADCMUX	((UINT32P)(THERM_CTRL_BASE+0x054))
#define TEMPADCEXT	((UINT32P)(THERM_CTRL_BASE+0x058))
#define TEMPADCEXT1	((UINT32P)(THERM_CTRL_BASE+0x05C))
#define TEMPADCEN	((UINT32P)(THERM_CTRL_BASE+0x060))
#define TEMPPNPMUXADDR	((UINT32P)(THERM_CTRL_BASE+0x064))
#define TEMPADCMUXADDR	((UINT32P)(THERM_CTRL_BASE+0x068))
#define TEMPADCEXTADDR	((UINT32P)(THERM_CTRL_BASE+0x06C))
#define TEMPADCEXT1ADDR	((UINT32P)(THERM_CTRL_BASE+0x070))
#define TEMPADCENADDR	((UINT32P)(THERM_CTRL_BASE+0x074))
#define TEMPADCVALIDADDR	((UINT32P)(THERM_CTRL_BASE+0x078))
#define TEMPADCVOLTADDR	((UINT32P)(THERM_CTRL_BASE+0x07C))
#define TEMPRDCTRL	((UINT32P)(THERM_CTRL_BASE+0x080))
#define TEMPADCVALIDMASK	((UINT32P)(THERM_CTRL_BASE+0x084))
#define TEMPADCVOLTAGESHIFT	((UINT32P)(THERM_CTRL_BASE+0x088))
#define TEMPADCWRITECTRL	((UINT32P)(THERM_CTRL_BASE+0x08C))
#define TEMPMSR0	((UINT32P)(THERM_CTRL_BASE+0x090))
#define TEMPMSR1	((UINT32P)(THERM_CTRL_BASE+0x094))
#define TEMPMSR2	((UINT32P)(THERM_CTRL_BASE+0x098))
#define TEMPADCHADDR	((UINT32P)(THERM_CTRL_BASE+0x09C))
#define TEMPIMMD0	((UINT32P)(THERM_CTRL_BASE+0x0A0))
#define TEMPIMMD1	((UINT32P)(THERM_CTRL_BASE+0x0A4))
#define TEMPIMMD2	((UINT32P)(THERM_CTRL_BASE+0x0A8))
#define TEMPMONIDET3	((UINT32P)(THERM_CTRL_BASE+0x0B0))
#define TEMPADCPNP3	((UINT32P)(THERM_CTRL_BASE+0x0B4))
#define TEMPMSR3	((UINT32P)(THERM_CTRL_BASE+0x0B8))
#define TEMPIMMD3	((UINT32P)(THERM_CTRL_BASE+0x0BC))
#define TEMPPROTCTL	((UINT32P)(THERM_CTRL_BASE+0x0C0))
#define TEMPPROTTA	((UINT32P)(THERM_CTRL_BASE+0x0C4))
#define TEMPPROTTB	((UINT32P)(THERM_CTRL_BASE+0x0C8))
#define TEMPPROTTC	((UINT32P)(THERM_CTRL_BASE+0x0CC))
#define TEMPSPARE0	((UINT32P)(THERM_CTRL_BASE+0x0F0))
#define TEMPSPARE1	((UINT32P)(THERM_CTRL_BASE+0x0F4))
#define TEMPSPARE2	((UINT32P)(THERM_CTRL_BASE+0x0F8))
#define TEMPSPARE3	((UINT32P)(THERM_CTRL_BASE+0x0FC))
#define TEMPMONCTL0_1	((UINT32P)(THERM_CTRL_BASE+0x100))
#define TEMPMONCTL1_1	((UINT32P)(THERM_CTRL_BASE+0x104))
#define TEMPMONCTL2_1	((UINT32P)(THERM_CTRL_BASE+0x108))
#define TEMPMONINT_1	((UINT32P)(THERM_CTRL_BASE+0x10C))
#define TEMPMONINTSTS_1	((UINT32P)(THERM_CTRL_BASE+0x110))
#define TEMPMONIDET0_1	((UINT32P)(THERM_CTRL_BASE+0x114))
#define TEMPMONIDET1_1	((UINT32P)(THERM_CTRL_BASE+0x118))
#define TEMPMONIDET2_1	((UINT32P)(THERM_CTRL_BASE+0x11c))
#define TEMPMONINTCLR_1	((UINT32P)(THERM_CTRL_BASE+0x120))
#define TEMPH2NTHRE_1	((UINT32P)(THERM_CTRL_BASE+0x124))
#define TEMPHTHRE_1	((UINT32P)(THERM_CTRL_BASE+0x128))
#define TEMPCTHRE_1	((UINT32P)(THERM_CTRL_BASE+0x12C))
#define TEMPOFFSETH_1	((UINT32P)(THERM_CTRL_BASE+0x130))
#define TEMPOFFSETL_1	((UINT32P)(THERM_CTRL_BASE+0x134))
#define TEMPMSRCTL0_1	((UINT32P)(THERM_CTRL_BASE+0x138))
#define TEMPMSRCTL1_1	((UINT32P)(THERM_CTRL_BASE+0x13C))
#define TEMPAHBPOLL_1	((UINT32P)(THERM_CTRL_BASE+0x140))
#define TEMPAHBTO_1	((UINT32P)(THERM_CTRL_BASE+0x144))
#define TEMPADCPNP0_1	((UINT32P)(THERM_CTRL_BASE+0x148))
#define TEMPADCPNP1_1	((UINT32P)(THERM_CTRL_BASE+0x14C))
#define TEMPADCPNP2_1	((UINT32P)(THERM_CTRL_BASE+0x150))
#define TEMPADCMUX_1	((UINT32P)(THERM_CTRL_BASE+0x154))
#define TEMPADCEXT_1	((UINT32P)(THERM_CTRL_BASE+0x158))
#define TEMPADCEXT1_1	((UINT32P)(THERM_CTRL_BASE+0x15C))
#define TEMPADCEN_1	((UINT32P)(THERM_CTRL_BASE+0x160))
#define TEMPPNPMUXADDR_1	((UINT32P)(THERM_CTRL_BASE+0x164))
#define TEMPADCMUXADDR_1	((UINT32P)(THERM_CTRL_BASE+0x168))
#define TEMPADCEXTADDR_1	((UINT32P)(THERM_CTRL_BASE+0x16C))
#define TEMPADCEXT1ADDR_1	((UINT32P)(THERM_CTRL_BASE+0x170))
#define TEMPADCENADDR_1	((UINT32P)(THERM_CTRL_BASE+0x174))
#define TEMPADCVALIDADDR_1	((UINT32P)(THERM_CTRL_BASE+0x178))
#define TEMPADCVOLTADDR_1	((UINT32P)(THERM_CTRL_BASE+0x17C))
#define TEMPRDCTRL_1	((UINT32P)(THERM_CTRL_BASE+0x180))
#define TEMPADCVALIDMASK_1	((UINT32P)(THERM_CTRL_BASE+0x184))
#define TEMPADCVOLTAGESHIFT_1	((UINT32P)(THERM_CTRL_BASE+0x188))
#define TEMPADCWRITECTRL_1	((UINT32P)(THERM_CTRL_BASE+0x18C))
#define TEMPMSR0_1	((UINT32P)(THERM_CTRL_BASE+0x190))
#define TEMPMSR1_1	((UINT32P)(THERM_CTRL_BASE+0x194))
#define TEMPMSR2_1	((UINT32P)(THERM_CTRL_BASE+0x198))
#define TEMPADCHADDR_1	((UINT32P)(THERM_CTRL_BASE+0x19C))
#define TEMPIMMD0_1	((UINT32P)(THERM_CTRL_BASE+0x1A0))
#define TEMPIMMD1_1	((UINT32P)(THERM_CTRL_BASE+0x1A4))
#define TEMPIMMD2_1	((UINT32P)(THERM_CTRL_BASE+0x1A8))
#define TEMPMONIDET3_1	((UINT32P)(THERM_CTRL_BASE+0x1B0))
#define TEMPADCPNP3_1	((UINT32P)(THERM_CTRL_BASE+0x1B4))
#define TEMPMSR3_1	((UINT32P)(THERM_CTRL_BASE+0x1B8))
#define TEMPIMMD3_1	((UINT32P)(THERM_CTRL_BASE+0x1BC))
#define TEMPPROTCTL_1	((UINT32P)(THERM_CTRL_BASE+0x1C0))
#define TEMPPROTTA_1	((UINT32P)(THERM_CTRL_BASE+0x1C4))
#define TEMPPROTTB_1	((UINT32P)(THERM_CTRL_BASE+0x1C8))
#define TEMPPROTTC_1	((UINT32P)(THERM_CTRL_BASE+0x1CC))
#define TEMPSPARE0_1	((UINT32P)(THERM_CTRL_BASE+0x1F0))
#define TEMPSPARE1_1	((UINT32P)(THERM_CTRL_BASE+0x1F4))
#define TEMPSPARE2_1	((UINT32P)(THERM_CTRL_BASE+0x1F8))
#define TEMPSPARE3_1	((UINT32P)(THERM_CTRL_BASE+0x1FC))
#define TEMPMONCTL0_2	((UINT32P)(THERM_CTRL_BASE+0x800))
#define TEMPMONCTL1_2	((UINT32P)(THERM_CTRL_BASE+0x804))
#define TEMPMONCTL2_2	((UINT32P)(THERM_CTRL_BASE+0x808))
#define TEMPMONINT_2	((UINT32P)(THERM_CTRL_BASE+0x80C))
#define TEMPMONINTSTS_2	((UINT32P)(THERM_CTRL_BASE+0x810))
#define TEMPMONIDET0_2	((UINT32P)(THERM_CTRL_BASE+0x814))
#define TEMPMONIDET1_2	((UINT32P)(THERM_CTRL_BASE+0x818))
#define TEMPMONIDET2_2	((UINT32P)(THERM_CTRL_BASE+0x81c))
#define TEMPMONINTCLR_2	((UINT32P)(THERM_CTRL_BASE+0x820))
#define TEMPH2NTHRE_2	((UINT32P)(THERM_CTRL_BASE+0x824))
#define TEMPHTHRE_2	((UINT32P)(THERM_CTRL_BASE+0x828))
#define TEMPCTHRE_2	((UINT32P)(THERM_CTRL_BASE+0x82C))
#define TEMPOFFSETH_2	((UINT32P)(THERM_CTRL_BASE+0x830))
#define TEMPOFFSETL_2	((UINT32P)(THERM_CTRL_BASE+0x834))
#define TEMPMSRCTL0_2	((UINT32P)(THERM_CTRL_BASE+0x838))
#define TEMPMSRCTL1_2	((UINT32P)(THERM_CTRL_BASE+0x83C))
#define TEMPAHBPOLL_2	((UINT32P)(THERM_CTRL_BASE+0x840))
#define TEMPAHBTO_2	((UINT32P)(THERM_CTRL_BASE+0x844))
#define TS_CONFIG	((UINT32P)(THERM_CTRL_BASE+0x850))
#define TS0_RDATA	((UINT32P)(THERM_CTRL_BASE+0x854))
#define TS1_RDATA	((UINT32P)(THERM_CTRL_BASE+0x858))
#define TS2_RDATA	((UINT32P)(THERM_CTRL_BASE+0x85C))
#define TS3_RDATA	((UINT32P)(THERM_CTRL_BASE+0x860))
#define TS_ID	((UINT32P)(THERM_CTRL_BASE+0x864))
#define TEMPRDCTRL_2	((UINT32P)(THERM_CTRL_BASE+0x880))
#define TEMPADCVALIDMASK_2	((UINT32P)(THERM_CTRL_BASE+0x884))
#define TEMPADCVOLTAGESHIFT_2	((UINT32P)(THERM_CTRL_BASE+0x888))
#define TEMPADCWRITECTRL_2	((UINT32P)(THERM_CTRL_BASE+0x88C))
#define TEMPMSR0_2	((UINT32P)(THERM_CTRL_BASE+0x890))
#define TEMPMSR1_2	((UINT32P)(THERM_CTRL_BASE+0x894))
#define TEMPMSR2_2	((UINT32P)(THERM_CTRL_BASE+0x898))
#define TEMPIMMD0_2	((UINT32P)(THERM_CTRL_BASE+0x8A0))
#define TEMPIMMD1_2	((UINT32P)(THERM_CTRL_BASE+0x8A4))
#define TEMPIMMD2_2	((UINT32P)(THERM_CTRL_BASE+0x8A8))
#define TEMPMONIDET3_2	((UINT32P)(THERM_CTRL_BASE+0x8B0))
#define TEMPADCPNP3_2	((UINT32P)(THERM_CTRL_BASE+0x8B4))
#define TEMPMSR3_2	((UINT32P)(THERM_CTRL_BASE+0x8B8))
#define TEMPIMMD3_2	((UINT32P)(THERM_CTRL_BASE+0x8BC))
#define TEMPPROTCTL_2	((UINT32P)(THERM_CTRL_BASE+0x8C0))
#define TEMPPROTTA_2	((UINT32P)(THERM_CTRL_BASE+0x8C4))
#define TEMPPROTTB_2	((UINT32P)(THERM_CTRL_BASE+0x8C8))
#define TEMPPROTTC_2	((UINT32P)(THERM_CTRL_BASE+0x8CC))
#define TEMPSPARE0_2	((UINT32P)(THERM_CTRL_BASE+0x8F0))
#define TEMPSPARE1_2	((UINT32P)(THERM_CTRL_BASE+0x8F4))
#define TEMPSPARE2_2	((UINT32P)(THERM_CTRL_BASE+0x8F8))
#define TEMPSPARE3_2	((UINT32P)(THERM_CTRL_BASE+0x8FC))
#define TEMPMONCTL0_3	((UINT32P)(THERM_CTRL_BASE+0x300))
#define TEMPMONCTL1_3	((UINT32P)(THERM_CTRL_BASE+0x304))
#define TEMPMONCTL2_3	((UINT32P)(THERM_CTRL_BASE+0x308))
#define TEMPMONINT_3	((UINT32P)(THERM_CTRL_BASE+0x30C))
#define TEMPMONINTSTS_3	((UINT32P)(THERM_CTRL_BASE+0x310))
#define TEMPMONIDET0_3	((UINT32P)(THERM_CTRL_BASE+0x314))
#define TEMPMONIDET1_3	((UINT32P)(THERM_CTRL_BASE+0x318))
#define TEMPMONIDET2_3	((UINT32P)(THERM_CTRL_BASE+0x31c))
#define TEMPMONINTCLR_3	((UINT32P)(THERM_CTRL_BASE+0x320))
#define TEMPH2NTHRE_3	((UINT32P)(THERM_CTRL_BASE+0x324))
#define TEMPHTHRE_3	((UINT32P)(THERM_CTRL_BASE+0x328))
#define TEMPCTHRE_3	((UINT32P)(THERM_CTRL_BASE+0x32C))
#define TEMPOFFSETH_3	((UINT32P)(THERM_CTRL_BASE+0x330))
#define TEMPOFFSETL_3	((UINT32P)(THERM_CTRL_BASE+0x334))
#define TEMPMSRCTL0_3	((UINT32P)(THERM_CTRL_BASE+0x338))
#define TEMPMSRCTL1_3	((UINT32P)(THERM_CTRL_BASE+0x33C))
#define TEMPAHBPOLL_3	((UINT32P)(THERM_CTRL_BASE+0x340))
#define TEMPAHBTO_3	((UINT32P)(THERM_CTRL_BASE+0x344))
#define TEMPADCPNP0_3	((UINT32P)(THERM_CTRL_BASE+0x348))
#define TEMPADCPNP1_3	((UINT32P)(THERM_CTRL_BASE+0x34C))
#define TEMPADCPNP2_3	((UINT32P)(THERM_CTRL_BASE+0x350))
#define TEMPADCMUX_3	((UINT32P)(THERM_CTRL_BASE+0x354))
#define TEMPADCEXT_3	((UINT32P)(THERM_CTRL_BASE+0x358))
#define TEMPADCEXT1_3	((UINT32P)(THERM_CTRL_BASE+0x35C))
#define TEMPADCEN_3	((UINT32P)(THERM_CTRL_BASE+0x360))
#define TEMPPNPMUXADDR_3	((UINT32P)(THERM_CTRL_BASE+0x364))
#define TEMPADCMUXADDR_3	((UINT32P)(THERM_CTRL_BASE+0x368))
#define TEMPADCEXTADDR_3	((UINT32P)(THERM_CTRL_BASE+0x36C))
#define TEMPADCEXT1ADDR_3	((UINT32P)(THERM_CTRL_BASE+0x370))
#define TEMPADCENADDR_3	((UINT32P)(THERM_CTRL_BASE+0x374))
#define TEMPADCVALIDADDR_3	((UINT32P)(THERM_CTRL_BASE+0x378))
#define TEMPADCVOLTADDR_3	((UINT32P)(THERM_CTRL_BASE+0x37C))
#define TEMPRDCTRL_3	((UINT32P)(THERM_CTRL_BASE+0x380))
#define TEMPADCVALIDMASK_3	((UINT32P)(THERM_CTRL_BASE+0x384))
#define TEMPADCVOLTAGESHIFT_3	((UINT32P)(THERM_CTRL_BASE+0x388))
#define TEMPADCWRITECTRL_3	((UINT32P)(THERM_CTRL_BASE+0x38C))
#define TEMPMSR0_3	((UINT32P)(THERM_CTRL_BASE+0x390))
#define TEMPMSR1_3	((UINT32P)(THERM_CTRL_BASE+0x394))
#define TEMPMSR2_3	((UINT32P)(THERM_CTRL_BASE+0x398))
#define TEMPADCHADDR_3	((UINT32P)(THERM_CTRL_BASE+0x39C))
#define TEMPIMMD0_3	((UINT32P)(THERM_CTRL_BASE+0x3A0))
#define TEMPIMMD1_3	((UINT32P)(THERM_CTRL_BASE+0x3A4))
#define TEMPIMMD2_3	((UINT32P)(THERM_CTRL_BASE+0x3A8))
#define TEMPMONIDET3_3	((UINT32P)(THERM_CTRL_BASE+0x3B0))
#define TEMPADCPNP3_3	((UINT32P)(THERM_CTRL_BASE+0x3B4))
#define TEMPMSR3_3	((UINT32P)(THERM_CTRL_BASE+0x3B8))
#define TEMPIMMD3_3	((UINT32P)(THERM_CTRL_BASE+0x3BC))
#define TEMPPROTCTL_3	((UINT32P)(THERM_CTRL_BASE+0x3C0))
#define TEMPPROTTA_3	((UINT32P)(THERM_CTRL_BASE+0x3C4))
#define TEMPPROTTB_3	((UINT32P)(THERM_CTRL_BASE+0x3C8))
#define TEMPPROTTC_3	((UINT32P)(THERM_CTRL_BASE+0x3CC))
#define TEMPSPARE0_3	((UINT32P)(THERM_CTRL_BASE+0x3F0))
#define TEMPSPARE1_3	((UINT32P)(THERM_CTRL_BASE+0x3F4))
#define TEMPSPARE2_3	((UINT32P)(THERM_CTRL_BASE+0x3F8))
#define TEMPSPARE3_3	((UINT32P)(THERM_CTRL_BASE+0x3FC))
#define DESCHAR	((UINT32P)(THERM_CTRL_BASE+0x200))
#define TEMPCHAR	((UINT32P)(THERM_CTRL_BASE+0x204))
#define DETCHAR	((UINT32P)(THERM_CTRL_BASE+0x208))
#define AGECHAR	((UINT32P)(THERM_CTRL_BASE+0x20C))
#define DCCONFIG	((UINT32P)(THERM_CTRL_BASE+0x210))
#define AGECONFIG	((UINT32P)(THERM_CTRL_BASE+0x214))
#define FREQPCT30	((UINT32P)(THERM_CTRL_BASE+0x218))
#define FREQPCT74	((UINT32P)(THERM_CTRL_BASE+0x21C))
#define LIMITVALS	((UINT32P)(THERM_CTRL_BASE+0x220))
#define VBOOT	((UINT32P)(THERM_CTRL_BASE+0x224))
#define DETWINDOW	((UINT32P)(THERM_CTRL_BASE+0x228))
#define PTPCONFIG	((UINT32P)(THERM_CTRL_BASE+0x22C))
#define TSCALCS	((UINT32P)(THERM_CTRL_BASE+0x230))
#define RUNCONFIG	((UINT32P)(THERM_CTRL_BASE+0x234))
#define PTPEN	((UINT32P)(THERM_CTRL_BASE+0x238))
#define INIT2VALS	((UINT32P)(THERM_CTRL_BASE+0x23C))
#define DCVALUES	((UINT32P)(THERM_CTRL_BASE+0x240))
#define AGEVALUES	((UINT32P)(THERM_CTRL_BASE+0x244))
#define VOP30	((UINT32P)(THERM_CTRL_BASE+0x248))
#define VOP74	((UINT32P)(THERM_CTRL_BASE+0x24C))
#define TEMP	((UINT32P)(THERM_CTRL_BASE+0x250))
#define PTPINTSTS	((UINT32P)(THERM_CTRL_BASE+0x254))
#define PTPINTSTSRAW	((UINT32P)(THERM_CTRL_BASE+0x258))
#define PTPINTEN	((UINT32P)(THERM_CTRL_BASE+0x25C))
#define PTPCHKINT	((UINT32P)(THERM_CTRL_BASE+0x260))
#define PTPCHKSHIFT	((UINT32P)(THERM_CTRL_BASE+0x264))
#define PTPSTATUS	((UINT32P)(THERM_CTRL_BASE+0x268))
#define VDESIGN30	((UINT32P)(THERM_CTRL_BASE+0x26C))
#define VDESIGN74	((UINT32P)(THERM_CTRL_BASE+0x270))
#define DVT30	((UINT32P)(THERM_CTRL_BASE+0x274))
#define DVT74	((UINT32P)(THERM_CTRL_BASE+0x278))
#define AGECOUNT	((UINT32P)(THERM_CTRL_BASE+0x27C))
#define SMSTATE0	((UINT32P)(THERM_CTRL_BASE+0x280))
#define SMSTATE1	((UINT32P)(THERM_CTRL_BASE+0x284))
#define PTPCTL0	((UINT32P)(THERM_CTRL_BASE+0x288))
#define PTPCTRLSPARE0	((UINT32P)(THERM_CTRL_BASE+0x290))
#define PTPCTRLSPARE1	((UINT32P)(THERM_CTRL_BASE+0x294))
#define PTPCTRLSPARE2	((UINT32P)(THERM_CTRL_BASE+0x298))
#define PTPCTRLSPARE3	((UINT32P)(THERM_CTRL_BASE+0x29C))
#define PTPCORESEL	((UINT32P)(THERM_CTRL_BASE+0x400))
#define THERMINTST	((UINT32P)(THERM_CTRL_BASE+0x404))
#define PTPODINTST	((UINT32P)(THERM_CTRL_BASE+0x408))
#define THSTAGE0ST	((UINT32P)(THERM_CTRL_BASE+0x40C))
#define THSTAGE1ST	((UINT32P)(THERM_CTRL_BASE+0x410))
#define THSTAGE2ST	((UINT32P)(THERM_CTRL_BASE+0x414))
#define THAHBST0	((UINT32P)(THERM_CTRL_BASE+0x418))
#define THAHBST1	((UINT32P)(THERM_CTRL_BASE+0x41C))
#define PTPSPARE0	((UINT32P)(THERM_CTRL_BASE+0x420))
#define PTPSPARE1	((UINT32P)(THERM_CTRL_BASE+0x424))
#define PTPSPARE2	((UINT32P)(THERM_CTRL_BASE+0x428))
#define PTPSPARE3	((UINT32P)(THERM_CTRL_BASE+0x42C))
#define THSLPEVEB	((UINT32P)(THERM_CTRL_BASE+0x430))
#define MULTIBASE	((UINT32P)(THERM_CTRL_BASE+0x500))

// APB Module ap_dma
#define AP_DMA_BASE (0x11000000)
#define AP_DMA_GLOBAL_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0000))
#define AP_DMA_GLOBAL_RST	((UINT32P)(AP_DMA_BASE+0x0004))
#define AP_DMA_GLOBAL_RUNNING_STATUS	((UINT32P)(AP_DMA_BASE+0x0008))
#define AP_DMA_GLOBAL_SLOW_DOWN	((UINT32P)(AP_DMA_BASE+0x000c))
#define AP_DMA_GLOBAL_SEC_EN	((UINT32P)(AP_DMA_BASE+0x0010))
#define AP_DMA_GLOBAL_GSEC_EN	((UINT32P)(AP_DMA_BASE+0x0014))
#define AP_DMA_GLOBAL_VIO_DBG1	((UINT32P)(AP_DMA_BASE+0x0018))
#define AP_DMA_GLOBAL_VIO_DBG0	((UINT32P)(AP_DMA_BASE+0x001c))
#define AP_DMA_I2C0_SEC_EN	((UINT32P)(AP_DMA_BASE+0x0020))
#define AP_DMA_I2C1_SEC_EN	((UINT32P)(AP_DMA_BASE+0x0024))
#define AP_DMA_I2C2_SEC_EN	((UINT32P)(AP_DMA_BASE+0x0028))
#define AP_DMA_I2C3_SEC_EN	((UINT32P)(AP_DMA_BASE+0x002c))
#define AP_DMA_I2C4_SEC_EN	((UINT32P)(AP_DMA_BASE+0x0030))
#define AP_DMA_I2C5_SEC_EN	((UINT32P)(AP_DMA_BASE+0x0034))
#define AP_DMA_I2C6_SEC_EN	((UINT32P)(AP_DMA_BASE+0x0038))
#define AP_DMA_I2C7_SEC_EN	((UINT32P)(AP_DMA_BASE+0x003c))
#define AP_DMA_I2C8_SEC_EN	((UINT32P)(AP_DMA_BASE+0x0040))
#define AP_DMA_I2C9_SEC_EN	((UINT32P)(AP_DMA_BASE+0x0044))
#define AP_DMA_UART0_TX_SEC_EN	((UINT32P)(AP_DMA_BASE+0x0048))
#define AP_DMA_UART0_RX_SEC_EN	((UINT32P)(AP_DMA_BASE+0x004c))
#define AP_DMA_UART1_TX_SEC_EN	((UINT32P)(AP_DMA_BASE+0x0050))
#define AP_DMA_UART1_RX_SEC_EN	((UINT32P)(AP_DMA_BASE+0x0054))
#define AP_DMA_UART2_TX_SEC_EN	((UINT32P)(AP_DMA_BASE+0x0058))
#define AP_DMA_UART2_RX_SEC_EN	((UINT32P)(AP_DMA_BASE+0x005c))
#define AP_DMA_UART3_TX_SEC_EN	((UINT32P)(AP_DMA_BASE+0x0060))
#define AP_DMA_UART3_RX_SEC_EN	((UINT32P)(AP_DMA_BASE+0x0064))
#define AP_DMA_UART4_TX_SEC_EN	((UINT32P)(AP_DMA_BASE+0x0068))
#define AP_DMA_UART4_RX_SEC_EN	((UINT32P)(AP_DMA_BASE+0x006c))
#define AP_DMA_UART5_TX_SEC_EN	((UINT32P)(AP_DMA_BASE+0x0070))
#define AP_DMA_UART5_RX_SEC_EN	((UINT32P)(AP_DMA_BASE+0x0074))
#define AP_DMA_GLOBAL_MD_INT_EN	((UINT32P)(AP_DMA_BASE+0x0e00))
#define AP_DMA_I2C_0_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0080))
#define AP_DMA_I2C_0_INT_EN	((UINT32P)(AP_DMA_BASE+0x0084))
#define AP_DMA_I2C_0_EN	((UINT32P)(AP_DMA_BASE+0x0088))
#define AP_DMA_I2C_0_RST	((UINT32P)(AP_DMA_BASE+0x008c))
#define AP_DMA_I2C_0_STOP	((UINT32P)(AP_DMA_BASE+0x0090))
#define AP_DMA_I2C_0_FLUSH	((UINT32P)(AP_DMA_BASE+0x0094))
#define AP_DMA_I2C_0_CON	((UINT32P)(AP_DMA_BASE+0x0098))
#define AP_DMA_I2C_0_TX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x009c))
#define AP_DMA_I2C_0_RX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x00a0))
#define AP_DMA_I2C_0_TX_LEN	((UINT32P)(AP_DMA_BASE+0x00a4))
#define AP_DMA_I2C_0_RX_LEN	((UINT32P)(AP_DMA_BASE+0x00a8))
#define AP_DMA_I2C_0_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x00b8))
#define AP_DMA_I2C_0_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x00d0))
#define AP_DMA_I2C_0_TX_MEM_ADDR2	((UINT32P)(AP_DMA_BASE+0x00d4))
#define AP_DMA_I2C_0_RX_MEM_ADDR2	((UINT32P)(AP_DMA_BASE+0x00d8))
#define AP_DMA_I2C_0_USR_DEF_ADDR	((UINT32P)(AP_DMA_BASE+0x00dc))
#define AP_DMA_I2C_0_USE_DEF_ADDR	((UINT32P)(AP_DMA_BASE+0x00e0))
#define AP_DMA_I2C_1_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0100))
#define AP_DMA_I2C_1_INT_EN	((UINT32P)(AP_DMA_BASE+0x0104))
#define AP_DMA_I2C_1_EN	((UINT32P)(AP_DMA_BASE+0x0108))
#define AP_DMA_I2C_1_RST	((UINT32P)(AP_DMA_BASE+0x010c))
#define AP_DMA_I2C_1_STOP	((UINT32P)(AP_DMA_BASE+0x0110))
#define AP_DMA_I2C_1_FLUSH	((UINT32P)(AP_DMA_BASE+0x0114))
#define AP_DMA_I2C_1_CON	((UINT32P)(AP_DMA_BASE+0x0118))
#define AP_DMA_I2C_1_TX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x011c))
#define AP_DMA_I2C_1_RX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x0120))
#define AP_DMA_I2C_1_TX_LEN	((UINT32P)(AP_DMA_BASE+0x0124))
#define AP_DMA_I2C_1_RX_LEN	((UINT32P)(AP_DMA_BASE+0x0128))
#define AP_DMA_I2C_1_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x0138))
#define AP_DMA_I2C_1_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x0150))
#define AP_DMA_I2C_1_TX_MEM_ADDR2	((UINT32P)(AP_DMA_BASE+0x0154))
#define AP_DMA_I2C_1_RX_MEM_ADDR2	((UINT32P)(AP_DMA_BASE+0x0158))
#define AP_DMA_I2C_1_USR_DEF_ADDR	((UINT32P)(AP_DMA_BASE+0x015c))
#define AP_DMA_I2C_1_USE_DEF_ADDR	((UINT32P)(AP_DMA_BASE+0x0160))
#define AP_DMA_I2C_2_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0180))
#define AP_DMA_I2C_2_INT_EN	((UINT32P)(AP_DMA_BASE+0x0184))
#define AP_DMA_I2C_2_EN	((UINT32P)(AP_DMA_BASE+0x0188))
#define AP_DMA_I2C_2_RST	((UINT32P)(AP_DMA_BASE+0x018c))
#define AP_DMA_I2C_2_STOP	((UINT32P)(AP_DMA_BASE+0x0190))
#define AP_DMA_I2C_2_FLUSH	((UINT32P)(AP_DMA_BASE+0x0194))
#define AP_DMA_I2C_2_CON	((UINT32P)(AP_DMA_BASE+0x0198))
#define AP_DMA_I2C_2_TX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x019c))
#define AP_DMA_I2C_2_RX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x01a0))
#define AP_DMA_I2C_2_TX_LEN	((UINT32P)(AP_DMA_BASE+0x01a4))
#define AP_DMA_I2C_2_RX_LEN	((UINT32P)(AP_DMA_BASE+0x01a8))
#define AP_DMA_I2C_2_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x01b8))
#define AP_DMA_I2C_2_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x01d0))
#define AP_DMA_I2C_2_TX_MEM_ADDR2	((UINT32P)(AP_DMA_BASE+0x01d4))
#define AP_DMA_I2C_2_RX_MEM_ADDR2	((UINT32P)(AP_DMA_BASE+0x01d8))
#define AP_DMA_I2C_2_USR_DEF_ADDR	((UINT32P)(AP_DMA_BASE+0x01dc))
#define AP_DMA_I2C_2_USE_DEF_ADDR	((UINT32P)(AP_DMA_BASE+0x01e0))
#define AP_DMA_I2C_3_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0200))
#define AP_DMA_I2C_3_INT_EN	((UINT32P)(AP_DMA_BASE+0x0204))
#define AP_DMA_I2C_3_EN	((UINT32P)(AP_DMA_BASE+0x0208))
#define AP_DMA_I2C_3_RST	((UINT32P)(AP_DMA_BASE+0x020c))
#define AP_DMA_I2C_3_STOP	((UINT32P)(AP_DMA_BASE+0x0210))
#define AP_DMA_I2C_3_FLUSH	((UINT32P)(AP_DMA_BASE+0x0214))
#define AP_DMA_I2C_3_CON	((UINT32P)(AP_DMA_BASE+0x0218))
#define AP_DMA_I2C_3_TX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x021c))
#define AP_DMA_I2C_3_RX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x0220))
#define AP_DMA_I2C_3_TX_LEN	((UINT32P)(AP_DMA_BASE+0x0224))
#define AP_DMA_I2C_3_RX_LEN	((UINT32P)(AP_DMA_BASE+0x0228))
#define AP_DMA_I2C_3_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x0238))
#define AP_DMA_I2C_3_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x0250))
#define AP_DMA_I2C_3_TX_MEM_ADDR2	((UINT32P)(AP_DMA_BASE+0x0254))
#define AP_DMA_I2C_3_RX_MEM_ADDR2	((UINT32P)(AP_DMA_BASE+0x0258))
#define AP_DMA_I2C_3_USR_DEF_ADDR	((UINT32P)(AP_DMA_BASE+0x025c))
#define AP_DMA_I2C_3_USE_DEF_ADDR	((UINT32P)(AP_DMA_BASE+0x0260))
#define AP_DMA_I2C_4_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0280))
#define AP_DMA_I2C_4_INT_EN	((UINT32P)(AP_DMA_BASE+0x0284))
#define AP_DMA_I2C_4_EN	((UINT32P)(AP_DMA_BASE+0x0288))
#define AP_DMA_I2C_4_RST	((UINT32P)(AP_DMA_BASE+0x028c))
#define AP_DMA_I2C_4_STOP	((UINT32P)(AP_DMA_BASE+0x0290))
#define AP_DMA_I2C_4_FLUSH	((UINT32P)(AP_DMA_BASE+0x0294))
#define AP_DMA_I2C_4_CON	((UINT32P)(AP_DMA_BASE+0x0298))
#define AP_DMA_I2C_4_TX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x029c))
#define AP_DMA_I2C_4_RX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x02a0))
#define AP_DMA_I2C_4_TX_LEN	((UINT32P)(AP_DMA_BASE+0x02a4))
#define AP_DMA_I2C_4_RX_LEN	((UINT32P)(AP_DMA_BASE+0x02a8))
#define AP_DMA_I2C_4_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x02b8))
#define AP_DMA_I2C_4_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x02d0))
#define AP_DMA_I2C_4_TX_MEM_ADDR2	((UINT32P)(AP_DMA_BASE+0x02d4))
#define AP_DMA_I2C_4_RX_MEM_ADDR2	((UINT32P)(AP_DMA_BASE+0x02d8))
#define AP_DMA_I2C_4_USR_DEF_ADDR	((UINT32P)(AP_DMA_BASE+0x02dc))
#define AP_DMA_I2C_4_USE_DEF_ADDR	((UINT32P)(AP_DMA_BASE+0x02e0))
#define AP_DMA_I2C_5_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0300))
#define AP_DMA_I2C_5_INT_EN	((UINT32P)(AP_DMA_BASE+0x0304))
#define AP_DMA_I2C_5_EN	((UINT32P)(AP_DMA_BASE+0x0308))
#define AP_DMA_I2C_5_RST	((UINT32P)(AP_DMA_BASE+0x030c))
#define AP_DMA_I2C_5_STOP	((UINT32P)(AP_DMA_BASE+0x0310))
#define AP_DMA_I2C_5_FLUSH	((UINT32P)(AP_DMA_BASE+0x0314))
#define AP_DMA_I2C_5_CON	((UINT32P)(AP_DMA_BASE+0x0318))
#define AP_DMA_I2C_5_TX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x031c))
#define AP_DMA_I2C_5_RX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x0320))
#define AP_DMA_I2C_5_TX_LEN	((UINT32P)(AP_DMA_BASE+0x0324))
#define AP_DMA_I2C_5_RX_LEN	((UINT32P)(AP_DMA_BASE+0x0328))
#define AP_DMA_I2C_5_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x0338))
#define AP_DMA_I2C_5_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x0350))
#define AP_DMA_I2C_5_TX_MEM_ADDR2	((UINT32P)(AP_DMA_BASE+0x0354))
#define AP_DMA_I2C_5_RX_MEM_ADDR2	((UINT32P)(AP_DMA_BASE+0x0358))
#define AP_DMA_I2C_5_USR_DEF_ADDR	((UINT32P)(AP_DMA_BASE+0x035c))
#define AP_DMA_I2C_5_USE_DEF_ADDR	((UINT32P)(AP_DMA_BASE+0x0360))
#define AP_DMA_I2C_6_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0380))
#define AP_DMA_I2C_6_INT_EN	((UINT32P)(AP_DMA_BASE+0x0384))
#define AP_DMA_I2C_6_EN	((UINT32P)(AP_DMA_BASE+0x0388))
#define AP_DMA_I2C_6_RST	((UINT32P)(AP_DMA_BASE+0x038c))
#define AP_DMA_I2C_6_STOP	((UINT32P)(AP_DMA_BASE+0x0390))
#define AP_DMA_I2C_6_FLUSH	((UINT32P)(AP_DMA_BASE+0x0394))
#define AP_DMA_I2C_6_CON	((UINT32P)(AP_DMA_BASE+0x0398))
#define AP_DMA_I2C_6_TX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x039c))
#define AP_DMA_I2C_6_RX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x03a0))
#define AP_DMA_I2C_6_TX_LEN	((UINT32P)(AP_DMA_BASE+0x03a4))
#define AP_DMA_I2C_6_RX_LEN	((UINT32P)(AP_DMA_BASE+0x03a8))
#define AP_DMA_I2C_6_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x03b8))
#define AP_DMA_I2C_6_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x03d0))
#define AP_DMA_I2C_6_TX_MEM_ADDR2	((UINT32P)(AP_DMA_BASE+0x03d4))
#define AP_DMA_I2C_6_RX_MEM_ADDR2	((UINT32P)(AP_DMA_BASE+0x03d8))
#define AP_DMA_I2C_6_USR_DEF_ADDR	((UINT32P)(AP_DMA_BASE+0x03dc))
#define AP_DMA_I2C_6_USE_DEF_ADDR	((UINT32P)(AP_DMA_BASE+0x03e0))
#define AP_DMA_I2C_7_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0400))
#define AP_DMA_I2C_7_INT_EN	((UINT32P)(AP_DMA_BASE+0x0404))
#define AP_DMA_I2C_7_EN	((UINT32P)(AP_DMA_BASE+0x0408))
#define AP_DMA_I2C_7_RST	((UINT32P)(AP_DMA_BASE+0x040c))
#define AP_DMA_I2C_7_STOP	((UINT32P)(AP_DMA_BASE+0x0410))
#define AP_DMA_I2C_7_FLUSH	((UINT32P)(AP_DMA_BASE+0x0414))
#define AP_DMA_I2C_7_CON	((UINT32P)(AP_DMA_BASE+0x0418))
#define AP_DMA_I2C_7_TX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x041c))
#define AP_DMA_I2C_7_RX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x0420))
#define AP_DMA_I2C_7_TX_LEN	((UINT32P)(AP_DMA_BASE+0x0424))
#define AP_DMA_I2C_7_RX_LEN	((UINT32P)(AP_DMA_BASE+0x0428))
#define AP_DMA_I2C_7_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x0438))
#define AP_DMA_I2C_7_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x0450))
#define AP_DMA_I2C_7_TX_MEM_ADDR2	((UINT32P)(AP_DMA_BASE+0x0454))
#define AP_DMA_I2C_7_RX_MEM_ADDR2	((UINT32P)(AP_DMA_BASE+0x0458))
#define AP_DMA_I2C_7_USR_DEF_ADDR	((UINT32P)(AP_DMA_BASE+0x045c))
#define AP_DMA_I2C_7_USE_DEF_ADDR	((UINT32P)(AP_DMA_BASE+0x0460))
#define AP_DMA_I2C_8_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0480))
#define AP_DMA_I2C_8_INT_EN	((UINT32P)(AP_DMA_BASE+0x0484))
#define AP_DMA_I2C_8_EN	((UINT32P)(AP_DMA_BASE+0x0488))
#define AP_DMA_I2C_8_RST	((UINT32P)(AP_DMA_BASE+0x048c))
#define AP_DMA_I2C_8_STOP	((UINT32P)(AP_DMA_BASE+0x0490))
#define AP_DMA_I2C_8_FLUSH	((UINT32P)(AP_DMA_BASE+0x0494))
#define AP_DMA_I2C_8_CON	((UINT32P)(AP_DMA_BASE+0x0498))
#define AP_DMA_I2C_8_TX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x049c))
#define AP_DMA_I2C_8_RX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x04a0))
#define AP_DMA_I2C_8_TX_LEN	((UINT32P)(AP_DMA_BASE+0x04a4))
#define AP_DMA_I2C_8_RX_LEN	((UINT32P)(AP_DMA_BASE+0x04a8))
#define AP_DMA_I2C_8_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x04b8))
#define AP_DMA_I2C_8_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x04d0))
#define AP_DMA_I2C_8_TX_MEM_ADDR2	((UINT32P)(AP_DMA_BASE+0x04d4))
#define AP_DMA_I2C_8_RX_MEM_ADDR2	((UINT32P)(AP_DMA_BASE+0x04d8))
#define AP_DMA_I2C_8_USR_DEF_ADDR	((UINT32P)(AP_DMA_BASE+0x04dc))
#define AP_DMA_I2C_8_USE_DEF_ADDR	((UINT32P)(AP_DMA_BASE+0x04e0))
#define AP_DMA_I2C_9_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0500))
#define AP_DMA_I2C_9_INT_EN	((UINT32P)(AP_DMA_BASE+0x0504))
#define AP_DMA_I2C_9_EN	((UINT32P)(AP_DMA_BASE+0x0508))
#define AP_DMA_I2C_9_RST	((UINT32P)(AP_DMA_BASE+0x050c))
#define AP_DMA_I2C_9_STOP	((UINT32P)(AP_DMA_BASE+0x0510))
#define AP_DMA_I2C_9_FLUSH	((UINT32P)(AP_DMA_BASE+0x0514))
#define AP_DMA_I2C_9_CON	((UINT32P)(AP_DMA_BASE+0x0518))
#define AP_DMA_I2C_9_TX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x051c))
#define AP_DMA_I2C_9_RX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x0520))
#define AP_DMA_I2C_9_TX_LEN	((UINT32P)(AP_DMA_BASE+0x0524))
#define AP_DMA_I2C_9_RX_LEN	((UINT32P)(AP_DMA_BASE+0x0528))
#define AP_DMA_I2C_9_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x0538))
#define AP_DMA_I2C_9_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x0550))
#define AP_DMA_I2C_9_TX_MEM_ADDR2	((UINT32P)(AP_DMA_BASE+0x0554))
#define AP_DMA_I2C_9_RX_MEM_ADDR2	((UINT32P)(AP_DMA_BASE+0x0558))
#define AP_DMA_I2C_9_USR_DEF_ADDR	((UINT32P)(AP_DMA_BASE+0x055c))
#define AP_DMA_I2C_9_USE_DEF_ADDR	((UINT32P)(AP_DMA_BASE+0x0560))
#define AP_DMA_UART_0_TX_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0580))
#define AP_DMA_UART_0_TX_INT_EN	((UINT32P)(AP_DMA_BASE+0x0584))
#define AP_DMA_UART_0_TX_EN	((UINT32P)(AP_DMA_BASE+0x0588))
#define AP_DMA_UART_0_TX_RST	((UINT32P)(AP_DMA_BASE+0x058c))
#define AP_DMA_UART_0_TX_STOP	((UINT32P)(AP_DMA_BASE+0x0590))
#define AP_DMA_UART_0_TX_FLUSH	((UINT32P)(AP_DMA_BASE+0x0594))
#define AP_DMA_UART_0_TX_VFF_ADDR	((UINT32P)(AP_DMA_BASE+0x059c))
#define AP_DMA_UART_0_TX_VFF_LEN	((UINT32P)(AP_DMA_BASE+0x05a4))
#define AP_DMA_UART_0_TX_VFF_THRE	((UINT32P)(AP_DMA_BASE+0x05a8))
#define AP_DMA_UART_0_TX_VFF_WPT	((UINT32P)(AP_DMA_BASE+0x05ac))
#define AP_DMA_UART_0_TX_VFF_RPT	((UINT32P)(AP_DMA_BASE+0x05b0))
#define AP_DMA_UART_0_TX_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x05b8))
#define AP_DMA_UART_0_TX_VFF_VALID_SIZE	((UINT32P)(AP_DMA_BASE+0x05bc))
#define AP_DMA_UART_0_TX_VFF_LEFT_SIZE	((UINT32P)(AP_DMA_BASE+0x05c0))
#define AP_DMA_UART_0_TX_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x05d0))
#define AP_DMA_UART_0_TX_VFF_ADDR2	((UINT32P)(AP_DMA_BASE+0x05d4))
#define AP_DMA_UART_0_TX_VFF_WPT_VALID	((UINT32P)(AP_DMA_BASE+0x05d8))
#define AP_DMA_UART_0_TX_VFF_WPT_VALID2	((UINT32P)(AP_DMA_BASE+0x05dc))
#define AP_DMA_UART_0_TX_FLUSH_ACT	((UINT32P)(AP_DMA_BASE+0x05e0))
#define AP_DMA_UART_0_TX_HW_FLUSH	((UINT32P)(AP_DMA_BASE+0x05e4))
#define AP_DMA_UART_0_RX_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0600))
#define AP_DMA_UART_0_RX_INT_EN	((UINT32P)(AP_DMA_BASE+0x0604))
#define AP_DMA_UART_0_RX_EN	((UINT32P)(AP_DMA_BASE+0x0608))
#define AP_DMA_UART_0_RX_RST	((UINT32P)(AP_DMA_BASE+0x060c))
#define AP_DMA_UART_0_RX_STOP	((UINT32P)(AP_DMA_BASE+0x0610))
#define AP_DMA_UART_0_RX_FLUSH	((UINT32P)(AP_DMA_BASE+0x0614))
#define AP_DMA_UART_0_RX_VFF_ADDR	((UINT32P)(AP_DMA_BASE+0x061c))
#define AP_DMA_UART_0_RX_VFF_LEN	((UINT32P)(AP_DMA_BASE+0x0624))
#define AP_DMA_UART_0_RX_VFF_THRE	((UINT32P)(AP_DMA_BASE+0x0628))
#define AP_DMA_UART_0_RX_VFF_WPT	((UINT32P)(AP_DMA_BASE+0x062c))
#define AP_DMA_UART_0_RX_VFF_RPT	((UINT32P)(AP_DMA_BASE+0x0630))
#define AP_DMA_UART_0_RX_FLOW_CTRL_THRE	((UINT32P)(AP_DMA_BASE+0x0634))
#define AP_DMA_UART_0_RX_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x0638))
#define AP_DMA_UART_0_RX_VFF_VALID_SIZE	((UINT32P)(AP_DMA_BASE+0x063c))
#define AP_DMA_UART_0_RX_VFF_LEFT_SIZE	((UINT32P)(AP_DMA_BASE+0x0640))
#define AP_DMA_UART_0_RX_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x0650))
#define AP_DMA_UART_0_RX_VFF_ADDR2	((UINT32P)(AP_DMA_BASE+0x0654))
#define AP_DMA_UART_1_TX_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0680))
#define AP_DMA_UART_1_TX_INT_EN	((UINT32P)(AP_DMA_BASE+0x0684))
#define AP_DMA_UART_1_TX_EN	((UINT32P)(AP_DMA_BASE+0x0688))
#define AP_DMA_UART_1_TX_RST	((UINT32P)(AP_DMA_BASE+0x068c))
#define AP_DMA_UART_1_TX_STOP	((UINT32P)(AP_DMA_BASE+0x0690))
#define AP_DMA_UART_1_TX_FLUSH	((UINT32P)(AP_DMA_BASE+0x0694))
#define AP_DMA_UART_1_TX_VFF_ADDR	((UINT32P)(AP_DMA_BASE+0x069c))
#define AP_DMA_UART_1_TX_VFF_LEN	((UINT32P)(AP_DMA_BASE+0x06a4))
#define AP_DMA_UART_1_TX_VFF_THRE	((UINT32P)(AP_DMA_BASE+0x06a8))
#define AP_DMA_UART_1_TX_VFF_WPT	((UINT32P)(AP_DMA_BASE+0x06ac))
#define AP_DMA_UART_1_TX_VFF_RPT	((UINT32P)(AP_DMA_BASE+0x06b0))
#define AP_DMA_UART_1_TX_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x06b8))
#define AP_DMA_UART_1_TX_VFF_VALID_SIZE	((UINT32P)(AP_DMA_BASE+0x06bc))
#define AP_DMA_UART_1_TX_VFF_LEFT_SIZE	((UINT32P)(AP_DMA_BASE+0x06c0))
#define AP_DMA_UART_1_TX_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x06d0))
#define AP_DMA_UART_1_TX_VFF_ADDR2	((UINT32P)(AP_DMA_BASE+0x06d4))
#define AP_DMA_UART_1_TX_VFF_WPT_VALID	((UINT32P)(AP_DMA_BASE+0x06d8))
#define AP_DMA_UART_1_TX_VFF_WPT_VALID2	((UINT32P)(AP_DMA_BASE+0x06dc))
#define AP_DMA_UART_1_TX_FLUSH_ACT	((UINT32P)(AP_DMA_BASE+0x06e0))
#define AP_DMA_UART_1_TX_HW_FLUSH	((UINT32P)(AP_DMA_BASE+0x06e4))
#define AP_DMA_UART_1_RX_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0700))
#define AP_DMA_UART_1_RX_INT_EN	((UINT32P)(AP_DMA_BASE+0x0704))
#define AP_DMA_UART_1_RX_EN	((UINT32P)(AP_DMA_BASE+0x0708))
#define AP_DMA_UART_1_RX_RST	((UINT32P)(AP_DMA_BASE+0x070c))
#define AP_DMA_UART_1_RX_STOP	((UINT32P)(AP_DMA_BASE+0x0710))
#define AP_DMA_UART_1_RX_FLUSH	((UINT32P)(AP_DMA_BASE+0x0714))
#define AP_DMA_UART_1_RX_VFF_ADDR	((UINT32P)(AP_DMA_BASE+0x071c))
#define AP_DMA_UART_1_RX_VFF_LEN	((UINT32P)(AP_DMA_BASE+0x0724))
#define AP_DMA_UART_1_RX_VFF_THRE	((UINT32P)(AP_DMA_BASE+0x0728))
#define AP_DMA_UART_1_RX_VFF_WPT	((UINT32P)(AP_DMA_BASE+0x072c))
#define AP_DMA_UART_1_RX_VFF_RPT	((UINT32P)(AP_DMA_BASE+0x0730))
#define AP_DMA_UART_1_RX_FLOW_CTRL_THRE	((UINT32P)(AP_DMA_BASE+0x0734))
#define AP_DMA_UART_1_RX_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x0738))
#define AP_DMA_UART_1_RX_VFF_VALID_SIZE	((UINT32P)(AP_DMA_BASE+0x073c))
#define AP_DMA_UART_1_RX_VFF_LEFT_SIZE	((UINT32P)(AP_DMA_BASE+0x0740))
#define AP_DMA_UART_1_RX_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x0750))
#define AP_DMA_UART_1_RX_VFF_ADDR2	((UINT32P)(AP_DMA_BASE+0x0754))
#define AP_DMA_UART_2_TX_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0780))
#define AP_DMA_UART_2_TX_INT_EN	((UINT32P)(AP_DMA_BASE+0x0784))
#define AP_DMA_UART_2_TX_EN	((UINT32P)(AP_DMA_BASE+0x0788))
#define AP_DMA_UART_2_TX_RST	((UINT32P)(AP_DMA_BASE+0x078c))
#define AP_DMA_UART_2_TX_STOP	((UINT32P)(AP_DMA_BASE+0x0790))
#define AP_DMA_UART_2_TX_FLUSH	((UINT32P)(AP_DMA_BASE+0x0794))
#define AP_DMA_UART_2_TX_VFF_ADDR	((UINT32P)(AP_DMA_BASE+0x079c))
#define AP_DMA_UART_2_TX_VFF_LEN	((UINT32P)(AP_DMA_BASE+0x07a4))
#define AP_DMA_UART_2_TX_VFF_THRE	((UINT32P)(AP_DMA_BASE+0x07a8))
#define AP_DMA_UART_2_TX_VFF_WPT	((UINT32P)(AP_DMA_BASE+0x07ac))
#define AP_DMA_UART_2_TX_VFF_RPT	((UINT32P)(AP_DMA_BASE+0x07b0))
#define AP_DMA_UART_2_TX_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x07b8))
#define AP_DMA_UART_2_TX_VFF_VALID_SIZE	((UINT32P)(AP_DMA_BASE+0x07bc))
#define AP_DMA_UART_2_TX_VFF_LEFT_SIZE	((UINT32P)(AP_DMA_BASE+0x07c0))
#define AP_DMA_UART_2_TX_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x07d0))
#define AP_DMA_UART_2_TX_VFF_ADDR2	((UINT32P)(AP_DMA_BASE+0x07d4))
#define AP_DMA_UART_2_TX_VFF_WPT_VALID	((UINT32P)(AP_DMA_BASE+0x07d8))
#define AP_DMA_UART_2_TX_VFF_WPT_VALID2	((UINT32P)(AP_DMA_BASE+0x07dc))
#define AP_DMA_UART_2_TX_FLUSH_ACT	((UINT32P)(AP_DMA_BASE+0x07e0))
#define AP_DMA_UART_2_TX_HW_FLUSH	((UINT32P)(AP_DMA_BASE+0x07e4))
#define AP_DMA_UART_2_RX_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0800))
#define AP_DMA_UART_2_RX_INT_EN	((UINT32P)(AP_DMA_BASE+0x0804))
#define AP_DMA_UART_2_RX_EN	((UINT32P)(AP_DMA_BASE+0x0808))
#define AP_DMA_UART_2_RX_RST	((UINT32P)(AP_DMA_BASE+0x080c))
#define AP_DMA_UART_2_RX_STOP	((UINT32P)(AP_DMA_BASE+0x0810))
#define AP_DMA_UART_2_RX_FLUSH	((UINT32P)(AP_DMA_BASE+0x0814))
#define AP_DMA_UART_2_RX_VFF_ADDR	((UINT32P)(AP_DMA_BASE+0x081c))
#define AP_DMA_UART_2_RX_VFF_LEN	((UINT32P)(AP_DMA_BASE+0x0824))
#define AP_DMA_UART_2_RX_VFF_THRE	((UINT32P)(AP_DMA_BASE+0x0828))
#define AP_DMA_UART_2_RX_VFF_WPT	((UINT32P)(AP_DMA_BASE+0x082c))
#define AP_DMA_UART_2_RX_VFF_RPT	((UINT32P)(AP_DMA_BASE+0x0830))
#define AP_DMA_UART_2_RX_FLOW_CTRL_THRE	((UINT32P)(AP_DMA_BASE+0x0834))
#define AP_DMA_UART_2_RX_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x0838))
#define AP_DMA_UART_2_RX_VFF_VALID_SIZE	((UINT32P)(AP_DMA_BASE+0x083c))
#define AP_DMA_UART_2_RX_VFF_LEFT_SIZE	((UINT32P)(AP_DMA_BASE+0x0840))
#define AP_DMA_UART_2_RX_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x0850))
#define AP_DMA_UART_2_RX_VFF_ADDR2	((UINT32P)(AP_DMA_BASE+0x0854))
#define AP_DMA_UART_3_TX_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0880))
#define AP_DMA_UART_3_TX_INT_EN	((UINT32P)(AP_DMA_BASE+0x0884))
#define AP_DMA_UART_3_TX_EN	((UINT32P)(AP_DMA_BASE+0x0888))
#define AP_DMA_UART_3_TX_RST	((UINT32P)(AP_DMA_BASE+0x088c))
#define AP_DMA_UART_3_TX_STOP	((UINT32P)(AP_DMA_BASE+0x0890))
#define AP_DMA_UART_3_TX_FLUSH	((UINT32P)(AP_DMA_BASE+0x0894))
#define AP_DMA_UART_3_TX_VFF_ADDR	((UINT32P)(AP_DMA_BASE+0x089c))
#define AP_DMA_UART_3_TX_VFF_LEN	((UINT32P)(AP_DMA_BASE+0x08a4))
#define AP_DMA_UART_3_TX_VFF_THRE	((UINT32P)(AP_DMA_BASE+0x08a8))
#define AP_DMA_UART_3_TX_VFF_WPT	((UINT32P)(AP_DMA_BASE+0x08ac))
#define AP_DMA_UART_3_TX_VFF_RPT	((UINT32P)(AP_DMA_BASE+0x08b0))
#define AP_DMA_UART_3_TX_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x08b8))
#define AP_DMA_UART_3_TX_VFF_VALID_SIZE	((UINT32P)(AP_DMA_BASE+0x08bc))
#define AP_DMA_UART_3_TX_VFF_LEFT_SIZE	((UINT32P)(AP_DMA_BASE+0x08c0))
#define AP_DMA_UART_3_TX_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x08d0))
#define AP_DMA_UART_3_TX_VFF_ADDR2	((UINT32P)(AP_DMA_BASE+0x08d4))
#define AP_DMA_UART_3_TX_VFF_WPT_VALID	((UINT32P)(AP_DMA_BASE+0x08d8))
#define AP_DMA_UART_3_TX_VFF_WPT_VALID2	((UINT32P)(AP_DMA_BASE+0x08dc))
#define AP_DMA_UART_3_TX_FLUSH_ACT	((UINT32P)(AP_DMA_BASE+0x08e0))
#define AP_DMA_UART_3_TX_HW_FLUSH	((UINT32P)(AP_DMA_BASE+0x08e4))
#define AP_DMA_UART_3_RX_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0900))
#define AP_DMA_UART_3_RX_INT_EN	((UINT32P)(AP_DMA_BASE+0x0904))
#define AP_DMA_UART_3_RX_EN	((UINT32P)(AP_DMA_BASE+0x0908))
#define AP_DMA_UART_3_RX_RST	((UINT32P)(AP_DMA_BASE+0x090c))
#define AP_DMA_UART_3_RX_STOP	((UINT32P)(AP_DMA_BASE+0x0910))
#define AP_DMA_UART_3_RX_FLUSH	((UINT32P)(AP_DMA_BASE+0x0914))
#define AP_DMA_UART_3_RX_VFF_ADDR	((UINT32P)(AP_DMA_BASE+0x091c))
#define AP_DMA_UART_3_RX_VFF_LEN	((UINT32P)(AP_DMA_BASE+0x0924))
#define AP_DMA_UART_3_RX_VFF_THRE	((UINT32P)(AP_DMA_BASE+0x0928))
#define AP_DMA_UART_3_RX_VFF_WPT	((UINT32P)(AP_DMA_BASE+0x092c))
#define AP_DMA_UART_3_RX_VFF_RPT	((UINT32P)(AP_DMA_BASE+0x0930))
#define AP_DMA_UART_3_RX_FLOW_CTRL_THRE	((UINT32P)(AP_DMA_BASE+0x0934))
#define AP_DMA_UART_3_RX_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x0938))
#define AP_DMA_UART_3_RX_VFF_VALID_SIZE	((UINT32P)(AP_DMA_BASE+0x093c))
#define AP_DMA_UART_3_RX_VFF_LEFT_SIZE	((UINT32P)(AP_DMA_BASE+0x0940))
#define AP_DMA_UART_3_RX_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x0950))
#define AP_DMA_UART_3_RX_VFF_ADDR2	((UINT32P)(AP_DMA_BASE+0x0954))
#define AP_DMA_UART_4_TX_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0980))
#define AP_DMA_UART_4_TX_INT_EN	((UINT32P)(AP_DMA_BASE+0x0984))
#define AP_DMA_UART_4_TX_EN	((UINT32P)(AP_DMA_BASE+0x0988))
#define AP_DMA_UART_4_TX_RST	((UINT32P)(AP_DMA_BASE+0x098c))
#define AP_DMA_UART_4_TX_STOP	((UINT32P)(AP_DMA_BASE+0x0990))
#define AP_DMA_UART_4_TX_FLUSH	((UINT32P)(AP_DMA_BASE+0x0994))
#define AP_DMA_UART_4_TX_VFF_ADDR	((UINT32P)(AP_DMA_BASE+0x099c))
#define AP_DMA_UART_4_TX_VFF_LEN	((UINT32P)(AP_DMA_BASE+0x09a4))
#define AP_DMA_UART_4_TX_VFF_THRE	((UINT32P)(AP_DMA_BASE+0x09a8))
#define AP_DMA_UART_4_TX_VFF_WPT	((UINT32P)(AP_DMA_BASE+0x09ac))
#define AP_DMA_UART_4_TX_VFF_RPT	((UINT32P)(AP_DMA_BASE+0x09b0))
#define AP_DMA_UART_4_TX_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x09b8))
#define AP_DMA_UART_4_TX_VFF_VALID_SIZE	((UINT32P)(AP_DMA_BASE+0x09bc))
#define AP_DMA_UART_4_TX_VFF_LEFT_SIZE	((UINT32P)(AP_DMA_BASE+0x09c0))
#define AP_DMA_UART_4_TX_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x09d0))
#define AP_DMA_UART_4_TX_VFF_ADDR2	((UINT32P)(AP_DMA_BASE+0x09d4))
#define AP_DMA_UART_4_TX_VFF_WPT_VALID	((UINT32P)(AP_DMA_BASE+0x09d8))
#define AP_DMA_UART_4_TX_VFF_WPT_VALID2	((UINT32P)(AP_DMA_BASE+0x09dc))
#define AP_DMA_UART_4_TX_FLUSH_ACT	((UINT32P)(AP_DMA_BASE+0x09e0))
#define AP_DMA_UART_4_TX_HW_FLUSH	((UINT32P)(AP_DMA_BASE+0x09e4))
#define AP_DMA_UART_4_RX_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0a00))
#define AP_DMA_UART_4_RX_INT_EN	((UINT32P)(AP_DMA_BASE+0x0a04))
#define AP_DMA_UART_4_RX_EN	((UINT32P)(AP_DMA_BASE+0x0a08))
#define AP_DMA_UART_4_RX_RST	((UINT32P)(AP_DMA_BASE+0x0a0c))
#define AP_DMA_UART_4_RX_STOP	((UINT32P)(AP_DMA_BASE+0x0a10))
#define AP_DMA_UART_4_RX_FLUSH	((UINT32P)(AP_DMA_BASE+0x0a14))
#define AP_DMA_UART_4_RX_VFF_ADDR	((UINT32P)(AP_DMA_BASE+0x0a1c))
#define AP_DMA_UART_4_RX_VFF_LEN	((UINT32P)(AP_DMA_BASE+0x0a24))
#define AP_DMA_UART_4_RX_VFF_THRE	((UINT32P)(AP_DMA_BASE+0x0a28))
#define AP_DMA_UART_4_RX_VFF_WPT	((UINT32P)(AP_DMA_BASE+0x0a2c))
#define AP_DMA_UART_4_RX_VFF_RPT	((UINT32P)(AP_DMA_BASE+0x0a30))
#define AP_DMA_UART_4_RX_FLOW_CTRL_THRE	((UINT32P)(AP_DMA_BASE+0x0a34))
#define AP_DMA_UART_4_RX_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x0a38))
#define AP_DMA_UART_4_RX_VFF_VALID_SIZE	((UINT32P)(AP_DMA_BASE+0x0a3c))
#define AP_DMA_UART_4_RX_VFF_LEFT_SIZE	((UINT32P)(AP_DMA_BASE+0x0a40))
#define AP_DMA_UART_4_RX_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x0a50))
#define AP_DMA_UART_4_RX_VFF_ADDR2	((UINT32P)(AP_DMA_BASE+0x0a54))
#define AP_DMA_UART_5_TX_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0a80))
#define AP_DMA_UART_5_TX_INT_EN	((UINT32P)(AP_DMA_BASE+0x0a84))
#define AP_DMA_UART_5_TX_EN	((UINT32P)(AP_DMA_BASE+0x0a88))
#define AP_DMA_UART_5_TX_RST	((UINT32P)(AP_DMA_BASE+0x0a8c))
#define AP_DMA_UART_5_TX_STOP	((UINT32P)(AP_DMA_BASE+0x0a90))
#define AP_DMA_UART_5_TX_FLUSH	((UINT32P)(AP_DMA_BASE+0x0a94))
#define AP_DMA_UART_5_TX_VFF_ADDR	((UINT32P)(AP_DMA_BASE+0x0a9c))
#define AP_DMA_UART_5_TX_VFF_LEN	((UINT32P)(AP_DMA_BASE+0x0aa4))
#define AP_DMA_UART_5_TX_VFF_THRE	((UINT32P)(AP_DMA_BASE+0x0aa8))
#define AP_DMA_UART_5_TX_VFF_WPT	((UINT32P)(AP_DMA_BASE+0x0aac))
#define AP_DMA_UART_5_TX_VFF_RPT	((UINT32P)(AP_DMA_BASE+0x0ab0))
#define AP_DMA_UART_5_TX_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x0ab8))
#define AP_DMA_UART_5_TX_VFF_VALID_SIZE	((UINT32P)(AP_DMA_BASE+0x0abc))
#define AP_DMA_UART_5_TX_VFF_LEFT_SIZE	((UINT32P)(AP_DMA_BASE+0x0ac0))
#define AP_DMA_UART_5_TX_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x0ad0))
#define AP_DMA_UART_5_TX_VFF_ADDR2	((UINT32P)(AP_DMA_BASE+0x0ad4))
#define AP_DMA_UART_5_TX_VFF_WPT_VALID	((UINT32P)(AP_DMA_BASE+0x0ad8))
#define AP_DMA_UART_5_TX_VFF_WPT_VALID2	((UINT32P)(AP_DMA_BASE+0x0adc))
#define AP_DMA_UART_5_TX_FLUSH_ACT	((UINT32P)(AP_DMA_BASE+0x0ae0))
#define AP_DMA_UART_5_TX_HW_FLUSH	((UINT32P)(AP_DMA_BASE+0x0ae4))
#define AP_DMA_UART_5_RX_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0b00))
#define AP_DMA_UART_5_RX_INT_EN	((UINT32P)(AP_DMA_BASE+0x0b04))
#define AP_DMA_UART_5_RX_EN	((UINT32P)(AP_DMA_BASE+0x0b08))
#define AP_DMA_UART_5_RX_RST	((UINT32P)(AP_DMA_BASE+0x0b0c))
#define AP_DMA_UART_5_RX_STOP	((UINT32P)(AP_DMA_BASE+0x0b10))
#define AP_DMA_UART_5_RX_FLUSH	((UINT32P)(AP_DMA_BASE+0x0b14))
#define AP_DMA_UART_5_RX_VFF_ADDR	((UINT32P)(AP_DMA_BASE+0x0b1c))
#define AP_DMA_UART_5_RX_VFF_LEN	((UINT32P)(AP_DMA_BASE+0x0b24))
#define AP_DMA_UART_5_RX_VFF_THRE	((UINT32P)(AP_DMA_BASE+0x0b28))
#define AP_DMA_UART_5_RX_VFF_WPT	((UINT32P)(AP_DMA_BASE+0x0b2c))
#define AP_DMA_UART_5_RX_VFF_RPT	((UINT32P)(AP_DMA_BASE+0x0b30))
#define AP_DMA_UART_5_RX_FLOW_CTRL_THRE	((UINT32P)(AP_DMA_BASE+0x0b34))
#define AP_DMA_UART_5_RX_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x0b38))
#define AP_DMA_UART_5_RX_VFF_VALID_SIZE	((UINT32P)(AP_DMA_BASE+0x0b3c))
#define AP_DMA_UART_5_RX_VFF_LEFT_SIZE	((UINT32P)(AP_DMA_BASE+0x0b40))
#define AP_DMA_UART_5_RX_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x0b50))
#define AP_DMA_UART_5_RX_VFF_ADDR2	((UINT32P)(AP_DMA_BASE+0x0b54))

// APB Module uart
#define AP_UART0_BASE (0x11020000)
#define AP_UART0_RBR_THR_DLL_ADDR	((UINT16P)(AP_UART0_BASE+0x00))
#define AP_UART0_IER_DLM_ADDR	((UINT16P)(AP_UART0_BASE+0x04))
#define AP_UART0_IIR_FCR_EFR_ADDR	((UINT16P)(AP_UART0_BASE+0x08))
#define AP_UART0_LCR_ADDR	((UINT16P)(AP_UART0_BASE+0x0C))
#define AP_UART0_MCR_XON1_ADDR	((UINT16P)(AP_UART0_BASE+0x10))
#define AP_UART0_LSR_XON2_ADDR	((UINT16P)(AP_UART0_BASE+0x14))
#define AP_UART0_MSR_XOFF1_ADDR	((UINT16P)(AP_UART0_BASE+0x18))
#define AP_UART0_SCR_XOFF2_ADDR	((UINT16P)(AP_UART0_BASE+0x1C))
#define AP_UART0_AUTOBAUD_EN_ADDR	((UINT16P)(AP_UART0_BASE+0x20))
#define AP_UART0_RATE_STEP_ADDR	((UINT16P)(AP_UART0_BASE+0x24))
#define AP_UART0_STEP_COUNT_ADDR	((UINT16P)(AP_UART0_BASE+0x28))
#define AP_UART0_SAMPLE_COUNT_ADDR	((UINT16P)(AP_UART0_BASE+0x2C))
#define AP_UART0_AUTOBAUD_DATA_ADDR	((UINT16P)(AP_UART0_BASE+0x30))
#define AP_UART0_RATE_FIX_ADDR	((UINT16P)(AP_UART0_BASE+0x34))
#define AP_UART0_AUTOBAUD_RATE_ADDR	((UINT16P)(AP_UART0_BASE+0x38))
#define AP_UART0_GUARD_ADDR	((UINT16P)(AP_UART0_BASE+0x3C))
#define AP_UART0_ESC_CHAR_ADDR	((UINT16P)(AP_UART0_BASE+0x40))
#define AP_UART0_ESC_EN_ADDR	((UINT16P)(AP_UART0_BASE+0x44))
#define AP_UART0_SLEEP_EN_ADDR	((UINT16P)(AP_UART0_BASE+0x48))
#define AP_UART0_RXDMA_EN_ADDR	((UINT16P)(AP_UART0_BASE+0x4C))
#define AP_UART0_RXTRIG_ADDR	((UINT16P)(AP_UART0_BASE+0x50))
#define AP_UART0_FRACDIV_L_ADDR	((UINT16P)(AP_UART0_BASE+0x54))
#define AP_UART0_FRACDIV_M_ADDR	((UINT16P)(AP_UART0_BASE+0x58))
#define AP_UART0_FCR_ADDR	((UINT16P)(AP_UART0_BASE+0x5C))
#define AP_UART0_DEBUG_ADDR	((UINT16P)(AP_UART0_BASE+0x60))
#define AP_UART0_DEBUG_1_ADDR	((UINT16P)(AP_UART0_BASE+0x64))
#define AP_UART0_DEBUG_2_ADDR	((UINT16P)(AP_UART0_BASE+0x68))
#define AP_UART0_DEBUG_3_ADDR	((UINT16P)(AP_UART0_BASE+0x6c))
#define AP_UART0_DEBUG_4_ADDR	((UINT16P)(AP_UART0_BASE+0x70))
#define AP_UART0_DEBUG_5_ADDR	((UINT16P)(AP_UART0_BASE+0x74))
#define AP_UART0_DEBUG_6_ADDR	((UINT16P)(AP_UART0_BASE+0x78))
#define AP_UART0_DEBUG_7_ADDR	((UINT16P)(AP_UART0_BASE+0x7c))
#define AP_UART0_DEBUG_8_ADDR	((UINT16P)(AP_UART0_BASE+0x80))
#define AP_UART0_DEBUG_SEL	((UINT16P)(AP_UART0_BASE+0x84))
#define AP_UART0_DLL_ADDR	((UINT16P)(AP_UART0_BASE+0x90))
#define AP_UART0_DLM_ADDR	((UINT16P)(AP_UART0_BASE+0x94))
#define AP_UART0_EFR_ADDR	((UINT16P)(AP_UART0_BASE+0x98))
#define AP_UART0_FEATURE_SEL	((UINT16P)(AP_UART0_BASE+0x9C))
#define AP_UART0_XON1_ADDR	((UINT16P)(AP_UART0_BASE+0xA0))
#define AP_UART0_XON2_ADDR	((UINT16P)(AP_UART0_BASE+0xA4))
#define AP_UART0_XOFF1_ADDR	((UINT16P)(AP_UART0_BASE+0xA8))
#define AP_UART0_XOFF2_ADDR	((UINT16P)(AP_UART0_BASE+0xAC))
#define AP_UART0_UART_RX_SEL_ADDR	((UINT16P)(AP_UART0_BASE+0xB0))
#define AP_UART0_SLEEP_REQ_ADDR	((UINT16P)(AP_UART0_BASE+0xB4))
#define AP_UART0_SLEEP_ACK_ADDR	((UINT16P)(AP_UART0_BASE+0xB8))
#define AP_UART0_SPM_SEL	((UINT16P)(AP_UART0_BASE+0xBC))

// APB Module uart
#define AP_UART1_BASE (0x11030000)
#define AP_UART1_RBR_THR_DLL_ADDR	((UINT16P)(AP_UART1_BASE+0x00))
#define AP_UART1_IER_DLM_ADDR	((UINT16P)(AP_UART1_BASE+0x04))
#define AP_UART1_IIR_FCR_EFR_ADDR	((UINT16P)(AP_UART1_BASE+0x08))
#define AP_UART1_LCR_ADDR	((UINT16P)(AP_UART1_BASE+0x0C))
#define AP_UART1_MCR_XON1_ADDR	((UINT16P)(AP_UART1_BASE+0x10))
#define AP_UART1_LSR_XON2_ADDR	((UINT16P)(AP_UART1_BASE+0x14))
#define AP_UART1_MSR_XOFF1_ADDR	((UINT16P)(AP_UART1_BASE+0x18))
#define AP_UART1_SCR_XOFF2_ADDR	((UINT16P)(AP_UART1_BASE+0x1C))
#define AP_UART1_AUTOBAUD_EN_ADDR	((UINT16P)(AP_UART1_BASE+0x20))
#define AP_UART1_RATE_STEP_ADDR	((UINT16P)(AP_UART1_BASE+0x24))
#define AP_UART1_STEP_COUNT_ADDR	((UINT16P)(AP_UART1_BASE+0x28))
#define AP_UART1_SAMPLE_COUNT_ADDR	((UINT16P)(AP_UART1_BASE+0x2C))
#define AP_UART1_AUTOBAUD_DATA_ADDR	((UINT16P)(AP_UART1_BASE+0x30))
#define AP_UART1_RATE_FIX_ADDR	((UINT16P)(AP_UART1_BASE+0x34))
#define AP_UART1_AUTOBAUD_RATE_ADDR	((UINT16P)(AP_UART1_BASE+0x38))
#define AP_UART1_GUARD_ADDR	((UINT16P)(AP_UART1_BASE+0x3C))
#define AP_UART1_ESC_CHAR_ADDR	((UINT16P)(AP_UART1_BASE+0x40))
#define AP_UART1_ESC_EN_ADDR	((UINT16P)(AP_UART1_BASE+0x44))
#define AP_UART1_SLEEP_EN_ADDR	((UINT16P)(AP_UART1_BASE+0x48))
#define AP_UART1_RXDMA_EN_ADDR	((UINT16P)(AP_UART1_BASE+0x4C))
#define AP_UART1_RXTRIG_ADDR	((UINT16P)(AP_UART1_BASE+0x50))
#define AP_UART1_FRACDIV_L_ADDR	((UINT16P)(AP_UART1_BASE+0x54))
#define AP_UART1_FRACDIV_M_ADDR	((UINT16P)(AP_UART1_BASE+0x58))
#define AP_UART1_FCR_ADDR	((UINT16P)(AP_UART1_BASE+0x5C))
#define AP_UART1_DEBUG_ADDR	((UINT16P)(AP_UART1_BASE+0x60))
#define AP_UART1_DEBUG_1_ADDR	((UINT16P)(AP_UART1_BASE+0x64))
#define AP_UART1_DEBUG_2_ADDR	((UINT16P)(AP_UART1_BASE+0x68))
#define AP_UART1_DEBUG_3_ADDR	((UINT16P)(AP_UART1_BASE+0x6c))
#define AP_UART1_DEBUG_4_ADDR	((UINT16P)(AP_UART1_BASE+0x70))
#define AP_UART1_DEBUG_5_ADDR	((UINT16P)(AP_UART1_BASE+0x74))
#define AP_UART1_DEBUG_6_ADDR	((UINT16P)(AP_UART1_BASE+0x78))
#define AP_UART1_DEBUG_7_ADDR	((UINT16P)(AP_UART1_BASE+0x7c))
#define AP_UART1_DEBUG_8_ADDR	((UINT16P)(AP_UART1_BASE+0x80))
#define AP_UART1_DEBUG_SEL	((UINT16P)(AP_UART1_BASE+0x84))
#define AP_UART1_DLL_ADDR	((UINT16P)(AP_UART1_BASE+0x90))
#define AP_UART1_DLM_ADDR	((UINT16P)(AP_UART1_BASE+0x94))
#define AP_UART1_EFR_ADDR	((UINT16P)(AP_UART1_BASE+0x98))
#define AP_UART1_FEATURE_SEL	((UINT16P)(AP_UART1_BASE+0x9C))
#define AP_UART1_XON1_ADDR	((UINT16P)(AP_UART1_BASE+0xA0))
#define AP_UART1_XON2_ADDR	((UINT16P)(AP_UART1_BASE+0xA4))
#define AP_UART1_XOFF1_ADDR	((UINT16P)(AP_UART1_BASE+0xA8))
#define AP_UART1_XOFF2_ADDR	((UINT16P)(AP_UART1_BASE+0xAC))
#define AP_UART1_UART_RX_SEL_ADDR	((UINT16P)(AP_UART1_BASE+0xB0))
#define AP_UART1_SLEEP_REQ_ADDR	((UINT16P)(AP_UART1_BASE+0xB4))
#define AP_UART1_SLEEP_ACK_ADDR	((UINT16P)(AP_UART1_BASE+0xB8))
#define AP_UART1_SPM_SEL	((UINT16P)(AP_UART1_BASE+0xBC))

// APB Module uart
#define AP_UART2_BASE (0x11040000)
#define AP_UART2_RBR_THR_DLL_ADDR	((UINT16P)(AP_UART2_BASE+0x00))
#define AP_UART2_IER_DLM_ADDR	((UINT16P)(AP_UART2_BASE+0x04))
#define AP_UART2_IIR_FCR_EFR_ADDR	((UINT16P)(AP_UART2_BASE+0x08))
#define AP_UART2_LCR_ADDR	((UINT16P)(AP_UART2_BASE+0x0C))
#define AP_UART2_MCR_XON1_ADDR	((UINT16P)(AP_UART2_BASE+0x10))
#define AP_UART2_LSR_XON2_ADDR	((UINT16P)(AP_UART2_BASE+0x14))
#define AP_UART2_MSR_XOFF1_ADDR	((UINT16P)(AP_UART2_BASE+0x18))
#define AP_UART2_SCR_XOFF2_ADDR	((UINT16P)(AP_UART2_BASE+0x1C))
#define AP_UART2_AUTOBAUD_EN_ADDR	((UINT16P)(AP_UART2_BASE+0x20))
#define AP_UART2_RATE_STEP_ADDR	((UINT16P)(AP_UART2_BASE+0x24))
#define AP_UART2_STEP_COUNT_ADDR	((UINT16P)(AP_UART2_BASE+0x28))
#define AP_UART2_SAMPLE_COUNT_ADDR	((UINT16P)(AP_UART2_BASE+0x2C))
#define AP_UART2_AUTOBAUD_DATA_ADDR	((UINT16P)(AP_UART2_BASE+0x30))
#define AP_UART2_RATE_FIX_ADDR	((UINT16P)(AP_UART2_BASE+0x34))
#define AP_UART2_AUTOBAUD_RATE_ADDR	((UINT16P)(AP_UART2_BASE+0x38))
#define AP_UART2_GUARD_ADDR	((UINT16P)(AP_UART2_BASE+0x3C))
#define AP_UART2_ESC_CHAR_ADDR	((UINT16P)(AP_UART2_BASE+0x40))
#define AP_UART2_ESC_EN_ADDR	((UINT16P)(AP_UART2_BASE+0x44))
#define AP_UART2_SLEEP_EN_ADDR	((UINT16P)(AP_UART2_BASE+0x48))
#define AP_UART2_RXDMA_EN_ADDR	((UINT16P)(AP_UART2_BASE+0x4C))
#define AP_UART2_RXTRIG_ADDR	((UINT16P)(AP_UART2_BASE+0x50))
#define AP_UART2_FRACDIV_L_ADDR	((UINT16P)(AP_UART2_BASE+0x54))
#define AP_UART2_FRACDIV_M_ADDR	((UINT16P)(AP_UART2_BASE+0x58))
#define AP_UART2_FCR_ADDR	((UINT16P)(AP_UART2_BASE+0x5C))
#define AP_UART2_DEBUG_ADDR	((UINT16P)(AP_UART2_BASE+0x60))
#define AP_UART2_DEBUG_1_ADDR	((UINT16P)(AP_UART2_BASE+0x64))
#define AP_UART2_DEBUG_2_ADDR	((UINT16P)(AP_UART2_BASE+0x68))
#define AP_UART2_DEBUG_3_ADDR	((UINT16P)(AP_UART2_BASE+0x6c))
#define AP_UART2_DEBUG_4_ADDR	((UINT16P)(AP_UART2_BASE+0x70))
#define AP_UART2_DEBUG_5_ADDR	((UINT16P)(AP_UART2_BASE+0x74))
#define AP_UART2_DEBUG_6_ADDR	((UINT16P)(AP_UART2_BASE+0x78))
#define AP_UART2_DEBUG_7_ADDR	((UINT16P)(AP_UART2_BASE+0x7c))
#define AP_UART2_DEBUG_8_ADDR	((UINT16P)(AP_UART2_BASE+0x80))
#define AP_UART2_DEBUG_SEL	((UINT16P)(AP_UART2_BASE+0x84))
#define AP_UART2_DLL_ADDR	((UINT16P)(AP_UART2_BASE+0x90))
#define AP_UART2_DLM_ADDR	((UINT16P)(AP_UART2_BASE+0x94))
#define AP_UART2_EFR_ADDR	((UINT16P)(AP_UART2_BASE+0x98))
#define AP_UART2_FEATURE_SEL	((UINT16P)(AP_UART2_BASE+0x9C))
#define AP_UART2_XON1_ADDR	((UINT16P)(AP_UART2_BASE+0xA0))
#define AP_UART2_XON2_ADDR	((UINT16P)(AP_UART2_BASE+0xA4))
#define AP_UART2_XOFF1_ADDR	((UINT16P)(AP_UART2_BASE+0xA8))
#define AP_UART2_XOFF2_ADDR	((UINT16P)(AP_UART2_BASE+0xAC))
#define AP_UART2_UART_RX_SEL_ADDR	((UINT16P)(AP_UART2_BASE+0xB0))
#define AP_UART2_SLEEP_REQ_ADDR	((UINT16P)(AP_UART2_BASE+0xB4))
#define AP_UART2_SLEEP_ACK_ADDR	((UINT16P)(AP_UART2_BASE+0xB8))
#define AP_UART2_SPM_SEL	((UINT16P)(AP_UART2_BASE+0xBC))

// APB Module uart
#define AP_UART3_BASE (0x11050000)
#define AP_UART3_RBR_THR_DLL_ADDR	((UINT16P)(AP_UART3_BASE+0x00))
#define AP_UART3_IER_DLM_ADDR	((UINT16P)(AP_UART3_BASE+0x04))
#define AP_UART3_IIR_FCR_EFR_ADDR	((UINT16P)(AP_UART3_BASE+0x08))
#define AP_UART3_LCR_ADDR	((UINT16P)(AP_UART3_BASE+0x0C))
#define AP_UART3_MCR_XON1_ADDR	((UINT16P)(AP_UART3_BASE+0x10))
#define AP_UART3_LSR_XON2_ADDR	((UINT16P)(AP_UART3_BASE+0x14))
#define AP_UART3_MSR_XOFF1_ADDR	((UINT16P)(AP_UART3_BASE+0x18))
#define AP_UART3_SCR_XOFF2_ADDR	((UINT16P)(AP_UART3_BASE+0x1C))
#define AP_UART3_AUTOBAUD_EN_ADDR	((UINT16P)(AP_UART3_BASE+0x20))
#define AP_UART3_RATE_STEP_ADDR	((UINT16P)(AP_UART3_BASE+0x24))
#define AP_UART3_STEP_COUNT_ADDR	((UINT16P)(AP_UART3_BASE+0x28))
#define AP_UART3_SAMPLE_COUNT_ADDR	((UINT16P)(AP_UART3_BASE+0x2C))
#define AP_UART3_AUTOBAUD_DATA_ADDR	((UINT16P)(AP_UART3_BASE+0x30))
#define AP_UART3_RATE_FIX_ADDR	((UINT16P)(AP_UART3_BASE+0x34))
#define AP_UART3_AUTOBAUD_RATE_ADDR	((UINT16P)(AP_UART3_BASE+0x38))
#define AP_UART3_GUARD_ADDR	((UINT16P)(AP_UART3_BASE+0x3C))
#define AP_UART3_ESC_CHAR_ADDR	((UINT16P)(AP_UART3_BASE+0x40))
#define AP_UART3_ESC_EN_ADDR	((UINT16P)(AP_UART3_BASE+0x44))
#define AP_UART3_SLEEP_EN_ADDR	((UINT16P)(AP_UART3_BASE+0x48))
#define AP_UART3_RXDMA_EN_ADDR	((UINT16P)(AP_UART3_BASE+0x4C))
#define AP_UART3_RXTRIG_ADDR	((UINT16P)(AP_UART3_BASE+0x50))
#define AP_UART3_FRACDIV_L_ADDR	((UINT16P)(AP_UART3_BASE+0x54))
#define AP_UART3_FRACDIV_M_ADDR	((UINT16P)(AP_UART3_BASE+0x58))
#define AP_UART3_FCR_ADDR	((UINT16P)(AP_UART3_BASE+0x5C))
#define AP_UART3_DEBUG_ADDR	((UINT16P)(AP_UART3_BASE+0x60))
#define AP_UART3_DEBUG_1_ADDR	((UINT16P)(AP_UART3_BASE+0x64))
#define AP_UART3_DEBUG_2_ADDR	((UINT16P)(AP_UART3_BASE+0x68))
#define AP_UART3_DEBUG_3_ADDR	((UINT16P)(AP_UART3_BASE+0x6c))
#define AP_UART3_DEBUG_4_ADDR	((UINT16P)(AP_UART3_BASE+0x70))
#define AP_UART3_DEBUG_5_ADDR	((UINT16P)(AP_UART3_BASE+0x74))
#define AP_UART3_DEBUG_6_ADDR	((UINT16P)(AP_UART3_BASE+0x78))
#define AP_UART3_DEBUG_7_ADDR	((UINT16P)(AP_UART3_BASE+0x7c))
#define AP_UART3_DEBUG_8_ADDR	((UINT16P)(AP_UART3_BASE+0x80))
#define AP_UART3_DEBUG_SEL	((UINT16P)(AP_UART3_BASE+0x84))
#define AP_UART3_DLL_ADDR	((UINT16P)(AP_UART3_BASE+0x90))
#define AP_UART3_DLM_ADDR	((UINT16P)(AP_UART3_BASE+0x94))
#define AP_UART3_EFR_ADDR	((UINT16P)(AP_UART3_BASE+0x98))
#define AP_UART3_FEATURE_SEL	((UINT16P)(AP_UART3_BASE+0x9C))
#define AP_UART3_XON1_ADDR	((UINT16P)(AP_UART3_BASE+0xA0))
#define AP_UART3_XON2_ADDR	((UINT16P)(AP_UART3_BASE+0xA4))
#define AP_UART3_XOFF1_ADDR	((UINT16P)(AP_UART3_BASE+0xA8))
#define AP_UART3_XOFF2_ADDR	((UINT16P)(AP_UART3_BASE+0xAC))
#define AP_UART3_UART_RX_SEL_ADDR	((UINT16P)(AP_UART3_BASE+0xB0))
#define AP_UART3_SLEEP_REQ_ADDR	((UINT16P)(AP_UART3_BASE+0xB4))
#define AP_UART3_SLEEP_ACK_ADDR	((UINT16P)(AP_UART3_BASE+0xB8))
#define AP_UART3_SPM_SEL	((UINT16P)(AP_UART3_BASE+0xBC))

// APB Module uart
#define AP_UART4_BASE (0x11060000)
#define AP_UART4_RBR_THR_DLL_ADDR	((UINT16P)(AP_UART4_BASE+0x00))
#define AP_UART4_IER_DLM_ADDR	((UINT16P)(AP_UART4_BASE+0x04))
#define AP_UART4_IIR_FCR_EFR_ADDR	((UINT16P)(AP_UART4_BASE+0x08))
#define AP_UART4_LCR_ADDR	((UINT16P)(AP_UART4_BASE+0x0C))
#define AP_UART4_MCR_XON1_ADDR	((UINT16P)(AP_UART4_BASE+0x10))
#define AP_UART4_LSR_XON2_ADDR	((UINT16P)(AP_UART4_BASE+0x14))
#define AP_UART4_MSR_XOFF1_ADDR	((UINT16P)(AP_UART4_BASE+0x18))
#define AP_UART4_SCR_XOFF2_ADDR	((UINT16P)(AP_UART4_BASE+0x1C))
#define AP_UART4_AUTOBAUD_EN_ADDR	((UINT16P)(AP_UART4_BASE+0x20))
#define AP_UART4_RATE_STEP_ADDR	((UINT16P)(AP_UART4_BASE+0x24))
#define AP_UART4_STEP_COUNT_ADDR	((UINT16P)(AP_UART4_BASE+0x28))
#define AP_UART4_SAMPLE_COUNT_ADDR	((UINT16P)(AP_UART4_BASE+0x2C))
#define AP_UART4_AUTOBAUD_DATA_ADDR	((UINT16P)(AP_UART4_BASE+0x30))
#define AP_UART4_RATE_FIX_ADDR	((UINT16P)(AP_UART4_BASE+0x34))
#define AP_UART4_AUTOBAUD_RATE_ADDR	((UINT16P)(AP_UART4_BASE+0x38))
#define AP_UART4_GUARD_ADDR	((UINT16P)(AP_UART4_BASE+0x3C))
#define AP_UART4_ESC_CHAR_ADDR	((UINT16P)(AP_UART4_BASE+0x40))
#define AP_UART4_ESC_EN_ADDR	((UINT16P)(AP_UART4_BASE+0x44))
#define AP_UART4_SLEEP_EN_ADDR	((UINT16P)(AP_UART4_BASE+0x48))
#define AP_UART4_RXDMA_EN_ADDR	((UINT16P)(AP_UART4_BASE+0x4C))
#define AP_UART4_RXTRIG_ADDR	((UINT16P)(AP_UART4_BASE+0x50))
#define AP_UART4_FRACDIV_L_ADDR	((UINT16P)(AP_UART4_BASE+0x54))
#define AP_UART4_FRACDIV_M_ADDR	((UINT16P)(AP_UART4_BASE+0x58))
#define AP_UART4_FCR_ADDR	((UINT16P)(AP_UART4_BASE+0x5C))
#define AP_UART4_DEBUG_ADDR	((UINT16P)(AP_UART4_BASE+0x60))
#define AP_UART4_DEBUG_1_ADDR	((UINT16P)(AP_UART4_BASE+0x64))
#define AP_UART4_DEBUG_2_ADDR	((UINT16P)(AP_UART4_BASE+0x68))
#define AP_UART4_DEBUG_3_ADDR	((UINT16P)(AP_UART4_BASE+0x6c))
#define AP_UART4_DEBUG_4_ADDR	((UINT16P)(AP_UART4_BASE+0x70))
#define AP_UART4_DEBUG_5_ADDR	((UINT16P)(AP_UART4_BASE+0x74))
#define AP_UART4_DEBUG_6_ADDR	((UINT16P)(AP_UART4_BASE+0x78))
#define AP_UART4_DEBUG_7_ADDR	((UINT16P)(AP_UART4_BASE+0x7c))
#define AP_UART4_DEBUG_8_ADDR	((UINT16P)(AP_UART4_BASE+0x80))
#define AP_UART4_DEBUG_SEL	((UINT16P)(AP_UART4_BASE+0x84))
#define AP_UART4_DLL_ADDR	((UINT16P)(AP_UART4_BASE+0x90))
#define AP_UART4_DLM_ADDR	((UINT16P)(AP_UART4_BASE+0x94))
#define AP_UART4_EFR_ADDR	((UINT16P)(AP_UART4_BASE+0x98))
#define AP_UART4_FEATURE_SEL	((UINT16P)(AP_UART4_BASE+0x9C))
#define AP_UART4_XON1_ADDR	((UINT16P)(AP_UART4_BASE+0xA0))
#define AP_UART4_XON2_ADDR	((UINT16P)(AP_UART4_BASE+0xA4))
#define AP_UART4_XOFF1_ADDR	((UINT16P)(AP_UART4_BASE+0xA8))
#define AP_UART4_XOFF2_ADDR	((UINT16P)(AP_UART4_BASE+0xAC))
#define AP_UART4_UART_RX_SEL_ADDR	((UINT16P)(AP_UART4_BASE+0xB0))
#define AP_UART4_SLEEP_REQ_ADDR	((UINT16P)(AP_UART4_BASE+0xB4))
#define AP_UART4_SLEEP_ACK_ADDR	((UINT16P)(AP_UART4_BASE+0xB8))
#define AP_UART4_SPM_SEL	((UINT16P)(AP_UART4_BASE+0xBC))

// APB Module uart
#define AP_UART5_BASE (0x11180000)
#define AP_UART5_RBR_THR_DLL_ADDR	((UINT16P)(AP_UART5_BASE+0x00))
#define AP_UART5_IER_DLM_ADDR	((UINT16P)(AP_UART5_BASE+0x04))
#define AP_UART5_IIR_FCR_EFR_ADDR	((UINT16P)(AP_UART5_BASE+0x08))
#define AP_UART5_LCR_ADDR	((UINT16P)(AP_UART5_BASE+0x0C))
#define AP_UART5_MCR_XON1_ADDR	((UINT16P)(AP_UART5_BASE+0x10))
#define AP_UART5_LSR_XON2_ADDR	((UINT16P)(AP_UART5_BASE+0x14))
#define AP_UART5_MSR_XOFF1_ADDR	((UINT16P)(AP_UART5_BASE+0x18))
#define AP_UART5_SCR_XOFF2_ADDR	((UINT16P)(AP_UART5_BASE+0x1C))
#define AP_UART5_AUTOBAUD_EN_ADDR	((UINT16P)(AP_UART5_BASE+0x20))
#define AP_UART5_RATE_STEP_ADDR	((UINT16P)(AP_UART5_BASE+0x24))
#define AP_UART5_STEP_COUNT_ADDR	((UINT16P)(AP_UART5_BASE+0x28))
#define AP_UART5_SAMPLE_COUNT_ADDR	((UINT16P)(AP_UART5_BASE+0x2C))
#define AP_UART5_AUTOBAUD_DATA_ADDR	((UINT16P)(AP_UART5_BASE+0x30))
#define AP_UART5_RATE_FIX_ADDR	((UINT16P)(AP_UART5_BASE+0x34))
#define AP_UART5_AUTOBAUD_RATE_ADDR	((UINT16P)(AP_UART5_BASE+0x38))
#define AP_UART5_GUARD_ADDR	((UINT16P)(AP_UART5_BASE+0x3C))
#define AP_UART5_ESC_CHAR_ADDR	((UINT16P)(AP_UART5_BASE+0x40))
#define AP_UART5_ESC_EN_ADDR	((UINT16P)(AP_UART5_BASE+0x44))
#define AP_UART5_SLEEP_EN_ADDR	((UINT16P)(AP_UART5_BASE+0x48))
#define AP_UART5_RXDMA_EN_ADDR	((UINT16P)(AP_UART5_BASE+0x4C))
#define AP_UART5_RXTRIG_ADDR	((UINT16P)(AP_UART5_BASE+0x50))
#define AP_UART5_FRACDIV_L_ADDR	((UINT16P)(AP_UART5_BASE+0x54))
#define AP_UART5_FRACDIV_M_ADDR	((UINT16P)(AP_UART5_BASE+0x58))
#define AP_UART5_FCR_ADDR	((UINT16P)(AP_UART5_BASE+0x5C))
#define AP_UART5_DEBUG_ADDR	((UINT16P)(AP_UART5_BASE+0x60))
#define AP_UART5_DEBUG_1_ADDR	((UINT16P)(AP_UART5_BASE+0x64))
#define AP_UART5_DEBUG_2_ADDR	((UINT16P)(AP_UART5_BASE+0x68))
#define AP_UART5_DEBUG_3_ADDR	((UINT16P)(AP_UART5_BASE+0x6c))
#define AP_UART5_DEBUG_4_ADDR	((UINT16P)(AP_UART5_BASE+0x70))
#define AP_UART5_DEBUG_5_ADDR	((UINT16P)(AP_UART5_BASE+0x74))
#define AP_UART5_DEBUG_6_ADDR	((UINT16P)(AP_UART5_BASE+0x78))
#define AP_UART5_DEBUG_7_ADDR	((UINT16P)(AP_UART5_BASE+0x7c))
#define AP_UART5_DEBUG_8_ADDR	((UINT16P)(AP_UART5_BASE+0x80))
#define AP_UART5_DEBUG_SEL	((UINT16P)(AP_UART5_BASE+0x84))
#define AP_UART5_DLL_ADDR	((UINT16P)(AP_UART5_BASE+0x90))
#define AP_UART5_DLM_ADDR	((UINT16P)(AP_UART5_BASE+0x94))
#define AP_UART5_EFR_ADDR	((UINT16P)(AP_UART5_BASE+0x98))
#define AP_UART5_FEATURE_SEL	((UINT16P)(AP_UART5_BASE+0x9C))
#define AP_UART5_XON1_ADDR	((UINT16P)(AP_UART5_BASE+0xA0))
#define AP_UART5_XON2_ADDR	((UINT16P)(AP_UART5_BASE+0xA4))
#define AP_UART5_XOFF1_ADDR	((UINT16P)(AP_UART5_BASE+0xA8))
#define AP_UART5_XOFF2_ADDR	((UINT16P)(AP_UART5_BASE+0xAC))
#define AP_UART5_UART_RX_SEL_ADDR	((UINT16P)(AP_UART5_BASE+0xB0))
#define AP_UART5_SLEEP_REQ_ADDR	((UINT16P)(AP_UART5_BASE+0xB4))
#define AP_UART5_SLEEP_ACK_ADDR	((UINT16P)(AP_UART5_BASE+0xB8))
#define AP_UART5_SPM_SEL	((UINT16P)(AP_UART5_BASE+0xBC))

// APB Module pwm
#define PWM_BASE (0x11070000)
#define PWM_ENABLE	((UINT32P)(PWM_BASE+0x000))
#define PWM3_DELAY_DURATION	((UINT32P)(PWM_BASE+0x004))
#define PWM4_DELAY_DURATION	((UINT32P)(PWM_BASE+0x008))
#define PWM5_DELAY_DURATION	((UINT32P)(PWM_BASE+0x00C))
#define PWM0_CON	((UINT32P)(PWM_BASE+0x010))
#define PWM0_HIGH_DURATION	((UINT32P)(PWM_BASE+0x014))
#define PWM0_LOW_DURATION	((UINT32P)(PWM_BASE+0x018))
#define PWM0_GUARD_DURATION	((UINT32P)(PWM_BASE+0x01C))
#define PWM0_BUF0_BASE_ADDR	((UINT32P)(PWM_BASE+0x020))
#define PWM0_BUF0_SIZE	((UINT32P)(PWM_BASE+0x024))
#define PWM0_BUF1_BASE_ADDR	((UINT32P)(PWM_BASE+0x028))
#define PWM0_BUF1_SIZE	((UINT32P)(PWM_BASE+0x02C))
#define PWM0_SEND_DATA0	((UINT32P)(PWM_BASE+0x030))
#define PWM0_SEND_DATA1	((UINT32P)(PWM_BASE+0x034))
#define PWM0_WAVE_NUM	((UINT32P)(PWM_BASE+0x038))
#define PWM0_DATA_WIDTH	((UINT32P)(PWM_BASE+0x03C))
#define PWM0_THRESH	((UINT32P)(PWM_BASE+0x040))
#define PWM0_SEND_WAVENUM	((UINT32P)(PWM_BASE+0x044))
#define PWM0_VALID	((UINT32P)(PWM_BASE+0x048))
#define PWM1_CON	((UINT32P)(PWM_BASE+0x050))
#define PWM1_HIGH_DURATION	((UINT32P)(PWM_BASE+0x054))
#define PWM1_LOW_DURATION	((UINT32P)(PWM_BASE+0x058))
#define PWM1_GUARD_DURATION	((UINT32P)(PWM_BASE+0x05C))
#define PWM1_BUF0_BASE_ADDR	((UINT32P)(PWM_BASE+0x060))
#define PWM1_BUF0_SIZE	((UINT32P)(PWM_BASE+0x064))
#define PWM1_BUF1_BASE_ADDR	((UINT32P)(PWM_BASE+0x068))
#define PWM1_BUF1_SIZE	((UINT32P)(PWM_BASE+0x06C))
#define PWM1_SEND_DATA0	((UINT32P)(PWM_BASE+0x070))
#define PWM1_SEND_DATA1	((UINT32P)(PWM_BASE+0x074))
#define PWM1_WAVE_NUM	((UINT32P)(PWM_BASE+0x078))
#define PWM1_DATA_WIDTH	((UINT32P)(PWM_BASE+0x07C))
#define PWM1_THRESH	((UINT32P)(PWM_BASE+0x080))
#define PWM1_SEND_WAVENUM	((UINT32P)(PWM_BASE+0x084))
#define PWM1_VALID	((UINT32P)(PWM_BASE+0x088))
#define PWM2_CON	((UINT32P)(PWM_BASE+0x090))
#define PWM2_HIGH_DURATION	((UINT32P)(PWM_BASE+0x094))
#define PWM2_LOW_DURATION	((UINT32P)(PWM_BASE+0x098))
#define PWM2_GUARD_DURATION	((UINT32P)(PWM_BASE+0x09C))
#define PWM2_BUF0_BASE_ADDR	((UINT32P)(PWM_BASE+0x0A0))
#define PWM2_BUF0_SIZE	((UINT32P)(PWM_BASE+0x0A4))
#define PWM2_BUF1_BASE_ADDR	((UINT32P)(PWM_BASE+0x0A8))
#define PWM2_BUF1_SIZE	((UINT32P)(PWM_BASE+0x0AC))
#define PWM2_SEND_DATA0	((UINT32P)(PWM_BASE+0x0B0))
#define PWM2_SEND_DATA1	((UINT32P)(PWM_BASE+0x0B4))
#define PWM2_WAVE_NUM	((UINT32P)(PWM_BASE+0x0B8))
#define PWM2_DATA_WIDTH	((UINT32P)(PWM_BASE+0x0BC))
#define PWM2_THRESH	((UINT32P)(PWM_BASE+0x0C0))
#define PWM2_SEND_WAVENUM	((UINT32P)(PWM_BASE+0x0C4))
#define PWM2_VALID	((UINT32P)(PWM_BASE+0x0C8))
#define PWM3_CON	((UINT32P)(PWM_BASE+0x0D0))
#define PWM3_HIGH_DURATION	((UINT32P)(PWM_BASE+0x0D4))
#define PWM3_LOW_DURATION	((UINT32P)(PWM_BASE+0x0D8))
#define PWM3_GUARD_DURATION	((UINT32P)(PWM_BASE+0x0DC))
#define PWM3_BUF0_BASE_ADDR	((UINT32P)(PWM_BASE+0x0E0))
#define PWM3_BUF0_SIZE	((UINT32P)(PWM_BASE+0x0E4))
#define PWM3_BUF1_BASE_ADDR	((UINT32P)(PWM_BASE+0x0E8))
#define PWM3_BUF1_SIZE	((UINT32P)(PWM_BASE+0x0EC))
#define PWM3_SEND_DATA0	((UINT32P)(PWM_BASE+0x0F0))
#define PWM3_SEND_DATA1	((UINT32P)(PWM_BASE+0x0F4))
#define PWM3_WAVE_NUM	((UINT32P)(PWM_BASE+0x0F8))
#define PWM3_DATA_WIDTH	((UINT32P)(PWM_BASE+0x0FC))
#define PWM3_THRESH	((UINT32P)(PWM_BASE+0x100))
#define PWM3_SEND_WAVENUM	((UINT32P)(PWM_BASE+0x104))
#define PWM3_VALID	((UINT32P)(PWM_BASE+0x108))
#define PWM4_CON	((UINT32P)(PWM_BASE+0x110))
#define PWM4_HIGH_DURATION	((UINT32P)(PWM_BASE+0x114))
#define PWM4_LOW_DURATION	((UINT32P)(PWM_BASE+0x118))
#define PWM4_GUARD_DURATION	((UINT32P)(PWM_BASE+0x11C))
#define PWM4_BUF0_BASE_ADDR	((UINT32P)(PWM_BASE+0x120))
#define PWM4_BUF0_SIZE	((UINT32P)(PWM_BASE+0x124))
#define PWM4_BUF1_BASE_ADDR	((UINT32P)(PWM_BASE+0x128))
#define PWM4_BUF1_SIZE	((UINT32P)(PWM_BASE+0x12C))
#define PWM4_SEND_DATA0	((UINT32P)(PWM_BASE+0x130))
#define PWM4_SEND_DATA1	((UINT32P)(PWM_BASE+0x134))
#define PWM4_WAVE_NUM	((UINT32P)(PWM_BASE+0x138))
#define PWM4_DATA_WIDTH	((UINT32P)(PWM_BASE+0x13C))
#define PWM4_THRESH	((UINT32P)(PWM_BASE+0x140))
#define PWM4_SEND_WAVENUM	((UINT32P)(PWM_BASE+0x144))
#define PWM4_VALID	((UINT32P)(PWM_BASE+0x148))
#define PWM5_CON	((UINT32P)(PWM_BASE+0x150))
#define PWM5_HIGH_DURATION	((UINT32P)(PWM_BASE+0x154))
#define PWM5_LOW_DURATION	((UINT32P)(PWM_BASE+0x158))
#define PWM5_GUARD_DURATION	((UINT32P)(PWM_BASE+0x15C))
#define PWM5_BUF0_BASE_ADDR	((UINT32P)(PWM_BASE+0x160))
#define PWM5_BUF0_SIZE	((UINT32P)(PWM_BASE+0x164))
#define PWM5_BUF1_BASE_ADDR	((UINT32P)(PWM_BASE+0x168))
#define PWM5_BUF1_SIZE	((UINT32P)(PWM_BASE+0x16C))
#define PWM5_SEND_DATA0	((UINT32P)(PWM_BASE+0x170))
#define PWM5_SEND_DATA1	((UINT32P)(PWM_BASE+0x174))
#define PWM5_WAVE_NUM	((UINT32P)(PWM_BASE+0x178))
#define PWM5_DATA_WIDTH	((UINT32P)(PWM_BASE+0x17C))
#define PWM5_THRESH	((UINT32P)(PWM_BASE+0x180))
#define PWM5_SEND_WAVENUM	((UINT32P)(PWM_BASE+0x184))
#define PWM5_VALID	((UINT32P)(PWM_BASE+0x188))
#define PWM6_CON	((UINT32P)(PWM_BASE+0x190))
#define PWM6_HIGH_DURATION	((UINT32P)(PWM_BASE+0x194))
#define PWM6_LOW_DURATION	((UINT32P)(PWM_BASE+0x198))
#define PWM6_GUARD_DURATION	((UINT32P)(PWM_BASE+0x19C))
#define PWM6_BUF0_BASE_ADDR	((UINT32P)(PWM_BASE+0x1A0))
#define PWM6_BUF0_SIZE	((UINT32P)(PWM_BASE+0x1A4))
#define PWM6_BUF1_BASE_ADDR	((UINT32P)(PWM_BASE+0x1A8))
#define PWM6_BUF1_SIZE	((UINT32P)(PWM_BASE+0x1AC))
#define PWM6_SEND_DATA0	((UINT32P)(PWM_BASE+0x1B0))
#define PWM6_SEND_DATA1	((UINT32P)(PWM_BASE+0x1B4))
#define PWM6_WAVE_NUM	((UINT32P)(PWM_BASE+0x1B8))
#define PWM6_DATA_WIDTH	((UINT32P)(PWM_BASE+0x1BC))
#define PWM6_THRESH	((UINT32P)(PWM_BASE+0x1C0))
#define PWM6_SEND_WAVENUM	((UINT32P)(PWM_BASE+0x1C4))
#define PWM6_VALID	((UINT32P)(PWM_BASE+0x1C8))
#define PWM_LOOP_BACK_TEST	((UINT32P)(PWM_BASE+0x1CC))
#define PWM_3DLCM	((UINT32P)(PWM_BASE+0x1D0))
#define PWM_SEL_PMIC	((UINT32P)(PWM_BASE+0x2D4))
#define PWM_INT_EN	((UINT32P)(PWM_BASE+0x200))
#define PWM_INT_STATUS	((UINT32P)(PWM_BASE+0x204))
#define PWM_INT_ACK	((UINT32P)(PWM_BASE+0x208))
#define PWM_EN_STATUS	((UINT32P)(PWM_BASE+0x20C))
#define PWM_CK_26M_SEL	((UINT32P)(PWM_BASE+0x210))
#define PWM_PMIC_BYPASS_IDLE	((UINT32P)(PWM_BASE+0x3d0))
#define PWM_PMIC_REG_ADR	((UINT32P)(PWM_BASE+0x3e0))
#define PWM_PMIC_REG_RDATA	((UINT32P)(PWM_BASE+0x3e4))
#define PWM_PMIC_REG_RDY	((UINT32P)(PWM_BASE+0x3e8))

// APB Module i2c
#define I2C0_BASE (0x11080000)
#define I2C0_I2CREG_DATA_PORT	((UINT16P)(I2C0_BASE+0x000))
#define I2C0_I2CREG_SLAVE_ADDR	((UINT16P)(I2C0_BASE+0x004))
#define I2C0_I2CREG_INTERRUPT_MASK	((UINT16P)(I2C0_BASE+0x008))
#define I2C0_I2CREG_INTERRUPT_STATUS	((UINT16P)(I2C0_BASE+0x00C))
#define I2C0_I2CREG_CONTROL	((UINT16P)(I2C0_BASE+0x010))
#define I2C0_I2CREG_TRANSFER_LENGTH	((UINT16P)(I2C0_BASE+0x014))
#define I2C0_I2CREG_TRANSAC_LENGTH	((UINT16P)(I2C0_BASE+0x018))
#define I2C0_I2CREG_DELAY_LENGTH	((UINT16P)(I2C0_BASE+0x01C))
#define I2C0_I2CREG_TIMING	((UINT16P)(I2C0_BASE+0x020))
#define I2C0_I2CREG_START	((UINT16P)(I2C0_BASE+0x024))
#define I2C0_I2CREG_EXT_CONF	((UINT16P)(I2C0_BASE+0x028))
#define I2C0_I2CREG_FIFOSTAT	((UINT16P)(I2C0_BASE+0x030))
#define I2C0_I2CREG_FIFOTHRESH	((UINT16P)(I2C0_BASE+0x034))
#define I2C0_I2CREG_FIFOADDRCLR	((UINT16P)(I2C0_BASE+0x038))
#define I2C0_I2CREG_IO_CONFIG	((UINT16P)(I2C0_BASE+0x040))
#define I2C0_I2CREG_MULTIMAS	((UINT16P)(I2C0_BASE+0x044))
#define I2C0_I2CREG_HS	((UINT16P)(I2C0_BASE+0x048))
#define I2C0_I2CREG_SOFTRESET	((UINT16P)(I2C0_BASE+0x050))
#define I2C0_I2CREG_HW_CG_EN	((UINT16P)(I2C0_BASE+0x054))
#define I2C0_I2CREG_DEBUG_STATUS	((UINT16P)(I2C0_BASE+0x064))
#define I2C0_I2CREG_DEBUG_CTRL	((UINT16P)(I2C0_BASE+0x068))
#define I2C0_I2CREG_TRANSFER_LENGTH_AUX	((UINT16P)(I2C0_BASE+0x6C))
#define I2C0_I2CREG_CLOCK_DIV	((UINT16P)(I2C0_BASE+0x70))

// APB Module i2c
#define I2C1_BASE (0x11090000)
#define I2C1_I2CREG_DATA_PORT	((UINT16P)(I2C1_BASE+0x000))
#define I2C1_I2CREG_SLAVE_ADDR	((UINT16P)(I2C1_BASE+0x004))
#define I2C1_I2CREG_INTERRUPT_MASK	((UINT16P)(I2C1_BASE+0x008))
#define I2C1_I2CREG_INTERRUPT_STATUS	((UINT16P)(I2C1_BASE+0x00C))
#define I2C1_I2CREG_CONTROL	((UINT16P)(I2C1_BASE+0x010))
#define I2C1_I2CREG_TRANSFER_LENGTH	((UINT16P)(I2C1_BASE+0x014))
#define I2C1_I2CREG_TRANSAC_LENGTH	((UINT16P)(I2C1_BASE+0x018))
#define I2C1_I2CREG_DELAY_LENGTH	((UINT16P)(I2C1_BASE+0x01C))
#define I2C1_I2CREG_TIMING	((UINT16P)(I2C1_BASE+0x020))
#define I2C1_I2CREG_START	((UINT16P)(I2C1_BASE+0x024))
#define I2C1_I2CREG_EXT_CONF	((UINT16P)(I2C1_BASE+0x028))
#define I2C1_I2CREG_FIFOSTAT	((UINT16P)(I2C1_BASE+0x030))
#define I2C1_I2CREG_FIFOTHRESH	((UINT16P)(I2C1_BASE+0x034))
#define I2C1_I2CREG_FIFOADDRCLR	((UINT16P)(I2C1_BASE+0x038))
#define I2C1_I2CREG_IO_CONFIG	((UINT16P)(I2C1_BASE+0x040))
#define I2C1_I2CREG_MULTIMAS	((UINT16P)(I2C1_BASE+0x044))
#define I2C1_I2CREG_HS	((UINT16P)(I2C1_BASE+0x048))
#define I2C1_I2CREG_SOFTRESET	((UINT16P)(I2C1_BASE+0x050))
#define I2C1_I2CREG_HW_CG_EN	((UINT16P)(I2C1_BASE+0x054))
#define I2C1_I2CREG_DEBUG_STATUS	((UINT16P)(I2C1_BASE+0x064))
#define I2C1_I2CREG_DEBUG_CTRL	((UINT16P)(I2C1_BASE+0x068))
#define I2C1_I2CREG_TRANSFER_LENGTH_AUX	((UINT16P)(I2C1_BASE+0x6C))
#define I2C1_I2CREG_CLOCK_DIV	((UINT16P)(I2C1_BASE+0x70))

// APB Module i3c
#define I3C_BASE (0x11B80000)
#define I3C_BASE_I3CREG_DATA_PORT	((UINT16P)(I3C_BASE+0x100))
#define I3C_BASE_I3CREG_SLAVE_ADDR	((UINT16P)(I3C_BASE+0x104))
#define I3C_BASE_I3CREG_INTERRUPT_MASK	((UINT16P)(I3C_BASE+0x108))
#define I3C_BASE_I3CREG_INTERRUPT_STATUS	((UINT16P)(I3C_BASE+0x10C))
#define I3C_BASE_I3CREG_CONTROL	((UINT16P)(I3C_BASE+0x110))
#define I3C_BASE_I3CREG_TRANSFER_LENGTH	((UINT16P)(I3C_BASE+0x114))
#define I3C_BASE_I3CREG_TRANSAC_LENGTH	((UINT16P)(I3C_BASE+0x118))
#define I3C_BASE_I3CREG_DELAY_LENGTH	((UINT16P)(I3C_BASE+0x11C))
#define I3C_BASE_I3CREG_TIMING_TSLOW_L	((UINT16P)(I3C_BASE+0x120))
#define I3C_BASE_I3CREG_TIMING_TSLOW_H	((UINT16P)(I3C_BASE+0x12C))
#define I3C_BASE_I3CREG_START	((UINT16P)(I3C_BASE+0x124))
#define I3C_BASE_I3CREG_EXT_CONF	((UINT16P)(I3C_BASE+0x128))
#define I3C_BASE_I3CREG_FIFOSTAT	((UINT16P)(I3C_BASE+0x130))
#define I3C_BASE_I3CREG_FIFOTHRESH	((UINT16P)(I3C_BASE+0x134))
#define I3C_BASE_I3CREG_FIFOADDRCLR	((UINT16P)(I3C_BASE+0x138))
#define I3C_BASE_I3CREG_IO_CONFIG	((UINT16P)(I3C_BASE+0x140))
#define I3C_BASE_I3CREG_TIMING_TFAST_L	((UINT16P)(I3C_BASE+0x144))
#define I3C_BASE_I3CREG_TIMING_TFAST_H	((UINT16P)(I3C_BASE+0x14C))
#define I3C_BASE_I3CREG_SOFTRESET	((UINT16P)(I3C_BASE+0x150))
#define I3C_BASE_I3CREG_HW_CG_EN	((UINT16P)(I3C_BASE+0x154))
#define I3C_BASE_I3CREG_TIMING_TACK_L	((UINT16P)(I3C_BASE+0x158))
#define I3C_BASE_I3CREG_TIMING_TACK_H	((UINT16P)(I3C_BASE+0x15C))
#define I3C_BASE_I3CREG_DEBUG_STATUS	((UINT16P)(I3C_BASE+0x164))
#define I3C_BASE_I3CREG_DEBUG_CTRL	((UINT16P)(I3C_BASE+0x168))
#define I3C_BASE_I3CREG_TRANSFER_LENGTH_AUX	((UINT16P)(I3C_BASE+0x16C))
#define I3C_BASE_I3CREG_CLOCK_DIV	((UINT16P)(I3C_BASE+0x170))
#define I3C_BASE_I3CREG_TRANSAC_TYPE	((UINT16P)(I3C_BASE+0x180))
#define I3C_BASE_I3CREG_RESV_ADDR	((UINT16P)(I3C_BASE+0x184))
#define I3C_BASE_I3CREG_CCC_ADDR	((UINT16P)(I3C_BASE+0x188))
#define I3C_BASE_I3CREG_DYMANIC_ADDR	((UINT16P)(I3C_BASE+0x18c))
#define I3C_BASE_I3CREG_ERROR_STATE	((UINT16P)(I3C_BASE+0x190))
#define I3C_BASE_I3CREG_READ_ADJ_TSLOW_L	((UINT16P)(I3C_BASE+0x194))
#define I3C_BASE_I3CREG_READ_ADJ_TSLOW_H	((UINT16P)(I3C_BASE+0x198))
#define I3C_BASE_I3CREG_READ_ADJ_TFAST_L	((UINT16P)(I3C_BASE+0x19C))
#define I3C_BASE_I3CREG_READ_ADJ_TFAST_H	((UINT16P)(I3C_BASE+0x1A0))
#define I3C_BASE_I3CREG_READ_ADJ_TACK_L	((UINT16P)(I3C_BASE+0x1A4))
#define I3C_BASE_I3CREG_READ_ADJ_TACK_H	((UINT16P)(I3C_BASE+0x1A8))
#define I3C_BASE_I3CREG_TIMING_TSTOP_L	((UINT16P)(I3C_BASE+0x1AC))
#define I3C_BASE_I3CREG_TIMING_TSTOP_H	((UINT16P)(I3C_BASE+0x1B0))
#define I3C_BASE_I3CREG_TIMING_TBIT_L	((UINT16P)(I3C_BASE+0x1B4))
#define I3C_BASE_I3CREG_TIMING_TBIT_H	((UINT16P)(I3C_BASE+0x1B8))
#define I3C_BASE_I3CREG_READ_ADJ_TSTOP_L	((UINT16P)(I3C_BASE+0x1BC))
#define I3C_BASE_I3CREG_READ_ADJ_TSTOP_H	((UINT16P)(I3C_BASE+0x1C0))
#define I3C_BASE_I3CREG_READ_ADJ_TBIT_L	((UINT16P)(I3C_BASE+0x1C4))
#define I3C_BASE_I3CREG_READ_ADJ_TBIT_H	((UINT16P)(I3C_BASE+0x1C8))
#define I3C_BASE_I2CREG_DATA_PORT	((UINT16P)(I3C_BASE+0x000))
#define I3C_BASE_I2CREG_SLAVE_ADDR	((UINT16P)(I3C_BASE+0x004))
#define I3C_BASE_I2CREG_INTERRUPT_MASK	((UINT16P)(I3C_BASE+0x008))
#define I3C_BASE_I2CREG_INTERRUPT_STATUS	((UINT16P)(I3C_BASE+0x00C))
#define I3C_BASE_I2CREG_CONTROL	((UINT16P)(I3C_BASE+0x010))
#define I3C_BASE_I2CREG_TRANSFER_LENGTH	((UINT16P)(I3C_BASE+0x014))
#define I3C_BASE_I2CREG_TRANSAC_LENGTH	((UINT16P)(I3C_BASE+0x018))
#define I3C_BASE_I2CREG_DELAY_LENGTH	((UINT16P)(I3C_BASE+0x01C))
#define I3C_BASE_I2CREG_TIMING	((UINT16P)(I3C_BASE+0x020))
#define I3C_BASE_I2CREG_START	((UINT16P)(I3C_BASE+0x024))
#define I3C_BASE_I2CREG_EXT_CONF	((UINT16P)(I3C_BASE+0x028))
#define I3C_BASE_I2CREG_FIFOSTAT	((UINT16P)(I3C_BASE+0x030))
#define I3C_BASE_I2CREG_FIFOTHRESH	((UINT16P)(I3C_BASE+0x034))
#define I3C_BASE_I2CREG_FIFOADDRCLR	((UINT16P)(I3C_BASE+0x038))
#define I3C_BASE_I2CREG_IO_CONFIG	((UINT16P)(I3C_BASE+0x040))
#define I3C_BASE_I2CREG_MULTIMAS	((UINT16P)(I3C_BASE+0x044))
#define I3C_BASE_I2CREG_HS	((UINT16P)(I3C_BASE+0x048))
#define I3C_BASE_I2CREG_SOFTRESET	((UINT16P)(I3C_BASE+0x050))
#define I3C_BASE_I2CREG_HW_CG_EN	((UINT16P)(I3C_BASE+0x054))
#define I3C_BASE_I2CREG_DEBUG_STATUS	((UINT16P)(I3C_BASE+0x064))
#define I3C_BASE_I2CREG_DEBUG_CTRL	((UINT16P)(I3C_BASE+0x068))
#define I3C_BASE_I2CREG_TRANSFER_LENGTH_AUX	((UINT16P)(I3C_BASE+0x6C))
#define I3C_BASE_I2CREG_CLOCK_DIV	((UINT16P)(I3C_BASE+0x70))

// APB Module i2c
#define I2C3_BASE (0x11100000)
#define I2C3_I2CREG_DATA_PORT	((UINT16P)(I2C3_BASE+0x000))
#define I2C3_I2CREG_SLAVE_ADDR	((UINT16P)(I2C3_BASE+0x004))
#define I2C3_I2CREG_INTERRUPT_MASK	((UINT16P)(I2C3_BASE+0x008))
#define I2C3_I2CREG_INTERRUPT_STATUS	((UINT16P)(I2C3_BASE+0x00C))
#define I2C3_I2CREG_CONTROL	((UINT16P)(I2C3_BASE+0x010))
#define I2C3_I2CREG_TRANSFER_LENGTH	((UINT16P)(I2C3_BASE+0x014))
#define I2C3_I2CREG_TRANSAC_LENGTH	((UINT16P)(I2C3_BASE+0x018))
#define I2C3_I2CREG_DELAY_LENGTH	((UINT16P)(I2C3_BASE+0x01C))
#define I2C3_I2CREG_TIMING	((UINT16P)(I2C3_BASE+0x020))
#define I2C3_I2CREG_START	((UINT16P)(I2C3_BASE+0x024))
#define I2C3_I2CREG_EXT_CONF	((UINT16P)(I2C3_BASE+0x028))
#define I2C3_I2CREG_FIFOSTAT	((UINT16P)(I2C3_BASE+0x030))
#define I2C3_I2CREG_FIFOTHRESH	((UINT16P)(I2C3_BASE+0x034))
#define I2C3_I2CREG_FIFOADDRCLR	((UINT16P)(I2C3_BASE+0x038))
#define I2C3_I2CREG_IO_CONFIG	((UINT16P)(I2C3_BASE+0x040))
#define I2C3_I2CREG_MULTIMAS	((UINT16P)(I2C3_BASE+0x044))
#define I2C3_I2CREG_HS	((UINT16P)(I2C3_BASE+0x048))
#define I2C3_I2CREG_SOFTRESET	((UINT16P)(I2C3_BASE+0x050))
#define I2C3_I2CREG_HW_CG_EN	((UINT16P)(I2C3_BASE+0x054))
#define I2C3_I2CREG_DEBUG_STATUS	((UINT16P)(I2C3_BASE+0x064))
#define I2C3_I2CREG_DEBUG_CTRL	((UINT16P)(I2C3_BASE+0x068))
#define I2C3_I2CREG_TRANSFER_LENGTH_AUX	((UINT16P)(I2C3_BASE+0x6C))
#define I2C3_I2CREG_CLOCK_DIV	((UINT16P)(I2C3_BASE+0x70))

// APB Module i2c
#define I2C4_BASE (0x110C0000)
#define I2C4_I2CREG_DATA_PORT	((UINT16P)(I2C4_BASE+0x000))
#define I2C4_I2CREG_SLAVE_ADDR	((UINT16P)(I2C4_BASE+0x004))
#define I2C4_I2CREG_INTERRUPT_MASK	((UINT16P)(I2C4_BASE+0x008))
#define I2C4_I2CREG_INTERRUPT_STATUS	((UINT16P)(I2C4_BASE+0x00C))
#define I2C4_I2CREG_CONTROL	((UINT16P)(I2C4_BASE+0x010))
#define I2C4_I2CREG_TRANSFER_LENGTH	((UINT16P)(I2C4_BASE+0x014))
#define I2C4_I2CREG_TRANSAC_LENGTH	((UINT16P)(I2C4_BASE+0x018))
#define I2C4_I2CREG_DELAY_LENGTH	((UINT16P)(I2C4_BASE+0x01C))
#define I2C4_I2CREG_TIMING	((UINT16P)(I2C4_BASE+0x020))
#define I2C4_I2CREG_START	((UINT16P)(I2C4_BASE+0x024))
#define I2C4_I2CREG_EXT_CONF	((UINT16P)(I2C4_BASE+0x028))
#define I2C4_I2CREG_FIFOSTAT	((UINT16P)(I2C4_BASE+0x030))
#define I2C4_I2CREG_FIFOTHRESH	((UINT16P)(I2C4_BASE+0x034))
#define I2C4_I2CREG_FIFOADDRCLR	((UINT16P)(I2C4_BASE+0x038))
#define I2C4_I2CREG_IO_CONFIG	((UINT16P)(I2C4_BASE+0x040))
#define I2C4_I2CREG_MULTIMAS	((UINT16P)(I2C4_BASE+0x044))
#define I2C4_I2CREG_HS	((UINT16P)(I2C4_BASE+0x048))
#define I2C4_I2CREG_SOFTRESET	((UINT16P)(I2C4_BASE+0x050))
#define I2C4_I2CREG_HW_CG_EN	((UINT16P)(I2C4_BASE+0x054))
#define I2C4_I2CREG_DEBUG_STATUS	((UINT16P)(I2C4_BASE+0x064))
#define I2C4_I2CREG_DEBUG_CTRL	((UINT16P)(I2C4_BASE+0x068))
#define I2C4_I2CREG_TRANSFER_LENGTH_AUX	((UINT16P)(I2C4_BASE+0x6C))
#define I2C4_I2CREG_CLOCK_DIV	((UINT16P)(I2C4_BASE+0x70))

// APB Module i2c
#define I2C5_BASE (0x110D0000)
#define I2C5_I2CREG_DATA_PORT	((UINT16P)(I2C5_BASE+0x000))
#define I2C5_I2CREG_SLAVE_ADDR	((UINT16P)(I2C5_BASE+0x004))
#define I2C5_I2CREG_INTERRUPT_MASK	((UINT16P)(I2C5_BASE+0x008))
#define I2C5_I2CREG_INTERRUPT_STATUS	((UINT16P)(I2C5_BASE+0x00C))
#define I2C5_I2CREG_CONTROL	((UINT16P)(I2C5_BASE+0x010))
#define I2C5_I2CREG_TRANSFER_LENGTH	((UINT16P)(I2C5_BASE+0x014))
#define I2C5_I2CREG_TRANSAC_LENGTH	((UINT16P)(I2C5_BASE+0x018))
#define I2C5_I2CREG_DELAY_LENGTH	((UINT16P)(I2C5_BASE+0x01C))
#define I2C5_I2CREG_TIMING	((UINT16P)(I2C5_BASE+0x020))
#define I2C5_I2CREG_START	((UINT16P)(I2C5_BASE+0x024))
#define I2C5_I2CREG_EXT_CONF	((UINT16P)(I2C5_BASE+0x028))
#define I2C5_I2CREG_FIFOSTAT	((UINT16P)(I2C5_BASE+0x030))
#define I2C5_I2CREG_FIFOTHRESH	((UINT16P)(I2C5_BASE+0x034))
#define I2C5_I2CREG_FIFOADDRCLR	((UINT16P)(I2C5_BASE+0x038))
#define I2C5_I2CREG_IO_CONFIG	((UINT16P)(I2C5_BASE+0x040))
#define I2C5_I2CREG_MULTIMAS	((UINT16P)(I2C5_BASE+0x044))
#define I2C5_I2CREG_HS	((UINT16P)(I2C5_BASE+0x048))
#define I2C5_I2CREG_SOFTRESET	((UINT16P)(I2C5_BASE+0x050))
#define I2C5_I2CREG_HW_CG_EN	((UINT16P)(I2C5_BASE+0x054))
#define I2C5_I2CREG_DEBUG_STATUS	((UINT16P)(I2C5_BASE+0x064))
#define I2C5_I2CREG_DEBUG_CTRL	((UINT16P)(I2C5_BASE+0x068))
#define I2C5_I2CREG_TRANSFER_LENGTH_AUX	((UINT16P)(I2C5_BASE+0x6C))
#define I2C5_I2CREG_CLOCK_DIV	((UINT16P)(I2C5_BASE+0x70))

// APB Module i2c_dual
#define I2C_DUAL_BASE (0x110E0000)
#define I2CREG_DATA_PORT	((UINT16P)(I2C_DUAL_BASE+0x00))
#define I2CREG_SLAVE_ADDR	((UINT16P)(I2C_DUAL_BASE+0x04))
#define I2CREG_INTERRUPT_MASK	((UINT16P)(I2C_DUAL_BASE+0x08))
#define I2CREG_INTERRUPT_STATUS	((UINT16P)(I2C_DUAL_BASE+0x0C))
#define I2CREG_CONTROL	((UINT16P)(I2C_DUAL_BASE+0x10))
#define I2CREG_TRANSFER_LENGTH	((UINT16P)(I2C_DUAL_BASE+0x14))
#define I2CREG_TRANSAC_LENGTH	((UINT16P)(I2C_DUAL_BASE+0x18))
#define I2CREG_DELAY_LENGTH	((UINT16P)(I2C_DUAL_BASE+0x1C))
#define I2CREG_TIMING	((UINT16P)(I2C_DUAL_BASE+0x20))
#define I2CREG_START	((UINT16P)(I2C_DUAL_BASE+0x24))
#define I2CREG_FIFOSTAT	((UINT16P)(I2C_DUAL_BASE+0x30))
#define I2CREG_FIFOTHRESH	((UINT16P)(I2C_DUAL_BASE+0x34))
#define I2CREG_FIFOADDRCLR	((UINT16P)(I2C_DUAL_BASE+0x38))
#define I2CREG_IO_CONFIG	((UINT16P)(I2C_DUAL_BASE+0x40))
#define I2CREG_MULTIMAS	((UINT16P)(I2C_DUAL_BASE+0x44))
#define I2CREG_HS	((UINT16P)(I2C_DUAL_BASE+0x48))
#define I2CREG_SOFTRESET	((UINT16P)(I2C_DUAL_BASE+0x50))
#define I2CREG_SPARE	((UINT16P)(I2C_DUAL_BASE+0x60))
#define I2CREG_DEBUG_STATUS	((UINT16P)(I2C_DUAL_BASE+0x64))
#define I2CREG_DEBUG_CTRL	((UINT16P)(I2C_DUAL_BASE+0x68))
#define I2CREG_CH2_DATA_PORT	((UINT16P)(I2C_DUAL_BASE+0x80))
#define I2CREG_CH2_SLAVE_ADDR	((UINT16P)(I2C_DUAL_BASE+0x84))
#define I2CREG_CH2_INTERRUPT_MASK	((UINT16P)(I2C_DUAL_BASE+0x88))
#define I2CREG_CH2_INTERRUPT_STATUS	((UINT16P)(I2C_DUAL_BASE+0x8C))
#define I2CREG_CH2_CONTROL	((UINT16P)(I2C_DUAL_BASE+0x90))
#define I2CREG_CH2_TRANSFER_LENGTH	((UINT16P)(I2C_DUAL_BASE+0x94))
#define I2CREG_CH2_TRANSAC_LENGTH	((UINT16P)(I2C_DUAL_BASE+0x98))
#define I2CREG_CH2_DELAY_LENGTH	((UINT16P)(I2C_DUAL_BASE+0x9C))
#define I2CREG_CH2_TIMING	((UINT16P)(I2C_DUAL_BASE+0xA0))
#define I2CREG_CH2_START	((UINT16P)(I2C_DUAL_BASE+0xA4))
#define I2CREG_CH2_FIFOSTAT	((UINT16P)(I2C_DUAL_BASE+0xB0))
#define I2CREG_CH2_FIFOADDRCLR	((UINT16P)(I2C_DUAL_BASE+0xB8))
#define I2CREG_CH2_SOFTRESET	((UINT16P)(I2C_DUAL_BASE+0xC0))

// APB Module i2c
#define I2C7_BASE (0x11190000)
#define I2C7_I2CREG_DATA_PORT	((UINT16P)(I2C7_BASE+0x000))
#define I2C7_I2CREG_SLAVE_ADDR	((UINT16P)(I2C7_BASE+0x004))
#define I2C7_I2CREG_INTERRUPT_MASK	((UINT16P)(I2C7_BASE+0x008))
#define I2C7_I2CREG_INTERRUPT_STATUS	((UINT16P)(I2C7_BASE+0x00C))
#define I2C7_I2CREG_CONTROL	((UINT16P)(I2C7_BASE+0x010))
#define I2C7_I2CREG_TRANSFER_LENGTH	((UINT16P)(I2C7_BASE+0x014))
#define I2C7_I2CREG_TRANSAC_LENGTH	((UINT16P)(I2C7_BASE+0x018))
#define I2C7_I2CREG_DELAY_LENGTH	((UINT16P)(I2C7_BASE+0x01C))
#define I2C7_I2CREG_TIMING	((UINT16P)(I2C7_BASE+0x020))
#define I2C7_I2CREG_START	((UINT16P)(I2C7_BASE+0x024))
#define I2C7_I2CREG_EXT_CONF	((UINT16P)(I2C7_BASE+0x028))
#define I2C7_I2CREG_FIFOSTAT	((UINT16P)(I2C7_BASE+0x030))
#define I2C7_I2CREG_FIFOTHRESH	((UINT16P)(I2C7_BASE+0x034))
#define I2C7_I2CREG_FIFOADDRCLR	((UINT16P)(I2C7_BASE+0x038))
#define I2C7_I2CREG_IO_CONFIG	((UINT16P)(I2C7_BASE+0x040))
#define I2C7_I2CREG_MULTIMAS	((UINT16P)(I2C7_BASE+0x044))
#define I2C7_I2CREG_HS	((UINT16P)(I2C7_BASE+0x048))
#define I2C7_I2CREG_SOFTRESET	((UINT16P)(I2C7_BASE+0x050))
#define I2C7_I2CREG_HW_CG_EN	((UINT16P)(I2C7_BASE+0x054))
#define I2C7_I2CREG_DEBUG_STATUS	((UINT16P)(I2C7_BASE+0x064))
#define I2C7_I2CREG_DEBUG_CTRL	((UINT16P)(I2C7_BASE+0x068))
#define I2C7_I2CREG_TRANSFER_LENGTH_AUX	((UINT16P)(I2C7_BASE+0x6C))
#define I2C7_I2CREG_CLOCK_DIV	((UINT16P)(I2C7_BASE+0x70))

// APB Module i2c_imm
#define I2C2_IMM_BASE (0x111E0000)
#define I2C2_IMM_I2CREG_DATA_PORT	((UINT16P)(I2C2_IMM_BASE+0x000))
#define I2C2_IMM_I2CREG_SLAVE_ADDR	((UINT16P)(I2C2_IMM_BASE+0x004))
#define I2C2_IMM_I2CREG_INTERRUPT_MASK	((UINT16P)(I2C2_IMM_BASE+0x008))
#define I2C2_IMM_I2CREG_INTERRUPT_STATUS	((UINT16P)(I2C2_IMM_BASE+0x00C))
#define I2C2_IMM_I2CREG_CONTROL	((UINT16P)(I2C2_IMM_BASE+0x010))
#define I2C2_IMM_I2CREG_TRANSFER_LENGTH	((UINT16P)(I2C2_IMM_BASE+0x014))
#define I2C2_IMM_I2CREG_TRANSAC_LENGTH	((UINT16P)(I2C2_IMM_BASE+0x018))
#define I2C2_IMM_I2CREG_DELAY_LENGTH	((UINT16P)(I2C2_IMM_BASE+0x01C))
#define I2C2_IMM_I2CREG_TIMING	((UINT16P)(I2C2_IMM_BASE+0x020))
#define I2C2_IMM_I2CREG_START	((UINT16P)(I2C2_IMM_BASE+0x024))
#define I2C2_IMM_I2CREG_EXT_CONF	((UINT16P)(I2C2_IMM_BASE+0x028))
#define I2C2_IMM_I2CREG_FIFOSTAT	((UINT16P)(I2C2_IMM_BASE+0x030))
#define I2C2_IMM_I2CREG_FIFOTHRESH	((UINT16P)(I2C2_IMM_BASE+0x034))
#define I2C2_IMM_I2CREG_FIFOADDRCLR	((UINT16P)(I2C2_IMM_BASE+0x038))
#define I2C2_IMM_I2CREG_IO_CONFIG	((UINT16P)(I2C2_IMM_BASE+0x040))
#define I2C2_IMM_I2CREG_MULTIMAS	((UINT16P)(I2C2_IMM_BASE+0x044))
#define I2C2_IMM_I2CREG_HS	((UINT16P)(I2C2_IMM_BASE+0x048))
#define I2C2_IMM_I2CREG_SOFTRESET	((UINT16P)(I2C2_IMM_BASE+0x050))
#define I2C2_IMM_I2CREG_HW_CG_EN	((UINT16P)(I2C2_IMM_BASE+0x054))
#define I2C2_IMM_I2CREG_DEBUG_STATUS	((UINT16P)(I2C2_IMM_BASE+0x064))
#define I2C2_IMM_I2CREG_DEBUG_CTRL	((UINT16P)(I2C2_IMM_BASE+0x068))
#define I2C2_IMM_I2CREG_TRANSFER_LENGTH_AUX	((UINT16P)(I2C2_IMM_BASE+0x6C))
#define I2C2_IMM_I2CREG_CLOCK_DIV	((UINT16P)(I2C2_IMM_BASE+0x70))

// APB Module i2c_imm
#define I2C3_IMM_BASE (0x111F0000)
#define I2C3_IMM_I2CREG_DATA_PORT	((UINT16P)(I2C3_IMM_BASE+0x000))
#define I2C3_IMM_I2CREG_SLAVE_ADDR	((UINT16P)(I2C3_IMM_BASE+0x004))
#define I2C3_IMM_I2CREG_INTERRUPT_MASK	((UINT16P)(I2C3_IMM_BASE+0x008))
#define I2C3_IMM_I2CREG_INTERRUPT_STATUS	((UINT16P)(I2C3_IMM_BASE+0x00C))
#define I2C3_IMM_I2CREG_CONTROL	((UINT16P)(I2C3_IMM_BASE+0x010))
#define I2C3_IMM_I2CREG_TRANSFER_LENGTH	((UINT16P)(I2C3_IMM_BASE+0x014))
#define I2C3_IMM_I2CREG_TRANSAC_LENGTH	((UINT16P)(I2C3_IMM_BASE+0x018))
#define I2C3_IMM_I2CREG_DELAY_LENGTH	((UINT16P)(I2C3_IMM_BASE+0x01C))
#define I2C3_IMM_I2CREG_TIMING	((UINT16P)(I2C3_IMM_BASE+0x020))
#define I2C3_IMM_I2CREG_START	((UINT16P)(I2C3_IMM_BASE+0x024))
#define I2C3_IMM_I2CREG_EXT_CONF	((UINT16P)(I2C3_IMM_BASE+0x028))
#define I2C3_IMM_I2CREG_FIFOSTAT	((UINT16P)(I2C3_IMM_BASE+0x030))
#define I2C3_IMM_I2CREG_FIFOTHRESH	((UINT16P)(I2C3_IMM_BASE+0x034))
#define I2C3_IMM_I2CREG_FIFOADDRCLR	((UINT16P)(I2C3_IMM_BASE+0x038))
#define I2C3_IMM_I2CREG_IO_CONFIG	((UINT16P)(I2C3_IMM_BASE+0x040))
#define I2C3_IMM_I2CREG_MULTIMAS	((UINT16P)(I2C3_IMM_BASE+0x044))
#define I2C3_IMM_I2CREG_HS	((UINT16P)(I2C3_IMM_BASE+0x048))
#define I2C3_IMM_I2CREG_SOFTRESET	((UINT16P)(I2C3_IMM_BASE+0x050))
#define I2C3_IMM_I2CREG_HW_CG_EN	((UINT16P)(I2C3_IMM_BASE+0x054))
#define I2C3_IMM_I2CREG_DEBUG_STATUS	((UINT16P)(I2C3_IMM_BASE+0x064))
#define I2C3_IMM_I2CREG_DEBUG_CTRL	((UINT16P)(I2C3_IMM_BASE+0x068))
#define I2C3_IMM_I2CREG_TRANSFER_LENGTH_AUX	((UINT16P)(I2C3_IMM_BASE+0x6C))
#define I2C3_IMM_I2CREG_CLOCK_DIV	((UINT16P)(I2C3_IMM_BASE+0x70))

// APB Module disp_pwm
#define DISPPWM0_BASE (0x11140000)
#define DISPPWM0_DISP_PWM_EN	((UINT32P)(DISPPWM0_BASE+0x0))
#define DISPPWM0_DISP_PWM_RST_RX	((UINT32P)(DISPPWM0_BASE+0x4))
#define DISPPWM0_DISP_PWM_RST_TX	((UINT32P)(DISPPWM0_BASE+0x8))
#define DISPPWM0_DISP_PWM_COMMIT	((UINT32P)(DISPPWM0_BASE+0xC))
#define DISPPWM0_DISP_PWM_INTEN	((UINT32P)(DISPPWM0_BASE+0x10))
#define DISPPWM0_DISP_PWM_INTSTA	((UINT32P)(DISPPWM0_BASE+0x14))
#define DISPPWM0_DISP_PWM_CON_0	((UINT32P)(DISPPWM0_BASE+0x18))
#define DISPPWM0_DISP_PWM_CON_1	((UINT32P)(DISPPWM0_BASE+0x1C))
#define DISPPWM0_DISP_PWM_GRADUAL	((UINT32P)(DISPPWM0_BASE+0x20))
#define DISPPWM0_DISP_PWM_GRADUAL_RO	((UINT32P)(DISPPWM0_BASE+0x24))
#define DISPPWM0_DISP_PWM_WATCH_0	((UINT32P)(DISPPWM0_BASE+0x28))
#define DISPPWM0_DISP_PWM_WATCH_1	((UINT32P)(DISPPWM0_BASE+0x2C))
#define DISPPWM0_DISP_PWM_WATCH_2	((UINT32P)(DISPPWM0_BASE+0x30))
#define DISPPWM0_DISP_PWM_DEBUG	((UINT32P)(DISPPWM0_BASE+0x80))
#define DISPPWM0_DISP_PWM_DUMMY	((UINT32P)(DISPPWM0_BASE+0xC0))

// APB Module disp_pwm
#define DISPPWM1_BASE (0x11150000)
#define DISPPWM1_DISP_PWM_EN	((UINT32P)(DISPPWM1_BASE+0x0))
#define DISPPWM1_DISP_PWM_RST_RX	((UINT32P)(DISPPWM1_BASE+0x4))
#define DISPPWM1_DISP_PWM_RST_TX	((UINT32P)(DISPPWM1_BASE+0x8))
#define DISPPWM1_DISP_PWM_COMMIT	((UINT32P)(DISPPWM1_BASE+0xC))
#define DISPPWM1_DISP_PWM_INTEN	((UINT32P)(DISPPWM1_BASE+0x10))
#define DISPPWM1_DISP_PWM_INTSTA	((UINT32P)(DISPPWM1_BASE+0x14))
#define DISPPWM1_DISP_PWM_CON_0	((UINT32P)(DISPPWM1_BASE+0x18))
#define DISPPWM1_DISP_PWM_CON_1	((UINT32P)(DISPPWM1_BASE+0x1C))
#define DISPPWM1_DISP_PWM_GRADUAL	((UINT32P)(DISPPWM1_BASE+0x20))
#define DISPPWM1_DISP_PWM_GRADUAL_RO	((UINT32P)(DISPPWM1_BASE+0x24))
#define DISPPWM1_DISP_PWM_WATCH_0	((UINT32P)(DISPPWM1_BASE+0x28))
#define DISPPWM1_DISP_PWM_WATCH_1	((UINT32P)(DISPPWM1_BASE+0x2C))
#define DISPPWM1_DISP_PWM_WATCH_2	((UINT32P)(DISPPWM1_BASE+0x30))
#define DISPPWM1_DISP_PWM_DEBUG	((UINT32P)(DISPPWM1_BASE+0x80))
#define DISPPWM1_DISP_PWM_DUMMY	((UINT32P)(DISPPWM1_BASE+0xC0))

// APB Module spi
#define SPI0_BASE (0x110F0000)
#define SPI0_SPI_CFG0	((UINT32P)(SPI0_BASE+0x000))
#define SPI0_SPI_CFG1	((UINT32P)(SPI0_BASE+0x004))
#define SPI0_SPI_TX_SRC	((UINT32P)(SPI0_BASE+0x008))
#define SPI0_SPI_RX_DST	((UINT32P)(SPI0_BASE+0x00c))
#define SPI0_SPI_TX_DATA	((UINT32P)(SPI0_BASE+0x010))
#define SPI0_SPI_RX_DATA	((UINT32P)(SPI0_BASE+0x014))
#define SPI0_SPI_CMD	((UINT32P)(SPI0_BASE+0x018))
#define SPI0_SPI_IRQ	((UINT32P)(SPI0_BASE+0x01c))
#define SPI0_SPI_STATUS	((UINT32P)(SPI0_BASE+0x020))
#define SPI0_SPI_PAD_MACRO_SELECT	((UINT32P)(SPI0_BASE+0x024))
#define SPI0_SPI_CFG2	((UINT32P)(SPI0_BASE+0x028))

// APB Module spi
#define SPI1_BASE (0x11160000)
#define SPI1_SPI_CFG0	((UINT32P)(SPI1_BASE+0x000))
#define SPI1_SPI_CFG1	((UINT32P)(SPI1_BASE+0x004))
#define SPI1_SPI_TX_SRC	((UINT32P)(SPI1_BASE+0x008))
#define SPI1_SPI_RX_DST	((UINT32P)(SPI1_BASE+0x00c))
#define SPI1_SPI_TX_DATA	((UINT32P)(SPI1_BASE+0x010))
#define SPI1_SPI_RX_DATA	((UINT32P)(SPI1_BASE+0x014))
#define SPI1_SPI_CMD	((UINT32P)(SPI1_BASE+0x018))
#define SPI1_SPI_IRQ	((UINT32P)(SPI1_BASE+0x01c))
#define SPI1_SPI_STATUS	((UINT32P)(SPI1_BASE+0x020))
#define SPI1_SPI_PAD_MACRO_SELECT	((UINT32P)(SPI1_BASE+0x024))
#define SPI1_SPI_CFG2	((UINT32P)(SPI1_BASE+0x028))

// APB Module spi
#define SPI2_BASE (0x11170000)
#define SPI2_SPI_CFG0	((UINT32P)(SPI2_BASE+0x000))
#define SPI2_SPI_CFG1	((UINT32P)(SPI2_BASE+0x004))
#define SPI2_SPI_TX_SRC	((UINT32P)(SPI2_BASE+0x008))
#define SPI2_SPI_RX_DST	((UINT32P)(SPI2_BASE+0x00c))
#define SPI2_SPI_TX_DATA	((UINT32P)(SPI2_BASE+0x010))
#define SPI2_SPI_RX_DATA	((UINT32P)(SPI2_BASE+0x014))
#define SPI2_SPI_CMD	((UINT32P)(SPI2_BASE+0x018))
#define SPI2_SPI_IRQ	((UINT32P)(SPI2_BASE+0x01c))
#define SPI2_SPI_STATUS	((UINT32P)(SPI2_BASE+0x020))
#define SPI2_SPI_PAD_MACRO_SELECT	((UINT32P)(SPI2_BASE+0x024))
#define SPI2_SPI_CFG2	((UINT32P)(SPI2_BASE+0x028))

// APB Module spi
#define SPI3_BASE (0x111B0000)
#define SPI3_SPI_CFG0	((UINT32P)(SPI3_BASE+0x000))
#define SPI3_SPI_CFG1	((UINT32P)(SPI3_BASE+0x004))
#define SPI3_SPI_TX_SRC	((UINT32P)(SPI3_BASE+0x008))
#define SPI3_SPI_RX_DST	((UINT32P)(SPI3_BASE+0x00c))
#define SPI3_SPI_TX_DATA	((UINT32P)(SPI3_BASE+0x010))
#define SPI3_SPI_RX_DATA	((UINT32P)(SPI3_BASE+0x014))
#define SPI3_SPI_CMD	((UINT32P)(SPI3_BASE+0x018))
#define SPI3_SPI_IRQ	((UINT32P)(SPI3_BASE+0x01c))
#define SPI3_SPI_STATUS	((UINT32P)(SPI3_BASE+0x020))
#define SPI3_SPI_PAD_MACRO_SELECT	((UINT32P)(SPI3_BASE+0x024))
#define SPI3_SPI_CFG2	((UINT32P)(SPI3_BASE+0x028))

// APB Module spi
#define SPI4_BASE (0x111C0000)
#define SPI4_SPI_CFG0	((UINT32P)(SPI4_BASE+0x000))
#define SPI4_SPI_CFG1	((UINT32P)(SPI4_BASE+0x004))
#define SPI4_SPI_TX_SRC	((UINT32P)(SPI4_BASE+0x008))
#define SPI4_SPI_RX_DST	((UINT32P)(SPI4_BASE+0x00c))
#define SPI4_SPI_TX_DATA	((UINT32P)(SPI4_BASE+0x010))
#define SPI4_SPI_RX_DATA	((UINT32P)(SPI4_BASE+0x014))
#define SPI4_SPI_CMD	((UINT32P)(SPI4_BASE+0x018))
#define SPI4_SPI_IRQ	((UINT32P)(SPI4_BASE+0x01c))
#define SPI4_SPI_STATUS	((UINT32P)(SPI4_BASE+0x020))
#define SPI4_SPI_PAD_MACRO_SELECT	((UINT32P)(SPI4_BASE+0x024))
#define SPI4_SPI_CFG2	((UINT32P)(SPI4_BASE+0x028))

// APB Module spi
#define SPI5_BASE (0x111D0000)
#define SPI5_SPI_CFG0	((UINT32P)(SPI5_BASE+0x000))
#define SPI5_SPI_CFG1	((UINT32P)(SPI5_BASE+0x004))
#define SPI5_SPI_TX_SRC	((UINT32P)(SPI5_BASE+0x008))
#define SPI5_SPI_RX_DST	((UINT32P)(SPI5_BASE+0x00c))
#define SPI5_SPI_TX_DATA	((UINT32P)(SPI5_BASE+0x010))
#define SPI5_SPI_RX_DATA	((UINT32P)(SPI5_BASE+0x014))
#define SPI5_SPI_CMD	((UINT32P)(SPI5_BASE+0x018))
#define SPI5_SPI_IRQ	((UINT32P)(SPI5_BASE+0x01c))
#define SPI5_SPI_STATUS	((UINT32P)(SPI5_BASE+0x020))
#define SPI5_SPI_PAD_MACRO_SELECT	((UINT32P)(SPI5_BASE+0x024))
#define SPI5_SPI_CFG2	((UINT32P)(SPI5_BASE+0x028))

// APB Module spi
#define SPI6_BASE (0x110B0000)
#define SPI6_SPI_CFG0	((UINT32P)(SPI6_BASE+0x000))
#define SPI6_SPI_CFG1	((UINT32P)(SPI6_BASE+0x004))
#define SPI6_SPI_TX_SRC	((UINT32P)(SPI6_BASE+0x008))
#define SPI6_SPI_RX_DST	((UINT32P)(SPI6_BASE+0x00c))
#define SPI6_SPI_TX_DATA	((UINT32P)(SPI6_BASE+0x010))
#define SPI6_SPI_RX_DATA	((UINT32P)(SPI6_BASE+0x014))
#define SPI6_SPI_CMD	((UINT32P)(SPI6_BASE+0x018))
#define SPI6_SPI_IRQ	((UINT32P)(SPI6_BASE+0x01c))
#define SPI6_SPI_STATUS	((UINT32P)(SPI6_BASE+0x020))
#define SPI6_SPI_PAD_MACRO_SELECT	((UINT32P)(SPI6_BASE+0x024))
#define SPI6_SPI_CFG2	((UINT32P)(SPI6_BASE+0x028))

// APB Module spi
#define SPI7_BASE (0x11130000)
#define SPI7_SPI_CFG0	((UINT32P)(SPI7_BASE+0x000))
#define SPI7_SPI_CFG1	((UINT32P)(SPI7_BASE+0x004))
#define SPI7_SPI_TX_SRC	((UINT32P)(SPI7_BASE+0x008))
#define SPI7_SPI_RX_DST	((UINT32P)(SPI7_BASE+0x00c))
#define SPI7_SPI_TX_DATA	((UINT32P)(SPI7_BASE+0x010))
#define SPI7_SPI_RX_DATA	((UINT32P)(SPI7_BASE+0x014))
#define SPI7_SPI_CMD	((UINT32P)(SPI7_BASE+0x018))
#define SPI7_SPI_IRQ	((UINT32P)(SPI7_BASE+0x01c))
#define SPI7_SPI_STATUS	((UINT32P)(SPI7_BASE+0x020))
#define SPI7_SPI_PAD_MACRO_SELECT	((UINT32P)(SPI7_BASE+0x024))
#define SPI7_SPI_CFG2	((UINT32P)(SPI7_BASE+0x028))

// APB Module spi
#define SPI8_BASE (0x11110000)
#define SPI8_SPI_CFG0	((UINT32P)(SPI8_BASE+0x000))
#define SPI8_SPI_CFG1	((UINT32P)(SPI8_BASE+0x004))
#define SPI8_SPI_TX_SRC	((UINT32P)(SPI8_BASE+0x008))
#define SPI8_SPI_RX_DST	((UINT32P)(SPI8_BASE+0x00c))
#define SPI8_SPI_TX_DATA	((UINT32P)(SPI8_BASE+0x010))
#define SPI8_SPI_RX_DATA	((UINT32P)(SPI8_BASE+0x014))
#define SPI8_SPI_CMD	((UINT32P)(SPI8_BASE+0x018))
#define SPI8_SPI_IRQ	((UINT32P)(SPI8_BASE+0x01c))
#define SPI8_SPI_STATUS	((UINT32P)(SPI8_BASE+0x020))
#define SPI8_SPI_PAD_MACRO_SELECT	((UINT32P)(SPI8_BASE+0x024))
#define SPI8_SPI_CFG2	((UINT32P)(SPI8_BASE+0x028))

// APB Module spi
#define SPI9_BASE (0x11B60000)
#define SPI9_SPI_CFG0	((UINT32P)(SPI9_BASE+0x000))
#define SPI9_SPI_CFG1	((UINT32P)(SPI9_BASE+0x004))
#define SPI9_SPI_TX_SRC	((UINT32P)(SPI9_BASE+0x008))
#define SPI9_SPI_RX_DST	((UINT32P)(SPI9_BASE+0x00c))
#define SPI9_SPI_TX_DATA	((UINT32P)(SPI9_BASE+0x010))
#define SPI9_SPI_RX_DATA	((UINT32P)(SPI9_BASE+0x014))
#define SPI9_SPI_CMD	((UINT32P)(SPI9_BASE+0x018))
#define SPI9_SPI_IRQ	((UINT32P)(SPI9_BASE+0x01c))
#define SPI9_SPI_STATUS	((UINT32P)(SPI9_BASE+0x020))
#define SPI9_SPI_PAD_MACRO_SELECT	((UINT32P)(SPI9_BASE+0x024))
#define SPI9_SPI_CFG2	((UINT32P)(SPI9_BASE+0x028))

// APB Module peri
#define PERI_MBIST_BASE (0x11AC0000)

// APB Module nfi
#define NFI_BASE (0x1100D000)
#define NFI_CNFG	((UINT32P)(NFI_BASE+0x0000))
#define NFI_PAGEFMT	((UINT32P)(NFI_BASE+0x0004))
#define NFI_CON	((UINT32P)(NFI_BASE+0x0008))
#define NFI_ACCCON	((UINT32P)(NFI_BASE+0x000C))
#define NFI_INTR_EN	((UINT32P)(NFI_BASE+0x0010))
#define NFI_INTR	((UINT32P)(NFI_BASE+0x0014))
#define NFI_CMD	((UINT32P)(NFI_BASE+0x0020))
#define NFI_ADDRNOB	((UINT32P)(NFI_BASE+0x0030))
#define NFI_COLADDR	((UINT32P)(NFI_BASE+0x0034))
#define NFI_ROWADDR	((UINT32P)(NFI_BASE+0x0038))
#define NFI_STRDATA	((UINT32P)(NFI_BASE+0x0040))
#define NFI_CNRNB	((UINT32P)(NFI_BASE+0x0044))
#define NFI_DATAW	((UINT32P)(NFI_BASE+0x0050))
#define NFI_DATAR	((UINT32P)(NFI_BASE+0x0054))
#define NFI_PIO_DRDY	((UINT32P)(NFI_BASE+0x0058))
#define NFI_STA	((UINT32P)(NFI_BASE+0x0060))
#define NFI_FIFOSTA	((UINT32P)(NFI_BASE+0x0064))
#define NFI_LOCKSTA	((UINT32P)(NFI_BASE+0x0068))
#define NFI_ADDRCNTR	((UINT32P)(NFI_BASE+0x0070))
#define NFI_STRADDR	((UINT32P)(NFI_BASE+0x0080))
#define NFI_BYTELEN	((UINT32P)(NFI_BASE+0x0084))
#define NFI_CSEL	((UINT32P)(NFI_BASE+0x0090))
#define NFI_IOCON	((UINT32P)(NFI_BASE+0x0094))
#define NFI_FDM0L	((UINT32P)(NFI_BASE+0x00A0))
#define NFI_FDM0M	((UINT32P)(NFI_BASE+0x00A4))
#define NFI_FDM1L	((UINT32P)(NFI_BASE+0x00A8))
#define NFI_FDM1M	((UINT32P)(NFI_BASE+0x00AC))
#define NFI_FDM2L	((UINT32P)(NFI_BASE+0x00B0))
#define NFI_FDM2M	((UINT32P)(NFI_BASE+0x00B4))
#define NFI_FDM3L	((UINT32P)(NFI_BASE+0x00B8))
#define NFI_FDM3M	((UINT32P)(NFI_BASE+0x00BC))
#define NFI_FDM4L	((UINT32P)(NFI_BASE+0x00C0))
#define NFI_FDM4M	((UINT32P)(NFI_BASE+0x00C4))
#define NFI_FDM5L	((UINT32P)(NFI_BASE+0x00C8))
#define NFI_FDM5M	((UINT32P)(NFI_BASE+0x00CC))
#define NFI_FDM6L	((UINT32P)(NFI_BASE+0x00D0))
#define NFI_FDM6M	((UINT32P)(NFI_BASE+0x00D4))
#define NFI_FDM7L	((UINT32P)(NFI_BASE+0x00D8))
#define NFI_FDM7M	((UINT32P)(NFI_BASE+0x00DC))
#define NFI_FDM8L	((UINT32P)(NFI_BASE+0x00E0))
#define NFI_FDM8M	((UINT32P)(NFI_BASE+0x00E4))
#define NFI_FDM9L	((UINT32P)(NFI_BASE+0x00E8))
#define NFI_FDM9M	((UINT32P)(NFI_BASE+0x00EC))
#define NFI_FDMAL	((UINT32P)(NFI_BASE+0x00F0))
#define NFI_FDMAM	((UINT32P)(NFI_BASE+0x00F4))
#define NFI_FDMBL	((UINT32P)(NFI_BASE+0x00F8))
#define NFI_FDMBM	((UINT32P)(NFI_BASE+0x00FC))
#define NFI_FDMCL	((UINT32P)(NFI_BASE+0x0100))
#define NFI_FDMCM	((UINT32P)(NFI_BASE+0x0104))
#define NFI_FDMDL	((UINT32P)(NFI_BASE+0x0108))
#define NFI_FDMDM	((UINT32P)(NFI_BASE+0x010C))
#define NFI_FDMEL	((UINT32P)(NFI_BASE+0x0110))
#define NFI_FDMEM	((UINT32P)(NFI_BASE+0x0114))
#define NFI_FDMFL	((UINT32P)(NFI_BASE+0x0118))
#define NFI_FDMFM	((UINT32P)(NFI_BASE+0x011C))
#define NFI_CRC01	((UINT32P)(NFI_BASE+0x0120))
#define NFI_CRC23	((UINT32P)(NFI_BASE+0x0124))
#define NFI_CRC45	((UINT32P)(NFI_BASE+0x0128))
#define NFI_CRC67	((UINT32P)(NFI_BASE+0x012C))
#define NFI_CRC89	((UINT32P)(NFI_BASE+0x0130))
#define NFI_CRCAB	((UINT32P)(NFI_BASE+0x0134))
#define NFI_CRCCD	((UINT32P)(NFI_BASE+0x0138))
#define NFI_CRCEF	((UINT32P)(NFI_BASE+0x013C))
#define NFI_FIFODATA0	((UINT32P)(NFI_BASE+0x0190))
#define NFI_FIFODATA1	((UINT32P)(NFI_BASE+0x0194))
#define NFI_FIFODATA2	((UINT32P)(NFI_BASE+0x0198))
#define NFI_FIFODATA3	((UINT32P)(NFI_BASE+0x019C))
#define NFI_MCON	((UINT32P)(NFI_BASE+0x0200))
#define NFI_TOTALCNT	((UINT32P)(NFI_BASE+0x0204))
#define NFI_RQCNT	((UINT32P)(NFI_BASE+0x0208))
#define NFI_ACCNT	((UINT32P)(NFI_BASE+0x020C))
#define NFI_DEBUG_CON1	((UINT32P)(NFI_BASE+0x0220))
#define NFI_MASTER_STA	((UINT32P)(NFI_BASE+0x0224))
#define NFI_MASTER_RST	((UINT32P)(NFI_BASE+0x0228))
#define NFI_SPIDMA_SIZE	((UINT32P)(NFI_BASE+0x022C))
#define NFI_SPIADDRCNTR	((UINT32P)(NFI_BASE+0x0230))
#define NFI_SPIBYTELEN	((UINT32P)(NFI_BASE+0x0234))
#define NFI_RANDOM_CNFG	((UINT32P)(NFI_BASE+0x0238))
#define NFI_EMPTY_THRESH	((UINT32P)(NFI_BASE+0x023C))
#define NFI_RANDOM_ENSEED01_TS	((UINT32P)(NFI_BASE+0x024C))
#define NFI_RANDOM_ENSEED2_TS	((UINT32P)(NFI_BASE+0x0250))
#define NFI_RANDOM_ENSEED3_TS	((UINT32P)(NFI_BASE+0x0254))
#define NFI_RANDOM_ENSEED45_TS	((UINT32P)(NFI_BASE+0x0258))
#define NFI_RANDOM_ENSEED6_TS	((UINT32P)(NFI_BASE+0x025C))
#define NFI_RANDOM_ENSEED7_TS	((UINT32P)(NFI_BASE+0x0260))
#define NFI_RANDOM_DESEED01_TS	((UINT32P)(NFI_BASE+0x0264))
#define NFI_RANDOM_DESEED2_TS	((UINT32P)(NFI_BASE+0x0268))
#define NFI_RANDOM_DESEED3_TS	((UINT32P)(NFI_BASE+0x026C))
#define NFI_RANDOM_DESEED45_TS	((UINT32P)(NFI_BASE+0x0270))
#define NFI_RANDOM_DESEED6_TS	((UINT32P)(NFI_BASE+0x0274))
#define NFI_RANDOM_DESEED7_TS	((UINT32P)(NFI_BASE+0x0278))
#define NFI_DEBUG_REG1	((UINT32P)(NFI_BASE+0x0280))
#define NFI_DEBUG_REG2	((UINT32P)(NFI_BASE+0x0284))
#define NFI_DEBUG_REG3	((UINT32P)(NFI_BASE+0x0288))
#define NFI_FIFODATA4	((UINT32P)(NFI_BASE+0x028C))
#define NFI_FIFODATA5	((UINT32P)(NFI_BASE+0x0290))
#define NFI_FIFODATA6	((UINT32P)(NFI_BASE+0x0294))
#define NFI_FIFODATA7	((UINT32P)(NFI_BASE+0x0298))
#define NFI_FIFODATA0_PIO	((UINT32P)(NFI_BASE+0x029c))
#define NFI_FIFODATA1_PIO	((UINT32P)(NFI_BASE+0x02a0))
#define NFI_FIFOSTA_PIO	((UINT32P)(NFI_BASE+0x02a4))
#define NFI_FIFOSTA_DATA	((UINT32P)(NFI_BASE+0x02a8))
#define NFI_LOCK	((UINT32P)(NFI_BASE+0x0400))
#define NFI_LOCKCON	((UINT32P)(NFI_BASE+0x0404))
#define NFI_LOCKANOB	((UINT32P)(NFI_BASE+0x0408))
#define NFI_LOCK00ADD	((UINT32P)(NFI_BASE+0x0410))
#define NFI_LOCK00FMT	((UINT32P)(NFI_BASE+0x0414))
#define NFI_LOCK01ADD	((UINT32P)(NFI_BASE+0x0418))
#define NFI_LOCK01FMT	((UINT32P)(NFI_BASE+0x041C))
#define NFI_LOCK02ADD	((UINT32P)(NFI_BASE+0x0420))
#define NFI_LOCK02FMT	((UINT32P)(NFI_BASE+0x0424))
#define NFI_LOCK03ADD	((UINT32P)(NFI_BASE+0x0428))
#define NFI_LOCK03FMT	((UINT32P)(NFI_BASE+0x042C))
#define NFI_LOCK04ADD	((UINT32P)(NFI_BASE+0x0430))
#define NFI_LOCK04FMT	((UINT32P)(NFI_BASE+0x0434))
#define NFI_LOCK05ADD	((UINT32P)(NFI_BASE+0x0438))
#define NFI_LOCK05FMT	((UINT32P)(NFI_BASE+0x043C))
#define NFI_LOCK06ADD	((UINT32P)(NFI_BASE+0x0440))
#define NFI_LOCK06FMT	((UINT32P)(NFI_BASE+0x0444))
#define NFI_LOCK07ADD	((UINT32P)(NFI_BASE+0x0448))
#define NFI_LOCK07FMT	((UINT32P)(NFI_BASE+0x044C))
#define NFI_LOCK08ADD	((UINT32P)(NFI_BASE+0x0450))
#define NFI_LOCK08FMT	((UINT32P)(NFI_BASE+0x0454))
#define NFI_LOCK09ADD	((UINT32P)(NFI_BASE+0x0458))
#define NFI_LOCK09FMT	((UINT32P)(NFI_BASE+0x045C))
#define NFI_LOCK10ADD	((UINT32P)(NFI_BASE+0x0460))
#define NFI_LOCK10FMT	((UINT32P)(NFI_BASE+0x0464))
#define NFI_LOCK11ADD	((UINT32P)(NFI_BASE+0x0468))
#define NFI_LOCK11FMT	((UINT32P)(NFI_BASE+0x046C))
#define NFI_LOCK12ADD	((UINT32P)(NFI_BASE+0x0470))
#define NFI_LOCK12FMT	((UINT32P)(NFI_BASE+0x0474))
#define NFI_LOCK13ADD	((UINT32P)(NFI_BASE+0x0478))
#define NFI_LOCK13FMT	((UINT32P)(NFI_BASE+0x047C))
#define NFI_LOCK14ADD	((UINT32P)(NFI_BASE+0x0480))
#define NFI_LOCK14FMT	((UINT32P)(NFI_BASE+0x0484))
#define NFI_LOCK15ADD	((UINT32P)(NFI_BASE+0x0488))
#define NFI_LOCK15FMT	((UINT32P)(NFI_BASE+0x048C))

// APB Module nfiecc
#define NFIECC_BASE (0x1100E000)
#define NFIECC_ENCCON	((UINT32P)(NFIECC_BASE+0x000))
#define NFIECC_ENCCNFG	((UINT32P)(NFIECC_BASE+0x004))
#define NFIECC_ENCDIADDR	((UINT32P)(NFIECC_BASE+0x008))
#define NFIECC_ENCIDLE	((UINT32P)(NFIECC_BASE+0x00C))
#define NFIECC_ENCPAR0	((UINT32P)(NFIECC_BASE+0x010))
#define NFIECC_ENCPAR1	((UINT32P)(NFIECC_BASE+0x014))
#define NFIECC_ENCPAR2	((UINT32P)(NFIECC_BASE+0x018))
#define NFIECC_ENCPAR3	((UINT32P)(NFIECC_BASE+0x01C))
#define NFIECC_ENCPAR4	((UINT32P)(NFIECC_BASE+0x020))
#define NFIECC_ENCPAR5	((UINT32P)(NFIECC_BASE+0x024))
#define NFIECC_ENCPAR6	((UINT32P)(NFIECC_BASE+0x028))
#define NFIECC_ENCPAR7	((UINT32P)(NFIECC_BASE+0x02C))
#define NFIECC_ENCPAR8	((UINT32P)(NFIECC_BASE+0x030))
#define NFIECC_ENCPAR9	((UINT32P)(NFIECC_BASE+0x034))
#define NFIECC_ENCPAR10	((UINT32P)(NFIECC_BASE+0x038))
#define NFIECC_ENCPAR11	((UINT32P)(NFIECC_BASE+0x03C))
#define NFIECC_ENCPAR12	((UINT32P)(NFIECC_BASE+0x040))
#define NFIECC_ENCPAR13	((UINT32P)(NFIECC_BASE+0x044))
#define NFIECC_ENCPAR14	((UINT32P)(NFIECC_BASE+0x048))
#define NFIECC_ENCPAR15	((UINT32P)(NFIECC_BASE+0x04C))
#define NFIECC_ENCPAR16	((UINT32P)(NFIECC_BASE+0x050))
#define NFIECC_ENCPAR17	((UINT32P)(NFIECC_BASE+0x054))
#define NFIECC_ENCPAR18	((UINT32P)(NFIECC_BASE+0x058))
#define NFIECC_ENCPAR19	((UINT32P)(NFIECC_BASE+0x05C))
#define NFIECC_ENCPAR20	((UINT32P)(NFIECC_BASE+0x060))
#define NFIECC_ENCPAR21	((UINT32P)(NFIECC_BASE+0x064))
#define NFIECC_ENCPAR22	((UINT32P)(NFIECC_BASE+0x068))
#define NFIECC_ENCPAR23	((UINT32P)(NFIECC_BASE+0x06C))
#define NFIECC_ENCPAR24	((UINT32P)(NFIECC_BASE+0x070))
#define NFIECC_ENCPAR25	((UINT32P)(NFIECC_BASE+0x074))
#define NFIECC_ENCPAR26	((UINT32P)(NFIECC_BASE+0x078))
#define NFIECC_ENCSTA	((UINT32P)(NFIECC_BASE+0x07C))
#define NFIECC_ENCIRQEN	((UINT32P)(NFIECC_BASE+0x080))
#define NFIECC_ENCIRQSTA	((UINT32P)(NFIECC_BASE+0x084))
#define NFIECC_PIODIRDY	((UINT32P)(NFIECC_BASE+0x090))
#define NFIECC_PIODI	((UINT32P)(NFIECC_BASE+0x094))
#define NFIECC_DECCON	((UINT32P)(NFIECC_BASE+0x100))
#define NFIECC_DECCNFG	((UINT32P)(NFIECC_BASE+0x104))
#define NFIECC_DECDIADDR	((UINT32P)(NFIECC_BASE+0x108))
#define NFIECC_DECIDLE	((UINT32P)(NFIECC_BASE+0x10C))
#define NFIECC_DECFER	((UINT32P)(NFIECC_BASE+0x110))
#define NFIECC_DECENUM0	((UINT32P)(NFIECC_BASE+0x114))
#define NFIECC_DECENUM1	((UINT32P)(NFIECC_BASE+0x118))
#define NFIECC_DECENUM2	((UINT32P)(NFIECC_BASE+0x11C))
#define NFIECC_DECENUM3	((UINT32P)(NFIECC_BASE+0x120))
#define NFIECC_DECDONE	((UINT32P)(NFIECC_BASE+0x124))
#define NFIECC_DECEL0	((UINT32P)(NFIECC_BASE+0x128))
#define NFIECC_DECEL1	((UINT32P)(NFIECC_BASE+0x12C))
#define NFIECC_DECEL2	((UINT32P)(NFIECC_BASE+0x130))
#define NFIECC_DECEL3	((UINT32P)(NFIECC_BASE+0x134))
#define NFIECC_DECEL4	((UINT32P)(NFIECC_BASE+0x138))
#define NFIECC_DECEL5	((UINT32P)(NFIECC_BASE+0x13C))
#define NFIECC_DECEL6	((UINT32P)(NFIECC_BASE+0x140))
#define NFIECC_DECEL7	((UINT32P)(NFIECC_BASE+0x144))
#define NFIECC_DECEL8	((UINT32P)(NFIECC_BASE+0x148))
#define NFIECC_DECEL9	((UINT32P)(NFIECC_BASE+0x14C))
#define NFIECC_DECEL10	((UINT32P)(NFIECC_BASE+0x150))
#define NFIECC_DECEL11	((UINT32P)(NFIECC_BASE+0x154))
#define NFIECC_DECEL12	((UINT32P)(NFIECC_BASE+0x158))
#define NFIECC_DECEL13	((UINT32P)(NFIECC_BASE+0x15C))
#define NFIECC_DECEL14	((UINT32P)(NFIECC_BASE+0x160))
#define NFIECC_DECEL15	((UINT32P)(NFIECC_BASE+0x164))
#define NFIECC_DECEL16	((UINT32P)(NFIECC_BASE+0x168))
#define NFIECC_DECEL17	((UINT32P)(NFIECC_BASE+0x16C))
#define NFIECC_DECEL18	((UINT32P)(NFIECC_BASE+0x170))
#define NFIECC_DECEL19	((UINT32P)(NFIECC_BASE+0x174))
#define NFIECC_DECEL20	((UINT32P)(NFIECC_BASE+0x178))
#define NFIECC_DECEL21	((UINT32P)(NFIECC_BASE+0x17C))
#define NFIECC_DECEL22	((UINT32P)(NFIECC_BASE+0x180))
#define NFIECC_DECEL23	((UINT32P)(NFIECC_BASE+0x184))
#define NFIECC_DECEL24	((UINT32P)(NFIECC_BASE+0x188))
#define NFIECC_DECEL25	((UINT32P)(NFIECC_BASE+0x18C))
#define NFIECC_DECEL26	((UINT32P)(NFIECC_BASE+0x190))
#define NFIECC_DECEL27	((UINT32P)(NFIECC_BASE+0x194))
#define NFIECC_DECEL28	((UINT32P)(NFIECC_BASE+0x198))
#define NFIECC_DECEL29	((UINT32P)(NFIECC_BASE+0x19C))
#define NFIECC_DECIRQEN	((UINT32P)(NFIECC_BASE+0x200))
#define NFIECC_DECIRQSTA	((UINT32P)(NFIECC_BASE+0x204))
#define NFIECC_DECFSM	((UINT32P)(NFIECC_BASE+0x208))
#define NFIECC_BYPASS	((UINT32P)(NFIECC_BASE+0x20C))
#define NFIECC_DEBUG0	((UINT32P)(NFIECC_BASE+0x210))
#define NFIECC_DEBUG1	((UINT32P)(NFIECC_BASE+0x214))
#define NFIECC_DEBUG2	((UINT32P)(NFIECC_BASE+0x218))

// APB Module fdeaes
#define FDEAES_BASE (0x11b40000)

// APB Module pmdbg1
#define PMDBG1_BASE (0x11AE0000)

// APB Module pmdbg2
#define PMDBG2_BASE (0x11AE1000)

// APB Module irtx
#define IRTX_BASE (0x11120000)
#define IRTX_CFG	((UINT32P)(IRTX_BASE+0x00))
#define IRTX_DATA0	((UINT32P)(IRTX_BASE+0x04))
#define IRTX_DATA1	((UINT32P)(IRTX_BASE+0x08))
#define IRTX_DATA2	((UINT32P)(IRTX_BASE+0x0C))
#define IRTX_L0H	((UINT32P)(IRTX_BASE+0x10))
#define IRTX_L0L	((UINT32P)(IRTX_BASE+0x14))
#define IRTX_L1H	((UINT32P)(IRTX_BASE+0x18))
#define IRTX_L1L	((UINT32P)(IRTX_BASE+0x1C))
#define IRTX_SYNCH	((UINT32P)(IRTX_BASE+0x20))
#define IRTX_SYNCL	((UINT32P)(IRTX_BASE+0x24))
#define IRTX_MT	((UINT32P)(IRTX_BASE+0x28))
#define IRTX_CIRQ	((UINT32P)(IRTX_BASE+0x2C))

// APB Module device_apc_ao_peri
#define DEVAPC_AO_PERI_BASE (0x111A0000)
#define PERI_DEVICE_AO_D0_APC_0	((UINT32P)(DEVAPC_AO_PERI_BASE+0x000))
#define PERI_DEVICE_AO_D0_APC_1	((UINT32P)(DEVAPC_AO_PERI_BASE+0x004))
#define PERI_DEVICE_AO_D0_APC_2	((UINT32P)(DEVAPC_AO_PERI_BASE+0x008))
#define PERI_DEVICE_AO_D0_APC_3	((UINT32P)(DEVAPC_AO_PERI_BASE+0x00C))
#define PERI_DEVICE_AO_D0_APC_4	((UINT32P)(DEVAPC_AO_PERI_BASE+0x010))
#define PERI_DEVICE_AO_D0_APC_5	((UINT32P)(DEVAPC_AO_PERI_BASE+0x014))
#define PERI_DEVICE_AO_D0_APC_6	((UINT32P)(DEVAPC_AO_PERI_BASE+0x018))
#define PERI_DEVICE_AO_D0_APC_7	((UINT32P)(DEVAPC_AO_PERI_BASE+0x01C))
#define PERI_DEVICE_AO_D0_APC_8	((UINT32P)(DEVAPC_AO_PERI_BASE+0x020))
#define PERI_DEVICE_AO_D0_APC_9	((UINT32P)(DEVAPC_AO_PERI_BASE+0x024))
#define PERI_DEVICE_AO_D1_APC_0	((UINT32P)(DEVAPC_AO_PERI_BASE+0x100))
#define PERI_DEVICE_AO_D1_APC_1	((UINT32P)(DEVAPC_AO_PERI_BASE+0x104))
#define PERI_DEVICE_AO_D1_APC_2	((UINT32P)(DEVAPC_AO_PERI_BASE+0x108))
#define PERI_DEVICE_AO_D1_APC_3	((UINT32P)(DEVAPC_AO_PERI_BASE+0x10C))
#define PERI_DEVICE_AO_D1_APC_4	((UINT32P)(DEVAPC_AO_PERI_BASE+0x110))
#define PERI_DEVICE_AO_D1_APC_5	((UINT32P)(DEVAPC_AO_PERI_BASE+0x114))
#define PERI_DEVICE_AO_D1_APC_6	((UINT32P)(DEVAPC_AO_PERI_BASE+0x118))
#define PERI_DEVICE_AO_D1_APC_7	((UINT32P)(DEVAPC_AO_PERI_BASE+0x11C))
#define PERI_DEVICE_AO_D1_APC_8	((UINT32P)(DEVAPC_AO_PERI_BASE+0x120))
#define PERI_DEVICE_AO_D1_APC_9	((UINT32P)(DEVAPC_AO_PERI_BASE+0x124))
#define PERI_DEVICE_AO_D2_APC_0	((UINT32P)(DEVAPC_AO_PERI_BASE+0x200))
#define PERI_DEVICE_AO_D2_APC_1	((UINT32P)(DEVAPC_AO_PERI_BASE+0x204))
#define PERI_DEVICE_AO_D2_APC_2	((UINT32P)(DEVAPC_AO_PERI_BASE+0x208))
#define PERI_DEVICE_AO_D2_APC_3	((UINT32P)(DEVAPC_AO_PERI_BASE+0x20C))
#define PERI_DEVICE_AO_D2_APC_4	((UINT32P)(DEVAPC_AO_PERI_BASE+0x210))
#define PERI_DEVICE_AO_D2_APC_5	((UINT32P)(DEVAPC_AO_PERI_BASE+0x214))
#define PERI_DEVICE_AO_D2_APC_6	((UINT32P)(DEVAPC_AO_PERI_BASE+0x218))
#define PERI_DEVICE_AO_D2_APC_7	((UINT32P)(DEVAPC_AO_PERI_BASE+0x21C))
#define PERI_DEVICE_AO_D2_APC_8	((UINT32P)(DEVAPC_AO_PERI_BASE+0x220))
#define PERI_DEVICE_AO_D2_APC_9	((UINT32P)(DEVAPC_AO_PERI_BASE+0x224))
#define PERI_DEVICE_AO_D3_APC_0	((UINT32P)(DEVAPC_AO_PERI_BASE+0x300))
#define PERI_DEVICE_AO_D3_APC_1	((UINT32P)(DEVAPC_AO_PERI_BASE+0x304))
#define PERI_DEVICE_AO_D3_APC_2	((UINT32P)(DEVAPC_AO_PERI_BASE+0x308))
#define PERI_DEVICE_AO_D3_APC_3	((UINT32P)(DEVAPC_AO_PERI_BASE+0x30C))
#define PERI_DEVICE_AO_D3_APC_4	((UINT32P)(DEVAPC_AO_PERI_BASE+0x310))
#define PERI_DEVICE_AO_D3_APC_5	((UINT32P)(DEVAPC_AO_PERI_BASE+0x314))
#define PERI_DEVICE_AO_D3_APC_6	((UINT32P)(DEVAPC_AO_PERI_BASE+0x318))
#define PERI_DEVICE_AO_D3_APC_7	((UINT32P)(DEVAPC_AO_PERI_BASE+0x31C))
#define PERI_DEVICE_AO_D3_APC_8	((UINT32P)(DEVAPC_AO_PERI_BASE+0x320))
#define PERI_DEVICE_AO_D3_APC_9	((UINT32P)(DEVAPC_AO_PERI_BASE+0x324))
#define PERI_DEVICE_AO_MAS_DOM_0	((UINT32P)(DEVAPC_AO_PERI_BASE+0x400))
#define PERI_DEVICE_AO_MAS_DOM_1	((UINT32P)(DEVAPC_AO_PERI_BASE+0x404))
#define PERI_DEVICE_AO_MAS_SEC	((UINT32P)(DEVAPC_AO_PERI_BASE+0x500))
#define PERI_DEVICE_AO_APC_CON	((UINT32P)(DEVAPC_AO_PERI_BASE+0xF00))
#define PERI_DEVICE_AO_APC_LOCK_0	((UINT32P)(DEVAPC_AO_PERI_BASE+0xF04))
#define PERI_DEVICE_AO_APC_LOCK_1	((UINT32P)(DEVAPC_AO_PERI_BASE+0xF08))
#define PERI_DEVICE_AO_APC_LOCK_2	((UINT32P)(DEVAPC_AO_PERI_BASE+0xF0C))

// APB Module device_apc_peri
#define DEVAPC_PERI_BASE (0x111A1000)
#define PERI_D0_VIO_MASK_0	((UINT32P)(DEVAPC_PERI_BASE+0x000))
#define PERI_D0_VIO_MASK_1	((UINT32P)(DEVAPC_PERI_BASE+0x004))
#define PERI_D0_VIO_MASK_2	((UINT32P)(DEVAPC_PERI_BASE+0x008))
#define PERI_D0_VIO_MASK_3	((UINT32P)(DEVAPC_PERI_BASE+0x00C))
#define PERI_D0_VIO_MASK_4	((UINT32P)(DEVAPC_PERI_BASE+0x010))
#define PERI_D0_VIO_STA_0	((UINT32P)(DEVAPC_PERI_BASE+0x400))
#define PERI_D0_VIO_STA_1	((UINT32P)(DEVAPC_PERI_BASE+0x404))
#define PERI_D0_VIO_STA_2	((UINT32P)(DEVAPC_PERI_BASE+0x408))
#define PERI_D0_VIO_STA_3	((UINT32P)(DEVAPC_PERI_BASE+0x40C))
#define PERI_D0_VIO_STA_4	((UINT32P)(DEVAPC_PERI_BASE+0x410))
#define PERI_VIO_DBG0	((UINT32P)(DEVAPC_PERI_BASE+0x900))
#define PERI_VIO_DBG1	((UINT32P)(DEVAPC_PERI_BASE+0x904))
#define PERI_DEVAPC_APC_CON	((UINT32P)(DEVAPC_PERI_BASE+0xF00))
#define PERI_APC_LOCK_0	((UINT32P)(DEVAPC_PERI_BASE+0xF04))
#define PERI_APC_LOCK_1	((UINT32P)(DEVAPC_PERI_BASE+0xF08))
#define PERI_APC_LOCK_2	((UINT32P)(DEVAPC_PERI_BASE+0xF0C))
#define PERI_APC_LOCK_3	((UINT32P)(DEVAPC_PERI_BASE+0xF10))
#define PERI_APC_LOCK_4	((UINT32P)(DEVAPC_PERI_BASE+0xF14))
#define PERI_DEC_ERR_CON	((UINT32P)(DEVAPC_PERI_BASE+0xF80))
#define PERI_DEC_ERR_ADDR	((UINT32P)(DEVAPC_PERI_BASE+0xF84))
#define PERI_DEC_ERR_ID	((UINT32P)(DEVAPC_PERI_BASE+0xF88))

// APB Module SPI_NOR_EXT_BASE
#define SPI_NOR_EXT_BASE (0x19800000)

// APB Module flashif
#define FLASHIF_BASE (0x11AB0000)
#define REG_SF_CMD	((UINT32P)(FLASHIF_BASE+0x0000))
#define REG_SF_CNT	((UINT32P)(FLASHIF_BASE+0x0004))
#define REG_SF_RDSR	((UINT32P)(FLASHIF_BASE+0x0008))
#define REG_SF_RDATA	((UINT32P)(FLASHIF_BASE+0x000c))
#define REG_SF_RADR0	((UINT32P)(FLASHIF_BASE+0x0010))
#define REG_SF_RADR1	((UINT32P)(FLASHIF_BASE+0x0014))
#define REG_SF_RADR2	((UINT32P)(FLASHIF_BASE+0x0018))
#define REG_SF_WDATA	((UINT32P)(FLASHIF_BASE+0x001c))
#define REG_SF_PRGDATA0	((UINT32P)(FLASHIF_BASE+0x0020))
#define REG_SF_PRGDATA1	((UINT32P)(FLASHIF_BASE+0x0024))
#define REG_SF_PRGDATA2	((UINT32P)(FLASHIF_BASE+0x0028))
#define REG_SF_PRGDATA3	((UINT32P)(FLASHIF_BASE+0x002c))
#define REG_SF_PRGDATA4	((UINT32P)(FLASHIF_BASE+0x0030))
#define REG_SF_PRGDATA5	((UINT32P)(FLASHIF_BASE+0x0034))
#define REG_SF_SHREG0	((UINT32P)(FLASHIF_BASE+0x0038))
#define REG_SF_SHREG1	((UINT32P)(FLASHIF_BASE+0x003c))
#define REG_SF_SHREG2	((UINT32P)(FLASHIF_BASE+0x0040))
#define REG_SF_SHREG3	((UINT32P)(FLASHIF_BASE+0x0044))
#define REG_SF_SHREG4	((UINT32P)(FLASHIF_BASE+0x0048))
#define REG_SF_SHREG5	((UINT32P)(FLASHIF_BASE+0x004c))
#define REG_SF_SHREG6	((UINT32P)(FLASHIF_BASE+0x0050))
#define REG_SF_SHREG7	((UINT32P)(FLASHIF_BASE+0x0054))
#define REG_SF_SHREG8	((UINT32P)(FLASHIF_BASE+0x0058))
#define REG_SF_SHREG9	((UINT32P)(FLASHIF_BASE+0x005c))
#define REG_SF_CFG1	((UINT32P)(FLASHIF_BASE+0x0060))
#define REG_SF_CFG2	((UINT32P)(FLASHIF_BASE+0x0064))
#define REG_SF_SHREG10	((UINT32P)(FLASHIF_BASE+0x0068))
#define REG_FL_STATUS	((UINT32P)(FLASHIF_BASE+0x006c))
#define REG_FL_STATUS0	((UINT32P)(FLASHIF_BASE+0x0070))
#define REG_FL_STATUS1	((UINT32P)(FLASHIF_BASE+0x0074))
#define REG_FL_STATUS2	((UINT32P)(FLASHIF_BASE+0x0078))
#define REG_FL_STATUS3	((UINT32P)(FLASHIF_BASE+0x007c))
#define RREG_FLASH_TIME	((UINT32P)(FLASHIF_BASE+0x0080))
#define RREG_FLASH_CFG	((UINT32P)(FLASHIF_BASE+0x0084))
#define RREG_EXTIO_CT	((UINT32P)(FLASHIF_BASE+0x0088))
#define RREG_EXTIO_AT	((UINT32P)(FLASHIF_BASE+0x008c))
#define RREG_EXTIO_DT	((UINT32P)(FLASHIF_BASE+0x0090))
#define RREG_SFLASH_TIME	((UINT32P)(FLASHIF_BASE+0x0094))
#define REG_SF_PP_DW_DATA	((UINT32P)(FLASHIF_BASE+0x0098))
#define REG_DIFF_WHEN_WR	((UINT32P)(FLASHIF_BASE+0x009c))
#define REG_SF_DELSEL0	((UINT32P)(FLASHIF_BASE+0x00a0))
#define REG_SF_DELSEL1	((UINT32P)(FLASHIF_BASE+0x00a4))
#define REG_SF_INTRSTUS	((UINT32P)(FLASHIF_BASE+0x00a8))
#define REG_SF_INTREN	((UINT32P)(FLASHIF_BASE+0x00ac))
#define REG_SF_PP_CTL	((UINT32P)(FLASHIF_BASE+0x00b0))
#define REG_SF_CFG3	((UINT32P)(FLASHIF_BASE+0x00b4))
#define REG_FL_CHKSUM_CTL	((UINT32P)(FLASHIF_BASE+0x00b8))
#define REG_FL_CHKSUM	((UINT32P)(FLASHIF_BASE+0x00bc))
#define REG_SF_AAICMD	((UINT32P)(FLASHIF_BASE+0x00c0))
#define REG_SF_WRPROT	((UINT32P)(FLASHIF_BASE+0x00c4))
#define REG_SF_RADR3	((UINT32P)(FLASHIF_BASE+0x00c8))
#define REG_SF_DUAL	((UINT32P)(FLASHIF_BASE+0x00cc))
#define REG_SF_DELSEL2	((UINT32P)(FLASHIF_BASE+0x00d0))
#define REG_SF_DELSEL3	((UINT32P)(FLASHIF_BASE+0x00d4))
#define REG_SF_DELSEL4	((UINT32P)(FLASHIF_BASE+0x00d8))
#define REG_SF_BACKUP	((UINT32P)(FLASHIF_BASE+0x00fc))
#define REG_CFG_BRG	((UINT32P)(FLASHIF_BASE+0x0710))
#define REG_CFG_AXI	((UINT32P)(FLASHIF_BASE+0x0714))
#define REG_FDMA_CTL	((UINT32P)(FLASHIF_BASE+0x0718))
#define REG_FDMA_FADR	((UINT32P)(FLASHIF_BASE+0x071c))
#define REG_FDMA_DADR	((UINT32P)(FLASHIF_BASE+0x0720))
#define REG_FDMA_END_DADR	((UINT32P)(FLASHIF_BASE+0x0724))
#define REG_CG_DIS	((UINT32P)(FLASHIF_BASE+0x0728))

// APB Module SSUSB_CSR
#define USB0_BASE (0x11200000)

// APB Module USB20
#define USB1_BASE (0x11210000)

// APB Module msdc
#define MSDC0_BASE (0x11240000)

// APB Module msdc
#define MSDC1_BASE (0x11250000)

// APB Module msdc
#define MSDC2_BASE (0x11260000)

// APB Module msdc
#define MSDC4_BASE (0x11280000)

// APB Module msdc
#define MSDC3_BASE (0x11270000)

// APB Module audiosys
#define AUDIO_BASE (0x10C00000)
#define AUDIO_TOP_CON0	((UINT32P)(AUDIO_BASE+0x0000))
#define AUDIO_TOP_CON1	((UINT32P)(AUDIO_BASE+0x0004))
#define AUDIO_TOP_CON2	((UINT32P)(AUDIO_BASE+0x0008))
#define AUDIO_TOP_CON3	((UINT32P)(AUDIO_BASE+0x000c))
#define AUDIO_TOP_STA0	((UINT32P)(AUDIO_BASE+0x0400))
#define AUDIO_TOP_STA1	((UINT32P)(AUDIO_BASE+0x0404))
#define AFE_DAC_CON0	((UINT32P)(AUDIO_BASE+0x0010))
#define AFE_DAC_CON1	((UINT32P)(AUDIO_BASE+0x0014))
#define AFE_DAC_CON2	((UINT32P)(AUDIO_BASE+0x02e0))
#define AFE_DAC_MON	((UINT32P)(AUDIO_BASE+0x02ec))
#define AFE_I2S_CON	((UINT32P)(AUDIO_BASE+0x0018))
#define AFE_I2S_CON1	((UINT32P)(AUDIO_BASE+0x0034))
#define AFE_I2S_CON2	((UINT32P)(AUDIO_BASE+0x0038))
#define AFE_I2S_CON3	((UINT32P)(AUDIO_BASE+0x004c))
#define AFE_DAIBT_CON0	((UINT32P)(AUDIO_BASE+0x001c))
#define AFE_BT_SECURITY0	((UINT32P)(AUDIO_BASE+0x0320))
#define AFE_BT_SECURITY1	((UINT32P)(AUDIO_BASE+0x0324))
#define AFE_CONN0	((UINT32P)(AUDIO_BASE+0x0020))
#define AFE_CONN1	((UINT32P)(AUDIO_BASE+0x0024))
#define AFE_CONN2	((UINT32P)(AUDIO_BASE+0x0028))
#define AFE_CONN3	((UINT32P)(AUDIO_BASE+0x002c))
#define AFE_CONN4	((UINT32P)(AUDIO_BASE+0x0030))
#define AFE_CONN5	((UINT32P)(AUDIO_BASE+0x005c))
#define AFE_CONN6	((UINT32P)(AUDIO_BASE+0x00bc))
#define AFE_CONN7	((UINT32P)(AUDIO_BASE+0x0420))
#define AFE_CONN8	((UINT32P)(AUDIO_BASE+0x0438))
#define AFE_CONN9	((UINT32P)(AUDIO_BASE+0x0440))
#define AFE_CONN10	((UINT32P)(AUDIO_BASE+0x0444))
#define AFE_CONN11	((UINT32P)(AUDIO_BASE+0x0448))
#define AFE_CONN12	((UINT32P)(AUDIO_BASE+0x044c))
#define AFE_CONN13	((UINT32P)(AUDIO_BASE+0x0450))
#define AFE_CONN14	((UINT32P)(AUDIO_BASE+0x0454))
#define AFE_CONN15	((UINT32P)(AUDIO_BASE+0x0458))
#define AFE_CONN16	((UINT32P)(AUDIO_BASE+0x045c))
#define AFE_CONN17	((UINT32P)(AUDIO_BASE+0x0460))
#define AFE_CONN18	((UINT32P)(AUDIO_BASE+0x0464))
#define AFE_CONN19	((UINT32P)(AUDIO_BASE+0x0468))
#define AFE_CONN20	((UINT32P)(AUDIO_BASE+0x046c))
#define AFE_CONN21	((UINT32P)(AUDIO_BASE+0x0470))
#define AFE_CONN22	((UINT32P)(AUDIO_BASE+0x0474))
#define AFE_CONN23	((UINT32P)(AUDIO_BASE+0x0478))
#define AFE_CONN24	((UINT32P)(AUDIO_BASE+0x047c))
#define AFE_CONN25	((UINT32P)(AUDIO_BASE+0x04b0))
#define AFE_CONN26	((UINT32P)(AUDIO_BASE+0x04b4))
#define AFE_CONN27	((UINT32P)(AUDIO_BASE+0x04b8))
#define AFE_CONN28	((UINT32P)(AUDIO_BASE+0x04bc))
#define AFE_CONN29	((UINT32P)(AUDIO_BASE+0x04c0))
#define AFE_CONN30	((UINT32P)(AUDIO_BASE+0x04c4))
#define AFE_CONN31	((UINT32P)(AUDIO_BASE+0x04c8))
#define AFE_CONN32	((UINT32P)(AUDIO_BASE+0x04cc))
#define AFE_CONN33	((UINT32P)(AUDIO_BASE+0x0408))
#define AFE_CONN34	((UINT32P)(AUDIO_BASE+0x0580))
#define AFE_CONN35	((UINT32P)(AUDIO_BASE+0x09a0))
#define AFE_CONN36	((UINT32P)(AUDIO_BASE+0x09a4))
#define AFE_CONN37	((UINT32P)(AUDIO_BASE+0x09a8))
#define AFE_CONN38	((UINT32P)(AUDIO_BASE+0x09ac))
#define AFE_CONN39	((UINT32P)(AUDIO_BASE+0x09c0))
#define AFE_CONN_RS	((UINT32P)(AUDIO_BASE+0x0494))
#define AFE_CONN_DI	((UINT32P)(AUDIO_BASE+0x0498))
#define AFE_CONN_24BIT	((UINT32P)(AUDIO_BASE+0x006c))
#define AFE_CONN0_1	((UINT32P)(AUDIO_BASE+0x0900))
#define AFE_CONN1_1	((UINT32P)(AUDIO_BASE+0x0904))
#define AFE_CONN2_1	((UINT32P)(AUDIO_BASE+0x0908))
#define AFE_CONN3_1	((UINT32P)(AUDIO_BASE+0x090c))
#define AFE_CONN4_1	((UINT32P)(AUDIO_BASE+0x0910))
#define AFE_CONN5_1	((UINT32P)(AUDIO_BASE+0x0914))
#define AFE_CONN6_1	((UINT32P)(AUDIO_BASE+0x0918))
#define AFE_CONN7_1	((UINT32P)(AUDIO_BASE+0x091c))
#define AFE_CONN8_1	((UINT32P)(AUDIO_BASE+0x0920))
#define AFE_CONN9_1	((UINT32P)(AUDIO_BASE+0x0924))
#define AFE_CONN10_1	((UINT32P)(AUDIO_BASE+0x0928))
#define AFE_CONN11_1	((UINT32P)(AUDIO_BASE+0x092c))
#define AFE_CONN12_1	((UINT32P)(AUDIO_BASE+0x0930))
#define AFE_CONN13_1	((UINT32P)(AUDIO_BASE+0x0934))
#define AFE_CONN14_1	((UINT32P)(AUDIO_BASE+0x0938))
#define AFE_CONN15_1	((UINT32P)(AUDIO_BASE+0x093c))
#define AFE_CONN16_1	((UINT32P)(AUDIO_BASE+0x0940))
#define AFE_CONN17_1	((UINT32P)(AUDIO_BASE+0x0944))
#define AFE_CONN18_1	((UINT32P)(AUDIO_BASE+0x0948))
#define AFE_CONN19_1	((UINT32P)(AUDIO_BASE+0x094c))
#define AFE_CONN20_1	((UINT32P)(AUDIO_BASE+0x0950))
#define AFE_CONN21_1	((UINT32P)(AUDIO_BASE+0x0954))
#define AFE_CONN22_1	((UINT32P)(AUDIO_BASE+0x0958))
#define AFE_CONN23_1	((UINT32P)(AUDIO_BASE+0x095c))
#define AFE_CONN24_1	((UINT32P)(AUDIO_BASE+0x0960))
#define AFE_CONN25_1	((UINT32P)(AUDIO_BASE+0x0964))
#define AFE_CONN26_1	((UINT32P)(AUDIO_BASE+0x0968))
#define AFE_CONN27_1	((UINT32P)(AUDIO_BASE+0x096c))
#define AFE_CONN28_1	((UINT32P)(AUDIO_BASE+0x0970))
#define AFE_CONN29_1	((UINT32P)(AUDIO_BASE+0x0974))
#define AFE_CONN30_1	((UINT32P)(AUDIO_BASE+0x0978))
#define AFE_CONN31_1	((UINT32P)(AUDIO_BASE+0x097c))
#define AFE_CONN32_1	((UINT32P)(AUDIO_BASE+0x0980))
#define AFE_CONN33_1	((UINT32P)(AUDIO_BASE+0x0984))
#define AFE_CONN34_1	((UINT32P)(AUDIO_BASE+0x0988))
#define AFE_CONN35_1	((UINT32P)(AUDIO_BASE+0x09b0))
#define AFE_CONN36_1	((UINT32P)(AUDIO_BASE+0x09b4))
#define AFE_CONN37_1	((UINT32P)(AUDIO_BASE+0x09b8))
#define AFE_CONN38_1	((UINT32P)(AUDIO_BASE+0x09bc))
#define AFE_CONN39_1	((UINT32P)(AUDIO_BASE+0x09e0))
#define AFE_CONN_RS_1	((UINT32P)(AUDIO_BASE+0x098c))
#define AFE_CONN_DI_1	((UINT32P)(AUDIO_BASE+0x0990))
#define AFE_CONN_24BIT_1	((UINT32P)(AUDIO_BASE+0x0994))
#define AFE_CONN_REG	((UINT32P)(AUDIO_BASE+0x0998))
#define AFE_TINY_CONN0	((UINT32P)(AUDIO_BASE+0x0af0))
#define AFE_TINY_CONN1	((UINT32P)(AUDIO_BASE+0x0af4))
#define AFE_GAIN1_CON0	((UINT32P)(AUDIO_BASE+0x0410))
#define AFE_GAIN1_CON1	((UINT32P)(AUDIO_BASE+0x0414))
#define AFE_GAIN1_CON2	((UINT32P)(AUDIO_BASE+0x0418))
#define AFE_GAIN1_CON3	((UINT32P)(AUDIO_BASE+0x041c))
#define AFE_GAIN1_CUR	((UINT32P)(AUDIO_BASE+0x0424))
#define AFE_GAIN2_CON0	((UINT32P)(AUDIO_BASE+0x0428))
#define AFE_GAIN2_CON1	((UINT32P)(AUDIO_BASE+0x042c))
#define AFE_GAIN2_CON2	((UINT32P)(AUDIO_BASE+0x0430))
#define AFE_GAIN2_CON3	((UINT32P)(AUDIO_BASE+0x0434))
#define AFE_GAIN2_CUR	((UINT32P)(AUDIO_BASE+0x043c))
#define AFE_DL1_BASE	((UINT32P)(AUDIO_BASE+0x0040))
#define AFE_DL1_CUR	((UINT32P)(AUDIO_BASE+0x0044))
#define AFE_DL1_END	((UINT32P)(AUDIO_BASE+0x0048))
#define AFE_MEMIF_MSB	((UINT32P)(AUDIO_BASE+0x00cc))
#define AFE_DL2_BASE	((UINT32P)(AUDIO_BASE+0x0050))
#define AFE_DL2_CUR	((UINT32P)(AUDIO_BASE+0x0054))
#define AFE_DL2_END	((UINT32P)(AUDIO_BASE+0x0058))
#define AFE_I2S_BASE	((UINT32P)(AUDIO_BASE+0x0060))
#define AFE_I2S_CUR	((UINT32P)(AUDIO_BASE+0x0064))
#define AFE_I2S_END	((UINT32P)(AUDIO_BASE+0x0068))
#define AFE_AWB_BASE	((UINT32P)(AUDIO_BASE+0x0070))
#define AFE_AWB_CUR	((UINT32P)(AUDIO_BASE+0x0074))
#define AFE_AWB_END	((UINT32P)(AUDIO_BASE+0x0078))
#define AFE_AWB_WR_CUR	((UINT32P)(AUDIO_BASE+0x007c))
#define AFE_VUL_BASE	((UINT32P)(AUDIO_BASE+0x0080))
#define AFE_VUL_CUR	((UINT32P)(AUDIO_BASE+0x0084))
#define AFE_VUL_END	((UINT32P)(AUDIO_BASE+0x0088))
#define AFE_VUL_WR_CUR	((UINT32P)(AUDIO_BASE+0x008c))
#define AFE_DAI_BASE	((UINT32P)(AUDIO_BASE+0x0090))
#define AFE_DAI_CUR	((UINT32P)(AUDIO_BASE+0x0094))
#define AFE_DAI_END	((UINT32P)(AUDIO_BASE+0x0098))
#define AFE_DAI_WR_CUR	((UINT32P)(AUDIO_BASE+0x009c))
#define AFE_IRQ_MCU_CNT0	((UINT32P)(AUDIO_BASE+0x0300))
#define AFE_IRQ_MCU_CNT1	((UINT32P)(AUDIO_BASE+0x03ac))
#define AFE_IRQ_MCU_CNT2	((UINT32P)(AUDIO_BASE+0x03b0))
#define AFE_IRQ_MCU_CNT3	((UINT32P)(AUDIO_BASE+0x03e4))
#define AFE_IRQ_MCU_CNT4	((UINT32P)(AUDIO_BASE+0x03e8))
#define AFE_IRQ_MCU_CNT5	((UINT32P)(AUDIO_BASE+0x03bc))
#define AFE_IRQ_MCU_CNT6	((UINT32P)(AUDIO_BASE+0x0304))
#define AFE_IRQ_MCU_CNT7	((UINT32P)(AUDIO_BASE+0x03dc))
#define AFE_IRQ_MCU_CNT8	((UINT32P)(AUDIO_BASE+0x0308))
#define AFE_IRQ_MCU_CNT11	((UINT32P)(AUDIO_BASE+0x03ec))
#define AFE_IRQ_MCU_CNT12	((UINT32P)(AUDIO_BASE+0x040c))
#define AFE_IRQ_MCU_CON0	((UINT32P)(AUDIO_BASE+0x03a0))
#define AFE_IRQ_MCU_CON1	((UINT32P)(AUDIO_BASE+0x02e4))
#define AFE_IRQ_MCU_CON2	((UINT32P)(AUDIO_BASE+0x02e8))
#define AFE_IRQ_MCU_STATUS	((UINT32P)(AUDIO_BASE+0x03a4))
#define AFE_IRQ_MCU_CLR	((UINT32P)(AUDIO_BASE+0x03a8))
#define AFE_IRQ_MCU_EN	((UINT32P)(AUDIO_BASE+0x03b4))
#define AFE_IRQ_MCU_EN1	((UINT32P)(AUDIO_BASE+0x030c))
#define AFE_IRQ_MCU_MON2	((UINT32P)(AUDIO_BASE+0x03b8))
#define AFE_IRQ0_MCU_CNT_MON	((UINT32P)(AUDIO_BASE+0x0310))
#define AFE_IRQ1_MCU_CNT_MON	((UINT32P)(AUDIO_BASE+0x03c0))
#define AFE_IRQ2_MCU_CNT_MON	((UINT32P)(AUDIO_BASE+0x03c4))
#define AFE_IRQ3_MCU_CNT_MON	((UINT32P)(AUDIO_BASE+0x0398))
#define AFE_IRQ4_MCU_CNT_MON	((UINT32P)(AUDIO_BASE+0x039c))
#define AFE_IRQ5_MCU_CNT_MON	((UINT32P)(AUDIO_BASE+0x03cc))
#define AFE_IRQ6_MCU_CNT_MON	((UINT32P)(AUDIO_BASE+0x0314))
#define AFE_IRQ7_MCU_CNT_MON	((UINT32P)(AUDIO_BASE+0x03e0))
#define AFE_IRQ8_MCU_CNT_MON	((UINT32P)(AUDIO_BASE+0x05e4))
#define AFE_IRQ11_MCU_CNT_MON	((UINT32P)(AUDIO_BASE+0x05e8))
#define AFE_IRQ12_MCU_CNT_MON	((UINT32P)(AUDIO_BASE+0x05ec))
#define AFE_MEMIF_MON0	((UINT32P)(AUDIO_BASE+0x00d0))
#define AFE_MEMIF_MON1	((UINT32P)(AUDIO_BASE+0x00d4))
#define AFE_MEMIF_MON2	((UINT32P)(AUDIO_BASE+0x00d8))
#define AFE_MEMIF_MON3	((UINT32P)(AUDIO_BASE+0x00dc))
#define AFE_MEMIF_MON4	((UINT32P)(AUDIO_BASE+0x00e0))
#define AFE_MEMIF_MON5	((UINT32P)(AUDIO_BASE+0x00e4))
#define AFE_MEMIF_MON6	((UINT32P)(AUDIO_BASE+0x00e8))
#define AFE_MEMIF_MON7	((UINT32P)(AUDIO_BASE+0x00ec))
#define AFE_MEMIF_MON8	((UINT32P)(AUDIO_BASE+0x00f0))
#define AFE_MEMIF_MON9	((UINT32P)(AUDIO_BASE+0x00f4))
#define AFE_MEMIF_MON10	((UINT32P)(AUDIO_BASE+0x00f8))
#define AFE_MEMIF_MON11	((UINT32P)(AUDIO_BASE+0x00fc))
#define AFE_AWB_CHK_SUM1	((UINT32P)(AUDIO_BASE+0x0210))
#define AFE_AWB_CHK_SUM2	((UINT32P)(AUDIO_BASE+0x0214))
#define AFE_AWB_CHK_SUM3	((UINT32P)(AUDIO_BASE+0x0218))
#define AFE_DL1_CHK_SUM1	((UINT32P)(AUDIO_BASE+0x0220))
#define AFE_DL1_CHK_SUM2	((UINT32P)(AUDIO_BASE+0x0224))
#define AFE_DL1_CHK_SUM3	((UINT32P)(AUDIO_BASE+0x0228))
#define AFE_DL1_CHK_SUM4	((UINT32P)(AUDIO_BASE+0x022c))
#define AFE_DL1_CHK_SUM5	((UINT32P)(AUDIO_BASE+0x0234))
#define AFE_DL1_CHK_SUM6	((UINT32P)(AUDIO_BASE+0x0238))
#define AFE_VUL_CHK_SUM1	((UINT32P)(AUDIO_BASE+0x0230))
#define AFE_BUS_CFG0	((UINT32P)(AUDIO_BASE+0x0240))
#define AFE_BUS_MON0	((UINT32P)(AUDIO_BASE+0x0244))
#define AFE_BUS_MON1	((UINT32P)(AUDIO_BASE+0x0248))
#define AFE_BUS_MON2	((UINT32P)(AUDIO_BASE+0x024c))
#define AFE_DATE_CODE	((UINT32P)(AUDIO_BASE+0x0250))
#define AFE_CONN_MON0	((UINT32P)(AUDIO_BASE+0x0280))
#define AFE_CONN_MON1	((UINT32P)(AUDIO_BASE+0x0284))
#define AFE_CONN_MON2	((UINT32P)(AUDIO_BASE+0x0288))
#define AFE_CONN_MON3	((UINT32P)(AUDIO_BASE+0x028c))
#define AFE_DL_SRC1_CON0	((UINT32P)(AUDIO_BASE+0x0100))
#define AFE_DL_SRC1_CON1	((UINT32P)(AUDIO_BASE+0x0104))
#define AFE_ADDA_DL_SRC2_CON0	((UINT32P)(AUDIO_BASE+0x0108))
#define AFE_ADDA_DL_SRC2_CON1	((UINT32P)(AUDIO_BASE+0x010c))
#define AFE_ADDA_DL_SDM_CON0	((UINT32P)(AUDIO_BASE+0x0110))
#define AFE_ADDA_UL_SRC_CON0	((UINT32P)(AUDIO_BASE+0x0114))
#define AFE_ADDA_UL_SRC_CON1	((UINT32P)(AUDIO_BASE+0x0118))
#define AFE_ADDA_TOP_CON0	((UINT32P)(AUDIO_BASE+0x0120))
#define AFE_ADDA_UL_DL_CON0	((UINT32P)(AUDIO_BASE+0x0124))
#define AFE_ADDA_PD_CON0	((UINT32P)(AUDIO_BASE+0x0128))
#define AFE_ADDA_SRC_DEBUG	((UINT32P)(AUDIO_BASE+0x012c))
#define AFE_ADDA_SRC_DEBUG_MON0	((UINT32P)(AUDIO_BASE+0x0130))
#define AFE_ADDA_SRC_DEBUG_MON1	((UINT32P)(AUDIO_BASE+0x0134))
#define AFE_ADDA_NEWIF_CFG0	((UINT32P)(AUDIO_BASE+0x0138))
#define AFE_ADDA_NEWIF_CFG1	((UINT32P)(AUDIO_BASE+0x013c))
#define AFE_ADDA_NEWIF_CFG2	((UINT32P)(AUDIO_BASE+0x0140))
#define AFE_ADDA_NEWIF_MON_CFG	((UINT32P)(AUDIO_BASE+0x0160))
#define AFE_ADDA_NEWIF_MON0	((UINT32P)(AUDIO_BASE+0x0164))
#define AFE_ADDA_NEWIF_MON1	((UINT32P)(AUDIO_BASE+0x0168))
#define AFE_ADDA_NEWIF_MON2	((UINT32P)(AUDIO_BASE+0x016c))
#define AFE_DMA_CTL	((UINT32P)(AUDIO_BASE+0x0150))
#define AFE_DMA_MON0	((UINT32P)(AUDIO_BASE+0x0154))
#define AFE_DMA_MON1	((UINT32P)(AUDIO_BASE+0x0158))
#define AFE_VUL2_BASE	((UINT32P)(AUDIO_BASE+0x02f0))
#define AFE_VUL2_CUR	((UINT32P)(AUDIO_BASE+0x02f4))
#define AFE_VUL2_END	((UINT32P)(AUDIO_BASE+0x02f8))
#define AFE_VUL2_WR_CUR	((UINT32P)(AUDIO_BASE+0x02fc))
#define AFE_SPDIF2_OUT_CON0	((UINT32P)(AUDIO_BASE+0x031c))
#define AFE_SPDIF2_OUT_BASE	((UINT32P)(AUDIO_BASE+0x0328))
#define AFE_SPDIF2_OUT_CUR	((UINT32P)(AUDIO_BASE+0x032c))
#define AFE_SPDIF2_OUT_END	((UINT32P)(AUDIO_BASE+0x034c))
#define AFE_SPDIF2_OUT_MON0	((UINT32P)(AUDIO_BASE+0x08e0))
#define AFE_SPDIF2_OUT_MON1	((UINT32P)(AUDIO_BASE+0x08e4))
#define AFE_SPDIF2_OUT_MON2	((UINT32P)(AUDIO_BASE+0x08e8))
#define AFE_SPDIF2_OUT_MON3	((UINT32P)(AUDIO_BASE+0x08ec))
#define AFE_DL1_D2_BASE	((UINT32P)(AUDIO_BASE+0x0340))
#define AFE_DL1_D2_CUR	((UINT32P)(AUDIO_BASE+0x0344))
#define AFE_DL1_D2_END	((UINT32P)(AUDIO_BASE+0x0348))
#define AFE_VUL_D2_BASE	((UINT32P)(AUDIO_BASE+0x0350))
#define AFE_VUL_D2_CUR	((UINT32P)(AUDIO_BASE+0x0354))
#define AFE_VUL_D2_END	((UINT32P)(AUDIO_BASE+0x0358))
#define AFE_VUL_D2_WR_CUR	((UINT32P)(AUDIO_BASE+0x035c))
#define AFE_DL3_BASE	((UINT32P)(AUDIO_BASE+0x0360))
#define AFE_DL3_CUR	((UINT32P)(AUDIO_BASE+0x0364))
#define AFE_DL3_END	((UINT32P)(AUDIO_BASE+0x0368))
#define AFE_SRC_REG_1	((UINT32P)(AUDIO_BASE+0x0190))
#define AFE_SRC_REG_2	((UINT32P)(AUDIO_BASE+0x0194))
#define AFE_SRC_REG_3	((UINT32P)(AUDIO_BASE+0x0198))
#define AFE_SRC_REG_4	((UINT32P)(AUDIO_BASE+0x019c))
#define AFE_SRC_REG_5	((UINT32P)(AUDIO_BASE+0x01a0))
#define AFE_SRC_REG_6	((UINT32P)(AUDIO_BASE+0x01a4))
#define AFE_SRC_REG_7	((UINT32P)(AUDIO_BASE+0x01a8))
#define AFE_SRC_REG_8	((UINT32P)(AUDIO_BASE+0x01ac))
#define AFE_SRC_REG_9	((UINT32P)(AUDIO_BASE+0x01b0))
#define AFE_SRC_REG_A	((UINT32P)(AUDIO_BASE+0x01b4))
#define AFE_SRC_REG_B	((UINT32P)(AUDIO_BASE+0x01b8))
#define AFE_SRC_REG_C	((UINT32P)(AUDIO_BASE+0x01bc))
#define AFE_SRC_REG_D	((UINT32P)(AUDIO_BASE+0x01c0))
#define AFE_SRC_REG_E	((UINT32P)(AUDIO_BASE+0x01c4))
#define AFE_SRC_REG_F	((UINT32P)(AUDIO_BASE+0x01c8))
#define AFE_SIDETONE_CON0	((UINT32P)(AUDIO_BASE+0x01e0))
#define AFE_SIDETONE_COEF	((UINT32P)(AUDIO_BASE+0x01e4))
#define AFE_SIDETONE_CON1	((UINT32P)(AUDIO_BASE+0x01e8))
#define AFE_SIDETONE_GAIN	((UINT32P)(AUDIO_BASE+0x01ec))
#define AFE_SIDETONE_DEBUG	((UINT32P)(AUDIO_BASE+0x01d0))
#define AFE_SIDETONE_MON	((UINT32P)(AUDIO_BASE+0x01d4))
#define AFE_SINEGEN_CON2	((UINT32P)(AUDIO_BASE+0x01dc))
#define AFE_SINEGEN_CON0	((UINT32P)(AUDIO_BASE+0x01f0))
#define AFE_SINEGEN_CON1	((UINT32P)(AUDIO_BASE+0x01f4))
#define AFE_I2S_MON2	((UINT32P)(AUDIO_BASE+0x01f8))
#define AFE_SINEGEN_CON_TDM	((UINT32P)(AUDIO_BASE+0x01fc))
#define AFE_ADDA_ULCF_CFG_02_01	((UINT32P)(AUDIO_BASE+0x02a4))
#define AFE_ADDA_ULCF_CFG_04_03	((UINT32P)(AUDIO_BASE+0x02a8))
#define AFE_ADDA_ULCF_CFG_06_05	((UINT32P)(AUDIO_BASE+0x02ac))
#define AFE_ADDA_ULCF_CFG_08_07	((UINT32P)(AUDIO_BASE+0x02b0))
#define AFE_ADDA_ULCF_CFG_10_09	((UINT32P)(AUDIO_BASE+0x02b4))
#define AFE_ADDA_ULCF_CFG_12_11	((UINT32P)(AUDIO_BASE+0x02b8))
#define AFE_ADDA_ULCF_CFG_14_13	((UINT32P)(AUDIO_BASE+0x02bc))
#define AFE_ADDA_ULCF_CFG_16_15	((UINT32P)(AUDIO_BASE+0x02c0))
#define AFE_ADDA_ULCF_CFG_18_17	((UINT32P)(AUDIO_BASE+0x02c4))
#define AFE_ADDA_ULCF_CFG_20_19	((UINT32P)(AUDIO_BASE+0x02c8))
#define AFE_ADDA_ULCF_CFG_22_21	((UINT32P)(AUDIO_BASE+0x02cc))
#define AFE_ADDA_ULCF_CFG_24_23	((UINT32P)(AUDIO_BASE+0x02d0))
#define AFE_ADDA_ULCF_CFG_26_25	((UINT32P)(AUDIO_BASE+0x02d4))
#define AFE_ADDA_ULCF_CFG_28_27	((UINT32P)(AUDIO_BASE+0x02d8))
#define AFE_ADDA_ULCF_CFG_30_29	((UINT32P)(AUDIO_BASE+0x02dc))
#define AFE_TOP_CON0	((UINT32P)(AUDIO_BASE+0x0200))
#define AFE_TOP_CON1	((UINT32P)(AUDIO_BASE+0x0204))
#define AFE_TOP_CON2	((UINT32P)(AUDIO_BASE+0x0208))
#define AFE_ADDA_PREDIS_CON0	((UINT32P)(AUDIO_BASE+0x0260))
#define AFE_ADDA_PREDIS_CON1	((UINT32P)(AUDIO_BASE+0x0264))
#define AFE_ADDA_SRC_DEBUG_RESERVED	((UINT32P)(AUDIO_BASE+0x0268))
#define AFE_ADDA_SRC_DEBUG_MON0_RESERVED	((UINT32P)(AUDIO_BASE+0x026c))
#define AFE_HDMI_OUT_CON0	((UINT32P)(AUDIO_BASE+0x0370))
#define AFE_HDMI_OUT_BASE	((UINT32P)(AUDIO_BASE+0x0374))
#define AFE_HDMI_OUT_CUR	((UINT32P)(AUDIO_BASE+0x0378))
#define AFE_HDMI_OUT_END	((UINT32P)(AUDIO_BASE+0x037c))
#define AFE_SPDIF_OUT_CON0	((UINT32P)(AUDIO_BASE+0x0380))
#define AFE_SPDIF_OUT_BASE	((UINT32P)(AUDIO_BASE+0x0384))
#define AFE_SPDIF_OUT_CUR	((UINT32P)(AUDIO_BASE+0x0388))
#define AFE_SPDIF_OUT_END	((UINT32P)(AUDIO_BASE+0x038c))
#define AFE_SPDIF_OUT_MON0	((UINT32P)(AUDIO_BASE+0x08d0))
#define AFE_SPDIF_OUT_MON1	((UINT32P)(AUDIO_BASE+0x08d4))
#define AFE_SPDIF_OUT_MON2	((UINT32P)(AUDIO_BASE+0x08d8))
#define AFE_SPDIF_OUT_MON3	((UINT32P)(AUDIO_BASE+0x08dc))
#define AFE_HDMI_CONN0	((UINT32P)(AUDIO_BASE+0x0390))
#define AFE_HDMI_CONN1	((UINT32P)(AUDIO_BASE+0x036c))
#define AFE_8CH_I2S_OUT_CON	((UINT32P)(AUDIO_BASE+0x0394))
#define AFE_MEMIF_MINLEN	((UINT32P)(AUDIO_BASE+0x03d0))
#define AFE_MEMIF_MAXLEN	((UINT32P)(AUDIO_BASE+0x03d4))
#define AFE_MEMIF_PBUF_SIZE	((UINT32P)(AUDIO_BASE+0x03d8))
#define AFE_MEMIF_HD_MODE	((UINT32P)(AUDIO_BASE+0x03f8))
#define AFE_MEMIF_HDALIGN	((UINT32P)(AUDIO_BASE+0x03fc))
#define AFE_APLL_TUNER_CFG	((UINT32P)(AUDIO_BASE+0x03f0))
#define AFE_APLL_TUNER_CFG1	((UINT32P)(AUDIO_BASE+0x03f4))
#define AFE_MOD_DAI_BASE	((UINT32P)(AUDIO_BASE+0x0330))
#define AFE_MOD_DAI_CUR	((UINT32P)(AUDIO_BASE+0x0334))
#define AFE_MOD_DAI_END	((UINT32P)(AUDIO_BASE+0x0338))
#define AFE_MOD_DAI_WR_CUR	((UINT32P)(AUDIO_BASE+0x033c))
#define AFE_ASRC_CON0	((UINT32P)(AUDIO_BASE+0x0500))
#define AFE_ASRC_CON1	((UINT32P)(AUDIO_BASE+0x0504))
#define AFE_ASRC_CON2	((UINT32P)(AUDIO_BASE+0x0508))
#define AFE_ASRC_CON3	((UINT32P)(AUDIO_BASE+0x050c))
#define AFE_ASRC_CON4	((UINT32P)(AUDIO_BASE+0x0510))
#define AFE_ASRC_CON5	((UINT32P)(AUDIO_BASE+0x0514))
#define AFE_ASRC_CON6	((UINT32P)(AUDIO_BASE+0x0518))
#define AFE_ASRC_CON7	((UINT32P)(AUDIO_BASE+0x051c))
#define AFE_ASRC_CON8	((UINT32P)(AUDIO_BASE+0x0520))
#define AFE_ASRC_CON9	((UINT32P)(AUDIO_BASE+0x0524))
#define AFE_ASRC_CON10	((UINT32P)(AUDIO_BASE+0x0528))
#define AFE_ASRC_CON11	((UINT32P)(AUDIO_BASE+0x052c))
#define AFE_ASRC_CON12	((UINT32P)(AUDIO_BASE+0x0534))
#define AFE_ASRC_CON13	((UINT32P)(AUDIO_BASE+0x0550))
#define AFE_ASRC_CON14	((UINT32P)(AUDIO_BASE+0x0554))
#define AFE_ASRC_CON15	((UINT32P)(AUDIO_BASE+0x0558))
#define AFE_ASRC_CON16	((UINT32P)(AUDIO_BASE+0x055c))
#define AFE_ASRC_CON17	((UINT32P)(AUDIO_BASE+0x0560))
#define AFE_ASRC_CON18	((UINT32P)(AUDIO_BASE+0x0564))
#define AFE_ASRC_CON19	((UINT32P)(AUDIO_BASE+0x0568))
#define AFE_ASRC_CON20	((UINT32P)(AUDIO_BASE+0x056c))
#define AFE_ASRC_CON21	((UINT32P)(AUDIO_BASE+0x0570))
#define AFE_ASRC_CON22	((UINT32P)(AUDIO_BASE+0x0574))
#define AFE_ASRC_CON23	((UINT32P)(AUDIO_BASE+0x0578))
#define AFE_ASRC_CON24	((UINT32P)(AUDIO_BASE+0x057c))
#define AFE_PCM_INTF_CON1	((UINT32P)(AUDIO_BASE+0x0530))
#define AFE_PCM_INTF_CON2	((UINT32P)(AUDIO_BASE+0x0538))
#define AFE_PCM2_INTF_CON	((UINT32P)(AUDIO_BASE+0x053c))
#define AFE_APB_MON	((UINT32P)(AUDIO_BASE+0x0540))
#define AFE_TDM_CON1	((UINT32P)(AUDIO_BASE+0x0548))
#define AFE_TDM_CON2	((UINT32P)(AUDIO_BASE+0x054c))
#define AFE_IEC_CFG	((UINT32P)(AUDIO_BASE+0x0480))
#define AFE_IEC_NSNUM	((UINT32P)(AUDIO_BASE+0x0484))
#define AFE_IEC_BURST_INFO	((UINT32P)(AUDIO_BASE+0x0488))
#define AFE_IEC_BURST_LEN	((UINT32P)(AUDIO_BASE+0x048c))
#define AFE_IEC_NSADR	((UINT32P)(AUDIO_BASE+0x0490))
#define AFE_IEC_NSADR_MSB	((UINT32P)(AUDIO_BASE+0x049c))
#define AFE_IEC_CHL_STAT0	((UINT32P)(AUDIO_BASE+0x04a0))
#define AFE_IEC_CHL_STAT1	((UINT32P)(AUDIO_BASE+0x04a4))
#define AFE_IEC_CHR_STAT0	((UINT32P)(AUDIO_BASE+0x04a8))
#define AFE_IEC_CHR_STAT1	((UINT32P)(AUDIO_BASE+0x04ac))
#define AFE_IEC2_CFG	((UINT32P)(AUDIO_BASE+0x0584))
#define AFE_IEC2_NSNUM	((UINT32P)(AUDIO_BASE+0x0588))
#define AFE_IEC2_BURST_INFO	((UINT32P)(AUDIO_BASE+0x058c))
#define AFE_IEC2_BURST_LEN	((UINT32P)(AUDIO_BASE+0x0590))
#define AFE_IEC2_NSADR	((UINT32P)(AUDIO_BASE+0x0594))
#define AFE_IEC2_NSADR_MSB	((UINT32P)(AUDIO_BASE+0x05e0))
#define AFE_IEC2_CHL_STAT0	((UINT32P)(AUDIO_BASE+0x0598))
#define AFE_IEC2_CHL_STAT1	((UINT32P)(AUDIO_BASE+0x059c))
#define AFE_IEC2_CHR_STAT0	((UINT32P)(AUDIO_BASE+0x05d8))
#define AFE_IEC2_CHR_STAT1	((UINT32P)(AUDIO_BASE+0x05dc))
#define FPGA_CFG0	((UINT32P)(AUDIO_BASE+0x05b0))
#define FPGA_CFG1	((UINT32P)(AUDIO_BASE+0x05b4))
#define ADR_FPGA_VER	((UINT32P)(AUDIO_BASE+0x05b8))
#define ADR_FPGA_STC	((UINT32P)(AUDIO_BASE+0x05bc))
#define FPGA_CFG2	((UINT32P)(AUDIO_BASE+0x05c0))
#define FPGA_CFG3	((UINT32P)(AUDIO_BASE+0x05c4))
#define ADR_DBG_MON0	((UINT32P)(AUDIO_BASE+0x04d0))
#define ADR_DBG_MON1	((UINT32P)(AUDIO_BASE+0x04d4))
#define ADR_DBG_MON2	((UINT32P)(AUDIO_BASE+0x04d8))
#define ADR_DBG_MON3	((UINT32P)(AUDIO_BASE+0x04dc))
#define ADR_DBG_MON4	((UINT32P)(AUDIO_BASE+0x04e0))
#define ADR_DBG_MON5	((UINT32P)(AUDIO_BASE+0x04e4))
#define ADR_DBG_MON6	((UINT32P)(AUDIO_BASE+0x04e8))
#define ADR_DBG_MON7	((UINT32P)(AUDIO_BASE+0x04ec))
#define AFE_MRGIF_CON	((UINT32P)(AUDIO_BASE+0x003c))
#define AFE_MRGIF_MON0	((UINT32P)(AUDIO_BASE+0x0270))
#define AFE_MRGIF_MON1	((UINT32P)(AUDIO_BASE+0x0274))
#define AFE_MRGIF_MON2	((UINT32P)(AUDIO_BASE+0x0278))
#define AFE_ADDA2_TOP_CON0	((UINT32P)(AUDIO_BASE+0x0600))
#define AFE_ADDA2_UL_SRC_CON0	((UINT32P)(AUDIO_BASE+0x0604))
#define AFE_ADDA2_UL_SRC_CON1	((UINT32P)(AUDIO_BASE+0x0608))
#define AFE_ADDA2_SRC_DEBUG	((UINT32P)(AUDIO_BASE+0x060c))
#define AFE_ADDA2_SRC_DEBUG_MON0	((UINT32P)(AUDIO_BASE+0x0610))
#define AFE_ADDA2_SRC_DEBUG_MON1	((UINT32P)(AUDIO_BASE+0x0614))
#define AFE_ADDA2_NEWIF_CFG0	((UINT32P)(AUDIO_BASE+0x0618))
#define AFE_ADDA2_NEWIF_CFG1	((UINT32P)(AUDIO_BASE+0x061c))
#define AFE_ADDA2_ULCF_CFG_02_01	((UINT32P)(AUDIO_BASE+0x0620))
#define AFE_ADDA2_ULCF_CFG_04_03	((UINT32P)(AUDIO_BASE+0x0624))
#define AFE_ADDA2_ULCF_CFG_06_05	((UINT32P)(AUDIO_BASE+0x0628))
#define AFE_ADDA2_ULCF_CFG_08_07	((UINT32P)(AUDIO_BASE+0x062c))
#define AFE_ADDA2_ULCF_CFG_10_09	((UINT32P)(AUDIO_BASE+0x0630))
#define AFE_ADDA2_ULCF_CFG_12_11	((UINT32P)(AUDIO_BASE+0x0634))
#define AFE_ADDA2_ULCF_CFG_14_13	((UINT32P)(AUDIO_BASE+0x0638))
#define AFE_ADDA2_ULCF_CFG_16_15	((UINT32P)(AUDIO_BASE+0x063c))
#define AFE_ADDA2_ULCF_CFG_18_17	((UINT32P)(AUDIO_BASE+0x0640))
#define AFE_ADDA2_ULCF_CFG_20_19	((UINT32P)(AUDIO_BASE+0x0644))
#define AFE_ADDA2_ULCF_CFG_22_21	((UINT32P)(AUDIO_BASE+0x0648))
#define AFE_ADDA2_ULCF_CFG_24_23	((UINT32P)(AUDIO_BASE+0x064c))
#define AFE_ADDA2_ULCF_CFG_26_25	((UINT32P)(AUDIO_BASE+0x0650))
#define AFE_ADDA2_ULCF_CFG_28_27	((UINT32P)(AUDIO_BASE+0x0654))
#define AFE_ADDA2_ULCF_CFG_30_29	((UINT32P)(AUDIO_BASE+0x0658))
#define AFE_ADDA3_UL_SRC_CON0	((UINT32P)(AUDIO_BASE+0x065c))
#define AFE_ADDA3_UL_SRC_CON1	((UINT32P)(AUDIO_BASE+0x0660))
#define AFE_ADDA3_SRC_DEBUG	((UINT32P)(AUDIO_BASE+0x0664))
#define AFE_ADDA3_SRC_DEBUG_MON0	((UINT32P)(AUDIO_BASE+0x0668))
#define AFE_ADDA3_ULCF_CFG_02_01	((UINT32P)(AUDIO_BASE+0x066c))
#define AFE_ADDA3_ULCF_CFG_04_03	((UINT32P)(AUDIO_BASE+0x0670))
#define AFE_ADDA3_ULCF_CFG_06_05	((UINT32P)(AUDIO_BASE+0x0674))
#define AFE_ADDA3_ULCF_CFG_08_07	((UINT32P)(AUDIO_BASE+0x0678))
#define AFE_ADDA3_ULCF_CFG_10_09	((UINT32P)(AUDIO_BASE+0x067c))
#define AFE_ADDA3_ULCF_CFG_12_11	((UINT32P)(AUDIO_BASE+0x0680))
#define AFE_ADDA3_ULCF_CFG_14_13	((UINT32P)(AUDIO_BASE+0x0684))
#define AFE_ADDA3_ULCF_CFG_16_15	((UINT32P)(AUDIO_BASE+0x0688))
#define AFE_ADDA3_ULCF_CFG_18_17	((UINT32P)(AUDIO_BASE+0x068c))
#define AFE_ADDA3_ULCF_CFG_20_19	((UINT32P)(AUDIO_BASE+0x0690))
#define AFE_ADDA3_ULCF_CFG_22_21	((UINT32P)(AUDIO_BASE+0x0694))
#define AFE_ADDA3_ULCF_CFG_24_23	((UINT32P)(AUDIO_BASE+0x0698))
#define AFE_ADDA3_ULCF_CFG_26_25	((UINT32P)(AUDIO_BASE+0x069c))
#define AFE_ADDA3_ULCF_CFG_28_27	((UINT32P)(AUDIO_BASE+0x06a0))
#define AFE_ADDA3_ULCF_CFG_30_29	((UINT32P)(AUDIO_BASE+0x06a4))
#define AFE_ANC_MON	((UINT32P)(AUDIO_BASE+0x06b0))
#define AFE_ASRC4_CON0	((UINT32P)(AUDIO_BASE+0x06c0))
#define AFE_ASRC4_CON1	((UINT32P)(AUDIO_BASE+0x06c4))
#define AFE_ASRC4_CON2	((UINT32P)(AUDIO_BASE+0x06c8))
#define AFE_ASRC4_CON3	((UINT32P)(AUDIO_BASE+0x06cc))
#define AFE_ASRC4_CON4	((UINT32P)(AUDIO_BASE+0x06d0))
#define AFE_ASRC4_CON5	((UINT32P)(AUDIO_BASE+0x06d4))
#define AFE_ASRC4_CON6	((UINT32P)(AUDIO_BASE+0x06d8))
#define AFE_ASRC4_CON7	((UINT32P)(AUDIO_BASE+0x06dc))
#define AFE_ASRC4_CON8	((UINT32P)(AUDIO_BASE+0x06e0))
#define AFE_ASRC4_CON9	((UINT32P)(AUDIO_BASE+0x06e4))
#define AFE_ASRC4_CON10	((UINT32P)(AUDIO_BASE+0x06e8))
#define AFE_ASRC4_CON11	((UINT32P)(AUDIO_BASE+0x06ec))
#define AFE_ASRC4_CON12	((UINT32P)(AUDIO_BASE+0x06f0))
#define AFE_ASRC4_CON13	((UINT32P)(AUDIO_BASE+0x06f4))
#define AFE_ASRC4_CON14	((UINT32P)(AUDIO_BASE+0x06f8))
#define AFE_ASRC2_CON0	((UINT32P)(AUDIO_BASE+0x0700))
#define AFE_ASRC2_CON1	((UINT32P)(AUDIO_BASE+0x0704))
#define AFE_ASRC2_CON2	((UINT32P)(AUDIO_BASE+0x0708))
#define AFE_ASRC2_CON3	((UINT32P)(AUDIO_BASE+0x070c))
#define AFE_ASRC2_CON4	((UINT32P)(AUDIO_BASE+0x0710))
#define AFE_ASRC2_CON5	((UINT32P)(AUDIO_BASE+0x0714))
#define AFE_ASRC2_CON6	((UINT32P)(AUDIO_BASE+0x0718))
#define AFE_ASRC2_CON7	((UINT32P)(AUDIO_BASE+0x071c))
#define AFE_ASRC2_CON8	((UINT32P)(AUDIO_BASE+0x0720))
#define AFE_ASRC2_CON9	((UINT32P)(AUDIO_BASE+0x0724))
#define AFE_ASRC2_CON10	((UINT32P)(AUDIO_BASE+0x0728))
#define AFE_ASRC2_CON11	((UINT32P)(AUDIO_BASE+0x072c))
#define AFE_ASRC2_CON12	((UINT32P)(AUDIO_BASE+0x0730))
#define AFE_ASRC2_CON13	((UINT32P)(AUDIO_BASE+0x0734))
#define AFE_ASRC2_CON14	((UINT32P)(AUDIO_BASE+0x0738))
#define AFE_ASRC3_CON0	((UINT32P)(AUDIO_BASE+0x0740))
#define AFE_ASRC3_CON1	((UINT32P)(AUDIO_BASE+0x0744))
#define AFE_ASRC3_CON2	((UINT32P)(AUDIO_BASE+0x0748))
#define AFE_ASRC3_CON3	((UINT32P)(AUDIO_BASE+0x074c))
#define AFE_ASRC3_CON4	((UINT32P)(AUDIO_BASE+0x0750))
#define AFE_ASRC3_CON5	((UINT32P)(AUDIO_BASE+0x0754))
#define AFE_ASRC3_CON6	((UINT32P)(AUDIO_BASE+0x0758))
#define AFE_ASRC3_CON7	((UINT32P)(AUDIO_BASE+0x075c))
#define AFE_ASRC3_CON8	((UINT32P)(AUDIO_BASE+0x0760))
#define AFE_ASRC3_CON9	((UINT32P)(AUDIO_BASE+0x0764))
#define AFE_ASRC3_CON10	((UINT32P)(AUDIO_BASE+0x0768))
#define AFE_ASRC3_CON11	((UINT32P)(AUDIO_BASE+0x076c))
#define AFE_ASRC3_CON12	((UINT32P)(AUDIO_BASE+0x0770))
#define AFE_ASRC3_CON13	((UINT32P)(AUDIO_BASE+0x0774))
#define AFE_ASRC3_CON14	((UINT32P)(AUDIO_BASE+0x0778))
#define AFE_ADDA4_TOP_CON0	((UINT32P)(AUDIO_BASE+0x0780))
#define AFE_ADDA4_UL_SRC_CON0	((UINT32P)(AUDIO_BASE+0x0784))
#define AFE_ADDA4_UL_SRC_CON1	((UINT32P)(AUDIO_BASE+0x0788))
#define AFE_ADDA4_UL_SRC_CON2	((UINT32P)(AUDIO_BASE+0x07e0))
#define AFE_ADDA4_SRC_DEBUG	((UINT32P)(AUDIO_BASE+0x078c))
#define AFE_ADDA4_SRC_DEBUG_MON0	((UINT32P)(AUDIO_BASE+0x0790))
#define AFE_ADDA4_SRC_DEBUG_MON1	((UINT32P)(AUDIO_BASE+0x0794))
#define AFE_ADDA4_NEWIF_CFG0	((UINT32P)(AUDIO_BASE+0x0798))
#define AFE_ADDA4_NEWIF_CFG1	((UINT32P)(AUDIO_BASE+0x079c))
#define AFE_ADDA4_NEWIF_CFG2	((UINT32P)(AUDIO_BASE+0x07dc))
#define AFE_ADDA4_ULCF_CFG_02_01	((UINT32P)(AUDIO_BASE+0x07a0))
#define AFE_ADDA4_ULCF_CFG_04_03	((UINT32P)(AUDIO_BASE+0x07a4))
#define AFE_ADDA4_ULCF_CFG_06_05	((UINT32P)(AUDIO_BASE+0x07a8))
#define AFE_ADDA4_ULCF_CFG_08_07	((UINT32P)(AUDIO_BASE+0x07ac))
#define AFE_ADDA4_ULCF_CFG_10_09	((UINT32P)(AUDIO_BASE+0x07b0))
#define AFE_ADDA4_ULCF_CFG_12_11	((UINT32P)(AUDIO_BASE+0x07b4))
#define AFE_ADDA4_ULCF_CFG_14_13	((UINT32P)(AUDIO_BASE+0x07b8))
#define AFE_ADDA4_ULCF_CFG_16_15	((UINT32P)(AUDIO_BASE+0x07bc))
#define AFE_ADDA4_ULCF_CFG_18_17	((UINT32P)(AUDIO_BASE+0x07c0))
#define AFE_ADDA4_ULCF_CFG_20_19	((UINT32P)(AUDIO_BASE+0x07c4))
#define AFE_ADDA4_ULCF_CFG_22_21	((UINT32P)(AUDIO_BASE+0x07c8))
#define AFE_ADDA4_ULCF_CFG_24_23	((UINT32P)(AUDIO_BASE+0x07cc))
#define AFE_ADDA4_ULCF_CFG_26_25	((UINT32P)(AUDIO_BASE+0x07d0))
#define AFE_ADDA4_ULCF_CFG_28_27	((UINT32P)(AUDIO_BASE+0x07d4))
#define AFE_ADDA4_ULCF_CFG_30_29	((UINT32P)(AUDIO_BASE+0x07d8))
#define AFE_ADDA4_UL_MON1	((UINT32P)(AUDIO_BASE+0x07e4))
#define AFE_ADDA4_UL_MON2	((UINT32P)(AUDIO_BASE+0x07e8))
#define AFE_ADDA4_UL_MON3	((UINT32P)(AUDIO_BASE+0x07ec))
#define AFE_ADDA4_UL_MON4	((UINT32P)(AUDIO_BASE+0x07f0))
#define AFE_ADDA4_UL_MON5	((UINT32P)(AUDIO_BASE+0x07f4))
#define AFE_ADDA4_UL_MON6	((UINT32P)(AUDIO_BASE+0x07f8))
#define AFE_ADDA4_UL_MON7	((UINT32P)(AUDIO_BASE+0x07fc))
#define AFE_ADDA5_TOP_CON0	((UINT32P)(AUDIO_BASE+0x0a00))
#define AFE_ADDA5_UL_SRC_CON0	((UINT32P)(AUDIO_BASE+0x0a04))
#define AFE_ADDA5_UL_SRC_CON1	((UINT32P)(AUDIO_BASE+0x0a08))
#define AFE_ADDA5_UL_SRC_CON2	((UINT32P)(AUDIO_BASE+0x0a60))
#define AFE_ADDA5_SRC_DEBUG	((UINT32P)(AUDIO_BASE+0x0a0c))
#define AFE_ADDA5_SRC_DEBUG_MON0	((UINT32P)(AUDIO_BASE+0x0a10))
#define AFE_ADDA5_SRC_DEBUG_MON1	((UINT32P)(AUDIO_BASE+0x0a14))
#define AFE_ADDA5_NEWIF_CFG0	((UINT32P)(AUDIO_BASE+0x0a18))
#define AFE_ADDA5_NEWIF_CFG1	((UINT32P)(AUDIO_BASE+0x0a1c))
#define AFE_ADDA5_NEWIF_CFG2	((UINT32P)(AUDIO_BASE+0x0a5c))
#define AFE_ADDA5_ULCF_CFG_02_01	((UINT32P)(AUDIO_BASE+0x0a20))
#define AFE_ADDA5_ULCF_CFG_04_03	((UINT32P)(AUDIO_BASE+0x0a24))
#define AFE_ADDA5_ULCF_CFG_06_05	((UINT32P)(AUDIO_BASE+0x0a28))
#define AFE_ADDA5_ULCF_CFG_08_07	((UINT32P)(AUDIO_BASE+0x0a2c))
#define AFE_ADDA5_ULCF_CFG_10_09	((UINT32P)(AUDIO_BASE+0x0a30))
#define AFE_ADDA5_ULCF_CFG_12_11	((UINT32P)(AUDIO_BASE+0x0a34))
#define AFE_ADDA5_ULCF_CFG_14_13	((UINT32P)(AUDIO_BASE+0x0a38))
#define AFE_ADDA5_ULCF_CFG_16_15	((UINT32P)(AUDIO_BASE+0x0a3c))
#define AFE_ADDA5_ULCF_CFG_18_17	((UINT32P)(AUDIO_BASE+0x0a40))
#define AFE_ADDA5_ULCF_CFG_20_19	((UINT32P)(AUDIO_BASE+0x0a44))
#define AFE_ADDA5_ULCF_CFG_22_21	((UINT32P)(AUDIO_BASE+0x0a48))
#define AFE_ADDA5_ULCF_CFG_24_23	((UINT32P)(AUDIO_BASE+0x0a4c))
#define AFE_ADDA5_ULCF_CFG_26_25	((UINT32P)(AUDIO_BASE+0x0a50))
#define AFE_ADDA5_ULCF_CFG_28_27	((UINT32P)(AUDIO_BASE+0x0a54))
#define AFE_ADDA5_ULCF_CFG_30_29	((UINT32P)(AUDIO_BASE+0x0a58))
#define AFE_ADDA5_UL_MON1	((UINT32P)(AUDIO_BASE+0x0a64))
#define AFE_ADDA5_UL_MON2	((UINT32P)(AUDIO_BASE+0x0a68))
#define AFE_ADDA5_UL_MON3	((UINT32P)(AUDIO_BASE+0x0a6c))
#define AFE_ADDA5_UL_MON4	((UINT32P)(AUDIO_BASE+0x0a70))
#define AFE_ADDA5_UL_MON5	((UINT32P)(AUDIO_BASE+0x0a74))
#define AFE_ADDA5_UL_MON6	((UINT32P)(AUDIO_BASE+0x0a78))
#define AFE_ADDA5_UL_MON7	((UINT32P)(AUDIO_BASE+0x0a7c))
#define AFE_ADDA6_TOP_CON0	((UINT32P)(AUDIO_BASE+0x0a80))
#define AFE_ADDA6_UL_SRC_CON0	((UINT32P)(AUDIO_BASE+0x0a84))
#define AFE_ADDA6_UL_SRC_CON1	((UINT32P)(AUDIO_BASE+0x0a88))
#define AFE_ADDA6_PROXIMITY_UL_SRC_CON0	((UINT32P)(AUDIO_BASE+0x0ae0))
#define AFE_ADDA6_SRC_DEBUG	((UINT32P)(AUDIO_BASE+0x0a8c))
#define AFE_ADDA6_SRC_DEBUG_MON0	((UINT32P)(AUDIO_BASE+0x0a90))
#define AFE_ADDA6_SRC_DEBUG_MON1	((UINT32P)(AUDIO_BASE+0x0a94))
#define AFE_ADDA6_NEWIF_CFG0	((UINT32P)(AUDIO_BASE+0x0a98))
#define AFE_ADDA6_NEWIF_CFG1	((UINT32P)(AUDIO_BASE+0x0a9c))
#define AFE_ADDA6_NEWIF_CFG2	((UINT32P)(AUDIO_BASE+0x0adc))
#define AFE_ADDA6_ULCF_CFG_02_01	((UINT32P)(AUDIO_BASE+0x0aa0))
#define AFE_ADDA6_ULCF_CFG_04_03	((UINT32P)(AUDIO_BASE+0x0aa4))
#define AFE_ADDA6_ULCF_CFG_06_05	((UINT32P)(AUDIO_BASE+0x0aa8))
#define AFE_ADDA6_ULCF_CFG_08_07	((UINT32P)(AUDIO_BASE+0x0aac))
#define AFE_ADDA6_ULCF_CFG_10_09	((UINT32P)(AUDIO_BASE+0x0ab0))
#define AFE_ADDA6_ULCF_CFG_12_11	((UINT32P)(AUDIO_BASE+0x0ab4))
#define AFE_ADDA6_ULCF_CFG_14_13	((UINT32P)(AUDIO_BASE+0x0ab8))
#define AFE_ADDA6_ULCF_CFG_16_15	((UINT32P)(AUDIO_BASE+0x0abc))
#define AFE_ADDA6_ULCF_CFG_18_17	((UINT32P)(AUDIO_BASE+0x0ac0))
#define AFE_ADDA6_ULCF_CFG_20_19	((UINT32P)(AUDIO_BASE+0x0ac4))
#define AFE_ADDA6_ULCF_CFG_22_21	((UINT32P)(AUDIO_BASE+0x0ac8))
#define AFE_ADDA6_ULCF_CFG_24_23	((UINT32P)(AUDIO_BASE+0x0acc))
#define AFE_ADDA6_ULCF_CFG_26_25	((UINT32P)(AUDIO_BASE+0x0ad0))
#define AFE_ADDA6_ULCF_CFG_28_27	((UINT32P)(AUDIO_BASE+0x0ad4))
#define AFE_ADDA6_ULCF_CFG_30_29	((UINT32P)(AUDIO_BASE+0x0ad8))
#define AFE_SRAM_DELSEL_CON0	((UINT32P)(AUDIO_BASE+0x04f0))
#define AFE_SRAM_DELSEL_CON1	((UINT32P)(AUDIO_BASE+0x04f4))
#define AFE_SRAM_DELSEL_CON2	((UINT32P)(AUDIO_BASE+0x04f8))
#define AFE_SRAM_DELSEL_CON3	((UINT32P)(AUDIO_BASE+0x04fc))
#define AFE_I2S_MON	((UINT32P)(AUDIO_BASE+0x027c))
#define AUDIO_TOP_DBG_CON	((UINT32P)(AUDIO_BASE+0x05C8))
#define AUDIO_TOP_DBG_MON0	((UINT32P)(AUDIO_BASE+0x05CC))
#define AUDIO_TOP_DBG_MON1	((UINT32P)(AUDIO_BASE+0x05D0))
#define AUDIO_TOP_DBG_MON2	((UINT32P)(AUDIO_BASE+0x05D4))
#define AUDIO_TOP_DBG_MON3	((UINT32P)(AUDIO_BASE+0x0258))
#define AFE_GENERAL_REG0	((UINT32P)(AUDIO_BASE+0x0800))
#define AFE_GENERAL_REG1	((UINT32P)(AUDIO_BASE+0x0804))
#define AFE_GENERAL_REG2	((UINT32P)(AUDIO_BASE+0x0808))
#define AFE_GENERAL_REG3	((UINT32P)(AUDIO_BASE+0x080c))
#define AFE_GENERAL_REG4	((UINT32P)(AUDIO_BASE+0x0810))
#define AFE_GENERAL_REG5	((UINT32P)(AUDIO_BASE+0x0814))
#define AFE_GENERAL_REG6	((UINT32P)(AUDIO_BASE+0x0818))
#define AFE_GENERAL_REG7	((UINT32P)(AUDIO_BASE+0x081c))
#define AFE_GENERAL_REG8	((UINT32P)(AUDIO_BASE+0x0820))
#define AFE_GENERAL_REG9	((UINT32P)(AUDIO_BASE+0x0824))
#define AFE_GENERAL_REG10	((UINT32P)(AUDIO_BASE+0x0828))
#define AFE_GENERAL_REG11	((UINT32P)(AUDIO_BASE+0x082c))
#define AFE_GENERAL_REG12	((UINT32P)(AUDIO_BASE+0x0830))
#define AFE_GENERAL_REG13	((UINT32P)(AUDIO_BASE+0x0834))
#define AFE_GENERAL_REG14	((UINT32P)(AUDIO_BASE+0x0838))
#define AFE_GENERAL_REG15	((UINT32P)(AUDIO_BASE+0x083c))
#define AFE_CBIP_CFG0	((UINT32P)(AUDIO_BASE+0x0840))
#define AFE_CBIP_MON0	((UINT32P)(AUDIO_BASE+0x0844))
#define AFE_CBIP_SLV_MUX_MON0	((UINT32P)(AUDIO_BASE+0x0848))
#define AFE_CBIP_SLV_DECODER_MON0	((UINT32P)(AUDIO_BASE+0x084c))
#define AFE_ADDA_PREDIS_4CH_CON0	((UINT32P)(AUDIO_BASE+0x06a8))
#define AFE_ADDA_PREDIS_4CH_CON1	((UINT32P)(AUDIO_BASE+0x06ac))
#define AFE_ADDA_DL_SRC2_4CH_CON0	((UINT32P)(AUDIO_BASE+0x06b4))
#define AFE_ADDA_DL_SRC2_4CH_CON1	((UINT32P)(AUDIO_BASE+0x06b8))
#define AFE_ADDA_SRC_DEBUG_MON2	((UINT32P)(AUDIO_BASE+0x06bc))
#define AFE_DMA_BASE	((UINT32P)(AUDIO_BASE+0x0850))
#define AFE_DMA_CUR	((UINT32P)(AUDIO_BASE+0x0854))
#define AFE_DMA_END	((UINT32P)(AUDIO_BASE+0x0858))
#define AFE_DMA_BASE_MSB	((UINT32P)(AUDIO_BASE+0x0860))
#define AFE_DMA_CUR_MSB	((UINT32P)(AUDIO_BASE+0x0864))
#define AFE_DMA_END_MSB	((UINT32P)(AUDIO_BASE+0x0868))
#define AFE_DMA_WR_BASE	((UINT32P)(AUDIO_BASE+0x0870))
#define AFE_DMA_WR_CUR	((UINT32P)(AUDIO_BASE+0x0874))
#define AFE_DMA_WR_END	((UINT32P)(AUDIO_BASE+0x0878))
#define AFE_DMA_CON0	((UINT32P)(AUDIO_BASE+0x0880))
#define AFE_DMA_THRESHOLD	((UINT32P)(AUDIO_BASE+0x0884))
#define AFE_DMA_PAUSE_CYC	((UINT32P)(AUDIO_BASE+0x0888))
#define AFE_DMA_MEMIF_MON0	((UINT32P)(AUDIO_BASE+0x088c))
#define AFE_DMA_INTR_SIZE	((UINT32P)(AUDIO_BASE+0x0890))
#define AFE_DMA_INTR_SIZE_MSB	((UINT32P)(AUDIO_BASE+0x0894))
#define AFE_DMA_NEXT_INTR	((UINT32P)(AUDIO_BASE+0x0898))
#define AFE_DMA_NEXT_INTR_MSB	((UINT32P)(AUDIO_BASE+0x089c))
#define AFE_DMA_NEXT_BASE	((UINT32P)(AUDIO_BASE+0x08a0))
#define AFE_DMA_NEXT_END	((UINT32P)(AUDIO_BASE+0x08a4))
#define AFE_DMA_NEXT_BASE_MSB	((UINT32P)(AUDIO_BASE+0x08a8))
#define AFE_DMA_NEXT_END_MSB	((UINT32P)(AUDIO_BASE+0x08ac))
#define AFE_DAI2_BASE	((UINT32P)(AUDIO_BASE+0x08b0))
#define AFE_DAI2_CUR	((UINT32P)(AUDIO_BASE+0x08b4))
#define AFE_DAI2_END	((UINT32P)(AUDIO_BASE+0x08b8))
#define AFE_DAI2_WR_CUR	((UINT32P)(AUDIO_BASE+0x08bc))
#define AFE_DAI2_BASE_MSB	((UINT32P)(AUDIO_BASE+0x08c0))
#define AFE_DAI2_CUR_MSB	((UINT32P)(AUDIO_BASE+0x08c4))
#define AFE_DAI2_END_MSB	((UINT32P)(AUDIO_BASE+0x08c8))
#define AFE_DAI2_WR_CUR_MSB	((UINT32P)(AUDIO_BASE+0x08cc))
#define AFE_DL1_BASE_MSB	((UINT32P)(AUDIO_BASE+0x0b00))
#define AFE_DL1_CUR_MSB	((UINT32P)(AUDIO_BASE+0x0b04))
#define AFE_DL1_END_MSB	((UINT32P)(AUDIO_BASE+0x0b08))
#define AFE_DL2_BASE_MSB	((UINT32P)(AUDIO_BASE+0x0b10))
#define AFE_DL2_CUR_MSB	((UINT32P)(AUDIO_BASE+0x0b14))
#define AFE_DL2_END_MSB	((UINT32P)(AUDIO_BASE+0x0b18))
#define AFE_AWB_BASE_MSB	((UINT32P)(AUDIO_BASE+0x0b20))
#define AFE_AWB_CUR_MSB	((UINT32P)(AUDIO_BASE+0x0b24))
#define AFE_AWB_END_MSB	((UINT32P)(AUDIO_BASE+0x0b28))
#define AFE_AWB_WR_CUR_MSB	((UINT32P)(AUDIO_BASE+0x0b2c))
#define AFE_VUL_BASE_MSB	((UINT32P)(AUDIO_BASE+0x0b30))
#define AFE_VUL_CUR_MSB	((UINT32P)(AUDIO_BASE+0x0b34))
#define AFE_VUL_END_MSB	((UINT32P)(AUDIO_BASE+0x0b38))
#define AFE_VUL_WR_CUR_MSB	((UINT32P)(AUDIO_BASE+0x0b3c))
#define AFE_DAI_BASE_MSB	((UINT32P)(AUDIO_BASE+0x0b40))
#define AFE_DAI_CUR_MSB	((UINT32P)(AUDIO_BASE+0x0b44))
#define AFE_DAI_END_MSB	((UINT32P)(AUDIO_BASE+0x0b48))
#define AFE_DAI_WR_CUR_MSB	((UINT32P)(AUDIO_BASE+0x0b4c))
#define AFE_VUL2_BASE_MSB	((UINT32P)(AUDIO_BASE+0x0b50))
#define AFE_VUL2_CUR_MSB	((UINT32P)(AUDIO_BASE+0x0b54))
#define AFE_VUL2_END_MSB	((UINT32P)(AUDIO_BASE+0x0b58))
#define AFE_VUL2_WR_CUR_MSB	((UINT32P)(AUDIO_BASE+0x0b5c))
#define AFE_MOD_DAI_BASE_MSB	((UINT32P)(AUDIO_BASE+0x0b60))
#define AFE_MOD_DAI_CUR_MSB	((UINT32P)(AUDIO_BASE+0x0b64))
#define AFE_MOD_DAI_END_MSB	((UINT32P)(AUDIO_BASE+0x0b68))
#define AFE_MOD_DAI_WR_CUR_MSB	((UINT32P)(AUDIO_BASE+0x0b6c))
#define AFE_DL1_D2_BASE_MSB	((UINT32P)(AUDIO_BASE+0x0b70))
#define AFE_DL1_D2_CUR_MSB	((UINT32P)(AUDIO_BASE+0x0b74))
#define AFE_DL1_D2_END_MSB	((UINT32P)(AUDIO_BASE+0x0b78))
#define AFE_VUL_D2_BASE_MSB	((UINT32P)(AUDIO_BASE+0x0b80))
#define AFE_VUL_D2_CUR_MSB	((UINT32P)(AUDIO_BASE+0x0b84))
#define AFE_VUL_D2_END_MSB	((UINT32P)(AUDIO_BASE+0x0b88))
#define AFE_VUL_D2_WR_CUR_MSB	((UINT32P)(AUDIO_BASE+0x0b8c))
#define AFE_DL3_BASE_MSB	((UINT32P)(AUDIO_BASE+0x0b90))
#define AFE_DL3_CUR_MSB	((UINT32P)(AUDIO_BASE+0x0b94))
#define AFE_DL3_END_MSB	((UINT32P)(AUDIO_BASE+0x0b98))
#define AFE_HDMI_OUT_BASE_MSB	((UINT32P)(AUDIO_BASE+0x0ba4))
#define AFE_HDMI_OUT_CUR_MSB	((UINT32P)(AUDIO_BASE+0x0ba8))
#define AFE_HDMI_OUT_END_MSB	((UINT32P)(AUDIO_BASE+0x0bac))
#define AFE_SPDIF_OUT_BASE_MSB	((UINT32P)(AUDIO_BASE+0x0bb4))
#define AFE_SPDIF_OUT_CUR_MSB	((UINT32P)(AUDIO_BASE+0x0bb8))
#define AFE_SPDIF_OUT_END_MSB	((UINT32P)(AUDIO_BASE+0x0bbc))
#define AFE_SPDIF2_OUT_BASE_MSB	((UINT32P)(AUDIO_BASE+0x0bc4))
#define AFE_SPDIF2_OUT_CUR_MSB	((UINT32P)(AUDIO_BASE+0x0bc8))
#define AFE_SPDIF2_OUT_END_MSB	((UINT32P)(AUDIO_BASE+0x0bcc))
#define AFE_AWB2_BASE	((UINT32P)(AUDIO_BASE+0x0bd0))
#define AFE_AWB2_CUR	((UINT32P)(AUDIO_BASE+0x0bd4))
#define AFE_AWB2_END	((UINT32P)(AUDIO_BASE+0x0bd8))
#define AFE_AWB2_WR_CUR	((UINT32P)(AUDIO_BASE+0x0bdc))
#define AFE_AWB2_BASE_MSB	((UINT32P)(AUDIO_BASE+0x0be0))
#define AFE_AWB2_CUR_MSB	((UINT32P)(AUDIO_BASE+0x0be4))
#define AFE_AWB2_END_MSB	((UINT32P)(AUDIO_BASE+0x0be8))
#define AFE_AWB2_WR_CUR_MSB	((UINT32P)(AUDIO_BASE+0x0bec))
#define EN_DEBUG_MON	((UINT32P)(AUDIO_BASE+0x09d4))
#define AFE_ANC_AECREF_UL_SRC_CON0	((UINT32P)(AUDIO_BASE+0x0c00))
#define AFE_ANC_AECREF_UL_SRC_CON1	((UINT32P)(AUDIO_BASE+0x0c04))
#define AFE_ANC_AECREF_SRC_DEBUG	((UINT32P)(AUDIO_BASE+0x0c08))
#define AFE_ANC_AECREF_ULCF_CFG_02_01	((UINT32P)(AUDIO_BASE+0x0c0c))
#define AFE_ANC_AECREF_ULCF_CFG_04_03	((UINT32P)(AUDIO_BASE+0x0c10))
#define AFE_ANC_AECREF_ULCF_CFG_06_05	((UINT32P)(AUDIO_BASE+0x0c14))
#define AFE_ANC_AECREF_ULCF_CFG_08_07	((UINT32P)(AUDIO_BASE+0x0c18))
#define AFE_ANC_AECREF_ULCF_CFG_10_09	((UINT32P)(AUDIO_BASE+0x0c1c))
#define AFE_ANC_AECREF_ULCF_CFG_12_11	((UINT32P)(AUDIO_BASE+0x0c20))
#define AFE_ANC_AECREF_ULCF_CFG_14_13	((UINT32P)(AUDIO_BASE+0x0c24))
#define AFE_ANC_AECREF_ULCF_CFG_16_15	((UINT32P)(AUDIO_BASE+0x0c28))
#define AFE_ANC_AECREF_ULCF_CFG_18_17	((UINT32P)(AUDIO_BASE+0x0c2c))
#define AFE_ANC_AECREF_ULCF_CFG_20_19	((UINT32P)(AUDIO_BASE+0x0c30))
#define AFE_ANC_AECREF_ULCF_CFG_22_21	((UINT32P)(AUDIO_BASE+0x0c34))
#define AFE_ANC_AECREF_ULCF_CFG_24_23	((UINT32P)(AUDIO_BASE+0x0c38))
#define AFE_ANC_AECREF_ULCF_CFG_26_25	((UINT32P)(AUDIO_BASE+0x0c3c))
#define AFE_ANC_AECREF_ULCF_CFG_28_27	((UINT32P)(AUDIO_BASE+0x0c40))
#define AFE_ANC_AECREF_ULCF_CFG_30_29	((UINT32P)(AUDIO_BASE+0x0c44))
#define AFE_ANC_AECREF_SRC_MON	((UINT32P)(AUDIO_BASE+0x0c48))
#define AFE_SOUNDWIRE_CFG0	((UINT32P)(AUDIO_BASE+0x0d00))
#define AFE_SOUNDWIRE_CFG1	((UINT32P)(AUDIO_BASE+0x0d04))
#define AFE_SOUNDWIRE_I2S0_CON	((UINT32P)(AUDIO_BASE+0x0d10))
#define AFE_SOUNDWIRE_I2S1_CON	((UINT32P)(AUDIO_BASE+0x0d14))
#define AFE_SOUNDWIRE_I2S2_CON	((UINT32P)(AUDIO_BASE+0x0d18))
#define AFE_SOUNDWIRE_I2S3_CON	((UINT32P)(AUDIO_BASE+0x0d1c))
#define AFE_SOUNDWIRE_MON0	((UINT32P)(AUDIO_BASE+0x0d20))
#define AFE_SOUNDWIRE_MON1	((UINT32P)(AUDIO_BASE+0x0d24))
#define AFE_SOUNDWIRE_MON2	((UINT32P)(AUDIO_BASE+0x0d28))
#define AFE_SOUNDWIRE_MON3	((UINT32P)(AUDIO_BASE+0x0d2c))
#define AFE_SOUNDWIRE_MON4	((UINT32P)(AUDIO_BASE+0x0d30))
#define AFE_SOUNDWIRE_MON5	((UINT32P)(AUDIO_BASE+0x0d34))
#define AFE_ADDA_PREDIS_CON2	((UINT32P)(AUDIO_BASE+0x0d40))
#define AFE_ADDA_PREDIS_CON3	((UINT32P)(AUDIO_BASE+0x0d44))
#define AFE_ADDA_PREDIS_4CH_CON2	((UINT32P)(AUDIO_BASE+0x0d48))
#define AFE_ADDA_PREDIS_4CH_CON3	((UINT32P)(AUDIO_BASE+0x0d4c))
#define AFE_MEMIF_CONN	((UINT32P)(AUDIO_BASE+0x0d50))
#define AFE_MEMIF_CFG_MON0	((UINT32P)(AUDIO_BASE+0x0d60))
#define AFE_MEMIF_RD_MON	((UINT32P)(AUDIO_BASE+0x0d64))
#define AFE_MEMIF_WR_MON	((UINT32P)(AUDIO_BASE+0x0d68))
#define AFE_MEMIF_MON12	((UINT32P)(AUDIO_BASE+0x0d70))
#define AFE_MEMIF_MON13	((UINT32P)(AUDIO_BASE+0x0d74))
#define AFE_MEMIF_MON14	((UINT32P)(AUDIO_BASE+0x0d78))
#define AFE_MEMIF_MON15	((UINT32P)(AUDIO_BASE+0x0d7c))
#define AFE_MEMIF_MON16	((UINT32P)(AUDIO_BASE+0x0d80))
#define AFE_MEMIF_MON17	((UINT32P)(AUDIO_BASE+0x0d84))
#define AFE_MEMIF_MON18	((UINT32P)(AUDIO_BASE+0x0d88))
#define AFE_MEMIF_MON19	((UINT32P)(AUDIO_BASE+0x0d8c))
#define AFE_MEMIF_MON20	((UINT32P)(AUDIO_BASE+0x0d90))
#define AFE_MEMIF_MON21	((UINT32P)(AUDIO_BASE+0x0d94))
#define AFE_MEMIF_MON22	((UINT32P)(AUDIO_BASE+0x0d98))
#define AFE_MEMIF_MON23	((UINT32P)(AUDIO_BASE+0x0d9c))
#define AFE_MEMIF_MON24	((UINT32P)(AUDIO_BASE+0x0da0))
#define AFE_MEMIF_MON25	((UINT32P)(AUDIO_BASE+0x0da4))
#define AFE_MEMIF_MON26	((UINT32P)(AUDIO_BASE+0x0da8))
#define AFE_MEMIF_MON27	((UINT32P)(AUDIO_BASE+0x0dac))
#define AFE_MEMIF_MON28	((UINT32P)(AUDIO_BASE+0x0db0))
#define AFE_MEMIF_MON29	((UINT32P)(AUDIO_BASE+0x0db4))
#define AFE_SGEN_CON_SGEN32	((UINT32P)(AUDIO_BASE+0x09d0))
#define AFE_CONNSYS_I2S_CON	((UINT32P)(AUDIO_BASE+0x0c78))
#define AFE_CONNSYS_I2S_MON	((UINT32P)(AUDIO_BASE+0x0c7c))
#define AFE_ASRC_CONNSYS_CON0	((UINT32P)(AUDIO_BASE+0x0c80))
#define AFE_ASRC_CONNSYS_CON1	((UINT32P)(AUDIO_BASE+0x0c84))
#define AFE_ASRC_CONNSYS_CON2	((UINT32P)(AUDIO_BASE+0x0c88))
#define AFE_ASRC_CONNSYS_CON3	((UINT32P)(AUDIO_BASE+0x0c8c))
#define AFE_ASRC_CONNSYS_CON4	((UINT32P)(AUDIO_BASE+0x0c90))
#define AFE_ASRC_CONNSYS_CON5	((UINT32P)(AUDIO_BASE+0x0c94))
#define AFE_ASRC_CONNSYS_CON6	((UINT32P)(AUDIO_BASE+0x0c98))
#define AFE_ASRC_CONNSYS_CON7	((UINT32P)(AUDIO_BASE+0x0c9c))
#define AFE_ASRC_CONNSYS_CON8	((UINT32P)(AUDIO_BASE+0x0ca0))
#define AFE_ASRC_CONNSYS_CON9	((UINT32P)(AUDIO_BASE+0x0ca4))
#define AFE_ASRC_CONNSYS_CON10	((UINT32P)(AUDIO_BASE+0x0ca8))
#define AFE_ASRC_CONNSYS_CON11	((UINT32P)(AUDIO_BASE+0x0cac))
#define AFE_ASRC_CONNSYS_CON12	((UINT32P)(AUDIO_BASE+0x0cb4))
#define AFE_ASRC_CONNSYS_CON13	((UINT32P)(AUDIO_BASE+0x0cd0))
#define AFE_ASRC_CONNSYS_CON14	((UINT32P)(AUDIO_BASE+0x0cd4))
#define AFE_ASRC_CONNSYS_CON15	((UINT32P)(AUDIO_BASE+0x0cd8))
#define AFE_ASRC_CONNSYS_CON16	((UINT32P)(AUDIO_BASE+0x0cdc))
#define AFE_ASRC_CONNSYS_CON17	((UINT32P)(AUDIO_BASE+0x0ce0))
#define AFE_ASRC_CONNSYS_CON18	((UINT32P)(AUDIO_BASE+0x0ce4))
#define AFE_ASRC_CONNSYS_CON19	((UINT32P)(AUDIO_BASE+0x0ce8))
#define AFE_ASRC_CONNSYS_CON20	((UINT32P)(AUDIO_BASE+0x0cec))
#define AFE_ASRC_CONNSYS_CON21	((UINT32P)(AUDIO_BASE+0x0cf0))
#define AFE_ASRC_CONNSYS_CON22	((UINT32P)(AUDIO_BASE+0x0cf4))
#define AFE_ASRC_CONNSYS_CON23	((UINT32P)(AUDIO_BASE+0x0cf8))
#define AFE_ASRC_CONNSYS_CON24	((UINT32P)(AUDIO_BASE+0x0cfc))
#define AFE_IRQ_ACC1_CNT	((UINT32P)(AUDIO_BASE+0x05f0))
#define AFE_IRQ_ACC2_CNT	((UINT32P)(AUDIO_BASE+0x05f4))
#define AFE_IRQ_ACC1_CNT_MON1	((UINT32P)(AUDIO_BASE+0x05f8))
#define AFE_IRQ_ACC2_CNT_MON	((UINT32P)(AUDIO_BASE+0x05fc))
#define AFE_TSF_CON	((UINT32P)(AUDIO_BASE+0x08f0))
#define AFE_TSF_MON	((UINT32P)(AUDIO_BASE+0x08f4))
#define AFE_IRQ_ACC1_CNT_MON2	((UINT32P)(AUDIO_BASE+0x08f8))

// APB Module md32_anc
#define MD32_ANC_BASE (0x10B30000)

// APB Module sw_mst_top
#define SW_MST_BASE (0x10C18000)

// APB Module audsp
#define AUDSP_BASE (0x11B00000)

// APB Module audsp_cfgreg
#define AUDSP_CFGREG_BASE (0x11BA0000)
#define AUDSP_CFGREG_SW_RSTN	((UINT32P)(AUDSP_CFGREG_BASE+0x000))
#define AUDSP_CFGREG_APRESOURCE	((UINT32P)(AUDSP_CFGREG_BASE+0x004))
#define AUDSP_CFGREG_SYS_RMAP0	((UINT32P)(AUDSP_CFGREG_BASE+0x008))
#define AUDSP_CFGREG_SYS_RMAP1	((UINT32P)(AUDSP_CFGREG_BASE+0x00C))
#define AUDSP_CFGREG_AUD_RMAP	((UINT32P)(AUDSP_CFGREG_BASE+0x010))
#define AUDSP_CFGREG_DSP_TO_HOST_INT	((UINT32P)(AUDSP_CFGREG_BASE+0x020))
#define AUDSP_CFGREG_DSP_TO_SPM_INT	((UINT32P)(AUDSP_CFGREG_BASE+0x024))
#define AUDSP_CFGREG_GIPC_OUT0	((UINT32P)(AUDSP_CFGREG_BASE+0x028))
#define AUDSP_CFGREG_GIPC_OUT1	((UINT32P)(AUDSP_CFGREG_BASE+0x02C))
#define AUDSP_CFGREG_GIPC_IN0	((UINT32P)(AUDSP_CFGREG_BASE+0x030))
#define AUDSP_CFGREG_GIPC_IN1	((UINT32P)(AUDSP_CFGREG_BASE+0x034))
#define AUDSP_CFGREG_GIPC_IN2	((UINT32P)(AUDSP_CFGREG_BASE+0x038))
#define AUDSP_CFGREG_GIPC_IN3	((UINT32P)(AUDSP_CFGREG_BASE+0x03C))
#define AUDSP_CFGREG_GENERAL_REG0	((UINT32P)(AUDSP_CFGREG_BASE+0x040))
#define AUDSP_CFGREG_GENERAL_REG1	((UINT32P)(AUDSP_CFGREG_BASE+0x044))
#define AUDSP_CFGREG_GENERAL_REG2	((UINT32P)(AUDSP_CFGREG_BASE+0x048))
#define AUDSP_CFGREG_GENERAL_REG3	((UINT32P)(AUDSP_CFGREG_BASE+0x04C))
#define AUDSP_CFGREG_GENERAL_REG4	((UINT32P)(AUDSP_CFGREG_BASE+0x050))
#define AUDSP_CFGREG_GENERAL_REG5	((UINT32P)(AUDSP_CFGREG_BASE+0x054))
#define AUDSP_CFGREG_WDT_CFG	((UINT32P)(AUDSP_CFGREG_BASE+0x070))
#define AUDSP_CFGREG_WDT_KICK	((UINT32P)(AUDSP_CFGREG_BASE+0x074))
#define AUDSP_CFGREG_SEMAPHORE	((UINT32P)(AUDSP_CFGREG_BASE+0x078))
#define AUDSP_CFGREG_HUSER	((UINT32P)(AUDSP_CFGREG_BASE+0x07C))
#define AUDSP_CFGREG_CM4_CTRL	((UINT32P)(AUDSP_CFGREG_BASE+0x0A0))
#define AUDSP_CFGREG_FPU	((UINT32P)(AUDSP_CFGREG_BASE+0x0A4))
#define AUDSP_CFGREG_CM4_SP	((UINT32P)(AUDSP_CFGREG_BASE+0x0A8))
#define AUDSP_CFGREG_CM4_LR	((UINT32P)(AUDSP_CFGREG_BASE+0x0AC))
#define AUDSP_CFGREG_CM4_PSP	((UINT32P)(AUDSP_CFGREG_BASE+0x0B0))
#define AUDSP_CFGREG_CM4_PC	((UINT32P)(AUDSP_CFGREG_BASE+0x0B4))
#define AUDSP_CFGREG_SLPP_CTRL	((UINT32P)(AUDSP_CFGREG_BASE+0x0C0))
#define AUDSP_CFGREG_ONE_TIME_LOCK	((UINT32P)(AUDSP_CFGREG_BASE+0x0C4))
#define AUDSP_CFGREG_SECURE_CTRL	((UINT32P)(AUDSP_CFGREG_BASE+0x0C8))
#define AUDSP_CFGREG_TCM_LOCK_CNT	((UINT32P)(AUDSP_CFGREG_BASE+0x0CC))

// APB Module audsp_clk_ctrl
#define AUDSP_CLK_CTRL_BASE (0x11BA3000)
#define AUDSP_CK_EN	((UINT32P)(AUDSP_CLK_CTRL_BASE+0x000))
#define AUDSP_MCLK_DIV	((UINT32P)(AUDSP_CLK_CTRL_BASE+0x004))
#define AUDSP_DCM_CTRL	((UINT32P)(AUDSP_CLK_CTRL_BASE+0x008))
#define AUDSP_WAKE_INT	((UINT32P)(AUDSP_CLK_CTRL_BASE+0x00C))

// APB Module SSUSB_SIFSLV
#define USB3_SIF_BASE (0x112A0000)

// APB Module SSUSB_PHY
#define USB3_SIF_BASE (0x11C30000)

// APB Module USB20_PHY
#define USB20_PHY_BASE (0x11C40000)

// APB Module mipi_tx_config
#define MIPI_TX0_BASE (0x11CC0000)
#define MIPI_TX0_MIPITX_IMPENDANCE_0	((UINT32P)(MIPI_TX0_BASE+0x000))
#define MIPI_TX0_MIPITX_IMPENDANCE_1	((UINT32P)(MIPI_TX0_BASE+0x004))
#define MIPI_TX0_MIPITX_IMPENDANCE_2	((UINT32P)(MIPI_TX0_BASE+0x008))
#define MIPI_TX0_MIPITX_LANE_CON	((UINT32P)(MIPI_TX0_BASE+0x00C))
#define MIPI_TX0_MIPITX_VOLTAGE_SEL	((UINT32P)(MIPI_TX0_BASE+0x010))
#define MIPI_TX0_MIPITX_PRESERVED	((UINT32P)(MIPI_TX0_BASE+0x014))
#define MIPI_TX0_MIPITX_TEST_CON	((UINT32P)(MIPI_TX0_BASE+0x018))
#define MIPI_TX0_MIPITX_PLL_PWR	((UINT32P)(MIPI_TX0_BASE+0x028))
#define MIPI_TX0_MIPITX_PLL_CON0	((UINT32P)(MIPI_TX0_BASE+0x02C))
#define MIPI_TX0_MIPITX_PLL_CON1	((UINT32P)(MIPI_TX0_BASE+0x030))
#define MIPI_TX0_MIPITX_PLL_CON2	((UINT32P)(MIPI_TX0_BASE+0x034))
#define MIPI_TX0_MIPITX_PLL_CON3	((UINT32P)(MIPI_TX0_BASE+0x038))
#define MIPI_TX0_MIPITX_PLL_CON4	((UINT32P)(MIPI_TX0_BASE+0x03C))
#define MIPI_TX0_MIPITX_PHY_SEL0	((UINT32P)(MIPI_TX0_BASE+0x040))
#define MIPI_TX0_MIPITX_PHY_SEL1	((UINT32P)(MIPI_TX0_BASE+0x044))
#define MIPI_TX0_MIPITX_PHY_SEL2	((UINT32P)(MIPI_TX0_BASE+0x048))
#define MIPI_TX0_MIPITX_PHY_SEL3	((UINT32P)(MIPI_TX0_BASE+0x04C))
#define MIPI_TX0_MIPITX_SW_CTRL_CON0	((UINT32P)(MIPI_TX0_BASE+0x050))
#define MIPI_TX0_MIPITX_SW_CTRL_CON1	((UINT32P)(MIPI_TX0_BASE+0x054))
#define MIPI_TX0_MIPITX_SW_CTRL_CON2	((UINT32P)(MIPI_TX0_BASE+0x058))
#define MIPI_TX0_MIPITX_SW_CTRL_CON3	((UINT32P)(MIPI_TX0_BASE+0x05C))
#define MIPI_TX0_MIPITX_SW_CTRL_CON4	((UINT32P)(MIPI_TX0_BASE+0x060))
#define MIPI_TX0_MIPITX_CD_CON	((UINT32P)(MIPI_TX0_BASE+0x068))
#define MIPI_TX0_MIPITX_DBG_CON	((UINT32P)(MIPI_TX0_BASE+0x070))
#define MIPI_TX0_MIPITX_DBG_OUT	((UINT32P)(MIPI_TX0_BASE+0x074))
#define MIPI_TX0_MIPITX_APB_ASYNC_STA	((UINT32P)(MIPI_TX0_BASE+0x078))
#define MIPI_TX0_MIPITX_BIST_CON	((UINT32P)(MIPI_TX0_BASE+0x080))
#define MIPI_TX0_MIPITX_BIST_PAT	((UINT32P)(MIPI_TX0_BASE+0x084))
#define MIPI_TX0_MIPITX_CPHY_BIST_CON0	((UINT32P)(MIPI_TX0_BASE+0x090))
#define MIPI_TX0_MIPITX_CPHY_BIST_CON1	((UINT32P)(MIPI_TX0_BASE+0x094))
#define MIPI_TX0_MIPITX_CPHY_BIST_CON2	((UINT32P)(MIPI_TX0_BASE+0x098))
#define MIPI_TX0_MIPITX_CPHY_BIST_CON3	((UINT32P)(MIPI_TX0_BASE+0x09C))

// APB Module mipi_tx_config
#define MIPI_TX1_BASE (0x11CD0000)
#define MIPI_TX1_MIPITX_IMPENDANCE_0	((UINT32P)(MIPI_TX1_BASE+0x000))
#define MIPI_TX1_MIPITX_IMPENDANCE_1	((UINT32P)(MIPI_TX1_BASE+0x004))
#define MIPI_TX1_MIPITX_IMPENDANCE_2	((UINT32P)(MIPI_TX1_BASE+0x008))
#define MIPI_TX1_MIPITX_LANE_CON	((UINT32P)(MIPI_TX1_BASE+0x00C))
#define MIPI_TX1_MIPITX_VOLTAGE_SEL	((UINT32P)(MIPI_TX1_BASE+0x010))
#define MIPI_TX1_MIPITX_PRESERVED	((UINT32P)(MIPI_TX1_BASE+0x014))
#define MIPI_TX1_MIPITX_TEST_CON	((UINT32P)(MIPI_TX1_BASE+0x018))
#define MIPI_TX1_MIPITX_PLL_PWR	((UINT32P)(MIPI_TX1_BASE+0x028))
#define MIPI_TX1_MIPITX_PLL_CON0	((UINT32P)(MIPI_TX1_BASE+0x02C))
#define MIPI_TX1_MIPITX_PLL_CON1	((UINT32P)(MIPI_TX1_BASE+0x030))
#define MIPI_TX1_MIPITX_PLL_CON2	((UINT32P)(MIPI_TX1_BASE+0x034))
#define MIPI_TX1_MIPITX_PLL_CON3	((UINT32P)(MIPI_TX1_BASE+0x038))
#define MIPI_TX1_MIPITX_PLL_CON4	((UINT32P)(MIPI_TX1_BASE+0x03C))
#define MIPI_TX1_MIPITX_PHY_SEL0	((UINT32P)(MIPI_TX1_BASE+0x040))
#define MIPI_TX1_MIPITX_PHY_SEL1	((UINT32P)(MIPI_TX1_BASE+0x044))
#define MIPI_TX1_MIPITX_PHY_SEL2	((UINT32P)(MIPI_TX1_BASE+0x048))
#define MIPI_TX1_MIPITX_PHY_SEL3	((UINT32P)(MIPI_TX1_BASE+0x04C))
#define MIPI_TX1_MIPITX_SW_CTRL_CON0	((UINT32P)(MIPI_TX1_BASE+0x050))
#define MIPI_TX1_MIPITX_SW_CTRL_CON1	((UINT32P)(MIPI_TX1_BASE+0x054))
#define MIPI_TX1_MIPITX_SW_CTRL_CON2	((UINT32P)(MIPI_TX1_BASE+0x058))
#define MIPI_TX1_MIPITX_SW_CTRL_CON3	((UINT32P)(MIPI_TX1_BASE+0x05C))
#define MIPI_TX1_MIPITX_SW_CTRL_CON4	((UINT32P)(MIPI_TX1_BASE+0x060))
#define MIPI_TX1_MIPITX_CD_CON	((UINT32P)(MIPI_TX1_BASE+0x068))
#define MIPI_TX1_MIPITX_DBG_CON	((UINT32P)(MIPI_TX1_BASE+0x070))
#define MIPI_TX1_MIPITX_DBG_OUT	((UINT32P)(MIPI_TX1_BASE+0x074))
#define MIPI_TX1_MIPITX_APB_ASYNC_STA	((UINT32P)(MIPI_TX1_BASE+0x078))
#define MIPI_TX1_MIPITX_BIST_CON	((UINT32P)(MIPI_TX1_BASE+0x080))
#define MIPI_TX1_MIPITX_BIST_PAT	((UINT32P)(MIPI_TX1_BASE+0x084))
#define MIPI_TX1_MIPITX_CPHY_BIST_CON0	((UINT32P)(MIPI_TX1_BASE+0x090))
#define MIPI_TX1_MIPITX_CPHY_BIST_CON1	((UINT32P)(MIPI_TX1_BASE+0x094))
#define MIPI_TX1_MIPITX_CPHY_BIST_CON2	((UINT32P)(MIPI_TX1_BASE+0x098))
#define MIPI_TX1_MIPITX_CPHY_BIST_CON3	((UINT32P)(MIPI_TX1_BASE+0x09C))

// APB Module pe2_mac_define_rocky
#define PCIE_BASE (0x193f0000)

// APB Module pcie_dig_phy_top_define
#define PCIE_PHY_BASE (0x11e20000)

// APB Module efusec
#define EFUSEC_BASE (0x11F10000)
#define EFUSEC_CON	((UINT32P)(EFUSEC_BASE+0x000))
#define EFUSEC_MISC	((UINT32P)(EFUSEC_BASE+0x004))
#define EFUSEC_BPKEY	((UINT32P)(EFUSEC_BASE+0x008))
#define CTRL	((UINT32P)(EFUSEC_BASE+0x020))
#define LOCK	((UINT32P)(EFUSEC_BASE+0x028))
#define USB_PID	((UINT32P)(EFUSEC_BASE+0x030))
#define USB_VID	((UINT32P)(EFUSEC_BASE+0x038))
#define SPARE0	((UINT32P)(EFUSEC_BASE+0x040))
#define SPARE1	((UINT32P)(EFUSEC_BASE+0x044))
#define SPARE2	((UINT32P)(EFUSEC_BASE+0x048))
#define SPARE3	((UINT32P)(EFUSEC_BASE+0x04C))
#define SPARE4	((UINT32P)(EFUSEC_BASE+0x050))
#define SEC_CTRL	((UINT32P)(EFUSEC_BASE+0x060))
#define SEC_LOCK	((UINT32P)(EFUSEC_BASE+0x068))
#define AC_KEY0	((UINT32P)(EFUSEC_BASE+0x070))
#define AC_KEY1	((UINT32P)(EFUSEC_BASE+0x074))
#define AC_KEY2	((UINT32P)(EFUSEC_BASE+0x078))
#define AC_KEY3	((UINT32P)(EFUSEC_BASE+0x07C))
#define HASH0	((UINT32P)(EFUSEC_BASE+0x090))
#define HASH1	((UINT32P)(EFUSEC_BASE+0x094))
#define HASH2	((UINT32P)(EFUSEC_BASE+0x098))
#define HASH3	((UINT32P)(EFUSEC_BASE+0x09C))
#define HASH4	((UINT32P)(EFUSEC_BASE+0x0A0))
#define HASH5	((UINT32P)(EFUSEC_BASE+0x0A4))
#define HASH6	((UINT32P)(EFUSEC_BASE+0x0A8))
#define HASH7	((UINT32P)(EFUSEC_BASE+0x0AC))
#define SPARE_R0	((UINT32P)(EFUSEC_BASE+0x0D0))
#define SPARE_R1	((UINT32P)(EFUSEC_BASE+0x0D4))
#define SPARE_R2	((UINT32P)(EFUSEC_BASE+0x0D8))
#define SPARE_R3	((UINT32P)(EFUSEC_BASE+0x0DC))
#define SPARE_R4	((UINT32P)(EFUSEC_BASE+0x0E0))
#define SPARE_SEL_KEY_TRIG	((UINT32P)(EFUSEC_BASE+0x100))
#define SPARE_SEL_KEY0	((UINT32P)(EFUSEC_BASE+0x104))
#define SPARE_SEL_KEY1	((UINT32P)(EFUSEC_BASE+0x108))
#define SPARE_SEL_KEY2	((UINT32P)(EFUSEC_BASE+0x10c))
#define SPARE_CON	((UINT32P)(EFUSEC_BASE+0x11c))
#define BACKUP80	((UINT32P)(EFUSEC_BASE+0x11c))
#define M_SW_RES	((UINT32P)(EFUSEC_BASE+0x120))
#define M_LOCK	((UINT32P)(EFUSEC_BASE+0x128))
#define M_SEC_CTRL	((UINT32P)(EFUSEC_BASE+0x130))
#define M_SEC_LOCK	((UINT32P)(EFUSEC_BASE+0x138))
#define HUID0	((UINT32P)(EFUSEC_BASE+0x140))
#define HUID1	((UINT32P)(EFUSEC_BASE+0x144))
#define HUID2	((UINT32P)(EFUSEC_BASE+0x148))
#define HUID3	((UINT32P)(EFUSEC_BASE+0x14C))
#define HUK0	((UINT32P)(EFUSEC_BASE+0x160))
#define HUK1	((UINT32P)(EFUSEC_BASE+0x164))
#define HUK2	((UINT32P)(EFUSEC_BASE+0x168))
#define HUK3	((UINT32P)(EFUSEC_BASE+0x16C))
#define HUK4	((UINT32P)(EFUSEC_BASE+0x170))
#define HUK5	((UINT32P)(EFUSEC_BASE+0x174))
#define HUK6	((UINT32P)(EFUSEC_BASE+0x178))
#define HUK7	((UINT32P)(EFUSEC_BASE+0x17C))
#define M_ANALOG0	((UINT32P)(EFUSEC_BASE+0x180))
#define M_ANALOG1	((UINT32P)(EFUSEC_BASE+0x184))
#define M_ANALOG2	((UINT32P)(EFUSEC_BASE+0x188))
#define M_ANALOG3	((UINT32P)(EFUSEC_BASE+0x18C))
#define M_ANALOG4	((UINT32P)(EFUSEC_BASE+0x190))
#define M_ANALOG5	((UINT32P)(EFUSEC_BASE+0x194))
#define M_ANALOG6	((UINT32P)(EFUSEC_BASE+0x198))
#define M_ANALOG7	((UINT32P)(EFUSEC_BASE+0x19C))
#define M_ANALOG8	((UINT32P)(EFUSEC_BASE+0x1A0))
#define M_ANALOG9	((UINT32P)(EFUSEC_BASE+0x1A4))
#define M_ANALOG10	((UINT32P)(EFUSEC_BASE+0x1A8))
#define M_ANALOG11	((UINT32P)(EFUSEC_BASE+0x1AC))
#define M_ANALOG12	((UINT32P)(EFUSEC_BASE+0x1B0))
#define M_ANALOG13	((UINT32P)(EFUSEC_BASE+0x1B4))
#define M_ANALOG14	((UINT32P)(EFUSEC_BASE+0x1B8))
#define M_ANALOG15	((UINT32P)(EFUSEC_BASE+0x1BC))
#define M_ANALOG16	((UINT32P)(EFUSEC_BASE+0x1C0))
#define M_ANALOG17	((UINT32P)(EFUSEC_BASE+0x1C4))
#define M_ANALOG18	((UINT32P)(EFUSEC_BASE+0x1C8))
#define M_ANALOG19	((UINT32P)(EFUSEC_BASE+0x1CC))
#define EFUSEC_TMST	((UINT32P)(EFUSEC_BASE+0x220))
#define EFUSEC_TMRD	((UINT32P)(EFUSEC_BASE+0x224))
#define EFUSEC_TMPG	((UINT32P)(EFUSEC_BASE+0x228))
#define EFUSEC_TMHD	((UINT32P)(EFUSEC_BASE+0x22C))
#define EFUSEC_CTL	((UINT32P)(EFUSEC_BASE+0x230))
#define EFUSE_MR_KEY	((UINT32P)(EFUSEC_BASE+0x240))
#define SW_BLOW_CTRL	((UINT32P)(EFUSEC_BASE+0x250))
#define HW_BLOW_CTRL	((UINT32P)(EFUSEC_BASE+0x254))
#define M_HW_RES0	((UINT32P)(EFUSEC_BASE+0x260))
#define M_HW_RES1	((UINT32P)(EFUSEC_BASE+0x264))
#define M_HW_RES2	((UINT32P)(EFUSEC_BASE+0x268))
#define M_HW_RES3	((UINT32P)(EFUSEC_BASE+0x26C))
#define M_HW_RES4	((UINT32P)(EFUSEC_BASE+0x270))
#define M_HW_RES5	((UINT32P)(EFUSEC_BASE+0x274))
#define M_HW_RES6	((UINT32P)(EFUSEC_BASE+0x278))
#define M_HW_RES7	((UINT32P)(EFUSEC_BASE+0x27C))
#define M_HW_RES8	((UINT32P)(EFUSEC_BASE+0x280))
#define M_HW_RES9	((UINT32P)(EFUSEC_BASE+0x284))
#define REPAIR_CTRL	((UINT32P)(EFUSEC_BASE+0x2E0))
#define REPAIR_KEY	((UINT32P)(EFUSEC_BASE+0x2E8))
#define REPAIR0	((UINT32P)(EFUSEC_BASE+0x2F0))
#define REPAIR1	((UINT32P)(EFUSEC_BASE+0x2F4))
#define REPAIR2	((UINT32P)(EFUSEC_BASE+0x2F8))
#define REPAIR3	((UINT32P)(EFUSEC_BASE+0x2FC))
#define REPAIR4	((UINT32P)(EFUSEC_BASE+0x300))
#define REPAIR5	((UINT32P)(EFUSEC_BASE+0x304))
#define REPAIR6	((UINT32P)(EFUSEC_BASE+0x308))
#define REPAIR7	((UINT32P)(EFUSEC_BASE+0x30C))
#define REPAIR8	((UINT32P)(EFUSEC_BASE+0x310))
#define REPAIR9	((UINT32P)(EFUSEC_BASE+0x314))
#define REPAIR10	((UINT32P)(EFUSEC_BASE+0x318))
#define REPAIR11	((UINT32P)(EFUSEC_BASE+0x31C))
#define REPAIR12	((UINT32P)(EFUSEC_BASE+0x320))
#define REPAIR13	((UINT32P)(EFUSEC_BASE+0x324))
#define REPAIR14	((UINT32P)(EFUSEC_BASE+0x328))
#define REPAIR15	((UINT32P)(EFUSEC_BASE+0x32C))
#define ECC_STATUS_0	((UINT32P)(EFUSEC_BASE+0x3A0))
#define ECC_STATUS_1	((UINT32P)(EFUSEC_BASE+0x3A4))
#define ECC_STATUS_2	((UINT32P)(EFUSEC_BASE+0x3A8))
#define ECC_STATUS_3	((UINT32P)(EFUSEC_BASE+0x3AC))
#define ECC_STATUS_4	((UINT32P)(EFUSEC_BASE+0x3B0))
#define ECC_STATUS_5	((UINT32P)(EFUSEC_BASE+0x3B4))
#define ECC_STATUS_6	((UINT32P)(EFUSEC_BASE+0x3B8))
#define ECC_STATUS_7	((UINT32P)(EFUSEC_BASE+0x3BC))
#define ECC_STATUS_8	((UINT32P)(EFUSEC_BASE+0x3C0))
#define ECC_STATUS_9	((UINT32P)(EFUSEC_BASE+0x3C4))
#define ECC_STATUS_10	((UINT32P)(EFUSEC_BASE+0x3C8))
#define M_MULTI_BIT_ECC_DATA_WRITE	((UINT32P)(EFUSEC_BASE+0x400))
#define M_ECC_CTRL	((UINT32P)(EFUSEC_BASE+0x404))
#define C_MULTI_BIT_ECC_DATA_WRITE	((UINT32P)(EFUSEC_BASE+0x408))
#define C_ECC_CTRL	((UINT32P)(EFUSEC_BASE+0x40C))
#define DBG_MODE	((UINT32P)(EFUSEC_BASE+0x430))
#define M_DBG_MODE	((UINT32P)(EFUSEC_BASE+0x434))
#define LAST_BLOW_DATA	((UINT32P)(EFUSEC_BASE+0x438))
#define LAST_BLOW_DATA_CH2	((UINT32P)(EFUSEC_BASE+0x43C))
#define DBG_TOOL	((UINT32P)(EFUSEC_BASE+0x440))
#define DBG_ECC_DATA_IN	((UINT32P)(EFUSEC_BASE+0x448))
#define DBG_ECC_DATA_OUT	((UINT32P)(EFUSEC_BASE+0x44C))
#define DUMMY_REG	((UINT32P)(EFUSEC_BASE+0x450))
#define DCM_ON	((UINT32P)(EFUSEC_BASE+0x480))
#define SW_PROG_CTRL	((UINT32P)(EFUSEC_BASE+0x490))
#define SW_PROG_KEY	((UINT32P)(EFUSEC_BASE+0x494))
#define SW_PROG_STATUS	((UINT32P)(EFUSEC_BASE+0x498))
#define SEC_MSC	((UINT32P)(EFUSEC_BASE+0x4A0))
#define SEC_MSC1	((UINT32P)(EFUSEC_BASE+0x4A4))
#define M_SEC_MSC	((UINT32P)(EFUSEC_BASE+0x4A8))
#define C_CTRLM	((UINT32P)(EFUSEC_BASE+0x4C0))
#define C_CTRL0	((UINT32P)(EFUSEC_BASE+0x4C4))
#define C_CTRL1	((UINT32P)(EFUSEC_BASE+0x4C8))
#define C_LOCK	((UINT32P)(EFUSEC_BASE+0x4CC))
#define C_DAT0	((UINT32P)(EFUSEC_BASE+0x510))
#define C_DAT1	((UINT32P)(EFUSEC_BASE+0x514))
#define C_DAT2	((UINT32P)(EFUSEC_BASE+0x518))
#define C_DAT3	((UINT32P)(EFUSEC_BASE+0x51C))
#define C_DAT4	((UINT32P)(EFUSEC_BASE+0x520))
#define C_DAT5	((UINT32P)(EFUSEC_BASE+0x524))
#define C_ECC_DATA0	((UINT32P)(EFUSEC_BASE+0x528))
#define C_ECC_DATA1	((UINT32P)(EFUSEC_BASE+0x52C))
#define C_ECC_DATA2	((UINT32P)(EFUSEC_BASE+0x530))
#define C_ECC_DATA3	((UINT32P)(EFUSEC_BASE+0x534))
#define C_ECC_DATA4	((UINT32P)(EFUSEC_BASE+0x538))
#define C_ECC_DATA5	((UINT32P)(EFUSEC_BASE+0x53C))
#define C_ECC_DATA6	((UINT32P)(EFUSEC_BASE+0x540))
#define C_ECC_DATA7	((UINT32P)(EFUSEC_BASE+0x544))
#define C_ECC_DATA8	((UINT32P)(EFUSEC_BASE+0x548))
#define C_ECC_DATA9	((UINT32P)(EFUSEC_BASE+0x54C))
#define C_ECC_DATA10	((UINT32P)(EFUSEC_BASE+0x550))
#define C_ECC_DATA11	((UINT32P)(EFUSEC_BASE+0x554))
#define C_ECC_DATA12	((UINT32P)(EFUSEC_BASE+0x558))
#define C_ECC_DATA13	((UINT32P)(EFUSEC_BASE+0x55C))
#define C_ECC_DATA14	((UINT32P)(EFUSEC_BASE+0x560))
#define C_ECC_DATA15	((UINT32P)(EFUSEC_BASE+0x564))
#define C_ECC_DATA16	((UINT32P)(EFUSEC_BASE+0x568))
#define C_ECC_DATA17	((UINT32P)(EFUSEC_BASE+0x56C))
#define C_ECC_DATA18	((UINT32P)(EFUSEC_BASE+0x570))
#define C_ECC_DATA19	((UINT32P)(EFUSEC_BASE+0x574))
#define PTPOD0	((UINT32P)(EFUSEC_BASE+0x580))
#define PTPOD1	((UINT32P)(EFUSEC_BASE+0x584))
#define PTPOD2	((UINT32P)(EFUSEC_BASE+0x588))
#define PTPOD3	((UINT32P)(EFUSEC_BASE+0x58C))
#define PTPOD4	((UINT32P)(EFUSEC_BASE+0x590))
#define PTPOD5	((UINT32P)(EFUSEC_BASE+0x594))
#define PTPOD6	((UINT32P)(EFUSEC_BASE+0x598))
#define PTPOD7	((UINT32P)(EFUSEC_BASE+0x59C))
#define PTPOD8	((UINT32P)(EFUSEC_BASE+0x5A0))
#define PTPOD9	((UINT32P)(EFUSEC_BASE+0x5A4))
#define PTPOD10	((UINT32P)(EFUSEC_BASE+0x5A8))
#define PTPOD11	((UINT32P)(EFUSEC_BASE+0x5AC))
#define PTPOD12	((UINT32P)(EFUSEC_BASE+0x5B0))
#define PTPOD13	((UINT32P)(EFUSEC_BASE+0x5B4))
#define PTPOD14	((UINT32P)(EFUSEC_BASE+0x5B8))
#define PTPOD15	((UINT32P)(EFUSEC_BASE+0x5BC))
#define PTPOD16	((UINT32P)(EFUSEC_BASE+0x5C0))
#define PTPOD17	((UINT32P)(EFUSEC_BASE+0x5C4))
#define PTPOD18	((UINT32P)(EFUSEC_BASE+0x5C8))
#define PTPOD19	((UINT32P)(EFUSEC_BASE+0x5CC))
#define PTPOD20	((UINT32P)(EFUSEC_BASE+0x5D0))
#define PTPOD21	((UINT32P)(EFUSEC_BASE+0x5D4))
#define PTPOD22	((UINT32P)(EFUSEC_BASE+0x5D8))
#define PTPOD23	((UINT32P)(EFUSEC_BASE+0x5DC))
#define PTPOD24	((UINT32P)(EFUSEC_BASE+0x5E0))
#define M_RP_CTRL	((UINT32P)(EFUSEC_BASE+0x610))
#define M_RPA0	((UINT32P)(EFUSEC_BASE+0x620))
#define M_RPA1	((UINT32P)(EFUSEC_BASE+0x624))
#define M_RPA2	((UINT32P)(EFUSEC_BASE+0x628))
#define M_RPA3	((UINT32P)(EFUSEC_BASE+0x62C))
#define M_RPD0	((UINT32P)(EFUSEC_BASE+0x660))
#define M_RPD1	((UINT32P)(EFUSEC_BASE+0x664))
#define M_RPD2	((UINT32P)(EFUSEC_BASE+0x668))
#define M_RPD3	((UINT32P)(EFUSEC_BASE+0x66C))
#define M_RPD4	((UINT32P)(EFUSEC_BASE+0x670))
#define M_RPD5	((UINT32P)(EFUSEC_BASE+0x674))
#define M_RPD6	((UINT32P)(EFUSEC_BASE+0x678))
#define M_RPD7	((UINT32P)(EFUSEC_BASE+0x67C))
#define BACKUP0	((UINT32P)(EFUSEC_BASE+0x6A0))
#define BACKUP1	((UINT32P)(EFUSEC_BASE+0x6A4))
#define BACKUP2	((UINT32P)(EFUSEC_BASE+0x6A8))
#define BACKUP3	((UINT32P)(EFUSEC_BASE+0x6AC))
#define BACKUP4	((UINT32P)(EFUSEC_BASE+0x6B0))
#define BACKUP5	((UINT32P)(EFUSEC_BASE+0x6B4))
#define BACKUP6	((UINT32P)(EFUSEC_BASE+0x6B8))
#define BACKUP7	((UINT32P)(EFUSEC_BASE+0x6BC))
#define BACKUP8	((UINT32P)(EFUSEC_BASE+0x6C0))
#define BACKUP9	((UINT32P)(EFUSEC_BASE+0x6C4))
#define BACKUP10	((UINT32P)(EFUSEC_BASE+0x6C8))
#define BACKUP11	((UINT32P)(EFUSEC_BASE+0x6CC))
#define BACKUP12	((UINT32P)(EFUSEC_BASE+0x6D0))
#define BACKUP13	((UINT32P)(EFUSEC_BASE+0x6D4))
#define BACKUP14	((UINT32P)(EFUSEC_BASE+0x6D8))
#define BACKUP15	((UINT32P)(EFUSEC_BASE+0x6DC))
#define BACKUP16	((UINT32P)(EFUSEC_BASE+0x6E0))
#define BACKUP17	((UINT32P)(EFUSEC_BASE+0x6E4))
#define BACKUP18	((UINT32P)(EFUSEC_BASE+0x6E8))
#define BACKUP19	((UINT32P)(EFUSEC_BASE+0x6EC))
#define BACKUP20	((UINT32P)(EFUSEC_BASE+0x6F0))
#define BACKUP21	((UINT32P)(EFUSEC_BASE+0x6F4))
#define BACKUP22	((UINT32P)(EFUSEC_BASE+0x6F8))
#define BACKUP23	((UINT32P)(EFUSEC_BASE+0x6FC))
#define BACKUP24	((UINT32P)(EFUSEC_BASE+0x700))
#define BACKUP25	((UINT32P)(EFUSEC_BASE+0x704))
#define BACKUP26	((UINT32P)(EFUSEC_BASE+0x708))
#define BACKUP27	((UINT32P)(EFUSEC_BASE+0x70C))
#define BACKUP28	((UINT32P)(EFUSEC_BASE+0x710))
#define BACKUP29	((UINT32P)(EFUSEC_BASE+0x714))
#define BACKUP30	((UINT32P)(EFUSEC_BASE+0x718))
#define BACKUP31	((UINT32P)(EFUSEC_BASE+0x71C))
#define BACKUP32	((UINT32P)(EFUSEC_BASE+0x720))
#define BACKUP33	((UINT32P)(EFUSEC_BASE+0x724))
#define BACKUP34	((UINT32P)(EFUSEC_BASE+0x728))
#define BACKUP70	((UINT32P)(EFUSEC_BASE+0x770))
#define BACKUP71	((UINT32P)(EFUSEC_BASE+0x774))
#define BACKUP72	((UINT32P)(EFUSEC_BASE+0x778))
#define BACKUP73	((UINT32P)(EFUSEC_BASE+0x77C))
#define BACKUP74	((UINT32P)(EFUSEC_BASE+0x780))
#define BACKUP76	((UINT32P)(EFUSEC_BASE+0x788))
#define BACKUP77	((UINT32P)(EFUSEC_BASE+0x78C))
#define BACKUP78	((UINT32P)(EFUSEC_BASE+0x790))
#define BACKUP79	((UINT32P)(EFUSEC_BASE+0x794))
#define FAB_INFO0	((UINT32P)(EFUSEC_BASE+0x7A0))
#define FAB_INFO1	((UINT32P)(EFUSEC_BASE+0x7A4))
#define FAB_INFO2	((UINT32P)(EFUSEC_BASE+0x7A8))
#define FAB_INFO3	((UINT32P)(EFUSEC_BASE+0x7AC))
#define FAB_INFO4	((UINT32P)(EFUSEC_BASE+0x7B0))
#define FAB_INFO5	((UINT32P)(EFUSEC_BASE+0x7B4))
#define FAB_INFO6	((UINT32P)(EFUSEC_BASE+0x7B8))
#define FAB_INFO7	((UINT32P)(EFUSEC_BASE+0x7BC))
#define FAB_INFO8	((UINT32P)(EFUSEC_BASE+0x7C0))
#define FAB_INFO9	((UINT32P)(EFUSEC_BASE+0x7C4))
#define FAB_INFO10	((UINT32P)(EFUSEC_BASE+0x7C8))
#define FAB_INFO11	((UINT32P)(EFUSEC_BASE+0x7CC))
#define M_SEGMENT	((UINT32P)(EFUSEC_BASE+0x7E0))
#define DXCC_SCP0	((UINT32P)(EFUSEC_BASE+0x800))
#define DXCC_SCP1	((UINT32P)(EFUSEC_BASE+0x804))
#define DXCC_CM_FLAG	((UINT32P)(EFUSEC_BASE+0x808))
#define DXCC_DM_FLAG	((UINT32P)(EFUSEC_BASE+0x80C))
#define DXCC_TF_NV_CTR	((UINT32P)(EFUSEC_BASE+0x810))
#define DXCC_NF_NV_CTR0	((UINT32P)(EFUSEC_BASE+0x814))
#define DXCC_NF_NV_CTR1	((UINT32P)(EFUSEC_BASE+0x818))
#define DXCC_NF_NV_CTR2	((UINT32P)(EFUSEC_BASE+0x81C))
#define DXCC_NF_NV_CTR3	((UINT32P)(EFUSEC_BASE+0x820))
#define DXCC_NF_NV_CTR4	((UINT32P)(EFUSEC_BASE+0x824))
#define DXCC_NF_NV_CTR5	((UINT32P)(EFUSEC_BASE+0x828))
#define DXCC_NF_NV_CTR6	((UINT32P)(EFUSEC_BASE+0x82C))
#define DXCC_EKCST_NR_ZERO	((UINT32P)(EFUSEC_BASE+0x830))
#define DXCC_DUMMY	((UINT32P)(EFUSEC_BASE+0x840))
#define CUSTK0	((UINT32P)(EFUSEC_BASE+0x850))
#define CUSTK1	((UINT32P)(EFUSEC_BASE+0x854))
#define CUSTK2	((UINT32P)(EFUSEC_BASE+0x858))
#define CUSTK3	((UINT32P)(EFUSEC_BASE+0x85C))
#define M_SRM_RP0	((UINT32P)(EFUSEC_BASE+0x8B0))
#define M_SRM_RP1	((UINT32P)(EFUSEC_BASE+0x8B4))
#define M_SRM_RP2	((UINT32P)(EFUSEC_BASE+0x8B8))
#define M_SRM_RP3	((UINT32P)(EFUSEC_BASE+0x8BC))
#define M_SRM_RP4	((UINT32P)(EFUSEC_BASE+0x8C0))
#define M_SRM_RP5	((UINT32P)(EFUSEC_BASE+0x8C4))
#define M_SRM_RP6	((UINT32P)(EFUSEC_BASE+0x8C8))
#define M_SRM_RP7	((UINT32P)(EFUSEC_BASE+0x8CC))
#define M_SRM_RP8	((UINT32P)(EFUSEC_BASE+0x8D0))
#define M_SRM_RP9	((UINT32P)(EFUSEC_BASE+0x8D4))
#define M_SRM_RP10	((UINT32P)(EFUSEC_BASE+0x8D8))
#define M_SRM_RP11	((UINT32P)(EFUSEC_BASE+0x8DC))
#define M_SRM_RP12	((UINT32P)(EFUSEC_BASE+0x8E0))
#define M_SRM_RP13	((UINT32P)(EFUSEC_BASE+0x8E4))
#define M_SRM_RP14	((UINT32P)(EFUSEC_BASE+0x8E8))
#define M_SRM_RP15	((UINT32P)(EFUSEC_BASE+0x8EC))
#define M_SRM_RP16	((UINT32P)(EFUSEC_BASE+0x8F0))
#define M_SRM_RP17	((UINT32P)(EFUSEC_BASE+0x8F4))
#define M_SRM_RP18	((UINT32P)(EFUSEC_BASE+0x8F8))
#define M_SRM_RP19	((UINT32P)(EFUSEC_BASE+0x8FC))
#define M_SRM_RP20	((UINT32P)(EFUSEC_BASE+0x900))
#define M_SRM_RP21	((UINT32P)(EFUSEC_BASE+0x904))
#define M_SRM_RP22	((UINT32P)(EFUSEC_BASE+0x908))
#define M_SRM_RP23	((UINT32P)(EFUSEC_BASE+0x90C))
#define M_SRM_RP24	((UINT32P)(EFUSEC_BASE+0x910))
#define M_SRM_RP25	((UINT32P)(EFUSEC_BASE+0x914))
#define M_SRM_RP26	((UINT32P)(EFUSEC_BASE+0x918))
#define M_SRM_RP27	((UINT32P)(EFUSEC_BASE+0x91C))
#define M_SRM_RP28	((UINT32P)(EFUSEC_BASE+0x920))
#define M_SRM_RP29	((UINT32P)(EFUSEC_BASE+0x924))
#define M_SRM_RP30	((UINT32P)(EFUSEC_BASE+0x928))
#define M_SRM_RP31	((UINT32P)(EFUSEC_BASE+0x92C))
#define M_SRM_RP32	((UINT32P)(EFUSEC_BASE+0x930))
#define M_SRM_RP33	((UINT32P)(EFUSEC_BASE+0x934))
#define M_SRM_RP34	((UINT32P)(EFUSEC_BASE+0x938))
#define M_SRM_RP35	((UINT32P)(EFUSEC_BASE+0x93C))
#define M_SRM_RP36	((UINT32P)(EFUSEC_BASE+0x940))
#define M_SRM_RP37	((UINT32P)(EFUSEC_BASE+0x944))
#define M_SRM_RP38	((UINT32P)(EFUSEC_BASE+0x948))
#define M_SRM_RP39	((UINT32P)(EFUSEC_BASE+0x94C))
#define M_SRM_RP40	((UINT32P)(EFUSEC_BASE+0x950))
#define M_SRM_RP41	((UINT32P)(EFUSEC_BASE+0x954))
#define M_SRM_RP42	((UINT32P)(EFUSEC_BASE+0x958))
#define M_SRM_RP43	((UINT32P)(EFUSEC_BASE+0x95C))
#define M_SRM_RP44	((UINT32P)(EFUSEC_BASE+0x960))
#define M_SRM_RP45	((UINT32P)(EFUSEC_BASE+0x964))
#define M_SRM_RP46	((UINT32P)(EFUSEC_BASE+0x968))
#define M_SRM_RP47	((UINT32P)(EFUSEC_BASE+0x96C))
#define M_SRM_RP48	((UINT32P)(EFUSEC_BASE+0x970))
#define M_SRM_RP49	((UINT32P)(EFUSEC_BASE+0x974))
#define ECC_DATA0	((UINT32P)(EFUSEC_BASE+0x9A0))
#define ECC_DATA1	((UINT32P)(EFUSEC_BASE+0x9A4))
#define ECC_DATA2	((UINT32P)(EFUSEC_BASE+0x9A8))
#define ECC_DATA3	((UINT32P)(EFUSEC_BASE+0x9AC))
#define ECC_DATA4	((UINT32P)(EFUSEC_BASE+0x9B0))
#define ECC_DATA5	((UINT32P)(EFUSEC_BASE+0x9B4))
#define ECC_DATA6	((UINT32P)(EFUSEC_BASE+0x9B8))
#define ECC_DATA7	((UINT32P)(EFUSEC_BASE+0x9BC))
#define ECC_DATA8	((UINT32P)(EFUSEC_BASE+0x9C0))
#define ECC_DATA9	((UINT32P)(EFUSEC_BASE+0x9C4))
#define ECC_DATA10	((UINT32P)(EFUSEC_BASE+0x9C8))
#define ECC_DATA11	((UINT32P)(EFUSEC_BASE+0x9CC))
#define ECC_DATA12	((UINT32P)(EFUSEC_BASE+0x9D0))
#define ECC_DATA13	((UINT32P)(EFUSEC_BASE+0x9D4))
#define ECC_DATA14	((UINT32P)(EFUSEC_BASE+0x9D8))
#define ECC_DATA15	((UINT32P)(EFUSEC_BASE+0x9DC))
#define ECC_DATA16	((UINT32P)(EFUSEC_BASE+0x9E0))
#define ECC_DATA17	((UINT32P)(EFUSEC_BASE+0x9E4))
#define ECC_DATA18	((UINT32P)(EFUSEC_BASE+0x9E8))
#define ECC_DATA19	((UINT32P)(EFUSEC_BASE+0x9EC))
#define ECC_DATA20	((UINT32P)(EFUSEC_BASE+0x9F0))
#define ECC_DATA21	((UINT32P)(EFUSEC_BASE+0x9F4))
#define ECC_DATA22	((UINT32P)(EFUSEC_BASE+0x9F8))
#define ECC_DATA23	((UINT32P)(EFUSEC_BASE+0x9FC))
#define ECC_DATA24	((UINT32P)(EFUSEC_BASE+0xA00))
#define ECC_DATA25	((UINT32P)(EFUSEC_BASE+0xA04))
#define ECC_DATA26	((UINT32P)(EFUSEC_BASE+0xA08))
#define ECC_DATA27	((UINT32P)(EFUSEC_BASE+0xA0C))
#define ECC_DATA28	((UINT32P)(EFUSEC_BASE+0xA10))
#define ECC_DATA29	((UINT32P)(EFUSEC_BASE+0xA14))
#define ECC_DATA30	((UINT32P)(EFUSEC_BASE+0xA18))
#define ECC_DATA31	((UINT32P)(EFUSEC_BASE+0xA1C))
#define ECC_DATA32	((UINT32P)(EFUSEC_BASE+0xA20))
#define ECC_DATA33	((UINT32P)(EFUSEC_BASE+0xA24))
#define ECC_DATA34	((UINT32P)(EFUSEC_BASE+0xA28))
#define ECC_DATA35	((UINT32P)(EFUSEC_BASE+0xA2C))
#define ECC_DATA36	((UINT32P)(EFUSEC_BASE+0xA30))
#define ECC_DATA37	((UINT32P)(EFUSEC_BASE+0xA34))
#define ECC_DATA38	((UINT32P)(EFUSEC_BASE+0xA38))
#define DUAL_ECC_DATA0	((UINT32P)(EFUSEC_BASE+0xA40))
#define DUAL_ECC_DATA1	((UINT32P)(EFUSEC_BASE+0xA44))
#define DUAL_ECC_DATA2	((UINT32P)(EFUSEC_BASE+0xA48))
#define DUAL_ECC_DATA12	((UINT32P)(EFUSEC_BASE+0xA70))
#define DUAL_ECC_DATA13	((UINT32P)(EFUSEC_BASE+0xA74))
#define DUAL_ECC_DATA14	((UINT32P)(EFUSEC_BASE+0xA78))
#define DUAL_ECC_DATA18	((UINT32P)(EFUSEC_BASE+0xA88))
#define DUAL_ECC_DATA19	((UINT32P)(EFUSEC_BASE+0xA8C))
#define DUAL_ECC_DATA20	((UINT32P)(EFUSEC_BASE+0xA90))
#define DUAL_ECC_DATA21	((UINT32P)(EFUSEC_BASE+0xA94))
#define DUAL_ECC_DATA22	((UINT32P)(EFUSEC_BASE+0xA98))
#define DEBUG_SPARE0	((UINT32P)(EFUSEC_BASE+0xB30))
#define DEBUG_SPARE1	((UINT32P)(EFUSEC_BASE+0xB34))
#define DEBUG_SPARE2	((UINT32P)(EFUSEC_BASE+0xB38))
#define DEBUG_SPARE3	((UINT32P)(EFUSEC_BASE+0xB3C))
#define DEBUG_SPARE4	((UINT32P)(EFUSEC_BASE+0xB40))

// APB Module iDVFSAPB
#define iDVFSAPB_BASE (0x11AB0000)
#define INFRA2IDVFSAPB_SW_pAddr	((UINT32P)(iDVFSAPB_BASE+0x000))
#define INFRA2IDVFSAPB_SW_pWdata	((UINT32P)(iDVFSAPB_BASE+0x004))
#define INFRA2IDVFSAPB_SW_wr	((UINT32P)(iDVFSAPB_BASE+0x008))
#define INFRA2IDVFSAPB_SW_rd	((UINT32P)(iDVFSAPB_BASE+0x00C))
#define INFRA2IDVFSAPB_SW_pRdata	((UINT32P)(iDVFSAPB_BASE+0x010))
#define INFRA2IDVFSAPB_HW_pmic_addr_idx	((UINT32P)(iDVFSAPB_BASE+0x014))
#define INFRA2IDVFSAPB_HW_data_paddr	((UINT32P)(iDVFSAPB_BASE+0x018))
#define INFRA2IDVFSAPB_HW_start_paddr	((UINT32P)(iDVFSAPB_BASE+0x01C))
#define INFRA2IDVFSAPB_HW_status	((UINT32P)(iDVFSAPB_BASE+0x020))
#define INFRA2IDVFSAPB_HW_start_pdata	((UINT32P)(iDVFSAPB_BASE+0x024))

// APB Module infra_smi_4x1_inst1
#define SMI_4x1_INST1_BASE (0x11B5_0000)

// APB Module infra_smi_4x1_inst2
#define SMI_4x1_INST2_BASE (0x11B5_1000)

// APB Module mfg_dvfsinfo
#define MFG_DVFSINFO_BASE (0x13ffb000)
#define MFG_INFO_REG00	((UINT32P)(MFG_DVFSINFO_BASE+0x000))
#define MFG_INFO_REG01	((UINT32P)(MFG_DVFSINFO_BASE+0x004))
#define MFG_INFO_REG02	((UINT32P)(MFG_DVFSINFO_BASE+0x008))
#define MFG_INFO_REG03	((UINT32P)(MFG_DVFSINFO_BASE+0x00C))
#define MFG_INFO_REG04	((UINT32P)(MFG_DVFSINFO_BASE+0x010))
#define MFG_INFO_REG05	((UINT32P)(MFG_DVFSINFO_BASE+0x014))
#define MFG_INFO_REG06	((UINT32P)(MFG_DVFSINFO_BASE+0x018))
#define MFG_INFO_REG07	((UINT32P)(MFG_DVFSINFO_BASE+0x01C))
#define MFG_INFO_REG08	((UINT32P)(MFG_DVFSINFO_BASE+0x020))
#define MFG_INFO_REG09	((UINT32P)(MFG_DVFSINFO_BASE+0x024))
#define MFG_INFO_REG10	((UINT32P)(MFG_DVFSINFO_BASE+0x028))
#define MFG_INFO_REG11	((UINT32P)(MFG_DVFSINFO_BASE+0x02C))
#define MFG_INFO_REG12	((UINT32P)(MFG_DVFSINFO_BASE+0x030))
#define MFG_INFO_REG13	((UINT32P)(MFG_DVFSINFO_BASE+0x034))
#define MFG_INFO_REG14	((UINT32P)(MFG_DVFSINFO_BASE+0x038))
#define MFG_INFO_REG15	((UINT32P)(MFG_DVFSINFO_BASE+0x03C))
#define MFG_INFO_TIMER	((UINT32P)(MFG_DVFSINFO_BASE+0x040))

// APB Module mfg_vad0
#define MFG_VAD0_BASE (0x13ffc000)

// APB Module mfg_vad1
#define MFG_VAD1_BASE (0x13ffc400)

// APB Module mfg_vad2
#define MFG_VAD2_BASE (0x13ffc800)

// APB Module mfg_vad3
#define MFG_VAD3_BASE (0x13ffcc00)

// APB Module mfg_vad4
#define MFG_VAD4_BASE (0x13ffd000)

// APB Module mfg_vad5
#define MFG_VAD5_BASE (0x13ffd400)

// APB Module mfg_vad6
#define MFG_VAD6_BASE (0x13ffd800)

// APB Module mfg_vad7
#define MFG_VAD7_BASE (0x13ffdc00)

// APB Module mfg_top
#define MFG_CFG_BASE (0x13ffe000)
#define MFG_CG_CON	((UINT32P)(MFG_CFG_BASE+0x000))
#define MFG_CG_SET	((UINT32P)(MFG_CFG_BASE+0x004))
#define MFG_CG_CLR	((UINT32P)(MFG_CFG_BASE+0x008))
#define MFG_RESET	((UINT32P)(MFG_CFG_BASE+0x00c))
#define MFG_DCM_CON_0	((UINT32P)(MFG_CFG_BASE+0x010))
#define MFG_DCM_CON_1	((UINT32P)(MFG_CFG_BASE+0x014))
#define MFG_DCM_CON_2	((UINT32P)(MFG_CFG_BASE+0x018))
#define MFG_ASYNC_CON	((UINT32P)(MFG_CFG_BASE+0x01c))
#define MFG_ACP_CON	((UINT32P)(MFG_CFG_BASE+0x020))
#define MFG_ACTIVE_POWER_CON_0	((UINT32P)(MFG_CFG_BASE+0x024))
#define MFG_ACTIVE_POWER_CON_1	((UINT32P)(MFG_CFG_BASE+0x028))
#define MFG_VERSION	((UINT32P)(MFG_CFG_BASE+0x02c))
#define MFG_RGX_GPIO	((UINT32P)(MFG_CFG_BASE+0x030))
#define MFG_RGX_DEBUG_SEL	((UINT32P)(MFG_CFG_BASE+0x034))
#define MFG_DEBUG_MON_OUT	((UINT32P)(MFG_CFG_BASE+0x038))
#define MFG_AXI_WRAP_IN	((UINT32P)(MFG_CFG_BASE+0x040))
#define MFG_AXI_WRAP_OUT	((UINT32P)(MFG_CFG_BASE+0x044))
#define MFG_AXI_MEMIF_CHKSUM_CTL	((UINT32P)(MFG_CFG_BASE+0x060))
#define MFG_AXI_MEMIF_CHKSUM_0	((UINT32P)(MFG_CFG_BASE+0x070))
#define MFG_AXI_MEMIF_CHKSUM_1	((UINT32P)(MFG_CFG_BASE+0x074))
#define MFG_AXI_MEMIF_CHKSUM_2	((UINT32P)(MFG_CFG_BASE+0x078))
#define MFG_AXI_MEMIF_CHKSUM_3	((UINT32P)(MFG_CFG_BASE+0x07c))
#define MFG_AXI_MEMIF_CHKSUM_4	((UINT32P)(MFG_CFG_BASE+0x080))
#define MFG_AXI_MEMIF_CHKSUM_5	((UINT32P)(MFG_CFG_BASE+0x084))
#define MFG_AXI_MEMIF_CHKSUM_6	((UINT32P)(MFG_CFG_BASE+0x088))
#define MFG_AXI_MEMIF_CHKSUM_7	((UINT32P)(MFG_CFG_BASE+0x08c))
#define MFG_RGX_DMY_REG_0	((UINT32P)(MFG_CFG_BASE+0x0a0))
#define MFG_RGX_DMY_REG_1	((UINT32P)(MFG_CFG_BASE+0x0a4))
#define MFG_RGX_DMY_REG_2	((UINT32P)(MFG_CFG_BASE+0x0a8))
#define MFG_RGX_DMY_REG_3	((UINT32P)(MFG_CFG_BASE+0x0ac))
#define MFG_MBIST_HOLDB	((UINT32P)(MFG_CFG_BASE+0x100))
#define MFG_MBIST_MODE_0	((UINT32P)(MFG_CFG_BASE+0x104))
#define MFG_MBIST_MODE_1	((UINT32P)(MFG_CFG_BASE+0x108))
#define MFG_MBIST_MODE_2	((UINT32P)(MFG_CFG_BASE+0x10c))
#define MFG_MBIST_MODE_3	((UINT32P)(MFG_CFG_BASE+0x110))
#define MFG_MBIST_MODE_4	((UINT32P)(MFG_CFG_BASE+0x114))
#define MFG_MBIST_MODE_5	((UINT32P)(MFG_CFG_BASE+0x118))
#define MFG_MBIST_MODE_6	((UINT32P)(MFG_CFG_BASE+0x11c))
#define MFG_MBIST_MODE_7	((UINT32P)(MFG_CFG_BASE+0x120))
#define MFG_MBIST_MODE_8	((UINT32P)(MFG_CFG_BASE+0x124))
#define MFG_MBIST_MODE_9	((UINT32P)(MFG_CFG_BASE+0x128))
#define MFG_MBIST_MODE_10	((UINT32P)(MFG_CFG_BASE+0x12c))
#define MFG_MBIST_MODE_11	((UINT32P)(MFG_CFG_BASE+0x130))
#define MFG_MBIST_MODE_12	((UINT32P)(MFG_CFG_BASE+0x134))
#define MFG_MBIST_MODE_13	((UINT32P)(MFG_CFG_BASE+0x138))
#define MFG_MBIST_MODE_14	((UINT32P)(MFG_CFG_BASE+0x13c))
#define MFG_MBIST_MODE_15	((UINT32P)(MFG_CFG_BASE+0x140))
#define MFG_MBIST_MODE_16	((UINT32P)(MFG_CFG_BASE+0x144))
#define MFG_MBIST_MODE_17	((UINT32P)(MFG_CFG_BASE+0x148))
#define MFG_MBIST_MODE_18	((UINT32P)(MFG_CFG_BASE+0x14c))
#define MFG_MBIST_MODE_19	((UINT32P)(MFG_CFG_BASE+0x160))
#define MFG_MBIST_MODE_20	((UINT32P)(MFG_CFG_BASE+0x164))
#define MFG_MBIST_MODE_21	((UINT32P)(MFG_CFG_BASE+0x168))
#define MFG_MBIST_MODE_22	((UINT32P)(MFG_CFG_BASE+0x16c))
#define MFG_MBIST_MODE_23	((UINT32P)(MFG_CFG_BASE+0x170))
#define MFG_MBIST_MODE_24	((UINT32P)(MFG_CFG_BASE+0x174))
#define MFG_MBIST_MODE_25	((UINT32P)(MFG_CFG_BASE+0x178))
#define MFG_MBIST_MODE_26	((UINT32P)(MFG_CFG_BASE+0x17c))
#define MFG_MBIST_MODE_27	((UINT32P)(MFG_CFG_BASE+0x180))
#define MFG_MBIST_MODE_28	((UINT32P)(MFG_CFG_BASE+0x184))
#define MFG_MBIST_MODE_29	((UINT32P)(MFG_CFG_BASE+0x188))
#define MFG_MBIST_MODE_30	((UINT32P)(MFG_CFG_BASE+0x18c))
#define MFG_MBIST_MODE_31	((UINT32P)(MFG_CFG_BASE+0x190))
#define MFG_MBIST_MODE_32	((UINT32P)(MFG_CFG_BASE+0x194))
#define MFG_MBIST_MODE_33	((UINT32P)(MFG_CFG_BASE+0x198))
#define MFG_MBIST_MODE_34	((UINT32P)(MFG_CFG_BASE+0x19c))
#define MFG_MBIST_MODE_35	((UINT32P)(MFG_CFG_BASE+0x1a0))
#define MFG_MBIST_MODE_36	((UINT32P)(MFG_CFG_BASE+0x1a4))
#define MFG_MBIST_MODE_37	((UINT32P)(MFG_CFG_BASE+0x1a8))
#define MFG_MBIST_MODE_38	((UINT32P)(MFG_CFG_BASE+0x1ac))
#define MFG_MBIST_MODE_39	((UINT32P)(MFG_CFG_BASE+0x1b0))
#define MFG_MBIST_MODE_40	((UINT32P)(MFG_CFG_BASE+0x1b4))
#define MFG_MBIST_MODE_41	((UINT32P)(MFG_CFG_BASE+0x1b8))
#define MFG_MBIST_MODE_42	((UINT32P)(MFG_CFG_BASE+0x1bc))
#define MFG_MBIST_MODE_43	((UINT32P)(MFG_CFG_BASE+0x1c0))
#define MFG_MBIST_MODE_44	((UINT32P)(MFG_CFG_BASE+0x1c4))
#define MFG_MBIST_MODE_45	((UINT32P)(MFG_CFG_BASE+0x1c8))
#define MFG_MBIST_MODE_46	((UINT32P)(MFG_CFG_BASE+0x1cc))
#define MFG_MBIST_MODE_47	((UINT32P)(MFG_CFG_BASE+0x1d0))
#define MFG_MBIST_MODE_48	((UINT32P)(MFG_CFG_BASE+0x1d4))
#define MFG_MBIST_DEBUG_RGX	((UINT32P)(MFG_CFG_BASE+0x150))
#define MFG_MEM_DELSEL_SP	((UINT32P)(MFG_CFG_BASE+0x154))
#define MFG_MEM_DELSEL_TP	((UINT32P)(MFG_CFG_BASE+0x158))
#define MFG_MBIST_SCANOUT_TEXAS_0	((UINT32P)(MFG_CFG_BASE+0x2a0))
#define MFG_MBIST_SCANOUT_TEXAS_1	((UINT32P)(MFG_CFG_BASE+0x2a4))
#define MFG_MBIST_SCANOUT_TEXAS_2	((UINT32P)(MFG_CFG_BASE+0x2a8))
#define MFG_MBIST_SCANOUT_TEXAS_3	((UINT32P)(MFG_CFG_BASE+0x2ac))
#define MFG_MBIST_SCANOUT_RAS_0	((UINT32P)(MFG_CFG_BASE+0x2b0))
#define MFG_MBIST_SCANOUT_RAS_1	((UINT32P)(MFG_CFG_BASE+0x2b4))
#define MFG_MBIST_SCANOUT_RAS_2	((UINT32P)(MFG_CFG_BASE+0x2b8))
#define MFG_MBIST_SCANOUT_TA_0	((UINT32P)(MFG_CFG_BASE+0x2bc))
#define MFG_MBIST_SCANOUT_USC0_0	((UINT32P)(MFG_CFG_BASE+0x2c0))
#define MFG_MBIST_SCANOUT_USC0_1	((UINT32P)(MFG_CFG_BASE+0x2c4))
#define MFG_MBIST_SCANOUT_USC0_2	((UINT32P)(MFG_CFG_BASE+0x2c8))
#define MFG_MBIST_SCANOUT_USC1_0	((UINT32P)(MFG_CFG_BASE+0x2cc))
#define MFG_MBIST_SCANOUT_USC1_1	((UINT32P)(MFG_CFG_BASE+0x2d0))
#define MFG_MBIST_SCANOUT_USC1_2	((UINT32P)(MFG_CFG_BASE+0x2d4))
#define MFG_MBIST_SCANOUT_TPU_0	((UINT32P)(MFG_CFG_BASE+0x2d8))
#define MFG_MBIST_SCANOUT_TOR_0	((UINT32P)(MFG_CFG_BASE+0x2dc))
#define MFG_MBIST_SCANOUT_TOR_1	((UINT32P)(MFG_CFG_BASE+0x2e0))
#define MFG_MBIST_SCANOUT_SLC_0	((UINT32P)(MFG_CFG_BASE+0x2e4))
#define MFG_MBIST_SCANOUT_SLC_1	((UINT32P)(MFG_CFG_BASE+0x2e8))
#define MFG_MBIST_BACKGROUND	((UINT32P)(MFG_CFG_BASE+0x300))
#define MFG_MBIST_BSEL	((UINT32P)(MFG_CFG_BASE+0x304))
#define MFG_MBIST_RSTB	((UINT32P)(MFG_CFG_BASE+0x310))
#define MFG_MBIST_RPRST_B	((UINT32P)(MFG_CFG_BASE+0x314))
#define MFG_MBIST_RP_OK_USC0_0	((UINT32P)(MFG_CFG_BASE+0x400))
#define MFG_MBIST_RP_OK_USC0_1	((UINT32P)(MFG_CFG_BASE+0x404))
#define MFG_MBIST_RP_OK_USC1_0	((UINT32P)(MFG_CFG_BASE+0x408))
#define MFG_MBIST_RP_OK_USC1_1	((UINT32P)(MFG_CFG_BASE+0x40c))
#define MFG_MBIST_RP_OK_TA	((UINT32P)(MFG_CFG_BASE+0x410))
#define MFG_MBIST_RP_OK_SLC	((UINT32P)(MFG_CFG_BASE+0x420))
#define MFG_MBIST_RP_FAIL_USC0_0	((UINT32P)(MFG_CFG_BASE+0x450))
#define MFG_MBIST_RP_FAIL_USC0_1	((UINT32P)(MFG_CFG_BASE+0x454))
#define MFG_MBIST_RP_FAIL_USC1_0	((UINT32P)(MFG_CFG_BASE+0x458))
#define MFG_MBIST_RP_FAIL_USC1_1	((UINT32P)(MFG_CFG_BASE+0x45c))
#define MFG_MBIST_RP_FAIL_TA	((UINT32P)(MFG_CFG_BASE+0x460))
#define MFG_MBIST_RP_FAIL_SLC	((UINT32P)(MFG_CFG_BASE+0x470))
#define MFG_MBIST_RP_PREFUSE_USC0_0	((UINT32P)(MFG_CFG_BASE+0x4a0))
#define MFG_MBIST_RP_PREFUSE_USC0_1	((UINT32P)(MFG_CFG_BASE+0x4a4))
#define MFG_MBIST_RP_PREFUSE_USC1_0	((UINT32P)(MFG_CFG_BASE+0x4a8))
#define MFG_MBIST_RP_PREFUSE_USC1_1	((UINT32P)(MFG_CFG_BASE+0x4ac))
#define MFG_MBIST_RP_PREFUSE_TA	((UINT32P)(MFG_CFG_BASE+0x4b0))
#define MFG_MBIST_RP_PREFUSE_SLC_BANK0	((UINT32P)(MFG_CFG_BASE+0x4c0))
#define MFG_MBIST_RP_PREFUSE_SLC_BANK1	((UINT32P)(MFG_CFG_BASE+0x4c4))
#define MFG_APM_3D_0	((UINT32P)(MFG_CFG_BASE+0x504))
#define MFG_APM_3D_1	((UINT32P)(MFG_CFG_BASE+0x508))
#define MFG_APM_3D_2	((UINT32P)(MFG_CFG_BASE+0x50c))
#define MFG_APM_3D_3	((UINT32P)(MFG_CFG_BASE+0x510))
#define MFG_APM_3D_4	((UINT32P)(MFG_CFG_BASE+0x514))
#define MFG_APM_3D_5	((UINT32P)(MFG_CFG_BASE+0x518))
#define MFG_APM_DUSTA_0	((UINT32P)(MFG_CFG_BASE+0x524))
#define MFG_APM_DUSTA_1	((UINT32P)(MFG_CFG_BASE+0x528))
#define MFG_APM_DUSTA_2	((UINT32P)(MFG_CFG_BASE+0x52c))
#define MFG_APM_DUSTA_3	((UINT32P)(MFG_CFG_BASE+0x530))
#define MFG_APM_DUSTA_4	((UINT32P)(MFG_CFG_BASE+0x534))
#define MFG_APM_DUSTA_5	((UINT32P)(MFG_CFG_BASE+0x538))
#define MFG_APM_DUSTB_0	((UINT32P)(MFG_CFG_BASE+0x544))
#define MFG_APM_DUSTB_1	((UINT32P)(MFG_CFG_BASE+0x548))
#define MFG_APM_DUSTB_2	((UINT32P)(MFG_CFG_BASE+0x54c))
#define MFG_APM_DUSTB_3	((UINT32P)(MFG_CFG_BASE+0x550))
#define MFG_APM_DUSTB_4	((UINT32P)(MFG_CFG_BASE+0x554))
#define MFG_APM_DUSTB_5	((UINT32P)(MFG_CFG_BASE+0x558))
#define MFG_APM_PHAN_0	((UINT32P)(MFG_CFG_BASE+0x564))
#define MFG_APM_PHAN_1	((UINT32P)(MFG_CFG_BASE+0x568))
#define MFG_APM_PHAN_2	((UINT32P)(MFG_CFG_BASE+0x56c))
#define MFG_APM_PHAN_3	((UINT32P)(MFG_CFG_BASE+0x570))
#define MFG_APM_PHAN_4	((UINT32P)(MFG_CFG_BASE+0x574))
#define MFG_APM_PHAN_5	((UINT32P)(MFG_CFG_BASE+0x578))
#define MFG_APM_PHAN_6	((UINT32P)(MFG_CFG_BASE+0x57c))
#define MFG_PWR_DCM	((UINT32P)(MFG_CFG_BASE+0x600))
#define MFG_MBIST_DONE_0	((UINT32P)(MFG_CFG_BASE+0x704))
#define MFG_MBIST_DONE_1	((UINT32P)(MFG_CFG_BASE+0x708))
#define MFG_MBIST_DONE_2	((UINT32P)(MFG_CFG_BASE+0x70c))
#define MFG_MBIST_DONE_3	((UINT32P)(MFG_CFG_BASE+0x710))
#define MFG_MBIST_DONE_4	((UINT32P)(MFG_CFG_BASE+0x714))
#define MFG_MBIST_DONE_5	((UINT32P)(MFG_CFG_BASE+0x718))
#define MFG_MBIST_DONE_6	((UINT32P)(MFG_CFG_BASE+0x71c))
#define MFG_MBIST_DONE_7	((UINT32P)(MFG_CFG_BASE+0x720))
#define MFG_MBIST_DONE_8	((UINT32P)(MFG_CFG_BASE+0x724))
#define MFG_MBIST_DONE_9	((UINT32P)(MFG_CFG_BASE+0x728))
#define MFG_MBIST_DONE_10	((UINT32P)(MFG_CFG_BASE+0x72c))
#define MFG_MBIST_DONE_11	((UINT32P)(MFG_CFG_BASE+0x730))
#define MFG_MBIST_DONE_12	((UINT32P)(MFG_CFG_BASE+0x734))
#define MFG_MBIST_DONE_13	((UINT32P)(MFG_CFG_BASE+0x738))
#define MFG_MBIST_DONE_14	((UINT32P)(MFG_CFG_BASE+0x73c))
#define MFG_MBIST_DONE_15	((UINT32P)(MFG_CFG_BASE+0x740))
#define MFG_MBIST_DONE_16	((UINT32P)(MFG_CFG_BASE+0x744))
#define MFG_MBIST_DONE_17	((UINT32P)(MFG_CFG_BASE+0x748))
#define MFG_MBIST_DONE_18	((UINT32P)(MFG_CFG_BASE+0x74c))
#define MFG_MBIST_DONE_19	((UINT32P)(MFG_CFG_BASE+0x760))
#define MFG_MBIST_DONE_20	((UINT32P)(MFG_CFG_BASE+0x764))
#define MFG_MBIST_DONE_21	((UINT32P)(MFG_CFG_BASE+0x768))
#define MFG_MBIST_DONE_22	((UINT32P)(MFG_CFG_BASE+0x76c))
#define MFG_MBIST_DONE_23	((UINT32P)(MFG_CFG_BASE+0x770))
#define MFG_MBIST_DONE_24	((UINT32P)(MFG_CFG_BASE+0x774))
#define MFG_MBIST_DONE_25	((UINT32P)(MFG_CFG_BASE+0x778))
#define MFG_MBIST_DONE_26	((UINT32P)(MFG_CFG_BASE+0x77c))
#define MFG_MBIST_DONE_27	((UINT32P)(MFG_CFG_BASE+0x780))
#define MFG_MBIST_DONE_28	((UINT32P)(MFG_CFG_BASE+0x784))
#define MFG_MBIST_DONE_29	((UINT32P)(MFG_CFG_BASE+0x788))
#define MFG_MBIST_DONE_30	((UINT32P)(MFG_CFG_BASE+0x78c))
#define MFG_MBIST_DONE_31	((UINT32P)(MFG_CFG_BASE+0x790))
#define MFG_MBIST_DONE_32	((UINT32P)(MFG_CFG_BASE+0x794))
#define MFG_MBIST_DONE_33	((UINT32P)(MFG_CFG_BASE+0x798))
#define MFG_MBIST_DONE_34	((UINT32P)(MFG_CFG_BASE+0x79c))
#define MFG_MBIST_DONE_35	((UINT32P)(MFG_CFG_BASE+0x7a0))
#define MFG_MBIST_DONE_36	((UINT32P)(MFG_CFG_BASE+0x7a4))
#define MFG_MBIST_DONE_37	((UINT32P)(MFG_CFG_BASE+0x7a8))
#define MFG_MBIST_DONE_38	((UINT32P)(MFG_CFG_BASE+0x7ac))
#define MFG_MBIST_DONE_39	((UINT32P)(MFG_CFG_BASE+0x7b0))
#define MFG_MBIST_DONE_40	((UINT32P)(MFG_CFG_BASE+0x7b4))
#define MFG_MBIST_DONE_41	((UINT32P)(MFG_CFG_BASE+0x7b8))
#define MFG_MBIST_DONE_42	((UINT32P)(MFG_CFG_BASE+0x7bc))
#define MFG_MBIST_DONE_43	((UINT32P)(MFG_CFG_BASE+0x7c0))
#define MFG_MBIST_DONE_44	((UINT32P)(MFG_CFG_BASE+0x7c4))
#define MFG_MBIST_DONE_45	((UINT32P)(MFG_CFG_BASE+0x7c8))
#define MFG_MBIST_DONE_46	((UINT32P)(MFG_CFG_BASE+0x7cc))
#define MFG_MBIST_DONE_47	((UINT32P)(MFG_CFG_BASE+0x7d0))
#define MFG_MBIST_DONE_48	((UINT32P)(MFG_CFG_BASE+0x7d4))
#define MFG_MBIST_FAIL_0	((UINT32P)(MFG_CFG_BASE+0x804))
#define MFG_MBIST_FAIL_1	((UINT32P)(MFG_CFG_BASE+0x808))
#define MFG_MBIST_FAIL_2	((UINT32P)(MFG_CFG_BASE+0x80c))
#define MFG_MBIST_FAIL_3	((UINT32P)(MFG_CFG_BASE+0x810))
#define MFG_MBIST_FAIL_4	((UINT32P)(MFG_CFG_BASE+0x814))
#define MFG_MBIST_FAIL_5	((UINT32P)(MFG_CFG_BASE+0x818))
#define MFG_MBIST_FAIL_6	((UINT32P)(MFG_CFG_BASE+0x81c))
#define MFG_MBIST_FAIL_7	((UINT32P)(MFG_CFG_BASE+0x820))
#define MFG_MBIST_FAIL_8	((UINT32P)(MFG_CFG_BASE+0x824))
#define MFG_MBIST_FAIL_9	((UINT32P)(MFG_CFG_BASE+0x828))
#define MFG_MBIST_FAIL_10	((UINT32P)(MFG_CFG_BASE+0x82c))
#define MFG_MBIST_FAIL_11	((UINT32P)(MFG_CFG_BASE+0x830))
#define MFG_MBIST_FAIL_12	((UINT32P)(MFG_CFG_BASE+0x834))
#define MFG_MBIST_FAIL_13	((UINT32P)(MFG_CFG_BASE+0x838))
#define MFG_MBIST_FAIL_14	((UINT32P)(MFG_CFG_BASE+0x83c))
#define MFG_MBIST_FAIL_15	((UINT32P)(MFG_CFG_BASE+0x840))
#define MFG_MBIST_FAIL_16	((UINT32P)(MFG_CFG_BASE+0x844))
#define MFG_MBIST_FAIL_17	((UINT32P)(MFG_CFG_BASE+0x848))
#define MFG_MBIST_FAIL_18	((UINT32P)(MFG_CFG_BASE+0x84c))
#define MFG_MBIST_FAIL_19	((UINT32P)(MFG_CFG_BASE+0x860))
#define MFG_MBIST_FAIL_20	((UINT32P)(MFG_CFG_BASE+0x864))
#define MFG_MBIST_FAIL_21	((UINT32P)(MFG_CFG_BASE+0x868))
#define MFG_MBIST_FAIL_22	((UINT32P)(MFG_CFG_BASE+0x86c))
#define MFG_MBIST_FAIL_23	((UINT32P)(MFG_CFG_BASE+0x870))
#define MFG_MBIST_FAIL_24	((UINT32P)(MFG_CFG_BASE+0x874))
#define MFG_MBIST_FAIL_25	((UINT32P)(MFG_CFG_BASE+0x878))
#define MFG_MBIST_FAIL_26	((UINT32P)(MFG_CFG_BASE+0x87c))
#define MFG_MBIST_FAIL_27	((UINT32P)(MFG_CFG_BASE+0x880))
#define MFG_MBIST_FAIL_28	((UINT32P)(MFG_CFG_BASE+0x884))
#define MFG_MBIST_FAIL_29	((UINT32P)(MFG_CFG_BASE+0x888))
#define MFG_MBIST_FAIL_30	((UINT32P)(MFG_CFG_BASE+0x88c))
#define MFG_MBIST_FAIL_31	((UINT32P)(MFG_CFG_BASE+0x890))
#define MFG_MBIST_FAIL_32	((UINT32P)(MFG_CFG_BASE+0x894))
#define MFG_MBIST_FAIL_33	((UINT32P)(MFG_CFG_BASE+0x898))
#define MFG_MBIST_FAIL_34	((UINT32P)(MFG_CFG_BASE+0x89c))
#define MFG_MBIST_FAIL_35	((UINT32P)(MFG_CFG_BASE+0x8a0))
#define MFG_MBIST_FAIL_36	((UINT32P)(MFG_CFG_BASE+0x8a4))
#define MFG_MBIST_FAIL_37	((UINT32P)(MFG_CFG_BASE+0x8a8))
#define MFG_MBIST_FAIL_38	((UINT32P)(MFG_CFG_BASE+0x8ac))
#define MFG_MBIST_FAIL_39	((UINT32P)(MFG_CFG_BASE+0x8b0))
#define MFG_MBIST_FAIL_40	((UINT32P)(MFG_CFG_BASE+0x8b4))
#define MFG_MBIST_FAIL_41	((UINT32P)(MFG_CFG_BASE+0x8b8))
#define MFG_MBIST_FAIL_42	((UINT32P)(MFG_CFG_BASE+0x8bc))
#define MFG_MBIST_FAIL_43	((UINT32P)(MFG_CFG_BASE+0x8c0))
#define MFG_MBIST_FAIL_44	((UINT32P)(MFG_CFG_BASE+0x8c4))
#define MFG_MBIST_FAIL_45	((UINT32P)(MFG_CFG_BASE+0x8c8))
#define MFG_MBIST_FAIL_46	((UINT32P)(MFG_CFG_BASE+0x8cc))
#define MFG_MBIST_FAIL_47	((UINT32P)(MFG_CFG_BASE+0x8d0))
#define MFG_MBIST_FAIL_48	((UINT32P)(MFG_CFG_BASE+0x8d4))
#define MFG_MERGE_W_CON_MEMIF0	((UINT32P)(MFG_CFG_BASE+0x900))
#define MFG_MERGE_R_CON_MEMIF0	((UINT32P)(MFG_CFG_BASE+0x904))
#define MFG_MERGE_W_CON_MEMIF1	((UINT32P)(MFG_CFG_BASE+0x908))
#define MFG_MERGE_R_CON_MEMIF1	((UINT32P)(MFG_CFG_BASE+0x90c))
#define MFG_MERGE_W_CON_MEMIF0A	((UINT32P)(MFG_CFG_BASE+0x910))
#define MFG_MERGE_R_CON_MEMIF0A	((UINT32P)(MFG_CFG_BASE+0x914))
#define MFG_MERGE_W_CON_MEMIF1A	((UINT32P)(MFG_CFG_BASE+0x918))
#define MFG_MERGE_R_CON_MEMIF1A	((UINT32P)(MFG_CFG_BASE+0x91c))
#define MFG_MERGE_W_CON_MEMIF2	((UINT32P)(MFG_CFG_BASE+0x920))
#define MFG_MERGE_R_CON_MEMIF2	((UINT32P)(MFG_CFG_BASE+0x924))
#define MFG_MERGE_W_CON_MEMIF3	((UINT32P)(MFG_CFG_BASE+0x928))
#define MFG_MERGE_R_CON_MEMIF3	((UINT32P)(MFG_CFG_BASE+0x92c))
#define MFG_MERGE_W_CON_MEMIF2A	((UINT32P)(MFG_CFG_BASE+0x930))
#define MFG_MERGE_R_CON_MEMIF2A	((UINT32P)(MFG_CFG_BASE+0x934))
#define MFG_MERGE_W_CON_MEMIF3A	((UINT32P)(MFG_CFG_BASE+0x938))
#define MFG_MERGE_R_CON_MEMIF3A	((UINT32P)(MFG_CFG_BASE+0x93c))
#define MFG_PREFETCH_CON_MEMIF0	((UINT32P)(MFG_CFG_BASE+0x940))
#define MFG_PREFETCH_CON_MEMIF1	((UINT32P)(MFG_CFG_BASE+0x944))
#define MFG_PREFETCH_CON_MEMIF2	((UINT32P)(MFG_CFG_BASE+0x948))
#define MFG_PREFETCH_CON_MEMIF3	((UINT32P)(MFG_CFG_BASE+0x94c))
#define MFG_PREFETCH_MON	((UINT32P)(MFG_CFG_BASE+0x950))

// APB Module mfg_dfp_apb
#define MFG_DFP_59_BASE (0x13fff000)
#define MFG_DFP_61_ID	((UINT32P)(MFG_DFP_59_BASE+0x0))
#define MFG_DFP_61_CTRL	((UINT32P)(MFG_DFP_59_BASE+0x4))
#define MFG_DFP_61_SOFEOF_CTRL	((UINT32P)(MFG_DFP_59_BASE+0x8))
#define MFG_DFP_61_IRQ_STATE	((UINT32P)(MFG_DFP_59_BASE+0xc))
#define MFG_DFP_61_EVENT_ACCUM_CTRL	((UINT32P)(MFG_DFP_59_BASE+0x10))
#define MFG_DFP_61_EVENT_ACCUM_SWAP	((UINT32P)(MFG_DFP_59_BASE+0x14))
#define MFG_DFP_61_MUX	((UINT32P)(MFG_DFP_59_BASE+0x18))
#define MFG_DFP_61_SLIDE_WINDOW	((UINT32P)(MFG_DFP_59_BASE+0x1c))
#define MFG_DFP_61_OC_CNT_REG	((UINT32P)(MFG_DFP_59_BASE+0x20))
#define MFG_DFP_61_DFTOC_TH_0	((UINT32P)(MFG_DFP_59_BASE+0x24))
#define MFG_DFP_61_DFTOC_TH_1	((UINT32P)(MFG_DFP_59_BASE+0x28))
#define MFG_DFP_61_DFTOC_TH_2	((UINT32P)(MFG_DFP_59_BASE+0x2c))
#define MFG_DFP_61_DFTOC_TH_3	((UINT32P)(MFG_DFP_59_BASE+0x30))
#define MFG_DFP_61_DFTOC_TH_4	((UINT32P)(MFG_DFP_59_BASE+0x34))
#define MFG_DFP_61_DFTOC_TH_5	((UINT32P)(MFG_DFP_59_BASE+0x38))
#define MFG_DFP_61_DFTOC_TH_6	((UINT32P)(MFG_DFP_59_BASE+0x3c))
#define MFG_DFP_61_DFTOC_TH_7	((UINT32P)(MFG_DFP_59_BASE+0x40))
#define MFG_DFP_61_DFSOC_TH	((UINT32P)(MFG_DFP_59_BASE+0x44))
#define MFG_DFP_61_PMIC_BOOST_TH	((UINT32P)(MFG_DFP_59_BASE+0x48))
#define MFG_DFP_61_PMIC_BOOST_PARA	((UINT32P)(MFG_DFP_59_BASE+0x4c))
#define MFG_DFP_61_PM_VALUE	((UINT32P)(MFG_DFP_59_BASE+0x50))
#define MFG_DFP_61_LP_CONST_VALUE	((UINT32P)(MFG_DFP_59_BASE+0x54))
#define MFG_DFP_61_LEAKAGE	((UINT32P)(MFG_DFP_59_BASE+0x58))
#define MFG_DFP_61_SCALING_FACTOR	((UINT32P)(MFG_DFP_59_BASE+0x5c))
#define MFG_DFP_61_VOLT_FACTOR	((UINT32P)(MFG_DFP_59_BASE+0x60))
#define MFG_DFP_61_PIECE_PWR	((UINT32P)(MFG_DFP_59_BASE+0x64))
#define MFG_DFP_61_SLIDE_PWR	((UINT32P)(MFG_DFP_59_BASE+0x68))
#define MFG_DFP_61_OC_SIGNAL	((UINT32P)(MFG_DFP_59_BASE+0x6c))
#define MFG_DFP_61_PM_PERIOD	((UINT32P)(MFG_DFP_59_BASE+0x70))
#define MFG_DFP_61_LINEAR_A0	((UINT32P)(MFG_DFP_59_BASE+0x74))
#define MFG_DFP_61_SUM_OC_GRADIENT	((UINT32P)(MFG_DFP_59_BASE+0x78))
#define MFG_DFP_61_COUNTER_EN_0	((UINT32P)(MFG_DFP_59_BASE+0x7c))
#define MFG_DFP_61_COUNTER_EN_1	((UINT32P)(MFG_DFP_59_BASE+0x80))
#define MFG_DFP_61_WEIGHT_0	((UINT32P)(MFG_DFP_59_BASE+0x84))
#define MFG_DFP_61_WEIGHT_1	((UINT32P)(MFG_DFP_59_BASE+0x88))
#define MFG_DFP_61_WEIGHT_2	((UINT32P)(MFG_DFP_59_BASE+0x8c))
#define MFG_DFP_61_WEIGHT_3	((UINT32P)(MFG_DFP_59_BASE+0x90))
#define MFG_DFP_61_WEIGHT_4	((UINT32P)(MFG_DFP_59_BASE+0x94))
#define MFG_DFP_61_WEIGHT_5	((UINT32P)(MFG_DFP_59_BASE+0x98))
#define MFG_DFP_61_WEIGHT_6	((UINT32P)(MFG_DFP_59_BASE+0x9c))
#define MFG_DFP_61_WEIGHT_7	((UINT32P)(MFG_DFP_59_BASE+0xa0))
#define MFG_DFP_61_WEIGHT_8	((UINT32P)(MFG_DFP_59_BASE+0xa4))
#define MFG_DFP_61_WEIGHT_9	((UINT32P)(MFG_DFP_59_BASE+0xa8))
#define MFG_DFP_61_WEIGHT_10	((UINT32P)(MFG_DFP_59_BASE+0xac))
#define MFG_DFP_61_WEIGHT_11	((UINT32P)(MFG_DFP_59_BASE+0xb0))
#define MFG_DFP_61_WEIGHT_12	((UINT32P)(MFG_DFP_59_BASE+0xb4))
#define MFG_DFP_61_WEIGHT_13	((UINT32P)(MFG_DFP_59_BASE+0xb8))
#define MFG_DFP_61_WEIGHT_14	((UINT32P)(MFG_DFP_59_BASE+0xbc))
#define MFG_DFP_61_WEIGHT_15	((UINT32P)(MFG_DFP_59_BASE+0xc0))
#define MFG_DFP_61_WEIGHT_16	((UINT32P)(MFG_DFP_59_BASE+0xc4))
#define MFG_DFP_61_WEIGHT_17	((UINT32P)(MFG_DFP_59_BASE+0xc8))
#define MFG_DFP_61_WEIGHT_18	((UINT32P)(MFG_DFP_59_BASE+0xcc))
#define MFG_DFP_61_WEIGHT_19	((UINT32P)(MFG_DFP_59_BASE+0xd0))
#define MFG_DFP_61_WEIGHT_20	((UINT32P)(MFG_DFP_59_BASE+0xd4))
#define MFG_DFP_61_WEIGHT_21	((UINT32P)(MFG_DFP_59_BASE+0xd8))
#define MFG_DFP_61_WEIGHT_22	((UINT32P)(MFG_DFP_59_BASE+0xdc))
#define MFG_DFP_61_WEIGHT_23	((UINT32P)(MFG_DFP_59_BASE+0xe0))
#define MFG_DFP_61_WEIGHT_24	((UINT32P)(MFG_DFP_59_BASE+0xe4))
#define MFG_DFP_61_WEIGHT_25	((UINT32P)(MFG_DFP_59_BASE+0xe8))
#define MFG_DFP_61_WEIGHT_26	((UINT32P)(MFG_DFP_59_BASE+0xec))
#define MFG_DFP_61_WEIGHT_27	((UINT32P)(MFG_DFP_59_BASE+0xf0))
#define MFG_DFP_61_WEIGHT_28	((UINT32P)(MFG_DFP_59_BASE+0xf4))
#define MFG_DFP_61_WEIGHT_29	((UINT32P)(MFG_DFP_59_BASE+0xf8))
#define MFG_DFP_61_WEIGHT_30	((UINT32P)(MFG_DFP_59_BASE+0xfc))
#define MFG_DFP_61_WEIGHT_31	((UINT32P)(MFG_DFP_59_BASE+0x100))
#define MFG_DFP_61_WEIGHT_32	((UINT32P)(MFG_DFP_59_BASE+0x104))
#define MFG_DFP_61_WEIGHT_33	((UINT32P)(MFG_DFP_59_BASE+0x108))
#define MFG_DFP_61_WEIGHT_34	((UINT32P)(MFG_DFP_59_BASE+0x10c))
#define MFG_DFP_61_WEIGHT_35	((UINT32P)(MFG_DFP_59_BASE+0x110))
#define MFG_DFP_61_WEIGHT_36	((UINT32P)(MFG_DFP_59_BASE+0x114))
#define MFG_DFP_61_WEIGHT_37	((UINT32P)(MFG_DFP_59_BASE+0x118))
#define MFG_DFP_61_WEIGHT_38	((UINT32P)(MFG_DFP_59_BASE+0x11c))
#define MFG_DFP_61_WEIGHT_39	((UINT32P)(MFG_DFP_59_BASE+0x120))
#define MFG_DFP_61_WEIGHT_40	((UINT32P)(MFG_DFP_59_BASE+0x124))
#define MFG_DFP_61_WEIGHT_41	((UINT32P)(MFG_DFP_59_BASE+0x128))
#define MFG_DFP_61_WEIGHT_42	((UINT32P)(MFG_DFP_59_BASE+0x12c))
#define MFG_DFP_61_WEIGHT_43	((UINT32P)(MFG_DFP_59_BASE+0x130))
#define MFG_DFP_61_WEIGHT_44	((UINT32P)(MFG_DFP_59_BASE+0x134))
#define MFG_DFP_61_WEIGHT_45	((UINT32P)(MFG_DFP_59_BASE+0x138))
#define MFG_DFP_61_WEIGHT_46	((UINT32P)(MFG_DFP_59_BASE+0x13c))
#define MFG_DFP_61_WEIGHT_47	((UINT32P)(MFG_DFP_59_BASE+0x140))
#define MFG_DFP_61_WEIGHT_48	((UINT32P)(MFG_DFP_59_BASE+0x144))
#define MFG_DFP_61_WEIGHT_49	((UINT32P)(MFG_DFP_59_BASE+0x148))
#define MFG_DFP_61_WEIGHT_50	((UINT32P)(MFG_DFP_59_BASE+0x14c))
#define MFG_DFP_61_WEIGHT_51	((UINT32P)(MFG_DFP_59_BASE+0x150))
#define MFG_DFP_61_WEIGHT_52	((UINT32P)(MFG_DFP_59_BASE+0x154))
#define MFG_DFP_61_WEIGHT_53	((UINT32P)(MFG_DFP_59_BASE+0x158))
#define MFG_DFP_61_WEIGHT_54	((UINT32P)(MFG_DFP_59_BASE+0x15c))
#define MFG_DFP_61_WEIGHT_55	((UINT32P)(MFG_DFP_59_BASE+0x160))
#define MFG_DFP_61_WEIGHT_56	((UINT32P)(MFG_DFP_59_BASE+0x164))
#define MFG_DFP_61_WEIGHT_57	((UINT32P)(MFG_DFP_59_BASE+0x168))
#define MFG_DFP_61_WEIGHT_58	((UINT32P)(MFG_DFP_59_BASE+0x16c))
#define MFG_DFP_61_WEIGHT_59	((UINT32P)(MFG_DFP_59_BASE+0x170))
#define MFG_DFP_61_WEIGHT_60	((UINT32P)(MFG_DFP_59_BASE+0x174))
#define MFG_DFP_61_EVENT_SUM_0	((UINT32P)(MFG_DFP_59_BASE+0x178))
#define MFG_DFP_61_EVENT_SUM_1	((UINT32P)(MFG_DFP_59_BASE+0x17c))
#define MFG_DFP_61_EVENT_SUM_2	((UINT32P)(MFG_DFP_59_BASE+0x180))
#define MFG_DFP_61_EVENT_SUM_3	((UINT32P)(MFG_DFP_59_BASE+0x184))
#define MFG_DFP_61_EVENT_SUM_4	((UINT32P)(MFG_DFP_59_BASE+0x188))
#define MFG_DFP_61_EVENT_SUM_5	((UINT32P)(MFG_DFP_59_BASE+0x18c))
#define MFG_DFP_61_EVENT_SUM_6	((UINT32P)(MFG_DFP_59_BASE+0x190))
#define MFG_DFP_61_EVENT_SUM_7	((UINT32P)(MFG_DFP_59_BASE+0x194))
#define MFG_DFP_61_EVENT_SUM_8	((UINT32P)(MFG_DFP_59_BASE+0x198))
#define MFG_DFP_61_EVENT_SUM_9	((UINT32P)(MFG_DFP_59_BASE+0x19c))
#define MFG_DFP_61_EVENT_SUM_10	((UINT32P)(MFG_DFP_59_BASE+0x1a0))
#define MFG_DFP_61_EVENT_SUM_11	((UINT32P)(MFG_DFP_59_BASE+0x1a4))
#define MFG_DFP_61_EVENT_SUM_12	((UINT32P)(MFG_DFP_59_BASE+0x1a8))
#define MFG_DFP_61_EVENT_SUM_13	((UINT32P)(MFG_DFP_59_BASE+0x1ac))
#define MFG_DFP_61_EVENT_SUM_14	((UINT32P)(MFG_DFP_59_BASE+0x1b0))
#define MFG_DFP_61_EVENT_SUM_15	((UINT32P)(MFG_DFP_59_BASE+0x1b4))
#define MFG_DFP_61_EVENT_SUM_16	((UINT32P)(MFG_DFP_59_BASE+0x1b8))
#define MFG_DFP_61_EVENT_SUM_17	((UINT32P)(MFG_DFP_59_BASE+0x1bc))
#define MFG_DFP_61_EVENT_SUM_18	((UINT32P)(MFG_DFP_59_BASE+0x1c0))
#define MFG_DFP_61_EVENT_SUM_19	((UINT32P)(MFG_DFP_59_BASE+0x1c4))
#define MFG_DFP_61_EVENT_SUM_20	((UINT32P)(MFG_DFP_59_BASE+0x1c8))
#define MFG_DFP_61_EVENT_SUM_21	((UINT32P)(MFG_DFP_59_BASE+0x1cc))
#define MFG_DFP_61_EVENT_SUM_22	((UINT32P)(MFG_DFP_59_BASE+0x1d0))
#define MFG_DFP_61_EVENT_SUM_23	((UINT32P)(MFG_DFP_59_BASE+0x1d4))
#define MFG_DFP_61_EVENT_SUM_24	((UINT32P)(MFG_DFP_59_BASE+0x1d8))
#define MFG_DFP_61_EVENT_SUM_25	((UINT32P)(MFG_DFP_59_BASE+0x1dc))
#define MFG_DFP_61_EVENT_SUM_26	((UINT32P)(MFG_DFP_59_BASE+0x1e0))
#define MFG_DFP_61_EVENT_SUM_27	((UINT32P)(MFG_DFP_59_BASE+0x1e4))
#define MFG_DFP_61_EVENT_SUM_28	((UINT32P)(MFG_DFP_59_BASE+0x1e8))
#define MFG_DFP_61_EVENT_SUM_29	((UINT32P)(MFG_DFP_59_BASE+0x1ec))
#define MFG_DFP_61_EVENT_SUM_30	((UINT32P)(MFG_DFP_59_BASE+0x1f0))
#define MFG_DFP_61_EVENT_SUM_31	((UINT32P)(MFG_DFP_59_BASE+0x1f4))
#define MFG_DFP_61_EVENT_SUM_32	((UINT32P)(MFG_DFP_59_BASE+0x1f8))
#define MFG_DFP_61_EVENT_SUM_33	((UINT32P)(MFG_DFP_59_BASE+0x1fc))
#define MFG_DFP_61_EVENT_SUM_34	((UINT32P)(MFG_DFP_59_BASE+0x200))
#define MFG_DFP_61_EVENT_SUM_35	((UINT32P)(MFG_DFP_59_BASE+0x204))
#define MFG_DFP_61_EVENT_SUM_36	((UINT32P)(MFG_DFP_59_BASE+0x208))
#define MFG_DFP_61_EVENT_SUM_37	((UINT32P)(MFG_DFP_59_BASE+0x20c))
#define MFG_DFP_61_EVENT_SUM_38	((UINT32P)(MFG_DFP_59_BASE+0x210))
#define MFG_DFP_61_EVENT_SUM_39	((UINT32P)(MFG_DFP_59_BASE+0x214))
#define MFG_DFP_61_EVENT_SUM_40	((UINT32P)(MFG_DFP_59_BASE+0x218))
#define MFG_DFP_61_EVENT_SUM_41	((UINT32P)(MFG_DFP_59_BASE+0x21c))
#define MFG_DFP_61_EVENT_SUM_42	((UINT32P)(MFG_DFP_59_BASE+0x220))
#define MFG_DFP_61_EVENT_SUM_43	((UINT32P)(MFG_DFP_59_BASE+0x224))
#define MFG_DFP_61_EVENT_SUM_44	((UINT32P)(MFG_DFP_59_BASE+0x228))
#define MFG_DFP_61_EVENT_SUM_45	((UINT32P)(MFG_DFP_59_BASE+0x22c))
#define MFG_DFP_61_EVENT_SUM_46	((UINT32P)(MFG_DFP_59_BASE+0x230))
#define MFG_DFP_61_EVENT_SUM_47	((UINT32P)(MFG_DFP_59_BASE+0x234))
#define MFG_DFP_61_EVENT_SUM_48	((UINT32P)(MFG_DFP_59_BASE+0x238))
#define MFG_DFP_61_EVENT_SUM_49	((UINT32P)(MFG_DFP_59_BASE+0x23c))
#define MFG_DFP_61_EVENT_SUM_50	((UINT32P)(MFG_DFP_59_BASE+0x240))
#define MFG_DFP_61_EVENT_SUM_51	((UINT32P)(MFG_DFP_59_BASE+0x244))
#define MFG_DFP_61_EVENT_SUM_52	((UINT32P)(MFG_DFP_59_BASE+0x248))
#define MFG_DFP_61_EVENT_SUM_53	((UINT32P)(MFG_DFP_59_BASE+0x24c))
#define MFG_DFP_61_EVENT_SUM_54	((UINT32P)(MFG_DFP_59_BASE+0x250))
#define MFG_DFP_61_EVENT_SUM_55	((UINT32P)(MFG_DFP_59_BASE+0x254))
#define MFG_DFP_61_EVENT_SUM_56	((UINT32P)(MFG_DFP_59_BASE+0x258))
#define MFG_DFP_61_EVENT_SUM_57	((UINT32P)(MFG_DFP_59_BASE+0x25c))
#define MFG_DFP_61_EVENT_SUM_58	((UINT32P)(MFG_DFP_59_BASE+0x260))
#define MFG_DFP_61_EVENT_SUM_59	((UINT32P)(MFG_DFP_59_BASE+0x264))
#define MFG_DFP_61_EVENT_SUM_60	((UINT32P)(MFG_DFP_59_BASE+0x268))

// APB Module mmsys_config
#define MMSYS_CONFIG_BASE (0x14000000)
#define MM_APB_ASYNC_INTEN	((UINT32P)(MMSYS_CONFIG_BASE+0x000))
#define MM_APB_ASYNC_INTSTA	((UINT32P)(MMSYS_CONFIG_BASE+0x004))
#define ISP_APB_TX_CON	((UINT32P)(MMSYS_CONFIG_BASE+0x008))
#define MJC_APB_TX_CON	((UINT32P)(MMSYS_CONFIG_BASE+0x00c))
#define CAM_APB_TX_CON	((UINT32P)(MMSYS_CONFIG_BASE+0x010))
#define IPU_APB_TX_CON	((UINT32P)(MMSYS_CONFIG_BASE+0x014))
#define VDEC_APB_TX_CON	((UINT32P)(MMSYS_CONFIG_BASE+0x018))
#define VENC_APB_TX_CON	((UINT32P)(MMSYS_CONFIG_BASE+0x01c))
#define MMSYS_MOUT_RST	((UINT32P)(MMSYS_CONFIG_BASE+0x048))
#define MMSYS_MISC	((UINT32P)(MMSYS_CONFIG_BASE+0x0f0))
#define MMSYS_SMI_LARB_SEL	((UINT32P)(MMSYS_CONFIG_BASE+0x0f4))
#define MMSYS_SODI_REQ_MASK	((UINT32P)(MMSYS_CONFIG_BASE+0x0f8))
#define MMSYS_CG_CON0	((UINT32P)(MMSYS_CONFIG_BASE+0x100))
#define MMSYS_CG_SET0	((UINT32P)(MMSYS_CONFIG_BASE+0x104))
#define MMSYS_CG_CLR0	((UINT32P)(MMSYS_CONFIG_BASE+0x108))
#define MMSYS_CG_CON1	((UINT32P)(MMSYS_CONFIG_BASE+0x110))
#define MMSYS_CG_SET1	((UINT32P)(MMSYS_CONFIG_BASE+0x114))
#define MMSYS_CG_CLR1	((UINT32P)(MMSYS_CONFIG_BASE+0x118))
#define MMSYS_HW_DCM_DIS0	((UINT32P)(MMSYS_CONFIG_BASE+0x120))
#define MMSYS_HW_DCM_DIS_SET0	((UINT32P)(MMSYS_CONFIG_BASE+0x124))
#define MMSYS_HW_DCM_DIS_CLR0	((UINT32P)(MMSYS_CONFIG_BASE+0x128))
#define MMSYS_HW_DCM_DIS1	((UINT32P)(MMSYS_CONFIG_BASE+0x130))
#define MMSYS_HW_DCM_DIS_SET1	((UINT32P)(MMSYS_CONFIG_BASE+0x134))
#define MMSYS_HW_DCM_DIS_CLR1	((UINT32P)(MMSYS_CONFIG_BASE+0x138))
#define MMSYS_CG_CON2	((UINT32P)(MMSYS_CONFIG_BASE+0x140))
#define MMSYS_CG_SET2	((UINT32P)(MMSYS_CONFIG_BASE+0x144))
#define MMSYS_CG_CLR2	((UINT32P)(MMSYS_CONFIG_BASE+0x148))
#define MMSYS_HW_DCM_DIS2	((UINT32P)(MMSYS_CONFIG_BASE+0x150))
#define MMSYS_HW_DCM_DIS_SET2	((UINT32P)(MMSYS_CONFIG_BASE+0x154))
#define MMSYS_HW_DCM_DIS_CLR2	((UINT32P)(MMSYS_CONFIG_BASE+0x158))
#define MMSYS_HW_DCM_DIS3	((UINT32P)(MMSYS_CONFIG_BASE+0x160))
#define MMSYS_HW_DCM_DIS_SET3	((UINT32P)(MMSYS_CONFIG_BASE+0x164))
#define MMSYS_HW_DCM_DIS_CLR3	((UINT32P)(MMSYS_CONFIG_BASE+0x168))
#define MMSYS_SW0_RST_B	((UINT32P)(MMSYS_CONFIG_BASE+0x170))
#define MMSYS_SW1_RST_B	((UINT32P)(MMSYS_CONFIG_BASE+0x174))
#define MMSYS_LCM_RST_B	((UINT32P)(MMSYS_CONFIG_BASE+0x178))
#define PROC_TRACK_EMI_BUSY_CON	((UINT32P)(MMSYS_CONFIG_BASE+0x190))
#define DISP_FAKE_ENG_EN	((UINT32P)(MMSYS_CONFIG_BASE+0x200))
#define DISP_FAKE_ENG_RST	((UINT32P)(MMSYS_CONFIG_BASE+0x204))
#define DISP_FAKE_ENG_CON0	((UINT32P)(MMSYS_CONFIG_BASE+0x208))
#define DISP_FAKE_ENG_CON1	((UINT32P)(MMSYS_CONFIG_BASE+0x20c))
#define DISP_FAKE_ENG_RD_ADDR	((UINT32P)(MMSYS_CONFIG_BASE+0x210))
#define DISP_FAKE_ENG_WR_ADDR	((UINT32P)(MMSYS_CONFIG_BASE+0x214))
#define DISP_FAKE_ENG_STATE	((UINT32P)(MMSYS_CONFIG_BASE+0x218))
#define DISP_FAKE_ENG2_EN	((UINT32P)(MMSYS_CONFIG_BASE+0x220))
#define DISP_FAKE_ENG2_RST	((UINT32P)(MMSYS_CONFIG_BASE+0x224))
#define DISP_FAKE_ENG2_CON0	((UINT32P)(MMSYS_CONFIG_BASE+0x228))
#define DISP_FAKE_ENG2_CON1	((UINT32P)(MMSYS_CONFIG_BASE+0x22c))
#define DISP_FAKE_ENG2_RD_ADDR	((UINT32P)(MMSYS_CONFIG_BASE+0x230))
#define DISP_FAKE_ENG2_WR_ADDR	((UINT32P)(MMSYS_CONFIG_BASE+0x234))
#define DISP_FAKE_ENG2_STATE	((UINT32P)(MMSYS_CONFIG_BASE+0x238))
#define MMSYS_MBIST_CON	((UINT32P)(MMSYS_CONFIG_BASE+0x800))
#define MMSYS_MBIST_DONE	((UINT32P)(MMSYS_CONFIG_BASE+0x804))
#define MMSYS_MBIST_HOLDB	((UINT32P)(MMSYS_CONFIG_BASE+0x808))
#define MMSYS_MBIST_MODE	((UINT32P)(MMSYS_CONFIG_BASE+0x80c))
#define MMSYS_MBIST_FAIL0	((UINT32P)(MMSYS_CONFIG_BASE+0x810))
#define MMSYS_MBIST_FAIL1	((UINT32P)(MMSYS_CONFIG_BASE+0x814))
#define MMSYS_MBIST_FAIL2	((UINT32P)(MMSYS_CONFIG_BASE+0x818))
#define MMSYS_MBIST_FAIL3	((UINT32P)(MMSYS_CONFIG_BASE+0x81c))
#define MMSYS_MBIST_FAIL4	((UINT32P)(MMSYS_CONFIG_BASE+0x820))
#define MMSYS_MBIST_DEBUG	((UINT32P)(MMSYS_CONFIG_BASE+0x824))
#define MMSYS_MBIST_DIAG_SCANOUT	((UINT32P)(MMSYS_CONFIG_BASE+0x828))
#define MMSYS_MBIST_PRE_FUSE	((UINT32P)(MMSYS_CONFIG_BASE+0x82c))
#define MMSYS_MBIST_BSEL0	((UINT32P)(MMSYS_CONFIG_BASE+0x830))
#define MMSYS_MBIST_BSEL1	((UINT32P)(MMSYS_CONFIG_BASE+0x834))
#define MMSYS_MBIST_BSEL2	((UINT32P)(MMSYS_CONFIG_BASE+0x838))
#define MMSYS_MBIST_BSEL3	((UINT32P)(MMSYS_CONFIG_BASE+0x83c))
#define MMSYS_MBIST_HDEN	((UINT32P)(MMSYS_CONFIG_BASE+0x840))
#define MDP_RDMA0_MEM_DELSEL	((UINT32P)(MMSYS_CONFIG_BASE+0x844))
#define MDP_RDMA1_MEM_DELSEL	((UINT32P)(MMSYS_CONFIG_BASE+0x848))
#define MDP_RSZ_MEM_DELSEL	((UINT32P)(MMSYS_CONFIG_BASE+0x84c))
#define MDP_TDSHP_MEM_DELSEL	((UINT32P)(MMSYS_CONFIG_BASE+0x850))
#define MDP_WDMA_MEM_DELSEL	((UINT32P)(MMSYS_CONFIG_BASE+0x854))
#define MDP_WROT0_MEM_DELSEL	((UINT32P)(MMSYS_CONFIG_BASE+0x858))
#define MDP_WROT1_MEM_DELSEL	((UINT32P)(MMSYS_CONFIG_BASE+0x85c))
#define DISP_OVL_MEM_DELSEL	((UINT32P)(MMSYS_CONFIG_BASE+0x860))
#define DISP_OVL_2L_MEM_DELSEL	((UINT32P)(MMSYS_CONFIG_BASE+0x864))
#define DISP_RDMA_MEM_DELSEL	((UINT32P)(MMSYS_CONFIG_BASE+0x868))
#define DISP_WDMA0_MEM_DELSEL	((UINT32P)(MMSYS_CONFIG_BASE+0x86c))
#define DISP_WDMA1_MEM_DELSEL	((UINT32P)(MMSYS_CONFIG_BASE+0x870))
#define DISP_GAMMA_MEM_DELSEL	((UINT32P)(MMSYS_CONFIG_BASE+0x874))
#define DSI_MEM_DELSEL	((UINT32P)(MMSYS_CONFIG_BASE+0x878))
#define DISP_UFOE_MEM_DELSEL	((UINT32P)(MMSYS_CONFIG_BASE+0x87c))
#define DISP_DSC_MEM_DELSEL	((UINT32P)(MMSYS_CONFIG_BASE+0x880))
#define DISP_OD_MEM_DELSEL0	((UINT32P)(MMSYS_CONFIG_BASE+0x884))
#define DISP_OD_MEM_DELSEL1	((UINT32P)(MMSYS_CONFIG_BASE+0x888))
#define DISP_OD_MEM_DELSEL2	((UINT32P)(MMSYS_CONFIG_BASE+0x88c))
#define DISP_RSZ_MEM_DELSEL	((UINT32P)(MMSYS_CONFIG_BASE+0x890))
#define MMSYS_MBIST_RP_RST_B	((UINT32P)(MMSYS_CONFIG_BASE+0x898))
#define MMSYS_DUMMY0	((UINT32P)(MMSYS_CONFIG_BASE+0x8a4))
#define MMSYS_DUMMY1	((UINT32P)(MMSYS_CONFIG_BASE+0x8a8))
#define MMSYS_DUMMY2	((UINT32P)(MMSYS_CONFIG_BASE+0x8ac))
#define MMSYS_DUMMY3	((UINT32P)(MMSYS_CONFIG_BASE+0x8b0))
#define DISP_DL_VALID_0	((UINT32P)(MMSYS_CONFIG_BASE+0x8b4))
#define DISP_DL_VALID_1	((UINT32P)(MMSYS_CONFIG_BASE+0x8b8))
#define DISP_DL_VALID_2	((UINT32P)(MMSYS_CONFIG_BASE+0x8bc))
#define DISP_DL_VALID_3	((UINT32P)(MMSYS_CONFIG_BASE+0x8c0))
#define DISP_DL_READY_0	((UINT32P)(MMSYS_CONFIG_BASE+0x8c4))
#define DISP_DL_READY_1	((UINT32P)(MMSYS_CONFIG_BASE+0x8c8))
#define DISP_DL_READY_2	((UINT32P)(MMSYS_CONFIG_BASE+0x8cc))
#define DISP_DL_READY_3	((UINT32P)(MMSYS_CONFIG_BASE+0x8d0))
#define MDP_DL_VALID_0	((UINT32P)(MMSYS_CONFIG_BASE+0x8d4))
#define MDP_DL_VALID_1	((UINT32P)(MMSYS_CONFIG_BASE+0x8d8))
#define MDP_DL_READY_0	((UINT32P)(MMSYS_CONFIG_BASE+0x8dc))
#define MDP_DL_READY_1	((UINT32P)(MMSYS_CONFIG_BASE+0x8e0))
#define SMI_LARB0_GREQ	((UINT32P)(MMSYS_CONFIG_BASE+0x8e4))
#define DISP_MOUT_MASK0	((UINT32P)(MMSYS_CONFIG_BASE+0x8e8))
#define DISP_MOUT_MASK1	((UINT32P)(MMSYS_CONFIG_BASE+0x8ec))
#define MDP_MOUT_MASK	((UINT32P)(MMSYS_CONFIG_BASE+0x8f0))
#define MMSYS_POWER_READ	((UINT32P)(MMSYS_CONFIG_BASE+0x8f4))
#define CFG_REG_WD_LARB0	((UINT32P)(MMSYS_CONFIG_BASE+0x8f8))
#define CFG_REG_RD_LARB0	((UINT32P)(MMSYS_CONFIG_BASE+0x8fc))
#define CFG_REG_WD_LARB1	((UINT32P)(MMSYS_CONFIG_BASE+0x900))
#define CFG_REG_RD_LARB1	((UINT32P)(MMSYS_CONFIG_BASE+0x904))
#define MMSYS_GALS0	((UINT32P)(MMSYS_CONFIG_BASE+0x908))
#define MMSYS_GALS1	((UINT32P)(MMSYS_CONFIG_BASE+0x90c))
#define MMSYS_GALS2	((UINT32P)(MMSYS_CONFIG_BASE+0x910))
#define MMSYS_GALS_DBG0	((UINT32P)(MMSYS_CONFIG_BASE+0x914))
#define MMSYS_GALS_DBG1	((UINT32P)(MMSYS_CONFIG_BASE+0x918))
#define MMSYS_GALS_DBG2	((UINT32P)(MMSYS_CONFIG_BASE+0x91c))
#define MMSYS_GALS_DBG3	((UINT32P)(MMSYS_CONFIG_BASE+0x920))
#define MMSYS_GALS_DBG4	((UINT32P)(MMSYS_CONFIG_BASE+0x924))
#define MMSYS_GALS_DBG5	((UINT32P)(MMSYS_CONFIG_BASE+0x928))
#define MMSYS_GALS_DBG6	((UINT32P)(MMSYS_CONFIG_BASE+0x92c))
#define MMSYS_GALS_DBG7	((UINT32P)(MMSYS_CONFIG_BASE+0x930))
#define MDP_ASYNC_CFG_WD	((UINT32P)(MMSYS_CONFIG_BASE+0x934))
#define MDP_ASYNC_CFG_RD	((UINT32P)(MMSYS_CONFIG_BASE+0x938))
#define MMSYS_DEBUG_OUT_SEL	((UINT32P)(MMSYS_CONFIG_BASE+0x93c))
#define MMSYS_FPGA_CON0	((UINT32P)(MMSYS_CONFIG_BASE+0xc00))
#define MMSYS_FPGA_CON1	((UINT32P)(MMSYS_CONFIG_BASE+0xc04))
#define MMSYS_FPGA_CON2	((UINT32P)(MMSYS_CONFIG_BASE+0xc08))
#define MMSYS_FPGA_CON3	((UINT32P)(MMSYS_CONFIG_BASE+0xc0c))
#define DISP_OVL0_MOUT_EN	((UINT32P)(MMSYS_CONFIG_BASE+0xf00))
#define DISP_OVL0_PQ_MOUT_EN	((UINT32P)(MMSYS_CONFIG_BASE+0xf04))
#define DISP_OVL1_MOUT_EN	((UINT32P)(MMSYS_CONFIG_BASE+0xf08))
#define DISP_OVL1_PQ_MOUT_EN	((UINT32P)(MMSYS_CONFIG_BASE+0xf0c))
#define DISP_DITHER0_MOUT_EN	((UINT32P)(MMSYS_CONFIG_BASE+0xf10))
#define DISP_DITHER1_MOUT_EN	((UINT32P)(MMSYS_CONFIG_BASE+0xf14))
#define DISP_UFOE_MOUT_EN	((UINT32P)(MMSYS_CONFIG_BASE+0xf18))
#define DISP_DSC_MOUT_EN	((UINT32P)(MMSYS_CONFIG_BASE+0xf1c))
#define DISP_DSC_2ND_MOUT_EN	((UINT32P)(MMSYS_CONFIG_BASE+0xf20))
#define DISP_COLOR0_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf24))
#define DISP_COLOR1_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf28))
#define DISP_WDMA0_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf2c))
#define DISP_WDMA1_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf30))
#define DISP_UFOE_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf34))
#define DISP_DSC_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf38))
#define DSI0_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf3c))
#define DSI1_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf40))
#define DPI0_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf44))
#define DISP_PATH0_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf48))
#define DISP_PATH1_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf4c))
#define DISP_OVL0_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf50))
#define DISP_OVL1_2L_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf54))
#define DISP_OVL0_2L_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf58))
#define DISP_RSZ0_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf5c))
#define DISP_RSZ1_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf60))
#define DISP_AAL0_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf64))
#define DISP_AAL1_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf68))
#define DISP_PATH0_SOUT_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf6c))
#define DISP_PATH1_SOUT_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf70))
#define DISP_RDMA0_SOUT_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf74))
#define DISP_RDMA1_SOUT_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf78))
#define DISP_RDMA2_SOUT_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf7c))
#define DISP_OVL0_SOUT_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf80))
#define DISP_RSZ0_SOUT_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf84))
#define DISP_RSZ1_SOUT_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf88))
#define DISP_CCORR0_SOUT_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf8c))
#define DISP_CCORR1_SOUT_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xf90))
#define ISP_MOUT_EN	((UINT32P)(MMSYS_CONFIG_BASE+0xfa0))
#define MDP_RDMA0_MOUT_EN	((UINT32P)(MMSYS_CONFIG_BASE+0xfa4))
#define MDP_PRZ0_MOUT_EN	((UINT32P)(MMSYS_CONFIG_BASE+0xfa8))
#define MDP_PRZ1_MOUT_EN	((UINT32P)(MMSYS_CONFIG_BASE+0xfac))
#define MDP_PRZ2_MOUT_EN	((UINT32P)(MMSYS_CONFIG_BASE+0xfb0))
#define MDP_COLOR_MOUT_EN	((UINT32P)(MMSYS_CONFIG_BASE+0xfb4))
#define MDP_PRZ0_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xfb8))
#define MDP_PRZ1_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xfbc))
#define MDP_PRZ2_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xfc0))
#define MDP_TDSHP_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xfc4))
#define MDP_WDMA_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xfc8))
#define MDP_WROT0_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xfcc))
#define MDP_WROT1_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xfd0))
#define MDP_RDMA1_SOUT_SEL_IN	((UINT32P)(MMSYS_CONFIG_BASE+0xfd4))

// APB Module mdp_rdma
#define MDP_RDMA0_BASE (0x14001000)
#define MDP_RDMA0_MDP_RDMA_EN	((UINT32P)(MDP_RDMA0_BASE+0x000))
#define MDP_RDMA0_MDP_RDMA_RESET	((UINT32P)(MDP_RDMA0_BASE+0x008))
#define MDP_RDMA0_MDP_RDMA_INTERRUPT_ENABLE	((UINT32P)(MDP_RDMA0_BASE+0x010))
#define MDP_RDMA0_MDP_RDMA_INTERRUPT_STATUS	((UINT32P)(MDP_RDMA0_BASE+0x018))
#define MDP_RDMA0_MDP_RDMA_CON	((UINT32P)(MDP_RDMA0_BASE+0x020))
#define MDP_RDMA0_MDP_RDMA_GMCIF_CON	((UINT32P)(MDP_RDMA0_BASE+0x028))
#define MDP_RDMA0_MDP_RDMA_SRC_CON	((UINT32P)(MDP_RDMA0_BASE+0x030))
#define MDP_RDMA0_MDP_RDMA_MF_BKGD_SIZE_IN_BYTE	((UINT32P)(MDP_RDMA0_BASE+0x060))
#define MDP_RDMA0_MDP_RDMA_MF_BKGD_SIZE_IN_PIXEL	((UINT32P)(MDP_RDMA0_BASE+0x068))
#define MDP_RDMA0_MDP_RDMA_MF_SRC_SIZE	((UINT32P)(MDP_RDMA0_BASE+0x070))
#define MDP_RDMA0_MDP_RDMA_MF_CLIP_SIZE	((UINT32P)(MDP_RDMA0_BASE+0x078))
#define MDP_RDMA0_MDP_RDMA_MF_OFFSET_1	((UINT32P)(MDP_RDMA0_BASE+0x080))
#define MDP_RDMA0_MDP_RDMA_MF_PAR	((UINT32P)(MDP_RDMA0_BASE+0x088))
#define MDP_RDMA0_MDP_RDMA_SF_BKGD_SIZE_IN_BYTE	((UINT32P)(MDP_RDMA0_BASE+0x090))
#define MDP_RDMA0_MDP_RDMA_SF_PAR	((UINT32P)(MDP_RDMA0_BASE+0x0B8))
#define MDP_RDMA0_MDP_RDMA_MB_DEPTH	((UINT32P)(MDP_RDMA0_BASE+0x0C0))
#define MDP_RDMA0_MDP_RDMA_MB_BASE	((UINT32P)(MDP_RDMA0_BASE+0x0C8))
#define MDP_RDMA0_MDP_RDMA_MB_CON	((UINT32P)(MDP_RDMA0_BASE+0x0D0))
#define MDP_RDMA0_MDP_RDMA_SB_DEPTH	((UINT32P)(MDP_RDMA0_BASE+0x0D8))
#define MDP_RDMA0_MDP_RDMA_SB_BASE	((UINT32P)(MDP_RDMA0_BASE+0x0E0))
#define MDP_RDMA0_MDP_RDMA_SB_CON	((UINT32P)(MDP_RDMA0_BASE+0x0E8))
#define MDP_RDMA0_MDP_RDMA_VC1_RANGE	((UINT32P)(MDP_RDMA0_BASE+0x0F0))
#define MDP_RDMA0_MDP_RDMA_SRC_END_0	((UINT32P)(MDP_RDMA0_BASE+0x100))
#define MDP_RDMA0_MDP_RDMA_SRC_END_1	((UINT32P)(MDP_RDMA0_BASE+0x108))
#define MDP_RDMA0_MDP_RDMA_SRC_END_2	((UINT32P)(MDP_RDMA0_BASE+0x110))
#define MDP_RDMA0_MDP_RDMA_SRC_OFFSET_0	((UINT32P)(MDP_RDMA0_BASE+0x118))
#define MDP_RDMA0_MDP_RDMA_SRC_OFFSET_1	((UINT32P)(MDP_RDMA0_BASE+0x120))
#define MDP_RDMA0_MDP_RDMA_SRC_OFFSET_2	((UINT32P)(MDP_RDMA0_BASE+0x128))
#define MDP_RDMA0_MDP_RDMA_SRC_OFFSET_W_0	((UINT32P)(MDP_RDMA0_BASE+0x130))
#define MDP_RDMA0_MDP_RDMA_SRC_OFFSET_W_1	((UINT32P)(MDP_RDMA0_BASE+0x138))
#define MDP_RDMA0_MDP_RDMA_SRC_OFFSET_W_2	((UINT32P)(MDP_RDMA0_BASE+0x140))
#define MDP_RDMA0_MDP_RDMA_SRC_OFFSET_0_P	((UINT32P)(MDP_RDMA0_BASE+0x148))
#define MDP_RDMA0_MDP_RDMA_TRANSFORM_0	((UINT32P)(MDP_RDMA0_BASE+0x200))
#define MDP_RDMA0_MDP_RDMA_TRANSFORM_1	((UINT32P)(MDP_RDMA0_BASE+0x208))
#define MDP_RDMA0_MDP_RDMA_TRANSFORM_2	((UINT32P)(MDP_RDMA0_BASE+0x210))
#define MDP_RDMA0_MDP_RDMA_TRANSFORM_3	((UINT32P)(MDP_RDMA0_BASE+0x218))
#define MDP_RDMA0_MDP_RDMA_TRANSFORM_4	((UINT32P)(MDP_RDMA0_BASE+0x220))
#define MDP_RDMA0_MDP_RDMA_TRANSFORM_5	((UINT32P)(MDP_RDMA0_BASE+0x228))
#define MDP_RDMA0_MDP_RDMA_TRANSFORM_6	((UINT32P)(MDP_RDMA0_BASE+0x230))
#define MDP_RDMA0_MDP_RDMA_TRANSFORM_7	((UINT32P)(MDP_RDMA0_BASE+0x238))
#define MDP_RDMA0_MDP_RDMA_DMABUF_CON_0	((UINT32P)(MDP_RDMA0_BASE+0x240))
#define MDP_RDMA0_MDP_RDMA_DMAULTRA_CON_0	((UINT32P)(MDP_RDMA0_BASE+0x248))
#define MDP_RDMA0_MDP_RDMA_DMABUF_CON_1	((UINT32P)(MDP_RDMA0_BASE+0x250))
#define MDP_RDMA0_MDP_RDMA_DMAULTRA_CON_1	((UINT32P)(MDP_RDMA0_BASE+0x258))
#define MDP_RDMA0_MDP_RDMA_DMABUF_CON_2	((UINT32P)(MDP_RDMA0_BASE+0x260))
#define MDP_RDMA0_MDP_RDMA_DMAULTRA_CON_2	((UINT32P)(MDP_RDMA0_BASE+0x268))
#define MDP_RDMA0_MDP_RDMA_DMABUF_CON_3	((UINT32P)(MDP_RDMA0_BASE+0x290))
#define MDP_RDMA0_MDP_RDMA_DMAULTRA_CON_3	((UINT32P)(MDP_RDMA0_BASE+0x298))
#define MDP_RDMA0_MDP_RDMA_PROC_TRACK_CON_0	((UINT32P)(MDP_RDMA0_BASE+0x270))
#define MDP_RDMA0_MDP_RDMA_PROC_TRACK_CON_1	((UINT32P)(MDP_RDMA0_BASE+0x278))
#define MDP_RDMA0_MDP_RDMA_PROC_TRACK_CON_2	((UINT32P)(MDP_RDMA0_BASE+0x280))
#define MDP_RDMA0_MDP_RDMA_DITHER_CON	((UINT32P)(MDP_RDMA0_BASE+0x288))
#define MDP_RDMA0_MDP_RDMA_RESV_DUMMY_0	((UINT32P)(MDP_RDMA0_BASE+0x2a0))
#define MDP_RDMA0_MDP_RDMA_CHKS_EXTR	((UINT32P)(MDP_RDMA0_BASE+0x300))
#define MDP_RDMA0_MDP_RDMA_CHKS_INTW	((UINT32P)(MDP_RDMA0_BASE+0x308))
#define MDP_RDMA0_MDP_RDMA_CHKS_INTR	((UINT32P)(MDP_RDMA0_BASE+0x310))
#define MDP_RDMA0_MDP_RDMA_CHKS_ROTO	((UINT32P)(MDP_RDMA0_BASE+0x318))
#define MDP_RDMA0_MDP_RDMA_CHKS_SRIY	((UINT32P)(MDP_RDMA0_BASE+0x320))
#define MDP_RDMA0_MDP_RDMA_CHKS_SRIU	((UINT32P)(MDP_RDMA0_BASE+0x328))
#define MDP_RDMA0_MDP_RDMA_CHKS_SRIV	((UINT32P)(MDP_RDMA0_BASE+0x330))
#define MDP_RDMA0_MDP_RDMA_CHKS_SROY	((UINT32P)(MDP_RDMA0_BASE+0x338))
#define MDP_RDMA0_MDP_RDMA_CHKS_SROU	((UINT32P)(MDP_RDMA0_BASE+0x340))
#define MDP_RDMA0_MDP_RDMA_CHKS_SROV	((UINT32P)(MDP_RDMA0_BASE+0x348))
#define MDP_RDMA0_MDP_RDMA_CHKS_VUPI	((UINT32P)(MDP_RDMA0_BASE+0x350))
#define MDP_RDMA0_MDP_RDMA_CHKS_VUPO	((UINT32P)(MDP_RDMA0_BASE+0x358))
#define MDP_RDMA0_MDP_RDMA_DEBUG_CON	((UINT32P)(MDP_RDMA0_BASE+0x380))
#define MDP_RDMA0_MDP_RDMA_MON_STA_0	((UINT32P)(MDP_RDMA0_BASE+0x400))
#define MDP_RDMA0_MDP_RDMA_MON_STA_1	((UINT32P)(MDP_RDMA0_BASE+0x408))
#define MDP_RDMA0_MDP_RDMA_MON_STA_2	((UINT32P)(MDP_RDMA0_BASE+0x410))
#define MDP_RDMA0_MDP_RDMA_MON_STA_3	((UINT32P)(MDP_RDMA0_BASE+0x418))
#define MDP_RDMA0_MDP_RDMA_MON_STA_4	((UINT32P)(MDP_RDMA0_BASE+0x420))
#define MDP_RDMA0_MDP_RDMA_MON_STA_5	((UINT32P)(MDP_RDMA0_BASE+0x428))
#define MDP_RDMA0_MDP_RDMA_MON_STA_6	((UINT32P)(MDP_RDMA0_BASE+0x430))
#define MDP_RDMA0_MDP_RDMA_MON_STA_7	((UINT32P)(MDP_RDMA0_BASE+0x438))
#define MDP_RDMA0_MDP_RDMA_MON_STA_8	((UINT32P)(MDP_RDMA0_BASE+0x440))
#define MDP_RDMA0_MDP_RDMA_MON_STA_9	((UINT32P)(MDP_RDMA0_BASE+0x448))
#define MDP_RDMA0_MDP_RDMA_MON_STA_10	((UINT32P)(MDP_RDMA0_BASE+0x450))
#define MDP_RDMA0_MDP_RDMA_MON_STA_11	((UINT32P)(MDP_RDMA0_BASE+0x458))
#define MDP_RDMA0_MDP_RDMA_MON_STA_12	((UINT32P)(MDP_RDMA0_BASE+0x460))
#define MDP_RDMA0_MDP_RDMA_MON_STA_13	((UINT32P)(MDP_RDMA0_BASE+0x468))
#define MDP_RDMA0_MDP_RDMA_MON_STA_14	((UINT32P)(MDP_RDMA0_BASE+0x470))
#define MDP_RDMA0_MDP_RDMA_MON_STA_15	((UINT32P)(MDP_RDMA0_BASE+0x478))
#define MDP_RDMA0_MDP_RDMA_MON_STA_16	((UINT32P)(MDP_RDMA0_BASE+0x480))
#define MDP_RDMA0_MDP_RDMA_MON_STA_17	((UINT32P)(MDP_RDMA0_BASE+0x488))
#define MDP_RDMA0_MDP_RDMA_MON_STA_18	((UINT32P)(MDP_RDMA0_BASE+0x490))
#define MDP_RDMA0_MDP_RDMA_MON_STA_19	((UINT32P)(MDP_RDMA0_BASE+0x498))
#define MDP_RDMA0_MDP_RDMA_MON_STA_20	((UINT32P)(MDP_RDMA0_BASE+0x4a0))
#define MDP_RDMA0_MDP_RDMA_MON_STA_21	((UINT32P)(MDP_RDMA0_BASE+0x4a8))
#define MDP_RDMA0_MDP_RDMA_MON_STA_22	((UINT32P)(MDP_RDMA0_BASE+0x4b0))
#define MDP_RDMA0_MDP_RDMA_MON_STA_23	((UINT32P)(MDP_RDMA0_BASE+0x4b8))
#define MDP_RDMA0_MDP_RDMA_MON_STA_24	((UINT32P)(MDP_RDMA0_BASE+0x4c0))
#define MDP_RDMA0_MDP_RDMA_MON_STA_25	((UINT32P)(MDP_RDMA0_BASE+0x4c8))
#define MDP_RDMA0_MDP_RDMA_MON_STA_26	((UINT32P)(MDP_RDMA0_BASE+0x4d0))
#define MDP_RDMA0_MDP_RDMA_MON_STA_27	((UINT32P)(MDP_RDMA0_BASE+0x4d8))
#define MDP_RDMA0_MDP_RDMA_MON_STA_28	((UINT32P)(MDP_RDMA0_BASE+0x4e0))
#define MDP_RDMA0_MDP_RDMA_SRC_BASE_0	((UINT32P)(MDP_RDMA0_BASE+0xF00))
#define MDP_RDMA0_MDP_RDMA_SRC_BASE_1	((UINT32P)(MDP_RDMA0_BASE+0xF08))
#define MDP_RDMA0_MDP_RDMA_SRC_BASE_2	((UINT32P)(MDP_RDMA0_BASE+0xF10))
#define MDP_RDMA0_MDP_RDMA_UFO_DEC_LENGTH_BASE_Y	((UINT32P)(MDP_RDMA0_BASE+0xF20))
#define MDP_RDMA0_MDP_RDMA_UFO_DEC_LENGTH_BASE_C	((UINT32P)(MDP_RDMA0_BASE+0xF28))
#define MDP_RDMA0_MDP_RDMA_UFO_DEC_TABLE_SIZE	((UINT32P)(MDP_RDMA0_BASE+0x098))

// APB Module mdp_rdma
#define MDP_RDMA1_BASE (0x14002000)
#define MDP_RDMA1_MDP_RDMA_EN	((UINT32P)(MDP_RDMA1_BASE+0x000))
#define MDP_RDMA1_MDP_RDMA_RESET	((UINT32P)(MDP_RDMA1_BASE+0x008))
#define MDP_RDMA1_MDP_RDMA_INTERRUPT_ENABLE	((UINT32P)(MDP_RDMA1_BASE+0x010))
#define MDP_RDMA1_MDP_RDMA_INTERRUPT_STATUS	((UINT32P)(MDP_RDMA1_BASE+0x018))
#define MDP_RDMA1_MDP_RDMA_CON	((UINT32P)(MDP_RDMA1_BASE+0x020))
#define MDP_RDMA1_MDP_RDMA_GMCIF_CON	((UINT32P)(MDP_RDMA1_BASE+0x028))
#define MDP_RDMA1_MDP_RDMA_SRC_CON	((UINT32P)(MDP_RDMA1_BASE+0x030))
#define MDP_RDMA1_MDP_RDMA_MF_BKGD_SIZE_IN_BYTE	((UINT32P)(MDP_RDMA1_BASE+0x060))
#define MDP_RDMA1_MDP_RDMA_MF_BKGD_SIZE_IN_PIXEL	((UINT32P)(MDP_RDMA1_BASE+0x068))
#define MDP_RDMA1_MDP_RDMA_MF_SRC_SIZE	((UINT32P)(MDP_RDMA1_BASE+0x070))
#define MDP_RDMA1_MDP_RDMA_MF_CLIP_SIZE	((UINT32P)(MDP_RDMA1_BASE+0x078))
#define MDP_RDMA1_MDP_RDMA_MF_OFFSET_1	((UINT32P)(MDP_RDMA1_BASE+0x080))
#define MDP_RDMA1_MDP_RDMA_MF_PAR	((UINT32P)(MDP_RDMA1_BASE+0x088))
#define MDP_RDMA1_MDP_RDMA_SF_BKGD_SIZE_IN_BYTE	((UINT32P)(MDP_RDMA1_BASE+0x090))
#define MDP_RDMA1_MDP_RDMA_SF_PAR	((UINT32P)(MDP_RDMA1_BASE+0x0B8))
#define MDP_RDMA1_MDP_RDMA_MB_DEPTH	((UINT32P)(MDP_RDMA1_BASE+0x0C0))
#define MDP_RDMA1_MDP_RDMA_MB_BASE	((UINT32P)(MDP_RDMA1_BASE+0x0C8))
#define MDP_RDMA1_MDP_RDMA_MB_CON	((UINT32P)(MDP_RDMA1_BASE+0x0D0))
#define MDP_RDMA1_MDP_RDMA_SB_DEPTH	((UINT32P)(MDP_RDMA1_BASE+0x0D8))
#define MDP_RDMA1_MDP_RDMA_SB_BASE	((UINT32P)(MDP_RDMA1_BASE+0x0E0))
#define MDP_RDMA1_MDP_RDMA_SB_CON	((UINT32P)(MDP_RDMA1_BASE+0x0E8))
#define MDP_RDMA1_MDP_RDMA_VC1_RANGE	((UINT32P)(MDP_RDMA1_BASE+0x0F0))
#define MDP_RDMA1_MDP_RDMA_SRC_END_0	((UINT32P)(MDP_RDMA1_BASE+0x100))
#define MDP_RDMA1_MDP_RDMA_SRC_END_1	((UINT32P)(MDP_RDMA1_BASE+0x108))
#define MDP_RDMA1_MDP_RDMA_SRC_END_2	((UINT32P)(MDP_RDMA1_BASE+0x110))
#define MDP_RDMA1_MDP_RDMA_SRC_OFFSET_0	((UINT32P)(MDP_RDMA1_BASE+0x118))
#define MDP_RDMA1_MDP_RDMA_SRC_OFFSET_1	((UINT32P)(MDP_RDMA1_BASE+0x120))
#define MDP_RDMA1_MDP_RDMA_SRC_OFFSET_2	((UINT32P)(MDP_RDMA1_BASE+0x128))
#define MDP_RDMA1_MDP_RDMA_SRC_OFFSET_W_0	((UINT32P)(MDP_RDMA1_BASE+0x130))
#define MDP_RDMA1_MDP_RDMA_SRC_OFFSET_W_1	((UINT32P)(MDP_RDMA1_BASE+0x138))
#define MDP_RDMA1_MDP_RDMA_SRC_OFFSET_W_2	((UINT32P)(MDP_RDMA1_BASE+0x140))
#define MDP_RDMA1_MDP_RDMA_SRC_OFFSET_0_P	((UINT32P)(MDP_RDMA1_BASE+0x148))
#define MDP_RDMA1_MDP_RDMA_TRANSFORM_0	((UINT32P)(MDP_RDMA1_BASE+0x200))
#define MDP_RDMA1_MDP_RDMA_TRANSFORM_1	((UINT32P)(MDP_RDMA1_BASE+0x208))
#define MDP_RDMA1_MDP_RDMA_TRANSFORM_2	((UINT32P)(MDP_RDMA1_BASE+0x210))
#define MDP_RDMA1_MDP_RDMA_TRANSFORM_3	((UINT32P)(MDP_RDMA1_BASE+0x218))
#define MDP_RDMA1_MDP_RDMA_TRANSFORM_4	((UINT32P)(MDP_RDMA1_BASE+0x220))
#define MDP_RDMA1_MDP_RDMA_TRANSFORM_5	((UINT32P)(MDP_RDMA1_BASE+0x228))
#define MDP_RDMA1_MDP_RDMA_TRANSFORM_6	((UINT32P)(MDP_RDMA1_BASE+0x230))
#define MDP_RDMA1_MDP_RDMA_TRANSFORM_7	((UINT32P)(MDP_RDMA1_BASE+0x238))
#define MDP_RDMA1_MDP_RDMA_DMABUF_CON_0	((UINT32P)(MDP_RDMA1_BASE+0x240))
#define MDP_RDMA1_MDP_RDMA_DMAULTRA_CON_0	((UINT32P)(MDP_RDMA1_BASE+0x248))
#define MDP_RDMA1_MDP_RDMA_DMABUF_CON_1	((UINT32P)(MDP_RDMA1_BASE+0x250))
#define MDP_RDMA1_MDP_RDMA_DMAULTRA_CON_1	((UINT32P)(MDP_RDMA1_BASE+0x258))
#define MDP_RDMA1_MDP_RDMA_DMABUF_CON_2	((UINT32P)(MDP_RDMA1_BASE+0x260))
#define MDP_RDMA1_MDP_RDMA_DMAULTRA_CON_2	((UINT32P)(MDP_RDMA1_BASE+0x268))
#define MDP_RDMA1_MDP_RDMA_DMABUF_CON_3	((UINT32P)(MDP_RDMA1_BASE+0x290))
#define MDP_RDMA1_MDP_RDMA_DMAULTRA_CON_3	((UINT32P)(MDP_RDMA1_BASE+0x298))
#define MDP_RDMA1_MDP_RDMA_PROC_TRACK_CON_0	((UINT32P)(MDP_RDMA1_BASE+0x270))
#define MDP_RDMA1_MDP_RDMA_PROC_TRACK_CON_1	((UINT32P)(MDP_RDMA1_BASE+0x278))
#define MDP_RDMA1_MDP_RDMA_PROC_TRACK_CON_2	((UINT32P)(MDP_RDMA1_BASE+0x280))
#define MDP_RDMA1_MDP_RDMA_DITHER_CON	((UINT32P)(MDP_RDMA1_BASE+0x288))
#define MDP_RDMA1_MDP_RDMA_RESV_DUMMY_0	((UINT32P)(MDP_RDMA1_BASE+0x2a0))
#define MDP_RDMA1_MDP_RDMA_CHKS_EXTR	((UINT32P)(MDP_RDMA1_BASE+0x300))
#define MDP_RDMA1_MDP_RDMA_CHKS_INTW	((UINT32P)(MDP_RDMA1_BASE+0x308))
#define MDP_RDMA1_MDP_RDMA_CHKS_INTR	((UINT32P)(MDP_RDMA1_BASE+0x310))
#define MDP_RDMA1_MDP_RDMA_CHKS_ROTO	((UINT32P)(MDP_RDMA1_BASE+0x318))
#define MDP_RDMA1_MDP_RDMA_CHKS_SRIY	((UINT32P)(MDP_RDMA1_BASE+0x320))
#define MDP_RDMA1_MDP_RDMA_CHKS_SRIU	((UINT32P)(MDP_RDMA1_BASE+0x328))
#define MDP_RDMA1_MDP_RDMA_CHKS_SRIV	((UINT32P)(MDP_RDMA1_BASE+0x330))
#define MDP_RDMA1_MDP_RDMA_CHKS_SROY	((UINT32P)(MDP_RDMA1_BASE+0x338))
#define MDP_RDMA1_MDP_RDMA_CHKS_SROU	((UINT32P)(MDP_RDMA1_BASE+0x340))
#define MDP_RDMA1_MDP_RDMA_CHKS_SROV	((UINT32P)(MDP_RDMA1_BASE+0x348))
#define MDP_RDMA1_MDP_RDMA_CHKS_VUPI	((UINT32P)(MDP_RDMA1_BASE+0x350))
#define MDP_RDMA1_MDP_RDMA_CHKS_VUPO	((UINT32P)(MDP_RDMA1_BASE+0x358))
#define MDP_RDMA1_MDP_RDMA_DEBUG_CON	((UINT32P)(MDP_RDMA1_BASE+0x380))
#define MDP_RDMA1_MDP_RDMA_MON_STA_0	((UINT32P)(MDP_RDMA1_BASE+0x400))
#define MDP_RDMA1_MDP_RDMA_MON_STA_1	((UINT32P)(MDP_RDMA1_BASE+0x408))
#define MDP_RDMA1_MDP_RDMA_MON_STA_2	((UINT32P)(MDP_RDMA1_BASE+0x410))
#define MDP_RDMA1_MDP_RDMA_MON_STA_3	((UINT32P)(MDP_RDMA1_BASE+0x418))
#define MDP_RDMA1_MDP_RDMA_MON_STA_4	((UINT32P)(MDP_RDMA1_BASE+0x420))
#define MDP_RDMA1_MDP_RDMA_MON_STA_5	((UINT32P)(MDP_RDMA1_BASE+0x428))
#define MDP_RDMA1_MDP_RDMA_MON_STA_6	((UINT32P)(MDP_RDMA1_BASE+0x430))
#define MDP_RDMA1_MDP_RDMA_MON_STA_7	((UINT32P)(MDP_RDMA1_BASE+0x438))
#define MDP_RDMA1_MDP_RDMA_MON_STA_8	((UINT32P)(MDP_RDMA1_BASE+0x440))
#define MDP_RDMA1_MDP_RDMA_MON_STA_9	((UINT32P)(MDP_RDMA1_BASE+0x448))
#define MDP_RDMA1_MDP_RDMA_MON_STA_10	((UINT32P)(MDP_RDMA1_BASE+0x450))
#define MDP_RDMA1_MDP_RDMA_MON_STA_11	((UINT32P)(MDP_RDMA1_BASE+0x458))
#define MDP_RDMA1_MDP_RDMA_MON_STA_12	((UINT32P)(MDP_RDMA1_BASE+0x460))
#define MDP_RDMA1_MDP_RDMA_MON_STA_13	((UINT32P)(MDP_RDMA1_BASE+0x468))
#define MDP_RDMA1_MDP_RDMA_MON_STA_14	((UINT32P)(MDP_RDMA1_BASE+0x470))
#define MDP_RDMA1_MDP_RDMA_MON_STA_15	((UINT32P)(MDP_RDMA1_BASE+0x478))
#define MDP_RDMA1_MDP_RDMA_MON_STA_16	((UINT32P)(MDP_RDMA1_BASE+0x480))
#define MDP_RDMA1_MDP_RDMA_MON_STA_17	((UINT32P)(MDP_RDMA1_BASE+0x488))
#define MDP_RDMA1_MDP_RDMA_MON_STA_18	((UINT32P)(MDP_RDMA1_BASE+0x490))
#define MDP_RDMA1_MDP_RDMA_MON_STA_19	((UINT32P)(MDP_RDMA1_BASE+0x498))
#define MDP_RDMA1_MDP_RDMA_MON_STA_20	((UINT32P)(MDP_RDMA1_BASE+0x4a0))
#define MDP_RDMA1_MDP_RDMA_MON_STA_21	((UINT32P)(MDP_RDMA1_BASE+0x4a8))
#define MDP_RDMA1_MDP_RDMA_MON_STA_22	((UINT32P)(MDP_RDMA1_BASE+0x4b0))
#define MDP_RDMA1_MDP_RDMA_MON_STA_23	((UINT32P)(MDP_RDMA1_BASE+0x4b8))
#define MDP_RDMA1_MDP_RDMA_MON_STA_24	((UINT32P)(MDP_RDMA1_BASE+0x4c0))
#define MDP_RDMA1_MDP_RDMA_MON_STA_25	((UINT32P)(MDP_RDMA1_BASE+0x4c8))
#define MDP_RDMA1_MDP_RDMA_MON_STA_26	((UINT32P)(MDP_RDMA1_BASE+0x4d0))
#define MDP_RDMA1_MDP_RDMA_MON_STA_27	((UINT32P)(MDP_RDMA1_BASE+0x4d8))
#define MDP_RDMA1_MDP_RDMA_MON_STA_28	((UINT32P)(MDP_RDMA1_BASE+0x4e0))
#define MDP_RDMA1_MDP_RDMA_SRC_BASE_0	((UINT32P)(MDP_RDMA1_BASE+0xF00))
#define MDP_RDMA1_MDP_RDMA_SRC_BASE_1	((UINT32P)(MDP_RDMA1_BASE+0xF08))
#define MDP_RDMA1_MDP_RDMA_SRC_BASE_2	((UINT32P)(MDP_RDMA1_BASE+0xF10))
#define MDP_RDMA1_MDP_RDMA_UFO_DEC_LENGTH_BASE_Y	((UINT32P)(MDP_RDMA1_BASE+0xF20))
#define MDP_RDMA1_MDP_RDMA_UFO_DEC_LENGTH_BASE_C	((UINT32P)(MDP_RDMA1_BASE+0xF28))
#define MDP_RDMA1_MDP_RDMA_UFO_DEC_TABLE_SIZE	((UINT32P)(MDP_RDMA1_BASE+0x098))

// APB Module mdp_rsz
#define MDP_RSZ0_BASE (0x14003000)
#define MDP_RSZ0_RSZ_ENABLE	((UINT32P)(MDP_RSZ0_BASE+0x000))
#define MDP_RSZ0_RSZ_CONTROL_1	((UINT32P)(MDP_RSZ0_BASE+0x004))
#define MDP_RSZ0_RSZ_CONTROL_2	((UINT32P)(MDP_RSZ0_BASE+0x008))
#define MDP_RSZ0_RSZ_INT_FLAG	((UINT32P)(MDP_RSZ0_BASE+0x00C))
#define MDP_RSZ0_RSZ_INPUT_IMAGE	((UINT32P)(MDP_RSZ0_BASE+0x010))
#define MDP_RSZ0_RSZ_OUTPUT_IMAGE	((UINT32P)(MDP_RSZ0_BASE+0x014))
#define MDP_RSZ0_RSZ_HORIZONTAL_COEFF_STEP	((UINT32P)(MDP_RSZ0_BASE+0x018))
#define MDP_RSZ0_RSZ_VERTICAL_COEFF_STEP	((UINT32P)(MDP_RSZ0_BASE+0x01C))
#define MDP_RSZ0_RSZ_LUMA_HORIZONTAL_INTEGER_OFFSET	((UINT32P)(MDP_RSZ0_BASE+0x020))
#define MDP_RSZ0_RSZ_LUMA_HORIZONTAL_SUBPIXEL_OFFSET	((UINT32P)(MDP_RSZ0_BASE+0x024))
#define MDP_RSZ0_RSZ_LUMA_VERTICAL_INTEGER_OFFSET	((UINT32P)(MDP_RSZ0_BASE+0x028))
#define MDP_RSZ0_RSZ_LUMA_VERTICAL_SUBPIXEL_OFFSET	((UINT32P)(MDP_RSZ0_BASE+0x02C))
#define MDP_RSZ0_RSZ_CHROMA_HORIZONTAL_INTEGER_OFFSET	((UINT32P)(MDP_RSZ0_BASE+0x030))
#define MDP_RSZ0_RSZ_CHROMA_HORIZONTAL_SUBPIXEL_OFFSET	((UINT32P)(MDP_RSZ0_BASE+0x034))
#define MDP_RSZ0_RSZ_CHROMA_VERTICAL_INTEGER_OFFSET	((UINT32P)(MDP_RSZ0_BASE+0x038))
#define MDP_RSZ0_RSZ_CHROMA_VERTICAL_SUBPIXEL_OFFSET	((UINT32P)(MDP_RSZ0_BASE+0x03C))
#define MDP_RSZ0_RSZ_RSV	((UINT32P)(MDP_RSZ0_BASE+0x040))
#define MDP_RSZ0_RSZ_DEBUG_SEL	((UINT32P)(MDP_RSZ0_BASE+0x044))
#define MDP_RSZ0_RSZ_DEBUG	((UINT32P)(MDP_RSZ0_BASE+0x048))
#define MDP_RSZ0_RSZ_TAP_ADAPT	((UINT32P)(MDP_RSZ0_BASE+0x04C))
#define MDP_RSZ0_RSZ_IBSE_SOFTCLIP	((UINT32P)(MDP_RSZ0_BASE+0x050))
#define MDP_RSZ0_RSZ_IBSE_YLEVEL_1	((UINT32P)(MDP_RSZ0_BASE+0x054))
#define MDP_RSZ0_RSZ_IBSE_YLEVEL_2	((UINT32P)(MDP_RSZ0_BASE+0x058))
#define MDP_RSZ0_RSZ_IBSE_YLEVEL_3	((UINT32P)(MDP_RSZ0_BASE+0x05C))
#define MDP_RSZ0_RSZ_IBSE_YLEVEL_4	((UINT32P)(MDP_RSZ0_BASE+0x060))
#define MDP_RSZ0_RSZ_IBSE_YLEVEL_5	((UINT32P)(MDP_RSZ0_BASE+0x064))
#define MDP_RSZ0_RSZ_IBSE_GAINCONTROL_1	((UINT32P)(MDP_RSZ0_BASE+0x068))
#define MDP_RSZ0_RSZ_IBSE_GAINCONTROL_2	((UINT32P)(MDP_RSZ0_BASE+0x06C))
#define MDP_RSZ0_RSZ_DEMO_IN_HMASK	((UINT32P)(MDP_RSZ0_BASE+0x070))
#define MDP_RSZ0_RSZ_DEMO_IN_VMASK	((UINT32P)(MDP_RSZ0_BASE+0x074))
#define MDP_RSZ0_RSZ_DEMO_OUT_HMASK	((UINT32P)(MDP_RSZ0_BASE+0x078))
#define MDP_RSZ0_RSZ_DEMO_OUT_VMASK	((UINT32P)(MDP_RSZ0_BASE+0x07C))
#define MDP_RSZ0_RSZ_R2Y_CONTROL	((UINT32P)(MDP_RSZ0_BASE+0x080))
#define MDP_RSZ0_RSZ_SHADOW_CTRL	((UINT32P)(MDP_RSZ0_BASE+0x0F0))
#define MDP_RSZ0_RSZ_ATPG	((UINT32P)(MDP_RSZ0_BASE+0x0FC))
#define MDP_RSZ0_PAT1_GEN_SET	((UINT32P)(MDP_RSZ0_BASE+0x100))
#define MDP_RSZ0_PAT1_GEN_FRM_SIZE	((UINT32P)(MDP_RSZ0_BASE+0x104))
#define MDP_RSZ0_PAT1_GEN_COLOR0	((UINT32P)(MDP_RSZ0_BASE+0x108))
#define MDP_RSZ0_PAT1_GEN_COLOR1	((UINT32P)(MDP_RSZ0_BASE+0x10C))
#define MDP_RSZ0_PAT1_GEN_COLOR2	((UINT32P)(MDP_RSZ0_BASE+0x110))
#define MDP_RSZ0_PAT1_GEN_POS	((UINT32P)(MDP_RSZ0_BASE+0x114))
#define MDP_RSZ0_PAT1_GEN_CURSOR_RB0	((UINT32P)(MDP_RSZ0_BASE+0x118))
#define MDP_RSZ0_PAT1_GEN_CURSOR_RB1	((UINT32P)(MDP_RSZ0_BASE+0x11C))
#define MDP_RSZ0_PAT1_GEN_RAMP	((UINT32P)(MDP_RSZ0_BASE+0x120))
#define MDP_RSZ0_PAT1_GEN_TILE_POS	((UINT32P)(MDP_RSZ0_BASE+0x124))
#define MDP_RSZ0_PAT1_GEN_TILE_OV	((UINT32P)(MDP_RSZ0_BASE+0x128))
#define MDP_RSZ0_PAT2_GEN_SET	((UINT32P)(MDP_RSZ0_BASE+0x200))
#define MDP_RSZ0_PAT2_GEN_FRM_SIZE	((UINT32P)(MDP_RSZ0_BASE+0x204))
#define MDP_RSZ0_PAT2_GEN_COLOR0	((UINT32P)(MDP_RSZ0_BASE+0x208))
#define MDP_RSZ0_PAT2_GEN_COLOR1	((UINT32P)(MDP_RSZ0_BASE+0x20C))
#define MDP_RSZ0_PAT2_GEN_COLOR2	((UINT32P)(MDP_RSZ0_BASE+0x210))
#define MDP_RSZ0_PAT2_GEN_POS	((UINT32P)(MDP_RSZ0_BASE+0x214))
#define MDP_RSZ0_PAT2_GEN_CURSOR_RB0	((UINT32P)(MDP_RSZ0_BASE+0x218))
#define MDP_RSZ0_PAT2_GEN_CURSOR_RB1	((UINT32P)(MDP_RSZ0_BASE+0x21C))
#define MDP_RSZ0_PAT2_GEN_RAMP	((UINT32P)(MDP_RSZ0_BASE+0x220))
#define MDP_RSZ0_PAT2_GEN_TILE_POS	((UINT32P)(MDP_RSZ0_BASE+0x224))
#define MDP_RSZ0_PAT2_GEN_TILE_OV	((UINT32P)(MDP_RSZ0_BASE+0x228))

// APB Module mdp_rsz
#define MDP_RSZ1_BASE (0x14004000)
#define MDP_RSZ1_RSZ_ENABLE	((UINT32P)(MDP_RSZ1_BASE+0x000))
#define MDP_RSZ1_RSZ_CONTROL_1	((UINT32P)(MDP_RSZ1_BASE+0x004))
#define MDP_RSZ1_RSZ_CONTROL_2	((UINT32P)(MDP_RSZ1_BASE+0x008))
#define MDP_RSZ1_RSZ_INT_FLAG	((UINT32P)(MDP_RSZ1_BASE+0x00C))
#define MDP_RSZ1_RSZ_INPUT_IMAGE	((UINT32P)(MDP_RSZ1_BASE+0x010))
#define MDP_RSZ1_RSZ_OUTPUT_IMAGE	((UINT32P)(MDP_RSZ1_BASE+0x014))
#define MDP_RSZ1_RSZ_HORIZONTAL_COEFF_STEP	((UINT32P)(MDP_RSZ1_BASE+0x018))
#define MDP_RSZ1_RSZ_VERTICAL_COEFF_STEP	((UINT32P)(MDP_RSZ1_BASE+0x01C))
#define MDP_RSZ1_RSZ_LUMA_HORIZONTAL_INTEGER_OFFSET	((UINT32P)(MDP_RSZ1_BASE+0x020))
#define MDP_RSZ1_RSZ_LUMA_HORIZONTAL_SUBPIXEL_OFFSET	((UINT32P)(MDP_RSZ1_BASE+0x024))
#define MDP_RSZ1_RSZ_LUMA_VERTICAL_INTEGER_OFFSET	((UINT32P)(MDP_RSZ1_BASE+0x028))
#define MDP_RSZ1_RSZ_LUMA_VERTICAL_SUBPIXEL_OFFSET	((UINT32P)(MDP_RSZ1_BASE+0x02C))
#define MDP_RSZ1_RSZ_CHROMA_HORIZONTAL_INTEGER_OFFSET	((UINT32P)(MDP_RSZ1_BASE+0x030))
#define MDP_RSZ1_RSZ_CHROMA_HORIZONTAL_SUBPIXEL_OFFSET	((UINT32P)(MDP_RSZ1_BASE+0x034))
#define MDP_RSZ1_RSZ_CHROMA_VERTICAL_INTEGER_OFFSET	((UINT32P)(MDP_RSZ1_BASE+0x038))
#define MDP_RSZ1_RSZ_CHROMA_VERTICAL_SUBPIXEL_OFFSET	((UINT32P)(MDP_RSZ1_BASE+0x03C))
#define MDP_RSZ1_RSZ_RSV	((UINT32P)(MDP_RSZ1_BASE+0x040))
#define MDP_RSZ1_RSZ_DEBUG_SEL	((UINT32P)(MDP_RSZ1_BASE+0x044))
#define MDP_RSZ1_RSZ_DEBUG	((UINT32P)(MDP_RSZ1_BASE+0x048))
#define MDP_RSZ1_RSZ_TAP_ADAPT	((UINT32P)(MDP_RSZ1_BASE+0x04C))
#define MDP_RSZ1_RSZ_IBSE_SOFTCLIP	((UINT32P)(MDP_RSZ1_BASE+0x050))
#define MDP_RSZ1_RSZ_IBSE_YLEVEL_1	((UINT32P)(MDP_RSZ1_BASE+0x054))
#define MDP_RSZ1_RSZ_IBSE_YLEVEL_2	((UINT32P)(MDP_RSZ1_BASE+0x058))
#define MDP_RSZ1_RSZ_IBSE_YLEVEL_3	((UINT32P)(MDP_RSZ1_BASE+0x05C))
#define MDP_RSZ1_RSZ_IBSE_YLEVEL_4	((UINT32P)(MDP_RSZ1_BASE+0x060))
#define MDP_RSZ1_RSZ_IBSE_YLEVEL_5	((UINT32P)(MDP_RSZ1_BASE+0x064))
#define MDP_RSZ1_RSZ_IBSE_GAINCONTROL_1	((UINT32P)(MDP_RSZ1_BASE+0x068))
#define MDP_RSZ1_RSZ_IBSE_GAINCONTROL_2	((UINT32P)(MDP_RSZ1_BASE+0x06C))
#define MDP_RSZ1_RSZ_DEMO_IN_HMASK	((UINT32P)(MDP_RSZ1_BASE+0x070))
#define MDP_RSZ1_RSZ_DEMO_IN_VMASK	((UINT32P)(MDP_RSZ1_BASE+0x074))
#define MDP_RSZ1_RSZ_DEMO_OUT_HMASK	((UINT32P)(MDP_RSZ1_BASE+0x078))
#define MDP_RSZ1_RSZ_DEMO_OUT_VMASK	((UINT32P)(MDP_RSZ1_BASE+0x07C))
#define MDP_RSZ1_RSZ_R2Y_CONTROL	((UINT32P)(MDP_RSZ1_BASE+0x080))
#define MDP_RSZ1_RSZ_SHADOW_CTRL	((UINT32P)(MDP_RSZ1_BASE+0x0F0))
#define MDP_RSZ1_RSZ_ATPG	((UINT32P)(MDP_RSZ1_BASE+0x0FC))
#define MDP_RSZ1_PAT1_GEN_SET	((UINT32P)(MDP_RSZ1_BASE+0x100))
#define MDP_RSZ1_PAT1_GEN_FRM_SIZE	((UINT32P)(MDP_RSZ1_BASE+0x104))
#define MDP_RSZ1_PAT1_GEN_COLOR0	((UINT32P)(MDP_RSZ1_BASE+0x108))
#define MDP_RSZ1_PAT1_GEN_COLOR1	((UINT32P)(MDP_RSZ1_BASE+0x10C))
#define MDP_RSZ1_PAT1_GEN_COLOR2	((UINT32P)(MDP_RSZ1_BASE+0x110))
#define MDP_RSZ1_PAT1_GEN_POS	((UINT32P)(MDP_RSZ1_BASE+0x114))
#define MDP_RSZ1_PAT1_GEN_CURSOR_RB0	((UINT32P)(MDP_RSZ1_BASE+0x118))
#define MDP_RSZ1_PAT1_GEN_CURSOR_RB1	((UINT32P)(MDP_RSZ1_BASE+0x11C))
#define MDP_RSZ1_PAT1_GEN_RAMP	((UINT32P)(MDP_RSZ1_BASE+0x120))
#define MDP_RSZ1_PAT1_GEN_TILE_POS	((UINT32P)(MDP_RSZ1_BASE+0x124))
#define MDP_RSZ1_PAT1_GEN_TILE_OV	((UINT32P)(MDP_RSZ1_BASE+0x128))
#define MDP_RSZ1_PAT2_GEN_SET	((UINT32P)(MDP_RSZ1_BASE+0x200))
#define MDP_RSZ1_PAT2_GEN_FRM_SIZE	((UINT32P)(MDP_RSZ1_BASE+0x204))
#define MDP_RSZ1_PAT2_GEN_COLOR0	((UINT32P)(MDP_RSZ1_BASE+0x208))
#define MDP_RSZ1_PAT2_GEN_COLOR1	((UINT32P)(MDP_RSZ1_BASE+0x20C))
#define MDP_RSZ1_PAT2_GEN_COLOR2	((UINT32P)(MDP_RSZ1_BASE+0x210))
#define MDP_RSZ1_PAT2_GEN_POS	((UINT32P)(MDP_RSZ1_BASE+0x214))
#define MDP_RSZ1_PAT2_GEN_CURSOR_RB0	((UINT32P)(MDP_RSZ1_BASE+0x218))
#define MDP_RSZ1_PAT2_GEN_CURSOR_RB1	((UINT32P)(MDP_RSZ1_BASE+0x21C))
#define MDP_RSZ1_PAT2_GEN_RAMP	((UINT32P)(MDP_RSZ1_BASE+0x220))
#define MDP_RSZ1_PAT2_GEN_TILE_POS	((UINT32P)(MDP_RSZ1_BASE+0x224))
#define MDP_RSZ1_PAT2_GEN_TILE_OV	((UINT32P)(MDP_RSZ1_BASE+0x228))

// APB Module mdp_rsz
#define MDP_RSZ2_BASE (0x14005000)
#define MDP_RSZ2_RSZ_ENABLE	((UINT32P)(MDP_RSZ2_BASE+0x000))
#define MDP_RSZ2_RSZ_CONTROL_1	((UINT32P)(MDP_RSZ2_BASE+0x004))
#define MDP_RSZ2_RSZ_CONTROL_2	((UINT32P)(MDP_RSZ2_BASE+0x008))
#define MDP_RSZ2_RSZ_INT_FLAG	((UINT32P)(MDP_RSZ2_BASE+0x00C))
#define MDP_RSZ2_RSZ_INPUT_IMAGE	((UINT32P)(MDP_RSZ2_BASE+0x010))
#define MDP_RSZ2_RSZ_OUTPUT_IMAGE	((UINT32P)(MDP_RSZ2_BASE+0x014))
#define MDP_RSZ2_RSZ_HORIZONTAL_COEFF_STEP	((UINT32P)(MDP_RSZ2_BASE+0x018))
#define MDP_RSZ2_RSZ_VERTICAL_COEFF_STEP	((UINT32P)(MDP_RSZ2_BASE+0x01C))
#define MDP_RSZ2_RSZ_LUMA_HORIZONTAL_INTEGER_OFFSET	((UINT32P)(MDP_RSZ2_BASE+0x020))
#define MDP_RSZ2_RSZ_LUMA_HORIZONTAL_SUBPIXEL_OFFSET	((UINT32P)(MDP_RSZ2_BASE+0x024))
#define MDP_RSZ2_RSZ_LUMA_VERTICAL_INTEGER_OFFSET	((UINT32P)(MDP_RSZ2_BASE+0x028))
#define MDP_RSZ2_RSZ_LUMA_VERTICAL_SUBPIXEL_OFFSET	((UINT32P)(MDP_RSZ2_BASE+0x02C))
#define MDP_RSZ2_RSZ_CHROMA_HORIZONTAL_INTEGER_OFFSET	((UINT32P)(MDP_RSZ2_BASE+0x030))
#define MDP_RSZ2_RSZ_CHROMA_HORIZONTAL_SUBPIXEL_OFFSET	((UINT32P)(MDP_RSZ2_BASE+0x034))
#define MDP_RSZ2_RSZ_CHROMA_VERTICAL_INTEGER_OFFSET	((UINT32P)(MDP_RSZ2_BASE+0x038))
#define MDP_RSZ2_RSZ_CHROMA_VERTICAL_SUBPIXEL_OFFSET	((UINT32P)(MDP_RSZ2_BASE+0x03C))
#define MDP_RSZ2_RSZ_RSV	((UINT32P)(MDP_RSZ2_BASE+0x040))
#define MDP_RSZ2_RSZ_DEBUG_SEL	((UINT32P)(MDP_RSZ2_BASE+0x044))
#define MDP_RSZ2_RSZ_DEBUG	((UINT32P)(MDP_RSZ2_BASE+0x048))
#define MDP_RSZ2_RSZ_TAP_ADAPT	((UINT32P)(MDP_RSZ2_BASE+0x04C))
#define MDP_RSZ2_RSZ_IBSE_SOFTCLIP	((UINT32P)(MDP_RSZ2_BASE+0x050))
#define MDP_RSZ2_RSZ_IBSE_YLEVEL_1	((UINT32P)(MDP_RSZ2_BASE+0x054))
#define MDP_RSZ2_RSZ_IBSE_YLEVEL_2	((UINT32P)(MDP_RSZ2_BASE+0x058))
#define MDP_RSZ2_RSZ_IBSE_YLEVEL_3	((UINT32P)(MDP_RSZ2_BASE+0x05C))
#define MDP_RSZ2_RSZ_IBSE_YLEVEL_4	((UINT32P)(MDP_RSZ2_BASE+0x060))
#define MDP_RSZ2_RSZ_IBSE_YLEVEL_5	((UINT32P)(MDP_RSZ2_BASE+0x064))
#define MDP_RSZ2_RSZ_IBSE_GAINCONTROL_1	((UINT32P)(MDP_RSZ2_BASE+0x068))
#define MDP_RSZ2_RSZ_IBSE_GAINCONTROL_2	((UINT32P)(MDP_RSZ2_BASE+0x06C))
#define MDP_RSZ2_RSZ_DEMO_IN_HMASK	((UINT32P)(MDP_RSZ2_BASE+0x070))
#define MDP_RSZ2_RSZ_DEMO_IN_VMASK	((UINT32P)(MDP_RSZ2_BASE+0x074))
#define MDP_RSZ2_RSZ_DEMO_OUT_HMASK	((UINT32P)(MDP_RSZ2_BASE+0x078))
#define MDP_RSZ2_RSZ_DEMO_OUT_VMASK	((UINT32P)(MDP_RSZ2_BASE+0x07C))
#define MDP_RSZ2_RSZ_R2Y_CONTROL	((UINT32P)(MDP_RSZ2_BASE+0x080))
#define MDP_RSZ2_RSZ_SHADOW_CTRL	((UINT32P)(MDP_RSZ2_BASE+0x0F0))
#define MDP_RSZ2_RSZ_ATPG	((UINT32P)(MDP_RSZ2_BASE+0x0FC))
#define MDP_RSZ2_PAT1_GEN_SET	((UINT32P)(MDP_RSZ2_BASE+0x100))
#define MDP_RSZ2_PAT1_GEN_FRM_SIZE	((UINT32P)(MDP_RSZ2_BASE+0x104))
#define MDP_RSZ2_PAT1_GEN_COLOR0	((UINT32P)(MDP_RSZ2_BASE+0x108))
#define MDP_RSZ2_PAT1_GEN_COLOR1	((UINT32P)(MDP_RSZ2_BASE+0x10C))
#define MDP_RSZ2_PAT1_GEN_COLOR2	((UINT32P)(MDP_RSZ2_BASE+0x110))
#define MDP_RSZ2_PAT1_GEN_POS	((UINT32P)(MDP_RSZ2_BASE+0x114))
#define MDP_RSZ2_PAT1_GEN_CURSOR_RB0	((UINT32P)(MDP_RSZ2_BASE+0x118))
#define MDP_RSZ2_PAT1_GEN_CURSOR_RB1	((UINT32P)(MDP_RSZ2_BASE+0x11C))
#define MDP_RSZ2_PAT1_GEN_RAMP	((UINT32P)(MDP_RSZ2_BASE+0x120))
#define MDP_RSZ2_PAT1_GEN_TILE_POS	((UINT32P)(MDP_RSZ2_BASE+0x124))
#define MDP_RSZ2_PAT1_GEN_TILE_OV	((UINT32P)(MDP_RSZ2_BASE+0x128))
#define MDP_RSZ2_PAT2_GEN_SET	((UINT32P)(MDP_RSZ2_BASE+0x200))
#define MDP_RSZ2_PAT2_GEN_FRM_SIZE	((UINT32P)(MDP_RSZ2_BASE+0x204))
#define MDP_RSZ2_PAT2_GEN_COLOR0	((UINT32P)(MDP_RSZ2_BASE+0x208))
#define MDP_RSZ2_PAT2_GEN_COLOR1	((UINT32P)(MDP_RSZ2_BASE+0x20C))
#define MDP_RSZ2_PAT2_GEN_COLOR2	((UINT32P)(MDP_RSZ2_BASE+0x210))
#define MDP_RSZ2_PAT2_GEN_POS	((UINT32P)(MDP_RSZ2_BASE+0x214))
#define MDP_RSZ2_PAT2_GEN_CURSOR_RB0	((UINT32P)(MDP_RSZ2_BASE+0x218))
#define MDP_RSZ2_PAT2_GEN_CURSOR_RB1	((UINT32P)(MDP_RSZ2_BASE+0x21C))
#define MDP_RSZ2_PAT2_GEN_RAMP	((UINT32P)(MDP_RSZ2_BASE+0x220))
#define MDP_RSZ2_PAT2_GEN_TILE_POS	((UINT32P)(MDP_RSZ2_BASE+0x224))
#define MDP_RSZ2_PAT2_GEN_TILE_OV	((UINT32P)(MDP_RSZ2_BASE+0x228))

// APB Module disp_wdma
#define MDP_WDMA_BASE (0x14006000)
#define MDP_WDMA_DISP_WDMA_INTEN	((UINT32P)(MDP_WDMA_BASE+0x000))
#define MDP_WDMA_DISP_WDMA_INTSTA	((UINT32P)(MDP_WDMA_BASE+0x004))
#define MDP_WDMA_DISP_WDMA_EN	((UINT32P)(MDP_WDMA_BASE+0x008))
#define MDP_WDMA_DISP_WDMA_RST	((UINT32P)(MDP_WDMA_BASE+0x00c))
#define MDP_WDMA_DISP_WDMA_SMI_CON	((UINT32P)(MDP_WDMA_BASE+0x010))
#define MDP_WDMA_DISP_WDMA_CFG	((UINT32P)(MDP_WDMA_BASE+0x014))
#define MDP_WDMA_DISP_WDMA_SRC_SIZE	((UINT32P)(MDP_WDMA_BASE+0x018))
#define MDP_WDMA_DISP_WDMA_CLIP_SIZE	((UINT32P)(MDP_WDMA_BASE+0x01c))
#define MDP_WDMA_DISP_WDMA_CLIP_COORD	((UINT32P)(MDP_WDMA_BASE+0x020))
#define MDP_WDMA_DISP_WDMA_DST_W_IN_BYTE	((UINT32P)(MDP_WDMA_BASE+0x028))
#define MDP_WDMA_DISP_WDMA_ALPHA	((UINT32P)(MDP_WDMA_BASE+0x02c))
#define MDP_WDMA_DISP_WDMA_STA	((UINT32P)(MDP_WDMA_BASE+0x034))
#define MDP_WDMA_DISP_WDMA_BUF_CON1	((UINT32P)(MDP_WDMA_BASE+0x038))
#define MDP_WDMA_DISP_WDMA_BUF_CON2	((UINT32P)(MDP_WDMA_BASE+0x03c))
#define MDP_WDMA_DISP_WDMA_BUF_CON3	((UINT32P)(MDP_WDMA_BASE+0x104))
#define MDP_WDMA_DISP_WDMA_BUF_CON4	((UINT32P)(MDP_WDMA_BASE+0x108))
#define MDP_WDMA_DISP_WDMA_BUF_CON5	((UINT32P)(MDP_WDMA_BASE+0x200))
#define MDP_WDMA_DISP_WDMA_BUF_CON6	((UINT32P)(MDP_WDMA_BASE+0x204))
#define MDP_WDMA_DISP_WDMA_BUF_CON7	((UINT32P)(MDP_WDMA_BASE+0x208))
#define MDP_WDMA_DISP_WDMA_BUF_CON8	((UINT32P)(MDP_WDMA_BASE+0x20c))
#define MDP_WDMA_DISP_WDMA_BUF_CON9	((UINT32P)(MDP_WDMA_BASE+0x210))
#define MDP_WDMA_DISP_WDMA_BUF_CON10	((UINT32P)(MDP_WDMA_BASE+0x214))
#define MDP_WDMA_DISP_WDMA_BUF_CON11	((UINT32P)(MDP_WDMA_BASE+0x218))
#define MDP_WDMA_DISP_WDMA_BUF_CON12	((UINT32P)(MDP_WDMA_BASE+0x21c))
#define MDP_WDMA_DISP_WDMA_BUF_CON13	((UINT32P)(MDP_WDMA_BASE+0x220))
#define MDP_WDMA_DISP_WDMA_BUF_CON14	((UINT32P)(MDP_WDMA_BASE+0x224))
#define MDP_WDMA_DISP_WDMA_BUF_CON15	((UINT32P)(MDP_WDMA_BASE+0x228))
#define MDP_WDMA_DISP_WDMA_BUF_CON16	((UINT32P)(MDP_WDMA_BASE+0x22c))
#define MDP_WDMA_DISP_WDMA_BUF_CON17	((UINT32P)(MDP_WDMA_BASE+0x230))
#define MDP_WDMA_DISP_WDMA_BUF_CON18	((UINT32P)(MDP_WDMA_BASE+0x234))
#define MDP_WDMA_DISP_WDMA_C00	((UINT32P)(MDP_WDMA_BASE+0x040))
#define MDP_WDMA_DISP_WDMA_C02	((UINT32P)(MDP_WDMA_BASE+0x044))
#define MDP_WDMA_DISP_WDMA_C10	((UINT32P)(MDP_WDMA_BASE+0x048))
#define MDP_WDMA_DISP_WDMA_C12	((UINT32P)(MDP_WDMA_BASE+0x04c))
#define MDP_WDMA_DISP_WDMA_C20	((UINT32P)(MDP_WDMA_BASE+0x050))
#define MDP_WDMA_DISP_WDMA_C22	((UINT32P)(MDP_WDMA_BASE+0x054))
#define MDP_WDMA_DISP_WDMA_PRE_ADD0	((UINT32P)(MDP_WDMA_BASE+0x058))
#define MDP_WDMA_DISP_WDMA_PRE_ADD2	((UINT32P)(MDP_WDMA_BASE+0x05c))
#define MDP_WDMA_DISP_WDMA_POST_ADD0	((UINT32P)(MDP_WDMA_BASE+0x060))
#define MDP_WDMA_DISP_WDMA_POST_ADD2	((UINT32P)(MDP_WDMA_BASE+0x064))
#define MDP_WDMA_DISP_WDMA_DST_UV_PITCH	((UINT32P)(MDP_WDMA_BASE+0x078))
#define MDP_WDMA_DISP_WDMA_DST_ADDR_OFFSET	((UINT32P)(MDP_WDMA_BASE+0x080))
#define MDP_WDMA_DISP_WDMA_DST_U_ADDR_OFFSET	((UINT32P)(MDP_WDMA_BASE+0x084))
#define MDP_WDMA_DISP_WDMA_DST_V_ADDR_OFFSET	((UINT32P)(MDP_WDMA_BASE+0x088))
#define MDP_WDMA_DISP_WDMA_PROC_TRACK_CON_0	((UINT32P)(MDP_WDMA_BASE+0x090))
#define MDP_WDMA_DISP_WDMA_PROC_TRACK_CON_1	((UINT32P)(MDP_WDMA_BASE+0x094))
#define MDP_WDMA_DISP_WDMA_PROC_TRACK_CON_2	((UINT32P)(MDP_WDMA_BASE+0x098))
#define MDP_WDMA_DISP_WDMA_FLOW_CTRL_DBG	((UINT32P)(MDP_WDMA_BASE+0x0a0))
#define MDP_WDMA_DISP_WDMA_EXEC_CNT_DBG	((UINT32P)(MDP_WDMA_BASE+0x0a4))
#define MDP_WDMA_DISP_WDMA_CT_DBG	((UINT32P)(MDP_WDMA_BASE+0x0a8))
#define MDP_WDMA_DISP_WDMA_SMI_TRAFFIC_DBG	((UINT32P)(MDP_WDMA_BASE+0x0ac))
#define MDP_WDMA_DISP_WDMA_PROC_TRACK_DBG1	((UINT32P)(MDP_WDMA_BASE+0x0b0))
#define MDP_WDMA_DISP_WDMA_PROC_TRACK_DBG2	((UINT32P)(MDP_WDMA_BASE+0x0b4))
#define MDP_WDMA_DISP_WDMA_DEBUG	((UINT32P)(MDP_WDMA_BASE+0x0b8))
#define MDP_WDMA_DISP_WDMA_DUMMY	((UINT32P)(MDP_WDMA_BASE+0x100))
#define MDP_WDMA_DISP_WDMA_DITHER_0	((UINT32P)(MDP_WDMA_BASE+0xE00))
#define MDP_WDMA_DISP_WDMA_DITHER_1	((UINT32P)(MDP_WDMA_BASE+0xE04))
#define MDP_WDMA_DISP_WDMA_DITHER_2	((UINT32P)(MDP_WDMA_BASE+0xE08))
#define MDP_WDMA_DISP_WDMA_DITHER_3	((UINT32P)(MDP_WDMA_BASE+0xE0C))
#define MDP_WDMA_DISP_WDMA_DITHER_4	((UINT32P)(MDP_WDMA_BASE+0xE10))
#define MDP_WDMA_DISP_WDMA_DITHER_5	((UINT32P)(MDP_WDMA_BASE+0xE14))
#define MDP_WDMA_DISP_WDMA_DITHER_6	((UINT32P)(MDP_WDMA_BASE+0xE18))
#define MDP_WDMA_DISP_WDMA_DITHER_7	((UINT32P)(MDP_WDMA_BASE+0xE1C))
#define MDP_WDMA_DISP_WDMA_DITHER_8	((UINT32P)(MDP_WDMA_BASE+0xE20))
#define MDP_WDMA_DISP_WDMA_DITHER_9	((UINT32P)(MDP_WDMA_BASE+0xE24))
#define MDP_WDMA_DISP_WDMA_DITHER_10	((UINT32P)(MDP_WDMA_BASE+0xE28))
#define MDP_WDMA_DISP_WDMA_DITHER_11	((UINT32P)(MDP_WDMA_BASE+0xE2C))
#define MDP_WDMA_DISP_WDMA_DITHER_12	((UINT32P)(MDP_WDMA_BASE+0xE30))
#define MDP_WDMA_DISP_WDMA_DITHER_13	((UINT32P)(MDP_WDMA_BASE+0xE34))
#define MDP_WDMA_DISP_WDMA_DITHER_14	((UINT32P)(MDP_WDMA_BASE+0xE38))
#define MDP_WDMA_DISP_WDMA_DITHER_15	((UINT32P)(MDP_WDMA_BASE+0xE3C))
#define MDP_WDMA_DISP_WDMA_DITHER_16	((UINT32P)(MDP_WDMA_BASE+0xE40))
#define MDP_WDMA_DISP_WDMA_DITHER_17	((UINT32P)(MDP_WDMA_BASE+0xE44))
#define MDP_WDMA_DISP_WDMA_DST_ADDR	((UINT32P)(MDP_WDMA_BASE+0xF00))
#define MDP_WDMA_DISP_WDMA_DST_U_ADDR	((UINT32P)(MDP_WDMA_BASE+0xF04))
#define MDP_WDMA_DISP_WDMA_DST_V_ADDR	((UINT32P)(MDP_WDMA_BASE+0xF08))

// APB Module mdp_wrot
#define MDP_WROT0_BASE (0x14007000)
#define MDP_WROT0_CAM_VIDO_CTRL	((UINT32P)(MDP_WROT0_BASE+0x000))
#define MDP_WROT0_CAM_VIDO_DMA_PERF	((UINT32P)(MDP_WROT0_BASE+0x004))
#define MDP_WROT0_CAM_VIDO_MAIN_BUF_SIZE	((UINT32P)(MDP_WROT0_BASE+0x008))
#define MDP_WROT0_CAM_VIDO_BUF_SIZE	((UINT32P)(MDP_WROT0_BASE+0x00C))
#define MDP_WROT0_CAM_VIDO_SOFT_RST	((UINT32P)(MDP_WROT0_BASE+0x010))
#define MDP_WROT0_CAM_VIDO_SOFT_RST_STAT	((UINT32P)(MDP_WROT0_BASE+0x014))
#define MDP_WROT0_CAM_VIDO_INT_EN	((UINT32P)(MDP_WROT0_BASE+0x018))
#define MDP_WROT0_CAM_VIDO_INT	((UINT32P)(MDP_WROT0_BASE+0x01C))
#define MDP_WROT0_CAM_VIDO_CROP_OFST	((UINT32P)(MDP_WROT0_BASE+0x020))
#define MDP_WROT0_CAM_VIDO_TAR_SIZE	((UINT32P)(MDP_WROT0_BASE+0x024))
#define MDP_WROT0_CAM_VIDO_OFST_ADDR	((UINT32P)(MDP_WROT0_BASE+0x02C))
#define MDP_WROT0_CAM_VIDO_STRIDE	((UINT32P)(MDP_WROT0_BASE+0x030))
#define MDP_WROT0_CAM_VIDO_OFST_ADDR_C	((UINT32P)(MDP_WROT0_BASE+0x038))
#define MDP_WROT0_CAM_VIDO_STRIDE_C	((UINT32P)(MDP_WROT0_BASE+0x03C))
#define MDP_WROT0_CAM_VIDO_ISSUE_REQ_TH	((UINT32P)(MDP_WROT0_BASE+0x040))
#define MDP_WROT0_CAM_VIDO_GROUP_REQ_TH	((UINT32P)(MDP_WROT0_BASE+0x044))
#define MDP_WROT0_CAM_VIDO_DITHER	((UINT32P)(MDP_WROT0_BASE+0x054))
#define MDP_WROT0_CAM_VIDO_DIT_SEED_R	((UINT32P)(MDP_WROT0_BASE+0x058))
#define MDP_WROT0_CAM_VIDO_DIT_SEED_G	((UINT32P)(MDP_WROT0_BASE+0x05C))
#define MDP_WROT0_CAM_VIDO_DIT_SEED_B	((UINT32P)(MDP_WROT0_BASE+0x060))
#define MDP_WROT0_CAM_VIDO_OFST_ADDR_V	((UINT32P)(MDP_WROT0_BASE+0x068))
#define MDP_WROT0_CAM_VIDO_STRIDE_V	((UINT32P)(MDP_WROT0_BASE+0x06C))
#define MDP_WROT0_CAM_VIDO_RSV_1	((UINT32P)(MDP_WROT0_BASE+0x070))
#define MDP_WROT0_CAM_VIDO_DMA_PREULTRA	((UINT32P)(MDP_WROT0_BASE+0x074))
#define MDP_WROT0_CAM_VIDO_IN_SIZE	((UINT32P)(MDP_WROT0_BASE+0x078))
#define MDP_WROT0_CAM_VIDO_ROT_EN	((UINT32P)(MDP_WROT0_BASE+0x07C))
#define MDP_WROT0_CAM_VIDO_FIFO_TEST	((UINT32P)(MDP_WROT0_BASE+0x080))
#define MDP_WROT0_CAM_VIDO_MAT_CTRL	((UINT32P)(MDP_WROT0_BASE+0x084))
#define MDP_WROT0_CAM_VIDO_MAT_RMY	((UINT32P)(MDP_WROT0_BASE+0x088))
#define MDP_WROT0_CAM_VIDO_MAT_RMV	((UINT32P)(MDP_WROT0_BASE+0x08C))
#define MDP_WROT0_CAM_VIDO_MAT_GMY	((UINT32P)(MDP_WROT0_BASE+0x090))
#define MDP_WROT0_CAM_VIDO_MAT_BMY	((UINT32P)(MDP_WROT0_BASE+0x094))
#define MDP_WROT0_CAM_VIDO_MAT_BMV	((UINT32P)(MDP_WROT0_BASE+0x098))
#define MDP_WROT0_CAM_VIDO_MAT_PREADD	((UINT32P)(MDP_WROT0_BASE+0x09C))
#define MDP_WROT0_CAM_VIDO_MAT_POSTADD	((UINT32P)(MDP_WROT0_BASE+0x0A0))
#define MDP_WROT0_CAM_VIDO_DIT00	((UINT32P)(MDP_WROT0_BASE+0x0A4))
#define MDP_WROT0_CAM_VIDO_DIT01	((UINT32P)(MDP_WROT0_BASE+0x0A8))
#define MDP_WROT0_CAM_VIDO_DIT02	((UINT32P)(MDP_WROT0_BASE+0x0AC))
#define MDP_WROT0_CAM_VIDO_DIT03	((UINT32P)(MDP_WROT0_BASE+0x0B0))
#define MDP_WROT0_CAM_VIDO_DIT04	((UINT32P)(MDP_WROT0_BASE+0x0B4))
#define MDP_WROT0_CAM_VIDO_DIT05	((UINT32P)(MDP_WROT0_BASE+0x0B8))
#define MDP_WROT0_CAM_VIDO_DIT06	((UINT32P)(MDP_WROT0_BASE+0x0BC))
#define MDP_WROT0_CAM_VIDO_DIT07	((UINT32P)(MDP_WROT0_BASE+0x0C0))
#define MDP_WROT0_CAM_VIDO_DIT08	((UINT32P)(MDP_WROT0_BASE+0x0C4))
#define MDP_WROT0_CAM_VIDO_DIT09	((UINT32P)(MDP_WROT0_BASE+0x0C8))
#define MDP_WROT0_CAM_VIDO_DIT10	((UINT32P)(MDP_WROT0_BASE+0x0CC))
#define MDP_WROT0_CAM_VIDO_DEBUG	((UINT32P)(MDP_WROT0_BASE+0x0D0))
#define MDP_WROT0_MDP_WROT_ARB_SW_CTL	((UINT32P)(MDP_WROT0_BASE+0x0D4))
#define MDP_WROT0_MDP_WROT_TRACK_CTL	((UINT32P)(MDP_WROT0_BASE+0x0E0))
#define MDP_WROT0_MDP_WROT_TRACK_WINDOW	((UINT32P)(MDP_WROT0_BASE+0x0E4))
#define MDP_WROT0_MDP_WROT_TRACK_TARGET	((UINT32P)(MDP_WROT0_BASE+0x0E8))
#define MDP_WROT0_MDP_WROT_TRACK_STOP	((UINT32P)(MDP_WROT0_BASE+0x0EC))
#define MDP_WROT0_MDP_WROT_TRACK_PROC_CNT0	((UINT32P)(MDP_WROT0_BASE+0x0F0))
#define MDP_WROT0_MDP_WROT_TRACK_PROC_CNT1	((UINT32P)(MDP_WROT0_BASE+0x0F4))
#define MDP_WROT0_CAM_VIDO_BASE_ADDR	((UINT32P)(MDP_WROT0_BASE+0xF00))
#define MDP_WROT0_CAM_VIDO_BASE_ADDR_C	((UINT32P)(MDP_WROT0_BASE+0xF04))
#define MDP_WROT0_CAM_VIDO_BASE_ADDR_V	((UINT32P)(MDP_WROT0_BASE+0xF08))

// APB Module mdp_wrot
#define MDP_WROT1_BASE (0x14008000)
#define MDP_WROT1_CAM_VIDO_CTRL	((UINT32P)(MDP_WROT1_BASE+0x000))
#define MDP_WROT1_CAM_VIDO_DMA_PERF	((UINT32P)(MDP_WROT1_BASE+0x004))
#define MDP_WROT1_CAM_VIDO_MAIN_BUF_SIZE	((UINT32P)(MDP_WROT1_BASE+0x008))
#define MDP_WROT1_CAM_VIDO_BUF_SIZE	((UINT32P)(MDP_WROT1_BASE+0x00C))
#define MDP_WROT1_CAM_VIDO_SOFT_RST	((UINT32P)(MDP_WROT1_BASE+0x010))
#define MDP_WROT1_CAM_VIDO_SOFT_RST_STAT	((UINT32P)(MDP_WROT1_BASE+0x014))
#define MDP_WROT1_CAM_VIDO_INT_EN	((UINT32P)(MDP_WROT1_BASE+0x018))
#define MDP_WROT1_CAM_VIDO_INT	((UINT32P)(MDP_WROT1_BASE+0x01C))
#define MDP_WROT1_CAM_VIDO_CROP_OFST	((UINT32P)(MDP_WROT1_BASE+0x020))
#define MDP_WROT1_CAM_VIDO_TAR_SIZE	((UINT32P)(MDP_WROT1_BASE+0x024))
#define MDP_WROT1_CAM_VIDO_OFST_ADDR	((UINT32P)(MDP_WROT1_BASE+0x02C))
#define MDP_WROT1_CAM_VIDO_STRIDE	((UINT32P)(MDP_WROT1_BASE+0x030))
#define MDP_WROT1_CAM_VIDO_OFST_ADDR_C	((UINT32P)(MDP_WROT1_BASE+0x038))
#define MDP_WROT1_CAM_VIDO_STRIDE_C	((UINT32P)(MDP_WROT1_BASE+0x03C))
#define MDP_WROT1_CAM_VIDO_ISSUE_REQ_TH	((UINT32P)(MDP_WROT1_BASE+0x040))
#define MDP_WROT1_CAM_VIDO_GROUP_REQ_TH	((UINT32P)(MDP_WROT1_BASE+0x044))
#define MDP_WROT1_CAM_VIDO_DITHER	((UINT32P)(MDP_WROT1_BASE+0x054))
#define MDP_WROT1_CAM_VIDO_DIT_SEED_R	((UINT32P)(MDP_WROT1_BASE+0x058))
#define MDP_WROT1_CAM_VIDO_DIT_SEED_G	((UINT32P)(MDP_WROT1_BASE+0x05C))
#define MDP_WROT1_CAM_VIDO_DIT_SEED_B	((UINT32P)(MDP_WROT1_BASE+0x060))
#define MDP_WROT1_CAM_VIDO_OFST_ADDR_V	((UINT32P)(MDP_WROT1_BASE+0x068))
#define MDP_WROT1_CAM_VIDO_STRIDE_V	((UINT32P)(MDP_WROT1_BASE+0x06C))
#define MDP_WROT1_CAM_VIDO_RSV_1	((UINT32P)(MDP_WROT1_BASE+0x070))
#define MDP_WROT1_CAM_VIDO_DMA_PREULTRA	((UINT32P)(MDP_WROT1_BASE+0x074))
#define MDP_WROT1_CAM_VIDO_IN_SIZE	((UINT32P)(MDP_WROT1_BASE+0x078))
#define MDP_WROT1_CAM_VIDO_ROT_EN	((UINT32P)(MDP_WROT1_BASE+0x07C))
#define MDP_WROT1_CAM_VIDO_FIFO_TEST	((UINT32P)(MDP_WROT1_BASE+0x080))
#define MDP_WROT1_CAM_VIDO_MAT_CTRL	((UINT32P)(MDP_WROT1_BASE+0x084))
#define MDP_WROT1_CAM_VIDO_MAT_RMY	((UINT32P)(MDP_WROT1_BASE+0x088))
#define MDP_WROT1_CAM_VIDO_MAT_RMV	((UINT32P)(MDP_WROT1_BASE+0x08C))
#define MDP_WROT1_CAM_VIDO_MAT_GMY	((UINT32P)(MDP_WROT1_BASE+0x090))
#define MDP_WROT1_CAM_VIDO_MAT_BMY	((UINT32P)(MDP_WROT1_BASE+0x094))
#define MDP_WROT1_CAM_VIDO_MAT_BMV	((UINT32P)(MDP_WROT1_BASE+0x098))
#define MDP_WROT1_CAM_VIDO_MAT_PREADD	((UINT32P)(MDP_WROT1_BASE+0x09C))
#define MDP_WROT1_CAM_VIDO_MAT_POSTADD	((UINT32P)(MDP_WROT1_BASE+0x0A0))
#define MDP_WROT1_CAM_VIDO_DIT00	((UINT32P)(MDP_WROT1_BASE+0x0A4))
#define MDP_WROT1_CAM_VIDO_DIT01	((UINT32P)(MDP_WROT1_BASE+0x0A8))
#define MDP_WROT1_CAM_VIDO_DIT02	((UINT32P)(MDP_WROT1_BASE+0x0AC))
#define MDP_WROT1_CAM_VIDO_DIT03	((UINT32P)(MDP_WROT1_BASE+0x0B0))
#define MDP_WROT1_CAM_VIDO_DIT04	((UINT32P)(MDP_WROT1_BASE+0x0B4))
#define MDP_WROT1_CAM_VIDO_DIT05	((UINT32P)(MDP_WROT1_BASE+0x0B8))
#define MDP_WROT1_CAM_VIDO_DIT06	((UINT32P)(MDP_WROT1_BASE+0x0BC))
#define MDP_WROT1_CAM_VIDO_DIT07	((UINT32P)(MDP_WROT1_BASE+0x0C0))
#define MDP_WROT1_CAM_VIDO_DIT08	((UINT32P)(MDP_WROT1_BASE+0x0C4))
#define MDP_WROT1_CAM_VIDO_DIT09	((UINT32P)(MDP_WROT1_BASE+0x0C8))
#define MDP_WROT1_CAM_VIDO_DIT10	((UINT32P)(MDP_WROT1_BASE+0x0CC))
#define MDP_WROT1_CAM_VIDO_DEBUG	((UINT32P)(MDP_WROT1_BASE+0x0D0))
#define MDP_WROT1_MDP_WROT_ARB_SW_CTL	((UINT32P)(MDP_WROT1_BASE+0x0D4))
#define MDP_WROT1_MDP_WROT_TRACK_CTL	((UINT32P)(MDP_WROT1_BASE+0x0E0))
#define MDP_WROT1_MDP_WROT_TRACK_WINDOW	((UINT32P)(MDP_WROT1_BASE+0x0E4))
#define MDP_WROT1_MDP_WROT_TRACK_TARGET	((UINT32P)(MDP_WROT1_BASE+0x0E8))
#define MDP_WROT1_MDP_WROT_TRACK_STOP	((UINT32P)(MDP_WROT1_BASE+0x0EC))
#define MDP_WROT1_MDP_WROT_TRACK_PROC_CNT0	((UINT32P)(MDP_WROT1_BASE+0x0F0))
#define MDP_WROT1_MDP_WROT_TRACK_PROC_CNT1	((UINT32P)(MDP_WROT1_BASE+0x0F4))
#define MDP_WROT1_CAM_VIDO_BASE_ADDR	((UINT32P)(MDP_WROT1_BASE+0xF00))
#define MDP_WROT1_CAM_VIDO_BASE_ADDR_C	((UINT32P)(MDP_WROT1_BASE+0xF04))
#define MDP_WROT1_CAM_VIDO_BASE_ADDR_V	((UINT32P)(MDP_WROT1_BASE+0xF08))

// APB Module mdp_tdshp
#define MDP_TDSHP_BASE (0x14009000)
#define MDP_TDSHP_00	((UINT32P)(MDP_TDSHP_BASE+0x000))
#define MDP_TDSHP_01	((UINT32P)(MDP_TDSHP_BASE+0x004))
#define MDP_TDSHP_02	((UINT32P)(MDP_TDSHP_BASE+0x008))
#define MDP_TDSHP_03	((UINT32P)(MDP_TDSHP_BASE+0x00C))
#define MDP_TDSHP_04	((UINT32P)(MDP_TDSHP_BASE+0x010))
#define MDP_TDSHP_05	((UINT32P)(MDP_TDSHP_BASE+0x014))
#define MDP_TDSHP_06	((UINT32P)(MDP_TDSHP_BASE+0x018))
#define MDP_TDSHP_07	((UINT32P)(MDP_TDSHP_BASE+0x01C))
#define MDP_TDSHP_08	((UINT32P)(MDP_TDSHP_BASE+0x020))
#define MDP_TDSHP_09	((UINT32P)(MDP_TDSHP_BASE+0x024))
#define MDP_TDSHP_0A	((UINT32P)(MDP_TDSHP_BASE+0x028))
#define MDP_TDSHP_0B	((UINT32P)(MDP_TDSHP_BASE+0x02C))
#define MDP_TDSHP_0C	((UINT32P)(MDP_TDSHP_BASE+0x030))
#define MDP_TDSHP_0D	((UINT32P)(MDP_TDSHP_BASE+0x034))
#define MDP_TDSHP_0E	((UINT32P)(MDP_TDSHP_BASE+0x038))
#define MDP_TDSHP_0F	((UINT32P)(MDP_TDSHP_BASE+0x03C))
#define MDP_PBC_00	((UINT32P)(MDP_TDSHP_BASE+0x040))
#define MDP_PBC_01	((UINT32P)(MDP_TDSHP_BASE+0x044))
#define MDP_PBC_02	((UINT32P)(MDP_TDSHP_BASE+0x048))
#define MDP_PBC_03	((UINT32P)(MDP_TDSHP_BASE+0x04C))
#define MDP_PBC_04	((UINT32P)(MDP_TDSHP_BASE+0x050))
#define MDP_PBC_05	((UINT32P)(MDP_TDSHP_BASE+0x054))
#define MDP_PBC_06	((UINT32P)(MDP_TDSHP_BASE+0x058))
#define MDP_PBC_07	((UINT32P)(MDP_TDSHP_BASE+0x05C))
#define MDP_PBC_08	((UINT32P)(MDP_TDSHP_BASE+0x060))
#define MDP_HIST_CFG_00	((UINT32P)(MDP_TDSHP_BASE+0x064))
#define MDP_HIST_CFG_01	((UINT32P)(MDP_TDSHP_BASE+0x068))
#define MDP_LUMA_HIST_00	((UINT32P)(MDP_TDSHP_BASE+0x06C))
#define MDP_LUMA_HIST_01	((UINT32P)(MDP_TDSHP_BASE+0x070))
#define MDP_LUMA_HIST_02	((UINT32P)(MDP_TDSHP_BASE+0x074))
#define MDP_LUMA_HIST_03	((UINT32P)(MDP_TDSHP_BASE+0x078))
#define MDP_LUMA_HIST_04	((UINT32P)(MDP_TDSHP_BASE+0x07C))
#define MDP_LUMA_HIST_05	((UINT32P)(MDP_TDSHP_BASE+0x080))
#define MDP_LUMA_HIST_06	((UINT32P)(MDP_TDSHP_BASE+0x084))
#define MDP_LUMA_HIST_07	((UINT32P)(MDP_TDSHP_BASE+0x08C))
#define MDP_LUMA_HIST_08	((UINT32P)(MDP_TDSHP_BASE+0x090))
#define MDP_LUMA_HIST_09	((UINT32P)(MDP_TDSHP_BASE+0x094))
#define MDP_LUMA_HIST_10	((UINT32P)(MDP_TDSHP_BASE+0x098))
#define MDP_LUMA_HIST_11	((UINT32P)(MDP_TDSHP_BASE+0x09C))
#define MDP_LUMA_HIST_12	((UINT32P)(MDP_TDSHP_BASE+0x0A0))
#define MDP_LUMA_HIST_13	((UINT32P)(MDP_TDSHP_BASE+0x0A4))
#define MDP_LUMA_HIST_14	((UINT32P)(MDP_TDSHP_BASE+0x0A8))
#define MDP_LUMA_HIST_15	((UINT32P)(MDP_TDSHP_BASE+0x0AC))
#define MDP_LUMA_HIST_16	((UINT32P)(MDP_TDSHP_BASE+0x0B0))
#define MDP_LUMA_SUM	((UINT32P)(MDP_TDSHP_BASE+0x0B4))
#define MDP_LUMA_MIN_MAX	((UINT32P)(MDP_TDSHP_BASE+0x0B8))
#define MDP_Y_FTN_1_0_MAIN	((UINT32P)(MDP_TDSHP_BASE+0x0BC))
#define MDP_Y_FTN_3_2_MAIN	((UINT32P)(MDP_TDSHP_BASE+0x0C0))
#define MDP_Y_FTN_5_4_MAIN	((UINT32P)(MDP_TDSHP_BASE+0x0C4))
#define MDP_Y_FTN_7_6_MAIN	((UINT32P)(MDP_TDSHP_BASE+0x0C8))
#define MDP_Y_FTN_9_8_MAIN	((UINT32P)(MDP_TDSHP_BASE+0x0CC))
#define MDP_Y_FTN_11_10_MAIN	((UINT32P)(MDP_TDSHP_BASE+0x0D0))
#define MDP_Y_FTN_13_12_MAIN	((UINT32P)(MDP_TDSHP_BASE+0x0D4))
#define MDP_Y_FTN_15_14_MAIN	((UINT32P)(MDP_TDSHP_BASE+0x0D8))
#define MDP_Y_FTN_17_16_MAIN	((UINT32P)(MDP_TDSHP_BASE+0x0DC))
#define MDP_C_BOOST_MAIN	((UINT32P)(MDP_TDSHP_BASE+0x0E0))
#define MDP_C_BOOST_MAIN_2	((UINT32P)(MDP_TDSHP_BASE+0x0E4))
#define MDP_TDSHP_C_BOOST_MAIN	((UINT32P)(MDP_TDSHP_BASE+0x0E8))
#define MDP_TDSHP_C_BOOST_MAIN_2	((UINT32P)(MDP_TDSHP_BASE+0x0EC))
#define MDP_TDSHP_ATPG	((UINT32P)(MDP_TDSHP_BASE+0x0FC))
#define MDP_TDSHP_CTRL	((UINT32P)(MDP_TDSHP_BASE+0x100))
#define MDP_TDSHP_INTEN	((UINT32P)(MDP_TDSHP_BASE+0x104))
#define MDP_TDSHP_INTSTA	((UINT32P)(MDP_TDSHP_BASE+0x108))
#define MDP_TDSHP_STATUS	((UINT32P)(MDP_TDSHP_BASE+0x10C))
#define MDP_TDSHP_CFG	((UINT32P)(MDP_TDSHP_BASE+0x110))
#define MDP_TDSHP_INPUT_COUNT	((UINT32P)(MDP_TDSHP_BASE+0x114))
#define MDP_TDSHP_CHKSUM	((UINT32P)(MDP_TDSHP_BASE+0x118))
#define MDP_TDSHP_OUTPUT_COUNT	((UINT32P)(MDP_TDSHP_BASE+0x11C))
#define MDP_TDSHP_INPUT_SIZE	((UINT32P)(MDP_TDSHP_BASE+0x120))
#define MDP_TDSHP_OUTPUT_OFFSET	((UINT32P)(MDP_TDSHP_BASE+0x124))
#define MDP_TDSHP_OUTPUT_SIZE	((UINT32P)(MDP_TDSHP_BASE+0x128))
#define MDP_TDSHP_BLANK_WIDTH	((UINT32P)(MDP_TDSHP_BASE+0x12C))
#define MDP_TDSHP_DEMO_HMASK	((UINT32P)(MDP_TDSHP_BASE+0x130))
#define MDP_TDSHP_DEMO_VMASK	((UINT32P)(MDP_TDSHP_BASE+0x134))
#define MDP_TDSHP_DUMMY_REG	((UINT32P)(MDP_TDSHP_BASE+0x14C))
#define MDP_LUMA_HIST_INIT_00	((UINT32P)(MDP_TDSHP_BASE+0x200))
#define MDP_LUMA_HIST_INIT_01	((UINT32P)(MDP_TDSHP_BASE+0x204))
#define MDP_LUMA_HIST_INIT_02	((UINT32P)(MDP_TDSHP_BASE+0x208))
#define MDP_LUMA_HIST_INIT_03	((UINT32P)(MDP_TDSHP_BASE+0x20C))
#define MDP_LUMA_HIST_INIT_04	((UINT32P)(MDP_TDSHP_BASE+0x210))
#define MDP_LUMA_HIST_INIT_05	((UINT32P)(MDP_TDSHP_BASE+0x214))
#define MDP_LUMA_HIST_INIT_06	((UINT32P)(MDP_TDSHP_BASE+0x218))
#define MDP_LUMA_HIST_INIT_07	((UINT32P)(MDP_TDSHP_BASE+0x21C))
#define MDP_LUMA_HIST_INIT_08	((UINT32P)(MDP_TDSHP_BASE+0x220))
#define MDP_LUMA_HIST_INIT_09	((UINT32P)(MDP_TDSHP_BASE+0x224))
#define MDP_LUMA_HIST_INIT_10	((UINT32P)(MDP_TDSHP_BASE+0x228))
#define MDP_LUMA_HIST_INIT_11	((UINT32P)(MDP_TDSHP_BASE+0x22C))
#define MDP_LUMA_HIST_INIT_12	((UINT32P)(MDP_TDSHP_BASE+0x230))
#define MDP_LUMA_HIST_INIT_13	((UINT32P)(MDP_TDSHP_BASE+0x234))
#define MDP_LUMA_HIST_INIT_14	((UINT32P)(MDP_TDSHP_BASE+0x238))
#define MDP_LUMA_HIST_INIT_15	((UINT32P)(MDP_TDSHP_BASE+0x23C))
#define MDP_LUMA_HIST_INIT_16	((UINT32P)(MDP_TDSHP_BASE+0x240))
#define MDP_LUMA_SUM_INIT	((UINT32P)(MDP_TDSHP_BASE+0x244))
#define MDP_FREQ_ANAL_00	((UINT32P)(MDP_TDSHP_BASE+0x248))
#define MDP_FREQ_ANAL_01	((UINT32P)(MDP_TDSHP_BASE+0x24C))
#define MDP_DC_DBG_CFG_MAIN	((UINT32P)(MDP_TDSHP_BASE+0x250))
#define MDP_DC_WIN_X_MAIN	((UINT32P)(MDP_TDSHP_BASE+0x254))
#define MDP_DC_WIN_Y_MAIN	((UINT32P)(MDP_TDSHP_BASE+0x258))
#define MDP_DC_TWO_D_W1	((UINT32P)(MDP_TDSHP_BASE+0x25C))
#define MDP_DC_TWO_D_W1_RESULT_INIT	((UINT32P)(MDP_TDSHP_BASE+0x260))
#define MDP_DC_TWO_D_W1_RESULT	((UINT32P)(MDP_TDSHP_BASE+0x264))
#define MDP_EDF_GAIN_00	((UINT32P)(MDP_TDSHP_BASE+0x300))
#define MDP_EDF_GAIN_01	((UINT32P)(MDP_TDSHP_BASE+0x304))
#define MDP_EDF_GAIN_02	((UINT32P)(MDP_TDSHP_BASE+0x308))
#define MDP_EDF_GAIN_03	((UINT32P)(MDP_TDSHP_BASE+0x30C))
#define MDP_EDF_GAIN_04	((UINT32P)(MDP_TDSHP_BASE+0x310))
#define MDP_EDF_GAIN_05	((UINT32P)(MDP_TDSHP_BASE+0x314))
#define MDP_TDSHP_10	((UINT32P)(MDP_TDSHP_BASE+0x320))
#define MDP_TDSHP_11	((UINT32P)(MDP_TDSHP_BASE+0x324))
#define MDP_TDSHP_12	((UINT32P)(MDP_TDSHP_BASE+0x328))
#define MDP_TDSHP_13	((UINT32P)(MDP_TDSHP_BASE+0x32C))
#define PAT1_GEN_SET	((UINT32P)(MDP_TDSHP_BASE+0x330))
#define PAT1_GEN_FRM_SIZE	((UINT32P)(MDP_TDSHP_BASE+0x334))
#define PAT1_GEN_COLOR0	((UINT32P)(MDP_TDSHP_BASE+0x338))
#define PAT1_GEN_COLOR1	((UINT32P)(MDP_TDSHP_BASE+0x33C))
#define PAT1_GEN_COLOR2	((UINT32P)(MDP_TDSHP_BASE+0x340))
#define PAT1_GEN_POS	((UINT32P)(MDP_TDSHP_BASE+0x344))
#define PAT1_GEN_CURSOR_RB0	((UINT32P)(MDP_TDSHP_BASE+0x348))
#define PAT1_GEN_CURSOR_RB1	((UINT32P)(MDP_TDSHP_BASE+0x34C))
#define PAT1_GEN_RAMP	((UINT32P)(MDP_TDSHP_BASE+0x350))
#define PAT1_GEN_TILE_POS	((UINT32P)(MDP_TDSHP_BASE+0x354))
#define PAT1_GEN_TILE_OV	((UINT32P)(MDP_TDSHP_BASE+0x358))
#define PAT2_GEN_SET	((UINT32P)(MDP_TDSHP_BASE+0x360))
#define PAT2_GEN_FRM_SIZE	((UINT32P)(MDP_TDSHP_BASE+0x364))
#define PAT2_GEN_COLOR0	((UINT32P)(MDP_TDSHP_BASE+0x368))
#define PAT2_GEN_COLOR1	((UINT32P)(MDP_TDSHP_BASE+0x36C))
#define PAT2_GEN_COLOR2	((UINT32P)(MDP_TDSHP_BASE+0x370))
#define PAT2_GEN_POS	((UINT32P)(MDP_TDSHP_BASE+0x374))
#define PAT2_GEN_CURSOR_RB0	((UINT32P)(MDP_TDSHP_BASE+0x378))
#define PAT2_GEN_CURSOR_RB1	((UINT32P)(MDP_TDSHP_BASE+0x37C))
#define PAT2_GEN_RAMP	((UINT32P)(MDP_TDSHP_BASE+0x380))
#define PAT2_GEN_TILE_POS	((UINT32P)(MDP_TDSHP_BASE+0x384))
#define PAT2_GEN_TILE_OV	((UINT32P)(MDP_TDSHP_BASE+0x388))
#define MDP_BITPLUS_00	((UINT32P)(MDP_TDSHP_BASE+0x38C))
#define MDP_BITPLUS_01	((UINT32P)(MDP_TDSHP_BASE+0x390))
#define MDP_BITPLUS_02	((UINT32P)(MDP_TDSHP_BASE+0x394))
#define MDP_CONTOUR_HIST_INIT_00	((UINT32P)(MDP_TDSHP_BASE+0x398))
#define MDP_CONTOUR_HIST_INIT_01	((UINT32P)(MDP_TDSHP_BASE+0x39C))
#define MDP_CONTOUR_HIST_INIT_02	((UINT32P)(MDP_TDSHP_BASE+0x3A0))
#define MDP_CONTOUR_HIST_INIT_03	((UINT32P)(MDP_TDSHP_BASE+0x3A4))
#define MDP_CONTOUR_HIST_INIT_04	((UINT32P)(MDP_TDSHP_BASE+0x3A8))
#define MDP_CONTOUR_HIST_INIT_05	((UINT32P)(MDP_TDSHP_BASE+0x3AC))
#define MDP_CONTOUR_HIST_INIT_06	((UINT32P)(MDP_TDSHP_BASE+0x3B0))
#define MDP_CONTOUR_HIST_INIT_07	((UINT32P)(MDP_TDSHP_BASE+0x3B4))
#define MDP_CONTOUR_HIST_INIT_08	((UINT32P)(MDP_TDSHP_BASE+0x3B8))
#define MDP_CONTOUR_HIST_INIT_09	((UINT32P)(MDP_TDSHP_BASE+0x3BC))
#define MDP_CONTOUR_HIST_INIT_10	((UINT32P)(MDP_TDSHP_BASE+0x3C0))
#define MDP_CONTOUR_HIST_INIT_11	((UINT32P)(MDP_TDSHP_BASE+0x3C4))
#define MDP_CONTOUR_HIST_INIT_12	((UINT32P)(MDP_TDSHP_BASE+0x3C8))
#define MDP_CONTOUR_HIST_INIT_13	((UINT32P)(MDP_TDSHP_BASE+0x3CC))
#define MDP_CONTOUR_HIST_INIT_14	((UINT32P)(MDP_TDSHP_BASE+0x3D0))
#define MDP_CONTOUR_HIST_INIT_15	((UINT32P)(MDP_TDSHP_BASE+0x3D4))
#define MDP_CONTOUR_HIST_INIT_16	((UINT32P)(MDP_TDSHP_BASE+0x3D8))
#define MDP_CONTOUR_HIST_00	((UINT32P)(MDP_TDSHP_BASE+0x3DC))
#define MDP_CONTOUR_HIST_01	((UINT32P)(MDP_TDSHP_BASE+0x3E0))
#define MDP_CONTOUR_HIST_02	((UINT32P)(MDP_TDSHP_BASE+0x3E4))
#define MDP_CONTOUR_HIST_03	((UINT32P)(MDP_TDSHP_BASE+0x3E8))
#define MDP_CONTOUR_HIST_04	((UINT32P)(MDP_TDSHP_BASE+0x3EC))
#define MDP_CONTOUR_HIST_05	((UINT32P)(MDP_TDSHP_BASE+0x3F0))
#define MDP_CONTOUR_HIST_06	((UINT32P)(MDP_TDSHP_BASE+0x3F4))
#define MDP_CONTOUR_HIST_07	((UINT32P)(MDP_TDSHP_BASE+0x3F8))
#define MDP_CONTOUR_HIST_08	((UINT32P)(MDP_TDSHP_BASE+0x3FC))
#define MDP_CONTOUR_HIST_09	((UINT32P)(MDP_TDSHP_BASE+0x400))
#define MDP_CONTOUR_HIST_10	((UINT32P)(MDP_TDSHP_BASE+0x404))
#define MDP_CONTOUR_HIST_11	((UINT32P)(MDP_TDSHP_BASE+0x408))
#define MDP_CONTOUR_HIST_12	((UINT32P)(MDP_TDSHP_BASE+0x40C))
#define MDP_CONTOUR_HIST_13	((UINT32P)(MDP_TDSHP_BASE+0x410))
#define MDP_CONTOUR_HIST_14	((UINT32P)(MDP_TDSHP_BASE+0x414))
#define MDP_CONTOUR_HIST_15	((UINT32P)(MDP_TDSHP_BASE+0x418))
#define MDP_CONTOUR_HIST_16	((UINT32P)(MDP_TDSHP_BASE+0x41C))
#define MDP_DC_SKIN_RANGE0	((UINT32P)(MDP_TDSHP_BASE+0x420))
#define MDP_DC_SKIN_RANGE1	((UINT32P)(MDP_TDSHP_BASE+0x424))
#define MDP_DC_SKIN_RANGE2	((UINT32P)(MDP_TDSHP_BASE+0x428))
#define MDP_DC_SKIN_RANGE3	((UINT32P)(MDP_TDSHP_BASE+0x42C))
#define MDP_DC_SKIN_RANGE4	((UINT32P)(MDP_TDSHP_BASE+0x430))
#define MDP_DC_SKIN_RANGE5	((UINT32P)(MDP_TDSHP_BASE+0x434))

// APB Module disp_color
#define MDP_COLOR_BASE (0x1400a000)
#define MDP_COLOR_DISP_COLOR_CFG_MAIN	((UINT32P)(MDP_COLOR_BASE+0x400))
#define MDP_COLOR_DISP_COLOR_PXL_CNT_MAIN	((UINT32P)(MDP_COLOR_BASE+0x404))
#define MDP_COLOR_DISP_COLOR_LINE_CNT_MAIN	((UINT32P)(MDP_COLOR_BASE+0x408))
#define MDP_COLOR_DISP_COLOR_WIN_X_MAIN	((UINT32P)(MDP_COLOR_BASE+0x40C))
#define MDP_COLOR_DISP_COLOR_WIN_Y_MAIN	((UINT32P)(MDP_COLOR_BASE+0x410))
#define MDP_COLOR_DISP_COLOR_CH_DLY_MAIN	((UINT32P)(MDP_COLOR_BASE+0x414))
#define MDP_COLOR_DISP_COLOR_TIMING_DETECTION_0	((UINT32P)(MDP_COLOR_BASE+0x418))
#define MDP_COLOR_DISP_COLOR_TIMING_DETECTION_1	((UINT32P)(MDP_COLOR_BASE+0x41C))
#define MDP_COLOR_DISP_COLOR_DBG_CFG_MAIN	((UINT32P)(MDP_COLOR_BASE+0x420))
#define MDP_COLOR_DISP_COLOR_C_BOOST_MAIN	((UINT32P)(MDP_COLOR_BASE+0x428))
#define MDP_COLOR_DISP_COLOR_C_BOOST_MAIN_2	((UINT32P)(MDP_COLOR_BASE+0x42C))
#define MDP_COLOR_DISP_COLOR_LUMA_ADJ	((UINT32P)(MDP_COLOR_BASE+0x430))
#define MDP_COLOR_DISP_COLOR_G_PIC_ADJ_MAIN_1	((UINT32P)(MDP_COLOR_BASE+0x434))
#define MDP_COLOR_DISP_COLOR_G_PIC_ADJ_MAIN_2	((UINT32P)(MDP_COLOR_BASE+0x438))
#define MDP_COLOR_DISP_COLOR_G_PIC_ADJ_MAIN_3	((UINT32P)(MDP_COLOR_BASE+0x43C))
#define MDP_COLOR_DISP_COLOR_Y_FTN_1_0_MAIN	((UINT32P)(MDP_COLOR_BASE+0x440))
#define MDP_COLOR_DISP_COLOR_Y_FTN_3_2_MAIN	((UINT32P)(MDP_COLOR_BASE+0x444))
#define MDP_COLOR_DISP_COLOR_Y_FTN_5_4_MAIN	((UINT32P)(MDP_COLOR_BASE+0x448))
#define MDP_COLOR_DISP_COLOR_Y_FTN_7_6_MAIN	((UINT32P)(MDP_COLOR_BASE+0x44C))
#define MDP_COLOR_DISP_COLOR_Y_FTN_9_8_MAIN	((UINT32P)(MDP_COLOR_BASE+0x450))
#define MDP_COLOR_DISP_COLOR_Y_FTN_11_10_MAIN	((UINT32P)(MDP_COLOR_BASE+0x454))
#define MDP_COLOR_DISP_COLOR_Y_FTN_13_12_MAIN	((UINT32P)(MDP_COLOR_BASE+0x458))
#define MDP_COLOR_DISP_COLOR_Y_FTN_15_14_MAIN	((UINT32P)(MDP_COLOR_BASE+0x45C))
#define MDP_COLOR_DISP_COLOR_Y_FTN_17_16_MAIN	((UINT32P)(MDP_COLOR_BASE+0x460))
#define MDP_COLOR_DISP_COLOR_Y_FTN_19_18_MAIN	((UINT32P)(MDP_COLOR_BASE+0x464))
#define MDP_COLOR_DISP_COLOR_Y_FTN_21_20_MAIN	((UINT32P)(MDP_COLOR_BASE+0x468))
#define MDP_COLOR_DISP_COLOR_Y_FTN_23_22_MAIN	((UINT32P)(MDP_COLOR_BASE+0x46C))
#define MDP_COLOR_DISP_COLOR_Y_FTN_25_24_MAIN	((UINT32P)(MDP_COLOR_BASE+0x470))
#define MDP_COLOR_DISP_COLOR_Y_FTN_27_26_MAIN	((UINT32P)(MDP_COLOR_BASE+0x474))
#define MDP_COLOR_DISP_COLOR_Y_FTN_29_28_MAIN	((UINT32P)(MDP_COLOR_BASE+0x478))
#define MDP_COLOR_DISP_COLOR_Y_FTN_31_30_MAIN	((UINT32P)(MDP_COLOR_BASE+0x47C))
#define MDP_COLOR_DISP_COLOR_Y_FTN_32_MAIN	((UINT32P)(MDP_COLOR_BASE+0x480))
#define MDP_COLOR_DISP_COLOR_POS_MAIN	((UINT32P)(MDP_COLOR_BASE+0x484))
#define MDP_COLOR_DISP_COLOR_INK_DATA_MAIN	((UINT32P)(MDP_COLOR_BASE+0x488))
#define MDP_COLOR_DISP_COLOR_INK_DATA_MAIN_CR	((UINT32P)(MDP_COLOR_BASE+0x48C))
#define MDP_COLOR_DISP_COLOR_CAP_IN_DATA_MAIN	((UINT32P)(MDP_COLOR_BASE+0x490))
#define MDP_COLOR_DISP_COLOR_CAP_IN_DATA_MAIN_CR	((UINT32P)(MDP_COLOR_BASE+0x494))
#define MDP_COLOR_DISP_COLOR_CAP_OUT_DATA_MAIN	((UINT32P)(MDP_COLOR_BASE+0x498))
#define MDP_COLOR_DISP_COLOR_CAP_OUT_DATA_MAIN_CR	((UINT32P)(MDP_COLOR_BASE+0x49C))
#define MDP_COLOR_DISP_COLOR_Y_SLOPE_1_0_MAIN	((UINT32P)(MDP_COLOR_BASE+0x4A0))
#define MDP_COLOR_DISP_COLOR_Y_SLOPE_3_2_MAIN	((UINT32P)(MDP_COLOR_BASE+0x4A4))
#define MDP_COLOR_DISP_COLOR_Y_SLOPE_5_4_MAIN	((UINT32P)(MDP_COLOR_BASE+0x4A8))
#define MDP_COLOR_DISP_COLOR_Y_SLOPE_7_6_MAIN	((UINT32P)(MDP_COLOR_BASE+0x4AC))
#define MDP_COLOR_DISP_COLOR_Y_SLOPE_9_8_MAIN	((UINT32P)(MDP_COLOR_BASE+0x4B0))
#define MDP_COLOR_DISP_COLOR_Y_SLOPE_11_10_MAIN	((UINT32P)(MDP_COLOR_BASE+0x4B4))
#define MDP_COLOR_DISP_COLOR_Y_SLOPE_13_12_MAIN	((UINT32P)(MDP_COLOR_BASE+0x4B8))
#define MDP_COLOR_DISP_COLOR_Y_SLOPE_15_14_MAIN	((UINT32P)(MDP_COLOR_BASE+0x4BC))
#define MDP_COLOR_DISP_COLOR_LOCAL_SAT_1	((UINT32P)(MDP_COLOR_BASE+0x4C0))
#define MDP_COLOR_DISP_COLOR_LOCAL_SAT_2	((UINT32P)(MDP_COLOR_BASE+0x4C4))
#define MDP_COLOR_DISP_COLOR_LOCAL_SAT_3	((UINT32P)(MDP_COLOR_BASE+0x4C8))
#define MDP_COLOR_DISP_COLOR_LOCAL_SAT_4	((UINT32P)(MDP_COLOR_BASE+0x4CC))
#define MDP_COLOR_DISP_COLOR_LOCAL_SAT_5	((UINT32P)(MDP_COLOR_BASE+0x4D0))
#define MDP_COLOR_DISP_COLOR_LOCAL_SAT_6	((UINT32P)(MDP_COLOR_BASE+0x4D4))
#define MDP_COLOR_DISP_COLOR_LOCAL_SAT_7	((UINT32P)(MDP_COLOR_BASE+0x4D8))
#define MDP_COLOR_DISP_COLOR_LOCAL_SAT_8	((UINT32P)(MDP_COLOR_BASE+0x4DC))
#define MDP_COLOR_DISP_COLOR_LOCAL_SAT_9	((UINT32P)(MDP_COLOR_BASE+0x4E0))
#define MDP_COLOR_DISP_COLOR_LOCAL_SAT_10	((UINT32P)(MDP_COLOR_BASE+0x4E4))
#define MDP_COLOR_DISP_COLOR_LOCAL_SAT_11	((UINT32P)(MDP_COLOR_BASE+0x4E8))
#define MDP_COLOR_DISP_COLOR_LOCAL_SAT_12	((UINT32P)(MDP_COLOR_BASE+0x4EC))
#define MDP_COLOR_DISP_COLOR_CCMP_GROUP_1	((UINT32P)(MDP_COLOR_BASE+0x500))
#define MDP_COLOR_DISP_COLOR_CCMP_GROUP_2	((UINT32P)(MDP_COLOR_BASE+0x504))
#define MDP_COLOR_DISP_COLOR_CCMP_GROUP_3	((UINT32P)(MDP_COLOR_BASE+0x508))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_00	((UINT32P)(MDP_COLOR_BASE+0x520))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_01	((UINT32P)(MDP_COLOR_BASE+0x524))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_02	((UINT32P)(MDP_COLOR_BASE+0x528))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_03	((UINT32P)(MDP_COLOR_BASE+0x52C))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_04	((UINT32P)(MDP_COLOR_BASE+0x530))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_05	((UINT32P)(MDP_COLOR_BASE+0x534))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_06	((UINT32P)(MDP_COLOR_BASE+0x538))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_07	((UINT32P)(MDP_COLOR_BASE+0x53C))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_08	((UINT32P)(MDP_COLOR_BASE+0x540))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_09	((UINT32P)(MDP_COLOR_BASE+0x544))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_10	((UINT32P)(MDP_COLOR_BASE+0x548))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_11	((UINT32P)(MDP_COLOR_BASE+0x54C))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_12	((UINT32P)(MDP_COLOR_BASE+0x550))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_13	((UINT32P)(MDP_COLOR_BASE+0x554))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_14	((UINT32P)(MDP_COLOR_BASE+0x558))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_15	((UINT32P)(MDP_COLOR_BASE+0x55C))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_16	((UINT32P)(MDP_COLOR_BASE+0x560))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_17	((UINT32P)(MDP_COLOR_BASE+0x564))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_18	((UINT32P)(MDP_COLOR_BASE+0x568))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_19	((UINT32P)(MDP_COLOR_BASE+0x56C))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_20	((UINT32P)(MDP_COLOR_BASE+0x570))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_21	((UINT32P)(MDP_COLOR_BASE+0x574))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_22	((UINT32P)(MDP_COLOR_BASE+0x578))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_23	((UINT32P)(MDP_COLOR_BASE+0x57C))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_24	((UINT32P)(MDP_COLOR_BASE+0x580))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_25	((UINT32P)(MDP_COLOR_BASE+0x584))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_26	((UINT32P)(MDP_COLOR_BASE+0x588))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_27	((UINT32P)(MDP_COLOR_BASE+0x58C))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_28	((UINT32P)(MDP_COLOR_BASE+0x590))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_29	((UINT32P)(MDP_COLOR_BASE+0x594))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_30	((UINT32P)(MDP_COLOR_BASE+0x598))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_31	((UINT32P)(MDP_COLOR_BASE+0x59C))
#define MDP_COLOR_DISP_COLOR_LUMA_HIST_32	((UINT32P)(MDP_COLOR_BASE+0x5A0))
#define MDP_COLOR_DISP_COLOR_LUMA_SUM	((UINT32P)(MDP_COLOR_BASE+0x5A4))
#define MDP_COLOR_DISP_COLOR_LUMA_MIN_MAX	((UINT32P)(MDP_COLOR_BASE+0x5A8))
#define MDP_COLOR_DISP_COLOR_SAT_SUM	((UINT32P)(MDP_COLOR_BASE+0x5AC))
#define MDP_COLOR_DISP_COLOR_LOCAL_HUE_1	((UINT32P)(MDP_COLOR_BASE+0x600))
#define MDP_COLOR_DISP_COLOR_LOCAL_HUE_2	((UINT32P)(MDP_COLOR_BASE+0x604))
#define MDP_COLOR_DISP_COLOR_LOCAL_HUE_3	((UINT32P)(MDP_COLOR_BASE+0x608))
#define MDP_COLOR_DISP_COLOR_LOCAL_HUE_4	((UINT32P)(MDP_COLOR_BASE+0x60C))
#define MDP_COLOR_DISP_COLOR_LOCAL_HUE_5	((UINT32P)(MDP_COLOR_BASE+0x610))
#define MDP_COLOR_DISP_COLOR_LOCAL_HUE_6	((UINT32P)(MDP_COLOR_BASE+0x614))
#define MDP_COLOR_DISP_COLOR_LOCAL_HUE_7	((UINT32P)(MDP_COLOR_BASE+0x618))
#define MDP_COLOR_DISP_COLOR_LOCAL_HUE_8	((UINT32P)(MDP_COLOR_BASE+0x61C))
#define MDP_COLOR_DISP_COLOR_LOCAL_HUE_CD_0	((UINT32P)(MDP_COLOR_BASE+0x620))
#define MDP_COLOR_DISP_COLOR_LOCAL_HUE_CD_1	((UINT32P)(MDP_COLOR_BASE+0x624))
#define MDP_COLOR_DISP_COLOR_LOCAL_HUE_CD_2	((UINT32P)(MDP_COLOR_BASE+0x628))
#define MDP_COLOR_DISP_COLOR_LOCAL_HUE_CD_3	((UINT32P)(MDP_COLOR_BASE+0x62C))
#define MDP_COLOR_DISP_COLOR_LOCAL_HUE_CD_4	((UINT32P)(MDP_COLOR_BASE+0x630))
#define MDP_COLOR_DISP_COLOR_LOCAL_HUE_CD_5	((UINT32P)(MDP_COLOR_BASE+0x634))
#define MDP_COLOR_DISP_COLOR_LOCAL_HUE_CD_6	((UINT32P)(MDP_COLOR_BASE+0x638))
#define MDP_COLOR_DISP_COLOR_Y_FTN2_1_0_MAIN	((UINT32P)(MDP_COLOR_BASE+0x640))
#define MDP_COLOR_DISP_COLOR_Y_FTN2_3_2_MAIN	((UINT32P)(MDP_COLOR_BASE+0x644))
#define MDP_COLOR_DISP_COLOR_Y_FTN2_5_4_MAIN	((UINT32P)(MDP_COLOR_BASE+0x648))
#define MDP_COLOR_DISP_COLOR_Y_FTN2_7_6_MAIN	((UINT32P)(MDP_COLOR_BASE+0x64C))
#define MDP_COLOR_DISP_COLOR_Y_FTN2_9_8_MAIN	((UINT32P)(MDP_COLOR_BASE+0x650))
#define MDP_COLOR_DISP_COLOR_Y_FTN2_11_10_MAIN	((UINT32P)(MDP_COLOR_BASE+0x654))
#define MDP_COLOR_DISP_COLOR_Y_FTN2_13_12_MAIN	((UINT32P)(MDP_COLOR_BASE+0x658))
#define MDP_COLOR_DISP_COLOR_Y_FTN2_15_14_MAIN	((UINT32P)(MDP_COLOR_BASE+0x65C))
#define MDP_COLOR_DISP_COLOR_Y_FTN2_17_16_MAIN	((UINT32P)(MDP_COLOR_BASE+0x660))
#define MDP_COLOR_DISP_COLOR_Y_FTN2_19_18_MAIN	((UINT32P)(MDP_COLOR_BASE+0x664))
#define MDP_COLOR_DISP_COLOR_Y_FTN2_21_20_MAIN	((UINT32P)(MDP_COLOR_BASE+0x668))
#define MDP_COLOR_DISP_COLOR_Y_FTN2_23_22_MAIN	((UINT32P)(MDP_COLOR_BASE+0x66C))
#define MDP_COLOR_DISP_COLOR_Y_FTN2_25_24_MAIN	((UINT32P)(MDP_COLOR_BASE+0x670))
#define MDP_COLOR_DISP_COLOR_Y_FTN2_27_26_MAIN	((UINT32P)(MDP_COLOR_BASE+0x674))
#define MDP_COLOR_DISP_COLOR_Y_FTN2_29_28_MAIN	((UINT32P)(MDP_COLOR_BASE+0x678))
#define MDP_COLOR_DISP_COLOR_Y_FTN2_31_30_MAIN	((UINT32P)(MDP_COLOR_BASE+0x67C))
#define MDP_COLOR_DISP_COLOR_Y_FTN2_32_MAIN	((UINT32P)(MDP_COLOR_BASE+0x680))
#define MDP_COLOR_DISP_COLOR_Y_FTN2_33_MAIN	((UINT32P)(MDP_COLOR_BASE+0x684))
#define MDP_COLOR_DISP_COLOR_Y_FTN2_34_MAIN	((UINT32P)(MDP_COLOR_BASE+0x688))
#define MDP_COLOR_DISP_COLOR_Y_FTN2_35_MAIN	((UINT32P)(MDP_COLOR_BASE+0x68C))
#define MDP_COLOR_DISP_COLOR_TWO_D_WINDOW_1	((UINT32P)(MDP_COLOR_BASE+0x740))
#define MDP_COLOR_DISP_COLOR_TWO_D_WINDOW_2	((UINT32P)(MDP_COLOR_BASE+0x744))
#define MDP_COLOR_DISP_COLOR_TWO_D_WINDOW_3	((UINT32P)(MDP_COLOR_BASE+0x748))
#define MDP_COLOR_DISP_COLOR_TWO_D_W1_RESULT	((UINT32P)(MDP_COLOR_BASE+0x74C))
#define MDP_COLOR_DISP_COLOR_TWO_D_W2_RESULT	((UINT32P)(MDP_COLOR_BASE+0x750))
#define MDP_COLOR_DISP_COLOR_TWO_D_W3_RESULT	((UINT32P)(MDP_COLOR_BASE+0x754))
#define MDP_COLOR_DISP_COLOR_SAT_HIST_CFG_MAIN	((UINT32P)(MDP_COLOR_BASE+0x760))
#define MDP_COLOR_DISP_COLOR_SAT_HIST_CFG_MAIN_2	((UINT32P)(MDP_COLOR_BASE+0x764))
#define MDP_COLOR_DISP_COLOR_SAT_HIST_X_CFG_MAIN	((UINT32P)(MDP_COLOR_BASE+0x768))
#define MDP_COLOR_DISP_COLOR_SAT_HIST_Y_CFG_MAIN	((UINT32P)(MDP_COLOR_BASE+0x76C))
#define MDP_COLOR_DISP_COLOR_SAT_HIST_1_0_MAIN	((UINT32P)(MDP_COLOR_BASE+0x770))
#define MDP_COLOR_DISP_COLOR_SAT_HIST_3_2_MAIN	((UINT32P)(MDP_COLOR_BASE+0x774))
#define MDP_COLOR_DISP_COLOR_SAT_HIST_5_4_MAIN	((UINT32P)(MDP_COLOR_BASE+0x778))
#define MDP_COLOR_DISP_COLOR_SAT_HIST_7_6_MAIN	((UINT32P)(MDP_COLOR_BASE+0x77C))
#define MDP_COLOR_DISP_COLOR_RESERVED_0	((UINT32P)(MDP_COLOR_BASE+0x780))
#define MDP_COLOR_DISP_COLOR_RESERVED_1	((UINT32P)(MDP_COLOR_BASE+0x784))
#define MDP_COLOR_DISP_COLOR_BWS_1	((UINT32P)(MDP_COLOR_BASE+0x798))
#define MDP_COLOR_DISP_COLOR_BWS_2	((UINT32P)(MDP_COLOR_BASE+0x79C))
#define MDP_COLOR_DISP_COLOR_HUE_HIST_CFG_MAIN	((UINT32P)(MDP_COLOR_BASE+0x7A0))
#define MDP_COLOR_DISP_COLOR_HUE_HIST_CFG_MAIN_1	((UINT32P)(MDP_COLOR_BASE+0x7A4))
#define MDP_COLOR_DISP_COLOR_HUE_HIST_1_1_MAIN	((UINT32P)(MDP_COLOR_BASE+0x7A8))
#define MDP_COLOR_DISP_COLOR_HUE_HIST_3_2_MAIN	((UINT32P)(MDP_COLOR_BASE+0x7AC))
#define MDP_COLOR_DISP_COLOR_HUE_HIST_5_4_MAIN	((UINT32P)(MDP_COLOR_BASE+0x7B0))
#define MDP_COLOR_DISP_COLOR_HUE_HIST_7_6_MAIN	((UINT32P)(MDP_COLOR_BASE+0x7B4))
#define MDP_COLOR_DISP_COLOR_CRC_0	((UINT32P)(MDP_COLOR_BASE+0x7E0))
#define MDP_COLOR_DISP_COLOR_CRC_1	((UINT32P)(MDP_COLOR_BASE+0x7E4))
#define MDP_COLOR_DISP_COLOR_CRC_2	((UINT32P)(MDP_COLOR_BASE+0x7E8))
#define MDP_COLOR_DISP_COLOR_CRC_3	((UINT32P)(MDP_COLOR_BASE+0x7EC))
#define MDP_COLOR_DISP_COLOR_CRC_4	((UINT32P)(MDP_COLOR_BASE+0x7F0))
#define MDP_COLOR_DISP_COLOR_LCOLORNOISE_1	((UINT32P)(MDP_COLOR_BASE+0x7F4))
#define MDP_COLOR_DISP_COLOR_LCOLORNOISE_2	((UINT32P)(MDP_COLOR_BASE+0x7F8))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_GAIN1_0	((UINT32P)(MDP_COLOR_BASE+0x7FC))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_GAIN1_1	((UINT32P)(MDP_COLOR_BASE+0x800))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_GAIN1_2	((UINT32P)(MDP_COLOR_BASE+0x804))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_GAIN1_3	((UINT32P)(MDP_COLOR_BASE+0x808))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_GAIN1_4	((UINT32P)(MDP_COLOR_BASE+0x80C))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_GAIN2_0	((UINT32P)(MDP_COLOR_BASE+0x810))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_GAIN2_1	((UINT32P)(MDP_COLOR_BASE+0x814))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_GAIN2_2	((UINT32P)(MDP_COLOR_BASE+0x818))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_GAIN2_3	((UINT32P)(MDP_COLOR_BASE+0x81C))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_GAIN2_4	((UINT32P)(MDP_COLOR_BASE+0x820))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_GAIN3_0	((UINT32P)(MDP_COLOR_BASE+0x824))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_GAIN3_1	((UINT32P)(MDP_COLOR_BASE+0x828))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_GAIN3_2	((UINT32P)(MDP_COLOR_BASE+0x82C))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_GAIN3_3	((UINT32P)(MDP_COLOR_BASE+0x830))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_GAIN3_4	((UINT32P)(MDP_COLOR_BASE+0x834))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_POINT1_0	((UINT32P)(MDP_COLOR_BASE+0x838))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_POINT1_1	((UINT32P)(MDP_COLOR_BASE+0x83C))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_POINT1_2	((UINT32P)(MDP_COLOR_BASE+0x840))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_POINT1_3	((UINT32P)(MDP_COLOR_BASE+0x844))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_POINT1_4	((UINT32P)(MDP_COLOR_BASE+0x848))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_POINT2_0	((UINT32P)(MDP_COLOR_BASE+0x84C))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_POINT2_1	((UINT32P)(MDP_COLOR_BASE+0x850))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_POINT2_2	((UINT32P)(MDP_COLOR_BASE+0x854))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_POINT2_3	((UINT32P)(MDP_COLOR_BASE+0x858))
#define MDP_COLOR_DISP_COLOR_PARTIAL_SAT_POINT2_4	((UINT32P)(MDP_COLOR_BASE+0x85C))
#define MDP_COLOR_DISP_COLOR_CM_CONTROL	((UINT32P)(MDP_COLOR_BASE+0x860))
#define MDP_COLOR_DISP_COLOR_CM_W1_HUE_0	((UINT32P)(MDP_COLOR_BASE+0x864))
#define MDP_COLOR_DISP_COLOR_CM_W1_HUE_1	((UINT32P)(MDP_COLOR_BASE+0x868))
#define MDP_COLOR_DISP_COLOR_CM_W1_HUE_2	((UINT32P)(MDP_COLOR_BASE+0x86C))
#define MDP_COLOR_DISP_COLOR_CM_W1_HUE_3	((UINT32P)(MDP_COLOR_BASE+0x870))
#define MDP_COLOR_DISP_COLOR_CM_W1_HUE_4	((UINT32P)(MDP_COLOR_BASE+0x874))
#define MDP_COLOR_DISP_COLOR_CM_W1_LUMA_0	((UINT32P)(MDP_COLOR_BASE+0x878))
#define MDP_COLOR_DISP_COLOR_CM_W1_LUMA_1	((UINT32P)(MDP_COLOR_BASE+0x87C))
#define MDP_COLOR_DISP_COLOR_CM_W1_LUMA_2	((UINT32P)(MDP_COLOR_BASE+0x880))
#define MDP_COLOR_DISP_COLOR_CM_W1_LUMA_3	((UINT32P)(MDP_COLOR_BASE+0x884))
#define MDP_COLOR_DISP_COLOR_CM_W1_LUMA_4	((UINT32P)(MDP_COLOR_BASE+0x888))
#define MDP_COLOR_DISP_COLOR_CM_W1_SAT_0	((UINT32P)(MDP_COLOR_BASE+0x88C))
#define MDP_COLOR_DISP_COLOR_CM_W1_SAT_1	((UINT32P)(MDP_COLOR_BASE+0x890))
#define MDP_COLOR_DISP_COLOR_CM_W1_SAT_2	((UINT32P)(MDP_COLOR_BASE+0x894))
#define MDP_COLOR_DISP_COLOR_CM_W1_SAT_3	((UINT32P)(MDP_COLOR_BASE+0x898))
#define MDP_COLOR_DISP_COLOR_CM_W1_SAT_4	((UINT32P)(MDP_COLOR_BASE+0x89C))
#define MDP_COLOR_DISP_COLOR_CM_W2_HUE_0	((UINT32P)(MDP_COLOR_BASE+0x8A0))
#define MDP_COLOR_DISP_COLOR_CM_W2_HUE_1	((UINT32P)(MDP_COLOR_BASE+0x8A4))
#define MDP_COLOR_DISP_COLOR_CM_W2_HUE_2	((UINT32P)(MDP_COLOR_BASE+0x8A8))
#define MDP_COLOR_DISP_COLOR_CM_W2_HUE_3	((UINT32P)(MDP_COLOR_BASE+0x8AC))
#define MDP_COLOR_DISP_COLOR_CM_W2_HUE_4	((UINT32P)(MDP_COLOR_BASE+0x8B0))
#define MDP_COLOR_DISP_COLOR_CM_W2_LUMA_0	((UINT32P)(MDP_COLOR_BASE+0x8B4))
#define MDP_COLOR_DISP_COLOR_CM_W2_LUMA_1	((UINT32P)(MDP_COLOR_BASE+0x8B8))
#define MDP_COLOR_DISP_COLOR_CM_W2_LUMA_2	((UINT32P)(MDP_COLOR_BASE+0x8BC))
#define MDP_COLOR_DISP_COLOR_CM_W2_LUMA_3	((UINT32P)(MDP_COLOR_BASE+0x8C0))
#define MDP_COLOR_DISP_COLOR_CM_W2_LUMA_4	((UINT32P)(MDP_COLOR_BASE+0x8C4))
#define MDP_COLOR_DISP_COLOR_CM_W2_SAT_0	((UINT32P)(MDP_COLOR_BASE+0x8C8))
#define MDP_COLOR_DISP_COLOR_CM_W2_SAT_1	((UINT32P)(MDP_COLOR_BASE+0x8CC))
#define MDP_COLOR_DISP_COLOR_CM_W2_SAT_2	((UINT32P)(MDP_COLOR_BASE+0x8D0))
#define MDP_COLOR_DISP_COLOR_CM_W2_SAT_3	((UINT32P)(MDP_COLOR_BASE+0x8D4))
#define MDP_COLOR_DISP_COLOR_CM_W2_SAT_4	((UINT32P)(MDP_COLOR_BASE+0x8D8))
#define MDP_COLOR_DISP_COLOR_CM_W3_HUE_0	((UINT32P)(MDP_COLOR_BASE+0x8DC))
#define MDP_COLOR_DISP_COLOR_CM_W3_HUE_1	((UINT32P)(MDP_COLOR_BASE+0x8E0))
#define MDP_COLOR_DISP_COLOR_CM_W3_HUE_2	((UINT32P)(MDP_COLOR_BASE+0x8E4))
#define MDP_COLOR_DISP_COLOR_CM_W3_HUE_3	((UINT32P)(MDP_COLOR_BASE+0x8E8))
#define MDP_COLOR_DISP_COLOR_CM_W3_HUE_4	((UINT32P)(MDP_COLOR_BASE+0x8EC))
#define MDP_COLOR_DISP_COLOR_CM_W3_LUMA_0	((UINT32P)(MDP_COLOR_BASE+0x8F0))
#define MDP_COLOR_DISP_COLOR_CM_W3_LUMA_1	((UINT32P)(MDP_COLOR_BASE+0x8F4))
#define MDP_COLOR_DISP_COLOR_CM_W3_LUMA_2	((UINT32P)(MDP_COLOR_BASE+0x8F8))
#define MDP_COLOR_DISP_COLOR_CM_W3_LUMA_3	((UINT32P)(MDP_COLOR_BASE+0x8FC))
#define MDP_COLOR_DISP_COLOR_CM_W3_LUMA_4	((UINT32P)(MDP_COLOR_BASE+0x900))
#define MDP_COLOR_DISP_COLOR_CM_W3_SAT_0	((UINT32P)(MDP_COLOR_BASE+0x904))
#define MDP_COLOR_DISP_COLOR_CM_W3_SAT_1	((UINT32P)(MDP_COLOR_BASE+0x908))
#define MDP_COLOR_DISP_COLOR_CM_W3_SAT_2	((UINT32P)(MDP_COLOR_BASE+0x90C))
#define MDP_COLOR_DISP_COLOR_CM_W3_SAT_3	((UINT32P)(MDP_COLOR_BASE+0x910))
#define MDP_COLOR_DISP_COLOR_CM_W3_SAT_4	((UINT32P)(MDP_COLOR_BASE+0x914))
#define MDP_COLOR_DISP_COLOR_CM_W1_DELTA_0	((UINT32P)(MDP_COLOR_BASE+0x918))
#define MDP_COLOR_DISP_COLOR_CM_W1_DELTA_1	((UINT32P)(MDP_COLOR_BASE+0x91C))
#define MDP_COLOR_DISP_COLOR_CM_W2_DELTA_0	((UINT32P)(MDP_COLOR_BASE+0x920))
#define MDP_COLOR_DISP_COLOR_CM_W2_DELTA_1	((UINT32P)(MDP_COLOR_BASE+0x924))
#define MDP_COLOR_DISP_COLOR_CM_W3_DELTA_0	((UINT32P)(MDP_COLOR_BASE+0x928))
#define MDP_COLOR_DISP_COLOR_CM_W3_DELTA_1	((UINT32P)(MDP_COLOR_BASE+0x92C))
#define MDP_COLOR_DISP_COLOR_START	((UINT32P)(MDP_COLOR_BASE+0xC00))
#define MDP_COLOR_DISP_COLOR_INTEN	((UINT32P)(MDP_COLOR_BASE+0xC04))
#define MDP_COLOR_DISP_COLOR_INTSTA	((UINT32P)(MDP_COLOR_BASE+0xC08))
#define MDP_COLOR_DISP_COLOR_OUT_SEL	((UINT32P)(MDP_COLOR_BASE+0xC0C))
#define MDP_COLOR_DISP_COLOR_FRAME_DONE_DEL	((UINT32P)(MDP_COLOR_BASE+0xC10))
#define MDP_COLOR_DISP_COLOR_CRC	((UINT32P)(MDP_COLOR_BASE+0xC14))
#define MDP_COLOR_DISP_COLOR_SW_SCRATCH	((UINT32P)(MDP_COLOR_BASE+0xC18))
#define MDP_COLOR_DISP_COLOR_RDY_SEL	((UINT32P)(MDP_COLOR_BASE+0xC20))
#define MDP_COLOR_DISP_COLOR_RDY_SEL_EN	((UINT32P)(MDP_COLOR_BASE+0xC24))
#define MDP_COLOR_DISP_COLOR_CK_ON	((UINT32P)(MDP_COLOR_BASE+0xC28))
#define MDP_COLOR_DISP_COLOR_INTERNAL_IP_WIDTH	((UINT32P)(MDP_COLOR_BASE+0xC50))
#define MDP_COLOR_DISP_COLOR_INTERNAL_IP_HEIGHT	((UINT32P)(MDP_COLOR_BASE+0xC54))
#define MDP_COLOR_DISP_COLOR_CM1_EN	((UINT32P)(MDP_COLOR_BASE+0xC60))
#define MDP_COLOR_DISP_COLOR_CM2_EN	((UINT32P)(MDP_COLOR_BASE+0xCA0))
#define MDP_COLOR_DISP_COLOR_SHADOW_CTRL	((UINT32P)(MDP_COLOR_BASE+0xCB0))
#define MDP_COLOR_DISP_COLOR_R0_CRC	((UINT32P)(MDP_COLOR_BASE+0xCF0))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y0_0	((UINT32P)(MDP_COLOR_BASE+0xCF4))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y0_1	((UINT32P)(MDP_COLOR_BASE+0xCF8))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y0_2	((UINT32P)(MDP_COLOR_BASE+0xCFC))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y0_3	((UINT32P)(MDP_COLOR_BASE+0xD00))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y0_4	((UINT32P)(MDP_COLOR_BASE+0xD04))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y64_0	((UINT32P)(MDP_COLOR_BASE+0xD08))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y64_1	((UINT32P)(MDP_COLOR_BASE+0xD0C))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y64_2	((UINT32P)(MDP_COLOR_BASE+0xD10))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y64_3	((UINT32P)(MDP_COLOR_BASE+0xD14))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y64_4	((UINT32P)(MDP_COLOR_BASE+0xD18))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y128_0	((UINT32P)(MDP_COLOR_BASE+0xD1C))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y128_1	((UINT32P)(MDP_COLOR_BASE+0xD20))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y128_2	((UINT32P)(MDP_COLOR_BASE+0xD24))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y128_3	((UINT32P)(MDP_COLOR_BASE+0xD28))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y128_4	((UINT32P)(MDP_COLOR_BASE+0xD2C))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y192_0	((UINT32P)(MDP_COLOR_BASE+0xD30))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y192_1	((UINT32P)(MDP_COLOR_BASE+0xD34))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y192_2	((UINT32P)(MDP_COLOR_BASE+0xD38))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y192_3	((UINT32P)(MDP_COLOR_BASE+0xD3C))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y192_4	((UINT32P)(MDP_COLOR_BASE+0xD40))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y256_0	((UINT32P)(MDP_COLOR_BASE+0xD44))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y256_1	((UINT32P)(MDP_COLOR_BASE+0xD48))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y256_2	((UINT32P)(MDP_COLOR_BASE+0xD4C))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y256_3	((UINT32P)(MDP_COLOR_BASE+0xD50))
#define MDP_COLOR_DISP_COLOR_S_GAIN_BY_Y256_4	((UINT32P)(MDP_COLOR_BASE+0xD54))
#define MDP_COLOR_DISP_COLOR_LSP_1	((UINT32P)(MDP_COLOR_BASE+0xD58))
#define MDP_COLOR_DISP_COLOR_LSP_2	((UINT32P)(MDP_COLOR_BASE+0xD5C))

// APB Module ovl
#define DISP_OVL0_BASE (0x1400b000)
#define DISP_OVL0_OVL_STA	((UINT32P)(DISP_OVL0_BASE+0x000))
#define DISP_OVL0_OVL_INTEN	((UINT32P)(DISP_OVL0_BASE+0x004))
#define DISP_OVL0_OVL_INTSTA	((UINT32P)(DISP_OVL0_BASE+0x008))
#define DISP_OVL0_OVL_EN	((UINT32P)(DISP_OVL0_BASE+0x00c))
#define DISP_OVL0_OVL_TRIG	((UINT32P)(DISP_OVL0_BASE+0x010))
#define DISP_OVL0_OVL_RST	((UINT32P)(DISP_OVL0_BASE+0x014))
#define DISP_OVL0_OVL_ROI_SIZE	((UINT32P)(DISP_OVL0_BASE+0x020))
#define DISP_OVL0_OVL_DATAPATH_CON	((UINT32P)(DISP_OVL0_BASE+0x024))
#define DISP_OVL0_OVL_ROI_BGCLR	((UINT32P)(DISP_OVL0_BASE+0x028))
#define DISP_OVL0_OVL_SRC_CON	((UINT32P)(DISP_OVL0_BASE+0x02c))
#define DISP_OVL0_OVL_L0_CON	((UINT32P)(DISP_OVL0_BASE+0x030))
#define DISP_OVL0_OVL_L0_CLRKEY	((UINT32P)(DISP_OVL0_BASE+0x034))
#define DISP_OVL0_OVL_L0_SRC_SIZE	((UINT32P)(DISP_OVL0_BASE+0x038))
#define DISP_OVL0_OVL_L0_OFFSET	((UINT32P)(DISP_OVL0_BASE+0x03c))
#define DISP_OVL0_OVL_L0_ADDR	((UINT32P)(DISP_OVL0_BASE+0xF40))
#define DISP_OVL0_OVL_L0_PITCH	((UINT32P)(DISP_OVL0_BASE+0x044))
#define DISP_OVL0_OVL_L0_TILE	((UINT32P)(DISP_OVL0_BASE+0x048))
#define DISP_OVL0_OVL_L0_CLIP	((UINT32P)(DISP_OVL0_BASE+0x04c))
#define DISP_OVL0_OVL_L1_CON	((UINT32P)(DISP_OVL0_BASE+0x050))
#define DISP_OVL0_OVL_L1_CLRKEY	((UINT32P)(DISP_OVL0_BASE+0x054))
#define DISP_OVL0_OVL_L1_SRC_SIZE	((UINT32P)(DISP_OVL0_BASE+0x058))
#define DISP_OVL0_OVL_L1_OFFSET	((UINT32P)(DISP_OVL0_BASE+0x05c))
#define DISP_OVL0_OVL_L1_ADDR	((UINT32P)(DISP_OVL0_BASE+0xF60))
#define DISP_OVL0_OVL_L1_PITCH	((UINT32P)(DISP_OVL0_BASE+0x064))
#define DISP_OVL0_OVL_L1_TILE	((UINT32P)(DISP_OVL0_BASE+0x068))
#define DISP_OVL0_OVL_L1_CLIP	((UINT32P)(DISP_OVL0_BASE+0x06c))
#define DISP_OVL0_OVL_L2_CON	((UINT32P)(DISP_OVL0_BASE+0x070))
#define DISP_OVL0_OVL_L2_CLRKEY	((UINT32P)(DISP_OVL0_BASE+0x074))
#define DISP_OVL0_OVL_L2_SRC_SIZE	((UINT32P)(DISP_OVL0_BASE+0x078))
#define DISP_OVL0_OVL_L2_OFFSET	((UINT32P)(DISP_OVL0_BASE+0x07c))
#define DISP_OVL0_OVL_L2_ADDR	((UINT32P)(DISP_OVL0_BASE+0xF80))
#define DISP_OVL0_OVL_L2_PITCH	((UINT32P)(DISP_OVL0_BASE+0x084))
#define DISP_OVL0_OVL_L2_TILE	((UINT32P)(DISP_OVL0_BASE+0x088))
#define DISP_OVL0_OVL_L2_CLIP	((UINT32P)(DISP_OVL0_BASE+0x08c))
#define DISP_OVL0_OVL_L3_CON	((UINT32P)(DISP_OVL0_BASE+0x090))
#define DISP_OVL0_OVL_L3_CLRKEY	((UINT32P)(DISP_OVL0_BASE+0x094))
#define DISP_OVL0_OVL_L3_SRC_SIZE	((UINT32P)(DISP_OVL0_BASE+0x098))
#define DISP_OVL0_OVL_L3_OFFSET	((UINT32P)(DISP_OVL0_BASE+0x09c))
#define DISP_OVL0_OVL_L3_ADDR	((UINT32P)(DISP_OVL0_BASE+0xFa0))
#define DISP_OVL0_OVL_L3_PITCH	((UINT32P)(DISP_OVL0_BASE+0x0a4))
#define DISP_OVL0_OVL_L3_TILE	((UINT32P)(DISP_OVL0_BASE+0x0a8))
#define DISP_OVL0_OVL_L3_CLIP	((UINT32P)(DISP_OVL0_BASE+0x0ac))
#define DISP_OVL0_OVL_RDMA0_CTRL	((UINT32P)(DISP_OVL0_BASE+0x0c0))
#define DISP_OVL0_OVL_RDMA0_MEM_TRIG	((UINT32P)(DISP_OVL0_BASE+0x0c4))
#define DISP_OVL0_OVL_RDMA0_MEM_GMC1	((UINT32P)(DISP_OVL0_BASE+0x0c8))
#define DISP_OVL0_OVL_RDMA0_MEM_SLOW	((UINT32P)(DISP_OVL0_BASE+0x0cc))
#define DISP_OVL0_OVL_RDMA0_FIFO_CTRL	((UINT32P)(DISP_OVL0_BASE+0x0d0))
#define DISP_OVL0_OVL_RDMA1_CTRL	((UINT32P)(DISP_OVL0_BASE+0x0e0))
#define DISP_OVL0_OVL_RDMA1_MEM_TRIG	((UINT32P)(DISP_OVL0_BASE+0x0e4))
#define DISP_OVL0_OVL_RDMA1_MEM_GMC1	((UINT32P)(DISP_OVL0_BASE+0x0e8))
#define DISP_OVL0_OVL_RDMA1_MEM_SLOW	((UINT32P)(DISP_OVL0_BASE+0x0ec))
#define DISP_OVL0_OVL_RDMA1_FIFO_CTRL	((UINT32P)(DISP_OVL0_BASE+0x0f0))
#define DISP_OVL0_OVL_RDMA2_CTRL	((UINT32P)(DISP_OVL0_BASE+0x100))
#define DISP_OVL0_OVL_RDMA2_MEM_TRIG	((UINT32P)(DISP_OVL0_BASE+0x104))
#define DISP_OVL0_OVL_RDMA2_MEM_GMC1	((UINT32P)(DISP_OVL0_BASE+0x108))
#define DISP_OVL0_OVL_RDMA2_MEM_SLOW	((UINT32P)(DISP_OVL0_BASE+0x10c))
#define DISP_OVL0_OVL_RDMA2_FIFO_CTRL	((UINT32P)(DISP_OVL0_BASE+0x110))
#define DISP_OVL0_OVL_RDMA3_CTRL	((UINT32P)(DISP_OVL0_BASE+0x120))
#define DISP_OVL0_OVL_RDMA3_MEM_TRIG	((UINT32P)(DISP_OVL0_BASE+0x124))
#define DISP_OVL0_OVL_RDMA3_MEM_GMC1	((UINT32P)(DISP_OVL0_BASE+0x128))
#define DISP_OVL0_OVL_RDMA3_MEM_SLOW	((UINT32P)(DISP_OVL0_BASE+0x12c))
#define DISP_OVL0_OVL_RDMA3_FIFO_CTRL	((UINT32P)(DISP_OVL0_BASE+0x130))
#define DISP_OVL0_OVL_L0_Y2R_PARA_R0	((UINT32P)(DISP_OVL0_BASE+0x134))
#define DISP_OVL0_OVL_L0_Y2R_PARA_R1	((UINT32P)(DISP_OVL0_BASE+0x138))
#define DISP_OVL0_OVL_L0_Y2R_PARA_G0	((UINT32P)(DISP_OVL0_BASE+0x13c))
#define DISP_OVL0_OVL_L0_Y2R_PARA_G1	((UINT32P)(DISP_OVL0_BASE+0x140))
#define DISP_OVL0_OVL_L0_Y2R_PARA_B0	((UINT32P)(DISP_OVL0_BASE+0x144))
#define DISP_OVL0_OVL_L0_Y2R_PARA_B1	((UINT32P)(DISP_OVL0_BASE+0x148))
#define DISP_OVL0_OVL_L0_Y2R_PARA_YUV_A_0	((UINT32P)(DISP_OVL0_BASE+0x14c))
#define DISP_OVL0_OVL_L0_Y2R_PARA_YUV_A_1	((UINT32P)(DISP_OVL0_BASE+0x150))
#define DISP_OVL0_OVL_L0_Y2R_PARA_RGB_A_0	((UINT32P)(DISP_OVL0_BASE+0x154))
#define DISP_OVL0_OVL_L0_Y2R_PARA_RGB_A_1	((UINT32P)(DISP_OVL0_BASE+0x158))
#define DISP_OVL0_OVL_L1_Y2R_PARA_R0	((UINT32P)(DISP_OVL0_BASE+0x15c))
#define DISP_OVL0_OVL_L1_Y2R_PARA_R1	((UINT32P)(DISP_OVL0_BASE+0x160))
#define DISP_OVL0_OVL_L1_Y2R_PARA_G0	((UINT32P)(DISP_OVL0_BASE+0x164))
#define DISP_OVL0_OVL_L1_Y2R_PARA_G1	((UINT32P)(DISP_OVL0_BASE+0x168))
#define DISP_OVL0_OVL_L1_Y2R_PARA_B0	((UINT32P)(DISP_OVL0_BASE+0x16c))
#define DISP_OVL0_OVL_L1_Y2R_PARA_B1	((UINT32P)(DISP_OVL0_BASE+0x170))
#define DISP_OVL0_OVL_L1_Y2R_PARA_YUV_A_0	((UINT32P)(DISP_OVL0_BASE+0x174))
#define DISP_OVL0_OVL_L1_Y2R_PARA_YUV_A_1	((UINT32P)(DISP_OVL0_BASE+0x178))
#define DISP_OVL0_OVL_L1_Y2R_PARA_RGB_A_0	((UINT32P)(DISP_OVL0_BASE+0x17c))
#define DISP_OVL0_OVL_L1_Y2R_PARA_RGB_A_1	((UINT32P)(DISP_OVL0_BASE+0x180))
#define DISP_OVL0_OVL_L2_Y2R_PARA_R0	((UINT32P)(DISP_OVL0_BASE+0x184))
#define DISP_OVL0_OVL_L2_Y2R_PARA_R1	((UINT32P)(DISP_OVL0_BASE+0x188))
#define DISP_OVL0_OVL_L2_Y2R_PARA_G0	((UINT32P)(DISP_OVL0_BASE+0x18c))
#define DISP_OVL0_OVL_L2_Y2R_PARA_G1	((UINT32P)(DISP_OVL0_BASE+0x190))
#define DISP_OVL0_OVL_L2_Y2R_PARA_B0	((UINT32P)(DISP_OVL0_BASE+0x194))
#define DISP_OVL0_OVL_L2_Y2R_PARA_B1	((UINT32P)(DISP_OVL0_BASE+0x198))
#define DISP_OVL0_OVL_L2_Y2R_PARA_YUV_A_0	((UINT32P)(DISP_OVL0_BASE+0x19c))
#define DISP_OVL0_OVL_L2_Y2R_PARA_YUV_A_1	((UINT32P)(DISP_OVL0_BASE+0x1a0))
#define DISP_OVL0_OVL_L2_Y2R_PARA_RGB_A_0	((UINT32P)(DISP_OVL0_BASE+0x1a4))
#define DISP_OVL0_OVL_L2_Y2R_PARA_RGB_A_1	((UINT32P)(DISP_OVL0_BASE+0x1a8))
#define DISP_OVL0_OVL_L3_Y2R_PARA_R0	((UINT32P)(DISP_OVL0_BASE+0x1ac))
#define DISP_OVL0_OVL_L3_Y2R_PARA_R1	((UINT32P)(DISP_OVL0_BASE+0x1b0))
#define DISP_OVL0_OVL_L3_Y2R_PARA_G0	((UINT32P)(DISP_OVL0_BASE+0x1b4))
#define DISP_OVL0_OVL_L3_Y2R_PARA_G1	((UINT32P)(DISP_OVL0_BASE+0x1b8))
#define DISP_OVL0_OVL_L3_Y2R_PARA_B0	((UINT32P)(DISP_OVL0_BASE+0x1bc))
#define DISP_OVL0_OVL_L3_Y2R_PARA_B1	((UINT32P)(DISP_OVL0_BASE+0x1c0))
#define DISP_OVL0_OVL_L3_Y2R_PARA_YUV_A_0	((UINT32P)(DISP_OVL0_BASE+0x1c4))
#define DISP_OVL0_OVL_L3_Y2R_PARA_YUV_A_1	((UINT32P)(DISP_OVL0_BASE+0x1c8))
#define DISP_OVL0_OVL_L3_Y2R_PARA_RGB_A_0	((UINT32P)(DISP_OVL0_BASE+0x1cc))
#define DISP_OVL0_OVL_L3_Y2R_PARA_RGB_A_1	((UINT32P)(DISP_OVL0_BASE+0x1d0))
#define DISP_OVL0_OVL_DEBUG_SEL	((UINT32P)(DISP_OVL0_BASE+0x1d4))
#define DISP_OVL0_OVL_BLD_EXT	((UINT32P)(DISP_OVL0_BASE+0x1dc))
#define DISP_OVL0_OVL_RDMA0_MEM_GMC2	((UINT32P)(DISP_OVL0_BASE+0x1e0))
#define DISP_OVL0_OVL_RDMA1_MEM_GMC2	((UINT32P)(DISP_OVL0_BASE+0x1e4))
#define DISP_OVL0_OVL_RDMA2_MEM_GMC2	((UINT32P)(DISP_OVL0_BASE+0x1e8))
#define DISP_OVL0_OVL_RDMA3_MEM_GMC2	((UINT32P)(DISP_OVL0_BASE+0x1ec))
#define DISP_OVL0_OVL_RDMA_BURST_CON0	((UINT32P)(DISP_OVL0_BASE+0x1f0))
#define DISP_OVL0_OVL_RDMA_BURST_CON1	((UINT32P)(DISP_OVL0_BASE+0x1f4))
#define DISP_OVL0_OVL_RDMA_GREQ_NUM	((UINT32P)(DISP_OVL0_BASE+0x1f8))
#define DISP_OVL0_OVL_RDMA_GREQ_URG_NUM	((UINT32P)(DISP_OVL0_BASE+0x1fc))
#define DISP_OVL0_OVL_DUMMY_REG	((UINT32P)(DISP_OVL0_BASE+0x200))
#define DISP_OVL0_OVL_GDRDY_PRD	((UINT32P)(DISP_OVL0_BASE+0x208))
#define DISP_OVL0_OVL_RDMA_ULTRA_SRC	((UINT32P)(DISP_OVL0_BASE+0x20C))
#define DISP_OVL0_OVL_RDMA0_BUF_LOW	((UINT32P)(DISP_OVL0_BASE+0x210))
#define DISP_OVL0_OVL_RDMA1_BUF_LOW	((UINT32P)(DISP_OVL0_BASE+0x214))
#define DISP_OVL0_OVL_RDMA2_BUF_LOW	((UINT32P)(DISP_OVL0_BASE+0x218))
#define DISP_OVL0_OVL_RDMA3_BUF_LOW	((UINT32P)(DISP_OVL0_BASE+0x21c))
#define DISP_OVL0_OVL_SMI_DBG	((UINT32P)(DISP_OVL0_BASE+0x230))
#define DISP_OVL0_OVL_GREQ_LAYER_CNT	((UINT32P)(DISP_OVL0_BASE+0x234))
#define DISP_OVL0_OVL_GDRDY_PRD_NUM	((UINT32P)(DISP_OVL0_BASE+0x238))
#define DISP_OVL0_OVL_FLOW_CTRL_DBG	((UINT32P)(DISP_OVL0_BASE+0x240))
#define DISP_OVL0_OVL_ADDCON_DBG	((UINT32P)(DISP_OVL0_BASE+0x244))
#define DISP_OVL0_OVL_RDMA_CH0_DBG	((UINT32P)(DISP_OVL0_BASE+0x24c))
#define DISP_OVL0_OVL_RDMA_CH1_DBG	((UINT32P)(DISP_OVL0_BASE+0x250))
#define DISP_OVL0_OVL_RDMA_CH2_DBG	((UINT32P)(DISP_OVL0_BASE+0x254))
#define DISP_OVL0_OVL_RDMA_CH3_DBG	((UINT32P)(DISP_OVL0_BASE+0x258))
#define DISP_OVL0_OVL_L0_CLR	((UINT32P)(DISP_OVL0_BASE+0x25c))
#define DISP_OVL0_OVL_L1_CLR	((UINT32P)(DISP_OVL0_BASE+0x260))
#define DISP_OVL0_OVL_L2_CLR	((UINT32P)(DISP_OVL0_BASE+0x264))
#define DISP_OVL0_OVL_L3_CLR	((UINT32P)(DISP_OVL0_BASE+0x268))
#define DISP_OVL0_OVL_LC_CLR	((UINT32P)(DISP_OVL0_BASE+0x26C))
#define DISP_OVL0_OVL_CRC	((UINT32P)(DISP_OVL0_BASE+0x270))
#define DISP_OVL0_OVL_LC_CON	((UINT32P)(DISP_OVL0_BASE+0x280))
#define DISP_OVL0_OVL_LC_CLRKEY	((UINT32P)(DISP_OVL0_BASE+0x284))
#define DISP_OVL0_OVL_LC_SRC_SIZE	((UINT32P)(DISP_OVL0_BASE+0x288))
#define DISP_OVL0_OVL_LC_OFFSET	((UINT32P)(DISP_OVL0_BASE+0x28C))
#define DISP_OVL0_OVL_LC_SRC_SEL	((UINT32P)(DISP_OVL0_BASE+0x290))
#define DISP_OVL0_OVL_BANK_CON	((UINT32P)(DISP_OVL0_BASE+0x29C))
#define DISP_OVL0_OVL_FUNC_DCM0	((UINT32P)(DISP_OVL0_BASE+0x2a0))
#define DISP_OVL0_OVL_FUNC_DCM1	((UINT32P)(DISP_OVL0_BASE+0x2a4))
#define DISP_OVL0_OVL_DVFS_L0_ROI	((UINT32P)(DISP_OVL0_BASE+0x2b0))
#define DISP_OVL0_OVL_DVFS_L1_ROI	((UINT32P)(DISP_OVL0_BASE+0x2b4))
#define DISP_OVL0_OVL_DVFS_L2_ROI	((UINT32P)(DISP_OVL0_BASE+0x2b8))
#define DISP_OVL0_OVL_DVFS_L3_ROI	((UINT32P)(DISP_OVL0_BASE+0x2bc))
#define DISP_OVL0_OVL_DVFS_EL0_ROI	((UINT32P)(DISP_OVL0_BASE+0x2c0))
#define DISP_OVL0_OVL_DVFS_EL1_ROI	((UINT32P)(DISP_OVL0_BASE+0x2c4))
#define DISP_OVL0_OVL_DVFS_EL2_ROI	((UINT32P)(DISP_OVL0_BASE+0x2c8))
#define DISP_OVL0_OVL_DATAPATH_EXT_CON	((UINT32P)(DISP_OVL0_BASE+0x324))
#define DISP_OVL0_OVL_EL0_CON	((UINT32P)(DISP_OVL0_BASE+0x330))
#define DISP_OVL0_OVL_EL0_CLRKEY	((UINT32P)(DISP_OVL0_BASE+0x334))
#define DISP_OVL0_OVL_EL0_SRC_SIZE	((UINT32P)(DISP_OVL0_BASE+0x338))
#define DISP_OVL0_OVL_EL0_OFFSET	((UINT32P)(DISP_OVL0_BASE+0x33c))
#define DISP_OVL0_OVL_EL0_ADDR	((UINT32P)(DISP_OVL0_BASE+0xFB0))
#define DISP_OVL0_OVL_EL0_PITCH	((UINT32P)(DISP_OVL0_BASE+0x344))
#define DISP_OVL0_OVL_EL0_TILE	((UINT32P)(DISP_OVL0_BASE+0x348))
#define DISP_OVL0_OVL_EL0_CLIP	((UINT32P)(DISP_OVL0_BASE+0x34c))
#define DISP_OVL0_OVL_EL1_CON	((UINT32P)(DISP_OVL0_BASE+0x350))
#define DISP_OVL0_OVL_EL1_CLRKEY	((UINT32P)(DISP_OVL0_BASE+0x354))
#define DISP_OVL0_OVL_EL1_SRC_SIZE	((UINT32P)(DISP_OVL0_BASE+0x358))
#define DISP_OVL0_OVL_EL1_OFFSET	((UINT32P)(DISP_OVL0_BASE+0x35c))
#define DISP_OVL0_OVL_EL1_ADDR	((UINT32P)(DISP_OVL0_BASE+0xFB4))
#define DISP_OVL0_OVL_EL1_PITCH	((UINT32P)(DISP_OVL0_BASE+0x364))
#define DISP_OVL0_OVL_EL1_TILE	((UINT32P)(DISP_OVL0_BASE+0x368))
#define DISP_OVL0_OVL_EL1_CLIP	((UINT32P)(DISP_OVL0_BASE+0x36c))
#define DISP_OVL0_OVL_EL2_CON	((UINT32P)(DISP_OVL0_BASE+0x370))
#define DISP_OVL0_OVL_EL2_CLRKEY	((UINT32P)(DISP_OVL0_BASE+0x374))
#define DISP_OVL0_OVL_EL2_SRC_SIZE	((UINT32P)(DISP_OVL0_BASE+0x378))
#define DISP_OVL0_OVL_EL2_OFFSET	((UINT32P)(DISP_OVL0_BASE+0x37c))
#define DISP_OVL0_OVL_EL2_ADDR	((UINT32P)(DISP_OVL0_BASE+0xFB8))
#define DISP_OVL0_OVL_EL2_PITCH	((UINT32P)(DISP_OVL0_BASE+0x384))
#define DISP_OVL0_OVL_EL2_TILE	((UINT32P)(DISP_OVL0_BASE+0x388))
#define DISP_OVL0_OVL_EL2_CLIP	((UINT32P)(DISP_OVL0_BASE+0x38c))
#define DISP_OVL0_OVL_EL0_CLR	((UINT32P)(DISP_OVL0_BASE+0x390))
#define DISP_OVL0_OVL_EL1_CLR	((UINT32P)(DISP_OVL0_BASE+0x394))
#define DISP_OVL0_OVL_EL2_CLR	((UINT32P)(DISP_OVL0_BASE+0x398))
#define DISP_OVL0_OVL_EL0_HDR_ADDR	((UINT32P)(DISP_OVL0_BASE+0xFD0))
#define DISP_OVL0_OVL_EL0_HDR_PITCH	((UINT32P)(DISP_OVL0_BASE+0xFD4))
#define DISP_OVL0_OVL_EL1_HDR_ADDR	((UINT32P)(DISP_OVL0_BASE+0xFD8))
#define DISP_OVL0_OVL_EL1_HDR_PITCH	((UINT32P)(DISP_OVL0_BASE+0xFDC))
#define DISP_OVL0_OVL_EL2_HDR_ADDR	((UINT32P)(DISP_OVL0_BASE+0xFE0))
#define DISP_OVL0_OVL_EL2_HDR_PITCH	((UINT32P)(DISP_OVL0_BASE+0xFE4))
#define DISP_OVL0_OVL_L0_HDR_ADDR	((UINT32P)(DISP_OVL0_BASE+0xF44))
#define DISP_OVL0_OVL_L0_HDR_PITCH	((UINT32P)(DISP_OVL0_BASE+0xF48))
#define DISP_OVL0_OVL_L1_HDR_ADDR	((UINT32P)(DISP_OVL0_BASE+0xF64))
#define DISP_OVL0_OVL_L1_HDR_PITCH	((UINT32P)(DISP_OVL0_BASE+0xF68))
#define DISP_OVL0_OVL_L2_HDR_ADDR	((UINT32P)(DISP_OVL0_BASE+0xF84))
#define DISP_OVL0_OVL_L2_HDR_PITCH	((UINT32P)(DISP_OVL0_BASE+0xF88))
#define DISP_OVL0_OVL_L3_HDR_ADDR	((UINT32P)(DISP_OVL0_BASE+0xFA4))
#define DISP_OVL0_OVL_L3_HDR_PITCH	((UINT32P)(DISP_OVL0_BASE+0xFA8))
#define DISP_OVL0_OVL_SECURE	((UINT32P)(DISP_OVL0_BASE+0xfc0))

// APB Module ovl
#define DISP_OVL1_BASE (0x1400c000)
#define DISP_OVL1_OVL_STA	((UINT32P)(DISP_OVL1_BASE+0x000))
#define DISP_OVL1_OVL_INTEN	((UINT32P)(DISP_OVL1_BASE+0x004))
#define DISP_OVL1_OVL_INTSTA	((UINT32P)(DISP_OVL1_BASE+0x008))
#define DISP_OVL1_OVL_EN	((UINT32P)(DISP_OVL1_BASE+0x00c))
#define DISP_OVL1_OVL_TRIG	((UINT32P)(DISP_OVL1_BASE+0x010))
#define DISP_OVL1_OVL_RST	((UINT32P)(DISP_OVL1_BASE+0x014))
#define DISP_OVL1_OVL_ROI_SIZE	((UINT32P)(DISP_OVL1_BASE+0x020))
#define DISP_OVL1_OVL_DATAPATH_CON	((UINT32P)(DISP_OVL1_BASE+0x024))
#define DISP_OVL1_OVL_ROI_BGCLR	((UINT32P)(DISP_OVL1_BASE+0x028))
#define DISP_OVL1_OVL_SRC_CON	((UINT32P)(DISP_OVL1_BASE+0x02c))
#define DISP_OVL1_OVL_L0_CON	((UINT32P)(DISP_OVL1_BASE+0x030))
#define DISP_OVL1_OVL_L0_CLRKEY	((UINT32P)(DISP_OVL1_BASE+0x034))
#define DISP_OVL1_OVL_L0_SRC_SIZE	((UINT32P)(DISP_OVL1_BASE+0x038))
#define DISP_OVL1_OVL_L0_OFFSET	((UINT32P)(DISP_OVL1_BASE+0x03c))
#define DISP_OVL1_OVL_L0_ADDR	((UINT32P)(DISP_OVL1_BASE+0xF40))
#define DISP_OVL1_OVL_L0_PITCH	((UINT32P)(DISP_OVL1_BASE+0x044))
#define DISP_OVL1_OVL_L0_TILE	((UINT32P)(DISP_OVL1_BASE+0x048))
#define DISP_OVL1_OVL_L0_CLIP	((UINT32P)(DISP_OVL1_BASE+0x04c))
#define DISP_OVL1_OVL_L1_CON	((UINT32P)(DISP_OVL1_BASE+0x050))
#define DISP_OVL1_OVL_L1_CLRKEY	((UINT32P)(DISP_OVL1_BASE+0x054))
#define DISP_OVL1_OVL_L1_SRC_SIZE	((UINT32P)(DISP_OVL1_BASE+0x058))
#define DISP_OVL1_OVL_L1_OFFSET	((UINT32P)(DISP_OVL1_BASE+0x05c))
#define DISP_OVL1_OVL_L1_ADDR	((UINT32P)(DISP_OVL1_BASE+0xF60))
#define DISP_OVL1_OVL_L1_PITCH	((UINT32P)(DISP_OVL1_BASE+0x064))
#define DISP_OVL1_OVL_L1_TILE	((UINT32P)(DISP_OVL1_BASE+0x068))
#define DISP_OVL1_OVL_L1_CLIP	((UINT32P)(DISP_OVL1_BASE+0x06c))
#define DISP_OVL1_OVL_L2_CON	((UINT32P)(DISP_OVL1_BASE+0x070))
#define DISP_OVL1_OVL_L2_CLRKEY	((UINT32P)(DISP_OVL1_BASE+0x074))
#define DISP_OVL1_OVL_L2_SRC_SIZE	((UINT32P)(DISP_OVL1_BASE+0x078))
#define DISP_OVL1_OVL_L2_OFFSET	((UINT32P)(DISP_OVL1_BASE+0x07c))
#define DISP_OVL1_OVL_L2_ADDR	((UINT32P)(DISP_OVL1_BASE+0xF80))
#define DISP_OVL1_OVL_L2_PITCH	((UINT32P)(DISP_OVL1_BASE+0x084))
#define DISP_OVL1_OVL_L2_TILE	((UINT32P)(DISP_OVL1_BASE+0x088))
#define DISP_OVL1_OVL_L2_CLIP	((UINT32P)(DISP_OVL1_BASE+0x08c))
#define DISP_OVL1_OVL_L3_CON	((UINT32P)(DISP_OVL1_BASE+0x090))
#define DISP_OVL1_OVL_L3_CLRKEY	((UINT32P)(DISP_OVL1_BASE+0x094))
#define DISP_OVL1_OVL_L3_SRC_SIZE	((UINT32P)(DISP_OVL1_BASE+0x098))
#define DISP_OVL1_OVL_L3_OFFSET	((UINT32P)(DISP_OVL1_BASE+0x09c))
#define DISP_OVL1_OVL_L3_ADDR	((UINT32P)(DISP_OVL1_BASE+0xFa0))
#define DISP_OVL1_OVL_L3_PITCH	((UINT32P)(DISP_OVL1_BASE+0x0a4))
#define DISP_OVL1_OVL_L3_TILE	((UINT32P)(DISP_OVL1_BASE+0x0a8))
#define DISP_OVL1_OVL_L3_CLIP	((UINT32P)(DISP_OVL1_BASE+0x0ac))
#define DISP_OVL1_OVL_RDMA0_CTRL	((UINT32P)(DISP_OVL1_BASE+0x0c0))
#define DISP_OVL1_OVL_RDMA0_MEM_TRIG	((UINT32P)(DISP_OVL1_BASE+0x0c4))
#define DISP_OVL1_OVL_RDMA0_MEM_GMC1	((UINT32P)(DISP_OVL1_BASE+0x0c8))
#define DISP_OVL1_OVL_RDMA0_MEM_SLOW	((UINT32P)(DISP_OVL1_BASE+0x0cc))
#define DISP_OVL1_OVL_RDMA0_FIFO_CTRL	((UINT32P)(DISP_OVL1_BASE+0x0d0))
#define DISP_OVL1_OVL_RDMA1_CTRL	((UINT32P)(DISP_OVL1_BASE+0x0e0))
#define DISP_OVL1_OVL_RDMA1_MEM_TRIG	((UINT32P)(DISP_OVL1_BASE+0x0e4))
#define DISP_OVL1_OVL_RDMA1_MEM_GMC1	((UINT32P)(DISP_OVL1_BASE+0x0e8))
#define DISP_OVL1_OVL_RDMA1_MEM_SLOW	((UINT32P)(DISP_OVL1_BASE+0x0ec))
#define DISP_OVL1_OVL_RDMA1_FIFO_CTRL	((UINT32P)(DISP_OVL1_BASE+0x0f0))
#define DISP_OVL1_OVL_RDMA2_CTRL	((UINT32P)(DISP_OVL1_BASE+0x100))
#define DISP_OVL1_OVL_RDMA2_MEM_TRIG	((UINT32P)(DISP_OVL1_BASE+0x104))
#define DISP_OVL1_OVL_RDMA2_MEM_GMC1	((UINT32P)(DISP_OVL1_BASE+0x108))
#define DISP_OVL1_OVL_RDMA2_MEM_SLOW	((UINT32P)(DISP_OVL1_BASE+0x10c))
#define DISP_OVL1_OVL_RDMA2_FIFO_CTRL	((UINT32P)(DISP_OVL1_BASE+0x110))
#define DISP_OVL1_OVL_RDMA3_CTRL	((UINT32P)(DISP_OVL1_BASE+0x120))
#define DISP_OVL1_OVL_RDMA3_MEM_TRIG	((UINT32P)(DISP_OVL1_BASE+0x124))
#define DISP_OVL1_OVL_RDMA3_MEM_GMC1	((UINT32P)(DISP_OVL1_BASE+0x128))
#define DISP_OVL1_OVL_RDMA3_MEM_SLOW	((UINT32P)(DISP_OVL1_BASE+0x12c))
#define DISP_OVL1_OVL_RDMA3_FIFO_CTRL	((UINT32P)(DISP_OVL1_BASE+0x130))
#define DISP_OVL1_OVL_L0_Y2R_PARA_R0	((UINT32P)(DISP_OVL1_BASE+0x134))
#define DISP_OVL1_OVL_L0_Y2R_PARA_R1	((UINT32P)(DISP_OVL1_BASE+0x138))
#define DISP_OVL1_OVL_L0_Y2R_PARA_G0	((UINT32P)(DISP_OVL1_BASE+0x13c))
#define DISP_OVL1_OVL_L0_Y2R_PARA_G1	((UINT32P)(DISP_OVL1_BASE+0x140))
#define DISP_OVL1_OVL_L0_Y2R_PARA_B0	((UINT32P)(DISP_OVL1_BASE+0x144))
#define DISP_OVL1_OVL_L0_Y2R_PARA_B1	((UINT32P)(DISP_OVL1_BASE+0x148))
#define DISP_OVL1_OVL_L0_Y2R_PARA_YUV_A_0	((UINT32P)(DISP_OVL1_BASE+0x14c))
#define DISP_OVL1_OVL_L0_Y2R_PARA_YUV_A_1	((UINT32P)(DISP_OVL1_BASE+0x150))
#define DISP_OVL1_OVL_L0_Y2R_PARA_RGB_A_0	((UINT32P)(DISP_OVL1_BASE+0x154))
#define DISP_OVL1_OVL_L0_Y2R_PARA_RGB_A_1	((UINT32P)(DISP_OVL1_BASE+0x158))
#define DISP_OVL1_OVL_L1_Y2R_PARA_R0	((UINT32P)(DISP_OVL1_BASE+0x15c))
#define DISP_OVL1_OVL_L1_Y2R_PARA_R1	((UINT32P)(DISP_OVL1_BASE+0x160))
#define DISP_OVL1_OVL_L1_Y2R_PARA_G0	((UINT32P)(DISP_OVL1_BASE+0x164))
#define DISP_OVL1_OVL_L1_Y2R_PARA_G1	((UINT32P)(DISP_OVL1_BASE+0x168))
#define DISP_OVL1_OVL_L1_Y2R_PARA_B0	((UINT32P)(DISP_OVL1_BASE+0x16c))
#define DISP_OVL1_OVL_L1_Y2R_PARA_B1	((UINT32P)(DISP_OVL1_BASE+0x170))
#define DISP_OVL1_OVL_L1_Y2R_PARA_YUV_A_0	((UINT32P)(DISP_OVL1_BASE+0x174))
#define DISP_OVL1_OVL_L1_Y2R_PARA_YUV_A_1	((UINT32P)(DISP_OVL1_BASE+0x178))
#define DISP_OVL1_OVL_L1_Y2R_PARA_RGB_A_0	((UINT32P)(DISP_OVL1_BASE+0x17c))
#define DISP_OVL1_OVL_L1_Y2R_PARA_RGB_A_1	((UINT32P)(DISP_OVL1_BASE+0x180))
#define DISP_OVL1_OVL_L2_Y2R_PARA_R0	((UINT32P)(DISP_OVL1_BASE+0x184))
#define DISP_OVL1_OVL_L2_Y2R_PARA_R1	((UINT32P)(DISP_OVL1_BASE+0x188))
#define DISP_OVL1_OVL_L2_Y2R_PARA_G0	((UINT32P)(DISP_OVL1_BASE+0x18c))
#define DISP_OVL1_OVL_L2_Y2R_PARA_G1	((UINT32P)(DISP_OVL1_BASE+0x190))
#define DISP_OVL1_OVL_L2_Y2R_PARA_B0	((UINT32P)(DISP_OVL1_BASE+0x194))
#define DISP_OVL1_OVL_L2_Y2R_PARA_B1	((UINT32P)(DISP_OVL1_BASE+0x198))
#define DISP_OVL1_OVL_L2_Y2R_PARA_YUV_A_0	((UINT32P)(DISP_OVL1_BASE+0x19c))
#define DISP_OVL1_OVL_L2_Y2R_PARA_YUV_A_1	((UINT32P)(DISP_OVL1_BASE+0x1a0))
#define DISP_OVL1_OVL_L2_Y2R_PARA_RGB_A_0	((UINT32P)(DISP_OVL1_BASE+0x1a4))
#define DISP_OVL1_OVL_L2_Y2R_PARA_RGB_A_1	((UINT32P)(DISP_OVL1_BASE+0x1a8))
#define DISP_OVL1_OVL_L3_Y2R_PARA_R0	((UINT32P)(DISP_OVL1_BASE+0x1ac))
#define DISP_OVL1_OVL_L3_Y2R_PARA_R1	((UINT32P)(DISP_OVL1_BASE+0x1b0))
#define DISP_OVL1_OVL_L3_Y2R_PARA_G0	((UINT32P)(DISP_OVL1_BASE+0x1b4))
#define DISP_OVL1_OVL_L3_Y2R_PARA_G1	((UINT32P)(DISP_OVL1_BASE+0x1b8))
#define DISP_OVL1_OVL_L3_Y2R_PARA_B0	((UINT32P)(DISP_OVL1_BASE+0x1bc))
#define DISP_OVL1_OVL_L3_Y2R_PARA_B1	((UINT32P)(DISP_OVL1_BASE+0x1c0))
#define DISP_OVL1_OVL_L3_Y2R_PARA_YUV_A_0	((UINT32P)(DISP_OVL1_BASE+0x1c4))
#define DISP_OVL1_OVL_L3_Y2R_PARA_YUV_A_1	((UINT32P)(DISP_OVL1_BASE+0x1c8))
#define DISP_OVL1_OVL_L3_Y2R_PARA_RGB_A_0	((UINT32P)(DISP_OVL1_BASE+0x1cc))
#define DISP_OVL1_OVL_L3_Y2R_PARA_RGB_A_1	((UINT32P)(DISP_OVL1_BASE+0x1d0))
#define DISP_OVL1_OVL_DEBUG_SEL	((UINT32P)(DISP_OVL1_BASE+0x1d4))
#define DISP_OVL1_OVL_BLD_EXT	((UINT32P)(DISP_OVL1_BASE+0x1dc))
#define DISP_OVL1_OVL_RDMA0_MEM_GMC2	((UINT32P)(DISP_OVL1_BASE+0x1e0))
#define DISP_OVL1_OVL_RDMA1_MEM_GMC2	((UINT32P)(DISP_OVL1_BASE+0x1e4))
#define DISP_OVL1_OVL_RDMA2_MEM_GMC2	((UINT32P)(DISP_OVL1_BASE+0x1e8))
#define DISP_OVL1_OVL_RDMA3_MEM_GMC2	((UINT32P)(DISP_OVL1_BASE+0x1ec))
#define DISP_OVL1_OVL_RDMA_BURST_CON0	((UINT32P)(DISP_OVL1_BASE+0x1f0))
#define DISP_OVL1_OVL_RDMA_BURST_CON1	((UINT32P)(DISP_OVL1_BASE+0x1f4))
#define DISP_OVL1_OVL_RDMA_GREQ_NUM	((UINT32P)(DISP_OVL1_BASE+0x1f8))
#define DISP_OVL1_OVL_RDMA_GREQ_URG_NUM	((UINT32P)(DISP_OVL1_BASE+0x1fc))
#define DISP_OVL1_OVL_DUMMY_REG	((UINT32P)(DISP_OVL1_BASE+0x200))
#define DISP_OVL1_OVL_GDRDY_PRD	((UINT32P)(DISP_OVL1_BASE+0x208))
#define DISP_OVL1_OVL_RDMA_ULTRA_SRC	((UINT32P)(DISP_OVL1_BASE+0x20C))
#define DISP_OVL1_OVL_RDMA0_BUF_LOW	((UINT32P)(DISP_OVL1_BASE+0x210))
#define DISP_OVL1_OVL_RDMA1_BUF_LOW	((UINT32P)(DISP_OVL1_BASE+0x214))
#define DISP_OVL1_OVL_RDMA2_BUF_LOW	((UINT32P)(DISP_OVL1_BASE+0x218))
#define DISP_OVL1_OVL_RDMA3_BUF_LOW	((UINT32P)(DISP_OVL1_BASE+0x21c))
#define DISP_OVL1_OVL_SMI_DBG	((UINT32P)(DISP_OVL1_BASE+0x230))
#define DISP_OVL1_OVL_GREQ_LAYER_CNT	((UINT32P)(DISP_OVL1_BASE+0x234))
#define DISP_OVL1_OVL_GDRDY_PRD_NUM	((UINT32P)(DISP_OVL1_BASE+0x238))
#define DISP_OVL1_OVL_FLOW_CTRL_DBG	((UINT32P)(DISP_OVL1_BASE+0x240))
#define DISP_OVL1_OVL_ADDCON_DBG	((UINT32P)(DISP_OVL1_BASE+0x244))
#define DISP_OVL1_OVL_RDMA_CH0_DBG	((UINT32P)(DISP_OVL1_BASE+0x24c))
#define DISP_OVL1_OVL_RDMA_CH1_DBG	((UINT32P)(DISP_OVL1_BASE+0x250))
#define DISP_OVL1_OVL_RDMA_CH2_DBG	((UINT32P)(DISP_OVL1_BASE+0x254))
#define DISP_OVL1_OVL_RDMA_CH3_DBG	((UINT32P)(DISP_OVL1_BASE+0x258))
#define DISP_OVL1_OVL_L0_CLR	((UINT32P)(DISP_OVL1_BASE+0x25c))
#define DISP_OVL1_OVL_L1_CLR	((UINT32P)(DISP_OVL1_BASE+0x260))
#define DISP_OVL1_OVL_L2_CLR	((UINT32P)(DISP_OVL1_BASE+0x264))
#define DISP_OVL1_OVL_L3_CLR	((UINT32P)(DISP_OVL1_BASE+0x268))
#define DISP_OVL1_OVL_LC_CLR	((UINT32P)(DISP_OVL1_BASE+0x26C))
#define DISP_OVL1_OVL_CRC	((UINT32P)(DISP_OVL1_BASE+0x270))
#define DISP_OVL1_OVL_LC_CON	((UINT32P)(DISP_OVL1_BASE+0x280))
#define DISP_OVL1_OVL_LC_CLRKEY	((UINT32P)(DISP_OVL1_BASE+0x284))
#define DISP_OVL1_OVL_LC_SRC_SIZE	((UINT32P)(DISP_OVL1_BASE+0x288))
#define DISP_OVL1_OVL_LC_OFFSET	((UINT32P)(DISP_OVL1_BASE+0x28C))
#define DISP_OVL1_OVL_LC_SRC_SEL	((UINT32P)(DISP_OVL1_BASE+0x290))
#define DISP_OVL1_OVL_BANK_CON	((UINT32P)(DISP_OVL1_BASE+0x29C))
#define DISP_OVL1_OVL_FUNC_DCM0	((UINT32P)(DISP_OVL1_BASE+0x2a0))
#define DISP_OVL1_OVL_FUNC_DCM1	((UINT32P)(DISP_OVL1_BASE+0x2a4))
#define DISP_OVL1_OVL_DVFS_L0_ROI	((UINT32P)(DISP_OVL1_BASE+0x2b0))
#define DISP_OVL1_OVL_DVFS_L1_ROI	((UINT32P)(DISP_OVL1_BASE+0x2b4))
#define DISP_OVL1_OVL_DVFS_L2_ROI	((UINT32P)(DISP_OVL1_BASE+0x2b8))
#define DISP_OVL1_OVL_DVFS_L3_ROI	((UINT32P)(DISP_OVL1_BASE+0x2bc))
#define DISP_OVL1_OVL_DVFS_EL0_ROI	((UINT32P)(DISP_OVL1_BASE+0x2c0))
#define DISP_OVL1_OVL_DVFS_EL1_ROI	((UINT32P)(DISP_OVL1_BASE+0x2c4))
#define DISP_OVL1_OVL_DVFS_EL2_ROI	((UINT32P)(DISP_OVL1_BASE+0x2c8))
#define DISP_OVL1_OVL_DATAPATH_EXT_CON	((UINT32P)(DISP_OVL1_BASE+0x324))
#define DISP_OVL1_OVL_EL0_CON	((UINT32P)(DISP_OVL1_BASE+0x330))
#define DISP_OVL1_OVL_EL0_CLRKEY	((UINT32P)(DISP_OVL1_BASE+0x334))
#define DISP_OVL1_OVL_EL0_SRC_SIZE	((UINT32P)(DISP_OVL1_BASE+0x338))
#define DISP_OVL1_OVL_EL0_OFFSET	((UINT32P)(DISP_OVL1_BASE+0x33c))
#define DISP_OVL1_OVL_EL0_ADDR	((UINT32P)(DISP_OVL1_BASE+0xFB0))
#define DISP_OVL1_OVL_EL0_PITCH	((UINT32P)(DISP_OVL1_BASE+0x344))
#define DISP_OVL1_OVL_EL0_TILE	((UINT32P)(DISP_OVL1_BASE+0x348))
#define DISP_OVL1_OVL_EL0_CLIP	((UINT32P)(DISP_OVL1_BASE+0x34c))
#define DISP_OVL1_OVL_EL1_CON	((UINT32P)(DISP_OVL1_BASE+0x350))
#define DISP_OVL1_OVL_EL1_CLRKEY	((UINT32P)(DISP_OVL1_BASE+0x354))
#define DISP_OVL1_OVL_EL1_SRC_SIZE	((UINT32P)(DISP_OVL1_BASE+0x358))
#define DISP_OVL1_OVL_EL1_OFFSET	((UINT32P)(DISP_OVL1_BASE+0x35c))
#define DISP_OVL1_OVL_EL1_ADDR	((UINT32P)(DISP_OVL1_BASE+0xFB4))
#define DISP_OVL1_OVL_EL1_PITCH	((UINT32P)(DISP_OVL1_BASE+0x364))
#define DISP_OVL1_OVL_EL1_TILE	((UINT32P)(DISP_OVL1_BASE+0x368))
#define DISP_OVL1_OVL_EL1_CLIP	((UINT32P)(DISP_OVL1_BASE+0x36c))
#define DISP_OVL1_OVL_EL2_CON	((UINT32P)(DISP_OVL1_BASE+0x370))
#define DISP_OVL1_OVL_EL2_CLRKEY	((UINT32P)(DISP_OVL1_BASE+0x374))
#define DISP_OVL1_OVL_EL2_SRC_SIZE	((UINT32P)(DISP_OVL1_BASE+0x378))
#define DISP_OVL1_OVL_EL2_OFFSET	((UINT32P)(DISP_OVL1_BASE+0x37c))
#define DISP_OVL1_OVL_EL2_ADDR	((UINT32P)(DISP_OVL1_BASE+0xFB8))
#define DISP_OVL1_OVL_EL2_PITCH	((UINT32P)(DISP_OVL1_BASE+0x384))
#define DISP_OVL1_OVL_EL2_TILE	((UINT32P)(DISP_OVL1_BASE+0x388))
#define DISP_OVL1_OVL_EL2_CLIP	((UINT32P)(DISP_OVL1_BASE+0x38c))
#define DISP_OVL1_OVL_EL0_CLR	((UINT32P)(DISP_OVL1_BASE+0x390))
#define DISP_OVL1_OVL_EL1_CLR	((UINT32P)(DISP_OVL1_BASE+0x394))
#define DISP_OVL1_OVL_EL2_CLR	((UINT32P)(DISP_OVL1_BASE+0x398))
#define DISP_OVL1_OVL_EL0_HDR_ADDR	((UINT32P)(DISP_OVL1_BASE+0xFD0))
#define DISP_OVL1_OVL_EL0_HDR_PITCH	((UINT32P)(DISP_OVL1_BASE+0xFD4))
#define DISP_OVL1_OVL_EL1_HDR_ADDR	((UINT32P)(DISP_OVL1_BASE+0xFD8))
#define DISP_OVL1_OVL_EL1_HDR_PITCH	((UINT32P)(DISP_OVL1_BASE+0xFDC))
#define DISP_OVL1_OVL_EL2_HDR_ADDR	((UINT32P)(DISP_OVL1_BASE+0xFE0))
#define DISP_OVL1_OVL_EL2_HDR_PITCH	((UINT32P)(DISP_OVL1_BASE+0xFE4))
#define DISP_OVL1_OVL_L0_HDR_ADDR	((UINT32P)(DISP_OVL1_BASE+0xF44))
#define DISP_OVL1_OVL_L0_HDR_PITCH	((UINT32P)(DISP_OVL1_BASE+0xF48))
#define DISP_OVL1_OVL_L1_HDR_ADDR	((UINT32P)(DISP_OVL1_BASE+0xF64))
#define DISP_OVL1_OVL_L1_HDR_PITCH	((UINT32P)(DISP_OVL1_BASE+0xF68))
#define DISP_OVL1_OVL_L2_HDR_ADDR	((UINT32P)(DISP_OVL1_BASE+0xF84))
#define DISP_OVL1_OVL_L2_HDR_PITCH	((UINT32P)(DISP_OVL1_BASE+0xF88))
#define DISP_OVL1_OVL_L3_HDR_ADDR	((UINT32P)(DISP_OVL1_BASE+0xFA4))
#define DISP_OVL1_OVL_L3_HDR_PITCH	((UINT32P)(DISP_OVL1_BASE+0xFA8))
#define DISP_OVL1_OVL_SECURE	((UINT32P)(DISP_OVL1_BASE+0xfc0))

// APB Module ovl
#define DISP_OVL0_2L_BASE (0x1400d000)
#define DISP_OVL0_2L_OVL_STA	((UINT32P)(DISP_OVL0_2L_BASE+0x000))
#define DISP_OVL0_2L_OVL_INTEN	((UINT32P)(DISP_OVL0_2L_BASE+0x004))
#define DISP_OVL0_2L_OVL_INTSTA	((UINT32P)(DISP_OVL0_2L_BASE+0x008))
#define DISP_OVL0_2L_OVL_EN	((UINT32P)(DISP_OVL0_2L_BASE+0x00c))
#define DISP_OVL0_2L_OVL_TRIG	((UINT32P)(DISP_OVL0_2L_BASE+0x010))
#define DISP_OVL0_2L_OVL_RST	((UINT32P)(DISP_OVL0_2L_BASE+0x014))
#define DISP_OVL0_2L_OVL_ROI_SIZE	((UINT32P)(DISP_OVL0_2L_BASE+0x020))
#define DISP_OVL0_2L_OVL_DATAPATH_CON	((UINT32P)(DISP_OVL0_2L_BASE+0x024))
#define DISP_OVL0_2L_OVL_ROI_BGCLR	((UINT32P)(DISP_OVL0_2L_BASE+0x028))
#define DISP_OVL0_2L_OVL_SRC_CON	((UINT32P)(DISP_OVL0_2L_BASE+0x02c))
#define DISP_OVL0_2L_OVL_L0_CON	((UINT32P)(DISP_OVL0_2L_BASE+0x030))
#define DISP_OVL0_2L_OVL_L0_CLRKEY	((UINT32P)(DISP_OVL0_2L_BASE+0x034))
#define DISP_OVL0_2L_OVL_L0_SRC_SIZE	((UINT32P)(DISP_OVL0_2L_BASE+0x038))
#define DISP_OVL0_2L_OVL_L0_OFFSET	((UINT32P)(DISP_OVL0_2L_BASE+0x03c))
#define DISP_OVL0_2L_OVL_L0_ADDR	((UINT32P)(DISP_OVL0_2L_BASE+0xF40))
#define DISP_OVL0_2L_OVL_L0_PITCH	((UINT32P)(DISP_OVL0_2L_BASE+0x044))
#define DISP_OVL0_2L_OVL_L0_TILE	((UINT32P)(DISP_OVL0_2L_BASE+0x048))
#define DISP_OVL0_2L_OVL_L0_CLIP	((UINT32P)(DISP_OVL0_2L_BASE+0x04c))
#define DISP_OVL0_2L_OVL_L1_CON	((UINT32P)(DISP_OVL0_2L_BASE+0x050))
#define DISP_OVL0_2L_OVL_L1_CLRKEY	((UINT32P)(DISP_OVL0_2L_BASE+0x054))
#define DISP_OVL0_2L_OVL_L1_SRC_SIZE	((UINT32P)(DISP_OVL0_2L_BASE+0x058))
#define DISP_OVL0_2L_OVL_L1_OFFSET	((UINT32P)(DISP_OVL0_2L_BASE+0x05c))
#define DISP_OVL0_2L_OVL_L1_ADDR	((UINT32P)(DISP_OVL0_2L_BASE+0xF60))
#define DISP_OVL0_2L_OVL_L1_PITCH	((UINT32P)(DISP_OVL0_2L_BASE+0x064))
#define DISP_OVL0_2L_OVL_L1_TILE	((UINT32P)(DISP_OVL0_2L_BASE+0x068))
#define DISP_OVL0_2L_OVL_L1_CLIP	((UINT32P)(DISP_OVL0_2L_BASE+0x06c))
#define DISP_OVL0_2L_OVL_L2_CON	((UINT32P)(DISP_OVL0_2L_BASE+0x070))
#define DISP_OVL0_2L_OVL_L2_CLRKEY	((UINT32P)(DISP_OVL0_2L_BASE+0x074))
#define DISP_OVL0_2L_OVL_L2_SRC_SIZE	((UINT32P)(DISP_OVL0_2L_BASE+0x078))
#define DISP_OVL0_2L_OVL_L2_OFFSET	((UINT32P)(DISP_OVL0_2L_BASE+0x07c))
#define DISP_OVL0_2L_OVL_L2_ADDR	((UINT32P)(DISP_OVL0_2L_BASE+0xF80))
#define DISP_OVL0_2L_OVL_L2_PITCH	((UINT32P)(DISP_OVL0_2L_BASE+0x084))
#define DISP_OVL0_2L_OVL_L2_TILE	((UINT32P)(DISP_OVL0_2L_BASE+0x088))
#define DISP_OVL0_2L_OVL_L2_CLIP	((UINT32P)(DISP_OVL0_2L_BASE+0x08c))
#define DISP_OVL0_2L_OVL_L3_CON	((UINT32P)(DISP_OVL0_2L_BASE+0x090))
#define DISP_OVL0_2L_OVL_L3_CLRKEY	((UINT32P)(DISP_OVL0_2L_BASE+0x094))
#define DISP_OVL0_2L_OVL_L3_SRC_SIZE	((UINT32P)(DISP_OVL0_2L_BASE+0x098))
#define DISP_OVL0_2L_OVL_L3_OFFSET	((UINT32P)(DISP_OVL0_2L_BASE+0x09c))
#define DISP_OVL0_2L_OVL_L3_ADDR	((UINT32P)(DISP_OVL0_2L_BASE+0xFa0))
#define DISP_OVL0_2L_OVL_L3_PITCH	((UINT32P)(DISP_OVL0_2L_BASE+0x0a4))
#define DISP_OVL0_2L_OVL_L3_TILE	((UINT32P)(DISP_OVL0_2L_BASE+0x0a8))
#define DISP_OVL0_2L_OVL_L3_CLIP	((UINT32P)(DISP_OVL0_2L_BASE+0x0ac))
#define DISP_OVL0_2L_OVL_RDMA0_CTRL	((UINT32P)(DISP_OVL0_2L_BASE+0x0c0))
#define DISP_OVL0_2L_OVL_RDMA0_MEM_TRIG	((UINT32P)(DISP_OVL0_2L_BASE+0x0c4))
#define DISP_OVL0_2L_OVL_RDMA0_MEM_GMC1	((UINT32P)(DISP_OVL0_2L_BASE+0x0c8))
#define DISP_OVL0_2L_OVL_RDMA0_MEM_SLOW	((UINT32P)(DISP_OVL0_2L_BASE+0x0cc))
#define DISP_OVL0_2L_OVL_RDMA0_FIFO_CTRL	((UINT32P)(DISP_OVL0_2L_BASE+0x0d0))
#define DISP_OVL0_2L_OVL_RDMA1_CTRL	((UINT32P)(DISP_OVL0_2L_BASE+0x0e0))
#define DISP_OVL0_2L_OVL_RDMA1_MEM_TRIG	((UINT32P)(DISP_OVL0_2L_BASE+0x0e4))
#define DISP_OVL0_2L_OVL_RDMA1_MEM_GMC1	((UINT32P)(DISP_OVL0_2L_BASE+0x0e8))
#define DISP_OVL0_2L_OVL_RDMA1_MEM_SLOW	((UINT32P)(DISP_OVL0_2L_BASE+0x0ec))
#define DISP_OVL0_2L_OVL_RDMA1_FIFO_CTRL	((UINT32P)(DISP_OVL0_2L_BASE+0x0f0))
#define DISP_OVL0_2L_OVL_RDMA2_CTRL	((UINT32P)(DISP_OVL0_2L_BASE+0x100))
#define DISP_OVL0_2L_OVL_RDMA2_MEM_TRIG	((UINT32P)(DISP_OVL0_2L_BASE+0x104))
#define DISP_OVL0_2L_OVL_RDMA2_MEM_GMC1	((UINT32P)(DISP_OVL0_2L_BASE+0x108))
#define DISP_OVL0_2L_OVL_RDMA2_MEM_SLOW	((UINT32P)(DISP_OVL0_2L_BASE+0x10c))
#define DISP_OVL0_2L_OVL_RDMA2_FIFO_CTRL	((UINT32P)(DISP_OVL0_2L_BASE+0x110))
#define DISP_OVL0_2L_OVL_RDMA3_CTRL	((UINT32P)(DISP_OVL0_2L_BASE+0x120))
#define DISP_OVL0_2L_OVL_RDMA3_MEM_TRIG	((UINT32P)(DISP_OVL0_2L_BASE+0x124))
#define DISP_OVL0_2L_OVL_RDMA3_MEM_GMC1	((UINT32P)(DISP_OVL0_2L_BASE+0x128))
#define DISP_OVL0_2L_OVL_RDMA3_MEM_SLOW	((UINT32P)(DISP_OVL0_2L_BASE+0x12c))
#define DISP_OVL0_2L_OVL_RDMA3_FIFO_CTRL	((UINT32P)(DISP_OVL0_2L_BASE+0x130))
#define DISP_OVL0_2L_OVL_L0_Y2R_PARA_R0	((UINT32P)(DISP_OVL0_2L_BASE+0x134))
#define DISP_OVL0_2L_OVL_L0_Y2R_PARA_R1	((UINT32P)(DISP_OVL0_2L_BASE+0x138))
#define DISP_OVL0_2L_OVL_L0_Y2R_PARA_G0	((UINT32P)(DISP_OVL0_2L_BASE+0x13c))
#define DISP_OVL0_2L_OVL_L0_Y2R_PARA_G1	((UINT32P)(DISP_OVL0_2L_BASE+0x140))
#define DISP_OVL0_2L_OVL_L0_Y2R_PARA_B0	((UINT32P)(DISP_OVL0_2L_BASE+0x144))
#define DISP_OVL0_2L_OVL_L0_Y2R_PARA_B1	((UINT32P)(DISP_OVL0_2L_BASE+0x148))
#define DISP_OVL0_2L_OVL_L0_Y2R_PARA_YUV_A_0	((UINT32P)(DISP_OVL0_2L_BASE+0x14c))
#define DISP_OVL0_2L_OVL_L0_Y2R_PARA_YUV_A_1	((UINT32P)(DISP_OVL0_2L_BASE+0x150))
#define DISP_OVL0_2L_OVL_L0_Y2R_PARA_RGB_A_0	((UINT32P)(DISP_OVL0_2L_BASE+0x154))
#define DISP_OVL0_2L_OVL_L0_Y2R_PARA_RGB_A_1	((UINT32P)(DISP_OVL0_2L_BASE+0x158))
#define DISP_OVL0_2L_OVL_L1_Y2R_PARA_R0	((UINT32P)(DISP_OVL0_2L_BASE+0x15c))
#define DISP_OVL0_2L_OVL_L1_Y2R_PARA_R1	((UINT32P)(DISP_OVL0_2L_BASE+0x160))
#define DISP_OVL0_2L_OVL_L1_Y2R_PARA_G0	((UINT32P)(DISP_OVL0_2L_BASE+0x164))
#define DISP_OVL0_2L_OVL_L1_Y2R_PARA_G1	((UINT32P)(DISP_OVL0_2L_BASE+0x168))
#define DISP_OVL0_2L_OVL_L1_Y2R_PARA_B0	((UINT32P)(DISP_OVL0_2L_BASE+0x16c))
#define DISP_OVL0_2L_OVL_L1_Y2R_PARA_B1	((UINT32P)(DISP_OVL0_2L_BASE+0x170))
#define DISP_OVL0_2L_OVL_L1_Y2R_PARA_YUV_A_0	((UINT32P)(DISP_OVL0_2L_BASE+0x174))
#define DISP_OVL0_2L_OVL_L1_Y2R_PARA_YUV_A_1	((UINT32P)(DISP_OVL0_2L_BASE+0x178))
#define DISP_OVL0_2L_OVL_L1_Y2R_PARA_RGB_A_0	((UINT32P)(DISP_OVL0_2L_BASE+0x17c))
#define DISP_OVL0_2L_OVL_L1_Y2R_PARA_RGB_A_1	((UINT32P)(DISP_OVL0_2L_BASE+0x180))
#define DISP_OVL0_2L_OVL_L2_Y2R_PARA_R0	((UINT32P)(DISP_OVL0_2L_BASE+0x184))
#define DISP_OVL0_2L_OVL_L2_Y2R_PARA_R1	((UINT32P)(DISP_OVL0_2L_BASE+0x188))
#define DISP_OVL0_2L_OVL_L2_Y2R_PARA_G0	((UINT32P)(DISP_OVL0_2L_BASE+0x18c))
#define DISP_OVL0_2L_OVL_L2_Y2R_PARA_G1	((UINT32P)(DISP_OVL0_2L_BASE+0x190))
#define DISP_OVL0_2L_OVL_L2_Y2R_PARA_B0	((UINT32P)(DISP_OVL0_2L_BASE+0x194))
#define DISP_OVL0_2L_OVL_L2_Y2R_PARA_B1	((UINT32P)(DISP_OVL0_2L_BASE+0x198))
#define DISP_OVL0_2L_OVL_L2_Y2R_PARA_YUV_A_0	((UINT32P)(DISP_OVL0_2L_BASE+0x19c))
#define DISP_OVL0_2L_OVL_L2_Y2R_PARA_YUV_A_1	((UINT32P)(DISP_OVL0_2L_BASE+0x1a0))
#define DISP_OVL0_2L_OVL_L2_Y2R_PARA_RGB_A_0	((UINT32P)(DISP_OVL0_2L_BASE+0x1a4))
#define DISP_OVL0_2L_OVL_L2_Y2R_PARA_RGB_A_1	((UINT32P)(DISP_OVL0_2L_BASE+0x1a8))
#define DISP_OVL0_2L_OVL_L3_Y2R_PARA_R0	((UINT32P)(DISP_OVL0_2L_BASE+0x1ac))
#define DISP_OVL0_2L_OVL_L3_Y2R_PARA_R1	((UINT32P)(DISP_OVL0_2L_BASE+0x1b0))
#define DISP_OVL0_2L_OVL_L3_Y2R_PARA_G0	((UINT32P)(DISP_OVL0_2L_BASE+0x1b4))
#define DISP_OVL0_2L_OVL_L3_Y2R_PARA_G1	((UINT32P)(DISP_OVL0_2L_BASE+0x1b8))
#define DISP_OVL0_2L_OVL_L3_Y2R_PARA_B0	((UINT32P)(DISP_OVL0_2L_BASE+0x1bc))
#define DISP_OVL0_2L_OVL_L3_Y2R_PARA_B1	((UINT32P)(DISP_OVL0_2L_BASE+0x1c0))
#define DISP_OVL0_2L_OVL_L3_Y2R_PARA_YUV_A_0	((UINT32P)(DISP_OVL0_2L_BASE+0x1c4))
#define DISP_OVL0_2L_OVL_L3_Y2R_PARA_YUV_A_1	((UINT32P)(DISP_OVL0_2L_BASE+0x1c8))
#define DISP_OVL0_2L_OVL_L3_Y2R_PARA_RGB_A_0	((UINT32P)(DISP_OVL0_2L_BASE+0x1cc))
#define DISP_OVL0_2L_OVL_L3_Y2R_PARA_RGB_A_1	((UINT32P)(DISP_OVL0_2L_BASE+0x1d0))
#define DISP_OVL0_2L_OVL_DEBUG_SEL	((UINT32P)(DISP_OVL0_2L_BASE+0x1d4))
#define DISP_OVL0_2L_OVL_BLD_EXT	((UINT32P)(DISP_OVL0_2L_BASE+0x1dc))
#define DISP_OVL0_2L_OVL_RDMA0_MEM_GMC2	((UINT32P)(DISP_OVL0_2L_BASE+0x1e0))
#define DISP_OVL0_2L_OVL_RDMA1_MEM_GMC2	((UINT32P)(DISP_OVL0_2L_BASE+0x1e4))
#define DISP_OVL0_2L_OVL_RDMA2_MEM_GMC2	((UINT32P)(DISP_OVL0_2L_BASE+0x1e8))
#define DISP_OVL0_2L_OVL_RDMA3_MEM_GMC2	((UINT32P)(DISP_OVL0_2L_BASE+0x1ec))
#define DISP_OVL0_2L_OVL_RDMA_BURST_CON0	((UINT32P)(DISP_OVL0_2L_BASE+0x1f0))
#define DISP_OVL0_2L_OVL_RDMA_BURST_CON1	((UINT32P)(DISP_OVL0_2L_BASE+0x1f4))
#define DISP_OVL0_2L_OVL_RDMA_GREQ_NUM	((UINT32P)(DISP_OVL0_2L_BASE+0x1f8))
#define DISP_OVL0_2L_OVL_RDMA_GREQ_URG_NUM	((UINT32P)(DISP_OVL0_2L_BASE+0x1fc))
#define DISP_OVL0_2L_OVL_DUMMY_REG	((UINT32P)(DISP_OVL0_2L_BASE+0x200))
#define DISP_OVL0_2L_OVL_GDRDY_PRD	((UINT32P)(DISP_OVL0_2L_BASE+0x208))
#define DISP_OVL0_2L_OVL_RDMA_ULTRA_SRC	((UINT32P)(DISP_OVL0_2L_BASE+0x20C))
#define DISP_OVL0_2L_OVL_RDMA0_BUF_LOW	((UINT32P)(DISP_OVL0_2L_BASE+0x210))
#define DISP_OVL0_2L_OVL_RDMA1_BUF_LOW	((UINT32P)(DISP_OVL0_2L_BASE+0x214))
#define DISP_OVL0_2L_OVL_RDMA2_BUF_LOW	((UINT32P)(DISP_OVL0_2L_BASE+0x218))
#define DISP_OVL0_2L_OVL_RDMA3_BUF_LOW	((UINT32P)(DISP_OVL0_2L_BASE+0x21c))
#define DISP_OVL0_2L_OVL_SMI_DBG	((UINT32P)(DISP_OVL0_2L_BASE+0x230))
#define DISP_OVL0_2L_OVL_GREQ_LAYER_CNT	((UINT32P)(DISP_OVL0_2L_BASE+0x234))
#define DISP_OVL0_2L_OVL_GDRDY_PRD_NUM	((UINT32P)(DISP_OVL0_2L_BASE+0x238))
#define DISP_OVL0_2L_OVL_FLOW_CTRL_DBG	((UINT32P)(DISP_OVL0_2L_BASE+0x240))
#define DISP_OVL0_2L_OVL_ADDCON_DBG	((UINT32P)(DISP_OVL0_2L_BASE+0x244))
#define DISP_OVL0_2L_OVL_RDMA_CH0_DBG	((UINT32P)(DISP_OVL0_2L_BASE+0x24c))
#define DISP_OVL0_2L_OVL_RDMA_CH1_DBG	((UINT32P)(DISP_OVL0_2L_BASE+0x250))
#define DISP_OVL0_2L_OVL_RDMA_CH2_DBG	((UINT32P)(DISP_OVL0_2L_BASE+0x254))
#define DISP_OVL0_2L_OVL_RDMA_CH3_DBG	((UINT32P)(DISP_OVL0_2L_BASE+0x258))
#define DISP_OVL0_2L_OVL_L0_CLR	((UINT32P)(DISP_OVL0_2L_BASE+0x25c))
#define DISP_OVL0_2L_OVL_L1_CLR	((UINT32P)(DISP_OVL0_2L_BASE+0x260))
#define DISP_OVL0_2L_OVL_L2_CLR	((UINT32P)(DISP_OVL0_2L_BASE+0x264))
#define DISP_OVL0_2L_OVL_L3_CLR	((UINT32P)(DISP_OVL0_2L_BASE+0x268))
#define DISP_OVL0_2L_OVL_LC_CLR	((UINT32P)(DISP_OVL0_2L_BASE+0x26C))
#define DISP_OVL0_2L_OVL_CRC	((UINT32P)(DISP_OVL0_2L_BASE+0x270))
#define DISP_OVL0_2L_OVL_LC_CON	((UINT32P)(DISP_OVL0_2L_BASE+0x280))
#define DISP_OVL0_2L_OVL_LC_CLRKEY	((UINT32P)(DISP_OVL0_2L_BASE+0x284))
#define DISP_OVL0_2L_OVL_LC_SRC_SIZE	((UINT32P)(DISP_OVL0_2L_BASE+0x288))
#define DISP_OVL0_2L_OVL_LC_OFFSET	((UINT32P)(DISP_OVL0_2L_BASE+0x28C))
#define DISP_OVL0_2L_OVL_LC_SRC_SEL	((UINT32P)(DISP_OVL0_2L_BASE+0x290))
#define DISP_OVL0_2L_OVL_BANK_CON	((UINT32P)(DISP_OVL0_2L_BASE+0x29C))
#define DISP_OVL0_2L_OVL_FUNC_DCM0	((UINT32P)(DISP_OVL0_2L_BASE+0x2a0))
#define DISP_OVL0_2L_OVL_FUNC_DCM1	((UINT32P)(DISP_OVL0_2L_BASE+0x2a4))
#define DISP_OVL0_2L_OVL_DVFS_L0_ROI	((UINT32P)(DISP_OVL0_2L_BASE+0x2b0))
#define DISP_OVL0_2L_OVL_DVFS_L1_ROI	((UINT32P)(DISP_OVL0_2L_BASE+0x2b4))
#define DISP_OVL0_2L_OVL_DVFS_L2_ROI	((UINT32P)(DISP_OVL0_2L_BASE+0x2b8))
#define DISP_OVL0_2L_OVL_DVFS_L3_ROI	((UINT32P)(DISP_OVL0_2L_BASE+0x2bc))
#define DISP_OVL0_2L_OVL_DVFS_EL0_ROI	((UINT32P)(DISP_OVL0_2L_BASE+0x2c0))
#define DISP_OVL0_2L_OVL_DVFS_EL1_ROI	((UINT32P)(DISP_OVL0_2L_BASE+0x2c4))
#define DISP_OVL0_2L_OVL_DVFS_EL2_ROI	((UINT32P)(DISP_OVL0_2L_BASE+0x2c8))
#define DISP_OVL0_2L_OVL_DATAPATH_EXT_CON	((UINT32P)(DISP_OVL0_2L_BASE+0x324))
#define DISP_OVL0_2L_OVL_EL0_CON	((UINT32P)(DISP_OVL0_2L_BASE+0x330))
#define DISP_OVL0_2L_OVL_EL0_CLRKEY	((UINT32P)(DISP_OVL0_2L_BASE+0x334))
#define DISP_OVL0_2L_OVL_EL0_SRC_SIZE	((UINT32P)(DISP_OVL0_2L_BASE+0x338))
#define DISP_OVL0_2L_OVL_EL0_OFFSET	((UINT32P)(DISP_OVL0_2L_BASE+0x33c))
#define DISP_OVL0_2L_OVL_EL0_ADDR	((UINT32P)(DISP_OVL0_2L_BASE+0xFB0))
#define DISP_OVL0_2L_OVL_EL0_PITCH	((UINT32P)(DISP_OVL0_2L_BASE+0x344))
#define DISP_OVL0_2L_OVL_EL0_TILE	((UINT32P)(DISP_OVL0_2L_BASE+0x348))
#define DISP_OVL0_2L_OVL_EL0_CLIP	((UINT32P)(DISP_OVL0_2L_BASE+0x34c))
#define DISP_OVL0_2L_OVL_EL1_CON	((UINT32P)(DISP_OVL0_2L_BASE+0x350))
#define DISP_OVL0_2L_OVL_EL1_CLRKEY	((UINT32P)(DISP_OVL0_2L_BASE+0x354))
#define DISP_OVL0_2L_OVL_EL1_SRC_SIZE	((UINT32P)(DISP_OVL0_2L_BASE+0x358))
#define DISP_OVL0_2L_OVL_EL1_OFFSET	((UINT32P)(DISP_OVL0_2L_BASE+0x35c))
#define DISP_OVL0_2L_OVL_EL1_ADDR	((UINT32P)(DISP_OVL0_2L_BASE+0xFB4))
#define DISP_OVL0_2L_OVL_EL1_PITCH	((UINT32P)(DISP_OVL0_2L_BASE+0x364))
#define DISP_OVL0_2L_OVL_EL1_TILE	((UINT32P)(DISP_OVL0_2L_BASE+0x368))
#define DISP_OVL0_2L_OVL_EL1_CLIP	((UINT32P)(DISP_OVL0_2L_BASE+0x36c))
#define DISP_OVL0_2L_OVL_EL2_CON	((UINT32P)(DISP_OVL0_2L_BASE+0x370))
#define DISP_OVL0_2L_OVL_EL2_CLRKEY	((UINT32P)(DISP_OVL0_2L_BASE+0x374))
#define DISP_OVL0_2L_OVL_EL2_SRC_SIZE	((UINT32P)(DISP_OVL0_2L_BASE+0x378))
#define DISP_OVL0_2L_OVL_EL2_OFFSET	((UINT32P)(DISP_OVL0_2L_BASE+0x37c))
#define DISP_OVL0_2L_OVL_EL2_ADDR	((UINT32P)(DISP_OVL0_2L_BASE+0xFB8))
#define DISP_OVL0_2L_OVL_EL2_PITCH	((UINT32P)(DISP_OVL0_2L_BASE+0x384))
#define DISP_OVL0_2L_OVL_EL2_TILE	((UINT32P)(DISP_OVL0_2L_BASE+0x388))
#define DISP_OVL0_2L_OVL_EL2_CLIP	((UINT32P)(DISP_OVL0_2L_BASE+0x38c))
#define DISP_OVL0_2L_OVL_EL0_CLR	((UINT32P)(DISP_OVL0_2L_BASE+0x390))
#define DISP_OVL0_2L_OVL_EL1_CLR	((UINT32P)(DISP_OVL0_2L_BASE+0x394))
#define DISP_OVL0_2L_OVL_EL2_CLR	((UINT32P)(DISP_OVL0_2L_BASE+0x398))
#define DISP_OVL0_2L_OVL_EL0_HDR_ADDR	((UINT32P)(DISP_OVL0_2L_BASE+0xFD0))
#define DISP_OVL0_2L_OVL_EL0_HDR_PITCH	((UINT32P)(DISP_OVL0_2L_BASE+0xFD4))
#define DISP_OVL0_2L_OVL_EL1_HDR_ADDR	((UINT32P)(DISP_OVL0_2L_BASE+0xFD8))
#define DISP_OVL0_2L_OVL_EL1_HDR_PITCH	((UINT32P)(DISP_OVL0_2L_BASE+0xFDC))
#define DISP_OVL0_2L_OVL_EL2_HDR_ADDR	((UINT32P)(DISP_OVL0_2L_BASE+0xFE0))
#define DISP_OVL0_2L_OVL_EL2_HDR_PITCH	((UINT32P)(DISP_OVL0_2L_BASE+0xFE4))
#define DISP_OVL0_2L_OVL_L0_HDR_ADDR	((UINT32P)(DISP_OVL0_2L_BASE+0xF44))
#define DISP_OVL0_2L_OVL_L0_HDR_PITCH	((UINT32P)(DISP_OVL0_2L_BASE+0xF48))
#define DISP_OVL0_2L_OVL_L1_HDR_ADDR	((UINT32P)(DISP_OVL0_2L_BASE+0xF64))
#define DISP_OVL0_2L_OVL_L1_HDR_PITCH	((UINT32P)(DISP_OVL0_2L_BASE+0xF68))
#define DISP_OVL0_2L_OVL_L2_HDR_ADDR	((UINT32P)(DISP_OVL0_2L_BASE+0xF84))
#define DISP_OVL0_2L_OVL_L2_HDR_PITCH	((UINT32P)(DISP_OVL0_2L_BASE+0xF88))
#define DISP_OVL0_2L_OVL_L3_HDR_ADDR	((UINT32P)(DISP_OVL0_2L_BASE+0xFA4))
#define DISP_OVL0_2L_OVL_L3_HDR_PITCH	((UINT32P)(DISP_OVL0_2L_BASE+0xFA8))
#define DISP_OVL0_2L_OVL_SECURE	((UINT32P)(DISP_OVL0_2L_BASE+0xfc0))

// APB Module ovl
#define DISP_OVL1_2L_BASE (0x1400e000)
#define DISP_OVL1_2L_OVL_STA	((UINT32P)(DISP_OVL1_2L_BASE+0x000))
#define DISP_OVL1_2L_OVL_INTEN	((UINT32P)(DISP_OVL1_2L_BASE+0x004))
#define DISP_OVL1_2L_OVL_INTSTA	((UINT32P)(DISP_OVL1_2L_BASE+0x008))
#define DISP_OVL1_2L_OVL_EN	((UINT32P)(DISP_OVL1_2L_BASE+0x00c))
#define DISP_OVL1_2L_OVL_TRIG	((UINT32P)(DISP_OVL1_2L_BASE+0x010))
#define DISP_OVL1_2L_OVL_RST	((UINT32P)(DISP_OVL1_2L_BASE+0x014))
#define DISP_OVL1_2L_OVL_ROI_SIZE	((UINT32P)(DISP_OVL1_2L_BASE+0x020))
#define DISP_OVL1_2L_OVL_DATAPATH_CON	((UINT32P)(DISP_OVL1_2L_BASE+0x024))
#define DISP_OVL1_2L_OVL_ROI_BGCLR	((UINT32P)(DISP_OVL1_2L_BASE+0x028))
#define DISP_OVL1_2L_OVL_SRC_CON	((UINT32P)(DISP_OVL1_2L_BASE+0x02c))
#define DISP_OVL1_2L_OVL_L0_CON	((UINT32P)(DISP_OVL1_2L_BASE+0x030))
#define DISP_OVL1_2L_OVL_L0_CLRKEY	((UINT32P)(DISP_OVL1_2L_BASE+0x034))
#define DISP_OVL1_2L_OVL_L0_SRC_SIZE	((UINT32P)(DISP_OVL1_2L_BASE+0x038))
#define DISP_OVL1_2L_OVL_L0_OFFSET	((UINT32P)(DISP_OVL1_2L_BASE+0x03c))
#define DISP_OVL1_2L_OVL_L0_ADDR	((UINT32P)(DISP_OVL1_2L_BASE+0xF40))
#define DISP_OVL1_2L_OVL_L0_PITCH	((UINT32P)(DISP_OVL1_2L_BASE+0x044))
#define DISP_OVL1_2L_OVL_L0_TILE	((UINT32P)(DISP_OVL1_2L_BASE+0x048))
#define DISP_OVL1_2L_OVL_L0_CLIP	((UINT32P)(DISP_OVL1_2L_BASE+0x04c))
#define DISP_OVL1_2L_OVL_L1_CON	((UINT32P)(DISP_OVL1_2L_BASE+0x050))
#define DISP_OVL1_2L_OVL_L1_CLRKEY	((UINT32P)(DISP_OVL1_2L_BASE+0x054))
#define DISP_OVL1_2L_OVL_L1_SRC_SIZE	((UINT32P)(DISP_OVL1_2L_BASE+0x058))
#define DISP_OVL1_2L_OVL_L1_OFFSET	((UINT32P)(DISP_OVL1_2L_BASE+0x05c))
#define DISP_OVL1_2L_OVL_L1_ADDR	((UINT32P)(DISP_OVL1_2L_BASE+0xF60))
#define DISP_OVL1_2L_OVL_L1_PITCH	((UINT32P)(DISP_OVL1_2L_BASE+0x064))
#define DISP_OVL1_2L_OVL_L1_TILE	((UINT32P)(DISP_OVL1_2L_BASE+0x068))
#define DISP_OVL1_2L_OVL_L1_CLIP	((UINT32P)(DISP_OVL1_2L_BASE+0x06c))
#define DISP_OVL1_2L_OVL_L2_CON	((UINT32P)(DISP_OVL1_2L_BASE+0x070))
#define DISP_OVL1_2L_OVL_L2_CLRKEY	((UINT32P)(DISP_OVL1_2L_BASE+0x074))
#define DISP_OVL1_2L_OVL_L2_SRC_SIZE	((UINT32P)(DISP_OVL1_2L_BASE+0x078))
#define DISP_OVL1_2L_OVL_L2_OFFSET	((UINT32P)(DISP_OVL1_2L_BASE+0x07c))
#define DISP_OVL1_2L_OVL_L2_ADDR	((UINT32P)(DISP_OVL1_2L_BASE+0xF80))
#define DISP_OVL1_2L_OVL_L2_PITCH	((UINT32P)(DISP_OVL1_2L_BASE+0x084))
#define DISP_OVL1_2L_OVL_L2_TILE	((UINT32P)(DISP_OVL1_2L_BASE+0x088))
#define DISP_OVL1_2L_OVL_L2_CLIP	((UINT32P)(DISP_OVL1_2L_BASE+0x08c))
#define DISP_OVL1_2L_OVL_L3_CON	((UINT32P)(DISP_OVL1_2L_BASE+0x090))
#define DISP_OVL1_2L_OVL_L3_CLRKEY	((UINT32P)(DISP_OVL1_2L_BASE+0x094))
#define DISP_OVL1_2L_OVL_L3_SRC_SIZE	((UINT32P)(DISP_OVL1_2L_BASE+0x098))
#define DISP_OVL1_2L_OVL_L3_OFFSET	((UINT32P)(DISP_OVL1_2L_BASE+0x09c))
#define DISP_OVL1_2L_OVL_L3_ADDR	((UINT32P)(DISP_OVL1_2L_BASE+0xFa0))
#define DISP_OVL1_2L_OVL_L3_PITCH	((UINT32P)(DISP_OVL1_2L_BASE+0x0a4))
#define DISP_OVL1_2L_OVL_L3_TILE	((UINT32P)(DISP_OVL1_2L_BASE+0x0a8))
#define DISP_OVL1_2L_OVL_L3_CLIP	((UINT32P)(DISP_OVL1_2L_BASE+0x0ac))
#define DISP_OVL1_2L_OVL_RDMA0_CTRL	((UINT32P)(DISP_OVL1_2L_BASE+0x0c0))
#define DISP_OVL1_2L_OVL_RDMA0_MEM_TRIG	((UINT32P)(DISP_OVL1_2L_BASE+0x0c4))
#define DISP_OVL1_2L_OVL_RDMA0_MEM_GMC1	((UINT32P)(DISP_OVL1_2L_BASE+0x0c8))
#define DISP_OVL1_2L_OVL_RDMA0_MEM_SLOW	((UINT32P)(DISP_OVL1_2L_BASE+0x0cc))
#define DISP_OVL1_2L_OVL_RDMA0_FIFO_CTRL	((UINT32P)(DISP_OVL1_2L_BASE+0x0d0))
#define DISP_OVL1_2L_OVL_RDMA1_CTRL	((UINT32P)(DISP_OVL1_2L_BASE+0x0e0))
#define DISP_OVL1_2L_OVL_RDMA1_MEM_TRIG	((UINT32P)(DISP_OVL1_2L_BASE+0x0e4))
#define DISP_OVL1_2L_OVL_RDMA1_MEM_GMC1	((UINT32P)(DISP_OVL1_2L_BASE+0x0e8))
#define DISP_OVL1_2L_OVL_RDMA1_MEM_SLOW	((UINT32P)(DISP_OVL1_2L_BASE+0x0ec))
#define DISP_OVL1_2L_OVL_RDMA1_FIFO_CTRL	((UINT32P)(DISP_OVL1_2L_BASE+0x0f0))
#define DISP_OVL1_2L_OVL_RDMA2_CTRL	((UINT32P)(DISP_OVL1_2L_BASE+0x100))
#define DISP_OVL1_2L_OVL_RDMA2_MEM_TRIG	((UINT32P)(DISP_OVL1_2L_BASE+0x104))
#define DISP_OVL1_2L_OVL_RDMA2_MEM_GMC1	((UINT32P)(DISP_OVL1_2L_BASE+0x108))
#define DISP_OVL1_2L_OVL_RDMA2_MEM_SLOW	((UINT32P)(DISP_OVL1_2L_BASE+0x10c))
#define DISP_OVL1_2L_OVL_RDMA2_FIFO_CTRL	((UINT32P)(DISP_OVL1_2L_BASE+0x110))
#define DISP_OVL1_2L_OVL_RDMA3_CTRL	((UINT32P)(DISP_OVL1_2L_BASE+0x120))
#define DISP_OVL1_2L_OVL_RDMA3_MEM_TRIG	((UINT32P)(DISP_OVL1_2L_BASE+0x124))
#define DISP_OVL1_2L_OVL_RDMA3_MEM_GMC1	((UINT32P)(DISP_OVL1_2L_BASE+0x128))
#define DISP_OVL1_2L_OVL_RDMA3_MEM_SLOW	((UINT32P)(DISP_OVL1_2L_BASE+0x12c))
#define DISP_OVL1_2L_OVL_RDMA3_FIFO_CTRL	((UINT32P)(DISP_OVL1_2L_BASE+0x130))
#define DISP_OVL1_2L_OVL_L0_Y2R_PARA_R0	((UINT32P)(DISP_OVL1_2L_BASE+0x134))
#define DISP_OVL1_2L_OVL_L0_Y2R_PARA_R1	((UINT32P)(DISP_OVL1_2L_BASE+0x138))
#define DISP_OVL1_2L_OVL_L0_Y2R_PARA_G0	((UINT32P)(DISP_OVL1_2L_BASE+0x13c))
#define DISP_OVL1_2L_OVL_L0_Y2R_PARA_G1	((UINT32P)(DISP_OVL1_2L_BASE+0x140))
#define DISP_OVL1_2L_OVL_L0_Y2R_PARA_B0	((UINT32P)(DISP_OVL1_2L_BASE+0x144))
#define DISP_OVL1_2L_OVL_L0_Y2R_PARA_B1	((UINT32P)(DISP_OVL1_2L_BASE+0x148))
#define DISP_OVL1_2L_OVL_L0_Y2R_PARA_YUV_A_0	((UINT32P)(DISP_OVL1_2L_BASE+0x14c))
#define DISP_OVL1_2L_OVL_L0_Y2R_PARA_YUV_A_1	((UINT32P)(DISP_OVL1_2L_BASE+0x150))
#define DISP_OVL1_2L_OVL_L0_Y2R_PARA_RGB_A_0	((UINT32P)(DISP_OVL1_2L_BASE+0x154))
#define DISP_OVL1_2L_OVL_L0_Y2R_PARA_RGB_A_1	((UINT32P)(DISP_OVL1_2L_BASE+0x158))
#define DISP_OVL1_2L_OVL_L1_Y2R_PARA_R0	((UINT32P)(DISP_OVL1_2L_BASE+0x15c))
#define DISP_OVL1_2L_OVL_L1_Y2R_PARA_R1	((UINT32P)(DISP_OVL1_2L_BASE+0x160))
#define DISP_OVL1_2L_OVL_L1_Y2R_PARA_G0	((UINT32P)(DISP_OVL1_2L_BASE+0x164))
#define DISP_OVL1_2L_OVL_L1_Y2R_PARA_G1	((UINT32P)(DISP_OVL1_2L_BASE+0x168))
#define DISP_OVL1_2L_OVL_L1_Y2R_PARA_B0	((UINT32P)(DISP_OVL1_2L_BASE+0x16c))
#define DISP_OVL1_2L_OVL_L1_Y2R_PARA_B1	((UINT32P)(DISP_OVL1_2L_BASE+0x170))
#define DISP_OVL1_2L_OVL_L1_Y2R_PARA_YUV_A_0	((UINT32P)(DISP_OVL1_2L_BASE+0x174))
#define DISP_OVL1_2L_OVL_L1_Y2R_PARA_YUV_A_1	((UINT32P)(DISP_OVL1_2L_BASE+0x178))
#define DISP_OVL1_2L_OVL_L1_Y2R_PARA_RGB_A_0	((UINT32P)(DISP_OVL1_2L_BASE+0x17c))
#define DISP_OVL1_2L_OVL_L1_Y2R_PARA_RGB_A_1	((UINT32P)(DISP_OVL1_2L_BASE+0x180))
#define DISP_OVL1_2L_OVL_L2_Y2R_PARA_R0	((UINT32P)(DISP_OVL1_2L_BASE+0x184))
#define DISP_OVL1_2L_OVL_L2_Y2R_PARA_R1	((UINT32P)(DISP_OVL1_2L_BASE+0x188))
#define DISP_OVL1_2L_OVL_L2_Y2R_PARA_G0	((UINT32P)(DISP_OVL1_2L_BASE+0x18c))
#define DISP_OVL1_2L_OVL_L2_Y2R_PARA_G1	((UINT32P)(DISP_OVL1_2L_BASE+0x190))
#define DISP_OVL1_2L_OVL_L2_Y2R_PARA_B0	((UINT32P)(DISP_OVL1_2L_BASE+0x194))
#define DISP_OVL1_2L_OVL_L2_Y2R_PARA_B1	((UINT32P)(DISP_OVL1_2L_BASE+0x198))
#define DISP_OVL1_2L_OVL_L2_Y2R_PARA_YUV_A_0	((UINT32P)(DISP_OVL1_2L_BASE+0x19c))
#define DISP_OVL1_2L_OVL_L2_Y2R_PARA_YUV_A_1	((UINT32P)(DISP_OVL1_2L_BASE+0x1a0))
#define DISP_OVL1_2L_OVL_L2_Y2R_PARA_RGB_A_0	((UINT32P)(DISP_OVL1_2L_BASE+0x1a4))
#define DISP_OVL1_2L_OVL_L2_Y2R_PARA_RGB_A_1	((UINT32P)(DISP_OVL1_2L_BASE+0x1a8))
#define DISP_OVL1_2L_OVL_L3_Y2R_PARA_R0	((UINT32P)(DISP_OVL1_2L_BASE+0x1ac))
#define DISP_OVL1_2L_OVL_L3_Y2R_PARA_R1	((UINT32P)(DISP_OVL1_2L_BASE+0x1b0))
#define DISP_OVL1_2L_OVL_L3_Y2R_PARA_G0	((UINT32P)(DISP_OVL1_2L_BASE+0x1b4))
#define DISP_OVL1_2L_OVL_L3_Y2R_PARA_G1	((UINT32P)(DISP_OVL1_2L_BASE+0x1b8))
#define DISP_OVL1_2L_OVL_L3_Y2R_PARA_B0	((UINT32P)(DISP_OVL1_2L_BASE+0x1bc))
#define DISP_OVL1_2L_OVL_L3_Y2R_PARA_B1	((UINT32P)(DISP_OVL1_2L_BASE+0x1c0))
#define DISP_OVL1_2L_OVL_L3_Y2R_PARA_YUV_A_0	((UINT32P)(DISP_OVL1_2L_BASE+0x1c4))
#define DISP_OVL1_2L_OVL_L3_Y2R_PARA_YUV_A_1	((UINT32P)(DISP_OVL1_2L_BASE+0x1c8))
#define DISP_OVL1_2L_OVL_L3_Y2R_PARA_RGB_A_0	((UINT32P)(DISP_OVL1_2L_BASE+0x1cc))
#define DISP_OVL1_2L_OVL_L3_Y2R_PARA_RGB_A_1	((UINT32P)(DISP_OVL1_2L_BASE+0x1d0))
#define DISP_OVL1_2L_OVL_DEBUG_SEL	((UINT32P)(DISP_OVL1_2L_BASE+0x1d4))
#define DISP_OVL1_2L_OVL_BLD_EXT	((UINT32P)(DISP_OVL1_2L_BASE+0x1dc))
#define DISP_OVL1_2L_OVL_RDMA0_MEM_GMC2	((UINT32P)(DISP_OVL1_2L_BASE+0x1e0))
#define DISP_OVL1_2L_OVL_RDMA1_MEM_GMC2	((UINT32P)(DISP_OVL1_2L_BASE+0x1e4))
#define DISP_OVL1_2L_OVL_RDMA2_MEM_GMC2	((UINT32P)(DISP_OVL1_2L_BASE+0x1e8))
#define DISP_OVL1_2L_OVL_RDMA3_MEM_GMC2	((UINT32P)(DISP_OVL1_2L_BASE+0x1ec))
#define DISP_OVL1_2L_OVL_RDMA_BURST_CON0	((UINT32P)(DISP_OVL1_2L_BASE+0x1f0))
#define DISP_OVL1_2L_OVL_RDMA_BURST_CON1	((UINT32P)(DISP_OVL1_2L_BASE+0x1f4))
#define DISP_OVL1_2L_OVL_RDMA_GREQ_NUM	((UINT32P)(DISP_OVL1_2L_BASE+0x1f8))
#define DISP_OVL1_2L_OVL_RDMA_GREQ_URG_NUM	((UINT32P)(DISP_OVL1_2L_BASE+0x1fc))
#define DISP_OVL1_2L_OVL_DUMMY_REG	((UINT32P)(DISP_OVL1_2L_BASE+0x200))
#define DISP_OVL1_2L_OVL_GDRDY_PRD	((UINT32P)(DISP_OVL1_2L_BASE+0x208))
#define DISP_OVL1_2L_OVL_RDMA_ULTRA_SRC	((UINT32P)(DISP_OVL1_2L_BASE+0x20C))
#define DISP_OVL1_2L_OVL_RDMA0_BUF_LOW	((UINT32P)(DISP_OVL1_2L_BASE+0x210))
#define DISP_OVL1_2L_OVL_RDMA1_BUF_LOW	((UINT32P)(DISP_OVL1_2L_BASE+0x214))
#define DISP_OVL1_2L_OVL_RDMA2_BUF_LOW	((UINT32P)(DISP_OVL1_2L_BASE+0x218))
#define DISP_OVL1_2L_OVL_RDMA3_BUF_LOW	((UINT32P)(DISP_OVL1_2L_BASE+0x21c))
#define DISP_OVL1_2L_OVL_SMI_DBG	((UINT32P)(DISP_OVL1_2L_BASE+0x230))
#define DISP_OVL1_2L_OVL_GREQ_LAYER_CNT	((UINT32P)(DISP_OVL1_2L_BASE+0x234))
#define DISP_OVL1_2L_OVL_GDRDY_PRD_NUM	((UINT32P)(DISP_OVL1_2L_BASE+0x238))
#define DISP_OVL1_2L_OVL_FLOW_CTRL_DBG	((UINT32P)(DISP_OVL1_2L_BASE+0x240))
#define DISP_OVL1_2L_OVL_ADDCON_DBG	((UINT32P)(DISP_OVL1_2L_BASE+0x244))
#define DISP_OVL1_2L_OVL_RDMA_CH0_DBG	((UINT32P)(DISP_OVL1_2L_BASE+0x24c))
#define DISP_OVL1_2L_OVL_RDMA_CH1_DBG	((UINT32P)(DISP_OVL1_2L_BASE+0x250))
#define DISP_OVL1_2L_OVL_RDMA_CH2_DBG	((UINT32P)(DISP_OVL1_2L_BASE+0x254))
#define DISP_OVL1_2L_OVL_RDMA_CH3_DBG	((UINT32P)(DISP_OVL1_2L_BASE+0x258))
#define DISP_OVL1_2L_OVL_L0_CLR	((UINT32P)(DISP_OVL1_2L_BASE+0x25c))
#define DISP_OVL1_2L_OVL_L1_CLR	((UINT32P)(DISP_OVL1_2L_BASE+0x260))
#define DISP_OVL1_2L_OVL_L2_CLR	((UINT32P)(DISP_OVL1_2L_BASE+0x264))
#define DISP_OVL1_2L_OVL_L3_CLR	((UINT32P)(DISP_OVL1_2L_BASE+0x268))
#define DISP_OVL1_2L_OVL_LC_CLR	((UINT32P)(DISP_OVL1_2L_BASE+0x26C))
#define DISP_OVL1_2L_OVL_CRC	((UINT32P)(DISP_OVL1_2L_BASE+0x270))
#define DISP_OVL1_2L_OVL_LC_CON	((UINT32P)(DISP_OVL1_2L_BASE+0x280))
#define DISP_OVL1_2L_OVL_LC_CLRKEY	((UINT32P)(DISP_OVL1_2L_BASE+0x284))
#define DISP_OVL1_2L_OVL_LC_SRC_SIZE	((UINT32P)(DISP_OVL1_2L_BASE+0x288))
#define DISP_OVL1_2L_OVL_LC_OFFSET	((UINT32P)(DISP_OVL1_2L_BASE+0x28C))
#define DISP_OVL1_2L_OVL_LC_SRC_SEL	((UINT32P)(DISP_OVL1_2L_BASE+0x290))
#define DISP_OVL1_2L_OVL_BANK_CON	((UINT32P)(DISP_OVL1_2L_BASE+0x29C))
#define DISP_OVL1_2L_OVL_FUNC_DCM0	((UINT32P)(DISP_OVL1_2L_BASE+0x2a0))
#define DISP_OVL1_2L_OVL_FUNC_DCM1	((UINT32P)(DISP_OVL1_2L_BASE+0x2a4))
#define DISP_OVL1_2L_OVL_DVFS_L0_ROI	((UINT32P)(DISP_OVL1_2L_BASE+0x2b0))
#define DISP_OVL1_2L_OVL_DVFS_L1_ROI	((UINT32P)(DISP_OVL1_2L_BASE+0x2b4))
#define DISP_OVL1_2L_OVL_DVFS_L2_ROI	((UINT32P)(DISP_OVL1_2L_BASE+0x2b8))
#define DISP_OVL1_2L_OVL_DVFS_L3_ROI	((UINT32P)(DISP_OVL1_2L_BASE+0x2bc))
#define DISP_OVL1_2L_OVL_DVFS_EL0_ROI	((UINT32P)(DISP_OVL1_2L_BASE+0x2c0))
#define DISP_OVL1_2L_OVL_DVFS_EL1_ROI	((UINT32P)(DISP_OVL1_2L_BASE+0x2c4))
#define DISP_OVL1_2L_OVL_DVFS_EL2_ROI	((UINT32P)(DISP_OVL1_2L_BASE+0x2c8))
#define DISP_OVL1_2L_OVL_DATAPATH_EXT_CON	((UINT32P)(DISP_OVL1_2L_BASE+0x324))
#define DISP_OVL1_2L_OVL_EL0_CON	((UINT32P)(DISP_OVL1_2L_BASE+0x330))
#define DISP_OVL1_2L_OVL_EL0_CLRKEY	((UINT32P)(DISP_OVL1_2L_BASE+0x334))
#define DISP_OVL1_2L_OVL_EL0_SRC_SIZE	((UINT32P)(DISP_OVL1_2L_BASE+0x338))
#define DISP_OVL1_2L_OVL_EL0_OFFSET	((UINT32P)(DISP_OVL1_2L_BASE+0x33c))
#define DISP_OVL1_2L_OVL_EL0_ADDR	((UINT32P)(DISP_OVL1_2L_BASE+0xFB0))
#define DISP_OVL1_2L_OVL_EL0_PITCH	((UINT32P)(DISP_OVL1_2L_BASE+0x344))
#define DISP_OVL1_2L_OVL_EL0_TILE	((UINT32P)(DISP_OVL1_2L_BASE+0x348))
#define DISP_OVL1_2L_OVL_EL0_CLIP	((UINT32P)(DISP_OVL1_2L_BASE+0x34c))
#define DISP_OVL1_2L_OVL_EL1_CON	((UINT32P)(DISP_OVL1_2L_BASE+0x350))
#define DISP_OVL1_2L_OVL_EL1_CLRKEY	((UINT32P)(DISP_OVL1_2L_BASE+0x354))
#define DISP_OVL1_2L_OVL_EL1_SRC_SIZE	((UINT32P)(DISP_OVL1_2L_BASE+0x358))
#define DISP_OVL1_2L_OVL_EL1_OFFSET	((UINT32P)(DISP_OVL1_2L_BASE+0x35c))
#define DISP_OVL1_2L_OVL_EL1_ADDR	((UINT32P)(DISP_OVL1_2L_BASE+0xFB4))
#define DISP_OVL1_2L_OVL_EL1_PITCH	((UINT32P)(DISP_OVL1_2L_BASE+0x364))
#define DISP_OVL1_2L_OVL_EL1_TILE	((UINT32P)(DISP_OVL1_2L_BASE+0x368))
#define DISP_OVL1_2L_OVL_EL1_CLIP	((UINT32P)(DISP_OVL1_2L_BASE+0x36c))
#define DISP_OVL1_2L_OVL_EL2_CON	((UINT32P)(DISP_OVL1_2L_BASE+0x370))
#define DISP_OVL1_2L_OVL_EL2_CLRKEY	((UINT32P)(DISP_OVL1_2L_BASE+0x374))
#define DISP_OVL1_2L_OVL_EL2_SRC_SIZE	((UINT32P)(DISP_OVL1_2L_BASE+0x378))
#define DISP_OVL1_2L_OVL_EL2_OFFSET	((UINT32P)(DISP_OVL1_2L_BASE+0x37c))
#define DISP_OVL1_2L_OVL_EL2_ADDR	((UINT32P)(DISP_OVL1_2L_BASE+0xFB8))
#define DISP_OVL1_2L_OVL_EL2_PITCH	((UINT32P)(DISP_OVL1_2L_BASE+0x384))
#define DISP_OVL1_2L_OVL_EL2_TILE	((UINT32P)(DISP_OVL1_2L_BASE+0x388))
#define DISP_OVL1_2L_OVL_EL2_CLIP	((UINT32P)(DISP_OVL1_2L_BASE+0x38c))
#define DISP_OVL1_2L_OVL_EL0_CLR	((UINT32P)(DISP_OVL1_2L_BASE+0x390))
#define DISP_OVL1_2L_OVL_EL1_CLR	((UINT32P)(DISP_OVL1_2L_BASE+0x394))
#define DISP_OVL1_2L_OVL_EL2_CLR	((UINT32P)(DISP_OVL1_2L_BASE+0x398))
#define DISP_OVL1_2L_OVL_EL0_HDR_ADDR	((UINT32P)(DISP_OVL1_2L_BASE+0xFD0))
#define DISP_OVL1_2L_OVL_EL0_HDR_PITCH	((UINT32P)(DISP_OVL1_2L_BASE+0xFD4))
#define DISP_OVL1_2L_OVL_EL1_HDR_ADDR	((UINT32P)(DISP_OVL1_2L_BASE+0xFD8))
#define DISP_OVL1_2L_OVL_EL1_HDR_PITCH	((UINT32P)(DISP_OVL1_2L_BASE+0xFDC))
#define DISP_OVL1_2L_OVL_EL2_HDR_ADDR	((UINT32P)(DISP_OVL1_2L_BASE+0xFE0))
#define DISP_OVL1_2L_OVL_EL2_HDR_PITCH	((UINT32P)(DISP_OVL1_2L_BASE+0xFE4))
#define DISP_OVL1_2L_OVL_L0_HDR_ADDR	((UINT32P)(DISP_OVL1_2L_BASE+0xF44))
#define DISP_OVL1_2L_OVL_L0_HDR_PITCH	((UINT32P)(DISP_OVL1_2L_BASE+0xF48))
#define DISP_OVL1_2L_OVL_L1_HDR_ADDR	((UINT32P)(DISP_OVL1_2L_BASE+0xF64))
#define DISP_OVL1_2L_OVL_L1_HDR_PITCH	((UINT32P)(DISP_OVL1_2L_BASE+0xF68))
#define DISP_OVL1_2L_OVL_L2_HDR_ADDR	((UINT32P)(DISP_OVL1_2L_BASE+0xF84))
#define DISP_OVL1_2L_OVL_L2_HDR_PITCH	((UINT32P)(DISP_OVL1_2L_BASE+0xF88))
#define DISP_OVL1_2L_OVL_L3_HDR_ADDR	((UINT32P)(DISP_OVL1_2L_BASE+0xFA4))
#define DISP_OVL1_2L_OVL_L3_HDR_PITCH	((UINT32P)(DISP_OVL1_2L_BASE+0xFA8))
#define DISP_OVL1_2L_OVL_SECURE	((UINT32P)(DISP_OVL1_2L_BASE+0xfc0))

// APB Module disp_rdma
#define DISP_RDMA0_BASE (0x1400f000)
#define DISP_RDMA0_DISP_RDMA_INT_ENABLE	((UINT32P)(DISP_RDMA0_BASE+0x000))
#define DISP_RDMA0_DISP_RDMA_INT_STATUS	((UINT32P)(DISP_RDMA0_BASE+0x004))
#define DISP_RDMA0_DISP_RDMA_GLOBAL_CON	((UINT32P)(DISP_RDMA0_BASE+0x010))
#define DISP_RDMA0_DISP_RDMA_SIZE_CON_0	((UINT32P)(DISP_RDMA0_BASE+0x014))
#define DISP_RDMA0_DISP_RDMA_SIZE_CON_1	((UINT32P)(DISP_RDMA0_BASE+0x018))
#define DISP_RDMA0_DISP_RDMA_TARGET_LINE	((UINT32P)(DISP_RDMA0_BASE+0x01C))
#define DISP_RDMA0_DISP_RDMA_MEM_CON	((UINT32P)(DISP_RDMA0_BASE+0x024))
#define DISP_RDMA0_DISP_RDMA_MEM_SRC_PITCH	((UINT32P)(DISP_RDMA0_BASE+0x02C))
#define DISP_RDMA0_DISP_RDMA_MEM_GMC_SETTING_0	((UINT32P)(DISP_RDMA0_BASE+0x030))
#define DISP_RDMA0_DISP_RDMA_MEM_GMC_SETTING_1	((UINT32P)(DISP_RDMA0_BASE+0x034))
#define DISP_RDMA0_DISP_RDMA_MEM_SLOW_CON	((UINT32P)(DISP_RDMA0_BASE+0x038))
#define DISP_RDMA0_DISP_RDMA_MEM_GMC_SETTING_2	((UINT32P)(DISP_RDMA0_BASE+0x03c))
#define DISP_RDMA0_DISP_RDMA_FIFO_CON	((UINT32P)(DISP_RDMA0_BASE+0x040))
#define DISP_RDMA0_DISP_RDMA_FIFO_LOG	((UINT32P)(DISP_RDMA0_BASE+0x044))
#define DISP_RDMA0_DISP_RDMA_C00	((UINT32P)(DISP_RDMA0_BASE+0x054))
#define DISP_RDMA0_DISP_RDMA_C01	((UINT32P)(DISP_RDMA0_BASE+0x058))
#define DISP_RDMA0_DISP_RDMA_C02	((UINT32P)(DISP_RDMA0_BASE+0x05C))
#define DISP_RDMA0_DISP_RDMA_C10	((UINT32P)(DISP_RDMA0_BASE+0x060))
#define DISP_RDMA0_DISP_RDMA_C11	((UINT32P)(DISP_RDMA0_BASE+0x064))
#define DISP_RDMA0_DISP_RDMA_C12	((UINT32P)(DISP_RDMA0_BASE+0x068))
#define DISP_RDMA0_DISP_RDMA_C20	((UINT32P)(DISP_RDMA0_BASE+0x06C))
#define DISP_RDMA0_DISP_RDMA_C21	((UINT32P)(DISP_RDMA0_BASE+0x070))
#define DISP_RDMA0_DISP_RDMA_C22	((UINT32P)(DISP_RDMA0_BASE+0x074))
#define DISP_RDMA0_DISP_RDMA_PRE_ADD_0	((UINT32P)(DISP_RDMA0_BASE+0x078))
#define DISP_RDMA0_DISP_RDMA_PRE_ADD_1	((UINT32P)(DISP_RDMA0_BASE+0x07C))
#define DISP_RDMA0_DISP_RDMA_PRE_ADD_2	((UINT32P)(DISP_RDMA0_BASE+0x080))
#define DISP_RDMA0_DISP_RDMA_POST_ADD_0	((UINT32P)(DISP_RDMA0_BASE+0x084))
#define DISP_RDMA0_DISP_RDMA_POST_ADD_1	((UINT32P)(DISP_RDMA0_BASE+0x088))
#define DISP_RDMA0_DISP_RDMA_POST_ADD_2	((UINT32P)(DISP_RDMA0_BASE+0x08C))
#define DISP_RDMA0_DISP_RDMA_DUMMY	((UINT32P)(DISP_RDMA0_BASE+0x090))
#define DISP_RDMA0_DISP_RDMA_DEBUG_OUT_SEL	((UINT32P)(DISP_RDMA0_BASE+0x094))
#define DISP_RDMA0_DISP_RDMA_MEM_START_ADDR	((UINT32P)(DISP_RDMA0_BASE+0xF00))
#define DISP_RDMA0_DISP_RDMA_BG_CON_0	((UINT32P)(DISP_RDMA0_BASE+0x0a0))
#define DISP_RDMA0_DISP_RDMA_BG_CON_1	((UINT32P)(DISP_RDMA0_BASE+0x0a4))
#define DISP_RDMA0_DISP_RDMA_THRESHOLD_FOR_SODI	((UINT32P)(DISP_RDMA0_BASE+0x0a8))
#define DISP_RDMA0_DISP_RDMA_THRESHOLD_FOR_DVFS	((UINT32P)(DISP_RDMA0_BASE+0x0ac))
#define DISP_RDMA0_DISP_RDMA_SRAM_SEL	((UINT32P)(DISP_RDMA0_BASE+0x0b0))
#define DISP_RDMA0_DISP_RDMA_INTERNAL_CG_EN	((UINT32P)(DISP_RDMA0_BASE+0x0b4))
#define DISP_RDMA0_DISP_RDMA_PIXEL_BIT	((UINT32P)(DISP_RDMA0_BASE+0x0b8))
#define DISP_RDMA0_DISP_RDMA_SHADOW_UPDATE	((UINT32P)(DISP_RDMA0_BASE+0x0bc))
#define DISP_RDMA0_DISP_RDMA_DRAM_CON	((UINT32P)(DISP_RDMA0_BASE+0x0c0))
#define DISP_RDMA0_DISP_RDMA_DVFS_SETTING_PREULTRA	((UINT32P)(DISP_RDMA0_BASE+0x0d0))
#define DISP_RDMA0_DISP_RDMA_DVFS_SETTING_ULTRA	((UINT32P)(DISP_RDMA0_BASE+0x0d4))

// APB Module disp_rdma
#define DISP_RDMA1_BASE (0x14010000)
#define DISP_RDMA1_DISP_RDMA_INT_ENABLE	((UINT32P)(DISP_RDMA1_BASE+0x000))
#define DISP_RDMA1_DISP_RDMA_INT_STATUS	((UINT32P)(DISP_RDMA1_BASE+0x004))
#define DISP_RDMA1_DISP_RDMA_GLOBAL_CON	((UINT32P)(DISP_RDMA1_BASE+0x010))
#define DISP_RDMA1_DISP_RDMA_SIZE_CON_0	((UINT32P)(DISP_RDMA1_BASE+0x014))
#define DISP_RDMA1_DISP_RDMA_SIZE_CON_1	((UINT32P)(DISP_RDMA1_BASE+0x018))
#define DISP_RDMA1_DISP_RDMA_TARGET_LINE	((UINT32P)(DISP_RDMA1_BASE+0x01C))
#define DISP_RDMA1_DISP_RDMA_MEM_CON	((UINT32P)(DISP_RDMA1_BASE+0x024))
#define DISP_RDMA1_DISP_RDMA_MEM_SRC_PITCH	((UINT32P)(DISP_RDMA1_BASE+0x02C))
#define DISP_RDMA1_DISP_RDMA_MEM_GMC_SETTING_0	((UINT32P)(DISP_RDMA1_BASE+0x030))
#define DISP_RDMA1_DISP_RDMA_MEM_GMC_SETTING_1	((UINT32P)(DISP_RDMA1_BASE+0x034))
#define DISP_RDMA1_DISP_RDMA_MEM_SLOW_CON	((UINT32P)(DISP_RDMA1_BASE+0x038))
#define DISP_RDMA1_DISP_RDMA_MEM_GMC_SETTING_2	((UINT32P)(DISP_RDMA1_BASE+0x03c))
#define DISP_RDMA1_DISP_RDMA_FIFO_CON	((UINT32P)(DISP_RDMA1_BASE+0x040))
#define DISP_RDMA1_DISP_RDMA_FIFO_LOG	((UINT32P)(DISP_RDMA1_BASE+0x044))
#define DISP_RDMA1_DISP_RDMA_C00	((UINT32P)(DISP_RDMA1_BASE+0x054))
#define DISP_RDMA1_DISP_RDMA_C01	((UINT32P)(DISP_RDMA1_BASE+0x058))
#define DISP_RDMA1_DISP_RDMA_C02	((UINT32P)(DISP_RDMA1_BASE+0x05C))
#define DISP_RDMA1_DISP_RDMA_C10	((UINT32P)(DISP_RDMA1_BASE+0x060))
#define DISP_RDMA1_DISP_RDMA_C11	((UINT32P)(DISP_RDMA1_BASE+0x064))
#define DISP_RDMA1_DISP_RDMA_C12	((UINT32P)(DISP_RDMA1_BASE+0x068))
#define DISP_RDMA1_DISP_RDMA_C20	((UINT32P)(DISP_RDMA1_BASE+0x06C))
#define DISP_RDMA1_DISP_RDMA_C21	((UINT32P)(DISP_RDMA1_BASE+0x070))
#define DISP_RDMA1_DISP_RDMA_C22	((UINT32P)(DISP_RDMA1_BASE+0x074))
#define DISP_RDMA1_DISP_RDMA_PRE_ADD_0	((UINT32P)(DISP_RDMA1_BASE+0x078))
#define DISP_RDMA1_DISP_RDMA_PRE_ADD_1	((UINT32P)(DISP_RDMA1_BASE+0x07C))
#define DISP_RDMA1_DISP_RDMA_PRE_ADD_2	((UINT32P)(DISP_RDMA1_BASE+0x080))
#define DISP_RDMA1_DISP_RDMA_POST_ADD_0	((UINT32P)(DISP_RDMA1_BASE+0x084))
#define DISP_RDMA1_DISP_RDMA_POST_ADD_1	((UINT32P)(DISP_RDMA1_BASE+0x088))
#define DISP_RDMA1_DISP_RDMA_POST_ADD_2	((UINT32P)(DISP_RDMA1_BASE+0x08C))
#define DISP_RDMA1_DISP_RDMA_DUMMY	((UINT32P)(DISP_RDMA1_BASE+0x090))
#define DISP_RDMA1_DISP_RDMA_DEBUG_OUT_SEL	((UINT32P)(DISP_RDMA1_BASE+0x094))
#define DISP_RDMA1_DISP_RDMA_MEM_START_ADDR	((UINT32P)(DISP_RDMA1_BASE+0xF00))
#define DISP_RDMA1_DISP_RDMA_BG_CON_0	((UINT32P)(DISP_RDMA1_BASE+0x0a0))
#define DISP_RDMA1_DISP_RDMA_BG_CON_1	((UINT32P)(DISP_RDMA1_BASE+0x0a4))
#define DISP_RDMA1_DISP_RDMA_THRESHOLD_FOR_SODI	((UINT32P)(DISP_RDMA1_BASE+0x0a8))
#define DISP_RDMA1_DISP_RDMA_THRESHOLD_FOR_DVFS	((UINT32P)(DISP_RDMA1_BASE+0x0ac))
#define DISP_RDMA1_DISP_RDMA_SRAM_SEL	((UINT32P)(DISP_RDMA1_BASE+0x0b0))
#define DISP_RDMA1_DISP_RDMA_INTERNAL_CG_EN	((UINT32P)(DISP_RDMA1_BASE+0x0b4))
#define DISP_RDMA1_DISP_RDMA_PIXEL_BIT	((UINT32P)(DISP_RDMA1_BASE+0x0b8))
#define DISP_RDMA1_DISP_RDMA_SHADOW_UPDATE	((UINT32P)(DISP_RDMA1_BASE+0x0bc))
#define DISP_RDMA1_DISP_RDMA_DRAM_CON	((UINT32P)(DISP_RDMA1_BASE+0x0c0))
#define DISP_RDMA1_DISP_RDMA_DVFS_SETTING_PREULTRA	((UINT32P)(DISP_RDMA1_BASE+0x0d0))
#define DISP_RDMA1_DISP_RDMA_DVFS_SETTING_ULTRA	((UINT32P)(DISP_RDMA1_BASE+0x0d4))

// APB Module disp_rdma
#define DISP_RDMA2_BASE (0x14011000)
#define DISP_RDMA2_DISP_RDMA_INT_ENABLE	((UINT32P)(DISP_RDMA2_BASE+0x000))
#define DISP_RDMA2_DISP_RDMA_INT_STATUS	((UINT32P)(DISP_RDMA2_BASE+0x004))
#define DISP_RDMA2_DISP_RDMA_GLOBAL_CON	((UINT32P)(DISP_RDMA2_BASE+0x010))
#define DISP_RDMA2_DISP_RDMA_SIZE_CON_0	((UINT32P)(DISP_RDMA2_BASE+0x014))
#define DISP_RDMA2_DISP_RDMA_SIZE_CON_1	((UINT32P)(DISP_RDMA2_BASE+0x018))
#define DISP_RDMA2_DISP_RDMA_TARGET_LINE	((UINT32P)(DISP_RDMA2_BASE+0x01C))
#define DISP_RDMA2_DISP_RDMA_MEM_CON	((UINT32P)(DISP_RDMA2_BASE+0x024))
#define DISP_RDMA2_DISP_RDMA_MEM_SRC_PITCH	((UINT32P)(DISP_RDMA2_BASE+0x02C))
#define DISP_RDMA2_DISP_RDMA_MEM_GMC_SETTING_0	((UINT32P)(DISP_RDMA2_BASE+0x030))
#define DISP_RDMA2_DISP_RDMA_MEM_GMC_SETTING_1	((UINT32P)(DISP_RDMA2_BASE+0x034))
#define DISP_RDMA2_DISP_RDMA_MEM_SLOW_CON	((UINT32P)(DISP_RDMA2_BASE+0x038))
#define DISP_RDMA2_DISP_RDMA_MEM_GMC_SETTING_2	((UINT32P)(DISP_RDMA2_BASE+0x03c))
#define DISP_RDMA2_DISP_RDMA_FIFO_CON	((UINT32P)(DISP_RDMA2_BASE+0x040))
#define DISP_RDMA2_DISP_RDMA_FIFO_LOG	((UINT32P)(DISP_RDMA2_BASE+0x044))
#define DISP_RDMA2_DISP_RDMA_C00	((UINT32P)(DISP_RDMA2_BASE+0x054))
#define DISP_RDMA2_DISP_RDMA_C01	((UINT32P)(DISP_RDMA2_BASE+0x058))
#define DISP_RDMA2_DISP_RDMA_C02	((UINT32P)(DISP_RDMA2_BASE+0x05C))
#define DISP_RDMA2_DISP_RDMA_C10	((UINT32P)(DISP_RDMA2_BASE+0x060))
#define DISP_RDMA2_DISP_RDMA_C11	((UINT32P)(DISP_RDMA2_BASE+0x064))
#define DISP_RDMA2_DISP_RDMA_C12	((UINT32P)(DISP_RDMA2_BASE+0x068))
#define DISP_RDMA2_DISP_RDMA_C20	((UINT32P)(DISP_RDMA2_BASE+0x06C))
#define DISP_RDMA2_DISP_RDMA_C21	((UINT32P)(DISP_RDMA2_BASE+0x070))
#define DISP_RDMA2_DISP_RDMA_C22	((UINT32P)(DISP_RDMA2_BASE+0x074))
#define DISP_RDMA2_DISP_RDMA_PRE_ADD_0	((UINT32P)(DISP_RDMA2_BASE+0x078))
#define DISP_RDMA2_DISP_RDMA_PRE_ADD_1	((UINT32P)(DISP_RDMA2_BASE+0x07C))
#define DISP_RDMA2_DISP_RDMA_PRE_ADD_2	((UINT32P)(DISP_RDMA2_BASE+0x080))
#define DISP_RDMA2_DISP_RDMA_POST_ADD_0	((UINT32P)(DISP_RDMA2_BASE+0x084))
#define DISP_RDMA2_DISP_RDMA_POST_ADD_1	((UINT32P)(DISP_RDMA2_BASE+0x088))
#define DISP_RDMA2_DISP_RDMA_POST_ADD_2	((UINT32P)(DISP_RDMA2_BASE+0x08C))
#define DISP_RDMA2_DISP_RDMA_DUMMY	((UINT32P)(DISP_RDMA2_BASE+0x090))
#define DISP_RDMA2_DISP_RDMA_DEBUG_OUT_SEL	((UINT32P)(DISP_RDMA2_BASE+0x094))
#define DISP_RDMA2_DISP_RDMA_MEM_START_ADDR	((UINT32P)(DISP_RDMA2_BASE+0xF00))
#define DISP_RDMA2_DISP_RDMA_BG_CON_0	((UINT32P)(DISP_RDMA2_BASE+0x0a0))
#define DISP_RDMA2_DISP_RDMA_BG_CON_1	((UINT32P)(DISP_RDMA2_BASE+0x0a4))
#define DISP_RDMA2_DISP_RDMA_THRESHOLD_FOR_SODI	((UINT32P)(DISP_RDMA2_BASE+0x0a8))
#define DISP_RDMA2_DISP_RDMA_THRESHOLD_FOR_DVFS	((UINT32P)(DISP_RDMA2_BASE+0x0ac))
#define DISP_RDMA2_DISP_RDMA_SRAM_SEL	((UINT32P)(DISP_RDMA2_BASE+0x0b0))
#define DISP_RDMA2_DISP_RDMA_INTERNAL_CG_EN	((UINT32P)(DISP_RDMA2_BASE+0x0b4))
#define DISP_RDMA2_DISP_RDMA_PIXEL_BIT	((UINT32P)(DISP_RDMA2_BASE+0x0b8))
#define DISP_RDMA2_DISP_RDMA_SHADOW_UPDATE	((UINT32P)(DISP_RDMA2_BASE+0x0bc))
#define DISP_RDMA2_DISP_RDMA_DRAM_CON	((UINT32P)(DISP_RDMA2_BASE+0x0c0))
#define DISP_RDMA2_DISP_RDMA_DVFS_SETTING_PREULTRA	((UINT32P)(DISP_RDMA2_BASE+0x0d0))
#define DISP_RDMA2_DISP_RDMA_DVFS_SETTING_ULTRA	((UINT32P)(DISP_RDMA2_BASE+0x0d4))

// APB Module disp_wdma
#define DISP_WDMA0_BASE (0x14012000)
#define DISP_WDMA0_DISP_WDMA_INTEN	((UINT32P)(DISP_WDMA0_BASE+0x000))
#define DISP_WDMA0_DISP_WDMA_INTSTA	((UINT32P)(DISP_WDMA0_BASE+0x004))
#define DISP_WDMA0_DISP_WDMA_EN	((UINT32P)(DISP_WDMA0_BASE+0x008))
#define DISP_WDMA0_DISP_WDMA_RST	((UINT32P)(DISP_WDMA0_BASE+0x00c))
#define DISP_WDMA0_DISP_WDMA_SMI_CON	((UINT32P)(DISP_WDMA0_BASE+0x010))
#define DISP_WDMA0_DISP_WDMA_CFG	((UINT32P)(DISP_WDMA0_BASE+0x014))
#define DISP_WDMA0_DISP_WDMA_SRC_SIZE	((UINT32P)(DISP_WDMA0_BASE+0x018))
#define DISP_WDMA0_DISP_WDMA_CLIP_SIZE	((UINT32P)(DISP_WDMA0_BASE+0x01c))
#define DISP_WDMA0_DISP_WDMA_CLIP_COORD	((UINT32P)(DISP_WDMA0_BASE+0x020))
#define DISP_WDMA0_DISP_WDMA_DST_W_IN_BYTE	((UINT32P)(DISP_WDMA0_BASE+0x028))
#define DISP_WDMA0_DISP_WDMA_ALPHA	((UINT32P)(DISP_WDMA0_BASE+0x02c))
#define DISP_WDMA0_DISP_WDMA_STA	((UINT32P)(DISP_WDMA0_BASE+0x034))
#define DISP_WDMA0_DISP_WDMA_BUF_CON1	((UINT32P)(DISP_WDMA0_BASE+0x038))
#define DISP_WDMA0_DISP_WDMA_BUF_CON2	((UINT32P)(DISP_WDMA0_BASE+0x03c))
#define DISP_WDMA0_DISP_WDMA_BUF_CON3	((UINT32P)(DISP_WDMA0_BASE+0x104))
#define DISP_WDMA0_DISP_WDMA_BUF_CON4	((UINT32P)(DISP_WDMA0_BASE+0x108))
#define DISP_WDMA0_DISP_WDMA_BUF_CON5	((UINT32P)(DISP_WDMA0_BASE+0x200))
#define DISP_WDMA0_DISP_WDMA_BUF_CON6	((UINT32P)(DISP_WDMA0_BASE+0x204))
#define DISP_WDMA0_DISP_WDMA_BUF_CON7	((UINT32P)(DISP_WDMA0_BASE+0x208))
#define DISP_WDMA0_DISP_WDMA_BUF_CON8	((UINT32P)(DISP_WDMA0_BASE+0x20c))
#define DISP_WDMA0_DISP_WDMA_BUF_CON9	((UINT32P)(DISP_WDMA0_BASE+0x210))
#define DISP_WDMA0_DISP_WDMA_BUF_CON10	((UINT32P)(DISP_WDMA0_BASE+0x214))
#define DISP_WDMA0_DISP_WDMA_BUF_CON11	((UINT32P)(DISP_WDMA0_BASE+0x218))
#define DISP_WDMA0_DISP_WDMA_BUF_CON12	((UINT32P)(DISP_WDMA0_BASE+0x21c))
#define DISP_WDMA0_DISP_WDMA_BUF_CON13	((UINT32P)(DISP_WDMA0_BASE+0x220))
#define DISP_WDMA0_DISP_WDMA_BUF_CON14	((UINT32P)(DISP_WDMA0_BASE+0x224))
#define DISP_WDMA0_DISP_WDMA_BUF_CON15	((UINT32P)(DISP_WDMA0_BASE+0x228))
#define DISP_WDMA0_DISP_WDMA_BUF_CON16	((UINT32P)(DISP_WDMA0_BASE+0x22c))
#define DISP_WDMA0_DISP_WDMA_BUF_CON17	((UINT32P)(DISP_WDMA0_BASE+0x230))
#define DISP_WDMA0_DISP_WDMA_BUF_CON18	((UINT32P)(DISP_WDMA0_BASE+0x234))
#define DISP_WDMA0_DISP_WDMA_C00	((UINT32P)(DISP_WDMA0_BASE+0x040))
#define DISP_WDMA0_DISP_WDMA_C02	((UINT32P)(DISP_WDMA0_BASE+0x044))
#define DISP_WDMA0_DISP_WDMA_C10	((UINT32P)(DISP_WDMA0_BASE+0x048))
#define DISP_WDMA0_DISP_WDMA_C12	((UINT32P)(DISP_WDMA0_BASE+0x04c))
#define DISP_WDMA0_DISP_WDMA_C20	((UINT32P)(DISP_WDMA0_BASE+0x050))
#define DISP_WDMA0_DISP_WDMA_C22	((UINT32P)(DISP_WDMA0_BASE+0x054))
#define DISP_WDMA0_DISP_WDMA_PRE_ADD0	((UINT32P)(DISP_WDMA0_BASE+0x058))
#define DISP_WDMA0_DISP_WDMA_PRE_ADD2	((UINT32P)(DISP_WDMA0_BASE+0x05c))
#define DISP_WDMA0_DISP_WDMA_POST_ADD0	((UINT32P)(DISP_WDMA0_BASE+0x060))
#define DISP_WDMA0_DISP_WDMA_POST_ADD2	((UINT32P)(DISP_WDMA0_BASE+0x064))
#define DISP_WDMA0_DISP_WDMA_DST_UV_PITCH	((UINT32P)(DISP_WDMA0_BASE+0x078))
#define DISP_WDMA0_DISP_WDMA_DST_ADDR_OFFSET	((UINT32P)(DISP_WDMA0_BASE+0x080))
#define DISP_WDMA0_DISP_WDMA_DST_U_ADDR_OFFSET	((UINT32P)(DISP_WDMA0_BASE+0x084))
#define DISP_WDMA0_DISP_WDMA_DST_V_ADDR_OFFSET	((UINT32P)(DISP_WDMA0_BASE+0x088))
#define DISP_WDMA0_DISP_WDMA_PROC_TRACK_CON_0	((UINT32P)(DISP_WDMA0_BASE+0x090))
#define DISP_WDMA0_DISP_WDMA_PROC_TRACK_CON_1	((UINT32P)(DISP_WDMA0_BASE+0x094))
#define DISP_WDMA0_DISP_WDMA_PROC_TRACK_CON_2	((UINT32P)(DISP_WDMA0_BASE+0x098))
#define DISP_WDMA0_DISP_WDMA_FLOW_CTRL_DBG	((UINT32P)(DISP_WDMA0_BASE+0x0a0))
#define DISP_WDMA0_DISP_WDMA_EXEC_CNT_DBG	((UINT32P)(DISP_WDMA0_BASE+0x0a4))
#define DISP_WDMA0_DISP_WDMA_CT_DBG	((UINT32P)(DISP_WDMA0_BASE+0x0a8))
#define DISP_WDMA0_DISP_WDMA_SMI_TRAFFIC_DBG	((UINT32P)(DISP_WDMA0_BASE+0x0ac))
#define DISP_WDMA0_DISP_WDMA_PROC_TRACK_DBG1	((UINT32P)(DISP_WDMA0_BASE+0x0b0))
#define DISP_WDMA0_DISP_WDMA_PROC_TRACK_DBG2	((UINT32P)(DISP_WDMA0_BASE+0x0b4))
#define DISP_WDMA0_DISP_WDMA_DEBUG	((UINT32P)(DISP_WDMA0_BASE+0x0b8))
#define DISP_WDMA0_DISP_WDMA_DUMMY	((UINT32P)(DISP_WDMA0_BASE+0x100))
#define DISP_WDMA0_DISP_WDMA_DITHER_0	((UINT32P)(DISP_WDMA0_BASE+0xE00))
#define DISP_WDMA0_DISP_WDMA_DITHER_1	((UINT32P)(DISP_WDMA0_BASE+0xE04))
#define DISP_WDMA0_DISP_WDMA_DITHER_2	((UINT32P)(DISP_WDMA0_BASE+0xE08))
#define DISP_WDMA0_DISP_WDMA_DITHER_3	((UINT32P)(DISP_WDMA0_BASE+0xE0C))
#define DISP_WDMA0_DISP_WDMA_DITHER_4	((UINT32P)(DISP_WDMA0_BASE+0xE10))
#define DISP_WDMA0_DISP_WDMA_DITHER_5	((UINT32P)(DISP_WDMA0_BASE+0xE14))
#define DISP_WDMA0_DISP_WDMA_DITHER_6	((UINT32P)(DISP_WDMA0_BASE+0xE18))
#define DISP_WDMA0_DISP_WDMA_DITHER_7	((UINT32P)(DISP_WDMA0_BASE+0xE1C))
#define DISP_WDMA0_DISP_WDMA_DITHER_8	((UINT32P)(DISP_WDMA0_BASE+0xE20))
#define DISP_WDMA0_DISP_WDMA_DITHER_9	((UINT32P)(DISP_WDMA0_BASE+0xE24))
#define DISP_WDMA0_DISP_WDMA_DITHER_10	((UINT32P)(DISP_WDMA0_BASE+0xE28))
#define DISP_WDMA0_DISP_WDMA_DITHER_11	((UINT32P)(DISP_WDMA0_BASE+0xE2C))
#define DISP_WDMA0_DISP_WDMA_DITHER_12	((UINT32P)(DISP_WDMA0_BASE+0xE30))
#define DISP_WDMA0_DISP_WDMA_DITHER_13	((UINT32P)(DISP_WDMA0_BASE+0xE34))
#define DISP_WDMA0_DISP_WDMA_DITHER_14	((UINT32P)(DISP_WDMA0_BASE+0xE38))
#define DISP_WDMA0_DISP_WDMA_DITHER_15	((UINT32P)(DISP_WDMA0_BASE+0xE3C))
#define DISP_WDMA0_DISP_WDMA_DITHER_16	((UINT32P)(DISP_WDMA0_BASE+0xE40))
#define DISP_WDMA0_DISP_WDMA_DITHER_17	((UINT32P)(DISP_WDMA0_BASE+0xE44))
#define DISP_WDMA0_DISP_WDMA_DST_ADDR	((UINT32P)(DISP_WDMA0_BASE+0xF00))
#define DISP_WDMA0_DISP_WDMA_DST_U_ADDR	((UINT32P)(DISP_WDMA0_BASE+0xF04))
#define DISP_WDMA0_DISP_WDMA_DST_V_ADDR	((UINT32P)(DISP_WDMA0_BASE+0xF08))

// APB Module disp_wdma
#define DISP_WDMA1_BASE (0x14013000)
#define DISP_WDMA1_DISP_WDMA_INTEN	((UINT32P)(DISP_WDMA1_BASE+0x000))
#define DISP_WDMA1_DISP_WDMA_INTSTA	((UINT32P)(DISP_WDMA1_BASE+0x004))
#define DISP_WDMA1_DISP_WDMA_EN	((UINT32P)(DISP_WDMA1_BASE+0x008))
#define DISP_WDMA1_DISP_WDMA_RST	((UINT32P)(DISP_WDMA1_BASE+0x00c))
#define DISP_WDMA1_DISP_WDMA_SMI_CON	((UINT32P)(DISP_WDMA1_BASE+0x010))
#define DISP_WDMA1_DISP_WDMA_CFG	((UINT32P)(DISP_WDMA1_BASE+0x014))
#define DISP_WDMA1_DISP_WDMA_SRC_SIZE	((UINT32P)(DISP_WDMA1_BASE+0x018))
#define DISP_WDMA1_DISP_WDMA_CLIP_SIZE	((UINT32P)(DISP_WDMA1_BASE+0x01c))
#define DISP_WDMA1_DISP_WDMA_CLIP_COORD	((UINT32P)(DISP_WDMA1_BASE+0x020))
#define DISP_WDMA1_DISP_WDMA_DST_W_IN_BYTE	((UINT32P)(DISP_WDMA1_BASE+0x028))
#define DISP_WDMA1_DISP_WDMA_ALPHA	((UINT32P)(DISP_WDMA1_BASE+0x02c))
#define DISP_WDMA1_DISP_WDMA_STA	((UINT32P)(DISP_WDMA1_BASE+0x034))
#define DISP_WDMA1_DISP_WDMA_BUF_CON1	((UINT32P)(DISP_WDMA1_BASE+0x038))
#define DISP_WDMA1_DISP_WDMA_BUF_CON2	((UINT32P)(DISP_WDMA1_BASE+0x03c))
#define DISP_WDMA1_DISP_WDMA_BUF_CON3	((UINT32P)(DISP_WDMA1_BASE+0x104))
#define DISP_WDMA1_DISP_WDMA_BUF_CON4	((UINT32P)(DISP_WDMA1_BASE+0x108))
#define DISP_WDMA1_DISP_WDMA_BUF_CON5	((UINT32P)(DISP_WDMA1_BASE+0x200))
#define DISP_WDMA1_DISP_WDMA_BUF_CON6	((UINT32P)(DISP_WDMA1_BASE+0x204))
#define DISP_WDMA1_DISP_WDMA_BUF_CON7	((UINT32P)(DISP_WDMA1_BASE+0x208))
#define DISP_WDMA1_DISP_WDMA_BUF_CON8	((UINT32P)(DISP_WDMA1_BASE+0x20c))
#define DISP_WDMA1_DISP_WDMA_BUF_CON9	((UINT32P)(DISP_WDMA1_BASE+0x210))
#define DISP_WDMA1_DISP_WDMA_BUF_CON10	((UINT32P)(DISP_WDMA1_BASE+0x214))
#define DISP_WDMA1_DISP_WDMA_BUF_CON11	((UINT32P)(DISP_WDMA1_BASE+0x218))
#define DISP_WDMA1_DISP_WDMA_BUF_CON12	((UINT32P)(DISP_WDMA1_BASE+0x21c))
#define DISP_WDMA1_DISP_WDMA_BUF_CON13	((UINT32P)(DISP_WDMA1_BASE+0x220))
#define DISP_WDMA1_DISP_WDMA_BUF_CON14	((UINT32P)(DISP_WDMA1_BASE+0x224))
#define DISP_WDMA1_DISP_WDMA_BUF_CON15	((UINT32P)(DISP_WDMA1_BASE+0x228))
#define DISP_WDMA1_DISP_WDMA_BUF_CON16	((UINT32P)(DISP_WDMA1_BASE+0x22c))
#define DISP_WDMA1_DISP_WDMA_BUF_CON17	((UINT32P)(DISP_WDMA1_BASE+0x230))
#define DISP_WDMA1_DISP_WDMA_BUF_CON18	((UINT32P)(DISP_WDMA1_BASE+0x234))
#define DISP_WDMA1_DISP_WDMA_C00	((UINT32P)(DISP_WDMA1_BASE+0x040))
#define DISP_WDMA1_DISP_WDMA_C02	((UINT32P)(DISP_WDMA1_BASE+0x044))
#define DISP_WDMA1_DISP_WDMA_C10	((UINT32P)(DISP_WDMA1_BASE+0x048))
#define DISP_WDMA1_DISP_WDMA_C12	((UINT32P)(DISP_WDMA1_BASE+0x04c))
#define DISP_WDMA1_DISP_WDMA_C20	((UINT32P)(DISP_WDMA1_BASE+0x050))
#define DISP_WDMA1_DISP_WDMA_C22	((UINT32P)(DISP_WDMA1_BASE+0x054))
#define DISP_WDMA1_DISP_WDMA_PRE_ADD0	((UINT32P)(DISP_WDMA1_BASE+0x058))
#define DISP_WDMA1_DISP_WDMA_PRE_ADD2	((UINT32P)(DISP_WDMA1_BASE+0x05c))
#define DISP_WDMA1_DISP_WDMA_POST_ADD0	((UINT32P)(DISP_WDMA1_BASE+0x060))
#define DISP_WDMA1_DISP_WDMA_POST_ADD2	((UINT32P)(DISP_WDMA1_BASE+0x064))
#define DISP_WDMA1_DISP_WDMA_DST_UV_PITCH	((UINT32P)(DISP_WDMA1_BASE+0x078))
#define DISP_WDMA1_DISP_WDMA_DST_ADDR_OFFSET	((UINT32P)(DISP_WDMA1_BASE+0x080))
#define DISP_WDMA1_DISP_WDMA_DST_U_ADDR_OFFSET	((UINT32P)(DISP_WDMA1_BASE+0x084))
#define DISP_WDMA1_DISP_WDMA_DST_V_ADDR_OFFSET	((UINT32P)(DISP_WDMA1_BASE+0x088))
#define DISP_WDMA1_DISP_WDMA_PROC_TRACK_CON_0	((UINT32P)(DISP_WDMA1_BASE+0x090))
#define DISP_WDMA1_DISP_WDMA_PROC_TRACK_CON_1	((UINT32P)(DISP_WDMA1_BASE+0x094))
#define DISP_WDMA1_DISP_WDMA_PROC_TRACK_CON_2	((UINT32P)(DISP_WDMA1_BASE+0x098))
#define DISP_WDMA1_DISP_WDMA_FLOW_CTRL_DBG	((UINT32P)(DISP_WDMA1_BASE+0x0a0))
#define DISP_WDMA1_DISP_WDMA_EXEC_CNT_DBG	((UINT32P)(DISP_WDMA1_BASE+0x0a4))
#define DISP_WDMA1_DISP_WDMA_CT_DBG	((UINT32P)(DISP_WDMA1_BASE+0x0a8))
#define DISP_WDMA1_DISP_WDMA_SMI_TRAFFIC_DBG	((UINT32P)(DISP_WDMA1_BASE+0x0ac))
#define DISP_WDMA1_DISP_WDMA_PROC_TRACK_DBG1	((UINT32P)(DISP_WDMA1_BASE+0x0b0))
#define DISP_WDMA1_DISP_WDMA_PROC_TRACK_DBG2	((UINT32P)(DISP_WDMA1_BASE+0x0b4))
#define DISP_WDMA1_DISP_WDMA_DEBUG	((UINT32P)(DISP_WDMA1_BASE+0x0b8))
#define DISP_WDMA1_DISP_WDMA_DUMMY	((UINT32P)(DISP_WDMA1_BASE+0x100))
#define DISP_WDMA1_DISP_WDMA_DITHER_0	((UINT32P)(DISP_WDMA1_BASE+0xE00))
#define DISP_WDMA1_DISP_WDMA_DITHER_1	((UINT32P)(DISP_WDMA1_BASE+0xE04))
#define DISP_WDMA1_DISP_WDMA_DITHER_2	((UINT32P)(DISP_WDMA1_BASE+0xE08))
#define DISP_WDMA1_DISP_WDMA_DITHER_3	((UINT32P)(DISP_WDMA1_BASE+0xE0C))
#define DISP_WDMA1_DISP_WDMA_DITHER_4	((UINT32P)(DISP_WDMA1_BASE+0xE10))
#define DISP_WDMA1_DISP_WDMA_DITHER_5	((UINT32P)(DISP_WDMA1_BASE+0xE14))
#define DISP_WDMA1_DISP_WDMA_DITHER_6	((UINT32P)(DISP_WDMA1_BASE+0xE18))
#define DISP_WDMA1_DISP_WDMA_DITHER_7	((UINT32P)(DISP_WDMA1_BASE+0xE1C))
#define DISP_WDMA1_DISP_WDMA_DITHER_8	((UINT32P)(DISP_WDMA1_BASE+0xE20))
#define DISP_WDMA1_DISP_WDMA_DITHER_9	((UINT32P)(DISP_WDMA1_BASE+0xE24))
#define DISP_WDMA1_DISP_WDMA_DITHER_10	((UINT32P)(DISP_WDMA1_BASE+0xE28))
#define DISP_WDMA1_DISP_WDMA_DITHER_11	((UINT32P)(DISP_WDMA1_BASE+0xE2C))
#define DISP_WDMA1_DISP_WDMA_DITHER_12	((UINT32P)(DISP_WDMA1_BASE+0xE30))
#define DISP_WDMA1_DISP_WDMA_DITHER_13	((UINT32P)(DISP_WDMA1_BASE+0xE34))
#define DISP_WDMA1_DISP_WDMA_DITHER_14	((UINT32P)(DISP_WDMA1_BASE+0xE38))
#define DISP_WDMA1_DISP_WDMA_DITHER_15	((UINT32P)(DISP_WDMA1_BASE+0xE3C))
#define DISP_WDMA1_DISP_WDMA_DITHER_16	((UINT32P)(DISP_WDMA1_BASE+0xE40))
#define DISP_WDMA1_DISP_WDMA_DITHER_17	((UINT32P)(DISP_WDMA1_BASE+0xE44))
#define DISP_WDMA1_DISP_WDMA_DST_ADDR	((UINT32P)(DISP_WDMA1_BASE+0xF00))
#define DISP_WDMA1_DISP_WDMA_DST_U_ADDR	((UINT32P)(DISP_WDMA1_BASE+0xF04))
#define DISP_WDMA1_DISP_WDMA_DST_V_ADDR	((UINT32P)(DISP_WDMA1_BASE+0xF08))

// APB Module disp_color
#define DISP_COLOR0_BASE (0x14014000)
#define DISP_COLOR0_DISP_COLOR_CFG_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x400))
#define DISP_COLOR0_DISP_COLOR_PXL_CNT_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x404))
#define DISP_COLOR0_DISP_COLOR_LINE_CNT_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x408))
#define DISP_COLOR0_DISP_COLOR_WIN_X_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x40C))
#define DISP_COLOR0_DISP_COLOR_WIN_Y_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x410))
#define DISP_COLOR0_DISP_COLOR_CH_DLY_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x414))
#define DISP_COLOR0_DISP_COLOR_TIMING_DETECTION_0	((UINT32P)(DISP_COLOR0_BASE+0x418))
#define DISP_COLOR0_DISP_COLOR_TIMING_DETECTION_1	((UINT32P)(DISP_COLOR0_BASE+0x41C))
#define DISP_COLOR0_DISP_COLOR_DBG_CFG_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x420))
#define DISP_COLOR0_DISP_COLOR_C_BOOST_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x428))
#define DISP_COLOR0_DISP_COLOR_C_BOOST_MAIN_2	((UINT32P)(DISP_COLOR0_BASE+0x42C))
#define DISP_COLOR0_DISP_COLOR_LUMA_ADJ	((UINT32P)(DISP_COLOR0_BASE+0x430))
#define DISP_COLOR0_DISP_COLOR_G_PIC_ADJ_MAIN_1	((UINT32P)(DISP_COLOR0_BASE+0x434))
#define DISP_COLOR0_DISP_COLOR_G_PIC_ADJ_MAIN_2	((UINT32P)(DISP_COLOR0_BASE+0x438))
#define DISP_COLOR0_DISP_COLOR_G_PIC_ADJ_MAIN_3	((UINT32P)(DISP_COLOR0_BASE+0x43C))
#define DISP_COLOR0_DISP_COLOR_Y_FTN_1_0_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x440))
#define DISP_COLOR0_DISP_COLOR_Y_FTN_3_2_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x444))
#define DISP_COLOR0_DISP_COLOR_Y_FTN_5_4_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x448))
#define DISP_COLOR0_DISP_COLOR_Y_FTN_7_6_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x44C))
#define DISP_COLOR0_DISP_COLOR_Y_FTN_9_8_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x450))
#define DISP_COLOR0_DISP_COLOR_Y_FTN_11_10_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x454))
#define DISP_COLOR0_DISP_COLOR_Y_FTN_13_12_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x458))
#define DISP_COLOR0_DISP_COLOR_Y_FTN_15_14_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x45C))
#define DISP_COLOR0_DISP_COLOR_Y_FTN_17_16_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x460))
#define DISP_COLOR0_DISP_COLOR_Y_FTN_19_18_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x464))
#define DISP_COLOR0_DISP_COLOR_Y_FTN_21_20_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x468))
#define DISP_COLOR0_DISP_COLOR_Y_FTN_23_22_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x46C))
#define DISP_COLOR0_DISP_COLOR_Y_FTN_25_24_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x470))
#define DISP_COLOR0_DISP_COLOR_Y_FTN_27_26_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x474))
#define DISP_COLOR0_DISP_COLOR_Y_FTN_29_28_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x478))
#define DISP_COLOR0_DISP_COLOR_Y_FTN_31_30_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x47C))
#define DISP_COLOR0_DISP_COLOR_Y_FTN_32_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x480))
#define DISP_COLOR0_DISP_COLOR_POS_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x484))
#define DISP_COLOR0_DISP_COLOR_INK_DATA_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x488))
#define DISP_COLOR0_DISP_COLOR_INK_DATA_MAIN_CR	((UINT32P)(DISP_COLOR0_BASE+0x48C))
#define DISP_COLOR0_DISP_COLOR_CAP_IN_DATA_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x490))
#define DISP_COLOR0_DISP_COLOR_CAP_IN_DATA_MAIN_CR	((UINT32P)(DISP_COLOR0_BASE+0x494))
#define DISP_COLOR0_DISP_COLOR_CAP_OUT_DATA_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x498))
#define DISP_COLOR0_DISP_COLOR_CAP_OUT_DATA_MAIN_CR	((UINT32P)(DISP_COLOR0_BASE+0x49C))
#define DISP_COLOR0_DISP_COLOR_Y_SLOPE_1_0_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x4A0))
#define DISP_COLOR0_DISP_COLOR_Y_SLOPE_3_2_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x4A4))
#define DISP_COLOR0_DISP_COLOR_Y_SLOPE_5_4_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x4A8))
#define DISP_COLOR0_DISP_COLOR_Y_SLOPE_7_6_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x4AC))
#define DISP_COLOR0_DISP_COLOR_Y_SLOPE_9_8_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x4B0))
#define DISP_COLOR0_DISP_COLOR_Y_SLOPE_11_10_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x4B4))
#define DISP_COLOR0_DISP_COLOR_Y_SLOPE_13_12_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x4B8))
#define DISP_COLOR0_DISP_COLOR_Y_SLOPE_15_14_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x4BC))
#define DISP_COLOR0_DISP_COLOR_LOCAL_SAT_1	((UINT32P)(DISP_COLOR0_BASE+0x4C0))
#define DISP_COLOR0_DISP_COLOR_LOCAL_SAT_2	((UINT32P)(DISP_COLOR0_BASE+0x4C4))
#define DISP_COLOR0_DISP_COLOR_LOCAL_SAT_3	((UINT32P)(DISP_COLOR0_BASE+0x4C8))
#define DISP_COLOR0_DISP_COLOR_LOCAL_SAT_4	((UINT32P)(DISP_COLOR0_BASE+0x4CC))
#define DISP_COLOR0_DISP_COLOR_LOCAL_SAT_5	((UINT32P)(DISP_COLOR0_BASE+0x4D0))
#define DISP_COLOR0_DISP_COLOR_LOCAL_SAT_6	((UINT32P)(DISP_COLOR0_BASE+0x4D4))
#define DISP_COLOR0_DISP_COLOR_LOCAL_SAT_7	((UINT32P)(DISP_COLOR0_BASE+0x4D8))
#define DISP_COLOR0_DISP_COLOR_LOCAL_SAT_8	((UINT32P)(DISP_COLOR0_BASE+0x4DC))
#define DISP_COLOR0_DISP_COLOR_LOCAL_SAT_9	((UINT32P)(DISP_COLOR0_BASE+0x4E0))
#define DISP_COLOR0_DISP_COLOR_LOCAL_SAT_10	((UINT32P)(DISP_COLOR0_BASE+0x4E4))
#define DISP_COLOR0_DISP_COLOR_LOCAL_SAT_11	((UINT32P)(DISP_COLOR0_BASE+0x4E8))
#define DISP_COLOR0_DISP_COLOR_LOCAL_SAT_12	((UINT32P)(DISP_COLOR0_BASE+0x4EC))
#define DISP_COLOR0_DISP_COLOR_CCMP_GROUP_1	((UINT32P)(DISP_COLOR0_BASE+0x500))
#define DISP_COLOR0_DISP_COLOR_CCMP_GROUP_2	((UINT32P)(DISP_COLOR0_BASE+0x504))
#define DISP_COLOR0_DISP_COLOR_CCMP_GROUP_3	((UINT32P)(DISP_COLOR0_BASE+0x508))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_00	((UINT32P)(DISP_COLOR0_BASE+0x520))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_01	((UINT32P)(DISP_COLOR0_BASE+0x524))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_02	((UINT32P)(DISP_COLOR0_BASE+0x528))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_03	((UINT32P)(DISP_COLOR0_BASE+0x52C))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_04	((UINT32P)(DISP_COLOR0_BASE+0x530))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_05	((UINT32P)(DISP_COLOR0_BASE+0x534))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_06	((UINT32P)(DISP_COLOR0_BASE+0x538))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_07	((UINT32P)(DISP_COLOR0_BASE+0x53C))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_08	((UINT32P)(DISP_COLOR0_BASE+0x540))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_09	((UINT32P)(DISP_COLOR0_BASE+0x544))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_10	((UINT32P)(DISP_COLOR0_BASE+0x548))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_11	((UINT32P)(DISP_COLOR0_BASE+0x54C))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_12	((UINT32P)(DISP_COLOR0_BASE+0x550))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_13	((UINT32P)(DISP_COLOR0_BASE+0x554))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_14	((UINT32P)(DISP_COLOR0_BASE+0x558))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_15	((UINT32P)(DISP_COLOR0_BASE+0x55C))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_16	((UINT32P)(DISP_COLOR0_BASE+0x560))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_17	((UINT32P)(DISP_COLOR0_BASE+0x564))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_18	((UINT32P)(DISP_COLOR0_BASE+0x568))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_19	((UINT32P)(DISP_COLOR0_BASE+0x56C))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_20	((UINT32P)(DISP_COLOR0_BASE+0x570))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_21	((UINT32P)(DISP_COLOR0_BASE+0x574))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_22	((UINT32P)(DISP_COLOR0_BASE+0x578))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_23	((UINT32P)(DISP_COLOR0_BASE+0x57C))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_24	((UINT32P)(DISP_COLOR0_BASE+0x580))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_25	((UINT32P)(DISP_COLOR0_BASE+0x584))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_26	((UINT32P)(DISP_COLOR0_BASE+0x588))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_27	((UINT32P)(DISP_COLOR0_BASE+0x58C))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_28	((UINT32P)(DISP_COLOR0_BASE+0x590))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_29	((UINT32P)(DISP_COLOR0_BASE+0x594))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_30	((UINT32P)(DISP_COLOR0_BASE+0x598))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_31	((UINT32P)(DISP_COLOR0_BASE+0x59C))
#define DISP_COLOR0_DISP_COLOR_LUMA_HIST_32	((UINT32P)(DISP_COLOR0_BASE+0x5A0))
#define DISP_COLOR0_DISP_COLOR_LUMA_SUM	((UINT32P)(DISP_COLOR0_BASE+0x5A4))
#define DISP_COLOR0_DISP_COLOR_LUMA_MIN_MAX	((UINT32P)(DISP_COLOR0_BASE+0x5A8))
#define DISP_COLOR0_DISP_COLOR_SAT_SUM	((UINT32P)(DISP_COLOR0_BASE+0x5AC))
#define DISP_COLOR0_DISP_COLOR_LOCAL_HUE_1	((UINT32P)(DISP_COLOR0_BASE+0x600))
#define DISP_COLOR0_DISP_COLOR_LOCAL_HUE_2	((UINT32P)(DISP_COLOR0_BASE+0x604))
#define DISP_COLOR0_DISP_COLOR_LOCAL_HUE_3	((UINT32P)(DISP_COLOR0_BASE+0x608))
#define DISP_COLOR0_DISP_COLOR_LOCAL_HUE_4	((UINT32P)(DISP_COLOR0_BASE+0x60C))
#define DISP_COLOR0_DISP_COLOR_LOCAL_HUE_5	((UINT32P)(DISP_COLOR0_BASE+0x610))
#define DISP_COLOR0_DISP_COLOR_LOCAL_HUE_6	((UINT32P)(DISP_COLOR0_BASE+0x614))
#define DISP_COLOR0_DISP_COLOR_LOCAL_HUE_7	((UINT32P)(DISP_COLOR0_BASE+0x618))
#define DISP_COLOR0_DISP_COLOR_LOCAL_HUE_8	((UINT32P)(DISP_COLOR0_BASE+0x61C))
#define DISP_COLOR0_DISP_COLOR_LOCAL_HUE_CD_0	((UINT32P)(DISP_COLOR0_BASE+0x620))
#define DISP_COLOR0_DISP_COLOR_LOCAL_HUE_CD_1	((UINT32P)(DISP_COLOR0_BASE+0x624))
#define DISP_COLOR0_DISP_COLOR_LOCAL_HUE_CD_2	((UINT32P)(DISP_COLOR0_BASE+0x628))
#define DISP_COLOR0_DISP_COLOR_LOCAL_HUE_CD_3	((UINT32P)(DISP_COLOR0_BASE+0x62C))
#define DISP_COLOR0_DISP_COLOR_LOCAL_HUE_CD_4	((UINT32P)(DISP_COLOR0_BASE+0x630))
#define DISP_COLOR0_DISP_COLOR_LOCAL_HUE_CD_5	((UINT32P)(DISP_COLOR0_BASE+0x634))
#define DISP_COLOR0_DISP_COLOR_LOCAL_HUE_CD_6	((UINT32P)(DISP_COLOR0_BASE+0x638))
#define DISP_COLOR0_DISP_COLOR_Y_FTN2_1_0_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x640))
#define DISP_COLOR0_DISP_COLOR_Y_FTN2_3_2_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x644))
#define DISP_COLOR0_DISP_COLOR_Y_FTN2_5_4_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x648))
#define DISP_COLOR0_DISP_COLOR_Y_FTN2_7_6_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x64C))
#define DISP_COLOR0_DISP_COLOR_Y_FTN2_9_8_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x650))
#define DISP_COLOR0_DISP_COLOR_Y_FTN2_11_10_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x654))
#define DISP_COLOR0_DISP_COLOR_Y_FTN2_13_12_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x658))
#define DISP_COLOR0_DISP_COLOR_Y_FTN2_15_14_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x65C))
#define DISP_COLOR0_DISP_COLOR_Y_FTN2_17_16_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x660))
#define DISP_COLOR0_DISP_COLOR_Y_FTN2_19_18_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x664))
#define DISP_COLOR0_DISP_COLOR_Y_FTN2_21_20_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x668))
#define DISP_COLOR0_DISP_COLOR_Y_FTN2_23_22_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x66C))
#define DISP_COLOR0_DISP_COLOR_Y_FTN2_25_24_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x670))
#define DISP_COLOR0_DISP_COLOR_Y_FTN2_27_26_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x674))
#define DISP_COLOR0_DISP_COLOR_Y_FTN2_29_28_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x678))
#define DISP_COLOR0_DISP_COLOR_Y_FTN2_31_30_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x67C))
#define DISP_COLOR0_DISP_COLOR_Y_FTN2_32_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x680))
#define DISP_COLOR0_DISP_COLOR_Y_FTN2_33_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x684))
#define DISP_COLOR0_DISP_COLOR_Y_FTN2_34_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x688))
#define DISP_COLOR0_DISP_COLOR_Y_FTN2_35_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x68C))
#define DISP_COLOR0_DISP_COLOR_TWO_D_WINDOW_1	((UINT32P)(DISP_COLOR0_BASE+0x740))
#define DISP_COLOR0_DISP_COLOR_TWO_D_WINDOW_2	((UINT32P)(DISP_COLOR0_BASE+0x744))
#define DISP_COLOR0_DISP_COLOR_TWO_D_WINDOW_3	((UINT32P)(DISP_COLOR0_BASE+0x748))
#define DISP_COLOR0_DISP_COLOR_TWO_D_W1_RESULT	((UINT32P)(DISP_COLOR0_BASE+0x74C))
#define DISP_COLOR0_DISP_COLOR_TWO_D_W2_RESULT	((UINT32P)(DISP_COLOR0_BASE+0x750))
#define DISP_COLOR0_DISP_COLOR_TWO_D_W3_RESULT	((UINT32P)(DISP_COLOR0_BASE+0x754))
#define DISP_COLOR0_DISP_COLOR_SAT_HIST_CFG_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x760))
#define DISP_COLOR0_DISP_COLOR_SAT_HIST_CFG_MAIN_2	((UINT32P)(DISP_COLOR0_BASE+0x764))
#define DISP_COLOR0_DISP_COLOR_SAT_HIST_X_CFG_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x768))
#define DISP_COLOR0_DISP_COLOR_SAT_HIST_Y_CFG_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x76C))
#define DISP_COLOR0_DISP_COLOR_SAT_HIST_1_0_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x770))
#define DISP_COLOR0_DISP_COLOR_SAT_HIST_3_2_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x774))
#define DISP_COLOR0_DISP_COLOR_SAT_HIST_5_4_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x778))
#define DISP_COLOR0_DISP_COLOR_SAT_HIST_7_6_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x77C))
#define DISP_COLOR0_DISP_COLOR_RESERVED_0	((UINT32P)(DISP_COLOR0_BASE+0x780))
#define DISP_COLOR0_DISP_COLOR_RESERVED_1	((UINT32P)(DISP_COLOR0_BASE+0x784))
#define DISP_COLOR0_DISP_COLOR_BWS_1	((UINT32P)(DISP_COLOR0_BASE+0x798))
#define DISP_COLOR0_DISP_COLOR_BWS_2	((UINT32P)(DISP_COLOR0_BASE+0x79C))
#define DISP_COLOR0_DISP_COLOR_HUE_HIST_CFG_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x7A0))
#define DISP_COLOR0_DISP_COLOR_HUE_HIST_CFG_MAIN_1	((UINT32P)(DISP_COLOR0_BASE+0x7A4))
#define DISP_COLOR0_DISP_COLOR_HUE_HIST_1_1_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x7A8))
#define DISP_COLOR0_DISP_COLOR_HUE_HIST_3_2_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x7AC))
#define DISP_COLOR0_DISP_COLOR_HUE_HIST_5_4_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x7B0))
#define DISP_COLOR0_DISP_COLOR_HUE_HIST_7_6_MAIN	((UINT32P)(DISP_COLOR0_BASE+0x7B4))
#define DISP_COLOR0_DISP_COLOR_CRC_0	((UINT32P)(DISP_COLOR0_BASE+0x7E0))
#define DISP_COLOR0_DISP_COLOR_CRC_1	((UINT32P)(DISP_COLOR0_BASE+0x7E4))
#define DISP_COLOR0_DISP_COLOR_CRC_2	((UINT32P)(DISP_COLOR0_BASE+0x7E8))
#define DISP_COLOR0_DISP_COLOR_CRC_3	((UINT32P)(DISP_COLOR0_BASE+0x7EC))
#define DISP_COLOR0_DISP_COLOR_CRC_4	((UINT32P)(DISP_COLOR0_BASE+0x7F0))
#define DISP_COLOR0_DISP_COLOR_LCOLORNOISE_1	((UINT32P)(DISP_COLOR0_BASE+0x7F4))
#define DISP_COLOR0_DISP_COLOR_LCOLORNOISE_2	((UINT32P)(DISP_COLOR0_BASE+0x7F8))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_GAIN1_0	((UINT32P)(DISP_COLOR0_BASE+0x7FC))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_GAIN1_1	((UINT32P)(DISP_COLOR0_BASE+0x800))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_GAIN1_2	((UINT32P)(DISP_COLOR0_BASE+0x804))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_GAIN1_3	((UINT32P)(DISP_COLOR0_BASE+0x808))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_GAIN1_4	((UINT32P)(DISP_COLOR0_BASE+0x80C))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_GAIN2_0	((UINT32P)(DISP_COLOR0_BASE+0x810))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_GAIN2_1	((UINT32P)(DISP_COLOR0_BASE+0x814))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_GAIN2_2	((UINT32P)(DISP_COLOR0_BASE+0x818))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_GAIN2_3	((UINT32P)(DISP_COLOR0_BASE+0x81C))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_GAIN2_4	((UINT32P)(DISP_COLOR0_BASE+0x820))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_GAIN3_0	((UINT32P)(DISP_COLOR0_BASE+0x824))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_GAIN3_1	((UINT32P)(DISP_COLOR0_BASE+0x828))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_GAIN3_2	((UINT32P)(DISP_COLOR0_BASE+0x82C))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_GAIN3_3	((UINT32P)(DISP_COLOR0_BASE+0x830))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_GAIN3_4	((UINT32P)(DISP_COLOR0_BASE+0x834))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_POINT1_0	((UINT32P)(DISP_COLOR0_BASE+0x838))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_POINT1_1	((UINT32P)(DISP_COLOR0_BASE+0x83C))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_POINT1_2	((UINT32P)(DISP_COLOR0_BASE+0x840))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_POINT1_3	((UINT32P)(DISP_COLOR0_BASE+0x844))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_POINT1_4	((UINT32P)(DISP_COLOR0_BASE+0x848))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_POINT2_0	((UINT32P)(DISP_COLOR0_BASE+0x84C))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_POINT2_1	((UINT32P)(DISP_COLOR0_BASE+0x850))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_POINT2_2	((UINT32P)(DISP_COLOR0_BASE+0x854))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_POINT2_3	((UINT32P)(DISP_COLOR0_BASE+0x858))
#define DISP_COLOR0_DISP_COLOR_PARTIAL_SAT_POINT2_4	((UINT32P)(DISP_COLOR0_BASE+0x85C))
#define DISP_COLOR0_DISP_COLOR_CM_CONTROL	((UINT32P)(DISP_COLOR0_BASE+0x860))
#define DISP_COLOR0_DISP_COLOR_CM_W1_HUE_0	((UINT32P)(DISP_COLOR0_BASE+0x864))
#define DISP_COLOR0_DISP_COLOR_CM_W1_HUE_1	((UINT32P)(DISP_COLOR0_BASE+0x868))
#define DISP_COLOR0_DISP_COLOR_CM_W1_HUE_2	((UINT32P)(DISP_COLOR0_BASE+0x86C))
#define DISP_COLOR0_DISP_COLOR_CM_W1_HUE_3	((UINT32P)(DISP_COLOR0_BASE+0x870))
#define DISP_COLOR0_DISP_COLOR_CM_W1_HUE_4	((UINT32P)(DISP_COLOR0_BASE+0x874))
#define DISP_COLOR0_DISP_COLOR_CM_W1_LUMA_0	((UINT32P)(DISP_COLOR0_BASE+0x878))
#define DISP_COLOR0_DISP_COLOR_CM_W1_LUMA_1	((UINT32P)(DISP_COLOR0_BASE+0x87C))
#define DISP_COLOR0_DISP_COLOR_CM_W1_LUMA_2	((UINT32P)(DISP_COLOR0_BASE+0x880))
#define DISP_COLOR0_DISP_COLOR_CM_W1_LUMA_3	((UINT32P)(DISP_COLOR0_BASE+0x884))
#define DISP_COLOR0_DISP_COLOR_CM_W1_LUMA_4	((UINT32P)(DISP_COLOR0_BASE+0x888))
#define DISP_COLOR0_DISP_COLOR_CM_W1_SAT_0	((UINT32P)(DISP_COLOR0_BASE+0x88C))
#define DISP_COLOR0_DISP_COLOR_CM_W1_SAT_1	((UINT32P)(DISP_COLOR0_BASE+0x890))
#define DISP_COLOR0_DISP_COLOR_CM_W1_SAT_2	((UINT32P)(DISP_COLOR0_BASE+0x894))
#define DISP_COLOR0_DISP_COLOR_CM_W1_SAT_3	((UINT32P)(DISP_COLOR0_BASE+0x898))
#define DISP_COLOR0_DISP_COLOR_CM_W1_SAT_4	((UINT32P)(DISP_COLOR0_BASE+0x89C))
#define DISP_COLOR0_DISP_COLOR_CM_W2_HUE_0	((UINT32P)(DISP_COLOR0_BASE+0x8A0))
#define DISP_COLOR0_DISP_COLOR_CM_W2_HUE_1	((UINT32P)(DISP_COLOR0_BASE+0x8A4))
#define DISP_COLOR0_DISP_COLOR_CM_W2_HUE_2	((UINT32P)(DISP_COLOR0_BASE+0x8A8))
#define DISP_COLOR0_DISP_COLOR_CM_W2_HUE_3	((UINT32P)(DISP_COLOR0_BASE+0x8AC))
#define DISP_COLOR0_DISP_COLOR_CM_W2_HUE_4	((UINT32P)(DISP_COLOR0_BASE+0x8B0))
#define DISP_COLOR0_DISP_COLOR_CM_W2_LUMA_0	((UINT32P)(DISP_COLOR0_BASE+0x8B4))
#define DISP_COLOR0_DISP_COLOR_CM_W2_LUMA_1	((UINT32P)(DISP_COLOR0_BASE+0x8B8))
#define DISP_COLOR0_DISP_COLOR_CM_W2_LUMA_2	((UINT32P)(DISP_COLOR0_BASE+0x8BC))
#define DISP_COLOR0_DISP_COLOR_CM_W2_LUMA_3	((UINT32P)(DISP_COLOR0_BASE+0x8C0))
#define DISP_COLOR0_DISP_COLOR_CM_W2_LUMA_4	((UINT32P)(DISP_COLOR0_BASE+0x8C4))
#define DISP_COLOR0_DISP_COLOR_CM_W2_SAT_0	((UINT32P)(DISP_COLOR0_BASE+0x8C8))
#define DISP_COLOR0_DISP_COLOR_CM_W2_SAT_1	((UINT32P)(DISP_COLOR0_BASE+0x8CC))
#define DISP_COLOR0_DISP_COLOR_CM_W2_SAT_2	((UINT32P)(DISP_COLOR0_BASE+0x8D0))
#define DISP_COLOR0_DISP_COLOR_CM_W2_SAT_3	((UINT32P)(DISP_COLOR0_BASE+0x8D4))
#define DISP_COLOR0_DISP_COLOR_CM_W2_SAT_4	((UINT32P)(DISP_COLOR0_BASE+0x8D8))
#define DISP_COLOR0_DISP_COLOR_CM_W3_HUE_0	((UINT32P)(DISP_COLOR0_BASE+0x8DC))
#define DISP_COLOR0_DISP_COLOR_CM_W3_HUE_1	((UINT32P)(DISP_COLOR0_BASE+0x8E0))
#define DISP_COLOR0_DISP_COLOR_CM_W3_HUE_2	((UINT32P)(DISP_COLOR0_BASE+0x8E4))
#define DISP_COLOR0_DISP_COLOR_CM_W3_HUE_3	((UINT32P)(DISP_COLOR0_BASE+0x8E8))
#define DISP_COLOR0_DISP_COLOR_CM_W3_HUE_4	((UINT32P)(DISP_COLOR0_BASE+0x8EC))
#define DISP_COLOR0_DISP_COLOR_CM_W3_LUMA_0	((UINT32P)(DISP_COLOR0_BASE+0x8F0))
#define DISP_COLOR0_DISP_COLOR_CM_W3_LUMA_1	((UINT32P)(DISP_COLOR0_BASE+0x8F4))
#define DISP_COLOR0_DISP_COLOR_CM_W3_LUMA_2	((UINT32P)(DISP_COLOR0_BASE+0x8F8))
#define DISP_COLOR0_DISP_COLOR_CM_W3_LUMA_3	((UINT32P)(DISP_COLOR0_BASE+0x8FC))
#define DISP_COLOR0_DISP_COLOR_CM_W3_LUMA_4	((UINT32P)(DISP_COLOR0_BASE+0x900))
#define DISP_COLOR0_DISP_COLOR_CM_W3_SAT_0	((UINT32P)(DISP_COLOR0_BASE+0x904))
#define DISP_COLOR0_DISP_COLOR_CM_W3_SAT_1	((UINT32P)(DISP_COLOR0_BASE+0x908))
#define DISP_COLOR0_DISP_COLOR_CM_W3_SAT_2	((UINT32P)(DISP_COLOR0_BASE+0x90C))
#define DISP_COLOR0_DISP_COLOR_CM_W3_SAT_3	((UINT32P)(DISP_COLOR0_BASE+0x910))
#define DISP_COLOR0_DISP_COLOR_CM_W3_SAT_4	((UINT32P)(DISP_COLOR0_BASE+0x914))
#define DISP_COLOR0_DISP_COLOR_CM_W1_DELTA_0	((UINT32P)(DISP_COLOR0_BASE+0x918))
#define DISP_COLOR0_DISP_COLOR_CM_W1_DELTA_1	((UINT32P)(DISP_COLOR0_BASE+0x91C))
#define DISP_COLOR0_DISP_COLOR_CM_W2_DELTA_0	((UINT32P)(DISP_COLOR0_BASE+0x920))
#define DISP_COLOR0_DISP_COLOR_CM_W2_DELTA_1	((UINT32P)(DISP_COLOR0_BASE+0x924))
#define DISP_COLOR0_DISP_COLOR_CM_W3_DELTA_0	((UINT32P)(DISP_COLOR0_BASE+0x928))
#define DISP_COLOR0_DISP_COLOR_CM_W3_DELTA_1	((UINT32P)(DISP_COLOR0_BASE+0x92C))
#define DISP_COLOR0_DISP_COLOR_START	((UINT32P)(DISP_COLOR0_BASE+0xC00))
#define DISP_COLOR0_DISP_COLOR_INTEN	((UINT32P)(DISP_COLOR0_BASE+0xC04))
#define DISP_COLOR0_DISP_COLOR_INTSTA	((UINT32P)(DISP_COLOR0_BASE+0xC08))
#define DISP_COLOR0_DISP_COLOR_OUT_SEL	((UINT32P)(DISP_COLOR0_BASE+0xC0C))
#define DISP_COLOR0_DISP_COLOR_FRAME_DONE_DEL	((UINT32P)(DISP_COLOR0_BASE+0xC10))
#define DISP_COLOR0_DISP_COLOR_CRC	((UINT32P)(DISP_COLOR0_BASE+0xC14))
#define DISP_COLOR0_DISP_COLOR_SW_SCRATCH	((UINT32P)(DISP_COLOR0_BASE+0xC18))
#define DISP_COLOR0_DISP_COLOR_RDY_SEL	((UINT32P)(DISP_COLOR0_BASE+0xC20))
#define DISP_COLOR0_DISP_COLOR_RDY_SEL_EN	((UINT32P)(DISP_COLOR0_BASE+0xC24))
#define DISP_COLOR0_DISP_COLOR_CK_ON	((UINT32P)(DISP_COLOR0_BASE+0xC28))
#define DISP_COLOR0_DISP_COLOR_INTERNAL_IP_WIDTH	((UINT32P)(DISP_COLOR0_BASE+0xC50))
#define DISP_COLOR0_DISP_COLOR_INTERNAL_IP_HEIGHT	((UINT32P)(DISP_COLOR0_BASE+0xC54))
#define DISP_COLOR0_DISP_COLOR_CM1_EN	((UINT32P)(DISP_COLOR0_BASE+0xC60))
#define DISP_COLOR0_DISP_COLOR_CM2_EN	((UINT32P)(DISP_COLOR0_BASE+0xCA0))
#define DISP_COLOR0_DISP_COLOR_SHADOW_CTRL	((UINT32P)(DISP_COLOR0_BASE+0xCB0))
#define DISP_COLOR0_DISP_COLOR_R0_CRC	((UINT32P)(DISP_COLOR0_BASE+0xCF0))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y0_0	((UINT32P)(DISP_COLOR0_BASE+0xCF4))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y0_1	((UINT32P)(DISP_COLOR0_BASE+0xCF8))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y0_2	((UINT32P)(DISP_COLOR0_BASE+0xCFC))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y0_3	((UINT32P)(DISP_COLOR0_BASE+0xD00))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y0_4	((UINT32P)(DISP_COLOR0_BASE+0xD04))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y64_0	((UINT32P)(DISP_COLOR0_BASE+0xD08))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y64_1	((UINT32P)(DISP_COLOR0_BASE+0xD0C))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y64_2	((UINT32P)(DISP_COLOR0_BASE+0xD10))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y64_3	((UINT32P)(DISP_COLOR0_BASE+0xD14))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y64_4	((UINT32P)(DISP_COLOR0_BASE+0xD18))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y128_0	((UINT32P)(DISP_COLOR0_BASE+0xD1C))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y128_1	((UINT32P)(DISP_COLOR0_BASE+0xD20))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y128_2	((UINT32P)(DISP_COLOR0_BASE+0xD24))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y128_3	((UINT32P)(DISP_COLOR0_BASE+0xD28))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y128_4	((UINT32P)(DISP_COLOR0_BASE+0xD2C))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y192_0	((UINT32P)(DISP_COLOR0_BASE+0xD30))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y192_1	((UINT32P)(DISP_COLOR0_BASE+0xD34))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y192_2	((UINT32P)(DISP_COLOR0_BASE+0xD38))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y192_3	((UINT32P)(DISP_COLOR0_BASE+0xD3C))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y192_4	((UINT32P)(DISP_COLOR0_BASE+0xD40))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y256_0	((UINT32P)(DISP_COLOR0_BASE+0xD44))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y256_1	((UINT32P)(DISP_COLOR0_BASE+0xD48))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y256_2	((UINT32P)(DISP_COLOR0_BASE+0xD4C))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y256_3	((UINT32P)(DISP_COLOR0_BASE+0xD50))
#define DISP_COLOR0_DISP_COLOR_S_GAIN_BY_Y256_4	((UINT32P)(DISP_COLOR0_BASE+0xD54))
#define DISP_COLOR0_DISP_COLOR_LSP_1	((UINT32P)(DISP_COLOR0_BASE+0xD58))
#define DISP_COLOR0_DISP_COLOR_LSP_2	((UINT32P)(DISP_COLOR0_BASE+0xD5C))

// APB Module disp_color
#define DISP_COLOR1_BASE (0x14015000)
#define DISP_COLOR1_DISP_COLOR_CFG_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x400))
#define DISP_COLOR1_DISP_COLOR_PXL_CNT_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x404))
#define DISP_COLOR1_DISP_COLOR_LINE_CNT_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x408))
#define DISP_COLOR1_DISP_COLOR_WIN_X_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x40C))
#define DISP_COLOR1_DISP_COLOR_WIN_Y_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x410))
#define DISP_COLOR1_DISP_COLOR_CH_DLY_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x414))
#define DISP_COLOR1_DISP_COLOR_TIMING_DETECTION_0	((UINT32P)(DISP_COLOR1_BASE+0x418))
#define DISP_COLOR1_DISP_COLOR_TIMING_DETECTION_1	((UINT32P)(DISP_COLOR1_BASE+0x41C))
#define DISP_COLOR1_DISP_COLOR_DBG_CFG_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x420))
#define DISP_COLOR1_DISP_COLOR_C_BOOST_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x428))
#define DISP_COLOR1_DISP_COLOR_C_BOOST_MAIN_2	((UINT32P)(DISP_COLOR1_BASE+0x42C))
#define DISP_COLOR1_DISP_COLOR_LUMA_ADJ	((UINT32P)(DISP_COLOR1_BASE+0x430))
#define DISP_COLOR1_DISP_COLOR_G_PIC_ADJ_MAIN_1	((UINT32P)(DISP_COLOR1_BASE+0x434))
#define DISP_COLOR1_DISP_COLOR_G_PIC_ADJ_MAIN_2	((UINT32P)(DISP_COLOR1_BASE+0x438))
#define DISP_COLOR1_DISP_COLOR_G_PIC_ADJ_MAIN_3	((UINT32P)(DISP_COLOR1_BASE+0x43C))
#define DISP_COLOR1_DISP_COLOR_Y_FTN_1_0_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x440))
#define DISP_COLOR1_DISP_COLOR_Y_FTN_3_2_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x444))
#define DISP_COLOR1_DISP_COLOR_Y_FTN_5_4_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x448))
#define DISP_COLOR1_DISP_COLOR_Y_FTN_7_6_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x44C))
#define DISP_COLOR1_DISP_COLOR_Y_FTN_9_8_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x450))
#define DISP_COLOR1_DISP_COLOR_Y_FTN_11_10_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x454))
#define DISP_COLOR1_DISP_COLOR_Y_FTN_13_12_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x458))
#define DISP_COLOR1_DISP_COLOR_Y_FTN_15_14_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x45C))
#define DISP_COLOR1_DISP_COLOR_Y_FTN_17_16_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x460))
#define DISP_COLOR1_DISP_COLOR_Y_FTN_19_18_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x464))
#define DISP_COLOR1_DISP_COLOR_Y_FTN_21_20_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x468))
#define DISP_COLOR1_DISP_COLOR_Y_FTN_23_22_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x46C))
#define DISP_COLOR1_DISP_COLOR_Y_FTN_25_24_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x470))
#define DISP_COLOR1_DISP_COLOR_Y_FTN_27_26_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x474))
#define DISP_COLOR1_DISP_COLOR_Y_FTN_29_28_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x478))
#define DISP_COLOR1_DISP_COLOR_Y_FTN_31_30_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x47C))
#define DISP_COLOR1_DISP_COLOR_Y_FTN_32_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x480))
#define DISP_COLOR1_DISP_COLOR_POS_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x484))
#define DISP_COLOR1_DISP_COLOR_INK_DATA_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x488))
#define DISP_COLOR1_DISP_COLOR_INK_DATA_MAIN_CR	((UINT32P)(DISP_COLOR1_BASE+0x48C))
#define DISP_COLOR1_DISP_COLOR_CAP_IN_DATA_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x490))
#define DISP_COLOR1_DISP_COLOR_CAP_IN_DATA_MAIN_CR	((UINT32P)(DISP_COLOR1_BASE+0x494))
#define DISP_COLOR1_DISP_COLOR_CAP_OUT_DATA_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x498))
#define DISP_COLOR1_DISP_COLOR_CAP_OUT_DATA_MAIN_CR	((UINT32P)(DISP_COLOR1_BASE+0x49C))
#define DISP_COLOR1_DISP_COLOR_Y_SLOPE_1_0_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x4A0))
#define DISP_COLOR1_DISP_COLOR_Y_SLOPE_3_2_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x4A4))
#define DISP_COLOR1_DISP_COLOR_Y_SLOPE_5_4_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x4A8))
#define DISP_COLOR1_DISP_COLOR_Y_SLOPE_7_6_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x4AC))
#define DISP_COLOR1_DISP_COLOR_Y_SLOPE_9_8_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x4B0))
#define DISP_COLOR1_DISP_COLOR_Y_SLOPE_11_10_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x4B4))
#define DISP_COLOR1_DISP_COLOR_Y_SLOPE_13_12_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x4B8))
#define DISP_COLOR1_DISP_COLOR_Y_SLOPE_15_14_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x4BC))
#define DISP_COLOR1_DISP_COLOR_LOCAL_SAT_1	((UINT32P)(DISP_COLOR1_BASE+0x4C0))
#define DISP_COLOR1_DISP_COLOR_LOCAL_SAT_2	((UINT32P)(DISP_COLOR1_BASE+0x4C4))
#define DISP_COLOR1_DISP_COLOR_LOCAL_SAT_3	((UINT32P)(DISP_COLOR1_BASE+0x4C8))
#define DISP_COLOR1_DISP_COLOR_LOCAL_SAT_4	((UINT32P)(DISP_COLOR1_BASE+0x4CC))
#define DISP_COLOR1_DISP_COLOR_LOCAL_SAT_5	((UINT32P)(DISP_COLOR1_BASE+0x4D0))
#define DISP_COLOR1_DISP_COLOR_LOCAL_SAT_6	((UINT32P)(DISP_COLOR1_BASE+0x4D4))
#define DISP_COLOR1_DISP_COLOR_LOCAL_SAT_7	((UINT32P)(DISP_COLOR1_BASE+0x4D8))
#define DISP_COLOR1_DISP_COLOR_LOCAL_SAT_8	((UINT32P)(DISP_COLOR1_BASE+0x4DC))
#define DISP_COLOR1_DISP_COLOR_LOCAL_SAT_9	((UINT32P)(DISP_COLOR1_BASE+0x4E0))
#define DISP_COLOR1_DISP_COLOR_LOCAL_SAT_10	((UINT32P)(DISP_COLOR1_BASE+0x4E4))
#define DISP_COLOR1_DISP_COLOR_LOCAL_SAT_11	((UINT32P)(DISP_COLOR1_BASE+0x4E8))
#define DISP_COLOR1_DISP_COLOR_LOCAL_SAT_12	((UINT32P)(DISP_COLOR1_BASE+0x4EC))
#define DISP_COLOR1_DISP_COLOR_CCMP_GROUP_1	((UINT32P)(DISP_COLOR1_BASE+0x500))
#define DISP_COLOR1_DISP_COLOR_CCMP_GROUP_2	((UINT32P)(DISP_COLOR1_BASE+0x504))
#define DISP_COLOR1_DISP_COLOR_CCMP_GROUP_3	((UINT32P)(DISP_COLOR1_BASE+0x508))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_00	((UINT32P)(DISP_COLOR1_BASE+0x520))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_01	((UINT32P)(DISP_COLOR1_BASE+0x524))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_02	((UINT32P)(DISP_COLOR1_BASE+0x528))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_03	((UINT32P)(DISP_COLOR1_BASE+0x52C))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_04	((UINT32P)(DISP_COLOR1_BASE+0x530))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_05	((UINT32P)(DISP_COLOR1_BASE+0x534))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_06	((UINT32P)(DISP_COLOR1_BASE+0x538))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_07	((UINT32P)(DISP_COLOR1_BASE+0x53C))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_08	((UINT32P)(DISP_COLOR1_BASE+0x540))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_09	((UINT32P)(DISP_COLOR1_BASE+0x544))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_10	((UINT32P)(DISP_COLOR1_BASE+0x548))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_11	((UINT32P)(DISP_COLOR1_BASE+0x54C))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_12	((UINT32P)(DISP_COLOR1_BASE+0x550))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_13	((UINT32P)(DISP_COLOR1_BASE+0x554))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_14	((UINT32P)(DISP_COLOR1_BASE+0x558))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_15	((UINT32P)(DISP_COLOR1_BASE+0x55C))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_16	((UINT32P)(DISP_COLOR1_BASE+0x560))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_17	((UINT32P)(DISP_COLOR1_BASE+0x564))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_18	((UINT32P)(DISP_COLOR1_BASE+0x568))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_19	((UINT32P)(DISP_COLOR1_BASE+0x56C))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_20	((UINT32P)(DISP_COLOR1_BASE+0x570))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_21	((UINT32P)(DISP_COLOR1_BASE+0x574))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_22	((UINT32P)(DISP_COLOR1_BASE+0x578))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_23	((UINT32P)(DISP_COLOR1_BASE+0x57C))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_24	((UINT32P)(DISP_COLOR1_BASE+0x580))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_25	((UINT32P)(DISP_COLOR1_BASE+0x584))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_26	((UINT32P)(DISP_COLOR1_BASE+0x588))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_27	((UINT32P)(DISP_COLOR1_BASE+0x58C))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_28	((UINT32P)(DISP_COLOR1_BASE+0x590))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_29	((UINT32P)(DISP_COLOR1_BASE+0x594))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_30	((UINT32P)(DISP_COLOR1_BASE+0x598))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_31	((UINT32P)(DISP_COLOR1_BASE+0x59C))
#define DISP_COLOR1_DISP_COLOR_LUMA_HIST_32	((UINT32P)(DISP_COLOR1_BASE+0x5A0))
#define DISP_COLOR1_DISP_COLOR_LUMA_SUM	((UINT32P)(DISP_COLOR1_BASE+0x5A4))
#define DISP_COLOR1_DISP_COLOR_LUMA_MIN_MAX	((UINT32P)(DISP_COLOR1_BASE+0x5A8))
#define DISP_COLOR1_DISP_COLOR_SAT_SUM	((UINT32P)(DISP_COLOR1_BASE+0x5AC))
#define DISP_COLOR1_DISP_COLOR_LOCAL_HUE_1	((UINT32P)(DISP_COLOR1_BASE+0x600))
#define DISP_COLOR1_DISP_COLOR_LOCAL_HUE_2	((UINT32P)(DISP_COLOR1_BASE+0x604))
#define DISP_COLOR1_DISP_COLOR_LOCAL_HUE_3	((UINT32P)(DISP_COLOR1_BASE+0x608))
#define DISP_COLOR1_DISP_COLOR_LOCAL_HUE_4	((UINT32P)(DISP_COLOR1_BASE+0x60C))
#define DISP_COLOR1_DISP_COLOR_LOCAL_HUE_5	((UINT32P)(DISP_COLOR1_BASE+0x610))
#define DISP_COLOR1_DISP_COLOR_LOCAL_HUE_6	((UINT32P)(DISP_COLOR1_BASE+0x614))
#define DISP_COLOR1_DISP_COLOR_LOCAL_HUE_7	((UINT32P)(DISP_COLOR1_BASE+0x618))
#define DISP_COLOR1_DISP_COLOR_LOCAL_HUE_8	((UINT32P)(DISP_COLOR1_BASE+0x61C))
#define DISP_COLOR1_DISP_COLOR_LOCAL_HUE_CD_0	((UINT32P)(DISP_COLOR1_BASE+0x620))
#define DISP_COLOR1_DISP_COLOR_LOCAL_HUE_CD_1	((UINT32P)(DISP_COLOR1_BASE+0x624))
#define DISP_COLOR1_DISP_COLOR_LOCAL_HUE_CD_2	((UINT32P)(DISP_COLOR1_BASE+0x628))
#define DISP_COLOR1_DISP_COLOR_LOCAL_HUE_CD_3	((UINT32P)(DISP_COLOR1_BASE+0x62C))
#define DISP_COLOR1_DISP_COLOR_LOCAL_HUE_CD_4	((UINT32P)(DISP_COLOR1_BASE+0x630))
#define DISP_COLOR1_DISP_COLOR_LOCAL_HUE_CD_5	((UINT32P)(DISP_COLOR1_BASE+0x634))
#define DISP_COLOR1_DISP_COLOR_LOCAL_HUE_CD_6	((UINT32P)(DISP_COLOR1_BASE+0x638))
#define DISP_COLOR1_DISP_COLOR_Y_FTN2_1_0_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x640))
#define DISP_COLOR1_DISP_COLOR_Y_FTN2_3_2_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x644))
#define DISP_COLOR1_DISP_COLOR_Y_FTN2_5_4_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x648))
#define DISP_COLOR1_DISP_COLOR_Y_FTN2_7_6_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x64C))
#define DISP_COLOR1_DISP_COLOR_Y_FTN2_9_8_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x650))
#define DISP_COLOR1_DISP_COLOR_Y_FTN2_11_10_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x654))
#define DISP_COLOR1_DISP_COLOR_Y_FTN2_13_12_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x658))
#define DISP_COLOR1_DISP_COLOR_Y_FTN2_15_14_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x65C))
#define DISP_COLOR1_DISP_COLOR_Y_FTN2_17_16_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x660))
#define DISP_COLOR1_DISP_COLOR_Y_FTN2_19_18_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x664))
#define DISP_COLOR1_DISP_COLOR_Y_FTN2_21_20_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x668))
#define DISP_COLOR1_DISP_COLOR_Y_FTN2_23_22_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x66C))
#define DISP_COLOR1_DISP_COLOR_Y_FTN2_25_24_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x670))
#define DISP_COLOR1_DISP_COLOR_Y_FTN2_27_26_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x674))
#define DISP_COLOR1_DISP_COLOR_Y_FTN2_29_28_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x678))
#define DISP_COLOR1_DISP_COLOR_Y_FTN2_31_30_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x67C))
#define DISP_COLOR1_DISP_COLOR_Y_FTN2_32_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x680))
#define DISP_COLOR1_DISP_COLOR_Y_FTN2_33_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x684))
#define DISP_COLOR1_DISP_COLOR_Y_FTN2_34_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x688))
#define DISP_COLOR1_DISP_COLOR_Y_FTN2_35_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x68C))
#define DISP_COLOR1_DISP_COLOR_TWO_D_WINDOW_1	((UINT32P)(DISP_COLOR1_BASE+0x740))
#define DISP_COLOR1_DISP_COLOR_TWO_D_WINDOW_2	((UINT32P)(DISP_COLOR1_BASE+0x744))
#define DISP_COLOR1_DISP_COLOR_TWO_D_WINDOW_3	((UINT32P)(DISP_COLOR1_BASE+0x748))
#define DISP_COLOR1_DISP_COLOR_TWO_D_W1_RESULT	((UINT32P)(DISP_COLOR1_BASE+0x74C))
#define DISP_COLOR1_DISP_COLOR_TWO_D_W2_RESULT	((UINT32P)(DISP_COLOR1_BASE+0x750))
#define DISP_COLOR1_DISP_COLOR_TWO_D_W3_RESULT	((UINT32P)(DISP_COLOR1_BASE+0x754))
#define DISP_COLOR1_DISP_COLOR_SAT_HIST_CFG_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x760))
#define DISP_COLOR1_DISP_COLOR_SAT_HIST_CFG_MAIN_2	((UINT32P)(DISP_COLOR1_BASE+0x764))
#define DISP_COLOR1_DISP_COLOR_SAT_HIST_X_CFG_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x768))
#define DISP_COLOR1_DISP_COLOR_SAT_HIST_Y_CFG_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x76C))
#define DISP_COLOR1_DISP_COLOR_SAT_HIST_1_0_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x770))
#define DISP_COLOR1_DISP_COLOR_SAT_HIST_3_2_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x774))
#define DISP_COLOR1_DISP_COLOR_SAT_HIST_5_4_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x778))
#define DISP_COLOR1_DISP_COLOR_SAT_HIST_7_6_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x77C))
#define DISP_COLOR1_DISP_COLOR_RESERVED_0	((UINT32P)(DISP_COLOR1_BASE+0x780))
#define DISP_COLOR1_DISP_COLOR_RESERVED_1	((UINT32P)(DISP_COLOR1_BASE+0x784))
#define DISP_COLOR1_DISP_COLOR_BWS_1	((UINT32P)(DISP_COLOR1_BASE+0x798))
#define DISP_COLOR1_DISP_COLOR_BWS_2	((UINT32P)(DISP_COLOR1_BASE+0x79C))
#define DISP_COLOR1_DISP_COLOR_HUE_HIST_CFG_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x7A0))
#define DISP_COLOR1_DISP_COLOR_HUE_HIST_CFG_MAIN_1	((UINT32P)(DISP_COLOR1_BASE+0x7A4))
#define DISP_COLOR1_DISP_COLOR_HUE_HIST_1_1_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x7A8))
#define DISP_COLOR1_DISP_COLOR_HUE_HIST_3_2_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x7AC))
#define DISP_COLOR1_DISP_COLOR_HUE_HIST_5_4_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x7B0))
#define DISP_COLOR1_DISP_COLOR_HUE_HIST_7_6_MAIN	((UINT32P)(DISP_COLOR1_BASE+0x7B4))
#define DISP_COLOR1_DISP_COLOR_CRC_0	((UINT32P)(DISP_COLOR1_BASE+0x7E0))
#define DISP_COLOR1_DISP_COLOR_CRC_1	((UINT32P)(DISP_COLOR1_BASE+0x7E4))
#define DISP_COLOR1_DISP_COLOR_CRC_2	((UINT32P)(DISP_COLOR1_BASE+0x7E8))
#define DISP_COLOR1_DISP_COLOR_CRC_3	((UINT32P)(DISP_COLOR1_BASE+0x7EC))
#define DISP_COLOR1_DISP_COLOR_CRC_4	((UINT32P)(DISP_COLOR1_BASE+0x7F0))
#define DISP_COLOR1_DISP_COLOR_LCOLORNOISE_1	((UINT32P)(DISP_COLOR1_BASE+0x7F4))
#define DISP_COLOR1_DISP_COLOR_LCOLORNOISE_2	((UINT32P)(DISP_COLOR1_BASE+0x7F8))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_GAIN1_0	((UINT32P)(DISP_COLOR1_BASE+0x7FC))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_GAIN1_1	((UINT32P)(DISP_COLOR1_BASE+0x800))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_GAIN1_2	((UINT32P)(DISP_COLOR1_BASE+0x804))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_GAIN1_3	((UINT32P)(DISP_COLOR1_BASE+0x808))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_GAIN1_4	((UINT32P)(DISP_COLOR1_BASE+0x80C))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_GAIN2_0	((UINT32P)(DISP_COLOR1_BASE+0x810))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_GAIN2_1	((UINT32P)(DISP_COLOR1_BASE+0x814))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_GAIN2_2	((UINT32P)(DISP_COLOR1_BASE+0x818))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_GAIN2_3	((UINT32P)(DISP_COLOR1_BASE+0x81C))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_GAIN2_4	((UINT32P)(DISP_COLOR1_BASE+0x820))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_GAIN3_0	((UINT32P)(DISP_COLOR1_BASE+0x824))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_GAIN3_1	((UINT32P)(DISP_COLOR1_BASE+0x828))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_GAIN3_2	((UINT32P)(DISP_COLOR1_BASE+0x82C))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_GAIN3_3	((UINT32P)(DISP_COLOR1_BASE+0x830))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_GAIN3_4	((UINT32P)(DISP_COLOR1_BASE+0x834))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_POINT1_0	((UINT32P)(DISP_COLOR1_BASE+0x838))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_POINT1_1	((UINT32P)(DISP_COLOR1_BASE+0x83C))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_POINT1_2	((UINT32P)(DISP_COLOR1_BASE+0x840))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_POINT1_3	((UINT32P)(DISP_COLOR1_BASE+0x844))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_POINT1_4	((UINT32P)(DISP_COLOR1_BASE+0x848))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_POINT2_0	((UINT32P)(DISP_COLOR1_BASE+0x84C))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_POINT2_1	((UINT32P)(DISP_COLOR1_BASE+0x850))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_POINT2_2	((UINT32P)(DISP_COLOR1_BASE+0x854))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_POINT2_3	((UINT32P)(DISP_COLOR1_BASE+0x858))
#define DISP_COLOR1_DISP_COLOR_PARTIAL_SAT_POINT2_4	((UINT32P)(DISP_COLOR1_BASE+0x85C))
#define DISP_COLOR1_DISP_COLOR_CM_CONTROL	((UINT32P)(DISP_COLOR1_BASE+0x860))
#define DISP_COLOR1_DISP_COLOR_CM_W1_HUE_0	((UINT32P)(DISP_COLOR1_BASE+0x864))
#define DISP_COLOR1_DISP_COLOR_CM_W1_HUE_1	((UINT32P)(DISP_COLOR1_BASE+0x868))
#define DISP_COLOR1_DISP_COLOR_CM_W1_HUE_2	((UINT32P)(DISP_COLOR1_BASE+0x86C))
#define DISP_COLOR1_DISP_COLOR_CM_W1_HUE_3	((UINT32P)(DISP_COLOR1_BASE+0x870))
#define DISP_COLOR1_DISP_COLOR_CM_W1_HUE_4	((UINT32P)(DISP_COLOR1_BASE+0x874))
#define DISP_COLOR1_DISP_COLOR_CM_W1_LUMA_0	((UINT32P)(DISP_COLOR1_BASE+0x878))
#define DISP_COLOR1_DISP_COLOR_CM_W1_LUMA_1	((UINT32P)(DISP_COLOR1_BASE+0x87C))
#define DISP_COLOR1_DISP_COLOR_CM_W1_LUMA_2	((UINT32P)(DISP_COLOR1_BASE+0x880))
#define DISP_COLOR1_DISP_COLOR_CM_W1_LUMA_3	((UINT32P)(DISP_COLOR1_BASE+0x884))
#define DISP_COLOR1_DISP_COLOR_CM_W1_LUMA_4	((UINT32P)(DISP_COLOR1_BASE+0x888))
#define DISP_COLOR1_DISP_COLOR_CM_W1_SAT_0	((UINT32P)(DISP_COLOR1_BASE+0x88C))
#define DISP_COLOR1_DISP_COLOR_CM_W1_SAT_1	((UINT32P)(DISP_COLOR1_BASE+0x890))
#define DISP_COLOR1_DISP_COLOR_CM_W1_SAT_2	((UINT32P)(DISP_COLOR1_BASE+0x894))
#define DISP_COLOR1_DISP_COLOR_CM_W1_SAT_3	((UINT32P)(DISP_COLOR1_BASE+0x898))
#define DISP_COLOR1_DISP_COLOR_CM_W1_SAT_4	((UINT32P)(DISP_COLOR1_BASE+0x89C))
#define DISP_COLOR1_DISP_COLOR_CM_W2_HUE_0	((UINT32P)(DISP_COLOR1_BASE+0x8A0))
#define DISP_COLOR1_DISP_COLOR_CM_W2_HUE_1	((UINT32P)(DISP_COLOR1_BASE+0x8A4))
#define DISP_COLOR1_DISP_COLOR_CM_W2_HUE_2	((UINT32P)(DISP_COLOR1_BASE+0x8A8))
#define DISP_COLOR1_DISP_COLOR_CM_W2_HUE_3	((UINT32P)(DISP_COLOR1_BASE+0x8AC))
#define DISP_COLOR1_DISP_COLOR_CM_W2_HUE_4	((UINT32P)(DISP_COLOR1_BASE+0x8B0))
#define DISP_COLOR1_DISP_COLOR_CM_W2_LUMA_0	((UINT32P)(DISP_COLOR1_BASE+0x8B4))
#define DISP_COLOR1_DISP_COLOR_CM_W2_LUMA_1	((UINT32P)(DISP_COLOR1_BASE+0x8B8))
#define DISP_COLOR1_DISP_COLOR_CM_W2_LUMA_2	((UINT32P)(DISP_COLOR1_BASE+0x8BC))
#define DISP_COLOR1_DISP_COLOR_CM_W2_LUMA_3	((UINT32P)(DISP_COLOR1_BASE+0x8C0))
#define DISP_COLOR1_DISP_COLOR_CM_W2_LUMA_4	((UINT32P)(DISP_COLOR1_BASE+0x8C4))
#define DISP_COLOR1_DISP_COLOR_CM_W2_SAT_0	((UINT32P)(DISP_COLOR1_BASE+0x8C8))
#define DISP_COLOR1_DISP_COLOR_CM_W2_SAT_1	((UINT32P)(DISP_COLOR1_BASE+0x8CC))
#define DISP_COLOR1_DISP_COLOR_CM_W2_SAT_2	((UINT32P)(DISP_COLOR1_BASE+0x8D0))
#define DISP_COLOR1_DISP_COLOR_CM_W2_SAT_3	((UINT32P)(DISP_COLOR1_BASE+0x8D4))
#define DISP_COLOR1_DISP_COLOR_CM_W2_SAT_4	((UINT32P)(DISP_COLOR1_BASE+0x8D8))
#define DISP_COLOR1_DISP_COLOR_CM_W3_HUE_0	((UINT32P)(DISP_COLOR1_BASE+0x8DC))
#define DISP_COLOR1_DISP_COLOR_CM_W3_HUE_1	((UINT32P)(DISP_COLOR1_BASE+0x8E0))
#define DISP_COLOR1_DISP_COLOR_CM_W3_HUE_2	((UINT32P)(DISP_COLOR1_BASE+0x8E4))
#define DISP_COLOR1_DISP_COLOR_CM_W3_HUE_3	((UINT32P)(DISP_COLOR1_BASE+0x8E8))
#define DISP_COLOR1_DISP_COLOR_CM_W3_HUE_4	((UINT32P)(DISP_COLOR1_BASE+0x8EC))
#define DISP_COLOR1_DISP_COLOR_CM_W3_LUMA_0	((UINT32P)(DISP_COLOR1_BASE+0x8F0))
#define DISP_COLOR1_DISP_COLOR_CM_W3_LUMA_1	((UINT32P)(DISP_COLOR1_BASE+0x8F4))
#define DISP_COLOR1_DISP_COLOR_CM_W3_LUMA_2	((UINT32P)(DISP_COLOR1_BASE+0x8F8))
#define DISP_COLOR1_DISP_COLOR_CM_W3_LUMA_3	((UINT32P)(DISP_COLOR1_BASE+0x8FC))
#define DISP_COLOR1_DISP_COLOR_CM_W3_LUMA_4	((UINT32P)(DISP_COLOR1_BASE+0x900))
#define DISP_COLOR1_DISP_COLOR_CM_W3_SAT_0	((UINT32P)(DISP_COLOR1_BASE+0x904))
#define DISP_COLOR1_DISP_COLOR_CM_W3_SAT_1	((UINT32P)(DISP_COLOR1_BASE+0x908))
#define DISP_COLOR1_DISP_COLOR_CM_W3_SAT_2	((UINT32P)(DISP_COLOR1_BASE+0x90C))
#define DISP_COLOR1_DISP_COLOR_CM_W3_SAT_3	((UINT32P)(DISP_COLOR1_BASE+0x910))
#define DISP_COLOR1_DISP_COLOR_CM_W3_SAT_4	((UINT32P)(DISP_COLOR1_BASE+0x914))
#define DISP_COLOR1_DISP_COLOR_CM_W1_DELTA_0	((UINT32P)(DISP_COLOR1_BASE+0x918))
#define DISP_COLOR1_DISP_COLOR_CM_W1_DELTA_1	((UINT32P)(DISP_COLOR1_BASE+0x91C))
#define DISP_COLOR1_DISP_COLOR_CM_W2_DELTA_0	((UINT32P)(DISP_COLOR1_BASE+0x920))
#define DISP_COLOR1_DISP_COLOR_CM_W2_DELTA_1	((UINT32P)(DISP_COLOR1_BASE+0x924))
#define DISP_COLOR1_DISP_COLOR_CM_W3_DELTA_0	((UINT32P)(DISP_COLOR1_BASE+0x928))
#define DISP_COLOR1_DISP_COLOR_CM_W3_DELTA_1	((UINT32P)(DISP_COLOR1_BASE+0x92C))
#define DISP_COLOR1_DISP_COLOR_START	((UINT32P)(DISP_COLOR1_BASE+0xC00))
#define DISP_COLOR1_DISP_COLOR_INTEN	((UINT32P)(DISP_COLOR1_BASE+0xC04))
#define DISP_COLOR1_DISP_COLOR_INTSTA	((UINT32P)(DISP_COLOR1_BASE+0xC08))
#define DISP_COLOR1_DISP_COLOR_OUT_SEL	((UINT32P)(DISP_COLOR1_BASE+0xC0C))
#define DISP_COLOR1_DISP_COLOR_FRAME_DONE_DEL	((UINT32P)(DISP_COLOR1_BASE+0xC10))
#define DISP_COLOR1_DISP_COLOR_CRC	((UINT32P)(DISP_COLOR1_BASE+0xC14))
#define DISP_COLOR1_DISP_COLOR_SW_SCRATCH	((UINT32P)(DISP_COLOR1_BASE+0xC18))
#define DISP_COLOR1_DISP_COLOR_RDY_SEL	((UINT32P)(DISP_COLOR1_BASE+0xC20))
#define DISP_COLOR1_DISP_COLOR_RDY_SEL_EN	((UINT32P)(DISP_COLOR1_BASE+0xC24))
#define DISP_COLOR1_DISP_COLOR_CK_ON	((UINT32P)(DISP_COLOR1_BASE+0xC28))
#define DISP_COLOR1_DISP_COLOR_INTERNAL_IP_WIDTH	((UINT32P)(DISP_COLOR1_BASE+0xC50))
#define DISP_COLOR1_DISP_COLOR_INTERNAL_IP_HEIGHT	((UINT32P)(DISP_COLOR1_BASE+0xC54))
#define DISP_COLOR1_DISP_COLOR_CM1_EN	((UINT32P)(DISP_COLOR1_BASE+0xC60))
#define DISP_COLOR1_DISP_COLOR_CM2_EN	((UINT32P)(DISP_COLOR1_BASE+0xCA0))
#define DISP_COLOR1_DISP_COLOR_SHADOW_CTRL	((UINT32P)(DISP_COLOR1_BASE+0xCB0))
#define DISP_COLOR1_DISP_COLOR_R0_CRC	((UINT32P)(DISP_COLOR1_BASE+0xCF0))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y0_0	((UINT32P)(DISP_COLOR1_BASE+0xCF4))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y0_1	((UINT32P)(DISP_COLOR1_BASE+0xCF8))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y0_2	((UINT32P)(DISP_COLOR1_BASE+0xCFC))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y0_3	((UINT32P)(DISP_COLOR1_BASE+0xD00))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y0_4	((UINT32P)(DISP_COLOR1_BASE+0xD04))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y64_0	((UINT32P)(DISP_COLOR1_BASE+0xD08))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y64_1	((UINT32P)(DISP_COLOR1_BASE+0xD0C))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y64_2	((UINT32P)(DISP_COLOR1_BASE+0xD10))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y64_3	((UINT32P)(DISP_COLOR1_BASE+0xD14))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y64_4	((UINT32P)(DISP_COLOR1_BASE+0xD18))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y128_0	((UINT32P)(DISP_COLOR1_BASE+0xD1C))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y128_1	((UINT32P)(DISP_COLOR1_BASE+0xD20))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y128_2	((UINT32P)(DISP_COLOR1_BASE+0xD24))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y128_3	((UINT32P)(DISP_COLOR1_BASE+0xD28))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y128_4	((UINT32P)(DISP_COLOR1_BASE+0xD2C))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y192_0	((UINT32P)(DISP_COLOR1_BASE+0xD30))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y192_1	((UINT32P)(DISP_COLOR1_BASE+0xD34))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y192_2	((UINT32P)(DISP_COLOR1_BASE+0xD38))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y192_3	((UINT32P)(DISP_COLOR1_BASE+0xD3C))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y192_4	((UINT32P)(DISP_COLOR1_BASE+0xD40))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y256_0	((UINT32P)(DISP_COLOR1_BASE+0xD44))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y256_1	((UINT32P)(DISP_COLOR1_BASE+0xD48))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y256_2	((UINT32P)(DISP_COLOR1_BASE+0xD4C))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y256_3	((UINT32P)(DISP_COLOR1_BASE+0xD50))
#define DISP_COLOR1_DISP_COLOR_S_GAIN_BY_Y256_4	((UINT32P)(DISP_COLOR1_BASE+0xD54))
#define DISP_COLOR1_DISP_COLOR_LSP_1	((UINT32P)(DISP_COLOR1_BASE+0xD58))
#define DISP_COLOR1_DISP_COLOR_LSP_2	((UINT32P)(DISP_COLOR1_BASE+0xD5C))

// APB Module disp_ccorr
#define DISP_CCORR0_BASE (0x14016000)
#define DISP_CCORR0_DISP_CCORR_EN	((UINT32P)(DISP_CCORR0_BASE+0x000))
#define DISP_CCORR0_DISP_CCORR_RESET	((UINT32P)(DISP_CCORR0_BASE+0x004))
#define DISP_CCORR0_DISP_CCORR_INTEN	((UINT32P)(DISP_CCORR0_BASE+0x008))
#define DISP_CCORR0_DISP_CCORR_INTSTA	((UINT32P)(DISP_CCORR0_BASE+0x00C))
#define DISP_CCORR0_DISP_CCORR_STATUS	((UINT32P)(DISP_CCORR0_BASE+0x010))
#define DISP_CCORR0_DISP_CCORR_CFG	((UINT32P)(DISP_CCORR0_BASE+0x020))
#define DISP_CCORR0_DISP_CCORR_INPUT_COUNT	((UINT32P)(DISP_CCORR0_BASE+0x024))
#define DISP_CCORR0_DISP_CCORR_OUTPUT_COUNT	((UINT32P)(DISP_CCORR0_BASE+0x028))
#define DISP_CCORR0_DISP_CCORR_CHKSUM	((UINT32P)(DISP_CCORR0_BASE+0x02C))
#define DISP_CCORR0_DISP_CCORR_SIZE	((UINT32P)(DISP_CCORR0_BASE+0x030))
#define DISP_CCORR0_DISP_CCORR_COEF_0	((UINT32P)(DISP_CCORR0_BASE+0x080))
#define DISP_CCORR0_DISP_CCORR_COEF_1	((UINT32P)(DISP_CCORR0_BASE+0x084))
#define DISP_CCORR0_DISP_CCORR_COEF_2	((UINT32P)(DISP_CCORR0_BASE+0x088))
#define DISP_CCORR0_DISP_CCORR_COEF_3	((UINT32P)(DISP_CCORR0_BASE+0x08C))
#define DISP_CCORR0_DISP_CCORR_COEF_4	((UINT32P)(DISP_CCORR0_BASE+0x090))
#define DISP_CCORR0_DISP_CCORR_SHADOW	((UINT32P)(DISP_CCORR0_BASE+0x0A0))
#define DISP_CCORR0_DISP_CCORR_DUMMY_REG	((UINT32P)(DISP_CCORR0_BASE+0x0C0))

// APB Module disp_ccorr
#define DISP_CCORR1_BASE (0x14017000)
#define DISP_CCORR1_DISP_CCORR_EN	((UINT32P)(DISP_CCORR1_BASE+0x000))
#define DISP_CCORR1_DISP_CCORR_RESET	((UINT32P)(DISP_CCORR1_BASE+0x004))
#define DISP_CCORR1_DISP_CCORR_INTEN	((UINT32P)(DISP_CCORR1_BASE+0x008))
#define DISP_CCORR1_DISP_CCORR_INTSTA	((UINT32P)(DISP_CCORR1_BASE+0x00C))
#define DISP_CCORR1_DISP_CCORR_STATUS	((UINT32P)(DISP_CCORR1_BASE+0x010))
#define DISP_CCORR1_DISP_CCORR_CFG	((UINT32P)(DISP_CCORR1_BASE+0x020))
#define DISP_CCORR1_DISP_CCORR_INPUT_COUNT	((UINT32P)(DISP_CCORR1_BASE+0x024))
#define DISP_CCORR1_DISP_CCORR_OUTPUT_COUNT	((UINT32P)(DISP_CCORR1_BASE+0x028))
#define DISP_CCORR1_DISP_CCORR_CHKSUM	((UINT32P)(DISP_CCORR1_BASE+0x02C))
#define DISP_CCORR1_DISP_CCORR_SIZE	((UINT32P)(DISP_CCORR1_BASE+0x030))
#define DISP_CCORR1_DISP_CCORR_COEF_0	((UINT32P)(DISP_CCORR1_BASE+0x080))
#define DISP_CCORR1_DISP_CCORR_COEF_1	((UINT32P)(DISP_CCORR1_BASE+0x084))
#define DISP_CCORR1_DISP_CCORR_COEF_2	((UINT32P)(DISP_CCORR1_BASE+0x088))
#define DISP_CCORR1_DISP_CCORR_COEF_3	((UINT32P)(DISP_CCORR1_BASE+0x08C))
#define DISP_CCORR1_DISP_CCORR_COEF_4	((UINT32P)(DISP_CCORR1_BASE+0x090))
#define DISP_CCORR1_DISP_CCORR_SHADOW	((UINT32P)(DISP_CCORR1_BASE+0x0A0))
#define DISP_CCORR1_DISP_CCORR_DUMMY_REG	((UINT32P)(DISP_CCORR1_BASE+0x0C0))

// APB Module disp_aal
#define DISP_AAL0_BASE (0x14018000)
#define DISP_AAL0_DISP_AAL_EN	((UINT32P)(DISP_AAL0_BASE+0x000))
#define DISP_AAL0_DISP_AAL_RESET	((UINT32P)(DISP_AAL0_BASE+0x004))
#define DISP_AAL0_DISP_AAL_INTEN	((UINT32P)(DISP_AAL0_BASE+0x008))
#define DISP_AAL0_DISP_AAL_INTSTA	((UINT32P)(DISP_AAL0_BASE+0x00C))
#define DISP_AAL0_DISP_AAL_STATUS	((UINT32P)(DISP_AAL0_BASE+0x010))
#define DISP_AAL0_DISP_AAL_CFG	((UINT32P)(DISP_AAL0_BASE+0x020))
#define DISP_AAL0_DISP_AAL_INPUT_COUNT	((UINT32P)(DISP_AAL0_BASE+0x024))
#define DISP_AAL0_DISP_AAL_OUTPUT_COUNT	((UINT32P)(DISP_AAL0_BASE+0x028))
#define DISP_AAL0_DISP_AAL_CHKSUM	((UINT32P)(DISP_AAL0_BASE+0x02C))
#define DISP_AAL0_DISP_AAL_SIZE	((UINT32P)(DISP_AAL0_BASE+0x030))
#define DISP_AAL0_DISP_AAL_DUMMY_REG	((UINT32P)(DISP_AAL0_BASE+0x0C0))
#define DISP_AAL0_DISP_AAL_SHADOW_CTRL	((UINT32P)(DISP_AAL0_BASE+0x0C4))
#define DISP_AAL0_DISP_AAL_SHOW_HIST	((UINT32P)(DISP_AAL0_BASE+0x0C8))
#define DISP_AAL0_DISP_AAL_ATPG	((UINT32P)(DISP_AAL0_BASE+0x0FC))
#define DISP_AAL0_DREI_PAT_GEN_SET	((UINT32P)(DISP_AAL0_BASE+0x100))
#define DISP_AAL0_DREI_PAT_GEN_FRM_SIZE	((UINT32P)(DISP_AAL0_BASE+0x104))
#define DISP_AAL0_DREI_PAT_GEN_COLOR0	((UINT32P)(DISP_AAL0_BASE+0x108))
#define DISP_AAL0_DREI_PAT_GEN_COLOR1	((UINT32P)(DISP_AAL0_BASE+0x10C))
#define DISP_AAL0_DREI_PAT_GEN_COLOR2	((UINT32P)(DISP_AAL0_BASE+0x110))
#define DISP_AAL0_DREI_PAT_GEN_POS	((UINT32P)(DISP_AAL0_BASE+0x114))
#define DISP_AAL0_DREI_PAT_GEN_CURSOR_RB0	((UINT32P)(DISP_AAL0_BASE+0x118))
#define DISP_AAL0_DREI_PAT_GEN_CURSOR_RB1	((UINT32P)(DISP_AAL0_BASE+0x11C))
#define DISP_AAL0_DREI_PAT_GEN_RAMP	((UINT32P)(DISP_AAL0_BASE+0x120))
#define DISP_AAL0_DREI_PAT_GEN_TILE_POS	((UINT32P)(DISP_AAL0_BASE+0x124))
#define DISP_AAL0_DREI_PAT_GEN_TILE_OV	((UINT32P)(DISP_AAL0_BASE+0x128))
#define DISP_AAL0_DREO_PAT_GEN_SET	((UINT32P)(DISP_AAL0_BASE+0x130))
#define DISP_AAL0_DREO_PAT_GEN_FRM_SIZE	((UINT32P)(DISP_AAL0_BASE+0x134))
#define DISP_AAL0_DREO_PAT_GEN_COLOR0	((UINT32P)(DISP_AAL0_BASE+0x138))
#define DISP_AAL0_DREO_PAT_GEN_COLOR1	((UINT32P)(DISP_AAL0_BASE+0x13C))
#define DISP_AAL0_DREO_PAT_GEN_COLOR2	((UINT32P)(DISP_AAL0_BASE+0x140))
#define DISP_AAL0_DREO_PAT_GEN_POS	((UINT32P)(DISP_AAL0_BASE+0x144))
#define DISP_AAL0_DREO_PAT_GEN_CURSOR_RB0	((UINT32P)(DISP_AAL0_BASE+0x148))
#define DISP_AAL0_DREO_PAT_GEN_CURSOR_RB1	((UINT32P)(DISP_AAL0_BASE+0x14C))
#define DISP_AAL0_DREO_PAT_GEN_RAMP	((UINT32P)(DISP_AAL0_BASE+0x150))
#define DISP_AAL0_DREO_PAT_GEN_TILE_POS	((UINT32P)(DISP_AAL0_BASE+0x154))
#define DISP_AAL0_DREO_PAT_GEN_TILE_OV	((UINT32P)(DISP_AAL0_BASE+0x158))
#define DISP_AAL0_CABCO_PAT_GEN_SET	((UINT32P)(DISP_AAL0_BASE+0x160))
#define DISP_AAL0_CABCO_PAT_GEN_FRM_SIZE	((UINT32P)(DISP_AAL0_BASE+0x164))
#define DISP_AAL0_CABCO_PAT_GEN_COLOR0	((UINT32P)(DISP_AAL0_BASE+0x168))
#define DISP_AAL0_CABCO_PAT_GEN_COLOR1	((UINT32P)(DISP_AAL0_BASE+0x16C))
#define DISP_AAL0_CABCO_PAT_GEN_COLOR2	((UINT32P)(DISP_AAL0_BASE+0x170))
#define DISP_AAL0_CABCO_PAT_GEN_POS	((UINT32P)(DISP_AAL0_BASE+0x174))
#define DISP_AAL0_CABCO_PAT_GEN_CURSOR_RB0	((UINT32P)(DISP_AAL0_BASE+0x178))
#define DISP_AAL0_CABCO_PAT_GEN_CURSOR_RB1	((UINT32P)(DISP_AAL0_BASE+0x17C))
#define DISP_AAL0_CABCO_PAT_GEN_RAMP	((UINT32P)(DISP_AAL0_BASE+0x180))
#define DISP_AAL0_CABCO_PAT_GEN_TILE_POS	((UINT32P)(DISP_AAL0_BASE+0x184))
#define DISP_AAL0_CABCO_PAT_GEN_TILE_OV	((UINT32P)(DISP_AAL0_BASE+0x188))
#define DISP_AAL0_DISP_AAL_CFG_MAIN	((UINT32P)(DISP_AAL0_BASE+0x200))
#define DISP_AAL0_DISP_AAL_MAX_HIST_CONFIG_00	((UINT32P)(DISP_AAL0_BASE+0x204))
#define DISP_AAL0_DISP_AAL_MAX_HIST_CONFIG_01	((UINT32P)(DISP_AAL0_BASE+0x208))
#define DISP_AAL0_DISP_AAL_CABC_00	((UINT32P)(DISP_AAL0_BASE+0x20C))
#define DISP_AAL0_DISP_AAL_CABC_01	((UINT32P)(DISP_AAL0_BASE+0x210))
#define DISP_AAL0_DISP_AAL_CABC_02	((UINT32P)(DISP_AAL0_BASE+0x214))
#define DISP_AAL0_DISP_AAL_CABC_03	((UINT32P)(DISP_AAL0_BASE+0x218))
#define DISP_AAL0_DISP_AAL_CABC_04	((UINT32P)(DISP_AAL0_BASE+0x21C))
#define DISP_AAL0_DISP_AAL_CABC_05	((UINT32P)(DISP_AAL0_BASE+0x220))
#define DISP_AAL0_DISP_AAL_STATUS_00	((UINT32P)(DISP_AAL0_BASE+0x224))
#define DISP_AAL0_DISP_AAL_STATUS_01	((UINT32P)(DISP_AAL0_BASE+0x228))
#define DISP_AAL0_DISP_AAL_STATUS_02	((UINT32P)(DISP_AAL0_BASE+0x22C))
#define DISP_AAL0_DISP_AAL_STATUS_03	((UINT32P)(DISP_AAL0_BASE+0x230))
#define DISP_AAL0_DISP_AAL_STATUS_04	((UINT32P)(DISP_AAL0_BASE+0x234))
#define DISP_AAL0_DISP_AAL_STATUS_05	((UINT32P)(DISP_AAL0_BASE+0x238))
#define DISP_AAL0_DISP_AAL_STATUS_06	((UINT32P)(DISP_AAL0_BASE+0x23C))
#define DISP_AAL0_DISP_AAL_STATUS_07	((UINT32P)(DISP_AAL0_BASE+0x240))
#define DISP_AAL0_DISP_AAL_STATUS_08	((UINT32P)(DISP_AAL0_BASE+0x244))
#define DISP_AAL0_DISP_AAL_STATUS_09	((UINT32P)(DISP_AAL0_BASE+0x248))
#define DISP_AAL0_DISP_AAL_STATUS_10	((UINT32P)(DISP_AAL0_BASE+0x24C))
#define DISP_AAL0_DISP_AAL_STATUS_11	((UINT32P)(DISP_AAL0_BASE+0x250))
#define DISP_AAL0_DISP_AAL_STATUS_12	((UINT32P)(DISP_AAL0_BASE+0x254))
#define DISP_AAL0_DISP_AAL_STATUS_13	((UINT32P)(DISP_AAL0_BASE+0x258))
#define DISP_AAL0_DISP_AAL_STATUS_14	((UINT32P)(DISP_AAL0_BASE+0x25C))
#define DISP_AAL0_DISP_AAL_STATUS_15	((UINT32P)(DISP_AAL0_BASE+0x260))
#define DISP_AAL0_DISP_AAL_STATUS_16	((UINT32P)(DISP_AAL0_BASE+0x264))
#define DISP_AAL0_DISP_AAL_STATUS_17	((UINT32P)(DISP_AAL0_BASE+0x268))
#define DISP_AAL0_DISP_AAL_STATUS_18	((UINT32P)(DISP_AAL0_BASE+0x26C))
#define DISP_AAL0_DISP_AAL_STATUS_19	((UINT32P)(DISP_AAL0_BASE+0x270))
#define DISP_AAL0_DISP_AAL_STATUS_20	((UINT32P)(DISP_AAL0_BASE+0x274))
#define DISP_AAL0_DISP_AAL_STATUS_21	((UINT32P)(DISP_AAL0_BASE+0x278))
#define DISP_AAL0_DISP_AAL_STATUS_22	((UINT32P)(DISP_AAL0_BASE+0x27C))
#define DISP_AAL0_DISP_AAL_STATUS_23	((UINT32P)(DISP_AAL0_BASE+0x280))
#define DISP_AAL0_DISP_AAL_STATUS_24	((UINT32P)(DISP_AAL0_BASE+0x284))
#define DISP_AAL0_DISP_AAL_STATUS_25	((UINT32P)(DISP_AAL0_BASE+0x288))
#define DISP_AAL0_DISP_AAL_STATUS_26	((UINT32P)(DISP_AAL0_BASE+0x28C))
#define DISP_AAL0_DISP_AAL_STATUS_27	((UINT32P)(DISP_AAL0_BASE+0x290))
#define DISP_AAL0_DISP_AAL_STATUS_28	((UINT32P)(DISP_AAL0_BASE+0x294))
#define DISP_AAL0_DISP_AAL_STATUS_29	((UINT32P)(DISP_AAL0_BASE+0x298))
#define DISP_AAL0_DISP_AAL_STATUS_30	((UINT32P)(DISP_AAL0_BASE+0x29C))
#define DISP_AAL0_DISP_AAL_STATUS_31	((UINT32P)(DISP_AAL0_BASE+0x2A0))
#define DISP_AAL0_DISP_AAL_STATUS_32	((UINT32P)(DISP_AAL0_BASE+0x2A4))
#define DISP_AAL0_DISP_AAL_STATUS_33	((UINT32P)(DISP_AAL0_BASE+0x2A8))
#define DISP_AAL0_DISP_AAL_STATUS_34	((UINT32P)(DISP_AAL0_BASE+0x2AC))
#define DISP_AAL0_DISP_AAL_STATUS_35	((UINT32P)(DISP_AAL0_BASE+0x2B0))
#define DISP_AAL0_DISP_AAL_STATUS_36	((UINT32P)(DISP_AAL0_BASE+0x2B4))
#define DISP_AAL0_DISP_AAL_LABC_CURVE_00	((UINT32P)(DISP_AAL0_BASE+0x2B8))
#define DISP_AAL0_DISP_AAL_LABC_CURVE_01	((UINT32P)(DISP_AAL0_BASE+0x2BC))
#define DISP_AAL0_DISP_AAL_LABC_CURVE_02	((UINT32P)(DISP_AAL0_BASE+0x2C0))
#define DISP_AAL0_DISP_AAL_LABC_CURVE_03	((UINT32P)(DISP_AAL0_BASE+0x2C4))
#define DISP_AAL0_DISP_AAL_LABC_CURVE_04	((UINT32P)(DISP_AAL0_BASE+0x2C8))
#define DISP_AAL0_DISP_AAL_LABC_CURVE_05	((UINT32P)(DISP_AAL0_BASE+0x2CC))
#define DISP_AAL0_DISP_AAL_LABC_CURVE_06	((UINT32P)(DISP_AAL0_BASE+0x2D0))
#define DISP_AAL0_DISP_AAL_LABC_CURVE_07	((UINT32P)(DISP_AAL0_BASE+0x2D4))
#define DISP_AAL0_DISP_AAL_LABC_CURVE_08	((UINT32P)(DISP_AAL0_BASE+0x2D8))
#define DISP_AAL0_DISP_AAL_LABC_MAPPING_00	((UINT32P)(DISP_AAL0_BASE+0x2DC))
#define DISP_AAL0_DISP_AAL_LABC_MAPPING_01	((UINT32P)(DISP_AAL0_BASE+0x2E0))
#define DISP_AAL0_DISP_AAL_LABC_SC_00	((UINT32P)(DISP_AAL0_BASE+0x2E4))
#define DISP_AAL0_DISP_AAL_LABC_SC_01	((UINT32P)(DISP_AAL0_BASE+0x2E8))
#define DISP_AAL0_DISP_AAL_DRE_CRV_FORCE_00	((UINT32P)(DISP_AAL0_BASE+0x2EC))
#define DISP_AAL0_DISP_AAL_DRE_CRV_FORCE_01	((UINT32P)(DISP_AAL0_BASE+0x2F0))
#define DISP_AAL0_DISP_AAL_DRE_CRV_FORCE_02	((UINT32P)(DISP_AAL0_BASE+0x2F4))
#define DISP_AAL0_DISP_AAL_DRE_CRV_FORCE_03	((UINT32P)(DISP_AAL0_BASE+0x2F8))
#define DISP_AAL0_DISP_AAL_DRE_CRV_FORCE_04	((UINT32P)(DISP_AAL0_BASE+0x2FC))
#define DISP_AAL0_DISP_AAL_DRE_CRV_FORCE_05	((UINT32P)(DISP_AAL0_BASE+0x300))
#define DISP_AAL0_DISP_AAL_DRE_CRV_FORCE_06	((UINT32P)(DISP_AAL0_BASE+0x304))
#define DISP_AAL0_DISP_AAL_DRE_CRV_FORCE_07	((UINT32P)(DISP_AAL0_BASE+0x308))
#define DISP_AAL0_DISP_AAL_DRE_CRV_FORCE_08	((UINT32P)(DISP_AAL0_BASE+0x30C))
#define DISP_AAL0_DISP_AAL_DRE_CRV_FORCE_09	((UINT32P)(DISP_AAL0_BASE+0x310))
#define DISP_AAL0_DISP_AAL_DRE_CRV_FORCE_10	((UINT32P)(DISP_AAL0_BASE+0x314))
#define DISP_AAL0_DISP_AAL_DRE_CRV_STATUS_00	((UINT32P)(DISP_AAL0_BASE+0x318))
#define DISP_AAL0_DISP_AAL_DRE_CRV_STATUS_01	((UINT32P)(DISP_AAL0_BASE+0x31C))
#define DISP_AAL0_DISP_AAL_DRE_CRV_STATUS_02	((UINT32P)(DISP_AAL0_BASE+0x320))
#define DISP_AAL0_DISP_AAL_DRE_CRV_STATUS_03	((UINT32P)(DISP_AAL0_BASE+0x324))
#define DISP_AAL0_DISP_AAL_DRE_CRV_STATUS_04	((UINT32P)(DISP_AAL0_BASE+0x328))
#define DISP_AAL0_DISP_AAL_DRE_CRV_STATUS_05	((UINT32P)(DISP_AAL0_BASE+0x32C))
#define DISP_AAL0_DISP_AAL_DRE_CRV_STATUS_06	((UINT32P)(DISP_AAL0_BASE+0x330))
#define DISP_AAL0_DISP_AAL_DRE_CRV_STATUS_07	((UINT32P)(DISP_AAL0_BASE+0x334))
#define DISP_AAL0_DISP_AAL_DRE_CRV_STATUS_08	((UINT32P)(DISP_AAL0_BASE+0x338))
#define DISP_AAL0_DISP_AAL_DRE_CRV_STATUS_09	((UINT32P)(DISP_AAL0_BASE+0x33C))
#define DISP_AAL0_DISP_AAL_DRE_CRV_STATUS_10	((UINT32P)(DISP_AAL0_BASE+0x340))
#define DISP_AAL0_DISP_AAL_DRE_CRV_CAL_00	((UINT32P)(DISP_AAL0_BASE+0x344))
#define DISP_AAL0_DISP_AAL_DRE_CRV_CAL_01	((UINT32P)(DISP_AAL0_BASE+0x348))
#define DISP_AAL0_DISP_AAL_DRE_CRV_CAL_02	((UINT32P)(DISP_AAL0_BASE+0x34C))
#define DISP_AAL0_DISP_AAL_DRE_CRV_CAL_03	((UINT32P)(DISP_AAL0_BASE+0x350))
#define DISP_AAL0_DISP_AAL_DRE_GAIN_FILTER_00	((UINT32P)(DISP_AAL0_BASE+0x354))
#define DISP_AAL0_DISP_AAL_DRE_FLT_FORCE_00	((UINT32P)(DISP_AAL0_BASE+0x358))
#define DISP_AAL0_DISP_AAL_DRE_FLT_FORCE_01	((UINT32P)(DISP_AAL0_BASE+0x35C))
#define DISP_AAL0_DISP_AAL_DRE_FLT_FORCE_02	((UINT32P)(DISP_AAL0_BASE+0x360))
#define DISP_AAL0_DISP_AAL_DRE_FLT_FORCE_03	((UINT32P)(DISP_AAL0_BASE+0x364))
#define DISP_AAL0_DISP_AAL_DRE_FLT_FORCE_04	((UINT32P)(DISP_AAL0_BASE+0x368))
#define DISP_AAL0_DISP_AAL_DRE_FLT_FORCE_05	((UINT32P)(DISP_AAL0_BASE+0x36C))
#define DISP_AAL0_DISP_AAL_DRE_FLT_FORCE_06	((UINT32P)(DISP_AAL0_BASE+0x370))
#define DISP_AAL0_DISP_AAL_DRE_FLT_FORCE_07	((UINT32P)(DISP_AAL0_BASE+0x374))
#define DISP_AAL0_DISP_AAL_DRE_FLT_FORCE_08	((UINT32P)(DISP_AAL0_BASE+0x378))
#define DISP_AAL0_DISP_AAL_DRE_FLT_FORCE_09	((UINT32P)(DISP_AAL0_BASE+0x37C))
#define DISP_AAL0_DISP_AAL_DRE_FLT_FORCE_10	((UINT32P)(DISP_AAL0_BASE+0x380))
#define DISP_AAL0_DISP_AAL_DRE_FLT_STATUS_00	((UINT32P)(DISP_AAL0_BASE+0x384))
#define DISP_AAL0_DISP_AAL_DRE_FLT_STATUS_01	((UINT32P)(DISP_AAL0_BASE+0x388))
#define DISP_AAL0_DISP_AAL_DRE_FLT_STATUS_02	((UINT32P)(DISP_AAL0_BASE+0x38C))
#define DISP_AAL0_DISP_AAL_DRE_FLT_STATUS_03	((UINT32P)(DISP_AAL0_BASE+0x390))
#define DISP_AAL0_DISP_AAL_DRE_FLT_STATUS_04	((UINT32P)(DISP_AAL0_BASE+0x394))
#define DISP_AAL0_DISP_AAL_DRE_FLT_STATUS_05	((UINT32P)(DISP_AAL0_BASE+0x398))
#define DISP_AAL0_DISP_AAL_DRE_FLT_STATUS_06	((UINT32P)(DISP_AAL0_BASE+0x39C))
#define DISP_AAL0_DISP_AAL_DRE_FLT_STATUS_07	((UINT32P)(DISP_AAL0_BASE+0x3A0))
#define DISP_AAL0_DISP_AAL_DRE_FLT_STATUS_08	((UINT32P)(DISP_AAL0_BASE+0x3A4))
#define DISP_AAL0_DISP_AAL_DRE_FLT_STATUS_09	((UINT32P)(DISP_AAL0_BASE+0x3A8))
#define DISP_AAL0_DISP_AAL_DRE_FLT_STATUS_10	((UINT32P)(DISP_AAL0_BASE+0x3AC))
#define DISP_AAL0_DISP_AAL_DRE_MAPPING_00	((UINT32P)(DISP_AAL0_BASE+0x3B0))
#define DISP_AAL0_DISP_AAL_CABC_PXLGAIN_TBL_00	((UINT32P)(DISP_AAL0_BASE+0x3B4))
#define DISP_AAL0_DISP_AAL_CABC_PXLGAIN_TBL_01	((UINT32P)(DISP_AAL0_BASE+0x3B8))
#define DISP_AAL0_DISP_AAL_CABC_PXLGAIN_TBL_02	((UINT32P)(DISP_AAL0_BASE+0x3BC))
#define DISP_AAL0_DISP_AAL_CABC_PXLGAIN_TBL_03	((UINT32P)(DISP_AAL0_BASE+0x3C0))
#define DISP_AAL0_DISP_AAL_CABC_PXLGAIN_TBL_04	((UINT32P)(DISP_AAL0_BASE+0x3C4))
#define DISP_AAL0_DISP_AAL_CABC_PXLGAIN_TBL_05	((UINT32P)(DISP_AAL0_BASE+0x3C8))
#define DISP_AAL0_DISP_AAL_CABC_PXLGAIN_TBL_06	((UINT32P)(DISP_AAL0_BASE+0x3CC))
#define DISP_AAL0_DISP_AAL_CABC_PXLGAIN_TBL_07	((UINT32P)(DISP_AAL0_BASE+0x3D0))
#define DISP_AAL0_DISP_AAL_CABC_PXLGAIN_TBL_08	((UINT32P)(DISP_AAL0_BASE+0x3D4))
#define DISP_AAL0_DISP_AAL_CABC_PXLGAIN_TBL_09	((UINT32P)(DISP_AAL0_BASE+0x3D8))
#define DISP_AAL0_DISP_AAL_CABC_PXLGAIN_TBL_10	((UINT32P)(DISP_AAL0_BASE+0x3DC))
#define DISP_AAL0_DISP_AAL_CABC_BLMAP_TBL_00	((UINT32P)(DISP_AAL0_BASE+0x3E0))
#define DISP_AAL0_DISP_AAL_CABC_BLMAP_TBL_01	((UINT32P)(DISP_AAL0_BASE+0x3E4))
#define DISP_AAL0_DISP_AAL_CABC_BLMAP_TBL_02	((UINT32P)(DISP_AAL0_BASE+0x3E8))
#define DISP_AAL0_DISP_AAL_CABC_BLMAP_TBL_03	((UINT32P)(DISP_AAL0_BASE+0x3EC))
#define DISP_AAL0_DISP_AAL_CABC_BLMAP_TBL_04	((UINT32P)(DISP_AAL0_BASE+0x3F0))
#define DISP_AAL0_DISP_AAL_CABC_BLMAP_TBL_05	((UINT32P)(DISP_AAL0_BASE+0x3F4))
#define DISP_AAL0_DISP_AAL_CABC_BLMAP_TBL_06	((UINT32P)(DISP_AAL0_BASE+0x3F8))
#define DISP_AAL0_DISP_AAL_CABC_BLMAP_TBL_07	((UINT32P)(DISP_AAL0_BASE+0x3FC))
#define DISP_AAL0_DISP_AAL_CABC_BLMAP_TBL_08	((UINT32P)(DISP_AAL0_BASE+0x400))
#define DISP_AAL0_DISP_AAL_CABC_BLMAP_TBL_09	((UINT32P)(DISP_AAL0_BASE+0x404))
#define DISP_AAL0_DISP_AAL_CABC_BLMAP_TBL_10	((UINT32P)(DISP_AAL0_BASE+0x408))
#define DISP_AAL0_DISP_AAL_CABC_GAINLMT_TBL_00	((UINT32P)(DISP_AAL0_BASE+0x40C))
#define DISP_AAL0_DISP_AAL_CABC_GAINLMT_TBL_01	((UINT32P)(DISP_AAL0_BASE+0x410))
#define DISP_AAL0_DISP_AAL_CABC_GAINLMT_TBL_02	((UINT32P)(DISP_AAL0_BASE+0x414))
#define DISP_AAL0_DISP_AAL_CABC_GAINLMT_TBL_03	((UINT32P)(DISP_AAL0_BASE+0x418))
#define DISP_AAL0_DISP_AAL_CABC_GAINLMT_TBL_04	((UINT32P)(DISP_AAL0_BASE+0x41C))
#define DISP_AAL0_DISP_AAL_CABC_GAINLMT_TBL_05	((UINT32P)(DISP_AAL0_BASE+0x420))
#define DISP_AAL0_DISP_AAL_CABC_GAINLMT_TBL_06	((UINT32P)(DISP_AAL0_BASE+0x424))
#define DISP_AAL0_DISP_AAL_CABC_GAINLMT_TBL_07	((UINT32P)(DISP_AAL0_BASE+0x428))
#define DISP_AAL0_DISP_AAL_CABC_GAINLMT_TBL_08	((UINT32P)(DISP_AAL0_BASE+0x42C))
#define DISP_AAL0_DISP_AAL_CABC_GAINLMT_TBL_09	((UINT32P)(DISP_AAL0_BASE+0x430))
#define DISP_AAL0_DISP_AAL_CABC_GAINLMT_TBL_10	((UINT32P)(DISP_AAL0_BASE+0x434))
#define DISP_AAL0_DISP_AAL_INTERNAL_IP_WIDTH	((UINT32P)(DISP_AAL0_BASE+0x438))
#define DISP_AAL0_DISP_AAL_INTERNAL_IP_HEIGHT	((UINT32P)(DISP_AAL0_BASE+0x43C))
#define DISP_AAL0_DISP_AAL_DBG_CFG_MAIN	((UINT32P)(DISP_AAL0_BASE+0x440))
#define DISP_AAL0_DISP_AAL_WIN_X_MAIN	((UINT32P)(DISP_AAL0_BASE+0x444))
#define DISP_AAL0_DISP_AAL_WIN_Y_MAIN	((UINT32P)(DISP_AAL0_BASE+0x448))
#define DISP_AAL0_DISP_AAL_DRE_FLT_FORCE_11	((UINT32P)(DISP_AAL0_BASE+0x44C))
#define DISP_AAL0_DISP_AAL_DRE_BLOCK_INFO_00	((UINT32P)(DISP_AAL0_BASE+0x468))
#define DISP_AAL0_DISP_AAL_DRE_BLOCK_INFO_01	((UINT32P)(DISP_AAL0_BASE+0x46C))

// APB Module disp_aal
#define DISP_AAL1_BASE (0x14019000)
#define DISP_AAL1_DISP_AAL_EN	((UINT32P)(DISP_AAL1_BASE+0x000))
#define DISP_AAL1_DISP_AAL_RESET	((UINT32P)(DISP_AAL1_BASE+0x004))
#define DISP_AAL1_DISP_AAL_INTEN	((UINT32P)(DISP_AAL1_BASE+0x008))
#define DISP_AAL1_DISP_AAL_INTSTA	((UINT32P)(DISP_AAL1_BASE+0x00C))
#define DISP_AAL1_DISP_AAL_STATUS	((UINT32P)(DISP_AAL1_BASE+0x010))
#define DISP_AAL1_DISP_AAL_CFG	((UINT32P)(DISP_AAL1_BASE+0x020))
#define DISP_AAL1_DISP_AAL_INPUT_COUNT	((UINT32P)(DISP_AAL1_BASE+0x024))
#define DISP_AAL1_DISP_AAL_OUTPUT_COUNT	((UINT32P)(DISP_AAL1_BASE+0x028))
#define DISP_AAL1_DISP_AAL_CHKSUM	((UINT32P)(DISP_AAL1_BASE+0x02C))
#define DISP_AAL1_DISP_AAL_SIZE	((UINT32P)(DISP_AAL1_BASE+0x030))
#define DISP_AAL1_DISP_AAL_DUMMY_REG	((UINT32P)(DISP_AAL1_BASE+0x0C0))
#define DISP_AAL1_DISP_AAL_SHADOW_CTRL	((UINT32P)(DISP_AAL1_BASE+0x0C4))
#define DISP_AAL1_DISP_AAL_SHOW_HIST	((UINT32P)(DISP_AAL1_BASE+0x0C8))
#define DISP_AAL1_DISP_AAL_ATPG	((UINT32P)(DISP_AAL1_BASE+0x0FC))
#define DISP_AAL1_DREI_PAT_GEN_SET	((UINT32P)(DISP_AAL1_BASE+0x100))
#define DISP_AAL1_DREI_PAT_GEN_FRM_SIZE	((UINT32P)(DISP_AAL1_BASE+0x104))
#define DISP_AAL1_DREI_PAT_GEN_COLOR0	((UINT32P)(DISP_AAL1_BASE+0x108))
#define DISP_AAL1_DREI_PAT_GEN_COLOR1	((UINT32P)(DISP_AAL1_BASE+0x10C))
#define DISP_AAL1_DREI_PAT_GEN_COLOR2	((UINT32P)(DISP_AAL1_BASE+0x110))
#define DISP_AAL1_DREI_PAT_GEN_POS	((UINT32P)(DISP_AAL1_BASE+0x114))
#define DISP_AAL1_DREI_PAT_GEN_CURSOR_RB0	((UINT32P)(DISP_AAL1_BASE+0x118))
#define DISP_AAL1_DREI_PAT_GEN_CURSOR_RB1	((UINT32P)(DISP_AAL1_BASE+0x11C))
#define DISP_AAL1_DREI_PAT_GEN_RAMP	((UINT32P)(DISP_AAL1_BASE+0x120))
#define DISP_AAL1_DREI_PAT_GEN_TILE_POS	((UINT32P)(DISP_AAL1_BASE+0x124))
#define DISP_AAL1_DREI_PAT_GEN_TILE_OV	((UINT32P)(DISP_AAL1_BASE+0x128))
#define DISP_AAL1_DREO_PAT_GEN_SET	((UINT32P)(DISP_AAL1_BASE+0x130))
#define DISP_AAL1_DREO_PAT_GEN_FRM_SIZE	((UINT32P)(DISP_AAL1_BASE+0x134))
#define DISP_AAL1_DREO_PAT_GEN_COLOR0	((UINT32P)(DISP_AAL1_BASE+0x138))
#define DISP_AAL1_DREO_PAT_GEN_COLOR1	((UINT32P)(DISP_AAL1_BASE+0x13C))
#define DISP_AAL1_DREO_PAT_GEN_COLOR2	((UINT32P)(DISP_AAL1_BASE+0x140))
#define DISP_AAL1_DREO_PAT_GEN_POS	((UINT32P)(DISP_AAL1_BASE+0x144))
#define DISP_AAL1_DREO_PAT_GEN_CURSOR_RB0	((UINT32P)(DISP_AAL1_BASE+0x148))
#define DISP_AAL1_DREO_PAT_GEN_CURSOR_RB1	((UINT32P)(DISP_AAL1_BASE+0x14C))
#define DISP_AAL1_DREO_PAT_GEN_RAMP	((UINT32P)(DISP_AAL1_BASE+0x150))
#define DISP_AAL1_DREO_PAT_GEN_TILE_POS	((UINT32P)(DISP_AAL1_BASE+0x154))
#define DISP_AAL1_DREO_PAT_GEN_TILE_OV	((UINT32P)(DISP_AAL1_BASE+0x158))
#define DISP_AAL1_CABCO_PAT_GEN_SET	((UINT32P)(DISP_AAL1_BASE+0x160))
#define DISP_AAL1_CABCO_PAT_GEN_FRM_SIZE	((UINT32P)(DISP_AAL1_BASE+0x164))
#define DISP_AAL1_CABCO_PAT_GEN_COLOR0	((UINT32P)(DISP_AAL1_BASE+0x168))
#define DISP_AAL1_CABCO_PAT_GEN_COLOR1	((UINT32P)(DISP_AAL1_BASE+0x16C))
#define DISP_AAL1_CABCO_PAT_GEN_COLOR2	((UINT32P)(DISP_AAL1_BASE+0x170))
#define DISP_AAL1_CABCO_PAT_GEN_POS	((UINT32P)(DISP_AAL1_BASE+0x174))
#define DISP_AAL1_CABCO_PAT_GEN_CURSOR_RB0	((UINT32P)(DISP_AAL1_BASE+0x178))
#define DISP_AAL1_CABCO_PAT_GEN_CURSOR_RB1	((UINT32P)(DISP_AAL1_BASE+0x17C))
#define DISP_AAL1_CABCO_PAT_GEN_RAMP	((UINT32P)(DISP_AAL1_BASE+0x180))
#define DISP_AAL1_CABCO_PAT_GEN_TILE_POS	((UINT32P)(DISP_AAL1_BASE+0x184))
#define DISP_AAL1_CABCO_PAT_GEN_TILE_OV	((UINT32P)(DISP_AAL1_BASE+0x188))
#define DISP_AAL1_DISP_AAL_CFG_MAIN	((UINT32P)(DISP_AAL1_BASE+0x200))
#define DISP_AAL1_DISP_AAL_MAX_HIST_CONFIG_00	((UINT32P)(DISP_AAL1_BASE+0x204))
#define DISP_AAL1_DISP_AAL_MAX_HIST_CONFIG_01	((UINT32P)(DISP_AAL1_BASE+0x208))
#define DISP_AAL1_DISP_AAL_CABC_00	((UINT32P)(DISP_AAL1_BASE+0x20C))
#define DISP_AAL1_DISP_AAL_CABC_01	((UINT32P)(DISP_AAL1_BASE+0x210))
#define DISP_AAL1_DISP_AAL_CABC_02	((UINT32P)(DISP_AAL1_BASE+0x214))
#define DISP_AAL1_DISP_AAL_CABC_03	((UINT32P)(DISP_AAL1_BASE+0x218))
#define DISP_AAL1_DISP_AAL_CABC_04	((UINT32P)(DISP_AAL1_BASE+0x21C))
#define DISP_AAL1_DISP_AAL_CABC_05	((UINT32P)(DISP_AAL1_BASE+0x220))
#define DISP_AAL1_DISP_AAL_STATUS_00	((UINT32P)(DISP_AAL1_BASE+0x224))
#define DISP_AAL1_DISP_AAL_STATUS_01	((UINT32P)(DISP_AAL1_BASE+0x228))
#define DISP_AAL1_DISP_AAL_STATUS_02	((UINT32P)(DISP_AAL1_BASE+0x22C))
#define DISP_AAL1_DISP_AAL_STATUS_03	((UINT32P)(DISP_AAL1_BASE+0x230))
#define DISP_AAL1_DISP_AAL_STATUS_04	((UINT32P)(DISP_AAL1_BASE+0x234))
#define DISP_AAL1_DISP_AAL_STATUS_05	((UINT32P)(DISP_AAL1_BASE+0x238))
#define DISP_AAL1_DISP_AAL_STATUS_06	((UINT32P)(DISP_AAL1_BASE+0x23C))
#define DISP_AAL1_DISP_AAL_STATUS_07	((UINT32P)(DISP_AAL1_BASE+0x240))
#define DISP_AAL1_DISP_AAL_STATUS_08	((UINT32P)(DISP_AAL1_BASE+0x244))
#define DISP_AAL1_DISP_AAL_STATUS_09	((UINT32P)(DISP_AAL1_BASE+0x248))
#define DISP_AAL1_DISP_AAL_STATUS_10	((UINT32P)(DISP_AAL1_BASE+0x24C))
#define DISP_AAL1_DISP_AAL_STATUS_11	((UINT32P)(DISP_AAL1_BASE+0x250))
#define DISP_AAL1_DISP_AAL_STATUS_12	((UINT32P)(DISP_AAL1_BASE+0x254))
#define DISP_AAL1_DISP_AAL_STATUS_13	((UINT32P)(DISP_AAL1_BASE+0x258))
#define DISP_AAL1_DISP_AAL_STATUS_14	((UINT32P)(DISP_AAL1_BASE+0x25C))
#define DISP_AAL1_DISP_AAL_STATUS_15	((UINT32P)(DISP_AAL1_BASE+0x260))
#define DISP_AAL1_DISP_AAL_STATUS_16	((UINT32P)(DISP_AAL1_BASE+0x264))
#define DISP_AAL1_DISP_AAL_STATUS_17	((UINT32P)(DISP_AAL1_BASE+0x268))
#define DISP_AAL1_DISP_AAL_STATUS_18	((UINT32P)(DISP_AAL1_BASE+0x26C))
#define DISP_AAL1_DISP_AAL_STATUS_19	((UINT32P)(DISP_AAL1_BASE+0x270))
#define DISP_AAL1_DISP_AAL_STATUS_20	((UINT32P)(DISP_AAL1_BASE+0x274))
#define DISP_AAL1_DISP_AAL_STATUS_21	((UINT32P)(DISP_AAL1_BASE+0x278))
#define DISP_AAL1_DISP_AAL_STATUS_22	((UINT32P)(DISP_AAL1_BASE+0x27C))
#define DISP_AAL1_DISP_AAL_STATUS_23	((UINT32P)(DISP_AAL1_BASE+0x280))
#define DISP_AAL1_DISP_AAL_STATUS_24	((UINT32P)(DISP_AAL1_BASE+0x284))
#define DISP_AAL1_DISP_AAL_STATUS_25	((UINT32P)(DISP_AAL1_BASE+0x288))
#define DISP_AAL1_DISP_AAL_STATUS_26	((UINT32P)(DISP_AAL1_BASE+0x28C))
#define DISP_AAL1_DISP_AAL_STATUS_27	((UINT32P)(DISP_AAL1_BASE+0x290))
#define DISP_AAL1_DISP_AAL_STATUS_28	((UINT32P)(DISP_AAL1_BASE+0x294))
#define DISP_AAL1_DISP_AAL_STATUS_29	((UINT32P)(DISP_AAL1_BASE+0x298))
#define DISP_AAL1_DISP_AAL_STATUS_30	((UINT32P)(DISP_AAL1_BASE+0x29C))
#define DISP_AAL1_DISP_AAL_STATUS_31	((UINT32P)(DISP_AAL1_BASE+0x2A0))
#define DISP_AAL1_DISP_AAL_STATUS_32	((UINT32P)(DISP_AAL1_BASE+0x2A4))
#define DISP_AAL1_DISP_AAL_STATUS_33	((UINT32P)(DISP_AAL1_BASE+0x2A8))
#define DISP_AAL1_DISP_AAL_STATUS_34	((UINT32P)(DISP_AAL1_BASE+0x2AC))
#define DISP_AAL1_DISP_AAL_STATUS_35	((UINT32P)(DISP_AAL1_BASE+0x2B0))
#define DISP_AAL1_DISP_AAL_STATUS_36	((UINT32P)(DISP_AAL1_BASE+0x2B4))
#define DISP_AAL1_DISP_AAL_LABC_CURVE_00	((UINT32P)(DISP_AAL1_BASE+0x2B8))
#define DISP_AAL1_DISP_AAL_LABC_CURVE_01	((UINT32P)(DISP_AAL1_BASE+0x2BC))
#define DISP_AAL1_DISP_AAL_LABC_CURVE_02	((UINT32P)(DISP_AAL1_BASE+0x2C0))
#define DISP_AAL1_DISP_AAL_LABC_CURVE_03	((UINT32P)(DISP_AAL1_BASE+0x2C4))
#define DISP_AAL1_DISP_AAL_LABC_CURVE_04	((UINT32P)(DISP_AAL1_BASE+0x2C8))
#define DISP_AAL1_DISP_AAL_LABC_CURVE_05	((UINT32P)(DISP_AAL1_BASE+0x2CC))
#define DISP_AAL1_DISP_AAL_LABC_CURVE_06	((UINT32P)(DISP_AAL1_BASE+0x2D0))
#define DISP_AAL1_DISP_AAL_LABC_CURVE_07	((UINT32P)(DISP_AAL1_BASE+0x2D4))
#define DISP_AAL1_DISP_AAL_LABC_CURVE_08	((UINT32P)(DISP_AAL1_BASE+0x2D8))
#define DISP_AAL1_DISP_AAL_LABC_MAPPING_00	((UINT32P)(DISP_AAL1_BASE+0x2DC))
#define DISP_AAL1_DISP_AAL_LABC_MAPPING_01	((UINT32P)(DISP_AAL1_BASE+0x2E0))
#define DISP_AAL1_DISP_AAL_LABC_SC_00	((UINT32P)(DISP_AAL1_BASE+0x2E4))
#define DISP_AAL1_DISP_AAL_LABC_SC_01	((UINT32P)(DISP_AAL1_BASE+0x2E8))
#define DISP_AAL1_DISP_AAL_DRE_CRV_FORCE_00	((UINT32P)(DISP_AAL1_BASE+0x2EC))
#define DISP_AAL1_DISP_AAL_DRE_CRV_FORCE_01	((UINT32P)(DISP_AAL1_BASE+0x2F0))
#define DISP_AAL1_DISP_AAL_DRE_CRV_FORCE_02	((UINT32P)(DISP_AAL1_BASE+0x2F4))
#define DISP_AAL1_DISP_AAL_DRE_CRV_FORCE_03	((UINT32P)(DISP_AAL1_BASE+0x2F8))
#define DISP_AAL1_DISP_AAL_DRE_CRV_FORCE_04	((UINT32P)(DISP_AAL1_BASE+0x2FC))
#define DISP_AAL1_DISP_AAL_DRE_CRV_FORCE_05	((UINT32P)(DISP_AAL1_BASE+0x300))
#define DISP_AAL1_DISP_AAL_DRE_CRV_FORCE_06	((UINT32P)(DISP_AAL1_BASE+0x304))
#define DISP_AAL1_DISP_AAL_DRE_CRV_FORCE_07	((UINT32P)(DISP_AAL1_BASE+0x308))
#define DISP_AAL1_DISP_AAL_DRE_CRV_FORCE_08	((UINT32P)(DISP_AAL1_BASE+0x30C))
#define DISP_AAL1_DISP_AAL_DRE_CRV_FORCE_09	((UINT32P)(DISP_AAL1_BASE+0x310))
#define DISP_AAL1_DISP_AAL_DRE_CRV_FORCE_10	((UINT32P)(DISP_AAL1_BASE+0x314))
#define DISP_AAL1_DISP_AAL_DRE_CRV_STATUS_00	((UINT32P)(DISP_AAL1_BASE+0x318))
#define DISP_AAL1_DISP_AAL_DRE_CRV_STATUS_01	((UINT32P)(DISP_AAL1_BASE+0x31C))
#define DISP_AAL1_DISP_AAL_DRE_CRV_STATUS_02	((UINT32P)(DISP_AAL1_BASE+0x320))
#define DISP_AAL1_DISP_AAL_DRE_CRV_STATUS_03	((UINT32P)(DISP_AAL1_BASE+0x324))
#define DISP_AAL1_DISP_AAL_DRE_CRV_STATUS_04	((UINT32P)(DISP_AAL1_BASE+0x328))
#define DISP_AAL1_DISP_AAL_DRE_CRV_STATUS_05	((UINT32P)(DISP_AAL1_BASE+0x32C))
#define DISP_AAL1_DISP_AAL_DRE_CRV_STATUS_06	((UINT32P)(DISP_AAL1_BASE+0x330))
#define DISP_AAL1_DISP_AAL_DRE_CRV_STATUS_07	((UINT32P)(DISP_AAL1_BASE+0x334))
#define DISP_AAL1_DISP_AAL_DRE_CRV_STATUS_08	((UINT32P)(DISP_AAL1_BASE+0x338))
#define DISP_AAL1_DISP_AAL_DRE_CRV_STATUS_09	((UINT32P)(DISP_AAL1_BASE+0x33C))
#define DISP_AAL1_DISP_AAL_DRE_CRV_STATUS_10	((UINT32P)(DISP_AAL1_BASE+0x340))
#define DISP_AAL1_DISP_AAL_DRE_CRV_CAL_00	((UINT32P)(DISP_AAL1_BASE+0x344))
#define DISP_AAL1_DISP_AAL_DRE_CRV_CAL_01	((UINT32P)(DISP_AAL1_BASE+0x348))
#define DISP_AAL1_DISP_AAL_DRE_CRV_CAL_02	((UINT32P)(DISP_AAL1_BASE+0x34C))
#define DISP_AAL1_DISP_AAL_DRE_CRV_CAL_03	((UINT32P)(DISP_AAL1_BASE+0x350))
#define DISP_AAL1_DISP_AAL_DRE_GAIN_FILTER_00	((UINT32P)(DISP_AAL1_BASE+0x354))
#define DISP_AAL1_DISP_AAL_DRE_FLT_FORCE_00	((UINT32P)(DISP_AAL1_BASE+0x358))
#define DISP_AAL1_DISP_AAL_DRE_FLT_FORCE_01	((UINT32P)(DISP_AAL1_BASE+0x35C))
#define DISP_AAL1_DISP_AAL_DRE_FLT_FORCE_02	((UINT32P)(DISP_AAL1_BASE+0x360))
#define DISP_AAL1_DISP_AAL_DRE_FLT_FORCE_03	((UINT32P)(DISP_AAL1_BASE+0x364))
#define DISP_AAL1_DISP_AAL_DRE_FLT_FORCE_04	((UINT32P)(DISP_AAL1_BASE+0x368))
#define DISP_AAL1_DISP_AAL_DRE_FLT_FORCE_05	((UINT32P)(DISP_AAL1_BASE+0x36C))
#define DISP_AAL1_DISP_AAL_DRE_FLT_FORCE_06	((UINT32P)(DISP_AAL1_BASE+0x370))
#define DISP_AAL1_DISP_AAL_DRE_FLT_FORCE_07	((UINT32P)(DISP_AAL1_BASE+0x374))
#define DISP_AAL1_DISP_AAL_DRE_FLT_FORCE_08	((UINT32P)(DISP_AAL1_BASE+0x378))
#define DISP_AAL1_DISP_AAL_DRE_FLT_FORCE_09	((UINT32P)(DISP_AAL1_BASE+0x37C))
#define DISP_AAL1_DISP_AAL_DRE_FLT_FORCE_10	((UINT32P)(DISP_AAL1_BASE+0x380))
#define DISP_AAL1_DISP_AAL_DRE_FLT_STATUS_00	((UINT32P)(DISP_AAL1_BASE+0x384))
#define DISP_AAL1_DISP_AAL_DRE_FLT_STATUS_01	((UINT32P)(DISP_AAL1_BASE+0x388))
#define DISP_AAL1_DISP_AAL_DRE_FLT_STATUS_02	((UINT32P)(DISP_AAL1_BASE+0x38C))
#define DISP_AAL1_DISP_AAL_DRE_FLT_STATUS_03	((UINT32P)(DISP_AAL1_BASE+0x390))
#define DISP_AAL1_DISP_AAL_DRE_FLT_STATUS_04	((UINT32P)(DISP_AAL1_BASE+0x394))
#define DISP_AAL1_DISP_AAL_DRE_FLT_STATUS_05	((UINT32P)(DISP_AAL1_BASE+0x398))
#define DISP_AAL1_DISP_AAL_DRE_FLT_STATUS_06	((UINT32P)(DISP_AAL1_BASE+0x39C))
#define DISP_AAL1_DISP_AAL_DRE_FLT_STATUS_07	((UINT32P)(DISP_AAL1_BASE+0x3A0))
#define DISP_AAL1_DISP_AAL_DRE_FLT_STATUS_08	((UINT32P)(DISP_AAL1_BASE+0x3A4))
#define DISP_AAL1_DISP_AAL_DRE_FLT_STATUS_09	((UINT32P)(DISP_AAL1_BASE+0x3A8))
#define DISP_AAL1_DISP_AAL_DRE_FLT_STATUS_10	((UINT32P)(DISP_AAL1_BASE+0x3AC))
#define DISP_AAL1_DISP_AAL_DRE_MAPPING_00	((UINT32P)(DISP_AAL1_BASE+0x3B0))
#define DISP_AAL1_DISP_AAL_CABC_PXLGAIN_TBL_00	((UINT32P)(DISP_AAL1_BASE+0x3B4))
#define DISP_AAL1_DISP_AAL_CABC_PXLGAIN_TBL_01	((UINT32P)(DISP_AAL1_BASE+0x3B8))
#define DISP_AAL1_DISP_AAL_CABC_PXLGAIN_TBL_02	((UINT32P)(DISP_AAL1_BASE+0x3BC))
#define DISP_AAL1_DISP_AAL_CABC_PXLGAIN_TBL_03	((UINT32P)(DISP_AAL1_BASE+0x3C0))
#define DISP_AAL1_DISP_AAL_CABC_PXLGAIN_TBL_04	((UINT32P)(DISP_AAL1_BASE+0x3C4))
#define DISP_AAL1_DISP_AAL_CABC_PXLGAIN_TBL_05	((UINT32P)(DISP_AAL1_BASE+0x3C8))
#define DISP_AAL1_DISP_AAL_CABC_PXLGAIN_TBL_06	((UINT32P)(DISP_AAL1_BASE+0x3CC))
#define DISP_AAL1_DISP_AAL_CABC_PXLGAIN_TBL_07	((UINT32P)(DISP_AAL1_BASE+0x3D0))
#define DISP_AAL1_DISP_AAL_CABC_PXLGAIN_TBL_08	((UINT32P)(DISP_AAL1_BASE+0x3D4))
#define DISP_AAL1_DISP_AAL_CABC_PXLGAIN_TBL_09	((UINT32P)(DISP_AAL1_BASE+0x3D8))
#define DISP_AAL1_DISP_AAL_CABC_PXLGAIN_TBL_10	((UINT32P)(DISP_AAL1_BASE+0x3DC))
#define DISP_AAL1_DISP_AAL_CABC_BLMAP_TBL_00	((UINT32P)(DISP_AAL1_BASE+0x3E0))
#define DISP_AAL1_DISP_AAL_CABC_BLMAP_TBL_01	((UINT32P)(DISP_AAL1_BASE+0x3E4))
#define DISP_AAL1_DISP_AAL_CABC_BLMAP_TBL_02	((UINT32P)(DISP_AAL1_BASE+0x3E8))
#define DISP_AAL1_DISP_AAL_CABC_BLMAP_TBL_03	((UINT32P)(DISP_AAL1_BASE+0x3EC))
#define DISP_AAL1_DISP_AAL_CABC_BLMAP_TBL_04	((UINT32P)(DISP_AAL1_BASE+0x3F0))
#define DISP_AAL1_DISP_AAL_CABC_BLMAP_TBL_05	((UINT32P)(DISP_AAL1_BASE+0x3F4))
#define DISP_AAL1_DISP_AAL_CABC_BLMAP_TBL_06	((UINT32P)(DISP_AAL1_BASE+0x3F8))
#define DISP_AAL1_DISP_AAL_CABC_BLMAP_TBL_07	((UINT32P)(DISP_AAL1_BASE+0x3FC))
#define DISP_AAL1_DISP_AAL_CABC_BLMAP_TBL_08	((UINT32P)(DISP_AAL1_BASE+0x400))
#define DISP_AAL1_DISP_AAL_CABC_BLMAP_TBL_09	((UINT32P)(DISP_AAL1_BASE+0x404))
#define DISP_AAL1_DISP_AAL_CABC_BLMAP_TBL_10	((UINT32P)(DISP_AAL1_BASE+0x408))
#define DISP_AAL1_DISP_AAL_CABC_GAINLMT_TBL_00	((UINT32P)(DISP_AAL1_BASE+0x40C))
#define DISP_AAL1_DISP_AAL_CABC_GAINLMT_TBL_01	((UINT32P)(DISP_AAL1_BASE+0x410))
#define DISP_AAL1_DISP_AAL_CABC_GAINLMT_TBL_02	((UINT32P)(DISP_AAL1_BASE+0x414))
#define DISP_AAL1_DISP_AAL_CABC_GAINLMT_TBL_03	((UINT32P)(DISP_AAL1_BASE+0x418))
#define DISP_AAL1_DISP_AAL_CABC_GAINLMT_TBL_04	((UINT32P)(DISP_AAL1_BASE+0x41C))
#define DISP_AAL1_DISP_AAL_CABC_GAINLMT_TBL_05	((UINT32P)(DISP_AAL1_BASE+0x420))
#define DISP_AAL1_DISP_AAL_CABC_GAINLMT_TBL_06	((UINT32P)(DISP_AAL1_BASE+0x424))
#define DISP_AAL1_DISP_AAL_CABC_GAINLMT_TBL_07	((UINT32P)(DISP_AAL1_BASE+0x428))
#define DISP_AAL1_DISP_AAL_CABC_GAINLMT_TBL_08	((UINT32P)(DISP_AAL1_BASE+0x42C))
#define DISP_AAL1_DISP_AAL_CABC_GAINLMT_TBL_09	((UINT32P)(DISP_AAL1_BASE+0x430))
#define DISP_AAL1_DISP_AAL_CABC_GAINLMT_TBL_10	((UINT32P)(DISP_AAL1_BASE+0x434))
#define DISP_AAL1_DISP_AAL_INTERNAL_IP_WIDTH	((UINT32P)(DISP_AAL1_BASE+0x438))
#define DISP_AAL1_DISP_AAL_INTERNAL_IP_HEIGHT	((UINT32P)(DISP_AAL1_BASE+0x43C))
#define DISP_AAL1_DISP_AAL_DBG_CFG_MAIN	((UINT32P)(DISP_AAL1_BASE+0x440))
#define DISP_AAL1_DISP_AAL_WIN_X_MAIN	((UINT32P)(DISP_AAL1_BASE+0x444))
#define DISP_AAL1_DISP_AAL_WIN_Y_MAIN	((UINT32P)(DISP_AAL1_BASE+0x448))
#define DISP_AAL1_DISP_AAL_DRE_FLT_FORCE_11	((UINT32P)(DISP_AAL1_BASE+0x44C))
#define DISP_AAL1_DISP_AAL_DRE_BLOCK_INFO_00	((UINT32P)(DISP_AAL1_BASE+0x468))
#define DISP_AAL1_DISP_AAL_DRE_BLOCK_INFO_01	((UINT32P)(DISP_AAL1_BASE+0x46C))

// APB Module disp_gamma
#define DISP_GAMMA0_BASE (0x1401a000)
#define DISP_GAMMA0_DISP_GAMMA_EN	((UINT32P)(DISP_GAMMA0_BASE+0x000))
#define DISP_GAMMA0_DISP_GAMMA_RESET	((UINT32P)(DISP_GAMMA0_BASE+0x004))
#define DISP_GAMMA0_DISP_GAMMA_INTEN	((UINT32P)(DISP_GAMMA0_BASE+0x008))
#define DISP_GAMMA0_DISP_GAMMA_INTSTA	((UINT32P)(DISP_GAMMA0_BASE+0x00C))
#define DISP_GAMMA0_DISP_GAMMA_STATUS	((UINT32P)(DISP_GAMMA0_BASE+0x010))
#define DISP_GAMMA0_DISP_GAMMA_CFG	((UINT32P)(DISP_GAMMA0_BASE+0x020))
#define DISP_GAMMA0_DISP_GAMMA_INPUT_COUNT	((UINT32P)(DISP_GAMMA0_BASE+0x024))
#define DISP_GAMMA0_DISP_GAMMA_OUTPUT_COUNT	((UINT32P)(DISP_GAMMA0_BASE+0x028))
#define DISP_GAMMA0_DISP_GAMMA_CHKSUM	((UINT32P)(DISP_GAMMA0_BASE+0x02C))
#define DISP_GAMMA0_DISP_GAMMA_SIZE	((UINT32P)(DISP_GAMMA0_BASE+0x030))
#define DISP_GAMMA0_DISP_GAMMA_DEBUG	((UINT32P)(DISP_GAMMA0_BASE+0x034))
#define DISP_GAMMA0_DISP_GAMMA_DUMMY_REG	((UINT32P)(DISP_GAMMA0_BASE+0x0C0))
#define DISP_GAMMA0_DISP_GAMMA_LUT_0	((UINT32P)(DISP_GAMMA0_BASE+0x700))

// APB Module disp_gamma
#define DISP_GAMMA1_BASE (0x1401b000)
#define DISP_GAMMA1_DISP_GAMMA_EN	((UINT32P)(DISP_GAMMA1_BASE+0x000))
#define DISP_GAMMA1_DISP_GAMMA_RESET	((UINT32P)(DISP_GAMMA1_BASE+0x004))
#define DISP_GAMMA1_DISP_GAMMA_INTEN	((UINT32P)(DISP_GAMMA1_BASE+0x008))
#define DISP_GAMMA1_DISP_GAMMA_INTSTA	((UINT32P)(DISP_GAMMA1_BASE+0x00C))
#define DISP_GAMMA1_DISP_GAMMA_STATUS	((UINT32P)(DISP_GAMMA1_BASE+0x010))
#define DISP_GAMMA1_DISP_GAMMA_CFG	((UINT32P)(DISP_GAMMA1_BASE+0x020))
#define DISP_GAMMA1_DISP_GAMMA_INPUT_COUNT	((UINT32P)(DISP_GAMMA1_BASE+0x024))
#define DISP_GAMMA1_DISP_GAMMA_OUTPUT_COUNT	((UINT32P)(DISP_GAMMA1_BASE+0x028))
#define DISP_GAMMA1_DISP_GAMMA_CHKSUM	((UINT32P)(DISP_GAMMA1_BASE+0x02C))
#define DISP_GAMMA1_DISP_GAMMA_SIZE	((UINT32P)(DISP_GAMMA1_BASE+0x030))
#define DISP_GAMMA1_DISP_GAMMA_DEBUG	((UINT32P)(DISP_GAMMA1_BASE+0x034))
#define DISP_GAMMA1_DISP_GAMMA_DUMMY_REG	((UINT32P)(DISP_GAMMA1_BASE+0x0C0))
#define DISP_GAMMA1_DISP_GAMMA_LUT_0	((UINT32P)(DISP_GAMMA1_BASE+0x700))

// APB Module disp_od
#define DISP_OD_BASE (0x1401c000)
#define DISP_OD_EN	((UINT32P)(DISP_OD_BASE+0x000))
#define DISP_OD_RESET	((UINT32P)(DISP_OD_BASE+0x004))
#define DISP_OD_INTEN	((UINT32P)(DISP_OD_BASE+0x008))
#define DISP_OD_INTSTA	((UINT32P)(DISP_OD_BASE+0x00C))
#define DISP_OD_STATUS	((UINT32P)(DISP_OD_BASE+0x010))
#define DISP_OD_SHADOW_CTRL	((UINT32P)(DISP_OD_BASE+0x014))
#define DISP_OD_CFG	((UINT32P)(DISP_OD_BASE+0x020))
#define DISP_OD_INPUT_COUNT	((UINT32P)(DISP_OD_BASE+0x024))
#define DISP_OD_OUTPUT_COUNT	((UINT32P)(DISP_OD_BASE+0x028))
#define DISP_OD_CHKSUM	((UINT32P)(DISP_OD_BASE+0x02C))
#define DISP_OD_SIZE	((UINT32P)(DISP_OD_BASE+0x030))
#define DISP_OD_DEPTH	((UINT32P)(DISP_OD_BASE+0x34))
#define DISP_OD_HSYNC_WIDTH	((UINT32P)(DISP_OD_BASE+0x040))
#define DISP_OD_VSYNC_WIDTH	((UINT32P)(DISP_OD_BASE+0x044))
#define DISP_OD_MISC	((UINT32P)(DISP_OD_BASE+0x048))
#define DISP_OD_DUMMY_REG	((UINT32P)(DISP_OD_BASE+0x0C0))
#define DISP_OD_RDMA_SRAM_CNTL0	((UINT32P)(DISP_OD_BASE+0x100))
#define DISP_OD_RDMA_REQ_CNTL_ADD	((UINT32P)(DISP_OD_BASE+0x104))
#define DISP_OD_RDMA_REQ_CNTL0	((UINT32P)(DISP_OD_BASE+0x108))
#define DISP_OD_RDMA_REQ_CNTL1	((UINT32P)(DISP_OD_BASE+0x10c))
#define DISP_OD_WDMA_SRAM_CNTL0	((UINT32P)(DISP_OD_BASE+0x200))
#define DISP_OD_WDMA_REQ_CNTL_ADD	((UINT32P)(DISP_OD_BASE+0x204))
#define DISP_OD_WDMA_REQ_CNTL0	((UINT32P)(DISP_OD_BASE+0x208))
#define DISP_OD_WDMA_REQ_CNTL1	((UINT32P)(DISP_OD_BASE+0x20c))
#define DISP_OD_DMA_ADDR_0	((UINT32P)(DISP_OD_BASE+0x210))
#define DISP_OD_DMA_ADDR_1	((UINT32P)(DISP_OD_BASE+0x214))
#define DISP_OD_POWER_CNTL0	((UINT32P)(DISP_OD_BASE+0x300))
#define DISP_OD_STILL_CRC	((UINT32P)(DISP_OD_BASE+0x304))
#define DISP_OD_STILL_LAST_CRC	((UINT32P)(DISP_OD_BASE+0x308))
#define DISP_OD_DETECT_STILL	((UINT32P)(DISP_OD_BASE+0x30C))
#define DISP_OD_MERGE_CNTL	((UINT32P)(DISP_OD_BASE+0x400))
#define DISP_OD_REG_OD_CFG0	((UINT32P)(DISP_OD_BASE+0x700))
#define DISP_OD_REG_OD_CFG1	((UINT32P)(DISP_OD_BASE+0x704))
#define DISP_OD_REG_TABLE_CFG	((UINT32P)(DISP_OD_BASE+0x708))
#define DISP_OD_REG_ODT_INK_CTRL	((UINT32P)(DISP_OD_BASE+0x70c))
#define DISP_OD_REG_OD_TABADR	((UINT32P)(DISP_OD_BASE+0x710))
#define DISP_OD_REG_OD_TABRW	((UINT32P)(DISP_OD_BASE+0x714))
#define DISP_OD_REG_DMA_ADR	((UINT32P)(DISP_OD_BASE+0x718))
#define DISP_OD_REG_DMA_CTRL0	((UINT32P)(DISP_OD_BASE+0x71c))
#define DISP_OD_REG_HVACTIVE	((UINT32P)(DISP_OD_BASE+0x720))
#define DISP_OD_REG_HSET	((UINT32P)(DISP_OD_BASE+0x724))
#define DISP_OD_REG_HVMAX	((UINT32P)(DISP_OD_BASE+0x728))
#define DISP_OD_REG_FRAME_SET	((UINT32P)(DISP_OD_BASE+0x72c))
#define DISP_OD_REG_OD_START	((UINT32P)(DISP_OD_BASE+0x730))
#define DISP_OD_REG_PKT_WD_MON	((UINT32P)(DISP_OD_BASE+0x734))
#define DISP_OD_REG_DMA_MON0	((UINT32P)(DISP_OD_BASE+0x738))
#define DISP_OD_REG_DMA_MON1	((UINT32P)(DISP_OD_BASE+0x73c))
#define DISP_OD_REG_PKT_RD_MON0	((UINT32P)(DISP_OD_BASE+0x740))
#define DISP_OD_REG_PKT_RD_MON1	((UINT32P)(DISP_OD_BASE+0x744))
#define DISP_OD_REG_PKT_RD_MON2	((UINT32P)(DISP_OD_BASE+0x748))
#define DISP_OD_REG_PKT_RD_MON3	((UINT32P)(DISP_OD_BASE+0x74c))
#define DISP_OD_REG_PKT_WD_CNT	((UINT32P)(DISP_OD_BASE+0x750))
#define DISP_OD_REG_PAT_HV_START	((UINT32P)(DISP_OD_BASE+0x754))
#define DISP_OD_REG_PAT_HV_OFFSET	((UINT32P)(DISP_OD_BASE+0x758))
#define DISP_OD_REG_PAT_LW	((UINT32P)(DISP_OD_BASE+0x75c))
#define DISP_OD_REG_PAT_BLOCK_RGB	((UINT32P)(DISP_OD_BASE+0x760))
#define DISP_OD_REG_PAT_BACK_RGB	((UINT32P)(DISP_OD_BASE+0x764))
#define DISP_OD_REG_AGENT_SET	((UINT32P)(DISP_OD_BASE+0x768))
#define DISP_OD_REG_DMA_CTRL1	((UINT32P)(DISP_OD_BASE+0x76c))
#define DISP_OD_ODT_DMA_CFG1	((UINT32P)(DISP_OD_BASE+0x770))
#define DISP_OD_ODT_DMA_CFG2	((UINT32P)(DISP_OD_BASE+0x774))
#define DISP_OD_ODT_MANUAL_CPR	((UINT32P)(DISP_OD_BASE+0x778))
#define DISP_OD_OD_OUT_TIMING_0	((UINT32P)(DISP_OD_BASE+0x77c))
#define DISP_OD_OD_REG_00	((UINT32P)(DISP_OD_BASE+0x788))
#define DISP_OD_OD_REG_01	((UINT32P)(DISP_OD_BASE+0x78c))
#define DISP_OD_OD_REG_02	((UINT32P)(DISP_OD_BASE+0x790))
#define DISP_OD_OD_REG_03	((UINT32P)(DISP_OD_BASE+0x794))
#define DISP_OD_OD_REG_04	((UINT32P)(DISP_OD_BASE+0x798))
#define DISP_OD_OD_REG_05	((UINT32P)(DISP_OD_BASE+0x79c))
#define DISP_OD_OD_REG_06	((UINT32P)(DISP_OD_BASE+0x7a0))
#define DISP_OD_OD_REG_07	((UINT32P)(DISP_OD_BASE+0x7a4))
#define DISP_OD_OD_REG_08	((UINT32P)(DISP_OD_BASE+0x7a8))
#define DISP_OD_OD_REG_09	((UINT32P)(DISP_OD_BASE+0x7ac))
#define DISP_OD_OD_REG_0A	((UINT32P)(DISP_OD_BASE+0x7b0))
#define DISP_OD_OD_REG_0B	((UINT32P)(DISP_OD_BASE+0x7b4))
#define DISP_OD_OD_REG_0C	((UINT32P)(DISP_OD_BASE+0x7b8))
#define DISP_OD_OD_REG_0D	((UINT32P)(DISP_OD_BASE+0x7bc))
#define DISP_OD_OD_REG_0E	((UINT32P)(DISP_OD_BASE+0x7c0))
#define DISP_OD_OD_REG_0F	((UINT32P)(DISP_OD_BASE+0x7c4))
#define DISP_OD_OD_REG_10	((UINT32P)(DISP_OD_BASE+0x7c8))
#define DISP_OD_OD_REG_11	((UINT32P)(DISP_OD_BASE+0x7cc))
#define DISP_OD_OD_REG_12	((UINT32P)(DISP_OD_BASE+0x7d0))
#define DISP_OD_OD_REG_13	((UINT32P)(DISP_OD_BASE+0x7d4))
#define DISP_OD_OD_REG_14	((UINT32P)(DISP_OD_BASE+0x7d8))
#define DISP_OD_OD_REG_15	((UINT32P)(DISP_OD_BASE+0x7dc))
#define DISP_OD_OD_REG_16	((UINT32P)(DISP_OD_BASE+0x7e0))
#define DISP_OD_OD_REG_17	((UINT32P)(DISP_OD_BASE+0x7e4))
#define DISP_OD_OD_REG_18	((UINT32P)(DISP_OD_BASE+0x7e8))
#define DISP_OD_OD_REG_19	((UINT32P)(DISP_OD_BASE+0x7ec))
#define DISP_OD_OD_REG_1A	((UINT32P)(DISP_OD_BASE+0x7f0))
#define DISP_OD_OD_REG_1B	((UINT32P)(DISP_OD_BASE+0x7f4))
#define DISP_OD_OD_REG_1C	((UINT32P)(DISP_OD_BASE+0x7f8))
#define DISP_OD_OD_REG_1D	((UINT32P)(DISP_OD_BASE+0x7fc))
#define DISP_OD_OD_REG_20	((UINT32P)(DISP_OD_BASE+0x5c0))
#define DISP_OD_OD_REG_21	((UINT32P)(DISP_OD_BASE+0x5c4))
#define DISP_OD_OD_REG_22	((UINT32P)(DISP_OD_BASE+0x5c8))
#define DISP_OD_OD_REG_23	((UINT32P)(DISP_OD_BASE+0x5cc))
#define DISP_OD_OD_REG_24	((UINT32P)(DISP_OD_BASE+0x5d0))
#define DISP_OD_OD_REG_25	((UINT32P)(DISP_OD_BASE+0x5d4))
#define DISP_OD_OD_REG_26	((UINT32P)(DISP_OD_BASE+0x5d8))
#define DISP_OD_OD_REG_27	((UINT32P)(DISP_OD_BASE+0x5dc))
#define DISP_OD_OD_REG_28	((UINT32P)(DISP_OD_BASE+0x5e0))
#define DISP_OD_OD_REG_29	((UINT32P)(DISP_OD_BASE+0x5e4))
#define DISP_OD_OD_REG_2A	((UINT32P)(DISP_OD_BASE+0x5e8))
#define DISP_OD_OD_REG_2B	((UINT32P)(DISP_OD_BASE+0x5ec))
#define DISP_OD_OD_REG_2C	((UINT32P)(DISP_OD_BASE+0x5f0))
#define DISP_OD_OD_REG_2D	((UINT32P)(DISP_OD_BASE+0x5f4))
#define DISP_OD_OD_REG_2E	((UINT32P)(DISP_OD_BASE+0x5f8))
#define DISP_OD_OD_REG_2F	((UINT32P)(DISP_OD_BASE+0x5fc))
#define DISP_OD_OD_REG_30	((UINT32P)(DISP_OD_BASE+0x6c0))
#define DISP_OD_OD_REG_31	((UINT32P)(DISP_OD_BASE+0x6c4))
#define DISP_OD_OD_REG_32	((UINT32P)(DISP_OD_BASE+0x6c8))
#define DISP_OD_OD_REG_33	((UINT32P)(DISP_OD_BASE+0x6cc))
#define DISP_OD_OD_REG_34	((UINT32P)(DISP_OD_BASE+0x6d0))
#define DISP_OD_OD_REG_35	((UINT32P)(DISP_OD_BASE+0x6d4))
#define DISP_OD_OD_REG_36	((UINT32P)(DISP_OD_BASE+0x6d8))
#define DISP_OD_OD_REG_37	((UINT32P)(DISP_OD_BASE+0x6dc))
#define DISP_OD_OD_REG_38	((UINT32P)(DISP_OD_BASE+0x6e0))
#define DISP_OD_OD_REG_39	((UINT32P)(DISP_OD_BASE+0x6e4))
#define DISP_OD_OD_REG_3A	((UINT32P)(DISP_OD_BASE+0x6e8))
#define DISP_OD_OD_REG_3B	((UINT32P)(DISP_OD_BASE+0x6ec))
#define DISP_OD_OD_REG_40	((UINT32P)(DISP_OD_BASE+0x580))
#define DISP_OD_OD_REG_41	((UINT32P)(DISP_OD_BASE+0x584))
#define DISP_OD_OD_REG_42	((UINT32P)(DISP_OD_BASE+0x588))
#define DISP_OD_OD_REG_50	((UINT32P)(DISP_OD_BASE+0x500))
#define DISP_OD_OD_REG_51	((UINT32P)(DISP_OD_BASE+0x504))
#define DISP_OD_OD_REG_52	((UINT32P)(DISP_OD_BASE+0x508))
#define DISP_OD_OD_REG_53	((UINT32P)(DISP_OD_BASE+0x50c))
#define DISP_OD_OD_REG_54	((UINT32P)(DISP_OD_BASE+0x510))
#define DISP_OD_OD_REG_55	((UINT32P)(DISP_OD_BASE+0x514))
#define DISP_OD_OD_STA_00	((UINT32P)(DISP_OD_BASE+0x680))
#define DISP_OD_OD_STA_01	((UINT32P)(DISP_OD_BASE+0x684))
#define DISP_OD_OD_STA_02	((UINT32P)(DISP_OD_BASE+0x688))
#define DISP_OD_OD_STA_03	((UINT32P)(DISP_OD_BASE+0x68c))
#define DISP_OD_OD_STA_04	((UINT32P)(DISP_OD_BASE+0x690))
#define DISP_OD_OD_STA_05	((UINT32P)(DISP_OD_BASE+0x694))
#define DISP_OD_OD_STA_06	((UINT32P)(DISP_OD_BASE+0x698))
#define DISP_OD_OD_STA_10	((UINT32P)(DISP_OD_BASE+0x540))
#define DISP_OD_OD_STA_11	((UINT32P)(DISP_OD_BASE+0x544))
#define DISP_OD_OD_STA_12	((UINT32P)(DISP_OD_BASE+0x548))

// APB Module disp_dither
#define DISP_DITHER0_BASE (0x1401d000)
#define DISP_DITHER0_DISP_DITHER_EN	((UINT32P)(DISP_DITHER0_BASE+0x000))
#define DISP_DITHER0_DISP_DITHER_RESET	((UINT32P)(DISP_DITHER0_BASE+0x004))
#define DISP_DITHER0_DISP_DITHER_INTEN	((UINT32P)(DISP_DITHER0_BASE+0x008))
#define DISP_DITHER0_DISP_DITHER_INTSTA	((UINT32P)(DISP_DITHER0_BASE+0x00C))
#define DISP_DITHER0_DISP_DITHER_STATUS	((UINT32P)(DISP_DITHER0_BASE+0x010))
#define DISP_DITHER0_DISP_DITHER_CFG	((UINT32P)(DISP_DITHER0_BASE+0x020))
#define DISP_DITHER0_DISP_DITHER_INPUT_COUNT	((UINT32P)(DISP_DITHER0_BASE+0x024))
#define DISP_DITHER0_DISP_DITHER_OUTPUT_COUNT	((UINT32P)(DISP_DITHER0_BASE+0x028))
#define DISP_DITHER0_DISP_DITHER_CHKSUM	((UINT32P)(DISP_DITHER0_BASE+0x02C))
#define DISP_DITHER0_DISP_DITHER_SIZE	((UINT32P)(DISP_DITHER0_BASE+0x030))
#define DISP_DITHER0_DISP_DITHER_DUMMY_REG	((UINT32P)(DISP_DITHER0_BASE+0x0C0))
#define DISP_DITHER0_DISP_DITHER_0	((UINT32P)(DISP_DITHER0_BASE+0x100))
#define DISP_DITHER0_DISP_DITHER_1	((UINT32P)(DISP_DITHER0_BASE+0x104))
#define DISP_DITHER0_DISP_DITHER_2	((UINT32P)(DISP_DITHER0_BASE+0x108))
#define DISP_DITHER0_DISP_DITHER_3	((UINT32P)(DISP_DITHER0_BASE+0x10C))
#define DISP_DITHER0_DISP_DITHER_4	((UINT32P)(DISP_DITHER0_BASE+0x110))
#define DISP_DITHER0_DISP_DITHER_5	((UINT32P)(DISP_DITHER0_BASE+0x114))
#define DISP_DITHER0_DISP_DITHER_6	((UINT32P)(DISP_DITHER0_BASE+0x118))
#define DISP_DITHER0_DISP_DITHER_7	((UINT32P)(DISP_DITHER0_BASE+0x11C))
#define DISP_DITHER0_DISP_DITHER_8	((UINT32P)(DISP_DITHER0_BASE+0x120))
#define DISP_DITHER0_DISP_DITHER_9	((UINT32P)(DISP_DITHER0_BASE+0x124))
#define DISP_DITHER0_DISP_DITHER_10	((UINT32P)(DISP_DITHER0_BASE+0x128))
#define DISP_DITHER0_DISP_DITHER_11	((UINT32P)(DISP_DITHER0_BASE+0x12C))
#define DISP_DITHER0_DISP_DITHER_12	((UINT32P)(DISP_DITHER0_BASE+0x130))
#define DISP_DITHER0_DISP_DITHER_13	((UINT32P)(DISP_DITHER0_BASE+0x134))
#define DISP_DITHER0_DISP_DITHER_14	((UINT32P)(DISP_DITHER0_BASE+0x138))
#define DISP_DITHER0_DISP_DITHER_15	((UINT32P)(DISP_DITHER0_BASE+0x13C))
#define DISP_DITHER0_DISP_DITHER_16	((UINT32P)(DISP_DITHER0_BASE+0x140))
#define DISP_DITHER0_DISP_DITHER_17	((UINT32P)(DISP_DITHER0_BASE+0x144))

// APB Module disp_dither
#define DISP_DITHER1_BASE (0x1401e000)
#define DISP_DITHER1_DISP_DITHER_EN	((UINT32P)(DISP_DITHER1_BASE+0x000))
#define DISP_DITHER1_DISP_DITHER_RESET	((UINT32P)(DISP_DITHER1_BASE+0x004))
#define DISP_DITHER1_DISP_DITHER_INTEN	((UINT32P)(DISP_DITHER1_BASE+0x008))
#define DISP_DITHER1_DISP_DITHER_INTSTA	((UINT32P)(DISP_DITHER1_BASE+0x00C))
#define DISP_DITHER1_DISP_DITHER_STATUS	((UINT32P)(DISP_DITHER1_BASE+0x010))
#define DISP_DITHER1_DISP_DITHER_CFG	((UINT32P)(DISP_DITHER1_BASE+0x020))
#define DISP_DITHER1_DISP_DITHER_INPUT_COUNT	((UINT32P)(DISP_DITHER1_BASE+0x024))
#define DISP_DITHER1_DISP_DITHER_OUTPUT_COUNT	((UINT32P)(DISP_DITHER1_BASE+0x028))
#define DISP_DITHER1_DISP_DITHER_CHKSUM	((UINT32P)(DISP_DITHER1_BASE+0x02C))
#define DISP_DITHER1_DISP_DITHER_SIZE	((UINT32P)(DISP_DITHER1_BASE+0x030))
#define DISP_DITHER1_DISP_DITHER_DUMMY_REG	((UINT32P)(DISP_DITHER1_BASE+0x0C0))
#define DISP_DITHER1_DISP_DITHER_0	((UINT32P)(DISP_DITHER1_BASE+0x100))
#define DISP_DITHER1_DISP_DITHER_1	((UINT32P)(DISP_DITHER1_BASE+0x104))
#define DISP_DITHER1_DISP_DITHER_2	((UINT32P)(DISP_DITHER1_BASE+0x108))
#define DISP_DITHER1_DISP_DITHER_3	((UINT32P)(DISP_DITHER1_BASE+0x10C))
#define DISP_DITHER1_DISP_DITHER_4	((UINT32P)(DISP_DITHER1_BASE+0x110))
#define DISP_DITHER1_DISP_DITHER_5	((UINT32P)(DISP_DITHER1_BASE+0x114))
#define DISP_DITHER1_DISP_DITHER_6	((UINT32P)(DISP_DITHER1_BASE+0x118))
#define DISP_DITHER1_DISP_DITHER_7	((UINT32P)(DISP_DITHER1_BASE+0x11C))
#define DISP_DITHER1_DISP_DITHER_8	((UINT32P)(DISP_DITHER1_BASE+0x120))
#define DISP_DITHER1_DISP_DITHER_9	((UINT32P)(DISP_DITHER1_BASE+0x124))
#define DISP_DITHER1_DISP_DITHER_10	((UINT32P)(DISP_DITHER1_BASE+0x128))
#define DISP_DITHER1_DISP_DITHER_11	((UINT32P)(DISP_DITHER1_BASE+0x12C))
#define DISP_DITHER1_DISP_DITHER_12	((UINT32P)(DISP_DITHER1_BASE+0x130))
#define DISP_DITHER1_DISP_DITHER_13	((UINT32P)(DISP_DITHER1_BASE+0x134))
#define DISP_DITHER1_DISP_DITHER_14	((UINT32P)(DISP_DITHER1_BASE+0x138))
#define DISP_DITHER1_DISP_DITHER_15	((UINT32P)(DISP_DITHER1_BASE+0x13C))
#define DISP_DITHER1_DISP_DITHER_16	((UINT32P)(DISP_DITHER1_BASE+0x140))
#define DISP_DITHER1_DISP_DITHER_17	((UINT32P)(DISP_DITHER1_BASE+0x144))

// APB Module disp_ufoe_config
#define DISP_UFOE_BASE (0x1401f000)
#define DISP_UFO_START	((UINT32P)(DISP_UFOE_BASE+0x000))
#define DISP_UFO_INTEN	((UINT32P)(DISP_UFOE_BASE+0x004))
#define DISP_UFO_INTSTA	((UINT32P)(DISP_UFOE_BASE+0x008))
#define DISP_UFO_DBUF	((UINT32P)(DISP_UFOE_BASE+0x00C))
#define DISP_UFO_CRC	((UINT32P)(DISP_UFOE_BASE+0x014))
#define DISP_UFO_SW_SCRATCH	((UINT32P)(DISP_UFOE_BASE+0x018))
#define DISP_UFO_CR0P6_PAD	((UINT32P)(DISP_UFOE_BASE+0x020))
#define DISP_UFO_LR_OVERLAP	((UINT32P)(DISP_UFOE_BASE+0x024))
#define DISP_UFO_CK_ON	((UINT32P)(DISP_UFOE_BASE+0x028))
#define DISP_UFO_STALL_CG	((UINT32P)(DISP_UFOE_BASE+0x030))
#define DISP_UFO_FRAME_WIDTH	((UINT32P)(DISP_UFOE_BASE+0x050))
#define DISP_UFO_FRAME_HEIGHT	((UINT32P)(DISP_UFOE_BASE+0x054))
#define DISP_UFO_OUTEN	((UINT32P)(DISP_UFOE_BASE+0x058))
#define DISP_UFO_SHADOW	((UINT32P)(DISP_UFOE_BASE+0x090))
#define DISP_UFO_DUMMY	((UINT32P)(DISP_UFOE_BASE+0x0A0))
#define DISP_UFO_RO_CRC	((UINT32P)(DISP_UFOE_BASE+0x0F0))
#define DISP_UFO_CFG_0B	((UINT32P)(DISP_UFOE_BASE+0x100))
#define DISP_UFO_CFG_1B	((UINT32P)(DISP_UFOE_BASE+0x104))
#define DISP_UFO_CFG_2B	((UINT32P)(DISP_UFOE_BASE+0x108))
#define DISP_UFO_CFG_3B	((UINT32P)(DISP_UFOE_BASE+0x10C))
#define DISP_UFO_CFG_4B	((UINT32P)(DISP_UFOE_BASE+0x110))
#define DISP_UFO_RO_0B	((UINT32P)(DISP_UFOE_BASE+0x120))
#define DISP_UFO_RO_1B	((UINT32P)(DISP_UFOE_BASE+0x124))
#define DISP_UFO_RO_2B	((UINT32P)(DISP_UFOE_BASE+0x128))
#define DISP_UFO_RO_3B	((UINT32P)(DISP_UFOE_BASE+0x12C))
#define DISP_UFO_RO_4B	((UINT32P)(DISP_UFOE_BASE+0x130))
#define DISP_UFO_DBG0	((UINT32P)(DISP_UFOE_BASE+0x140))
#define DISP_UFO_DBG1	((UINT32P)(DISP_UFOE_BASE+0x144))
#define DISP_UFO_DBG2	((UINT32P)(DISP_UFOE_BASE+0x148))
#define DISP_UFO_DBG3	((UINT32P)(DISP_UFOE_BASE+0x14C))
#define DISP_UFO_DBG4	((UINT32P)(DISP_UFOE_BASE+0x150))
#define DISP_UFO_DBG5	((UINT32P)(DISP_UFOE_BASE+0x154))
#define DISP_UFO_DBG6	((UINT32P)(DISP_UFOE_BASE+0x158))
#define DISP_UFO_DBG7	((UINT32P)(DISP_UFOE_BASE+0x15C))

// APB Module disp_dsc
#define DISP_DSC_BASE (0x14020000)
#define DISP_DSC_CON	((UINT32P)(DISP_DSC_BASE+0x000))
#define DISP_DSC_INTEN	((UINT32P)(DISP_DSC_BASE+0x004))
#define DISP_DSC_INTSTA	((UINT32P)(DISP_DSC_BASE+0x008))
#define DISP_DSC_INTACK	((UINT32P)(DISP_DSC_BASE+0x00C))
#define DISP_DSC_STA	((UINT32P)(DISP_DSC_BASE+0x010))
#define DISP_DSC_PIC_W	((UINT32P)(DISP_DSC_BASE+0x018))
#define DISP_DSC_PIC_H	((UINT32P)(DISP_DSC_BASE+0x01C))
#define DISP_DSC_SLICE_W	((UINT32P)(DISP_DSC_BASE+0x020))
#define DISP_DSC_SLICE_H	((UINT32P)(DISP_DSC_BASE+0x024))
#define DISP_DSC_CHUNK_SIZE	((UINT32P)(DISP_DSC_BASE+0x028))
#define DISP_DSC_BUF_SIZE	((UINT32P)(DISP_DSC_BASE+0x02C))
#define DISP_DSC_MODE	((UINT32P)(DISP_DSC_BASE+0x030))
#define DISP_DSC_CFG	((UINT32P)(DISP_DSC_BASE+0x034))
#define DISP_DSC_PAD	((UINT32P)(DISP_DSC_BASE+0x038))
#define DISP_DSC_DBG_CON	((UINT32P)(DISP_DSC_BASE+0x060))
#define DISP_DSC_CKSM_MON0	((UINT32P)(DISP_DSC_BASE+0x064))
#define DISP_DSC_CKSM_MON1	((UINT32P)(DISP_DSC_BASE+0x068))
#define DISP_DSC_RESV	((UINT32P)(DISP_DSC_BASE+0x06C))
#define DISP_DSC_OBUF	((UINT32P)(DISP_DSC_BASE+0x070))
#define DISP_DSC_PPS0	((UINT32P)(DISP_DSC_BASE+0x080))
#define DISP_DSC_PPS1	((UINT32P)(DISP_DSC_BASE+0x084))
#define DISP_DSC_PPS2	((UINT32P)(DISP_DSC_BASE+0x088))
#define DISP_DSC_PPS3	((UINT32P)(DISP_DSC_BASE+0x08C))
#define DISP_DSC_PPS4	((UINT32P)(DISP_DSC_BASE+0x090))
#define DISP_DSC_PPS5	((UINT32P)(DISP_DSC_BASE+0x094))
#define DISP_DSC_PPS6	((UINT32P)(DISP_DSC_BASE+0x098))
#define DISP_DSC_PPS7	((UINT32P)(DISP_DSC_BASE+0x09C))
#define DISP_DSC_PPS8	((UINT32P)(DISP_DSC_BASE+0x0A0))
#define DISP_DSC_PPS9	((UINT32P)(DISP_DSC_BASE+0x0A4))
#define DISP_DSC_PPS10	((UINT32P)(DISP_DSC_BASE+0x0A8))
#define DISP_DSC_PPS11	((UINT32P)(DISP_DSC_BASE+0x0AC))
#define DISP_DSC_PPS12	((UINT32P)(DISP_DSC_BASE+0x0B0))
#define DISP_DSC_PPS13	((UINT32P)(DISP_DSC_BASE+0x0B4))
#define DISP_DSC_PPS14	((UINT32P)(DISP_DSC_BASE+0x0B8))
#define DISP_DSC_PPS15	((UINT32P)(DISP_DSC_BASE+0x0BC))
#define DISP_DSC_PPS16	((UINT32P)(DISP_DSC_BASE+0x0C0))
#define DISP_DSC_PPS17	((UINT32P)(DISP_DSC_BASE+0x0C4))
#define DISP_DSC_PPS18	((UINT32P)(DISP_DSC_BASE+0x0C8))
#define DISP_DSC_PPS19	((UINT32P)(DISP_DSC_BASE+0x0CC))
#define DISP_DSC_DBG0	((UINT32P)(DISP_DSC_BASE+0x100))
#define DISP_DSC_DBG1	((UINT32P)(DISP_DSC_BASE+0x104))
#define DISP_DSC_DBG2	((UINT32P)(DISP_DSC_BASE+0x108))
#define DISP_DSC_DBG3	((UINT32P)(DISP_DSC_BASE+0x10C))
#define DISP_DSC_DBG4	((UINT32P)(DISP_DSC_BASE+0x110))
#define DISP_DSC_DBG5	((UINT32P)(DISP_DSC_BASE+0x114))
#define DISP_DSC_DBG6	((UINT32P)(DISP_DSC_BASE+0x118))
#define DISP_DSC_DBG7	((UINT32P)(DISP_DSC_BASE+0x11C))
#define DISP_DSC_DBG8	((UINT32P)(DISP_DSC_BASE+0x120))
#define DISP_DSC_DBG9	((UINT32P)(DISP_DSC_BASE+0x124))
#define DISP_DSC_DBG10	((UINT32P)(DISP_DSC_BASE+0x128))
#define DISP_DSC_DBG11	((UINT32P)(DISP_DSC_BASE+0x12C))
#define DISP_DSC_DBG12	((UINT32P)(DISP_DSC_BASE+0x130))
#define DISP_DSC_DBG13	((UINT32P)(DISP_DSC_BASE+0x134))
#define DISP_DSC_DBG14	((UINT32P)(DISP_DSC_BASE+0x138))
#define DISP_DSC_DBG15	((UINT32P)(DISP_DSC_BASE+0x13C))
#define DISP_DSC_DBG16	((UINT32P)(DISP_DSC_BASE+0x140))
#define DISP_DSC_DBG17	((UINT32P)(DISP_DSC_BASE+0x144))
#define DISP_DSC_DBG18	((UINT32P)(DISP_DSC_BASE+0x148))
#define DISP_DSC_DBG19	((UINT32P)(DISP_DSC_BASE+0x14C))
#define DISP_DSC_DBG20	((UINT32P)(DISP_DSC_BASE+0x150))
#define DISP_DSC_ENC_DBG0	((UINT32P)(DISP_DSC_BASE+0x160))
#define DISP_DSC_ENC_DBG1	((UINT32P)(DISP_DSC_BASE+0x164))
#define DISP_DSC_ENC_DBG2	((UINT32P)(DISP_DSC_BASE+0x168))
#define DISP_DSC_ENC_DBG3	((UINT32P)(DISP_DSC_BASE+0x16C))
#define DISP_DSC_ENC_DBG4	((UINT32P)(DISP_DSC_BASE+0x170))
#define DISP_DSC_ENC_COV	((UINT32P)(DISP_DSC_BASE+0x190))
#define DISP_DSC_SHADOW	((UINT32P)(DISP_DSC_BASE+0x200))
#define DISP_DSC_DUMMY	((UINT32P)(DISP_DSC_BASE+0x220))
#define DISP_DSC1_CON	((UINT32P)(DISP_DSC_BASE+0x400))
#define DISP_DSC1_INTEN	((UINT32P)(DISP_DSC_BASE+0x404))
#define DISP_DSC1_INTSTA	((UINT32P)(DISP_DSC_BASE+0x408))
#define DISP_DSC1_INTACK	((UINT32P)(DISP_DSC_BASE+0x40C))
#define DISP_DSC1_STA	((UINT32P)(DISP_DSC_BASE+0x410))
#define DISP_DSC1_PIC_W	((UINT32P)(DISP_DSC_BASE+0x418))
#define DISP_DSC1_PIC_H	((UINT32P)(DISP_DSC_BASE+0x41C))
#define DISP_DSC1_SLICE_W	((UINT32P)(DISP_DSC_BASE+0x420))
#define DISP_DSC1_SLICE_H	((UINT32P)(DISP_DSC_BASE+0x424))
#define DISP_DSC1_CHUNK_SIZE	((UINT32P)(DISP_DSC_BASE+0x428))
#define DISP_DSC1_BUF_SIZE	((UINT32P)(DISP_DSC_BASE+0x42C))
#define DISP_DSC1_MODE	((UINT32P)(DISP_DSC_BASE+0x430))
#define DISP_DSC1_CFG	((UINT32P)(DISP_DSC_BASE+0x434))
#define DISP_DSC1_DBG_CON	((UINT32P)(DISP_DSC_BASE+0x460))
#define DISP_DSC1_CKSM_MON0	((UINT32P)(DISP_DSC_BASE+0x464))
#define DISP_DSC1_CKSM_MON1	((UINT32P)(DISP_DSC_BASE+0x468))
#define DISP_DSC1_RESV	((UINT32P)(DISP_DSC_BASE+0x46C))
#define DISP_DSC1_PPS0	((UINT32P)(DISP_DSC_BASE+0x480))
#define DISP_DSC1_PPS1	((UINT32P)(DISP_DSC_BASE+0x484))
#define DISP_DSC1_PPS2	((UINT32P)(DISP_DSC_BASE+0x488))
#define DISP_DSC1_PPS3	((UINT32P)(DISP_DSC_BASE+0x48C))
#define DISP_DSC1_PPS4	((UINT32P)(DISP_DSC_BASE+0x490))
#define DISP_DSC1_PPS5	((UINT32P)(DISP_DSC_BASE+0x494))
#define DISP_DSC1_PPS6	((UINT32P)(DISP_DSC_BASE+0x498))
#define DISP_DSC1_PPS7	((UINT32P)(DISP_DSC_BASE+0x49C))
#define DISP_DSC1_PPS8	((UINT32P)(DISP_DSC_BASE+0x4A0))
#define DISP_DSC1_PPS9	((UINT32P)(DISP_DSC_BASE+0x4A4))
#define DISP_DSC1_PPS10	((UINT32P)(DISP_DSC_BASE+0x4A8))
#define DISP_DSC1_PPS11	((UINT32P)(DISP_DSC_BASE+0x4AC))
#define DISP_DSC1_PPS12	((UINT32P)(DISP_DSC_BASE+0x4B0))
#define DISP_DSC1_PPS13	((UINT32P)(DISP_DSC_BASE+0x4B4))
#define DISP_DSC1_PPS14	((UINT32P)(DISP_DSC_BASE+0x4B8))
#define DISP_DSC1_PPS15	((UINT32P)(DISP_DSC_BASE+0x4BC))
#define DISP_DSC1_PPS16	((UINT32P)(DISP_DSC_BASE+0x4C0))
#define DISP_DSC1_PPS17	((UINT32P)(DISP_DSC_BASE+0x4C4))
#define DISP_DSC1_PPS18	((UINT32P)(DISP_DSC_BASE+0x4C8))
#define DISP_DSC1_PPS19	((UINT32P)(DISP_DSC_BASE+0x4CC))
#define DISP_DSC1_DBG0	((UINT32P)(DISP_DSC_BASE+0x500))
#define DISP_DSC1_DBG1	((UINT32P)(DISP_DSC_BASE+0x504))
#define DISP_DSC1_DBG2	((UINT32P)(DISP_DSC_BASE+0x508))
#define DISP_DSC1_DBG3	((UINT32P)(DISP_DSC_BASE+0x50C))
#define DISP_DSC1_DBG4	((UINT32P)(DISP_DSC_BASE+0x510))
#define DISP_DSC1_DBG5	((UINT32P)(DISP_DSC_BASE+0x514))
#define DISP_DSC1_DBG6	((UINT32P)(DISP_DSC_BASE+0x518))
#define DISP_DSC1_DBG7	((UINT32P)(DISP_DSC_BASE+0x51C))
#define DISP_DSC1_DBG8	((UINT32P)(DISP_DSC_BASE+0x520))
#define DISP_DSC1_DBG9	((UINT32P)(DISP_DSC_BASE+0x524))
#define DISP_DSC1_DBG10	((UINT32P)(DISP_DSC_BASE+0x528))
#define DISP_DSC1_DBG11	((UINT32P)(DISP_DSC_BASE+0x52C))
#define DISP_DSC1_DBG12	((UINT32P)(DISP_DSC_BASE+0x530))
#define DISP_DSC1_DBG13	((UINT32P)(DISP_DSC_BASE+0x534))
#define DISP_DSC1_DBG14	((UINT32P)(DISP_DSC_BASE+0x538))
#define DISP_DSC1_DBG15	((UINT32P)(DISP_DSC_BASE+0x53C))
#define DISP_DSC1_DBG16	((UINT32P)(DISP_DSC_BASE+0x540))
#define DISP_DSC1_DBG17	((UINT32P)(DISP_DSC_BASE+0x544))
#define DISP_DSC1_DBG18	((UINT32P)(DISP_DSC_BASE+0x548))
#define DISP_DSC1_DBG19	((UINT32P)(DISP_DSC_BASE+0x54C))
#define DISP_DSC1_DBG20	((UINT32P)(DISP_DSC_BASE+0x550))
#define DISP_DSC1_ENC_DBG0	((UINT32P)(DISP_DSC_BASE+0x560))
#define DISP_DSC1_ENC_DBG1	((UINT32P)(DISP_DSC_BASE+0x564))
#define DISP_DSC1_ENC_DBG2	((UINT32P)(DISP_DSC_BASE+0x568))
#define DISP_DSC1_ENC_DBG3	((UINT32P)(DISP_DSC_BASE+0x56C))
#define DISP_DSC1_ENC_DBG4	((UINT32P)(DISP_DSC_BASE+0x570))
#define DISP_DSC1_ENC_COV	((UINT32P)(DISP_DSC_BASE+0x580))
#define DISP_DSC1_SHADOW	((UINT32P)(DISP_DSC_BASE+0x600))
#define DISP_DSC1_DUMMY	((UINT32P)(DISP_DSC_BASE+0x620))

// APB Module disp_split
#define DISP_SPLIT_BASE (0x14021000)
#define DISP_SPLIT_EN	((UINT32P)(DISP_SPLIT_BASE+0x000))
#define DISP_SPLIT_RESET	((UINT32P)(DISP_SPLIT_BASE+0x004))
#define DISP_SPLIT_CFG	((UINT32P)(DISP_SPLIT_BASE+0x020))
#define DISP_SPLIT_DEBUG	((UINT32P)(DISP_SPLIT_BASE+0x060))
#define DISP_SPLIT_DUMMY_REG	((UINT32P)(DISP_SPLIT_BASE+0x080))

// APB Module dsi
#define DSI0_BASE (0x14022000)
#define DSI0_DSI_START	((UINT32P)(DSI0_BASE+0x000))
#define DSI0_DSI_STATUS	((UINT32P)(DSI0_BASE+0x004))
#define DSI0_DSI_INTEN	((UINT32P)(DSI0_BASE+0x008))
#define DSI0_DSI_INTSTA	((UINT32P)(DSI0_BASE+0x00C))
#define DSI0_DSI_COM_CON	((UINT32P)(DSI0_BASE+0x010))
#define DSI0_DSI_MODE_CON	((UINT32P)(DSI0_BASE+0x014))
#define DSI0_DSI_TXRX_CON	((UINT32P)(DSI0_BASE+0x018))
#define DSI0_DSI_PSCON	((UINT32P)(DSI0_BASE+0x01C))
#define DSI0_DSI_VSA_NL	((UINT32P)(DSI0_BASE+0x020))
#define DSI0_DSI_VBP_NL	((UINT32P)(DSI0_BASE+0x024))
#define DSI0_DSI_VFP_NL	((UINT32P)(DSI0_BASE+0x028))
#define DSI0_DSI_VACT_NL	((UINT32P)(DSI0_BASE+0x02C))
#define DSI0_DSI_LFR_CON	((UINT32P)(DSI0_BASE+0x030))
#define DSI0_DSI_LFR_STA	((UINT32P)(DSI0_BASE+0x034))
#define DSI0_DSI_SIZE_CON	((UINT32P)(DSI0_BASE+0x038))
#define DSI0_DSI_HSA_WC	((UINT32P)(DSI0_BASE+0x050))
#define DSI0_DSI_HBP_WC	((UINT32P)(DSI0_BASE+0x054))
#define DSI0_DSI_HFP_WC	((UINT32P)(DSI0_BASE+0x058))
#define DSI0_DSI_BLLP_WC	((UINT32P)(DSI0_BASE+0x05C))
#define DSI0_DSI_CMDQ_CON	((UINT32P)(DSI0_BASE+0x060))
#define DSI0_DSI_HSTX_CKLP_WC	((UINT32P)(DSI0_BASE+0x064))
#define DSI0_DSI_HSTX_CKLP_WC_RESULT	((UINT32P)(DSI0_BASE+0x068))
#define DSI0_DSI_RX_DATA03	((UINT32P)(DSI0_BASE+0x074))
#define DSI0_DSI_RX_DATA47	((UINT32P)(DSI0_BASE+0x078))
#define DSI0_DSI_RX_DATA8B	((UINT32P)(DSI0_BASE+0x07C))
#define DSI0_DSI_RX_DATAC	((UINT32P)(DSI0_BASE+0x080))
#define DSI0_DSI_RX_RACK	((UINT32P)(DSI0_BASE+0x084))
#define DSI0_DSI_RX_TRIG_STA	((UINT32P)(DSI0_BASE+0x088))
#define DSI0_DSI_MEM_CONTI	((UINT32P)(DSI0_BASE+0x090))
#define DSI0_DSI_FRM_BC	((UINT32P)(DSI0_BASE+0x094))
#define DSI0_DSI_V3D_CON	((UINT32P)(DSI0_BASE+0x098))
#define DSI0_DSI_TIME_CON0	((UINT32P)(DSI0_BASE+0x0A0))
#define DSI0_DSI_TIME_CON1	((UINT32P)(DSI0_BASE+0x0A4))
#define DSI0_DSI_RESERVED	((UINT32P)(DSI0_BASE+0x0F0))
#define DSI0_DSI_PHY_LCPAT	((UINT32P)(DSI0_BASE+0x100))
#define DSI0_DSI_PHY_LCCON	((UINT32P)(DSI0_BASE+0x104))
#define DSI0_DSI_PHY_LD0CON	((UINT32P)(DSI0_BASE+0x108))
#define DSI0_DSI_PHY_SYNCON	((UINT32P)(DSI0_BASE+0x10C))
#define DSI0_DSI_PHY_TIMCON0	((UINT32P)(DSI0_BASE+0x110))
#define DSI0_DSI_PHY_TIMCON1	((UINT32P)(DSI0_BASE+0x114))
#define DSI0_DSI_PHY_TIMCON2	((UINT32P)(DSI0_BASE+0x118))
#define DSI0_DSI_PHY_TIMCON3	((UINT32P)(DSI0_BASE+0x11C))
#define DSI0_DSI_CPHY_CON0	((UINT32P)(DSI0_BASE+0x120))
#define DSI0_DSI_CPHY_CON1	((UINT32P)(DSI0_BASE+0x124))
#define DSI0_DSI_CPHY_DBG0	((UINT32P)(DSI0_BASE+0x128))
#define DSI0_DSI_CPHY_DBG1	((UINT32P)(DSI0_BASE+0x12C))
#define DSI0_DSI_VM_CMD_CON	((UINT32P)(DSI0_BASE+0x130))
#define DSI0_DSI_VM_CMD_DATA0	((UINT32P)(DSI0_BASE+0x134))
#define DSI0_DSI_VM_CMD_DATA4	((UINT32P)(DSI0_BASE+0x138))
#define DSI0_DSI_VM_CMD_DATA8	((UINT32P)(DSI0_BASE+0x13C))
#define DSI0_DSI_VM_CMD_DATAC	((UINT32P)(DSI0_BASE+0x140))
#define DSI0_DSI_CKSM_OUT	((UINT32P)(DSI0_BASE+0x144))
#define DSI0_DSI_STATE_DBG0	((UINT32P)(DSI0_BASE+0x148))
#define DSI0_DSI_STATE_DBG1	((UINT32P)(DSI0_BASE+0x14C))
#define DSI0_DSI_STATE_DBG2	((UINT32P)(DSI0_BASE+0x150))
#define DSI0_DSI_STATE_DBG3	((UINT32P)(DSI0_BASE+0x154))
#define DSI0_DSI_STATE_DBG4	((UINT32P)(DSI0_BASE+0x158))
#define DSI0_DSI_STATE_DBG5	((UINT32P)(DSI0_BASE+0x15C))
#define DSI0_DSI_STATE_DBG6	((UINT32P)(DSI0_BASE+0x160))
#define DSI0_DSI_STATE_DBG7	((UINT32P)(DSI0_BASE+0x164))
#define DSI0_DSI_STATE_DBG8	((UINT32P)(DSI0_BASE+0x168))
#define DSI0_DSI_STATE_DBG9	((UINT32P)(DSI0_BASE+0x16C))
#define DSI0_DSI_DEBUG_SEL	((UINT32P)(DSI0_BASE+0x170))
#define DSI0_DSI_STATE_DBG10	((UINT32P)(DSI0_BASE+0x174))
#define DSI0_DSI_BIST_PATTERN	((UINT32P)(DSI0_BASE+0x178))
#define DSI0_DSI_BIST_CON	((UINT32P)(DSI0_BASE+0x17C))
#define DSI0_DSI_VM_CMD_DATA10	((UINT32P)(DSI0_BASE+0x180))
#define DSI0_DSI_VM_CMD_DATA14	((UINT32P)(DSI0_BASE+0x184))
#define DSI0_DSI_VM_CMD_DATA18	((UINT32P)(DSI0_BASE+0x188))
#define DSI0_DSI_VM_CMD_DATA1C	((UINT32P)(DSI0_BASE+0x18C))
#define DSI0_DSI_SHADOW_DEBUG	((UINT32P)(DSI0_BASE+0x190))
#define DSI0_DSI_SHADOW_STA	((UINT32P)(DSI0_BASE+0x194))
#define DSI0_DSI_VM_CMD_DATA20	((UINT32P)(DSI0_BASE+0x1A0))
#define DSI0_DSI_VM_CMD_DATA24	((UINT32P)(DSI0_BASE+0x1A4))
#define DSI0_DSI_VM_CMD_DATA28	((UINT32P)(DSI0_BASE+0x1A8))
#define DSI0_DSI_VM_CMD_DATA2C	((UINT32P)(DSI0_BASE+0x1AC))
#define DSI0_DSI_VM_CMD_DATA30	((UINT32P)(DSI0_BASE+0x1B0))
#define DSI0_DSI_VM_CMD_DATA34	((UINT32P)(DSI0_BASE+0x1B4))
#define DSI0_DSI_VM_CMD_DATA38	((UINT32P)(DSI0_BASE+0x1B8))
#define DSI0_DSI_VM_CMD_DATA3C	((UINT32P)(DSI0_BASE+0x1BC))
#define DSI0_DSI_CMDQ	((UINT32P)(DSI0_BASE+0x200))

// APB Module dsi
#define DSI1_BASE (0x14023000)
#define DSI1_DSI_START	((UINT32P)(DSI1_BASE+0x000))
#define DSI1_DSI_STATUS	((UINT32P)(DSI1_BASE+0x004))
#define DSI1_DSI_INTEN	((UINT32P)(DSI1_BASE+0x008))
#define DSI1_DSI_INTSTA	((UINT32P)(DSI1_BASE+0x00C))
#define DSI1_DSI_COM_CON	((UINT32P)(DSI1_BASE+0x010))
#define DSI1_DSI_MODE_CON	((UINT32P)(DSI1_BASE+0x014))
#define DSI1_DSI_TXRX_CON	((UINT32P)(DSI1_BASE+0x018))
#define DSI1_DSI_PSCON	((UINT32P)(DSI1_BASE+0x01C))
#define DSI1_DSI_VSA_NL	((UINT32P)(DSI1_BASE+0x020))
#define DSI1_DSI_VBP_NL	((UINT32P)(DSI1_BASE+0x024))
#define DSI1_DSI_VFP_NL	((UINT32P)(DSI1_BASE+0x028))
#define DSI1_DSI_VACT_NL	((UINT32P)(DSI1_BASE+0x02C))
#define DSI1_DSI_LFR_CON	((UINT32P)(DSI1_BASE+0x030))
#define DSI1_DSI_LFR_STA	((UINT32P)(DSI1_BASE+0x034))
#define DSI1_DSI_SIZE_CON	((UINT32P)(DSI1_BASE+0x038))
#define DSI1_DSI_HSA_WC	((UINT32P)(DSI1_BASE+0x050))
#define DSI1_DSI_HBP_WC	((UINT32P)(DSI1_BASE+0x054))
#define DSI1_DSI_HFP_WC	((UINT32P)(DSI1_BASE+0x058))
#define DSI1_DSI_BLLP_WC	((UINT32P)(DSI1_BASE+0x05C))
#define DSI1_DSI_CMDQ_CON	((UINT32P)(DSI1_BASE+0x060))
#define DSI1_DSI_HSTX_CKLP_WC	((UINT32P)(DSI1_BASE+0x064))
#define DSI1_DSI_HSTX_CKLP_WC_RESULT	((UINT32P)(DSI1_BASE+0x068))
#define DSI1_DSI_RX_DATA03	((UINT32P)(DSI1_BASE+0x074))
#define DSI1_DSI_RX_DATA47	((UINT32P)(DSI1_BASE+0x078))
#define DSI1_DSI_RX_DATA8B	((UINT32P)(DSI1_BASE+0x07C))
#define DSI1_DSI_RX_DATAC	((UINT32P)(DSI1_BASE+0x080))
#define DSI1_DSI_RX_RACK	((UINT32P)(DSI1_BASE+0x084))
#define DSI1_DSI_RX_TRIG_STA	((UINT32P)(DSI1_BASE+0x088))
#define DSI1_DSI_MEM_CONTI	((UINT32P)(DSI1_BASE+0x090))
#define DSI1_DSI_FRM_BC	((UINT32P)(DSI1_BASE+0x094))
#define DSI1_DSI_V3D_CON	((UINT32P)(DSI1_BASE+0x098))
#define DSI1_DSI_TIME_CON0	((UINT32P)(DSI1_BASE+0x0A0))
#define DSI1_DSI_TIME_CON1	((UINT32P)(DSI1_BASE+0x0A4))
#define DSI1_DSI_RESERVED	((UINT32P)(DSI1_BASE+0x0F0))
#define DSI1_DSI_PHY_LCPAT	((UINT32P)(DSI1_BASE+0x100))
#define DSI1_DSI_PHY_LCCON	((UINT32P)(DSI1_BASE+0x104))
#define DSI1_DSI_PHY_LD0CON	((UINT32P)(DSI1_BASE+0x108))
#define DSI1_DSI_PHY_SYNCON	((UINT32P)(DSI1_BASE+0x10C))
#define DSI1_DSI_PHY_TIMCON0	((UINT32P)(DSI1_BASE+0x110))
#define DSI1_DSI_PHY_TIMCON1	((UINT32P)(DSI1_BASE+0x114))
#define DSI1_DSI_PHY_TIMCON2	((UINT32P)(DSI1_BASE+0x118))
#define DSI1_DSI_PHY_TIMCON3	((UINT32P)(DSI1_BASE+0x11C))
#define DSI1_DSI_CPHY_CON0	((UINT32P)(DSI1_BASE+0x120))
#define DSI1_DSI_CPHY_CON1	((UINT32P)(DSI1_BASE+0x124))
#define DSI1_DSI_CPHY_DBG0	((UINT32P)(DSI1_BASE+0x128))
#define DSI1_DSI_CPHY_DBG1	((UINT32P)(DSI1_BASE+0x12C))
#define DSI1_DSI_VM_CMD_CON	((UINT32P)(DSI1_BASE+0x130))
#define DSI1_DSI_VM_CMD_DATA0	((UINT32P)(DSI1_BASE+0x134))
#define DSI1_DSI_VM_CMD_DATA4	((UINT32P)(DSI1_BASE+0x138))
#define DSI1_DSI_VM_CMD_DATA8	((UINT32P)(DSI1_BASE+0x13C))
#define DSI1_DSI_VM_CMD_DATAC	((UINT32P)(DSI1_BASE+0x140))
#define DSI1_DSI_CKSM_OUT	((UINT32P)(DSI1_BASE+0x144))
#define DSI1_DSI_STATE_DBG0	((UINT32P)(DSI1_BASE+0x148))
#define DSI1_DSI_STATE_DBG1	((UINT32P)(DSI1_BASE+0x14C))
#define DSI1_DSI_STATE_DBG2	((UINT32P)(DSI1_BASE+0x150))
#define DSI1_DSI_STATE_DBG3	((UINT32P)(DSI1_BASE+0x154))
#define DSI1_DSI_STATE_DBG4	((UINT32P)(DSI1_BASE+0x158))
#define DSI1_DSI_STATE_DBG5	((UINT32P)(DSI1_BASE+0x15C))
#define DSI1_DSI_STATE_DBG6	((UINT32P)(DSI1_BASE+0x160))
#define DSI1_DSI_STATE_DBG7	((UINT32P)(DSI1_BASE+0x164))
#define DSI1_DSI_STATE_DBG8	((UINT32P)(DSI1_BASE+0x168))
#define DSI1_DSI_STATE_DBG9	((UINT32P)(DSI1_BASE+0x16C))
#define DSI1_DSI_DEBUG_SEL	((UINT32P)(DSI1_BASE+0x170))
#define DSI1_DSI_STATE_DBG10	((UINT32P)(DSI1_BASE+0x174))
#define DSI1_DSI_BIST_PATTERN	((UINT32P)(DSI1_BASE+0x178))
#define DSI1_DSI_BIST_CON	((UINT32P)(DSI1_BASE+0x17C))
#define DSI1_DSI_VM_CMD_DATA10	((UINT32P)(DSI1_BASE+0x180))
#define DSI1_DSI_VM_CMD_DATA14	((UINT32P)(DSI1_BASE+0x184))
#define DSI1_DSI_VM_CMD_DATA18	((UINT32P)(DSI1_BASE+0x188))
#define DSI1_DSI_VM_CMD_DATA1C	((UINT32P)(DSI1_BASE+0x18C))
#define DSI1_DSI_SHADOW_DEBUG	((UINT32P)(DSI1_BASE+0x190))
#define DSI1_DSI_SHADOW_STA	((UINT32P)(DSI1_BASE+0x194))
#define DSI1_DSI_VM_CMD_DATA20	((UINT32P)(DSI1_BASE+0x1A0))
#define DSI1_DSI_VM_CMD_DATA24	((UINT32P)(DSI1_BASE+0x1A4))
#define DSI1_DSI_VM_CMD_DATA28	((UINT32P)(DSI1_BASE+0x1A8))
#define DSI1_DSI_VM_CMD_DATA2C	((UINT32P)(DSI1_BASE+0x1AC))
#define DSI1_DSI_VM_CMD_DATA30	((UINT32P)(DSI1_BASE+0x1B0))
#define DSI1_DSI_VM_CMD_DATA34	((UINT32P)(DSI1_BASE+0x1B4))
#define DSI1_DSI_VM_CMD_DATA38	((UINT32P)(DSI1_BASE+0x1B8))
#define DSI1_DSI_VM_CMD_DATA3C	((UINT32P)(DSI1_BASE+0x1BC))
#define DSI1_DSI_CMDQ	((UINT32P)(DSI1_BASE+0x200))

// APB Module disp_dpi
#define DPI0_BASE (0x14024000)
#define DPI_EN	((UINT32P)(DPI0_BASE+0x0))
#define DPI_RST	((UINT32P)(DPI0_BASE+0x4))
#define DPI_INTEN	((UINT32P)(DPI0_BASE+0x8))
#define DPI_INTSTA	((UINT32P)(DPI0_BASE+0xC))
#define DPI_CON	((UINT32P)(DPI0_BASE+0x10))
#define DPI_OUTPUT_SETTING	((UINT32P)(DPI0_BASE+0x14))
#define DPI_SIZE	((UINT32P)(DPI0_BASE+0x18))
#define DPI_DDR_SETTING	((UINT32P)(DPI0_BASE+0x1C))
#define DPI_TGEN_HWIDTH	((UINT32P)(DPI0_BASE+0x20))
#define DPI_TGEN_HPORCH	((UINT32P)(DPI0_BASE+0x24))
#define DPI_TGEN_VWIDTH	((UINT32P)(DPI0_BASE+0x28))
#define DPI_TGEN_VPORCH	((UINT32P)(DPI0_BASE+0x2C))
#define DPI_BG_HCNTL	((UINT32P)(DPI0_BASE+0x30))
#define DPI_BG_VCNTL	((UINT32P)(DPI0_BASE+0x34))
#define DPI_BG_COLOR	((UINT32P)(DPI0_BASE+0x38))
#define DPI_FIFO_CTL	((UINT32P)(DPI0_BASE+0x3C))
#define DPI_STATUS	((UINT32P)(DPI0_BASE+0x40))
#define DPI_TMODE	((UINT32P)(DPI0_BASE+0x44))
#define DPI_CHKSUM	((UINT32P)(DPI0_BASE+0x48))
#define DPI_DCM	((UINT32P)(DPI0_BASE+0x4C))
#define DPI_DUMMY	((UINT32P)(DPI0_BASE+0x50))
#define DPI_GPIO_MODE	((UINT32P)(DPI0_BASE+0x54))
#define DPI_TGEN_VWIDTH_LEVEN	((UINT32P)(DPI0_BASE+0x68))
#define DPI_TGEN_VPORCH_LEVEN	((UINT32P)(DPI0_BASE+0x6C))
#define DPI_TGEN_VWIDTH_RODD	((UINT32P)(DPI0_BASE+0x70))
#define DPI_TGEN_VPORCH_RODD	((UINT32P)(DPI0_BASE+0x74))
#define DPI_TGEN_VWIDTH_REVEN	((UINT32P)(DPI0_BASE+0x78))
#define DPI_TGEN_VPORCH_REVEN	((UINT32P)(DPI0_BASE+0x7C))
#define DPI_ESAV_VTIM_LODD	((UINT32P)(DPI0_BASE+0x80))
#define DPI_ESAV_VTIM_LEVEN	((UINT32P)(DPI0_BASE+0x84))
#define DPI_ESAV_VTIM_RODD	((UINT32P)(DPI0_BASE+0x88))
#define DPI_ESAV_VTIM_REVEN	((UINT32P)(DPI0_BASE+0x8C))
#define DPI_ESAV_FTIM	((UINT32P)(DPI0_BASE+0x90))
#define DPI_CLPF_SETTING	((UINT32P)(DPI0_BASE+0x94))
#define DPI_Y_LIMIT	((UINT32P)(DPI0_BASE+0x98))
#define DPI_C_LIMIT	((UINT32P)(DPI0_BASE+0x9C))
#define DPI_YUV422_SETTING	((UINT32P)(DPI0_BASE+0xA0))
#define DPI_EMBSYNC_SETTING	((UINT32P)(DPI0_BASE+0xA4))
#define DPI_ESAV_CODE_SET0	((UINT32P)(DPI0_BASE+0xA8))
#define DPI_ESAV_CODE_SET1	((UINT32P)(DPI0_BASE+0xAC))
#define DPI_BLANK_CODE_SET	((UINT32P)(DPI0_BASE+0xB0))
#define DPI_MATRIX_SET	((UINT32P)(DPI0_BASE+0xB4))
#define DPI_MATRIX_COEF_00	((UINT32P)(DPI0_BASE+0xB8))
#define DPI_MATRIX_COEF_02	((UINT32P)(DPI0_BASE+0xBC))
#define DPI_MATRIX_COEF_11	((UINT32P)(DPI0_BASE+0xC0))
#define DPI_MATRIX_COEF_20	((UINT32P)(DPI0_BASE+0xC4))
#define DPI_MATRIX_COEF_22	((UINT32P)(DPI0_BASE+0xC8))
#define DPI_MATRIX_IN_OFFSET_0	((UINT32P)(DPI0_BASE+0xCC))
#define DPI_MATRIX_IN_OFFSET_2	((UINT32P)(DPI0_BASE+0xD0))
#define DPI_MATRIX_OUT_OFFSET_0	((UINT32P)(DPI0_BASE+0xD4))
#define DPI_MATRIX_OUT_OFFSET_2	((UINT32P)(DPI0_BASE+0xD8))
#define DPI_MUTEX_VSYNC_SETTING	((UINT32P)(DPI0_BASE+0xE0))
#define DPI_PSEUDO_REG_UPDATE	((UINT32P)(DPI0_BASE+0xE4))
#define DPI_INTERNAL_CG_CON	((UINT32P)(DPI0_BASE+0xE8))
#define DPI_PATTERN	((UINT32P)(DPI0_BASE+0xF00))

// APB Module disp_mutex
#define DISP_MUTEX_BASE (0x14025000)
#define SINGLE_MUTEX_EN	((UINT32P)(DISP_MUTEX_BASE+0x00))
#define SINGLE_MUTEX_GET	((UINT32P)(DISP_MUTEX_BASE+0x04))
#define SINGLE_MUTEX_RST	((UINT32P)(DISP_MUTEX_BASE+0x08))
#define SINGLE_MUTEX_CTL	((UINT32P)(DISP_MUTEX_BASE+0x0C))
#define SINGLE_MUTEX_MOD0	((UINT32P)(DISP_MUTEX_BASE+0x10))
#define SINGLE_MUTEX_MOD1	((UINT32P)(DISP_MUTEX_BASE+0x14))
#define DISP_MUTEX_INTEN	((UINT32P)(DISP_MUTEX_BASE+0x0))
#define DISP_MUTEX_INTSTA	((UINT32P)(DISP_MUTEX_BASE+0x4))
#define DISP_MUTEX_CFG	((UINT32P)(DISP_MUTEX_BASE+0x8))
#define DISP_REG_UPD_TIMEOUT	((UINT32P)(DISP_MUTEX_BASE+0xC))
#define DISP_REG_COMMIT0	((UINT32P)(DISP_MUTEX_BASE+0x10))
#define DISP_REG_COMMIT1	((UINT32P)(DISP_MUTEX_BASE+0x14))
#define DISP_MUTEX_INTEN_1	((UINT32P)(DISP_MUTEX_BASE+0x18))
#define DISP_MUTEX_INTSTA_1	((UINT32P)(DISP_MUTEX_BASE+0x1C))
#define DISP_MUTEX0_EN	((UINT32P)(DISP_MUTEX_BASE+0x20))
#define DISP_MUTEX0_GET	((UINT32P)(DISP_MUTEX_BASE+0x24))
#define DISP_MUTEX0_RST	((UINT32P)(DISP_MUTEX_BASE+0x28))
#define DISP_MUTEX0_CTL	((UINT32P)(DISP_MUTEX_BASE+0x2C))
#define DISP_MUTEX0_MOD0	((UINT32P)(DISP_MUTEX_BASE+0x30))
#define DISP_MUTEX0_MOD1	((UINT32P)(DISP_MUTEX_BASE+0x34))
#define DISP_MUTEX_DUMMY0	((UINT32P)(DISP_MUTEX_BASE+0x300))
#define DISP_MUTEX_DUMMY1	((UINT32P)(DISP_MUTEX_BASE+0x304))
#define DISP_MUTEX_DEBUG_OUT_SEL	((UINT32P)(DISP_MUTEX_BASE+0x30C))

// APB Module smi_larb
#define SMI_LARB0_BASE (0x14026000)
#define SMI_LARB0_STAT	((UINT32P)(SMI_LARB0_BASE+0x000))
#define SMI_LARB0_IRQ_EN	((UINT32P)(SMI_LARB0_BASE+0x004))
#define SMI_LARB0_IRQ_STATUS	((UINT32P)(SMI_LARB0_BASE+0x008))
#define SMI_LARB0_SLP_CON	((UINT32P)(SMI_LARB0_BASE+0x00c))
#define SMI_LARB0_CON	((UINT32P)(SMI_LARB0_BASE+0x010))
#define SMI_LARB0_CON_SET	((UINT32P)(SMI_LARB0_BASE+0x014))
#define SMI_LARB0_CON_CLR	((UINT32P)(SMI_LARB0_BASE+0x018))
#define SMI_LARB0_VC_PRI_MODE	((UINT32P)(SMI_LARB0_BASE+0x020))
#define SMI_LARB0_CMD_THRT_CON	((UINT32P)(SMI_LARB0_BASE+0x024))
#define SMI_LARB0_STARV_CON	((UINT32P)(SMI_LARB0_BASE+0x028))
#define SMI_LARB0_EMI_CON	((UINT32P)(SMI_LARB0_BASE+0x02c))
#define SMI_LARB0_SHARE_EN	((UINT32P)(SMI_LARB0_BASE+0x030))
#define SMI_LARB0_SW_FLAG	((UINT32P)(SMI_LARB0_BASE+0x040))
#define SMI_LARB0_OSTDL_EN	((UINT32P)(SMI_LARB0_BASE+0x060))
#define SMI_LARB0_OSTDL_SOFT_EN	((UINT32P)(SMI_LARB0_BASE+0x064))
#define SMI_LARB0_ULTRA_DIS	((UINT32P)(SMI_LARB0_BASE+0x070))
#define SMI_LARB0_PREULTRA_DIS	((UINT32P)(SMI_LARB0_BASE+0x074))
#define SMI_LARB0_FORCE_ULTRA	((UINT32P)(SMI_LARB0_BASE+0x078))
#define SMI_LARB0_FORCE_PREULTRA	((UINT32P)(SMI_LARB0_BASE+0x07c))
#define SMI_LARB0_SPM_ULTRA_MASK	((UINT32P)(SMI_LARB0_BASE+0x080))
#define SMI_LARB0_SPM_STA	((UINT32P)(SMI_LARB0_BASE+0x084))
#define SMI_LARB0_INT_MUX_SEL	((UINT32P)(SMI_LARB0_BASE+0x090))
#define SMI_LARB0_CMD_DET_CON	((UINT32P)(SMI_LARB0_BASE+0x094))
#define SMI_LARB0_SPEC_CMD_DET	((UINT32P)(SMI_LARB0_BASE+0x098))
#define SMI_LARB0_CRS4K_CMD_DET	((UINT32P)(SMI_LARB0_BASE+0x09c))
#define SMI_LARB0_EXT_GREQ_VIO	((UINT32P)(SMI_LARB0_BASE+0x0a0))
#define SMI_LARB0_INT_GREQ_VIO	((UINT32P)(SMI_LARB0_BASE+0x0a4))
#define SMI_LARB0_OSTD_UDF_VIO	((UINT32P)(SMI_LARB0_BASE+0x0a8))
#define SMI_LARB0_OSTD_CRS_VIO	((UINT32P)(SMI_LARB0_BASE+0x0ac))
#define SMI_LARB0_FIFO_STAT	((UINT32P)(SMI_LARB0_BASE+0x0b0))
#define SMI_LARB0_BUS_STAT	((UINT32P)(SMI_LARB0_BASE+0x0b4))
#define SMI_LARB0_CMD_THRT_STAT	((UINT32P)(SMI_LARB0_BASE+0x0b8))
#define SMI_LARB0_MON_REQ	((UINT32P)(SMI_LARB0_BASE+0x0bc))
#define SMI_LARB0_REQ_MASK	((UINT32P)(SMI_LARB0_BASE+0x0c0))
#define SMI_LARB0_REQ_DET	((UINT32P)(SMI_LARB0_BASE+0x0c4))
#define SMI_LARB0_EXT_ONGOING	((UINT32P)(SMI_LARB0_BASE+0x0c8))
#define SMI_LARB0_INT_ONGOING	((UINT32P)(SMI_LARB0_BASE+0x0cc))
#define SMI_LARB0_MISC_MON0	((UINT32P)(SMI_LARB0_BASE+0x0d0))
#define SMI_LARB0_ARB_MON0	((UINT32P)(SMI_LARB0_BASE+0x0d8))
#define SMI_LARB0_ARB_MON1	((UINT32P)(SMI_LARB0_BASE+0x0dc))
#define SMI_LARB0_DBG_CON	((UINT32P)(SMI_LARB0_BASE+0x0f0))
#define SMI_LARB0_TST_MODE	((UINT32P)(SMI_LARB0_BASE+0x0f4))
#define SMI_LARB0_WRR_PORT	((UINT32P)(SMI_LARB0_BASE+0x100))
#define SMI_LARB0_OSTDL_PORT	((UINT32P)(SMI_LARB0_BASE+0x200))
#define SMI_LARB0_OSTD_MON_PORT	((UINT32P)(SMI_LARB0_BASE+0x280))
#define SMI_LARB0_PINFO	((UINT32P)(SMI_LARB0_BASE+0x300))
#define SMI_LARB0_NON_SEC_CON	((UINT32P)(SMI_LARB0_BASE+0x380))
#define SMI_LARB0_MON_EN	((UINT32P)(SMI_LARB0_BASE+0x400))
#define SMI_LARB0_MON_CLR	((UINT32P)(SMI_LARB0_BASE+0x404))
#define SMI_LARB0_MON_PORT	((UINT32P)(SMI_LARB0_BASE+0x408))
#define SMI_LARB0_MON_CON	((UINT32P)(SMI_LARB0_BASE+0x40c))
#define SMI_LARB0_MON_ACT_CNT	((UINT32P)(SMI_LARB0_BASE+0x410))
#define SMI_LARB0_MON_REQ_CNT	((UINT32P)(SMI_LARB0_BASE+0x414))
#define SMI_LARB0_MON_BEAT_CNT	((UINT32P)(SMI_LARB0_BASE+0x418))
#define SMI_LARB0_MON_BYTE_CNT	((UINT32P)(SMI_LARB0_BASE+0x41c))
#define SMI_LARB0_MON_CP_CNT	((UINT32P)(SMI_LARB0_BASE+0x420))
#define SMI_LARB0_MON_DP_CNT	((UINT32P)(SMI_LARB0_BASE+0x424))
#define SMI_LARB0_MON_OSTD_CNT	((UINT32P)(SMI_LARB0_BASE+0x428))
#define SMI_LARB0_MON_CP_MAX	((UINT32P)(SMI_LARB0_BASE+0x430))
#define SMI_LARB0_MON_OSTD_MAX	((UINT32P)(SMI_LARB0_BASE+0x434))
#define SMI_LARB0_SEC_CON	((UINT32P)(SMI_LARB0_BASE+0xf80))

// APB Module smi_larb
#define SMI_LARB1_BASE (0x14027000)
#define SMI_LARB1_STAT	((UINT32P)(SMI_LARB1_BASE+0x000))
#define SMI_LARB1_IRQ_EN	((UINT32P)(SMI_LARB1_BASE+0x004))
#define SMI_LARB1_IRQ_STATUS	((UINT32P)(SMI_LARB1_BASE+0x008))
#define SMI_LARB1_SLP_CON	((UINT32P)(SMI_LARB1_BASE+0x00c))
#define SMI_LARB1_CON	((UINT32P)(SMI_LARB1_BASE+0x010))
#define SMI_LARB1_CON_SET	((UINT32P)(SMI_LARB1_BASE+0x014))
#define SMI_LARB1_CON_CLR	((UINT32P)(SMI_LARB1_BASE+0x018))
#define SMI_LARB1_VC_PRI_MODE	((UINT32P)(SMI_LARB1_BASE+0x020))
#define SMI_LARB1_CMD_THRT_CON	((UINT32P)(SMI_LARB1_BASE+0x024))
#define SMI_LARB1_STARV_CON	((UINT32P)(SMI_LARB1_BASE+0x028))
#define SMI_LARB1_EMI_CON	((UINT32P)(SMI_LARB1_BASE+0x02c))
#define SMI_LARB1_SHARE_EN	((UINT32P)(SMI_LARB1_BASE+0x030))
#define SMI_LARB1_SW_FLAG	((UINT32P)(SMI_LARB1_BASE+0x040))
#define SMI_LARB1_OSTDL_EN	((UINT32P)(SMI_LARB1_BASE+0x060))
#define SMI_LARB1_OSTDL_SOFT_EN	((UINT32P)(SMI_LARB1_BASE+0x064))
#define SMI_LARB1_ULTRA_DIS	((UINT32P)(SMI_LARB1_BASE+0x070))
#define SMI_LARB1_PREULTRA_DIS	((UINT32P)(SMI_LARB1_BASE+0x074))
#define SMI_LARB1_FORCE_ULTRA	((UINT32P)(SMI_LARB1_BASE+0x078))
#define SMI_LARB1_FORCE_PREULTRA	((UINT32P)(SMI_LARB1_BASE+0x07c))
#define SMI_LARB1_SPM_ULTRA_MASK	((UINT32P)(SMI_LARB1_BASE+0x080))
#define SMI_LARB1_SPM_STA	((UINT32P)(SMI_LARB1_BASE+0x084))
#define SMI_LARB1_INT_MUX_SEL	((UINT32P)(SMI_LARB1_BASE+0x090))
#define SMI_LARB1_CMD_DET_CON	((UINT32P)(SMI_LARB1_BASE+0x094))
#define SMI_LARB1_SPEC_CMD_DET	((UINT32P)(SMI_LARB1_BASE+0x098))
#define SMI_LARB1_CRS4K_CMD_DET	((UINT32P)(SMI_LARB1_BASE+0x09c))
#define SMI_LARB1_EXT_GREQ_VIO	((UINT32P)(SMI_LARB1_BASE+0x0a0))
#define SMI_LARB1_INT_GREQ_VIO	((UINT32P)(SMI_LARB1_BASE+0x0a4))
#define SMI_LARB1_OSTD_UDF_VIO	((UINT32P)(SMI_LARB1_BASE+0x0a8))
#define SMI_LARB1_OSTD_CRS_VIO	((UINT32P)(SMI_LARB1_BASE+0x0ac))
#define SMI_LARB1_FIFO_STAT	((UINT32P)(SMI_LARB1_BASE+0x0b0))
#define SMI_LARB1_BUS_STAT	((UINT32P)(SMI_LARB1_BASE+0x0b4))
#define SMI_LARB1_CMD_THRT_STAT	((UINT32P)(SMI_LARB1_BASE+0x0b8))
#define SMI_LARB1_MON_REQ	((UINT32P)(SMI_LARB1_BASE+0x0bc))
#define SMI_LARB1_REQ_MASK	((UINT32P)(SMI_LARB1_BASE+0x0c0))
#define SMI_LARB1_REQ_DET	((UINT32P)(SMI_LARB1_BASE+0x0c4))
#define SMI_LARB1_EXT_ONGOING	((UINT32P)(SMI_LARB1_BASE+0x0c8))
#define SMI_LARB1_INT_ONGOING	((UINT32P)(SMI_LARB1_BASE+0x0cc))
#define SMI_LARB1_MISC_MON0	((UINT32P)(SMI_LARB1_BASE+0x0d0))
#define SMI_LARB1_ARB_MON0	((UINT32P)(SMI_LARB1_BASE+0x0d8))
#define SMI_LARB1_ARB_MON1	((UINT32P)(SMI_LARB1_BASE+0x0dc))
#define SMI_LARB1_DBG_CON	((UINT32P)(SMI_LARB1_BASE+0x0f0))
#define SMI_LARB1_TST_MODE	((UINT32P)(SMI_LARB1_BASE+0x0f4))
#define SMI_LARB1_WRR_PORT	((UINT32P)(SMI_LARB1_BASE+0x100))
#define SMI_LARB1_OSTDL_PORT	((UINT32P)(SMI_LARB1_BASE+0x200))
#define SMI_LARB1_OSTD_MON_PORT	((UINT32P)(SMI_LARB1_BASE+0x280))
#define SMI_LARB1_PINFO	((UINT32P)(SMI_LARB1_BASE+0x300))
#define SMI_LARB1_NON_SEC_CON	((UINT32P)(SMI_LARB1_BASE+0x380))
#define SMI_LARB1_MON_EN	((UINT32P)(SMI_LARB1_BASE+0x400))
#define SMI_LARB1_MON_CLR	((UINT32P)(SMI_LARB1_BASE+0x404))
#define SMI_LARB1_MON_PORT	((UINT32P)(SMI_LARB1_BASE+0x408))
#define SMI_LARB1_MON_CON	((UINT32P)(SMI_LARB1_BASE+0x40c))
#define SMI_LARB1_MON_ACT_CNT	((UINT32P)(SMI_LARB1_BASE+0x410))
#define SMI_LARB1_MON_REQ_CNT	((UINT32P)(SMI_LARB1_BASE+0x414))
#define SMI_LARB1_MON_BEAT_CNT	((UINT32P)(SMI_LARB1_BASE+0x418))
#define SMI_LARB1_MON_BYTE_CNT	((UINT32P)(SMI_LARB1_BASE+0x41c))
#define SMI_LARB1_MON_CP_CNT	((UINT32P)(SMI_LARB1_BASE+0x420))
#define SMI_LARB1_MON_DP_CNT	((UINT32P)(SMI_LARB1_BASE+0x424))
#define SMI_LARB1_MON_OSTD_CNT	((UINT32P)(SMI_LARB1_BASE+0x428))
#define SMI_LARB1_MON_CP_MAX	((UINT32P)(SMI_LARB1_BASE+0x430))
#define SMI_LARB1_MON_OSTD_MAX	((UINT32P)(SMI_LARB1_BASE+0x434))
#define SMI_LARB1_SEC_CON	((UINT32P)(SMI_LARB1_BASE+0xf80))

// APB Module smi0
#define SMI_COMMON_BASE (0x14028000)
#define SMI0_CAPABILITY	((UINT32P)(SMI_COMMON_BASE+0x000))
#define SMI0_CON	((UINT32P)(SMI_COMMON_BASE+0x010))
#define SMI0_CON_SET	((UINT32P)(SMI_COMMON_BASE+0x014))
#define SMI0_CON_CLR	((UINT32P)(SMI_COMMON_BASE+0x018))
#define SMI0_ABIST_CON	((UINT32P)(SMI_COMMON_BASE+0x020))
#define SMI0_BWF_CTRL	((UINT32P)(SMI_COMMON_BASE+0x100))
#define SMI0_BWF_M0	((UINT32P)(SMI_COMMON_BASE+0x104))
#define SMI0_BWF_M1	((UINT32P)(SMI_COMMON_BASE+0x108))
#define SMI0_BWF_M2	((UINT32P)(SMI_COMMON_BASE+0x10c))
#define SMI0_BWF_M3	((UINT32P)(SMI_COMMON_BASE+0x110))
#define SMI0_BWF_M4	((UINT32P)(SMI_COMMON_BASE+0x114))
#define SMI0_BWF_M5	((UINT32P)(SMI_COMMON_BASE+0x118))
#define SMI0_BWF_M6	((UINT32P)(SMI_COMMON_BASE+0x11C))
#define SMI0_BWF_M7	((UINT32P)(SMI_COMMON_BASE+0x120))
#define SMI0_IRQ_STATUS	((UINT32P)(SMI_COMMON_BASE+0x170))
#define SMI0_INT_ASSERT_ID	((UINT32P)(SMI_COMMON_BASE+0x174))
#define SMI0_MON_ENA	((UINT32P)(SMI_COMMON_BASE+0x1a0))
#define SMI0_MON_CLR	((UINT32P)(SMI_COMMON_BASE+0x1a4))
#define SMI0_MON_TYPE	((UINT32P)(SMI_COMMON_BASE+0x1ac))
#define SMI0_MON_CON	((UINT32P)(SMI_COMMON_BASE+0x1b0))
#define SMI0_MON_ACT_CNT	((UINT32P)(SMI_COMMON_BASE+0x1c0))
#define SMI0_MON_REQ_CNT	((UINT32P)(SMI_COMMON_BASE+0x1c4))
#define SMI0_MON_IDL_CNT	((UINT32P)(SMI_COMMON_BASE+0x1c8))
#define SMI0_MON_BEA_CNT	((UINT32P)(SMI_COMMON_BASE+0x1cc))
#define SMI0_MON_BYT_CNT	((UINT32P)(SMI_COMMON_BASE+0x1d0))
#define SMI0_MON_CP_CNT	((UINT32P)(SMI_COMMON_BASE+0x1d4))
#define SMI0_MON_DP_CNT	((UINT32P)(SMI_COMMON_BASE+0x1d8))
#define SMI0_MON_CDP_MAX	((UINT32P)(SMI_COMMON_BASE+0x1dc))
#define SMI0_MON_COS_MAX	((UINT32P)(SMI_COMMON_BASE+0x1e0))
#define SMI0_MON_BUS_REQ0	((UINT32P)(SMI_COMMON_BASE+0x1f0))
#define SMI0_MON_BUS_REQ1	((UINT32P)(SMI_COMMON_BASE+0x1f4))
#define SMI0_MON_BUS_REQ2	((UINT32P)(SMI_COMMON_BASE+0x1f8))
#define SMI0_MON_BUS_REQ3	((UINT32P)(SMI_COMMON_BASE+0x1fc))
#define SMI0_BUS_SEL	((UINT32P)(SMI_COMMON_BASE+0x220))
#define SMI0_CUR_BUS	((UINT32P)(SMI_COMMON_BASE+0x224))
#define SMI0_WRR_REG0	((UINT32P)(SMI_COMMON_BASE+0x228))
#define SMI0_WRR_REG1	((UINT32P)(SMI_COMMON_BASE+0x22c))
#define SMI0_READ_FIFO_TH	((UINT32P)(SMI_COMMON_BASE+0x230))
#define SMI0_M4U_TH	((UINT32P)(SMI_COMMON_BASE+0x234))
#define SMI0_FIFO_TH2	((UINT32P)(SMI_COMMON_BASE+0x23C))
#define SMI0_PREULTRA_MASK0	((UINT32P)(SMI_COMMON_BASE+0x240))
#define SMI0_PREULTRA_MASK1	((UINT32P)(SMI_COMMON_BASE+0x244))
#define SMI0_DCM	((UINT32P)(SMI_COMMON_BASE+0x300))
#define SMI0_ELA_REG	((UINT32P)(SMI_COMMON_BASE+0x304))
#define SMI0_M0_RDULTRA_WRR_REG0	((UINT32P)(SMI_COMMON_BASE+0x308))
#define SMI0_M0_RDULTRA_WRR_REG1	((UINT32P)(SMI_COMMON_BASE+0x30c))
#define SMI0_M0_WRULTRA_WRR_REG0	((UINT32P)(SMI_COMMON_BASE+0x310))
#define SMI0_M0_WRULTRA_WRR_REG1	((UINT32P)(SMI_COMMON_BASE+0x314))
#define SMI0_M1_RDULTRA_WRR_REG0	((UINT32P)(SMI_COMMON_BASE+0x318))
#define SMI0_M1_RDULTRA_WRR_REG1	((UINT32P)(SMI_COMMON_BASE+0x31c))
#define SMI0_M1_WRULTRA_WRR_REG0	((UINT32P)(SMI_COMMON_BASE+0x320))
#define SMI0_M1_WRULTRA_WRR_REG1	((UINT32P)(SMI_COMMON_BASE+0x324))
#define SMI0_CLAMP_SET	((UINT32P)(SMI_COMMON_BASE+0x3C4))
#define SMI0_CLAMP_CLR	((UINT32P)(SMI_COMMON_BASE+0x3C8))
#define SMI0_COMMON_HIST_REC_0	((UINT32P)(SMI_COMMON_BASE+0x500))
#define SMI0_COMMON_HIST_REC_1	((UINT32P)(SMI_COMMON_BASE+0x504))
#define SMI0_COMMON_HIST_REC_2	((UINT32P)(SMI_COMMON_BASE+0x508))
#define SMI0_COMMON_HIST_REC_3	((UINT32P)(SMI_COMMON_BASE+0x50C))
#define SMI0_COMMON_HIST_REC_4	((UINT32P)(SMI_COMMON_BASE+0x510))
#define SMI0_COMMON_HIST_REC_5	((UINT32P)(SMI_COMMON_BASE+0x514))
#define SMI0_COMMON_HIST_REC_6	((UINT32P)(SMI_COMMON_BASE+0x518))
#define SMI0_COMMON_HIST_REC_7	((UINT32P)(SMI_COMMON_BASE+0x51c))
#define SMI0_COMMON_HIST_REC_8	((UINT32P)(SMI_COMMON_BASE+0x520))
#define SMI0_COMMON_HIST_REC_9	((UINT32P)(SMI_COMMON_BASE+0x524))
#define SMI0_COMMON_HIST_REC_10	((UINT32P)(SMI_COMMON_BASE+0x528))
#define SMI0_D_VIO_CON0	((UINT32P)(SMI_COMMON_BASE+0x550))
#define SMI0_D_VIO_CON1	((UINT32P)(SMI_COMMON_BASE+0x554))
#define SMI0_D_VIO_CON2	((UINT32P)(SMI_COMMON_BASE+0x558))
#define SMI0_D_VIO_CON3	((UINT32P)(SMI_COMMON_BASE+0x55C))
#define SMI0_D_VIO_STA0	((UINT32P)(SMI_COMMON_BASE+0x560))
#define SMI0_D_VIO_STA1	((UINT32P)(SMI_COMMON_BASE+0x564))
#define SMI0_D_VIO_STA2	((UINT32P)(SMI_COMMON_BASE+0x568))
#define SMI0_D_VIO_STA3	((UINT32P)(SMI_COMMON_BASE+0x56C))
#define SMI0_VIO_DBG0	((UINT32P)(SMI_COMMON_BASE+0x570))
#define SMI0_VIO_DBG1	((UINT32P)(SMI_COMMON_BASE+0x574))
#define SMI0_SECUR_CON0	((UINT32P)(SMI_COMMON_BASE+0x5C0))
#define SMI0_SECUR_CON1	((UINT32P)(SMI_COMMON_BASE+0x5C4))
#define SMI0_SECUR_CON2	((UINT32P)(SMI_COMMON_BASE+0x5C8))
#define SMI0_SECUR_CON3	((UINT32P)(SMI_COMMON_BASE+0x5CC))
#define SMI0_SECUR_CON4	((UINT32P)(SMI_COMMON_BASE+0x5D0))
#define SMI0_SECUR_CON5	((UINT32P)(SMI_COMMON_BASE+0x5D4))
#define SMI0_SECUR_CON6	((UINT32P)(SMI_COMMON_BASE+0x5D8))
#define SMI0_SECUR_CON7	((UINT32P)(SMI_COMMON_BASE+0x5DC))
#define SMI0_SECUR_CON8	((UINT32P)(SMI_COMMON_BASE+0x5E0))
#define SMI0_SECUR_CON9	((UINT32P)(SMI_COMMON_BASE+0x5E4))
#define SMI0_SECUR_CON_G3D	((UINT32P)(SMI_COMMON_BASE+0x5E8))

// APB Module mmsys_vad
#define MMSYS_VAD_BASE (0x14029000)

// APB Module mmsys0_dfp_apb
#define MMSYS_DFP_BASE (0x1402a000)
#define MMSYS0_DFP_50_ID	((UINT32P)(MMSYS_DFP_BASE+0x0))
#define MMSYS0_DFP_50_CTRL	((UINT32P)(MMSYS_DFP_BASE+0x4))
#define MMSYS0_DFP_50_SOFEOF_CTRL	((UINT32P)(MMSYS_DFP_BASE+0x8))
#define MMSYS0_DFP_50_IRQ_STATE	((UINT32P)(MMSYS_DFP_BASE+0xc))
#define MMSYS0_DFP_50_EVENT_ACCUM_CTRL	((UINT32P)(MMSYS_DFP_BASE+0x10))
#define MMSYS0_DFP_50_EVENT_ACCUM_SWAP	((UINT32P)(MMSYS_DFP_BASE+0x14))
#define MMSYS0_DFP_50_MUX	((UINT32P)(MMSYS_DFP_BASE+0x18))
#define MMSYS0_DFP_50_SLIDE_WINDOW	((UINT32P)(MMSYS_DFP_BASE+0x1c))
#define MMSYS0_DFP_50_OC_CNT_REG	((UINT32P)(MMSYS_DFP_BASE+0x20))
#define MMSYS0_DFP_50_DFTOC_TH_0	((UINT32P)(MMSYS_DFP_BASE+0x24))
#define MMSYS0_DFP_50_DFTOC_TH_1	((UINT32P)(MMSYS_DFP_BASE+0x28))
#define MMSYS0_DFP_50_DFTOC_TH_2	((UINT32P)(MMSYS_DFP_BASE+0x2c))
#define MMSYS0_DFP_50_DFTOC_TH_3	((UINT32P)(MMSYS_DFP_BASE+0x30))
#define MMSYS0_DFP_50_DFTOC_TH_4	((UINT32P)(MMSYS_DFP_BASE+0x34))
#define MMSYS0_DFP_50_DFTOC_TH_5	((UINT32P)(MMSYS_DFP_BASE+0x38))
#define MMSYS0_DFP_50_DFTOC_TH_6	((UINT32P)(MMSYS_DFP_BASE+0x3c))
#define MMSYS0_DFP_50_DFTOC_TH_7	((UINT32P)(MMSYS_DFP_BASE+0x40))
#define MMSYS0_DFP_50_DFSOC_TH	((UINT32P)(MMSYS_DFP_BASE+0x44))
#define MMSYS0_DFP_50_PMIC_BOOST_TH	((UINT32P)(MMSYS_DFP_BASE+0x48))
#define MMSYS0_DFP_50_PMIC_BOOST_PARA	((UINT32P)(MMSYS_DFP_BASE+0x4c))
#define MMSYS0_DFP_50_PM_VALUE	((UINT32P)(MMSYS_DFP_BASE+0x50))
#define MMSYS0_DFP_50_LP_CONST_VALUE	((UINT32P)(MMSYS_DFP_BASE+0x54))
#define MMSYS0_DFP_50_LEAKAGE	((UINT32P)(MMSYS_DFP_BASE+0x58))
#define MMSYS0_DFP_50_SCALING_FACTOR	((UINT32P)(MMSYS_DFP_BASE+0x5c))
#define MMSYS0_DFP_50_VOLT_FACTOR	((UINT32P)(MMSYS_DFP_BASE+0x60))
#define MMSYS0_DFP_50_PIECE_PWR	((UINT32P)(MMSYS_DFP_BASE+0x64))
#define MMSYS0_DFP_50_SLIDE_PWR	((UINT32P)(MMSYS_DFP_BASE+0x68))
#define MMSYS0_DFP_50_OC_SIGNAL	((UINT32P)(MMSYS_DFP_BASE+0x6c))
#define MMSYS0_DFP_50_PM_PERIOD	((UINT32P)(MMSYS_DFP_BASE+0x70))
#define MMSYS0_DFP_50_LINEAR_A0	((UINT32P)(MMSYS_DFP_BASE+0x74))
#define MMSYS0_DFP_50_COUNTER_EN_0	((UINT32P)(MMSYS_DFP_BASE+0x78))
#define MMSYS0_DFP_50_COUNTER_EN_1	((UINT32P)(MMSYS_DFP_BASE+0x7c))
#define MMSYS0_DFP_50_WEIGHT_0	((UINT32P)(MMSYS_DFP_BASE+0x80))
#define MMSYS0_DFP_50_WEIGHT_1	((UINT32P)(MMSYS_DFP_BASE+0x84))
#define MMSYS0_DFP_50_WEIGHT_2	((UINT32P)(MMSYS_DFP_BASE+0x88))
#define MMSYS0_DFP_50_WEIGHT_3	((UINT32P)(MMSYS_DFP_BASE+0x8c))
#define MMSYS0_DFP_50_WEIGHT_4	((UINT32P)(MMSYS_DFP_BASE+0x90))
#define MMSYS0_DFP_50_WEIGHT_5	((UINT32P)(MMSYS_DFP_BASE+0x94))
#define MMSYS0_DFP_50_WEIGHT_6	((UINT32P)(MMSYS_DFP_BASE+0x98))
#define MMSYS0_DFP_50_WEIGHT_7	((UINT32P)(MMSYS_DFP_BASE+0x9c))
#define MMSYS0_DFP_50_WEIGHT_8	((UINT32P)(MMSYS_DFP_BASE+0xa0))
#define MMSYS0_DFP_50_WEIGHT_9	((UINT32P)(MMSYS_DFP_BASE+0xa4))
#define MMSYS0_DFP_50_WEIGHT_10	((UINT32P)(MMSYS_DFP_BASE+0xa8))
#define MMSYS0_DFP_50_WEIGHT_11	((UINT32P)(MMSYS_DFP_BASE+0xac))
#define MMSYS0_DFP_50_WEIGHT_12	((UINT32P)(MMSYS_DFP_BASE+0xb0))
#define MMSYS0_DFP_50_WEIGHT_13	((UINT32P)(MMSYS_DFP_BASE+0xb4))
#define MMSYS0_DFP_50_WEIGHT_14	((UINT32P)(MMSYS_DFP_BASE+0xb8))
#define MMSYS0_DFP_50_WEIGHT_15	((UINT32P)(MMSYS_DFP_BASE+0xbc))
#define MMSYS0_DFP_50_WEIGHT_16	((UINT32P)(MMSYS_DFP_BASE+0xc0))
#define MMSYS0_DFP_50_WEIGHT_17	((UINT32P)(MMSYS_DFP_BASE+0xc4))
#define MMSYS0_DFP_50_WEIGHT_18	((UINT32P)(MMSYS_DFP_BASE+0xc8))
#define MMSYS0_DFP_50_WEIGHT_19	((UINT32P)(MMSYS_DFP_BASE+0xcc))
#define MMSYS0_DFP_50_WEIGHT_20	((UINT32P)(MMSYS_DFP_BASE+0xd0))
#define MMSYS0_DFP_50_WEIGHT_21	((UINT32P)(MMSYS_DFP_BASE+0xd4))
#define MMSYS0_DFP_50_WEIGHT_22	((UINT32P)(MMSYS_DFP_BASE+0xd8))
#define MMSYS0_DFP_50_WEIGHT_23	((UINT32P)(MMSYS_DFP_BASE+0xdc))
#define MMSYS0_DFP_50_WEIGHT_24	((UINT32P)(MMSYS_DFP_BASE+0xe0))
#define MMSYS0_DFP_50_WEIGHT_25	((UINT32P)(MMSYS_DFP_BASE+0xe4))
#define MMSYS0_DFP_50_WEIGHT_26	((UINT32P)(MMSYS_DFP_BASE+0xe8))
#define MMSYS0_DFP_50_WEIGHT_27	((UINT32P)(MMSYS_DFP_BASE+0xec))
#define MMSYS0_DFP_50_WEIGHT_28	((UINT32P)(MMSYS_DFP_BASE+0xf0))
#define MMSYS0_DFP_50_WEIGHT_29	((UINT32P)(MMSYS_DFP_BASE+0xf4))
#define MMSYS0_DFP_50_WEIGHT_30	((UINT32P)(MMSYS_DFP_BASE+0xf8))
#define MMSYS0_DFP_50_WEIGHT_31	((UINT32P)(MMSYS_DFP_BASE+0xfc))
#define MMSYS0_DFP_50_WEIGHT_32	((UINT32P)(MMSYS_DFP_BASE+0x100))
#define MMSYS0_DFP_50_WEIGHT_33	((UINT32P)(MMSYS_DFP_BASE+0x104))
#define MMSYS0_DFP_50_WEIGHT_34	((UINT32P)(MMSYS_DFP_BASE+0x108))
#define MMSYS0_DFP_50_WEIGHT_35	((UINT32P)(MMSYS_DFP_BASE+0x10c))
#define MMSYS0_DFP_50_WEIGHT_36	((UINT32P)(MMSYS_DFP_BASE+0x110))
#define MMSYS0_DFP_50_WEIGHT_37	((UINT32P)(MMSYS_DFP_BASE+0x114))
#define MMSYS0_DFP_50_WEIGHT_38	((UINT32P)(MMSYS_DFP_BASE+0x118))
#define MMSYS0_DFP_50_WEIGHT_39	((UINT32P)(MMSYS_DFP_BASE+0x11c))
#define MMSYS0_DFP_50_WEIGHT_40	((UINT32P)(MMSYS_DFP_BASE+0x120))
#define MMSYS0_DFP_50_WEIGHT_41	((UINT32P)(MMSYS_DFP_BASE+0x124))
#define MMSYS0_DFP_50_WEIGHT_42	((UINT32P)(MMSYS_DFP_BASE+0x128))
#define MMSYS0_DFP_50_WEIGHT_43	((UINT32P)(MMSYS_DFP_BASE+0x12c))
#define MMSYS0_DFP_50_WEIGHT_44	((UINT32P)(MMSYS_DFP_BASE+0x130))
#define MMSYS0_DFP_50_WEIGHT_45	((UINT32P)(MMSYS_DFP_BASE+0x134))
#define MMSYS0_DFP_50_WEIGHT_46	((UINT32P)(MMSYS_DFP_BASE+0x138))
#define MMSYS0_DFP_50_WEIGHT_47	((UINT32P)(MMSYS_DFP_BASE+0x13c))
#define MMSYS0_DFP_50_WEIGHT_48	((UINT32P)(MMSYS_DFP_BASE+0x140))
#define MMSYS0_DFP_50_WEIGHT_49	((UINT32P)(MMSYS_DFP_BASE+0x144))
#define MMSYS0_DFP_50_EVENT_SUM_0	((UINT32P)(MMSYS_DFP_BASE+0x148))
#define MMSYS0_DFP_50_EVENT_SUM_1	((UINT32P)(MMSYS_DFP_BASE+0x14c))
#define MMSYS0_DFP_50_EVENT_SUM_2	((UINT32P)(MMSYS_DFP_BASE+0x150))
#define MMSYS0_DFP_50_EVENT_SUM_3	((UINT32P)(MMSYS_DFP_BASE+0x154))
#define MMSYS0_DFP_50_EVENT_SUM_4	((UINT32P)(MMSYS_DFP_BASE+0x158))
#define MMSYS0_DFP_50_EVENT_SUM_5	((UINT32P)(MMSYS_DFP_BASE+0x15c))
#define MMSYS0_DFP_50_EVENT_SUM_6	((UINT32P)(MMSYS_DFP_BASE+0x160))
#define MMSYS0_DFP_50_EVENT_SUM_7	((UINT32P)(MMSYS_DFP_BASE+0x164))
#define MMSYS0_DFP_50_EVENT_SUM_8	((UINT32P)(MMSYS_DFP_BASE+0x168))
#define MMSYS0_DFP_50_EVENT_SUM_9	((UINT32P)(MMSYS_DFP_BASE+0x16c))
#define MMSYS0_DFP_50_EVENT_SUM_10	((UINT32P)(MMSYS_DFP_BASE+0x170))
#define MMSYS0_DFP_50_EVENT_SUM_11	((UINT32P)(MMSYS_DFP_BASE+0x174))
#define MMSYS0_DFP_50_EVENT_SUM_12	((UINT32P)(MMSYS_DFP_BASE+0x178))
#define MMSYS0_DFP_50_EVENT_SUM_13	((UINT32P)(MMSYS_DFP_BASE+0x17c))
#define MMSYS0_DFP_50_EVENT_SUM_14	((UINT32P)(MMSYS_DFP_BASE+0x180))
#define MMSYS0_DFP_50_EVENT_SUM_15	((UINT32P)(MMSYS_DFP_BASE+0x184))
#define MMSYS0_DFP_50_EVENT_SUM_16	((UINT32P)(MMSYS_DFP_BASE+0x188))
#define MMSYS0_DFP_50_EVENT_SUM_17	((UINT32P)(MMSYS_DFP_BASE+0x18c))
#define MMSYS0_DFP_50_EVENT_SUM_18	((UINT32P)(MMSYS_DFP_BASE+0x190))
#define MMSYS0_DFP_50_EVENT_SUM_19	((UINT32P)(MMSYS_DFP_BASE+0x194))
#define MMSYS0_DFP_50_EVENT_SUM_20	((UINT32P)(MMSYS_DFP_BASE+0x198))
#define MMSYS0_DFP_50_EVENT_SUM_21	((UINT32P)(MMSYS_DFP_BASE+0x19c))
#define MMSYS0_DFP_50_EVENT_SUM_22	((UINT32P)(MMSYS_DFP_BASE+0x1a0))
#define MMSYS0_DFP_50_EVENT_SUM_23	((UINT32P)(MMSYS_DFP_BASE+0x1a4))
#define MMSYS0_DFP_50_EVENT_SUM_24	((UINT32P)(MMSYS_DFP_BASE+0x1a8))
#define MMSYS0_DFP_50_EVENT_SUM_25	((UINT32P)(MMSYS_DFP_BASE+0x1ac))
#define MMSYS0_DFP_50_EVENT_SUM_26	((UINT32P)(MMSYS_DFP_BASE+0x1b0))
#define MMSYS0_DFP_50_EVENT_SUM_27	((UINT32P)(MMSYS_DFP_BASE+0x1b4))
#define MMSYS0_DFP_50_EVENT_SUM_28	((UINT32P)(MMSYS_DFP_BASE+0x1b8))
#define MMSYS0_DFP_50_EVENT_SUM_29	((UINT32P)(MMSYS_DFP_BASE+0x1bc))
#define MMSYS0_DFP_50_EVENT_SUM_30	((UINT32P)(MMSYS_DFP_BASE+0x1c0))
#define MMSYS0_DFP_50_EVENT_SUM_31	((UINT32P)(MMSYS_DFP_BASE+0x1c4))
#define MMSYS0_DFP_50_EVENT_SUM_32	((UINT32P)(MMSYS_DFP_BASE+0x1c8))
#define MMSYS0_DFP_50_EVENT_SUM_33	((UINT32P)(MMSYS_DFP_BASE+0x1cc))
#define MMSYS0_DFP_50_EVENT_SUM_34	((UINT32P)(MMSYS_DFP_BASE+0x1d0))
#define MMSYS0_DFP_50_EVENT_SUM_35	((UINT32P)(MMSYS_DFP_BASE+0x1d4))
#define MMSYS0_DFP_50_EVENT_SUM_36	((UINT32P)(MMSYS_DFP_BASE+0x1d8))
#define MMSYS0_DFP_50_EVENT_SUM_37	((UINT32P)(MMSYS_DFP_BASE+0x1dc))
#define MMSYS0_DFP_50_EVENT_SUM_38	((UINT32P)(MMSYS_DFP_BASE+0x1e0))
#define MMSYS0_DFP_50_EVENT_SUM_39	((UINT32P)(MMSYS_DFP_BASE+0x1e4))
#define MMSYS0_DFP_50_EVENT_SUM_40	((UINT32P)(MMSYS_DFP_BASE+0x1e8))
#define MMSYS0_DFP_50_EVENT_SUM_41	((UINT32P)(MMSYS_DFP_BASE+0x1ec))
#define MMSYS0_DFP_50_EVENT_SUM_42	((UINT32P)(MMSYS_DFP_BASE+0x1f0))
#define MMSYS0_DFP_50_EVENT_SUM_43	((UINT32P)(MMSYS_DFP_BASE+0x1f4))
#define MMSYS0_DFP_50_EVENT_SUM_44	((UINT32P)(MMSYS_DFP_BASE+0x1f8))
#define MMSYS0_DFP_50_EVENT_SUM_45	((UINT32P)(MMSYS_DFP_BASE+0x1fc))
#define MMSYS0_DFP_50_EVENT_SUM_46	((UINT32P)(MMSYS_DFP_BASE+0x200))
#define MMSYS0_DFP_50_EVENT_SUM_47	((UINT32P)(MMSYS_DFP_BASE+0x204))
#define MMSYS0_DFP_50_EVENT_SUM_48	((UINT32P)(MMSYS_DFP_BASE+0x208))
#define MMSYS0_DFP_50_EVENT_SUM_49	((UINT32P)(MMSYS_DFP_BASE+0x20c))
#define MMSYS0_bw_meter_general_0	((UINT32P)(MMSYS_DFP_BASE+0x210))
#define MMSYS0_bw_meter_general_1	((UINT32P)(MMSYS_DFP_BASE+0x214))
#define MMSYS0_bw_meter_0_0	((UINT32P)(MMSYS_DFP_BASE+0x218))
#define MMSYS0_bw_meter_0_1	((UINT32P)(MMSYS_DFP_BASE+0x21c))
#define MMSYS0_bw_meter_0_2	((UINT32P)(MMSYS_DFP_BASE+0x220))
#define MMSYS0_bw_meter_0_3	((UINT32P)(MMSYS_DFP_BASE+0x224))
#define MMSYS0_bw_meter_1_0	((UINT32P)(MMSYS_DFP_BASE+0x228))
#define MMSYS0_bw_meter_1_1	((UINT32P)(MMSYS_DFP_BASE+0x22c))
#define MMSYS0_bw_meter_1_2	((UINT32P)(MMSYS_DFP_BASE+0x230))
#define MMSYS0_bw_meter_1_3	((UINT32P)(MMSYS_DFP_BASE+0x234))
#define MMSYS0_bw_meter_2_0	((UINT32P)(MMSYS_DFP_BASE+0x238))
#define MMSYS0_bw_meter_2_1	((UINT32P)(MMSYS_DFP_BASE+0x23c))
#define MMSYS0_bw_meter_2_2	((UINT32P)(MMSYS_DFP_BASE+0x240))
#define MMSYS0_bw_meter_2_3	((UINT32P)(MMSYS_DFP_BASE+0x244))
#define MMSYS0_bw_meter_3_0	((UINT32P)(MMSYS_DFP_BASE+0x248))
#define MMSYS0_bw_meter_3_1	((UINT32P)(MMSYS_DFP_BASE+0x24c))
#define MMSYS0_bw_meter_3_2	((UINT32P)(MMSYS_DFP_BASE+0x250))
#define MMSYS0_bw_meter_3_3	((UINT32P)(MMSYS_DFP_BASE+0x254))
#define MMSYS0_bw_meter_4_0	((UINT32P)(MMSYS_DFP_BASE+0x258))
#define MMSYS0_bw_meter_4_1	((UINT32P)(MMSYS_DFP_BASE+0x25c))
#define MMSYS0_bw_meter_4_2	((UINT32P)(MMSYS_DFP_BASE+0x260))
#define MMSYS0_bw_meter_4_3	((UINT32P)(MMSYS_DFP_BASE+0x264))
#define MMSYS0_bw_meter_5_0	((UINT32P)(MMSYS_DFP_BASE+0x268))
#define MMSYS0_bw_meter_5_1	((UINT32P)(MMSYS_DFP_BASE+0x26c))
#define MMSYS0_bw_meter_5_2	((UINT32P)(MMSYS_DFP_BASE+0x270))
#define MMSYS0_bw_meter_5_3	((UINT32P)(MMSYS_DFP_BASE+0x274))
#define MMSYS0_bw_meter_6_0	((UINT32P)(MMSYS_DFP_BASE+0x278))
#define MMSYS0_bw_meter_6_1	((UINT32P)(MMSYS_DFP_BASE+0x27c))
#define MMSYS0_bw_meter_6_2	((UINT32P)(MMSYS_DFP_BASE+0x280))
#define MMSYS0_bw_meter_6_3	((UINT32P)(MMSYS_DFP_BASE+0x284))
#define MMSYS0_bw_meter_7_0	((UINT32P)(MMSYS_DFP_BASE+0x288))
#define MMSYS0_bw_meter_7_1	((UINT32P)(MMSYS_DFP_BASE+0x28c))
#define MMSYS0_bw_meter_7_2	((UINT32P)(MMSYS_DFP_BASE+0x290))
#define MMSYS0_bw_meter_7_3	((UINT32P)(MMSYS_DFP_BASE+0x294))
#define MMSYS0_bw_meter_8_3	((UINT32P)(MMSYS_DFP_BASE+0x298))
#define MMSYS0_bw_meter_9_3	((UINT32P)(MMSYS_DFP_BASE+0x29c))
#define MMSYS0_bw_meter_10_3	((UINT32P)(MMSYS_DFP_BASE+0x2a0))
#define MMSYS0_bw_meter_11_3	((UINT32P)(MMSYS_DFP_BASE+0x2a4))
#define MMSYS0_bw_meter_12_3	((UINT32P)(MMSYS_DFP_BASE+0x2a8))
#define MMSYS0_bw_meter_13_3	((UINT32P)(MMSYS_DFP_BASE+0x2ac))
#define MMSYS0_bw_meter_14_3	((UINT32P)(MMSYS_DFP_BASE+0x2b0))
#define MMSYS0_bw_meter_15_3	((UINT32P)(MMSYS_DFP_BASE+0x2b4))
#define MMSYS0_bw_meter_16_3	((UINT32P)(MMSYS_DFP_BASE+0x2b8))
#define MMSYS0_bw_meter_17_3	((UINT32P)(MMSYS_DFP_BASE+0x2bc))
#define MMSYS0_bw_meter_18_3	((UINT32P)(MMSYS_DFP_BASE+0x2c0))
#define MMSYS0_bw_meter_19_3	((UINT32P)(MMSYS_DFP_BASE+0x2c4))
#define MMSYS0_bw_meter_20_3	((UINT32P)(MMSYS_DFP_BASE+0x2c8))
#define MMSYS0_bw_meter_21_3	((UINT32P)(MMSYS_DFP_BASE+0x2cc))
#define MMSYS0_bw_meter_22_3	((UINT32P)(MMSYS_DFP_BASE+0x2d0))
#define MMSYS0_bw_meter_23_3	((UINT32P)(MMSYS_DFP_BASE+0x2d4))
#define MMSYS0_bw_meter_24_3	((UINT32P)(MMSYS_DFP_BASE+0x2d8))
#define MMSYS0_bw_meter_25_3	((UINT32P)(MMSYS_DFP_BASE+0x2dc))
#define MMSYS0_bw_meter_26_3	((UINT32P)(MMSYS_DFP_BASE+0x2e0))
#define MMSYS0_bw_meter_27_3	((UINT32P)(MMSYS_DFP_BASE+0x2e4))
#define MMSYS0_bw_meter_28_3	((UINT32P)(MMSYS_DFP_BASE+0x2e8))
#define MMSYS0_bw_meter_29_3	((UINT32P)(MMSYS_DFP_BASE+0x2ec))
#define MMSYS0_bw_meter_30_3	((UINT32P)(MMSYS_DFP_BASE+0x2f0))
#define MMSYS0_bw_meter_31_3	((UINT32P)(MMSYS_DFP_BASE+0x2f4))
#define MMSYS0_bw_meter_32_3	((UINT32P)(MMSYS_DFP_BASE+0x2f8))
#define MMSYS0_bw_meter_33_3	((UINT32P)(MMSYS_DFP_BASE+0x2fc))
#define MMSYS0_bw_meter_34_3	((UINT32P)(MMSYS_DFP_BASE+0x300))
#define MMSYS0_bw_meter_status_0_0	((UINT32P)(MMSYS_DFP_BASE+0x304))
#define MMSYS0_bw_meter_status_1_0	((UINT32P)(MMSYS_DFP_BASE+0x308))
#define MMSYS0_bw_meter_status_2_0	((UINT32P)(MMSYS_DFP_BASE+0x30c))
#define MMSYS0_bw_meter_status_3_0	((UINT32P)(MMSYS_DFP_BASE+0x310))
#define MMSYS0_bw_meter_status_4_0	((UINT32P)(MMSYS_DFP_BASE+0x314))
#define MMSYS0_bw_meter_status_5_0	((UINT32P)(MMSYS_DFP_BASE+0x318))
#define MMSYS0_bw_meter_status_6_0	((UINT32P)(MMSYS_DFP_BASE+0x31c))
#define MMSYS0_bw_meter_status_7_0	((UINT32P)(MMSYS_DFP_BASE+0x320))

// APB Module disp_rsz
#define DISP_RSZ0_BASE (0x1402b000)
#define DISP_RSZ0_RSZ_ENABLE	((UINT32P)(DISP_RSZ0_BASE+0x000))
#define DISP_RSZ0_RSZ_CONTROL_1	((UINT32P)(DISP_RSZ0_BASE+0x004))
#define DISP_RSZ0_RSZ_CONTROL_2	((UINT32P)(DISP_RSZ0_BASE+0x008))
#define DISP_RSZ0_RSZ_INT_FLAG	((UINT32P)(DISP_RSZ0_BASE+0x00C))
#define DISP_RSZ0_RSZ_INPUT_IMAGE	((UINT32P)(DISP_RSZ0_BASE+0x010))
#define DISP_RSZ0_RSZ_OUTPUT_IMAGE	((UINT32P)(DISP_RSZ0_BASE+0x014))
#define DISP_RSZ0_RSZ_HORIZONTAL_COEFF_STEP	((UINT32P)(DISP_RSZ0_BASE+0x018))
#define DISP_RSZ0_RSZ_VERTICAL_COEFF_STEP	((UINT32P)(DISP_RSZ0_BASE+0x01C))
#define DISP_RSZ0_RSZ_LUMA_HORIZONTAL_INTEGER_OFFSET	((UINT32P)(DISP_RSZ0_BASE+0x020))
#define DISP_RSZ0_RSZ_LUMA_HORIZONTAL_SUBPIXEL_OFFSET	((UINT32P)(DISP_RSZ0_BASE+0x024))
#define DISP_RSZ0_RSZ_LUMA_VERTICAL_INTEGER_OFFSET	((UINT32P)(DISP_RSZ0_BASE+0x028))
#define DISP_RSZ0_RSZ_LUMA_VERTICAL_SUBPIXEL_OFFSET	((UINT32P)(DISP_RSZ0_BASE+0x02C))
#define DISP_RSZ0_RSZ_CHROMA_HORIZONTAL_INTEGER_OFFSET	((UINT32P)(DISP_RSZ0_BASE+0x030))
#define DISP_RSZ0_RSZ_CHROMA_HORIZONTAL_SUBPIXEL_OFFSET	((UINT32P)(DISP_RSZ0_BASE+0x034))
#define DISP_RSZ0_RSZ_CHROMA_VERTICAL_INTEGER_OFFSET	((UINT32P)(DISP_RSZ0_BASE+0x038))
#define DISP_RSZ0_RSZ_CHROMA_VERTICAL_SUBPIXEL_OFFSET	((UINT32P)(DISP_RSZ0_BASE+0x03C))
#define DISP_RSZ0_RSZ_RSV	((UINT32P)(DISP_RSZ0_BASE+0x040))
#define DISP_RSZ0_RSZ_DEBUG_SEL	((UINT32P)(DISP_RSZ0_BASE+0x044))
#define DISP_RSZ0_RSZ_DEBUG	((UINT32P)(DISP_RSZ0_BASE+0x048))
#define DISP_RSZ0_RSZ_TAP_ADAPT	((UINT32P)(DISP_RSZ0_BASE+0x04C))
#define DISP_RSZ0_RSZ_IBSE_SOFTCLIP	((UINT32P)(DISP_RSZ0_BASE+0x050))
#define DISP_RSZ0_RSZ_IBSE_YLEVEL_1	((UINT32P)(DISP_RSZ0_BASE+0x054))
#define DISP_RSZ0_RSZ_IBSE_YLEVEL_2	((UINT32P)(DISP_RSZ0_BASE+0x058))
#define DISP_RSZ0_RSZ_IBSE_YLEVEL_3	((UINT32P)(DISP_RSZ0_BASE+0x05C))
#define DISP_RSZ0_RSZ_IBSE_YLEVEL_4	((UINT32P)(DISP_RSZ0_BASE+0x060))
#define DISP_RSZ0_RSZ_IBSE_YLEVEL_5	((UINT32P)(DISP_RSZ0_BASE+0x064))
#define DISP_RSZ0_RSZ_IBSE_GAINCONTROL_1	((UINT32P)(DISP_RSZ0_BASE+0x068))
#define DISP_RSZ0_RSZ_IBSE_GAINCONTROL_2	((UINT32P)(DISP_RSZ0_BASE+0x06C))
#define DISP_RSZ0_RSZ_DEMO_IN_HMASK	((UINT32P)(DISP_RSZ0_BASE+0x070))
#define DISP_RSZ0_RSZ_DEMO_IN_VMASK	((UINT32P)(DISP_RSZ0_BASE+0x074))
#define DISP_RSZ0_RSZ_DEMO_OUT_HMASK	((UINT32P)(DISP_RSZ0_BASE+0x078))
#define DISP_RSZ0_RSZ_DEMO_OUT_VMASK	((UINT32P)(DISP_RSZ0_BASE+0x07C))
#define DISP_RSZ0_RSZ_R2Y_CONTROL	((UINT32P)(DISP_RSZ0_BASE+0x080))
#define DISP_RSZ0_RSZ_SHADOW_CTRL	((UINT32P)(DISP_RSZ0_BASE+0x0F0))
#define DISP_RSZ0_RSZ_ATPG	((UINT32P)(DISP_RSZ0_BASE+0x0FC))
#define DISP_RSZ0_PAT1_GEN_SET	((UINT32P)(DISP_RSZ0_BASE+0x100))
#define DISP_RSZ0_PAT1_GEN_FRM_SIZE	((UINT32P)(DISP_RSZ0_BASE+0x104))
#define DISP_RSZ0_PAT1_GEN_COLOR0	((UINT32P)(DISP_RSZ0_BASE+0x108))
#define DISP_RSZ0_PAT1_GEN_COLOR1	((UINT32P)(DISP_RSZ0_BASE+0x10C))
#define DISP_RSZ0_PAT1_GEN_COLOR2	((UINT32P)(DISP_RSZ0_BASE+0x110))
#define DISP_RSZ0_PAT1_GEN_POS	((UINT32P)(DISP_RSZ0_BASE+0x114))
#define DISP_RSZ0_PAT1_GEN_CURSOR_RB0	((UINT32P)(DISP_RSZ0_BASE+0x118))
#define DISP_RSZ0_PAT1_GEN_CURSOR_RB1	((UINT32P)(DISP_RSZ0_BASE+0x11C))
#define DISP_RSZ0_PAT1_GEN_RAMP	((UINT32P)(DISP_RSZ0_BASE+0x120))
#define DISP_RSZ0_PAT1_GEN_TILE_POS	((UINT32P)(DISP_RSZ0_BASE+0x124))
#define DISP_RSZ0_PAT1_GEN_TILE_OV	((UINT32P)(DISP_RSZ0_BASE+0x128))
#define DISP_RSZ0_PAT2_GEN_SET	((UINT32P)(DISP_RSZ0_BASE+0x200))
#define DISP_RSZ0_PAT2_GEN_FRM_SIZE	((UINT32P)(DISP_RSZ0_BASE+0x204))
#define DISP_RSZ0_PAT2_GEN_COLOR0	((UINT32P)(DISP_RSZ0_BASE+0x208))
#define DISP_RSZ0_PAT2_GEN_COLOR1	((UINT32P)(DISP_RSZ0_BASE+0x20C))
#define DISP_RSZ0_PAT2_GEN_COLOR2	((UINT32P)(DISP_RSZ0_BASE+0x210))
#define DISP_RSZ0_PAT2_GEN_POS	((UINT32P)(DISP_RSZ0_BASE+0x214))
#define DISP_RSZ0_PAT2_GEN_CURSOR_RB0	((UINT32P)(DISP_RSZ0_BASE+0x218))
#define DISP_RSZ0_PAT2_GEN_CURSOR_RB1	((UINT32P)(DISP_RSZ0_BASE+0x21C))
#define DISP_RSZ0_PAT2_GEN_RAMP	((UINT32P)(DISP_RSZ0_BASE+0x220))
#define DISP_RSZ0_PAT2_GEN_TILE_POS	((UINT32P)(DISP_RSZ0_BASE+0x224))
#define DISP_RSZ0_PAT2_GEN_TILE_OV	((UINT32P)(DISP_RSZ0_BASE+0x228))

// APB Module disp_rsz
#define DISP_RSZ1_BASE (0x1402c000)
#define DISP_RSZ1_RSZ_ENABLE	((UINT32P)(DISP_RSZ1_BASE+0x000))
#define DISP_RSZ1_RSZ_CONTROL_1	((UINT32P)(DISP_RSZ1_BASE+0x004))
#define DISP_RSZ1_RSZ_CONTROL_2	((UINT32P)(DISP_RSZ1_BASE+0x008))
#define DISP_RSZ1_RSZ_INT_FLAG	((UINT32P)(DISP_RSZ1_BASE+0x00C))
#define DISP_RSZ1_RSZ_INPUT_IMAGE	((UINT32P)(DISP_RSZ1_BASE+0x010))
#define DISP_RSZ1_RSZ_OUTPUT_IMAGE	((UINT32P)(DISP_RSZ1_BASE+0x014))
#define DISP_RSZ1_RSZ_HORIZONTAL_COEFF_STEP	((UINT32P)(DISP_RSZ1_BASE+0x018))
#define DISP_RSZ1_RSZ_VERTICAL_COEFF_STEP	((UINT32P)(DISP_RSZ1_BASE+0x01C))
#define DISP_RSZ1_RSZ_LUMA_HORIZONTAL_INTEGER_OFFSET	((UINT32P)(DISP_RSZ1_BASE+0x020))
#define DISP_RSZ1_RSZ_LUMA_HORIZONTAL_SUBPIXEL_OFFSET	((UINT32P)(DISP_RSZ1_BASE+0x024))
#define DISP_RSZ1_RSZ_LUMA_VERTICAL_INTEGER_OFFSET	((UINT32P)(DISP_RSZ1_BASE+0x028))
#define DISP_RSZ1_RSZ_LUMA_VERTICAL_SUBPIXEL_OFFSET	((UINT32P)(DISP_RSZ1_BASE+0x02C))
#define DISP_RSZ1_RSZ_CHROMA_HORIZONTAL_INTEGER_OFFSET	((UINT32P)(DISP_RSZ1_BASE+0x030))
#define DISP_RSZ1_RSZ_CHROMA_HORIZONTAL_SUBPIXEL_OFFSET	((UINT32P)(DISP_RSZ1_BASE+0x034))
#define DISP_RSZ1_RSZ_CHROMA_VERTICAL_INTEGER_OFFSET	((UINT32P)(DISP_RSZ1_BASE+0x038))
#define DISP_RSZ1_RSZ_CHROMA_VERTICAL_SUBPIXEL_OFFSET	((UINT32P)(DISP_RSZ1_BASE+0x03C))
#define DISP_RSZ1_RSZ_RSV	((UINT32P)(DISP_RSZ1_BASE+0x040))
#define DISP_RSZ1_RSZ_DEBUG_SEL	((UINT32P)(DISP_RSZ1_BASE+0x044))
#define DISP_RSZ1_RSZ_DEBUG	((UINT32P)(DISP_RSZ1_BASE+0x048))
#define DISP_RSZ1_RSZ_TAP_ADAPT	((UINT32P)(DISP_RSZ1_BASE+0x04C))
#define DISP_RSZ1_RSZ_IBSE_SOFTCLIP	((UINT32P)(DISP_RSZ1_BASE+0x050))
#define DISP_RSZ1_RSZ_IBSE_YLEVEL_1	((UINT32P)(DISP_RSZ1_BASE+0x054))
#define DISP_RSZ1_RSZ_IBSE_YLEVEL_2	((UINT32P)(DISP_RSZ1_BASE+0x058))
#define DISP_RSZ1_RSZ_IBSE_YLEVEL_3	((UINT32P)(DISP_RSZ1_BASE+0x05C))
#define DISP_RSZ1_RSZ_IBSE_YLEVEL_4	((UINT32P)(DISP_RSZ1_BASE+0x060))
#define DISP_RSZ1_RSZ_IBSE_YLEVEL_5	((UINT32P)(DISP_RSZ1_BASE+0x064))
#define DISP_RSZ1_RSZ_IBSE_GAINCONTROL_1	((UINT32P)(DISP_RSZ1_BASE+0x068))
#define DISP_RSZ1_RSZ_IBSE_GAINCONTROL_2	((UINT32P)(DISP_RSZ1_BASE+0x06C))
#define DISP_RSZ1_RSZ_DEMO_IN_HMASK	((UINT32P)(DISP_RSZ1_BASE+0x070))
#define DISP_RSZ1_RSZ_DEMO_IN_VMASK	((UINT32P)(DISP_RSZ1_BASE+0x074))
#define DISP_RSZ1_RSZ_DEMO_OUT_HMASK	((UINT32P)(DISP_RSZ1_BASE+0x078))
#define DISP_RSZ1_RSZ_DEMO_OUT_VMASK	((UINT32P)(DISP_RSZ1_BASE+0x07C))
#define DISP_RSZ1_RSZ_R2Y_CONTROL	((UINT32P)(DISP_RSZ1_BASE+0x080))
#define DISP_RSZ1_RSZ_SHADOW_CTRL	((UINT32P)(DISP_RSZ1_BASE+0x0F0))
#define DISP_RSZ1_RSZ_ATPG	((UINT32P)(DISP_RSZ1_BASE+0x0FC))
#define DISP_RSZ1_PAT1_GEN_SET	((UINT32P)(DISP_RSZ1_BASE+0x100))
#define DISP_RSZ1_PAT1_GEN_FRM_SIZE	((UINT32P)(DISP_RSZ1_BASE+0x104))
#define DISP_RSZ1_PAT1_GEN_COLOR0	((UINT32P)(DISP_RSZ1_BASE+0x108))
#define DISP_RSZ1_PAT1_GEN_COLOR1	((UINT32P)(DISP_RSZ1_BASE+0x10C))
#define DISP_RSZ1_PAT1_GEN_COLOR2	((UINT32P)(DISP_RSZ1_BASE+0x110))
#define DISP_RSZ1_PAT1_GEN_POS	((UINT32P)(DISP_RSZ1_BASE+0x114))
#define DISP_RSZ1_PAT1_GEN_CURSOR_RB0	((UINT32P)(DISP_RSZ1_BASE+0x118))
#define DISP_RSZ1_PAT1_GEN_CURSOR_RB1	((UINT32P)(DISP_RSZ1_BASE+0x11C))
#define DISP_RSZ1_PAT1_GEN_RAMP	((UINT32P)(DISP_RSZ1_BASE+0x120))
#define DISP_RSZ1_PAT1_GEN_TILE_POS	((UINT32P)(DISP_RSZ1_BASE+0x124))
#define DISP_RSZ1_PAT1_GEN_TILE_OV	((UINT32P)(DISP_RSZ1_BASE+0x128))
#define DISP_RSZ1_PAT2_GEN_SET	((UINT32P)(DISP_RSZ1_BASE+0x200))
#define DISP_RSZ1_PAT2_GEN_FRM_SIZE	((UINT32P)(DISP_RSZ1_BASE+0x204))
#define DISP_RSZ1_PAT2_GEN_COLOR0	((UINT32P)(DISP_RSZ1_BASE+0x208))
#define DISP_RSZ1_PAT2_GEN_COLOR1	((UINT32P)(DISP_RSZ1_BASE+0x20C))
#define DISP_RSZ1_PAT2_GEN_COLOR2	((UINT32P)(DISP_RSZ1_BASE+0x210))
#define DISP_RSZ1_PAT2_GEN_POS	((UINT32P)(DISP_RSZ1_BASE+0x214))
#define DISP_RSZ1_PAT2_GEN_CURSOR_RB0	((UINT32P)(DISP_RSZ1_BASE+0x218))
#define DISP_RSZ1_PAT2_GEN_CURSOR_RB1	((UINT32P)(DISP_RSZ1_BASE+0x21C))
#define DISP_RSZ1_PAT2_GEN_RAMP	((UINT32P)(DISP_RSZ1_BASE+0x220))
#define DISP_RSZ1_PAT2_GEN_TILE_POS	((UINT32P)(DISP_RSZ1_BASE+0x224))
#define DISP_RSZ1_PAT2_GEN_TILE_OV	((UINT32P)(DISP_RSZ1_BASE+0x228))

// APB Module disp_dbi
#define DISP_DBI_BASE (0x1402e000)
#define DBI_STA	((UINT32P)(DISP_DBI_BASE+0x000))
#define DBI_INTEN	((UINT32P)(DISP_DBI_BASE+0x004))
#define DBI_INTSTA	((UINT32P)(DISP_DBI_BASE+0x008))
#define DBI_START	((UINT32P)(DISP_DBI_BASE+0x00C))
#define DBI_RSTB	((UINT32P)(DISP_DBI_BASE+0x010))
#define DBI_SIF_TIMING0	((UINT32P)(DISP_DBI_BASE+0x01C))
#define DBI_SIF_TIMING1	((UINT32P)(DISP_DBI_BASE+0x020))
#define DBI_SIF_TIMING2	((UINT32P)(DISP_DBI_BASE+0x024))
#define DBI_SCNF	((UINT32P)(DISP_DBI_BASE+0x028))
#define DBI_SCNF_CS	((UINT32P)(DISP_DBI_BASE+0x02C))
#define DBI_PCNF0	((UINT32P)(DISP_DBI_BASE+0x030))
#define DBI_PCNF1	((UINT32P)(DISP_DBI_BASE+0x034))
#define DBI_PCNF2	((UINT32P)(DISP_DBI_BASE+0x038))
#define DBI_PDW	((UINT32P)(DISP_DBI_BASE+0x03C))
#define DBI_TECON	((UINT32P)(DISP_DBI_BASE+0x040))
#define DBI_CALC_HTT	((UINT32P)(DISP_DBI_BASE+0x044))
#define DBI_SYNC_LCM_SIZE	((UINT32P)(DISP_DBI_BASE+0x048))
#define DBI_SYNC_CNT	((UINT32P)(DISP_DBI_BASE+0x04C))
#define DBI_SMICON	((UINT32P)(DISP_DBI_BASE+0x050))
#define DBI_WROI_CONTI	((UINT32P)(DISP_DBI_BASE+0x054))
#define DBI_WROICON	((UINT32P)(DISP_DBI_BASE+0x060))
#define DBI_WROICADD	((UINT32P)(DISP_DBI_BASE+0x064))
#define DBI_WROIDADD	((UINT32P)(DISP_DBI_BASE+0x068))
#define DBI_WROISIZE	((UINT32P)(DISP_DBI_BASE+0x06C))
#define DBI_SRC_CON	((UINT32P)(DISP_DBI_BASE+0x070))
#define DBI_SRC_ADD	((UINT32P)(DISP_DBI_BASE+0x074))
#define DBI_SRC_PITCH	((UINT32P)(DISP_DBI_BASE+0x078))
#define DBI_DITHER_CON	((UINT32P)(DISP_DBI_BASE+0x080))
#define DBI_ULTRA_CON	((UINT32P)(DISP_DBI_BASE+0x090))
#define DBI_CONSUME_RATE	((UINT32P)(DISP_DBI_BASE+0x094))
#define DBI_DBI_ULTRA_TH	((UINT32P)(DISP_DBI_BASE+0x098))
#define DBI_SMI_ULTRA_TH0	((UINT32P)(DISP_DBI_BASE+0x09C))
#define DBI_SMI_ULTRA_TH1	((UINT32P)(DISP_DBI_BASE+0x0A0))
#define DBI_DB_SRC	((UINT32P)(DISP_DBI_BASE+0x0A4))
#define DBI_DB_LCM	((UINT32P)(DISP_DBI_BASE+0x0A8))
#define DBI_C00	((UINT32P)(DISP_DBI_BASE+0x0B0))
#define DBI_C02	((UINT32P)(DISP_DBI_BASE+0x0B4))
#define DBI_C10	((UINT32P)(DISP_DBI_BASE+0x0B8))
#define DBI_C12	((UINT32P)(DISP_DBI_BASE+0x0BC))
#define DBI_C20	((UINT32P)(DISP_DBI_BASE+0x0C0))
#define DBI_C22	((UINT32P)(DISP_DBI_BASE+0x0C4))
#define DBI_PRE_ADD	((UINT32P)(DISP_DBI_BASE+0x0C8))
#define DBI_PRE_ADD2	((UINT32P)(DISP_DBI_BASE+0x0CC))
#define DBI_POST_ADD	((UINT32P)(DISP_DBI_BASE+0x0D0))
#define DBI_POST_ADD2	((UINT32P)(DISP_DBI_BASE+0x0D4))
#define DBI_SERIAL_CHKSUM	((UINT32P)(DISP_DBI_BASE+0x0E0))
#define DBI_PARALLEL_CHKSUM	((UINT32P)(DISP_DBI_BASE+0x0E4))
#define DBI_DUMMY	((UINT32P)(DISP_DBI_BASE+0x0E8))
#define DBI_DITHER_0	((UINT32P)(DISP_DBI_BASE+0xE00))
#define DBI_DITHER_1	((UINT32P)(DISP_DBI_BASE+0xE04))
#define DBI_DITHER_2	((UINT32P)(DISP_DBI_BASE+0xE08))
#define DBI_DITHER_3	((UINT32P)(DISP_DBI_BASE+0xE0C))
#define DBI_DITHER_4	((UINT32P)(DISP_DBI_BASE+0xE10))
#define DBI_DITHER_5	((UINT32P)(DISP_DBI_BASE+0xE14))
#define DBI_DITHER_6	((UINT32P)(DISP_DBI_BASE+0xE18))
#define DBI_DITHER_7	((UINT32P)(DISP_DBI_BASE+0xE1C))
#define DBI_DITHER_8	((UINT32P)(DISP_DBI_BASE+0xE20))
#define DBI_DITHER_9	((UINT32P)(DISP_DBI_BASE+0xE24))
#define DBI_DITHER_10	((UINT32P)(DISP_DBI_BASE+0xE28))
#define DBI_DITHER_11	((UINT32P)(DISP_DBI_BASE+0xE2C))
#define DBI_DITHER_12	((UINT32P)(DISP_DBI_BASE+0xE30))
#define DBI_DITHER_13	((UINT32P)(DISP_DBI_BASE+0xE34))
#define DBI_DITHER_14	((UINT32P)(DISP_DBI_BASE+0xE38))
#define DBI_DITHER_15	((UINT32P)(DISP_DBI_BASE+0xE3C))
#define DBI_DITHER_16	((UINT32P)(DISP_DBI_BASE+0xE40))
#define DBI_DITHER_17	((UINT32P)(DISP_DBI_BASE+0xE44))
#define DBI_PDAT0	((UINT32P)(DISP_DBI_BASE+0xF10))
#define DBI_PCMD0	((UINT32P)(DISP_DBI_BASE+0xF00))
#define DBI_PDAT0_SYNC0	((UINT32P)(DISP_DBI_BASE+0xF11))
#define DBI_PDAT0_SYNC1	((UINT32P)(DISP_DBI_BASE+0xF12))
#define DBI_PDAT0_HTT	((UINT32P)(DISP_DBI_BASE+0xF13))
#define DBI_PDAT0_SYNC2	((UINT32P)(DISP_DBI_BASE+0xF14))
#define DBI_PCMD0_SYNC0	((UINT32P)(DISP_DBI_BASE+0xF01))
#define DBI_PCMD0_SYNC1	((UINT32P)(DISP_DBI_BASE+0xF02))
#define DBI_PCMD0_HTT	((UINT32P)(DISP_DBI_BASE+0xF03))
#define DBI_PCMD0_SYNC2	((UINT32P)(DISP_DBI_BASE+0xF04))
#define DBI_PDAT1	((UINT32P)(DISP_DBI_BASE+0xF30))
#define DBI_PCMD1	((UINT32P)(DISP_DBI_BASE+0xF20))
#define DBI_PDAT1_SYNC0	((UINT32P)(DISP_DBI_BASE+0xF31))
#define DBI_PDAT1_SYNC1	((UINT32P)(DISP_DBI_BASE+0xF32))
#define DBI_PDAT1_SYNC2	((UINT32P)(DISP_DBI_BASE+0xF33))
#define DBI_PDAT1_HTT	((UINT32P)(DISP_DBI_BASE+0xF34))
#define DBI_PCMD1_SYNC0	((UINT32P)(DISP_DBI_BASE+0xF21))
#define DBI_PCMD1_SYNC1	((UINT32P)(DISP_DBI_BASE+0xF22))
#define DBI_PCMD1_HTT	((UINT32P)(DISP_DBI_BASE+0xF23))
#define DBI_PCMD1_SYNC2	((UINT32P)(DISP_DBI_BASE+0xF24))
#define DBI_PDAT2	((UINT32P)(DISP_DBI_BASE+0xF50))
#define DBI_PCMD2	((UINT32P)(DISP_DBI_BASE+0xF40))
#define DBI_PDAT2_SYNC0	((UINT32P)(DISP_DBI_BASE+0xF51))
#define DBI_PDAT2_SYNC1	((UINT32P)(DISP_DBI_BASE+0xF52))
#define DBI_PDAT2_HTT	((UINT32P)(DISP_DBI_BASE+0xF53))
#define DBI_PDAT2_SYNC2	((UINT32P)(DISP_DBI_BASE+0xF54))
#define DBI_PCMD2_SYNC0	((UINT32P)(DISP_DBI_BASE+0xF41))
#define DBI_PCMD2_SYNC1	((UINT32P)(DISP_DBI_BASE+0xF42))
#define DBI_PCMD2_HTT	((UINT32P)(DISP_DBI_BASE+0xF43))
#define DBI_PCMD2_SYNC2	((UINT32P)(DISP_DBI_BASE+0xF44))
#define DBI_SDAT0	((UINT16P)(DISP_DBI_BASE+0xF90))
#define DBI_SCMD0	((UINT16P)(DISP_DBI_BASE+0xF80))
#define DBI_SDAT0_SYNC0	((UINT32P)(DISP_DBI_BASE+0xF91))
#define DBI_SDAT0_SYNC1	((UINT32P)(DISP_DBI_BASE+0xF92))
#define DBI_SDAT0_HTT	((UINT32P)(DISP_DBI_BASE+0xF93))
#define DBI_SDAT0_SYNC2	((UINT32P)(DISP_DBI_BASE+0xF94))
#define DBI_SCMD0_SYNC0	((UINT32P)(DISP_DBI_BASE+0xF81))
#define DBI_SCMD0_SYNC1	((UINT32P)(DISP_DBI_BASE+0xF82))
#define DBI_SCMD0_HTT	((UINT32P)(DISP_DBI_BASE+0xF83))
#define DBI_SCMD0_SYNC2	((UINT32P)(DISP_DBI_BASE+0xF84))
#define DBI_SDAT1	((UINT16P)(DISP_DBI_BASE+0xFB0))
#define DBI_SCMD1	((UINT16P)(DISP_DBI_BASE+0xFA0))
#define DBI_SDAT1_SYNC0	((UINT32P)(DISP_DBI_BASE+0xFB1))
#define DBI_SDAT1_SYNC1	((UINT32P)(DISP_DBI_BASE+0xFB2))
#define DBI_SDAT1_HTT	((UINT32P)(DISP_DBI_BASE+0xFB3))
#define DBI_SDAT1_SYNC2	((UINT32P)(DISP_DBI_BASE+0xFB4))
#define DBI_SCMD1_SYNC0	((UINT32P)(DISP_DBI_BASE+0xFA1))
#define DBI_SCMD1_SYNC1	((UINT32P)(DISP_DBI_BASE+0xFA2))
#define DBI_SCMD1_HTT	((UINT32P)(DISP_DBI_BASE+0xFA3))
#define DBI_SCMD1_SYNC2	((UINT32P)(DISP_DBI_BASE+0xFA4))
#define DBI_CMDQ	((UINT32P)(DISP_DBI_BASE+0xC00))

// APB Module i2c
#define I2C_BASE (0x1402f000)
#define I2C_I2CREG_DATA_PORT	((UINT16P)(I2C_BASE+0x000))
#define I2C_I2CREG_SLAVE_ADDR	((UINT16P)(I2C_BASE+0x004))
#define I2C_I2CREG_INTERRUPT_MASK	((UINT16P)(I2C_BASE+0x008))
#define I2C_I2CREG_INTERRUPT_STATUS	((UINT16P)(I2C_BASE+0x00C))
#define I2C_I2CREG_CONTROL	((UINT16P)(I2C_BASE+0x010))
#define I2C_I2CREG_TRANSFER_LENGTH	((UINT16P)(I2C_BASE+0x014))
#define I2C_I2CREG_TRANSAC_LENGTH	((UINT16P)(I2C_BASE+0x018))
#define I2C_I2CREG_DELAY_LENGTH	((UINT16P)(I2C_BASE+0x01C))
#define I2C_I2CREG_TIMING	((UINT16P)(I2C_BASE+0x020))
#define I2C_I2CREG_START	((UINT16P)(I2C_BASE+0x024))
#define I2C_I2CREG_EXT_CONF	((UINT16P)(I2C_BASE+0x028))
#define I2C_I2CREG_FIFOSTAT	((UINT16P)(I2C_BASE+0x030))
#define I2C_I2CREG_FIFOTHRESH	((UINT16P)(I2C_BASE+0x034))
#define I2C_I2CREG_FIFOADDRCLR	((UINT16P)(I2C_BASE+0x038))
#define I2C_I2CREG_IO_CONFIG	((UINT16P)(I2C_BASE+0x040))
#define I2C_I2CREG_MULTIMAS	((UINT16P)(I2C_BASE+0x044))
#define I2C_I2CREG_HS	((UINT16P)(I2C_BASE+0x048))
#define I2C_I2CREG_SOFTRESET	((UINT16P)(I2C_BASE+0x050))
#define I2C_I2CREG_HW_CG_EN	((UINT16P)(I2C_BASE+0x054))
#define I2C_I2CREG_DEBUG_STATUS	((UINT16P)(I2C_BASE+0x064))
#define I2C_I2CREG_DEBUG_CTRL	((UINT16P)(I2C_BASE+0x068))
#define I2C_I2CREG_TRANSFER_LENGTH_AUX	((UINT16P)(I2C_BASE+0x6C))
#define I2C_I2CREG_CLOCK_DIV	((UINT16P)(I2C_BASE+0x70))

// APB Module mcore_top_base
#define MCORE_TOP_BASE (0x16000000)

// APB Module mcore_vad
#define MCORE_TOP_VAD_BASE (0x1600b000)

// APB Module mcore_dfp
#define MCORE_TOP_DFP_BASE (0x1600c000)

// APB Module mcore_smi_com
#define MCORE_TOP_SMI_COMMON_BASE (0x1600d000)

// APB Module mcore_gcon
#define MCORE_TOP_GCON_BASE (0x1600f000)

// APB Module vdec_base
#define VDEC_BASE (0x16020000)

// APB Module vld
#define VLD_BASE (0x16020000)

// APB Module vld_top
#define VLD_TOP_BASE (0x16020800)

// APB Module mc
#define MC_BASE (0x16021000)

// APB Module avc_vld
#define AVC_VLD_BASE (0x16022000)

// APB Module avc_mv
#define AVC_MV_BASE (0x16023000)

// APB Module vdec_pp
#define VDEC_PP_BASE (0x16024000)

// APB Module vdtop
#define VDTOP_BASE (0x16025000)

// APB Module vp6
#define VP6_BASE (0x16026000)

// APB Module vld2
#define VLD2_BASE (0x16026800)

// APB Module avs_vld
#define AVS_VLD_BASE (0x16027000)

// APB Module vp8_vld
#define VP8_VLD_BASE (0x16027800)

// APB Module hevc_vld
#define HEVC_VLD_BASE (0x16028000)

// APB Module vp9_vld
#define VP9_VLD_BASE (0x16028400)

// APB Module vdec_vad
#define VDEC_VAD_BASE (0x1602c000)

// APB Module smi_larb
#define SMI_LARB4_BASE (0x16010000)
#define SMI_LARB4_STAT	((UINT32P)(SMI_LARB4_BASE+0x000))
#define SMI_LARB4_IRQ_EN	((UINT32P)(SMI_LARB4_BASE+0x004))
#define SMI_LARB4_IRQ_STATUS	((UINT32P)(SMI_LARB4_BASE+0x008))
#define SMI_LARB4_SLP_CON	((UINT32P)(SMI_LARB4_BASE+0x00c))
#define SMI_LARB4_CON	((UINT32P)(SMI_LARB4_BASE+0x010))
#define SMI_LARB4_CON_SET	((UINT32P)(SMI_LARB4_BASE+0x014))
#define SMI_LARB4_CON_CLR	((UINT32P)(SMI_LARB4_BASE+0x018))
#define SMI_LARB4_VC_PRI_MODE	((UINT32P)(SMI_LARB4_BASE+0x020))
#define SMI_LARB4_CMD_THRT_CON	((UINT32P)(SMI_LARB4_BASE+0x024))
#define SMI_LARB4_STARV_CON	((UINT32P)(SMI_LARB4_BASE+0x028))
#define SMI_LARB4_EMI_CON	((UINT32P)(SMI_LARB4_BASE+0x02c))
#define SMI_LARB4_SHARE_EN	((UINT32P)(SMI_LARB4_BASE+0x030))
#define SMI_LARB4_SW_FLAG	((UINT32P)(SMI_LARB4_BASE+0x040))
#define SMI_LARB4_OSTDL_EN	((UINT32P)(SMI_LARB4_BASE+0x060))
#define SMI_LARB4_OSTDL_SOFT_EN	((UINT32P)(SMI_LARB4_BASE+0x064))
#define SMI_LARB4_ULTRA_DIS	((UINT32P)(SMI_LARB4_BASE+0x070))
#define SMI_LARB4_PREULTRA_DIS	((UINT32P)(SMI_LARB4_BASE+0x074))
#define SMI_LARB4_FORCE_ULTRA	((UINT32P)(SMI_LARB4_BASE+0x078))
#define SMI_LARB4_FORCE_PREULTRA	((UINT32P)(SMI_LARB4_BASE+0x07c))
#define SMI_LARB4_SPM_ULTRA_MASK	((UINT32P)(SMI_LARB4_BASE+0x080))
#define SMI_LARB4_SPM_STA	((UINT32P)(SMI_LARB4_BASE+0x084))
#define SMI_LARB4_INT_MUX_SEL	((UINT32P)(SMI_LARB4_BASE+0x090))
#define SMI_LARB4_CMD_DET_CON	((UINT32P)(SMI_LARB4_BASE+0x094))
#define SMI_LARB4_SPEC_CMD_DET	((UINT32P)(SMI_LARB4_BASE+0x098))
#define SMI_LARB4_CRS4K_CMD_DET	((UINT32P)(SMI_LARB4_BASE+0x09c))
#define SMI_LARB4_EXT_GREQ_VIO	((UINT32P)(SMI_LARB4_BASE+0x0a0))
#define SMI_LARB4_INT_GREQ_VIO	((UINT32P)(SMI_LARB4_BASE+0x0a4))
#define SMI_LARB4_OSTD_UDF_VIO	((UINT32P)(SMI_LARB4_BASE+0x0a8))
#define SMI_LARB4_OSTD_CRS_VIO	((UINT32P)(SMI_LARB4_BASE+0x0ac))
#define SMI_LARB4_FIFO_STAT	((UINT32P)(SMI_LARB4_BASE+0x0b0))
#define SMI_LARB4_BUS_STAT	((UINT32P)(SMI_LARB4_BASE+0x0b4))
#define SMI_LARB4_CMD_THRT_STAT	((UINT32P)(SMI_LARB4_BASE+0x0b8))
#define SMI_LARB4_MON_REQ	((UINT32P)(SMI_LARB4_BASE+0x0bc))
#define SMI_LARB4_REQ_MASK	((UINT32P)(SMI_LARB4_BASE+0x0c0))
#define SMI_LARB4_REQ_DET	((UINT32P)(SMI_LARB4_BASE+0x0c4))
#define SMI_LARB4_EXT_ONGOING	((UINT32P)(SMI_LARB4_BASE+0x0c8))
#define SMI_LARB4_INT_ONGOING	((UINT32P)(SMI_LARB4_BASE+0x0cc))
#define SMI_LARB4_MISC_MON0	((UINT32P)(SMI_LARB4_BASE+0x0d0))
#define SMI_LARB4_ARB_MON0	((UINT32P)(SMI_LARB4_BASE+0x0d8))
#define SMI_LARB4_ARB_MON1	((UINT32P)(SMI_LARB4_BASE+0x0dc))
#define SMI_LARB4_DBG_CON	((UINT32P)(SMI_LARB4_BASE+0x0f0))
#define SMI_LARB4_TST_MODE	((UINT32P)(SMI_LARB4_BASE+0x0f4))
#define SMI_LARB4_WRR_PORT	((UINT32P)(SMI_LARB4_BASE+0x100))
#define SMI_LARB4_OSTDL_PORT	((UINT32P)(SMI_LARB4_BASE+0x200))
#define SMI_LARB4_OSTD_MON_PORT	((UINT32P)(SMI_LARB4_BASE+0x280))
#define SMI_LARB4_PINFO	((UINT32P)(SMI_LARB4_BASE+0x300))
#define SMI_LARB4_NON_SEC_CON	((UINT32P)(SMI_LARB4_BASE+0x380))
#define SMI_LARB4_MON_EN	((UINT32P)(SMI_LARB4_BASE+0x400))
#define SMI_LARB4_MON_CLR	((UINT32P)(SMI_LARB4_BASE+0x404))
#define SMI_LARB4_MON_PORT	((UINT32P)(SMI_LARB4_BASE+0x408))
#define SMI_LARB4_MON_CON	((UINT32P)(SMI_LARB4_BASE+0x40c))
#define SMI_LARB4_MON_ACT_CNT	((UINT32P)(SMI_LARB4_BASE+0x410))
#define SMI_LARB4_MON_REQ_CNT	((UINT32P)(SMI_LARB4_BASE+0x414))
#define SMI_LARB4_MON_BEAT_CNT	((UINT32P)(SMI_LARB4_BASE+0x418))
#define SMI_LARB4_MON_BYTE_CNT	((UINT32P)(SMI_LARB4_BASE+0x41c))
#define SMI_LARB4_MON_CP_CNT	((UINT32P)(SMI_LARB4_BASE+0x420))
#define SMI_LARB4_MON_DP_CNT	((UINT32P)(SMI_LARB4_BASE+0x424))
#define SMI_LARB4_MON_OSTD_CNT	((UINT32P)(SMI_LARB4_BASE+0x428))
#define SMI_LARB4_MON_CP_MAX	((UINT32P)(SMI_LARB4_BASE+0x430))
#define SMI_LARB4_MON_OSTD_MAX	((UINT32P)(SMI_LARB4_BASE+0x434))
#define SMI_LARB4_SEC_CON	((UINT32P)(SMI_LARB4_BASE+0xf80))

// APB Module vdec_gcon
#define VDEC_GCON_BASE (0x16000000)

// APB Module core1_vld
#define VDEC_CORE1_VLD_BASE (0x16030000)

// APB Module core1_vld_top
#define VDEC_CORE1_VLD_TOP_BASE (0x16030800)

// APB Module core1_mc
#define VDEC_CORE1_MC_BASE (0x16031000)

// APB Module core1_avc_vld
#define VDEC_CORE1_AVC_BASE (0x16032000)

// APB Module core1_avc_mv
#define VDEC_CORE1_MV_BASE (0x16033000)

// APB Module core1_vdec_pp
#define VDEC_CORE1_PP_BASE (0x16034000)

// APB Module core1_vdtop
#define VDEC_CORE1_MISC_BASE (0x16035000)

// APB Module core1_vp6
#define VDEC_CORE1_VP6_BASE (0x16036000)

// APB Module core1_vld2
#define VDEC_CORE1_BS2_BASE (0x16036800)

// APB Module core1_avs_vld
#define VDEC_CORE1_AVS_BASE (0x16037000)

// APB Module core1_vp8_vld
#define VDEC_CORE1_VP8_BASE (0x16037800)

// APB Module core1_hevc_vld
#define VDEC_CORE1_HEVC_BASE (0x16038000)

// APB Module core1_vp9_vld
#define VDEC_CORE1_VP9_BASE (0x16038400)

// APB Module core1_vad
#define VDEC_CORE1_VAD_BASE (0x1603c000)

// APB Module core1_dfp_apb
#define VDEC_CORE1_DFP_BASE (0x1603d000)

// APB Module core1_vdecsys_config
#define VDEC_CORE1_GCON_BASE (0x1603f000)

// APB Module lae0_vdtop
#define VDEC_LAE0_MISC_BASE (0x16010000)

// APB Module lae0_vld
#define VDEC_LAE0_VLD_BASE (0x16011000)

// APB Module lae0_vld_top
#define VDEC_LAE0_VLD_TOP_BASE (0x16011800)

// APB Module lae0_avc
#define VDEC_LAE0_AVC_BASE (0x16012000)

// APB Module lae0_avc_mv
#define VDEC_LAE0_MV_BASE (0x16013000)

// APB Module lae0_vp6
#define VDEC_LAE0_VP6_BASE (0x16014000)

// APB Module lae0_vld2
#define VDEC_LAE0_BS2_BASE (0x16014800)

// APB Module lae0_hevc_vld
#define VDEC_LAE0_HEVC_BASE (0x16015000)

// APB Module lae0_vp9_vld
#define VDEC_LAE0_VP9_BASE (0x16015400)

// APB Module lae1_vdtop
#define VDEC_LAE1_MISC_BASE (0x16018000)

// APB Module lae1_vld
#define VDEC_LAE1_VLD_BASE (0x16019000)

// APB Module lae1_vld_top
#define VDEC_LAE1_VLD_TOP_BASE (0x16019800)

// APB Module lae1_avc
#define VDEC_LAE1_AVC_BASE (0x1601a000)

// APB Module lae1_avc_mv
#define VDEC_LAE1_MV_BASE (0x1601b000)

// APB Module lae1_vp6
#define VDEC_LAE1_VP6_BASE (0x1601c000)

// APB Module lae1_vld2
#define VDEC_LAE1_BS2_BASE (0x1601c800)

// APB Module lae1_hevc_vld
#define VDEC_LAE1_HEVC_BASE (0x1601d000)

// APB Module lae1_vp9_vld
#define VDEC_LAE1_VP9_BASE (0x1601d400)

// APB Module vdec_vad
#define VDEC_VAD_BASE (0x16030000)

// APB Module vdec_dfp_apb
#define VDEC_TOP_DFP_BASE (0x16040000)
#define VDEC_DFP_36_ID	((UINT32P)(VDEC_TOP_DFP_BASE+0x0))
#define VDEC_DFP_36_CTRL	((UINT32P)(VDEC_TOP_DFP_BASE+0x4))
#define VDEC_DFP_36_SOFEOF_CTRL	((UINT32P)(VDEC_TOP_DFP_BASE+0x8))
#define VDEC_DFP_36_IRQ_STATE	((UINT32P)(VDEC_TOP_DFP_BASE+0xc))
#define VDEC_DFP_36_EVENT_ACCUM_CTRL	((UINT32P)(VDEC_TOP_DFP_BASE+0x10))
#define VDEC_DFP_36_EVENT_ACCUM_SWAP	((UINT32P)(VDEC_TOP_DFP_BASE+0x14))
#define VDEC_DFP_36_MUX	((UINT32P)(VDEC_TOP_DFP_BASE+0x18))
#define VDEC_DFP_36_SLIDE_WINDOW	((UINT32P)(VDEC_TOP_DFP_BASE+0x1c))
#define VDEC_DFP_36_OC_CNT_REG	((UINT32P)(VDEC_TOP_DFP_BASE+0x20))
#define VDEC_DFP_36_DFTOC_TH_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x24))
#define VDEC_DFP_36_DFTOC_TH_1	((UINT32P)(VDEC_TOP_DFP_BASE+0x28))
#define VDEC_DFP_36_DFTOC_TH_2	((UINT32P)(VDEC_TOP_DFP_BASE+0x2c))
#define VDEC_DFP_36_DFTOC_TH_3	((UINT32P)(VDEC_TOP_DFP_BASE+0x30))
#define VDEC_DFP_36_DFTOC_TH_4	((UINT32P)(VDEC_TOP_DFP_BASE+0x34))
#define VDEC_DFP_36_DFTOC_TH_5	((UINT32P)(VDEC_TOP_DFP_BASE+0x38))
#define VDEC_DFP_36_DFTOC_TH_6	((UINT32P)(VDEC_TOP_DFP_BASE+0x3c))
#define VDEC_DFP_36_DFTOC_TH_7	((UINT32P)(VDEC_TOP_DFP_BASE+0x40))
#define VDEC_DFP_36_DFSOC_TH	((UINT32P)(VDEC_TOP_DFP_BASE+0x44))
#define VDEC_DFP_36_PMIC_BOOST_TH	((UINT32P)(VDEC_TOP_DFP_BASE+0x48))
#define VDEC_DFP_36_PMIC_BOOST_PARA	((UINT32P)(VDEC_TOP_DFP_BASE+0x4c))
#define VDEC_DFP_36_PM_VALUE	((UINT32P)(VDEC_TOP_DFP_BASE+0x50))
#define VDEC_DFP_36_LP_CONST_VALUE	((UINT32P)(VDEC_TOP_DFP_BASE+0x54))
#define VDEC_DFP_36_LEAKAGE	((UINT32P)(VDEC_TOP_DFP_BASE+0x58))
#define VDEC_DFP_36_SCALING_FACTOR	((UINT32P)(VDEC_TOP_DFP_BASE+0x5c))
#define VDEC_DFP_36_VOLT_FACTOR	((UINT32P)(VDEC_TOP_DFP_BASE+0x60))
#define VDEC_DFP_36_PIECE_PWR	((UINT32P)(VDEC_TOP_DFP_BASE+0x64))
#define VDEC_DFP_36_SLIDE_PWR	((UINT32P)(VDEC_TOP_DFP_BASE+0x68))
#define VDEC_DFP_36_OC_SIGNAL	((UINT32P)(VDEC_TOP_DFP_BASE+0x6c))
#define VDEC_DFP_36_PM_PERIOD	((UINT32P)(VDEC_TOP_DFP_BASE+0x70))
#define VDEC_DFP_36_LINEAR_A0	((UINT32P)(VDEC_TOP_DFP_BASE+0x74))
#define VDEC_DFP_36_COUNTER_EN_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x78))
#define VDEC_DFP_36_COUNTER_EN_1	((UINT32P)(VDEC_TOP_DFP_BASE+0x7c))
#define VDEC_DFP_36_WEIGHT_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x80))
#define VDEC_DFP_36_WEIGHT_1	((UINT32P)(VDEC_TOP_DFP_BASE+0x84))
#define VDEC_DFP_36_WEIGHT_2	((UINT32P)(VDEC_TOP_DFP_BASE+0x88))
#define VDEC_DFP_36_WEIGHT_3	((UINT32P)(VDEC_TOP_DFP_BASE+0x8c))
#define VDEC_DFP_36_WEIGHT_4	((UINT32P)(VDEC_TOP_DFP_BASE+0x90))
#define VDEC_DFP_36_WEIGHT_5	((UINT32P)(VDEC_TOP_DFP_BASE+0x94))
#define VDEC_DFP_36_WEIGHT_6	((UINT32P)(VDEC_TOP_DFP_BASE+0x98))
#define VDEC_DFP_36_WEIGHT_7	((UINT32P)(VDEC_TOP_DFP_BASE+0x9c))
#define VDEC_DFP_36_WEIGHT_8	((UINT32P)(VDEC_TOP_DFP_BASE+0xa0))
#define VDEC_DFP_36_WEIGHT_9	((UINT32P)(VDEC_TOP_DFP_BASE+0xa4))
#define VDEC_DFP_36_WEIGHT_10	((UINT32P)(VDEC_TOP_DFP_BASE+0xa8))
#define VDEC_DFP_36_WEIGHT_11	((UINT32P)(VDEC_TOP_DFP_BASE+0xac))
#define VDEC_DFP_36_WEIGHT_12	((UINT32P)(VDEC_TOP_DFP_BASE+0xb0))
#define VDEC_DFP_36_WEIGHT_13	((UINT32P)(VDEC_TOP_DFP_BASE+0xb4))
#define VDEC_DFP_36_WEIGHT_14	((UINT32P)(VDEC_TOP_DFP_BASE+0xb8))
#define VDEC_DFP_36_WEIGHT_15	((UINT32P)(VDEC_TOP_DFP_BASE+0xbc))
#define VDEC_DFP_36_WEIGHT_16	((UINT32P)(VDEC_TOP_DFP_BASE+0xc0))
#define VDEC_DFP_36_WEIGHT_17	((UINT32P)(VDEC_TOP_DFP_BASE+0xc4))
#define VDEC_DFP_36_WEIGHT_18	((UINT32P)(VDEC_TOP_DFP_BASE+0xc8))
#define VDEC_DFP_36_WEIGHT_19	((UINT32P)(VDEC_TOP_DFP_BASE+0xcc))
#define VDEC_DFP_36_WEIGHT_20	((UINT32P)(VDEC_TOP_DFP_BASE+0xd0))
#define VDEC_DFP_36_WEIGHT_21	((UINT32P)(VDEC_TOP_DFP_BASE+0xd4))
#define VDEC_DFP_36_WEIGHT_22	((UINT32P)(VDEC_TOP_DFP_BASE+0xd8))
#define VDEC_DFP_36_WEIGHT_23	((UINT32P)(VDEC_TOP_DFP_BASE+0xdc))
#define VDEC_DFP_36_WEIGHT_24	((UINT32P)(VDEC_TOP_DFP_BASE+0xe0))
#define VDEC_DFP_36_WEIGHT_25	((UINT32P)(VDEC_TOP_DFP_BASE+0xe4))
#define VDEC_DFP_36_WEIGHT_26	((UINT32P)(VDEC_TOP_DFP_BASE+0xe8))
#define VDEC_DFP_36_WEIGHT_27	((UINT32P)(VDEC_TOP_DFP_BASE+0xec))
#define VDEC_DFP_36_WEIGHT_28	((UINT32P)(VDEC_TOP_DFP_BASE+0xf0))
#define VDEC_DFP_36_WEIGHT_29	((UINT32P)(VDEC_TOP_DFP_BASE+0xf4))
#define VDEC_DFP_36_WEIGHT_30	((UINT32P)(VDEC_TOP_DFP_BASE+0xf8))
#define VDEC_DFP_36_WEIGHT_31	((UINT32P)(VDEC_TOP_DFP_BASE+0xfc))
#define VDEC_DFP_36_WEIGHT_32	((UINT32P)(VDEC_TOP_DFP_BASE+0x100))
#define VDEC_DFP_36_WEIGHT_33	((UINT32P)(VDEC_TOP_DFP_BASE+0x104))
#define VDEC_DFP_36_WEIGHT_34	((UINT32P)(VDEC_TOP_DFP_BASE+0x108))
#define VDEC_DFP_36_WEIGHT_35	((UINT32P)(VDEC_TOP_DFP_BASE+0x10c))
#define VDEC_DFP_36_EVENT_SUM_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x110))
#define VDEC_DFP_36_EVENT_SUM_1	((UINT32P)(VDEC_TOP_DFP_BASE+0x114))
#define VDEC_DFP_36_EVENT_SUM_2	((UINT32P)(VDEC_TOP_DFP_BASE+0x118))
#define VDEC_DFP_36_EVENT_SUM_3	((UINT32P)(VDEC_TOP_DFP_BASE+0x11c))
#define VDEC_DFP_36_EVENT_SUM_4	((UINT32P)(VDEC_TOP_DFP_BASE+0x120))
#define VDEC_DFP_36_EVENT_SUM_5	((UINT32P)(VDEC_TOP_DFP_BASE+0x124))
#define VDEC_DFP_36_EVENT_SUM_6	((UINT32P)(VDEC_TOP_DFP_BASE+0x128))
#define VDEC_DFP_36_EVENT_SUM_7	((UINT32P)(VDEC_TOP_DFP_BASE+0x12c))
#define VDEC_DFP_36_EVENT_SUM_8	((UINT32P)(VDEC_TOP_DFP_BASE+0x130))
#define VDEC_DFP_36_EVENT_SUM_9	((UINT32P)(VDEC_TOP_DFP_BASE+0x134))
#define VDEC_DFP_36_EVENT_SUM_10	((UINT32P)(VDEC_TOP_DFP_BASE+0x138))
#define VDEC_DFP_36_EVENT_SUM_11	((UINT32P)(VDEC_TOP_DFP_BASE+0x13c))
#define VDEC_DFP_36_EVENT_SUM_12	((UINT32P)(VDEC_TOP_DFP_BASE+0x140))
#define VDEC_DFP_36_EVENT_SUM_13	((UINT32P)(VDEC_TOP_DFP_BASE+0x144))
#define VDEC_DFP_36_EVENT_SUM_14	((UINT32P)(VDEC_TOP_DFP_BASE+0x148))
#define VDEC_DFP_36_EVENT_SUM_15	((UINT32P)(VDEC_TOP_DFP_BASE+0x14c))
#define VDEC_DFP_36_EVENT_SUM_16	((UINT32P)(VDEC_TOP_DFP_BASE+0x150))
#define VDEC_DFP_36_EVENT_SUM_17	((UINT32P)(VDEC_TOP_DFP_BASE+0x154))
#define VDEC_DFP_36_EVENT_SUM_18	((UINT32P)(VDEC_TOP_DFP_BASE+0x158))
#define VDEC_DFP_36_EVENT_SUM_19	((UINT32P)(VDEC_TOP_DFP_BASE+0x15c))
#define VDEC_DFP_36_EVENT_SUM_20	((UINT32P)(VDEC_TOP_DFP_BASE+0x160))
#define VDEC_DFP_36_EVENT_SUM_21	((UINT32P)(VDEC_TOP_DFP_BASE+0x164))
#define VDEC_DFP_36_EVENT_SUM_22	((UINT32P)(VDEC_TOP_DFP_BASE+0x168))
#define VDEC_DFP_36_EVENT_SUM_23	((UINT32P)(VDEC_TOP_DFP_BASE+0x16c))
#define VDEC_DFP_36_EVENT_SUM_24	((UINT32P)(VDEC_TOP_DFP_BASE+0x170))
#define VDEC_DFP_36_EVENT_SUM_25	((UINT32P)(VDEC_TOP_DFP_BASE+0x174))
#define VDEC_DFP_36_EVENT_SUM_26	((UINT32P)(VDEC_TOP_DFP_BASE+0x178))
#define VDEC_DFP_36_EVENT_SUM_27	((UINT32P)(VDEC_TOP_DFP_BASE+0x17c))
#define VDEC_DFP_36_EVENT_SUM_28	((UINT32P)(VDEC_TOP_DFP_BASE+0x180))
#define VDEC_DFP_36_EVENT_SUM_29	((UINT32P)(VDEC_TOP_DFP_BASE+0x184))
#define VDEC_DFP_36_EVENT_SUM_30	((UINT32P)(VDEC_TOP_DFP_BASE+0x188))
#define VDEC_DFP_36_EVENT_SUM_31	((UINT32P)(VDEC_TOP_DFP_BASE+0x18c))
#define VDEC_DFP_36_EVENT_SUM_32	((UINT32P)(VDEC_TOP_DFP_BASE+0x190))
#define VDEC_DFP_36_EVENT_SUM_33	((UINT32P)(VDEC_TOP_DFP_BASE+0x194))
#define VDEC_DFP_36_EVENT_SUM_34	((UINT32P)(VDEC_TOP_DFP_BASE+0x198))
#define VDEC_DFP_36_EVENT_SUM_35	((UINT32P)(VDEC_TOP_DFP_BASE+0x19c))
#define VDEC_bw_meter_general_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x1a0))
#define VDEC_bw_meter_0_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x1a4))
#define VDEC_bw_meter_0_1	((UINT32P)(VDEC_TOP_DFP_BASE+0x1a8))
#define VDEC_bw_meter_0_2	((UINT32P)(VDEC_TOP_DFP_BASE+0x1ac))
#define VDEC_bw_meter_0_3	((UINT32P)(VDEC_TOP_DFP_BASE+0x1b0))
#define VDEC_bw_meter_1_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x1b4))
#define VDEC_bw_meter_1_1	((UINT32P)(VDEC_TOP_DFP_BASE+0x1b8))
#define VDEC_bw_meter_1_2	((UINT32P)(VDEC_TOP_DFP_BASE+0x1bc))
#define VDEC_bw_meter_1_3	((UINT32P)(VDEC_TOP_DFP_BASE+0x1c0))
#define VDEC_bw_meter_2_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x1c4))
#define VDEC_bw_meter_2_1	((UINT32P)(VDEC_TOP_DFP_BASE+0x1c8))
#define VDEC_bw_meter_2_2	((UINT32P)(VDEC_TOP_DFP_BASE+0x1cc))
#define VDEC_bw_meter_2_3	((UINT32P)(VDEC_TOP_DFP_BASE+0x1d0))
#define VDEC_bw_meter_3_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x1d4))
#define VDEC_bw_meter_3_1	((UINT32P)(VDEC_TOP_DFP_BASE+0x1d8))
#define VDEC_bw_meter_3_2	((UINT32P)(VDEC_TOP_DFP_BASE+0x1dc))
#define VDEC_bw_meter_3_3	((UINT32P)(VDEC_TOP_DFP_BASE+0x1e0))
#define VDEC_bw_meter_4_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x1e4))
#define VDEC_bw_meter_4_1	((UINT32P)(VDEC_TOP_DFP_BASE+0x1e8))
#define VDEC_bw_meter_4_2	((UINT32P)(VDEC_TOP_DFP_BASE+0x1ec))
#define VDEC_bw_meter_4_3	((UINT32P)(VDEC_TOP_DFP_BASE+0x1f0))
#define VDEC_bw_meter_5_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x1f4))
#define VDEC_bw_meter_5_1	((UINT32P)(VDEC_TOP_DFP_BASE+0x1f8))
#define VDEC_bw_meter_5_2	((UINT32P)(VDEC_TOP_DFP_BASE+0x1fc))
#define VDEC_bw_meter_5_3	((UINT32P)(VDEC_TOP_DFP_BASE+0x200))
#define VDEC_bw_meter_6_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x204))
#define VDEC_bw_meter_6_1	((UINT32P)(VDEC_TOP_DFP_BASE+0x208))
#define VDEC_bw_meter_6_2	((UINT32P)(VDEC_TOP_DFP_BASE+0x20c))
#define VDEC_bw_meter_6_3	((UINT32P)(VDEC_TOP_DFP_BASE+0x210))
#define VDEC_bw_meter_7_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x214))
#define VDEC_bw_meter_7_1	((UINT32P)(VDEC_TOP_DFP_BASE+0x218))
#define VDEC_bw_meter_7_2	((UINT32P)(VDEC_TOP_DFP_BASE+0x21c))
#define VDEC_bw_meter_7_3	((UINT32P)(VDEC_TOP_DFP_BASE+0x220))
#define VDEC_bw_meter_8_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x224))
#define VDEC_bw_meter_8_1	((UINT32P)(VDEC_TOP_DFP_BASE+0x228))
#define VDEC_bw_meter_8_2	((UINT32P)(VDEC_TOP_DFP_BASE+0x22c))
#define VDEC_bw_meter_8_3	((UINT32P)(VDEC_TOP_DFP_BASE+0x230))
#define VDEC_bw_meter_9_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x234))
#define VDEC_bw_meter_9_1	((UINT32P)(VDEC_TOP_DFP_BASE+0x238))
#define VDEC_bw_meter_9_2	((UINT32P)(VDEC_TOP_DFP_BASE+0x23c))
#define VDEC_bw_meter_9_3	((UINT32P)(VDEC_TOP_DFP_BASE+0x240))
#define VDEC_bw_meter_10_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x244))
#define VDEC_bw_meter_10_1	((UINT32P)(VDEC_TOP_DFP_BASE+0x248))
#define VDEC_bw_meter_10_2	((UINT32P)(VDEC_TOP_DFP_BASE+0x24c))
#define VDEC_bw_meter_10_3	((UINT32P)(VDEC_TOP_DFP_BASE+0x250))
#define VDEC_bw_meter_11_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x254))
#define VDEC_bw_meter_11_1	((UINT32P)(VDEC_TOP_DFP_BASE+0x258))
#define VDEC_bw_meter_11_2	((UINT32P)(VDEC_TOP_DFP_BASE+0x25c))
#define VDEC_bw_meter_11_3	((UINT32P)(VDEC_TOP_DFP_BASE+0x260))
#define VDEC_bw_meter_12_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x264))
#define VDEC_bw_meter_12_1	((UINT32P)(VDEC_TOP_DFP_BASE+0x268))
#define VDEC_bw_meter_12_2	((UINT32P)(VDEC_TOP_DFP_BASE+0x26c))
#define VDEC_bw_meter_12_3	((UINT32P)(VDEC_TOP_DFP_BASE+0x270))
#define VDEC_bw_meter_status_0_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x274))
#define VDEC_bw_meter_status_1_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x278))
#define VDEC_bw_meter_status_2_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x27c))
#define VDEC_bw_meter_status_3_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x280))
#define VDEC_bw_meter_status_4_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x284))
#define VDEC_bw_meter_status_5_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x288))
#define VDEC_bw_meter_status_6_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x28c))
#define VDEC_bw_meter_status_7_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x290))
#define VDEC_bw_meter_status_8_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x294))
#define VDEC_bw_meter_status_9_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x298))
#define VDEC_bw_meter_status_10_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x29c))
#define VDEC_bw_meter_status_11_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x2a0))
#define VDEC_bw_meter_status_12_0	((UINT32P)(VDEC_TOP_DFP_BASE+0x2a4))

// APB Module venc_gcon
#define VENC_GCON_BASE (0x17000000)

// APB Module smi_larb
#define SMI_LARB7_BASE (0x17010000)
#define SMI_LARB7_STAT	((UINT32P)(SMI_LARB7_BASE+0x000))
#define SMI_LARB7_IRQ_EN	((UINT32P)(SMI_LARB7_BASE+0x004))
#define SMI_LARB7_IRQ_STATUS	((UINT32P)(SMI_LARB7_BASE+0x008))
#define SMI_LARB7_SLP_CON	((UINT32P)(SMI_LARB7_BASE+0x00c))
#define SMI_LARB7_CON	((UINT32P)(SMI_LARB7_BASE+0x010))
#define SMI_LARB7_CON_SET	((UINT32P)(SMI_LARB7_BASE+0x014))
#define SMI_LARB7_CON_CLR	((UINT32P)(SMI_LARB7_BASE+0x018))
#define SMI_LARB7_VC_PRI_MODE	((UINT32P)(SMI_LARB7_BASE+0x020))
#define SMI_LARB7_CMD_THRT_CON	((UINT32P)(SMI_LARB7_BASE+0x024))
#define SMI_LARB7_STARV_CON	((UINT32P)(SMI_LARB7_BASE+0x028))
#define SMI_LARB7_EMI_CON	((UINT32P)(SMI_LARB7_BASE+0x02c))
#define SMI_LARB7_SHARE_EN	((UINT32P)(SMI_LARB7_BASE+0x030))
#define SMI_LARB7_SW_FLAG	((UINT32P)(SMI_LARB7_BASE+0x040))
#define SMI_LARB7_OSTDL_EN	((UINT32P)(SMI_LARB7_BASE+0x060))
#define SMI_LARB7_OSTDL_SOFT_EN	((UINT32P)(SMI_LARB7_BASE+0x064))
#define SMI_LARB7_ULTRA_DIS	((UINT32P)(SMI_LARB7_BASE+0x070))
#define SMI_LARB7_PREULTRA_DIS	((UINT32P)(SMI_LARB7_BASE+0x074))
#define SMI_LARB7_FORCE_ULTRA	((UINT32P)(SMI_LARB7_BASE+0x078))
#define SMI_LARB7_FORCE_PREULTRA	((UINT32P)(SMI_LARB7_BASE+0x07c))
#define SMI_LARB7_SPM_ULTRA_MASK	((UINT32P)(SMI_LARB7_BASE+0x080))
#define SMI_LARB7_SPM_STA	((UINT32P)(SMI_LARB7_BASE+0x084))
#define SMI_LARB7_INT_MUX_SEL	((UINT32P)(SMI_LARB7_BASE+0x090))
#define SMI_LARB7_CMD_DET_CON	((UINT32P)(SMI_LARB7_BASE+0x094))
#define SMI_LARB7_SPEC_CMD_DET	((UINT32P)(SMI_LARB7_BASE+0x098))
#define SMI_LARB7_CRS4K_CMD_DET	((UINT32P)(SMI_LARB7_BASE+0x09c))
#define SMI_LARB7_EXT_GREQ_VIO	((UINT32P)(SMI_LARB7_BASE+0x0a0))
#define SMI_LARB7_INT_GREQ_VIO	((UINT32P)(SMI_LARB7_BASE+0x0a4))
#define SMI_LARB7_OSTD_UDF_VIO	((UINT32P)(SMI_LARB7_BASE+0x0a8))
#define SMI_LARB7_OSTD_CRS_VIO	((UINT32P)(SMI_LARB7_BASE+0x0ac))
#define SMI_LARB7_FIFO_STAT	((UINT32P)(SMI_LARB7_BASE+0x0b0))
#define SMI_LARB7_BUS_STAT	((UINT32P)(SMI_LARB7_BASE+0x0b4))
#define SMI_LARB7_CMD_THRT_STAT	((UINT32P)(SMI_LARB7_BASE+0x0b8))
#define SMI_LARB7_MON_REQ	((UINT32P)(SMI_LARB7_BASE+0x0bc))
#define SMI_LARB7_REQ_MASK	((UINT32P)(SMI_LARB7_BASE+0x0c0))
#define SMI_LARB7_REQ_DET	((UINT32P)(SMI_LARB7_BASE+0x0c4))
#define SMI_LARB7_EXT_ONGOING	((UINT32P)(SMI_LARB7_BASE+0x0c8))
#define SMI_LARB7_INT_ONGOING	((UINT32P)(SMI_LARB7_BASE+0x0cc))
#define SMI_LARB7_MISC_MON0	((UINT32P)(SMI_LARB7_BASE+0x0d0))
#define SMI_LARB7_ARB_MON0	((UINT32P)(SMI_LARB7_BASE+0x0d8))
#define SMI_LARB7_ARB_MON1	((UINT32P)(SMI_LARB7_BASE+0x0dc))
#define SMI_LARB7_DBG_CON	((UINT32P)(SMI_LARB7_BASE+0x0f0))
#define SMI_LARB7_TST_MODE	((UINT32P)(SMI_LARB7_BASE+0x0f4))
#define SMI_LARB7_WRR_PORT	((UINT32P)(SMI_LARB7_BASE+0x100))
#define SMI_LARB7_OSTDL_PORT	((UINT32P)(SMI_LARB7_BASE+0x200))
#define SMI_LARB7_OSTD_MON_PORT	((UINT32P)(SMI_LARB7_BASE+0x280))
#define SMI_LARB7_PINFO	((UINT32P)(SMI_LARB7_BASE+0x300))
#define SMI_LARB7_NON_SEC_CON	((UINT32P)(SMI_LARB7_BASE+0x380))
#define SMI_LARB7_MON_EN	((UINT32P)(SMI_LARB7_BASE+0x400))
#define SMI_LARB7_MON_CLR	((UINT32P)(SMI_LARB7_BASE+0x404))
#define SMI_LARB7_MON_PORT	((UINT32P)(SMI_LARB7_BASE+0x408))
#define SMI_LARB7_MON_CON	((UINT32P)(SMI_LARB7_BASE+0x40c))
#define SMI_LARB7_MON_ACT_CNT	((UINT32P)(SMI_LARB7_BASE+0x410))
#define SMI_LARB7_MON_REQ_CNT	((UINT32P)(SMI_LARB7_BASE+0x414))
#define SMI_LARB7_MON_BEAT_CNT	((UINT32P)(SMI_LARB7_BASE+0x418))
#define SMI_LARB7_MON_BYTE_CNT	((UINT32P)(SMI_LARB7_BASE+0x41c))
#define SMI_LARB7_MON_CP_CNT	((UINT32P)(SMI_LARB7_BASE+0x420))
#define SMI_LARB7_MON_DP_CNT	((UINT32P)(SMI_LARB7_BASE+0x424))
#define SMI_LARB7_MON_OSTD_CNT	((UINT32P)(SMI_LARB7_BASE+0x428))
#define SMI_LARB7_MON_CP_MAX	((UINT32P)(SMI_LARB7_BASE+0x430))
#define SMI_LARB7_MON_OSTD_MAX	((UINT32P)(SMI_LARB7_BASE+0x434))
#define SMI_LARB7_SEC_CON	((UINT32P)(SMI_LARB7_BASE+0xf80))

// APB Module venc
#define VENC_BASE (0x17020000)

// APB Module jpgenc
#define JPGENC_BASE (0x17030000)
#define JPGENC_RSTB	((UINT32P)(JPGENC_BASE+0x100))
#define JPGENC_CTRL	((UINT32P)(JPGENC_BASE+0x104))
#define JPGENC_QUALITY	((UINT32P)(JPGENC_BASE+0x108))
#define JPGENC_BLK_NUM	((UINT32P)(JPGENC_BASE+0x10C))
#define JPGENC_BLK_CNT	((UINT32P)(JPGENC_BASE+0x110))
#define JPGENC_INT_STS	((UINT32P)(JPGENC_BASE+0x11C))
#define JPGENC_DST_ADDR0	((UINT32P)(JPGENC_BASE+0x120))
#define JPGENC_DMA_ADDR0	((UINT32P)(JPGENC_BASE+0x124))
#define JPGENC_STALL_ADDR0	((UINT32P)(JPGENC_BASE+0x128))
#define JPGENC_OFFSET_ADDR	((UINT32P)(JPGENC_BASE+0x138))
#define JPGENC_CURR_DMA_ADDR	((UINT32P)(JPGENC_BASE+0x13C))
#define JPGENC_RST_MCU_NUM	((UINT32P)(JPGENC_BASE+0x150))
#define JPGENC_IMG_SIZE	((UINT32P)(JPGENC_BASE+0x154))
#define JPGENC_DEBUG_INFO0	((UINT32P)(JPGENC_BASE+0x160))
#define JPGENC_DEBUG_INFO1	((UINT32P)(JPGENC_BASE+0x164))
#define JPGENC_TOTAL_CYCLE	((UINT32P)(JPGENC_BASE+0x168))
#define JPGENC_BYTE_OFFSET_MASK	((UINT32P)(JPGENC_BASE+0x16C))
#define JPGENC_SRC_LUMA_ADDR	((UINT32P)(JPGENC_BASE+0x170))
#define JPGENC_SRC_CHROMA_ADDR	((UINT32P)(JPGENC_BASE+0x174))
#define JPGENC_STRIDE	((UINT32P)(JPGENC_BASE+0x178))
#define JPGENC_IMG_STRIDE	((UINT32P)(JPGENC_BASE+0x17C))
#define JPGENC_DCM_CTRL	((UINT32P)(JPGENC_BASE+0x300))
#define JPGENC_ULTRA_THRES	((UINT32P)(JPGENC_BASE+0x318))
#define JPGENC_DL_CTRL	((UINT32P)(JPGENC_BASE+0x400))
#define JPGENC_TILE_WIDTH_PIXEL	((UINT32P)(JPGENC_BASE+0x404))
#define JPGENC_TILE_HEIGHT_PIXEL	((UINT32P)(JPGENC_BASE+0x408))
#define JPGENC_TILE_WIDTH	((UINT32P)(JPGENC_BASE+0x40C))
#define JPGENC_TILE_HEIGHT	((UINT32P)(JPGENC_BASE+0x410))
#define JPGENC_TILE_COL_NUM	((UINT32P)(JPGENC_BASE+0x414))
#define JPGENC_TILE_ROW_NUM	((UINT32P)(JPGENC_BASE+0x418))
#define JPGENC_BS_BASE	((UINT32P)(JPGENC_BASE+0x41C))
#define JPGENC_BS_BASE2	((UINT32P)(JPGENC_BASE+0x420))
#define JPGENC_BS_STRIDE	((UINT32P)(JPGENC_BASE+0x424))
#define JPGENC_SI_BASE	((UINT32P)(JPGENC_BASE+0x428))
#define JPGENC_SI_BASE2	((UINT32P)(JPGENC_BASE+0x42c))
#define JPGENC_SI_STRIDE	((UINT32P)(JPGENC_BASE+0x430))
#define JPGENC_DL_DEBUG	((UINT32P)(JPGENC_BASE+0x434))
#define JPGENC_DL_DEBUG2	((UINT32P)(JPGENC_BASE+0x438))
#define JPGENC_DL_DEBUG3	((UINT32P)(JPGENC_BASE+0x43C))
#define JPGENC_DL_IDLE	((UINT32P)(JPGENC_BASE+0x440))
#define JPGENC_DL_DEBUG4	((UINT32P)(JPGENC_BASE+0x444))
#define JPGENC_DL_DEBUG5	((UINT32P)(JPGENC_BASE+0x448))
#define JPGENC_DL_DEBUG6	((UINT32P)(JPGENC_BASE+0x44C))
#define JPGENC_DL_THRES	((UINT32P)(JPGENC_BASE+0x450))
#define JPGENC_DL_STALL	((UINT32P)(JPGENC_BASE+0x454))
#define JPGENC_DL_DEBUG7	((UINT32P)(JPGENC_BASE+0x458))

// APB Module jpgdec
#define JPGDEC_BASE (0x17040000)
#define JPGDEC_RESET	((UINT32P)(JPGDEC_BASE+0x90))
#define JPGDEC_BRZ_FACTOR	((UINT32P)(JPGDEC_BASE+0xF8))
#define JPGDEC_DU_NUM	((UINT32P)(JPGDEC_BASE+0xFC))
#define JPGDEC_CHKSUM0	((UINT32P)(JPGDEC_BASE+0x130))
#define JPGDEC_CHKSUM1	((UINT32P)(JPGDEC_BASE+0x134))
#define JPGDEC_DEST_ADDR0_Y	((UINT32P)(JPGDEC_BASE+0x140))
#define JPGDEC_DEST_ADDR0_U	((UINT32P)(JPGDEC_BASE+0x144))
#define JPGDEC_DEST_ADDR0_V	((UINT32P)(JPGDEC_BASE+0x148))
#define JPGDEC_DEST_ADDR1_Y	((UINT32P)(JPGDEC_BASE+0x14C))
#define JPGDEC_DEST_ADDR1_U	((UINT32P)(JPGDEC_BASE+0x150))
#define JPGDEC_DEST_ADDR1_V	((UINT32P)(JPGDEC_BASE+0x154))
#define JPGDEC_STRIDE_Y	((UINT32P)(JPGDEC_BASE+0x158))
#define JPGDEC_STRIDE_UV	((UINT32P)(JPGDEC_BASE+0x15C))
#define JPGDEC_IMG_STRIDE_Y	((UINT32P)(JPGDEC_BASE+0x160))
#define JPGDEC_IMG_STRIDE_UV	((UINT32P)(JPGDEC_BASE+0x164))
#define JPGDEC_WDMA_CTRL	((UINT32P)(JPGDEC_BASE+0x16C))
#define JPGDEC_PAUSE_MCU_NUM	((UINT32P)(JPGDEC_BASE+0x170))
#define JPGDEC_OPERATION_MODE	((UINT32P)(JPGDEC_BASE+0x17C))
#define JPGDEC_DEBUG0	((UINT32P)(JPGDEC_BASE+0x180))
#define JPGDEC_DEBUG1	((UINT32P)(JPGDEC_BASE+0x184))
#define JPGDEC_DEBUG2	((UINT32P)(JPGDEC_BASE+0x188))
#define JPGDEC_DEBUG3	((UINT32P)(JPGDEC_BASE+0x18C))
#define JPGDEC_FILE_ADDR	((UINT32P)(JPGDEC_BASE+0x200))
#define JPGDEC_COMP_ID	((UINT32P)(JPGDEC_BASE+0x20C))
#define JPGDEC_TOTAL_MCU_NUM	((UINT32P)(JPGDEC_BASE+0x210))
#define JPGDEC_COMP0_DATA_UNIT_NUM	((UINT32P)(JPGDEC_BASE+0x224))
#define JPGDEC_DU_CTRL	((UINT32P)(JPGDEC_BASE+0x23C))
#define JPGDEC_TRIG	((UINT32P)(JPGDEC_BASE+0x240))
#define JPGDEC_FILE_BRP	((UINT32P)(JPGDEC_BASE+0x248))
#define JPGDEC_FILE_TOTAL_SIZE	((UINT32P)(JPGDEC_BASE+0x24C))
#define JPGDEC_QT_ID	((UINT32P)(JPGDEC_BASE+0x270))
#define JPGDEC_INTERRUPT_STATUS	((UINT32P)(JPGDEC_BASE+0x274))
#define JPGDEC_STATUS	((UINT32P)(JPGDEC_BASE+0x278))
#define JPGDEC_MCU_CNT	((UINT32P)(JPGDEC_BASE+0x294))

// APB Module venc_dfp_apb
#define VENC_DFP_BASE (0x17050000)
#define VENC_DFP_33_ID	((UINT32P)(VENC_DFP_BASE+0x0))
#define VENC_DFP_33_CTRL	((UINT32P)(VENC_DFP_BASE+0x4))
#define VENC_DFP_33_SOFEOF_CTRL	((UINT32P)(VENC_DFP_BASE+0x8))
#define VENC_DFP_33_IRQ_STATE	((UINT32P)(VENC_DFP_BASE+0xc))
#define VENC_DFP_33_EVENT_ACCUM_CTRL	((UINT32P)(VENC_DFP_BASE+0x10))
#define VENC_DFP_33_EVENT_ACCUM_SWAP	((UINT32P)(VENC_DFP_BASE+0x14))
#define VENC_DFP_33_MUX	((UINT32P)(VENC_DFP_BASE+0x18))
#define VENC_DFP_33_SLIDE_WINDOW	((UINT32P)(VENC_DFP_BASE+0x1c))
#define VENC_DFP_33_OC_CNT_REG	((UINT32P)(VENC_DFP_BASE+0x20))
#define VENC_DFP_33_DFTOC_TH_0	((UINT32P)(VENC_DFP_BASE+0x24))
#define VENC_DFP_33_DFTOC_TH_1	((UINT32P)(VENC_DFP_BASE+0x28))
#define VENC_DFP_33_DFTOC_TH_2	((UINT32P)(VENC_DFP_BASE+0x2c))
#define VENC_DFP_33_DFTOC_TH_3	((UINT32P)(VENC_DFP_BASE+0x30))
#define VENC_DFP_33_DFTOC_TH_4	((UINT32P)(VENC_DFP_BASE+0x34))
#define VENC_DFP_33_DFTOC_TH_5	((UINT32P)(VENC_DFP_BASE+0x38))
#define VENC_DFP_33_DFTOC_TH_6	((UINT32P)(VENC_DFP_BASE+0x3c))
#define VENC_DFP_33_DFTOC_TH_7	((UINT32P)(VENC_DFP_BASE+0x40))
#define VENC_DFP_33_DFSOC_TH	((UINT32P)(VENC_DFP_BASE+0x44))
#define VENC_DFP_33_PMIC_BOOST_TH	((UINT32P)(VENC_DFP_BASE+0x48))
#define VENC_DFP_33_PMIC_BOOST_PARA	((UINT32P)(VENC_DFP_BASE+0x4c))
#define VENC_DFP_33_PM_VALUE	((UINT32P)(VENC_DFP_BASE+0x50))
#define VENC_DFP_33_LP_CONST_VALUE	((UINT32P)(VENC_DFP_BASE+0x54))
#define VENC_DFP_33_LEAKAGE	((UINT32P)(VENC_DFP_BASE+0x58))
#define VENC_DFP_33_SCALING_FACTOR	((UINT32P)(VENC_DFP_BASE+0x5c))
#define VENC_DFP_33_VOLT_FACTOR	((UINT32P)(VENC_DFP_BASE+0x60))
#define VENC_DFP_33_PIECE_PWR	((UINT32P)(VENC_DFP_BASE+0x64))
#define VENC_DFP_33_SLIDE_PWR	((UINT32P)(VENC_DFP_BASE+0x68))
#define VENC_DFP_33_OC_SIGNAL	((UINT32P)(VENC_DFP_BASE+0x6c))
#define VENC_DFP_33_PM_PERIOD	((UINT32P)(VENC_DFP_BASE+0x70))
#define VENC_DFP_33_LINEAR_A0	((UINT32P)(VENC_DFP_BASE+0x74))
#define VENC_DFP_33_COUNTER_EN_0	((UINT32P)(VENC_DFP_BASE+0x78))
#define VENC_DFP_33_COUNTER_EN_1	((UINT32P)(VENC_DFP_BASE+0x7c))
#define VENC_DFP_33_WEIGHT_0	((UINT32P)(VENC_DFP_BASE+0x80))
#define VENC_DFP_33_WEIGHT_1	((UINT32P)(VENC_DFP_BASE+0x84))
#define VENC_DFP_33_WEIGHT_2	((UINT32P)(VENC_DFP_BASE+0x88))
#define VENC_DFP_33_WEIGHT_3	((UINT32P)(VENC_DFP_BASE+0x8c))
#define VENC_DFP_33_WEIGHT_4	((UINT32P)(VENC_DFP_BASE+0x90))
#define VENC_DFP_33_WEIGHT_5	((UINT32P)(VENC_DFP_BASE+0x94))
#define VENC_DFP_33_WEIGHT_6	((UINT32P)(VENC_DFP_BASE+0x98))
#define VENC_DFP_33_WEIGHT_7	((UINT32P)(VENC_DFP_BASE+0x9c))
#define VENC_DFP_33_WEIGHT_8	((UINT32P)(VENC_DFP_BASE+0xa0))
#define VENC_DFP_33_WEIGHT_9	((UINT32P)(VENC_DFP_BASE+0xa4))
#define VENC_DFP_33_WEIGHT_10	((UINT32P)(VENC_DFP_BASE+0xa8))
#define VENC_DFP_33_WEIGHT_11	((UINT32P)(VENC_DFP_BASE+0xac))
#define VENC_DFP_33_WEIGHT_12	((UINT32P)(VENC_DFP_BASE+0xb0))
#define VENC_DFP_33_WEIGHT_13	((UINT32P)(VENC_DFP_BASE+0xb4))
#define VENC_DFP_33_WEIGHT_14	((UINT32P)(VENC_DFP_BASE+0xb8))
#define VENC_DFP_33_WEIGHT_15	((UINT32P)(VENC_DFP_BASE+0xbc))
#define VENC_DFP_33_WEIGHT_16	((UINT32P)(VENC_DFP_BASE+0xc0))
#define VENC_DFP_33_WEIGHT_17	((UINT32P)(VENC_DFP_BASE+0xc4))
#define VENC_DFP_33_WEIGHT_18	((UINT32P)(VENC_DFP_BASE+0xc8))
#define VENC_DFP_33_WEIGHT_19	((UINT32P)(VENC_DFP_BASE+0xcc))
#define VENC_DFP_33_WEIGHT_20	((UINT32P)(VENC_DFP_BASE+0xd0))
#define VENC_DFP_33_WEIGHT_21	((UINT32P)(VENC_DFP_BASE+0xd4))
#define VENC_DFP_33_WEIGHT_22	((UINT32P)(VENC_DFP_BASE+0xd8))
#define VENC_DFP_33_WEIGHT_23	((UINT32P)(VENC_DFP_BASE+0xdc))
#define VENC_DFP_33_WEIGHT_24	((UINT32P)(VENC_DFP_BASE+0xe0))
#define VENC_DFP_33_WEIGHT_25	((UINT32P)(VENC_DFP_BASE+0xe4))
#define VENC_DFP_33_WEIGHT_26	((UINT32P)(VENC_DFP_BASE+0xe8))
#define VENC_DFP_33_WEIGHT_27	((UINT32P)(VENC_DFP_BASE+0xec))
#define VENC_DFP_33_WEIGHT_28	((UINT32P)(VENC_DFP_BASE+0xf0))
#define VENC_DFP_33_WEIGHT_29	((UINT32P)(VENC_DFP_BASE+0xf4))
#define VENC_DFP_33_WEIGHT_30	((UINT32P)(VENC_DFP_BASE+0xf8))
#define VENC_DFP_33_WEIGHT_31	((UINT32P)(VENC_DFP_BASE+0xfc))
#define VENC_DFP_33_WEIGHT_32	((UINT32P)(VENC_DFP_BASE+0x100))
#define VENC_DFP_33_EVENT_SUM_0	((UINT32P)(VENC_DFP_BASE+0x104))
#define VENC_DFP_33_EVENT_SUM_1	((UINT32P)(VENC_DFP_BASE+0x108))
#define VENC_DFP_33_EVENT_SUM_2	((UINT32P)(VENC_DFP_BASE+0x10c))
#define VENC_DFP_33_EVENT_SUM_3	((UINT32P)(VENC_DFP_BASE+0x110))
#define VENC_DFP_33_EVENT_SUM_4	((UINT32P)(VENC_DFP_BASE+0x114))
#define VENC_DFP_33_EVENT_SUM_5	((UINT32P)(VENC_DFP_BASE+0x118))
#define VENC_DFP_33_EVENT_SUM_6	((UINT32P)(VENC_DFP_BASE+0x11c))
#define VENC_DFP_33_EVENT_SUM_7	((UINT32P)(VENC_DFP_BASE+0x120))
#define VENC_DFP_33_EVENT_SUM_8	((UINT32P)(VENC_DFP_BASE+0x124))
#define VENC_DFP_33_EVENT_SUM_9	((UINT32P)(VENC_DFP_BASE+0x128))
#define VENC_DFP_33_EVENT_SUM_10	((UINT32P)(VENC_DFP_BASE+0x12c))
#define VENC_DFP_33_EVENT_SUM_11	((UINT32P)(VENC_DFP_BASE+0x130))
#define VENC_DFP_33_EVENT_SUM_12	((UINT32P)(VENC_DFP_BASE+0x134))
#define VENC_DFP_33_EVENT_SUM_13	((UINT32P)(VENC_DFP_BASE+0x138))
#define VENC_DFP_33_EVENT_SUM_14	((UINT32P)(VENC_DFP_BASE+0x13c))
#define VENC_DFP_33_EVENT_SUM_15	((UINT32P)(VENC_DFP_BASE+0x140))
#define VENC_DFP_33_EVENT_SUM_16	((UINT32P)(VENC_DFP_BASE+0x144))
#define VENC_DFP_33_EVENT_SUM_17	((UINT32P)(VENC_DFP_BASE+0x148))
#define VENC_DFP_33_EVENT_SUM_18	((UINT32P)(VENC_DFP_BASE+0x14c))
#define VENC_DFP_33_EVENT_SUM_19	((UINT32P)(VENC_DFP_BASE+0x150))
#define VENC_DFP_33_EVENT_SUM_20	((UINT32P)(VENC_DFP_BASE+0x154))
#define VENC_DFP_33_EVENT_SUM_21	((UINT32P)(VENC_DFP_BASE+0x158))
#define VENC_DFP_33_EVENT_SUM_22	((UINT32P)(VENC_DFP_BASE+0x15c))
#define VENC_DFP_33_EVENT_SUM_23	((UINT32P)(VENC_DFP_BASE+0x160))
#define VENC_DFP_33_EVENT_SUM_24	((UINT32P)(VENC_DFP_BASE+0x164))
#define VENC_DFP_33_EVENT_SUM_25	((UINT32P)(VENC_DFP_BASE+0x168))
#define VENC_DFP_33_EVENT_SUM_26	((UINT32P)(VENC_DFP_BASE+0x16c))
#define VENC_DFP_33_EVENT_SUM_27	((UINT32P)(VENC_DFP_BASE+0x170))
#define VENC_DFP_33_EVENT_SUM_28	((UINT32P)(VENC_DFP_BASE+0x174))
#define VENC_DFP_33_EVENT_SUM_29	((UINT32P)(VENC_DFP_BASE+0x178))
#define VENC_DFP_33_EVENT_SUM_30	((UINT32P)(VENC_DFP_BASE+0x17c))
#define VENC_DFP_33_EVENT_SUM_31	((UINT32P)(VENC_DFP_BASE+0x180))
#define VENC_DFP_33_EVENT_SUM_32	((UINT32P)(VENC_DFP_BASE+0x184))
#define VENC_bw_meter_general_0	((UINT32P)(VENC_DFP_BASE+0x188))
#define VENC_bw_meter_0_0	((UINT32P)(VENC_DFP_BASE+0x18c))
#define VENC_bw_meter_0_1	((UINT32P)(VENC_DFP_BASE+0x190))
#define VENC_bw_meter_0_2	((UINT32P)(VENC_DFP_BASE+0x194))
#define VENC_bw_meter_0_3	((UINT32P)(VENC_DFP_BASE+0x198))
#define VENC_bw_meter_1_0	((UINT32P)(VENC_DFP_BASE+0x19c))
#define VENC_bw_meter_1_1	((UINT32P)(VENC_DFP_BASE+0x1a0))
#define VENC_bw_meter_1_2	((UINT32P)(VENC_DFP_BASE+0x1a4))
#define VENC_bw_meter_1_3	((UINT32P)(VENC_DFP_BASE+0x1a8))
#define VENC_bw_meter_2_0	((UINT32P)(VENC_DFP_BASE+0x1ac))
#define VENC_bw_meter_2_1	((UINT32P)(VENC_DFP_BASE+0x1b0))
#define VENC_bw_meter_2_2	((UINT32P)(VENC_DFP_BASE+0x1b4))
#define VENC_bw_meter_2_3	((UINT32P)(VENC_DFP_BASE+0x1b8))
#define VENC_bw_meter_3_0	((UINT32P)(VENC_DFP_BASE+0x1bc))
#define VENC_bw_meter_3_1	((UINT32P)(VENC_DFP_BASE+0x1c0))
#define VENC_bw_meter_3_2	((UINT32P)(VENC_DFP_BASE+0x1c4))
#define VENC_bw_meter_3_3	((UINT32P)(VENC_DFP_BASE+0x1c8))
#define VENC_bw_meter_4_0	((UINT32P)(VENC_DFP_BASE+0x1cc))
#define VENC_bw_meter_4_1	((UINT32P)(VENC_DFP_BASE+0x1d0))
#define VENC_bw_meter_4_2	((UINT32P)(VENC_DFP_BASE+0x1d4))
#define VENC_bw_meter_4_3	((UINT32P)(VENC_DFP_BASE+0x1d8))
#define VENC_bw_meter_5_0	((UINT32P)(VENC_DFP_BASE+0x1dc))
#define VENC_bw_meter_5_1	((UINT32P)(VENC_DFP_BASE+0x1e0))
#define VENC_bw_meter_5_2	((UINT32P)(VENC_DFP_BASE+0x1e4))
#define VENC_bw_meter_5_3	((UINT32P)(VENC_DFP_BASE+0x1e8))
#define VENC_bw_meter_6_0	((UINT32P)(VENC_DFP_BASE+0x1ec))
#define VENC_bw_meter_6_1	((UINT32P)(VENC_DFP_BASE+0x1f0))
#define VENC_bw_meter_6_2	((UINT32P)(VENC_DFP_BASE+0x1f4))
#define VENC_bw_meter_6_3	((UINT32P)(VENC_DFP_BASE+0x1f8))
#define VENC_bw_meter_7_0	((UINT32P)(VENC_DFP_BASE+0x1fc))
#define VENC_bw_meter_7_1	((UINT32P)(VENC_DFP_BASE+0x200))
#define VENC_bw_meter_7_2	((UINT32P)(VENC_DFP_BASE+0x204))
#define VENC_bw_meter_7_3	((UINT32P)(VENC_DFP_BASE+0x208))
#define VENC_bw_meter_8_0	((UINT32P)(VENC_DFP_BASE+0x20c))
#define VENC_bw_meter_8_1	((UINT32P)(VENC_DFP_BASE+0x210))
#define VENC_bw_meter_8_2	((UINT32P)(VENC_DFP_BASE+0x214))
#define VENC_bw_meter_8_3	((UINT32P)(VENC_DFP_BASE+0x218))
#define VENC_bw_meter_9_0	((UINT32P)(VENC_DFP_BASE+0x21c))
#define VENC_bw_meter_9_1	((UINT32P)(VENC_DFP_BASE+0x220))
#define VENC_bw_meter_9_2	((UINT32P)(VENC_DFP_BASE+0x224))
#define VENC_bw_meter_9_3	((UINT32P)(VENC_DFP_BASE+0x228))
#define VENC_bw_meter_10_0	((UINT32P)(VENC_DFP_BASE+0x22c))
#define VENC_bw_meter_10_1	((UINT32P)(VENC_DFP_BASE+0x230))
#define VENC_bw_meter_10_2	((UINT32P)(VENC_DFP_BASE+0x234))
#define VENC_bw_meter_10_3	((UINT32P)(VENC_DFP_BASE+0x238))
#define VENC_bw_meter_11_0	((UINT32P)(VENC_DFP_BASE+0x23c))
#define VENC_bw_meter_11_1	((UINT32P)(VENC_DFP_BASE+0x240))
#define VENC_bw_meter_11_2	((UINT32P)(VENC_DFP_BASE+0x244))
#define VENC_bw_meter_11_3	((UINT32P)(VENC_DFP_BASE+0x248))
#define VENC_bw_meter_12_0	((UINT32P)(VENC_DFP_BASE+0x24c))
#define VENC_bw_meter_12_1	((UINT32P)(VENC_DFP_BASE+0x250))
#define VENC_bw_meter_12_2	((UINT32P)(VENC_DFP_BASE+0x254))
#define VENC_bw_meter_12_3	((UINT32P)(VENC_DFP_BASE+0x258))
#define VENC_bw_meter_status_0_0	((UINT32P)(VENC_DFP_BASE+0x25c))
#define VENC_bw_meter_status_1_0	((UINT32P)(VENC_DFP_BASE+0x260))
#define VENC_bw_meter_status_2_0	((UINT32P)(VENC_DFP_BASE+0x264))
#define VENC_bw_meter_status_3_0	((UINT32P)(VENC_DFP_BASE+0x268))
#define VENC_bw_meter_status_4_0	((UINT32P)(VENC_DFP_BASE+0x26c))
#define VENC_bw_meter_status_5_0	((UINT32P)(VENC_DFP_BASE+0x270))
#define VENC_bw_meter_status_6_0	((UINT32P)(VENC_DFP_BASE+0x274))
#define VENC_bw_meter_status_7_0	((UINT32P)(VENC_DFP_BASE+0x278))
#define VENC_bw_meter_status_8_0	((UINT32P)(VENC_DFP_BASE+0x27c))
#define VENC_bw_meter_status_9_0	((UINT32P)(VENC_DFP_BASE+0x280))
#define VENC_bw_meter_status_10_0	((UINT32P)(VENC_DFP_BASE+0x284))
#define VENC_bw_meter_status_11_0	((UINT32P)(VENC_DFP_BASE+0x288))
#define VENC_bw_meter_status_12_0	((UINT32P)(VENC_DFP_BASE+0x28c))

// APB Module venc_vad
#define VENC_VAD_BASE (0x17060000)

// APB Module mjc_config
#define MJC_CONFIG_BASE (0x12000000)
#define MJC_SW_CG_CON	((UINT32P)(MJC_CONFIG_BASE+0x000))
#define MJC_SW_CG_SET	((UINT32P)(MJC_CONFIG_BASE+0x004))
#define MJC_SW_CG_CLR	((UINT32P)(MJC_CONFIG_BASE+0x008))
#define MJC_HW_DCM_DIS	((UINT32P)(MJC_CONFIG_BASE+0x010))
#define MJC_HW_DCM_DIS_SET	((UINT32P)(MJC_CONFIG_BASE+0x014))
#define MJC_HW_DCM_DIS_CLR	((UINT32P)(MJC_CONFIG_BASE+0x018))
#define MJC_SW_RST_B	((UINT32P)(MJC_CONFIG_BASE+0x020))
#define MJC_MBIST_DONE	((UINT32P)(MJC_CONFIG_BASE+0x024))
#define MJC_MBIST_FAIL_0	((UINT32P)(MJC_CONFIG_BASE+0x028))
#define MJC_MBIST_FAIL_1	((UINT32P)(MJC_CONFIG_BASE+0x02C))
#define MJC_MBIST_FAIL_2	((UINT32P)(MJC_CONFIG_BASE+0x030))
#define MJC_MBIST_HOLDB	((UINT32P)(MJC_CONFIG_BASE+0x034))
#define MJC_MBIST_MODE	((UINT32P)(MJC_CONFIG_BASE+0x038))
#define MJC_MBIST_BSEL	((UINT32P)(MJC_CONFIG_BASE+0x03C))
#define MJC_MBIST_CON	((UINT32P)(MJC_CONFIG_BASE+0x040))
#define MJC_MEM_DELSEL_0	((UINT32P)(MJC_CONFIG_BASE+0x044))
#define MJC_MEM_DELSEL_1	((UINT32P)(MJC_CONFIG_BASE+0x048))
#define MJC_MEM_DELSEL_2	((UINT32P)(MJC_CONFIG_BASE+0x04C))
#define MJC_MBISR_RST_B	((UINT32P)(MJC_CONFIG_BASE+0x050))
#define MJC_MBISR_OK_0	((UINT32P)(MJC_CONFIG_BASE+0x054))
#define MJC_MBISR_OK_1	((UINT32P)(MJC_CONFIG_BASE+0x058))
#define MJC_MBISR_FAIL_0	((UINT32P)(MJC_CONFIG_BASE+0x05C))
#define MJC_MBISR_FAIL_1	((UINT32P)(MJC_CONFIG_BASE+0x060))
#define MJC_DEBUG_OUT_SEL	((UINT32P)(MJC_CONFIG_BASE+0x070))
#define MJC_DUMMY	((UINT32P)(MJC_CONFIG_BASE+0x074))
#define MJC_INTEN	((UINT32P)(MJC_CONFIG_BASE+0x080))
#define MJC_INTSTA	((UINT32P)(MJC_CONFIG_BASE+0x084))
#define MJC_APB_RX_COUNTER_EN	((UINT32P)(MJC_CONFIG_BASE+0x088))
#define MJC_APB_RX_ERROR_ADDR	((UINT32P)(MJC_CONFIG_BASE+0x08C))
#define MJC_LARB4_ASIF_CFG_WD	((UINT32P)(MJC_CONFIG_BASE+0x090))
#define MJC_LARB4_ASIF_CFG_RD	((UINT32P)(MJC_CONFIG_BASE+0x094))
#define MJC_FAKE_ENG_EN	((UINT32P)(MJC_CONFIG_BASE+0x0A0))
#define MJC_FAKE_ENG_RST	((UINT32P)(MJC_CONFIG_BASE+0x0A4))
#define MJC_FAKE_ENG_CON0	((UINT32P)(MJC_CONFIG_BASE+0x0A8))
#define MJC_FAKE_ENG_CON1	((UINT32P)(MJC_CONFIG_BASE+0x0AC))
#define MJC_FAKE_ENG_RD_ADDR	((UINT32P)(MJC_CONFIG_BASE+0x0B0))
#define MJC_FAKE_ENG_WR_ADDR	((UINT32P)(MJC_CONFIG_BASE+0x0B4))
#define MJC_FAKE_ENG_STATE	((UINT32P)(MJC_CONFIG_BASE+0x0B8))
#define MJC_MEM_DELSEL_3	((UINT32P)(MJC_CONFIG_BASE+0x0BC))
#define MJC_MEM_DELSEL_4	((UINT32P)(MJC_CONFIG_BASE+0x0C0))
#define MJC_MBIST_FAIL_3	((UINT32P)(MJC_CONFIG_BASE+0x0C4))
#define MJC_MBISR_OK_2	((UINT32P)(MJC_CONFIG_BASE+0x0C8))
#define MJC_MBISR_OK_3	((UINT32P)(MJC_CONFIG_BASE+0x0CC))
#define MJC_MBISR_FAIL_2	((UINT32P)(MJC_CONFIG_BASE+0x0D0))
#define MJC_MBISR_FAIL_3	((UINT32P)(MJC_CONFIG_BASE+0x0D4))
#define MJC_MBISR_HDEN	((UINT32P)(MJC_CONFIG_BASE+0x0D8))
#define MJC_MBISR_PRE_FUSE	((UINT32P)(MJC_CONFIG_BASE+0x0DC))
#define MJC_CONFIG_ATPG	((UINT32P)(MJC_CONFIG_BASE+0x0FC))

// APB Module mjc_top
#define MJC_TOP_BASE (0x12001000)

// APB Module smi_larb
#define SMI_LARB8_BASE (0x12002000)
#define SMI_LARB8_STAT	((UINT32P)(SMI_LARB8_BASE+0x000))
#define SMI_LARB8_IRQ_EN	((UINT32P)(SMI_LARB8_BASE+0x004))
#define SMI_LARB8_IRQ_STATUS	((UINT32P)(SMI_LARB8_BASE+0x008))
#define SMI_LARB8_SLP_CON	((UINT32P)(SMI_LARB8_BASE+0x00c))
#define SMI_LARB8_CON	((UINT32P)(SMI_LARB8_BASE+0x010))
#define SMI_LARB8_CON_SET	((UINT32P)(SMI_LARB8_BASE+0x014))
#define SMI_LARB8_CON_CLR	((UINT32P)(SMI_LARB8_BASE+0x018))
#define SMI_LARB8_VC_PRI_MODE	((UINT32P)(SMI_LARB8_BASE+0x020))
#define SMI_LARB8_CMD_THRT_CON	((UINT32P)(SMI_LARB8_BASE+0x024))
#define SMI_LARB8_STARV_CON	((UINT32P)(SMI_LARB8_BASE+0x028))
#define SMI_LARB8_EMI_CON	((UINT32P)(SMI_LARB8_BASE+0x02c))
#define SMI_LARB8_SHARE_EN	((UINT32P)(SMI_LARB8_BASE+0x030))
#define SMI_LARB8_SW_FLAG	((UINT32P)(SMI_LARB8_BASE+0x040))
#define SMI_LARB8_OSTDL_EN	((UINT32P)(SMI_LARB8_BASE+0x060))
#define SMI_LARB8_OSTDL_SOFT_EN	((UINT32P)(SMI_LARB8_BASE+0x064))
#define SMI_LARB8_ULTRA_DIS	((UINT32P)(SMI_LARB8_BASE+0x070))
#define SMI_LARB8_PREULTRA_DIS	((UINT32P)(SMI_LARB8_BASE+0x074))
#define SMI_LARB8_FORCE_ULTRA	((UINT32P)(SMI_LARB8_BASE+0x078))
#define SMI_LARB8_FORCE_PREULTRA	((UINT32P)(SMI_LARB8_BASE+0x07c))
#define SMI_LARB8_SPM_ULTRA_MASK	((UINT32P)(SMI_LARB8_BASE+0x080))
#define SMI_LARB8_SPM_STA	((UINT32P)(SMI_LARB8_BASE+0x084))
#define SMI_LARB8_INT_MUX_SEL	((UINT32P)(SMI_LARB8_BASE+0x090))
#define SMI_LARB8_CMD_DET_CON	((UINT32P)(SMI_LARB8_BASE+0x094))
#define SMI_LARB8_SPEC_CMD_DET	((UINT32P)(SMI_LARB8_BASE+0x098))
#define SMI_LARB8_CRS4K_CMD_DET	((UINT32P)(SMI_LARB8_BASE+0x09c))
#define SMI_LARB8_EXT_GREQ_VIO	((UINT32P)(SMI_LARB8_BASE+0x0a0))
#define SMI_LARB8_INT_GREQ_VIO	((UINT32P)(SMI_LARB8_BASE+0x0a4))
#define SMI_LARB8_OSTD_UDF_VIO	((UINT32P)(SMI_LARB8_BASE+0x0a8))
#define SMI_LARB8_OSTD_CRS_VIO	((UINT32P)(SMI_LARB8_BASE+0x0ac))
#define SMI_LARB8_FIFO_STAT	((UINT32P)(SMI_LARB8_BASE+0x0b0))
#define SMI_LARB8_BUS_STAT	((UINT32P)(SMI_LARB8_BASE+0x0b4))
#define SMI_LARB8_CMD_THRT_STAT	((UINT32P)(SMI_LARB8_BASE+0x0b8))
#define SMI_LARB8_MON_REQ	((UINT32P)(SMI_LARB8_BASE+0x0bc))
#define SMI_LARB8_REQ_MASK	((UINT32P)(SMI_LARB8_BASE+0x0c0))
#define SMI_LARB8_REQ_DET	((UINT32P)(SMI_LARB8_BASE+0x0c4))
#define SMI_LARB8_EXT_ONGOING	((UINT32P)(SMI_LARB8_BASE+0x0c8))
#define SMI_LARB8_INT_ONGOING	((UINT32P)(SMI_LARB8_BASE+0x0cc))
#define SMI_LARB8_MISC_MON0	((UINT32P)(SMI_LARB8_BASE+0x0d0))
#define SMI_LARB8_ARB_MON0	((UINT32P)(SMI_LARB8_BASE+0x0d8))
#define SMI_LARB8_ARB_MON1	((UINT32P)(SMI_LARB8_BASE+0x0dc))
#define SMI_LARB8_DBG_CON	((UINT32P)(SMI_LARB8_BASE+0x0f0))
#define SMI_LARB8_TST_MODE	((UINT32P)(SMI_LARB8_BASE+0x0f4))
#define SMI_LARB8_WRR_PORT	((UINT32P)(SMI_LARB8_BASE+0x100))
#define SMI_LARB8_OSTDL_PORT	((UINT32P)(SMI_LARB8_BASE+0x200))
#define SMI_LARB8_OSTD_MON_PORT	((UINT32P)(SMI_LARB8_BASE+0x280))
#define SMI_LARB8_PINFO	((UINT32P)(SMI_LARB8_BASE+0x300))
#define SMI_LARB8_NON_SEC_CON	((UINT32P)(SMI_LARB8_BASE+0x380))
#define SMI_LARB8_MON_EN	((UINT32P)(SMI_LARB8_BASE+0x400))
#define SMI_LARB8_MON_CLR	((UINT32P)(SMI_LARB8_BASE+0x404))
#define SMI_LARB8_MON_PORT	((UINT32P)(SMI_LARB8_BASE+0x408))
#define SMI_LARB8_MON_CON	((UINT32P)(SMI_LARB8_BASE+0x40c))
#define SMI_LARB8_MON_ACT_CNT	((UINT32P)(SMI_LARB8_BASE+0x410))
#define SMI_LARB8_MON_REQ_CNT	((UINT32P)(SMI_LARB8_BASE+0x414))
#define SMI_LARB8_MON_BEAT_CNT	((UINT32P)(SMI_LARB8_BASE+0x418))
#define SMI_LARB8_MON_BYTE_CNT	((UINT32P)(SMI_LARB8_BASE+0x41c))
#define SMI_LARB8_MON_CP_CNT	((UINT32P)(SMI_LARB8_BASE+0x420))
#define SMI_LARB8_MON_DP_CNT	((UINT32P)(SMI_LARB8_BASE+0x424))
#define SMI_LARB8_MON_OSTD_CNT	((UINT32P)(SMI_LARB8_BASE+0x428))
#define SMI_LARB8_MON_CP_MAX	((UINT32P)(SMI_LARB8_BASE+0x430))
#define SMI_LARB8_MON_OSTD_MAX	((UINT32P)(SMI_LARB8_BASE+0x434))
#define SMI_LARB8_SEC_CON	((UINT32P)(SMI_LARB8_BASE+0xf80))

// APB Module mjc_ip_dfp_apb
#define MJC_DFP_PWR_BASE (0x12003000)
#define MJC_IP_DFP_18_ID	((UINT32P)(MJC_DFP_PWR_BASE+0x0))
#define MJC_IP_DFP_18_CTRL	((UINT32P)(MJC_DFP_PWR_BASE+0x4))
#define MJC_IP_DFP_18_SOFEOF_CTRL	((UINT32P)(MJC_DFP_PWR_BASE+0x8))
#define MJC_IP_DFP_18_IRQ_STATE	((UINT32P)(MJC_DFP_PWR_BASE+0xc))
#define MJC_IP_DFP_18_EVENT_ACCUM_CTRL	((UINT32P)(MJC_DFP_PWR_BASE+0x10))
#define MJC_IP_DFP_18_EVENT_ACCUM_SWAP	((UINT32P)(MJC_DFP_PWR_BASE+0x14))
#define MJC_IP_DFP_18_MUX	((UINT32P)(MJC_DFP_PWR_BASE+0x18))
#define MJC_IP_DFP_18_SLIDE_WINDOW	((UINT32P)(MJC_DFP_PWR_BASE+0x1c))
#define MJC_IP_DFP_18_OC_CNT_REG	((UINT32P)(MJC_DFP_PWR_BASE+0x20))
#define MJC_IP_DFP_18_DFTOC_TH_0	((UINT32P)(MJC_DFP_PWR_BASE+0x24))
#define MJC_IP_DFP_18_DFTOC_TH_1	((UINT32P)(MJC_DFP_PWR_BASE+0x28))
#define MJC_IP_DFP_18_DFTOC_TH_2	((UINT32P)(MJC_DFP_PWR_BASE+0x2c))
#define MJC_IP_DFP_18_DFTOC_TH_3	((UINT32P)(MJC_DFP_PWR_BASE+0x30))
#define MJC_IP_DFP_18_DFTOC_TH_4	((UINT32P)(MJC_DFP_PWR_BASE+0x34))
#define MJC_IP_DFP_18_DFTOC_TH_5	((UINT32P)(MJC_DFP_PWR_BASE+0x38))
#define MJC_IP_DFP_18_DFTOC_TH_6	((UINT32P)(MJC_DFP_PWR_BASE+0x3c))
#define MJC_IP_DFP_18_DFTOC_TH_7	((UINT32P)(MJC_DFP_PWR_BASE+0x40))
#define MJC_IP_DFP_18_DFSOC_TH	((UINT32P)(MJC_DFP_PWR_BASE+0x44))
#define MJC_IP_DFP_18_PMIC_BOOST_TH	((UINT32P)(MJC_DFP_PWR_BASE+0x48))
#define MJC_IP_DFP_18_PMIC_BOOST_PARA	((UINT32P)(MJC_DFP_PWR_BASE+0x4c))
#define MJC_IP_DFP_18_PM_VALUE	((UINT32P)(MJC_DFP_PWR_BASE+0x50))
#define MJC_IP_DFP_18_LP_CONST_VALUE	((UINT32P)(MJC_DFP_PWR_BASE+0x54))
#define MJC_IP_DFP_18_LEAKAGE	((UINT32P)(MJC_DFP_PWR_BASE+0x58))
#define MJC_IP_DFP_18_SCALING_FACTOR	((UINT32P)(MJC_DFP_PWR_BASE+0x5c))
#define MJC_IP_DFP_18_VOLT_FACTOR	((UINT32P)(MJC_DFP_PWR_BASE+0x60))
#define MJC_IP_DFP_18_PIECE_PWR	((UINT32P)(MJC_DFP_PWR_BASE+0x64))
#define MJC_IP_DFP_18_SLIDE_PWR	((UINT32P)(MJC_DFP_PWR_BASE+0x68))
#define MJC_IP_DFP_18_OC_SIGNAL	((UINT32P)(MJC_DFP_PWR_BASE+0x6c))
#define MJC_IP_DFP_18_PM_PERIOD	((UINT32P)(MJC_DFP_PWR_BASE+0x70))
#define MJC_IP_DFP_18_LINEAR_A0	((UINT32P)(MJC_DFP_PWR_BASE+0x74))
#define MJC_IP_DFP_18_COUNTER_EN_0	((UINT32P)(MJC_DFP_PWR_BASE+0x78))
#define MJC_IP_DFP_18_WEIGHT_0	((UINT32P)(MJC_DFP_PWR_BASE+0x7c))
#define MJC_IP_DFP_18_WEIGHT_1	((UINT32P)(MJC_DFP_PWR_BASE+0x80))
#define MJC_IP_DFP_18_WEIGHT_2	((UINT32P)(MJC_DFP_PWR_BASE+0x84))
#define MJC_IP_DFP_18_WEIGHT_3	((UINT32P)(MJC_DFP_PWR_BASE+0x88))
#define MJC_IP_DFP_18_WEIGHT_4	((UINT32P)(MJC_DFP_PWR_BASE+0x8c))
#define MJC_IP_DFP_18_WEIGHT_5	((UINT32P)(MJC_DFP_PWR_BASE+0x90))
#define MJC_IP_DFP_18_WEIGHT_6	((UINT32P)(MJC_DFP_PWR_BASE+0x94))
#define MJC_IP_DFP_18_WEIGHT_7	((UINT32P)(MJC_DFP_PWR_BASE+0x98))
#define MJC_IP_DFP_18_WEIGHT_8	((UINT32P)(MJC_DFP_PWR_BASE+0x9c))
#define MJC_IP_DFP_18_WEIGHT_9	((UINT32P)(MJC_DFP_PWR_BASE+0xa0))
#define MJC_IP_DFP_18_WEIGHT_10	((UINT32P)(MJC_DFP_PWR_BASE+0xa4))
#define MJC_IP_DFP_18_WEIGHT_11	((UINT32P)(MJC_DFP_PWR_BASE+0xa8))
#define MJC_IP_DFP_18_WEIGHT_12	((UINT32P)(MJC_DFP_PWR_BASE+0xac))
#define MJC_IP_DFP_18_WEIGHT_13	((UINT32P)(MJC_DFP_PWR_BASE+0xb0))
#define MJC_IP_DFP_18_WEIGHT_14	((UINT32P)(MJC_DFP_PWR_BASE+0xb4))
#define MJC_IP_DFP_18_WEIGHT_15	((UINT32P)(MJC_DFP_PWR_BASE+0xb8))
#define MJC_IP_DFP_18_WEIGHT_16	((UINT32P)(MJC_DFP_PWR_BASE+0xbc))
#define MJC_IP_DFP_18_WEIGHT_17	((UINT32P)(MJC_DFP_PWR_BASE+0xc0))
#define MJC_IP_DFP_18_EVENT_SUM_0	((UINT32P)(MJC_DFP_PWR_BASE+0xc4))
#define MJC_IP_DFP_18_EVENT_SUM_1	((UINT32P)(MJC_DFP_PWR_BASE+0xc8))
#define MJC_IP_DFP_18_EVENT_SUM_2	((UINT32P)(MJC_DFP_PWR_BASE+0xcc))
#define MJC_IP_DFP_18_EVENT_SUM_3	((UINT32P)(MJC_DFP_PWR_BASE+0xd0))
#define MJC_IP_DFP_18_EVENT_SUM_4	((UINT32P)(MJC_DFP_PWR_BASE+0xd4))
#define MJC_IP_DFP_18_EVENT_SUM_5	((UINT32P)(MJC_DFP_PWR_BASE+0xd8))
#define MJC_IP_DFP_18_EVENT_SUM_6	((UINT32P)(MJC_DFP_PWR_BASE+0xdc))
#define MJC_IP_DFP_18_EVENT_SUM_7	((UINT32P)(MJC_DFP_PWR_BASE+0xe0))
#define MJC_IP_DFP_18_EVENT_SUM_8	((UINT32P)(MJC_DFP_PWR_BASE+0xe4))
#define MJC_IP_DFP_18_EVENT_SUM_9	((UINT32P)(MJC_DFP_PWR_BASE+0xe8))
#define MJC_IP_DFP_18_EVENT_SUM_10	((UINT32P)(MJC_DFP_PWR_BASE+0xec))
#define MJC_IP_DFP_18_EVENT_SUM_11	((UINT32P)(MJC_DFP_PWR_BASE+0xf0))
#define MJC_IP_DFP_18_EVENT_SUM_12	((UINT32P)(MJC_DFP_PWR_BASE+0xf4))
#define MJC_IP_DFP_18_EVENT_SUM_13	((UINT32P)(MJC_DFP_PWR_BASE+0xf8))
#define MJC_IP_DFP_18_EVENT_SUM_14	((UINT32P)(MJC_DFP_PWR_BASE+0xfc))
#define MJC_IP_DFP_18_EVENT_SUM_15	((UINT32P)(MJC_DFP_PWR_BASE+0x100))
#define MJC_IP_DFP_18_EVENT_SUM_16	((UINT32P)(MJC_DFP_PWR_BASE+0x104))
#define MJC_IP_DFP_18_EVENT_SUM_17	((UINT32P)(MJC_DFP_PWR_BASE+0x108))
#define MJC_IP_bw_meter_general_0	((UINT32P)(MJC_DFP_PWR_BASE+0x10c))
#define MJC_IP_bw_meter_0_0	((UINT32P)(MJC_DFP_PWR_BASE+0x110))
#define MJC_IP_bw_meter_0_1	((UINT32P)(MJC_DFP_PWR_BASE+0x114))
#define MJC_IP_bw_meter_0_2	((UINT32P)(MJC_DFP_PWR_BASE+0x118))
#define MJC_IP_bw_meter_0_3	((UINT32P)(MJC_DFP_PWR_BASE+0x11c))
#define MJC_IP_bw_meter_1_0	((UINT32P)(MJC_DFP_PWR_BASE+0x120))
#define MJC_IP_bw_meter_1_1	((UINT32P)(MJC_DFP_PWR_BASE+0x124))
#define MJC_IP_bw_meter_1_2	((UINT32P)(MJC_DFP_PWR_BASE+0x128))
#define MJC_IP_bw_meter_1_3	((UINT32P)(MJC_DFP_PWR_BASE+0x12c))
#define MJC_IP_bw_meter_2_0	((UINT32P)(MJC_DFP_PWR_BASE+0x130))
#define MJC_IP_bw_meter_2_1	((UINT32P)(MJC_DFP_PWR_BASE+0x134))
#define MJC_IP_bw_meter_2_2	((UINT32P)(MJC_DFP_PWR_BASE+0x138))
#define MJC_IP_bw_meter_2_3	((UINT32P)(MJC_DFP_PWR_BASE+0x13c))
#define MJC_IP_bw_meter_3_0	((UINT32P)(MJC_DFP_PWR_BASE+0x140))
#define MJC_IP_bw_meter_3_1	((UINT32P)(MJC_DFP_PWR_BASE+0x144))
#define MJC_IP_bw_meter_3_2	((UINT32P)(MJC_DFP_PWR_BASE+0x148))
#define MJC_IP_bw_meter_3_3	((UINT32P)(MJC_DFP_PWR_BASE+0x14c))
#define MJC_IP_bw_meter_4_0	((UINT32P)(MJC_DFP_PWR_BASE+0x150))
#define MJC_IP_bw_meter_4_1	((UINT32P)(MJC_DFP_PWR_BASE+0x154))
#define MJC_IP_bw_meter_4_2	((UINT32P)(MJC_DFP_PWR_BASE+0x158))
#define MJC_IP_bw_meter_4_3	((UINT32P)(MJC_DFP_PWR_BASE+0x15c))
#define MJC_IP_bw_meter_5_0	((UINT32P)(MJC_DFP_PWR_BASE+0x160))
#define MJC_IP_bw_meter_5_1	((UINT32P)(MJC_DFP_PWR_BASE+0x164))
#define MJC_IP_bw_meter_5_2	((UINT32P)(MJC_DFP_PWR_BASE+0x168))
#define MJC_IP_bw_meter_5_3	((UINT32P)(MJC_DFP_PWR_BASE+0x16c))
#define MJC_IP_bw_meter_6_0	((UINT32P)(MJC_DFP_PWR_BASE+0x170))
#define MJC_IP_bw_meter_6_1	((UINT32P)(MJC_DFP_PWR_BASE+0x174))
#define MJC_IP_bw_meter_6_2	((UINT32P)(MJC_DFP_PWR_BASE+0x178))
#define MJC_IP_bw_meter_6_3	((UINT32P)(MJC_DFP_PWR_BASE+0x17c))
#define MJC_IP_bw_meter_7_0	((UINT32P)(MJC_DFP_PWR_BASE+0x180))
#define MJC_IP_bw_meter_7_1	((UINT32P)(MJC_DFP_PWR_BASE+0x184))
#define MJC_IP_bw_meter_7_2	((UINT32P)(MJC_DFP_PWR_BASE+0x188))
#define MJC_IP_bw_meter_7_3	((UINT32P)(MJC_DFP_PWR_BASE+0x18c))
#define MJC_IP_bw_meter_8_0	((UINT32P)(MJC_DFP_PWR_BASE+0x190))
#define MJC_IP_bw_meter_8_1	((UINT32P)(MJC_DFP_PWR_BASE+0x194))
#define MJC_IP_bw_meter_8_2	((UINT32P)(MJC_DFP_PWR_BASE+0x198))
#define MJC_IP_bw_meter_8_3	((UINT32P)(MJC_DFP_PWR_BASE+0x19c))
#define MJC_IP_bw_meter_9_0	((UINT32P)(MJC_DFP_PWR_BASE+0x1a0))
#define MJC_IP_bw_meter_9_1	((UINT32P)(MJC_DFP_PWR_BASE+0x1a4))
#define MJC_IP_bw_meter_9_2	((UINT32P)(MJC_DFP_PWR_BASE+0x1a8))
#define MJC_IP_bw_meter_9_3	((UINT32P)(MJC_DFP_PWR_BASE+0x1ac))
#define MJC_IP_bw_meter_10_0	((UINT32P)(MJC_DFP_PWR_BASE+0x1b0))
#define MJC_IP_bw_meter_10_1	((UINT32P)(MJC_DFP_PWR_BASE+0x1b4))
#define MJC_IP_bw_meter_10_2	((UINT32P)(MJC_DFP_PWR_BASE+0x1b8))
#define MJC_IP_bw_meter_10_3	((UINT32P)(MJC_DFP_PWR_BASE+0x1bc))
#define MJC_IP_bw_meter_11_0	((UINT32P)(MJC_DFP_PWR_BASE+0x1c0))
#define MJC_IP_bw_meter_11_1	((UINT32P)(MJC_DFP_PWR_BASE+0x1c4))
#define MJC_IP_bw_meter_11_2	((UINT32P)(MJC_DFP_PWR_BASE+0x1c8))
#define MJC_IP_bw_meter_11_3	((UINT32P)(MJC_DFP_PWR_BASE+0x1cc))
#define MJC_IP_bw_meter_12_0	((UINT32P)(MJC_DFP_PWR_BASE+0x1d0))
#define MJC_IP_bw_meter_12_1	((UINT32P)(MJC_DFP_PWR_BASE+0x1d4))
#define MJC_IP_bw_meter_12_2	((UINT32P)(MJC_DFP_PWR_BASE+0x1d8))
#define MJC_IP_bw_meter_12_3	((UINT32P)(MJC_DFP_PWR_BASE+0x1dc))
#define MJC_IP_bw_meter_status_0_0	((UINT32P)(MJC_DFP_PWR_BASE+0x1e0))
#define MJC_IP_bw_meter_status_1_0	((UINT32P)(MJC_DFP_PWR_BASE+0x1e4))
#define MJC_IP_bw_meter_status_2_0	((UINT32P)(MJC_DFP_PWR_BASE+0x1e8))
#define MJC_IP_bw_meter_status_3_0	((UINT32P)(MJC_DFP_PWR_BASE+0x1ec))
#define MJC_IP_bw_meter_status_4_0	((UINT32P)(MJC_DFP_PWR_BASE+0x1f0))
#define MJC_IP_bw_meter_status_5_0	((UINT32P)(MJC_DFP_PWR_BASE+0x1f4))
#define MJC_IP_bw_meter_status_6_0	((UINT32P)(MJC_DFP_PWR_BASE+0x1f8))
#define MJC_IP_bw_meter_status_7_0	((UINT32P)(MJC_DFP_PWR_BASE+0x1fc))
#define MJC_IP_bw_meter_status_8_0	((UINT32P)(MJC_DFP_PWR_BASE+0x200))
#define MJC_IP_bw_meter_status_9_0	((UINT32P)(MJC_DFP_PWR_BASE+0x204))
#define MJC_IP_bw_meter_status_10_0	((UINT32P)(MJC_DFP_PWR_BASE+0x208))
#define MJC_IP_bw_meter_status_11_0	((UINT32P)(MJC_DFP_PWR_BASE+0x20c))
#define MJC_IP_bw_meter_status_12_0	((UINT32P)(MJC_DFP_PWR_BASE+0x210))

// APB Module mjc_ip_vad
#define MJC_DFP_VAD_BASE (0x12004000)

// APB Module imgsys1_dfp_apb
#define IMGSYS1_DFP_BASE (0x1502E000)
#define IMGSYS1_DFP_50_ID	((UINT32P)(IMGSYS1_DFP_BASE+0x0))
#define IMGSYS1_DFP_50_CTRL	((UINT32P)(IMGSYS1_DFP_BASE+0x4))
#define IMGSYS1_DFP_50_SOFEOF_CTRL	((UINT32P)(IMGSYS1_DFP_BASE+0x8))
#define IMGSYS1_DFP_50_IRQ_STATE	((UINT32P)(IMGSYS1_DFP_BASE+0xc))
#define IMGSYS1_DFP_50_EVENT_ACCUM_CTRL	((UINT32P)(IMGSYS1_DFP_BASE+0x10))
#define IMGSYS1_DFP_50_EVENT_ACCUM_SWAP	((UINT32P)(IMGSYS1_DFP_BASE+0x14))
#define IMGSYS1_DFP_50_MUX	((UINT32P)(IMGSYS1_DFP_BASE+0x18))
#define IMGSYS1_DFP_50_SLIDE_WINDOW	((UINT32P)(IMGSYS1_DFP_BASE+0x1c))
#define IMGSYS1_DFP_50_OC_CNT_REG	((UINT32P)(IMGSYS1_DFP_BASE+0x20))
#define IMGSYS1_DFP_50_DFTOC_TH_0	((UINT32P)(IMGSYS1_DFP_BASE+0x24))
#define IMGSYS1_DFP_50_DFTOC_TH_1	((UINT32P)(IMGSYS1_DFP_BASE+0x28))
#define IMGSYS1_DFP_50_DFTOC_TH_2	((UINT32P)(IMGSYS1_DFP_BASE+0x2c))
#define IMGSYS1_DFP_50_DFTOC_TH_3	((UINT32P)(IMGSYS1_DFP_BASE+0x30))
#define IMGSYS1_DFP_50_DFTOC_TH_4	((UINT32P)(IMGSYS1_DFP_BASE+0x34))
#define IMGSYS1_DFP_50_DFTOC_TH_5	((UINT32P)(IMGSYS1_DFP_BASE+0x38))
#define IMGSYS1_DFP_50_DFTOC_TH_6	((UINT32P)(IMGSYS1_DFP_BASE+0x3c))
#define IMGSYS1_DFP_50_DFTOC_TH_7	((UINT32P)(IMGSYS1_DFP_BASE+0x40))
#define IMGSYS1_DFP_50_DFSOC_TH	((UINT32P)(IMGSYS1_DFP_BASE+0x44))
#define IMGSYS1_DFP_50_PMIC_BOOST_TH	((UINT32P)(IMGSYS1_DFP_BASE+0x48))
#define IMGSYS1_DFP_50_PMIC_BOOST_PARA	((UINT32P)(IMGSYS1_DFP_BASE+0x4c))
#define IMGSYS1_DFP_50_PM_VALUE	((UINT32P)(IMGSYS1_DFP_BASE+0x50))
#define IMGSYS1_DFP_50_LP_CONST_VALUE	((UINT32P)(IMGSYS1_DFP_BASE+0x54))
#define IMGSYS1_DFP_50_LEAKAGE	((UINT32P)(IMGSYS1_DFP_BASE+0x58))
#define IMGSYS1_DFP_50_SCALING_FACTOR	((UINT32P)(IMGSYS1_DFP_BASE+0x5c))
#define IMGSYS1_DFP_50_VOLT_FACTOR	((UINT32P)(IMGSYS1_DFP_BASE+0x60))
#define IMGSYS1_DFP_50_PIECE_PWR	((UINT32P)(IMGSYS1_DFP_BASE+0x64))
#define IMGSYS1_DFP_50_SLIDE_PWR	((UINT32P)(IMGSYS1_DFP_BASE+0x68))
#define IMGSYS1_DFP_50_OC_SIGNAL	((UINT32P)(IMGSYS1_DFP_BASE+0x6c))
#define IMGSYS1_DFP_50_PM_PERIOD	((UINT32P)(IMGSYS1_DFP_BASE+0x70))
#define IMGSYS1_DFP_50_LINEAR_A0	((UINT32P)(IMGSYS1_DFP_BASE+0x74))
#define IMGSYS1_DFP_50_COUNTER_EN_0	((UINT32P)(IMGSYS1_DFP_BASE+0x78))
#define IMGSYS1_DFP_50_COUNTER_EN_1	((UINT32P)(IMGSYS1_DFP_BASE+0x7c))
#define IMGSYS1_DFP_50_WEIGHT_0	((UINT32P)(IMGSYS1_DFP_BASE+0x80))
#define IMGSYS1_DFP_50_WEIGHT_1	((UINT32P)(IMGSYS1_DFP_BASE+0x84))
#define IMGSYS1_DFP_50_WEIGHT_2	((UINT32P)(IMGSYS1_DFP_BASE+0x88))
#define IMGSYS1_DFP_50_WEIGHT_3	((UINT32P)(IMGSYS1_DFP_BASE+0x8c))
#define IMGSYS1_DFP_50_WEIGHT_4	((UINT32P)(IMGSYS1_DFP_BASE+0x90))
#define IMGSYS1_DFP_50_WEIGHT_5	((UINT32P)(IMGSYS1_DFP_BASE+0x94))
#define IMGSYS1_DFP_50_WEIGHT_6	((UINT32P)(IMGSYS1_DFP_BASE+0x98))
#define IMGSYS1_DFP_50_WEIGHT_7	((UINT32P)(IMGSYS1_DFP_BASE+0x9c))
#define IMGSYS1_DFP_50_WEIGHT_8	((UINT32P)(IMGSYS1_DFP_BASE+0xa0))
#define IMGSYS1_DFP_50_WEIGHT_9	((UINT32P)(IMGSYS1_DFP_BASE+0xa4))
#define IMGSYS1_DFP_50_WEIGHT_10	((UINT32P)(IMGSYS1_DFP_BASE+0xa8))
#define IMGSYS1_DFP_50_WEIGHT_11	((UINT32P)(IMGSYS1_DFP_BASE+0xac))
#define IMGSYS1_DFP_50_WEIGHT_12	((UINT32P)(IMGSYS1_DFP_BASE+0xb0))
#define IMGSYS1_DFP_50_WEIGHT_13	((UINT32P)(IMGSYS1_DFP_BASE+0xb4))
#define IMGSYS1_DFP_50_WEIGHT_14	((UINT32P)(IMGSYS1_DFP_BASE+0xb8))
#define IMGSYS1_DFP_50_WEIGHT_15	((UINT32P)(IMGSYS1_DFP_BASE+0xbc))
#define IMGSYS1_DFP_50_WEIGHT_16	((UINT32P)(IMGSYS1_DFP_BASE+0xc0))
#define IMGSYS1_DFP_50_WEIGHT_17	((UINT32P)(IMGSYS1_DFP_BASE+0xc4))
#define IMGSYS1_DFP_50_WEIGHT_18	((UINT32P)(IMGSYS1_DFP_BASE+0xc8))
#define IMGSYS1_DFP_50_WEIGHT_19	((UINT32P)(IMGSYS1_DFP_BASE+0xcc))
#define IMGSYS1_DFP_50_WEIGHT_20	((UINT32P)(IMGSYS1_DFP_BASE+0xd0))
#define IMGSYS1_DFP_50_WEIGHT_21	((UINT32P)(IMGSYS1_DFP_BASE+0xd4))
#define IMGSYS1_DFP_50_WEIGHT_22	((UINT32P)(IMGSYS1_DFP_BASE+0xd8))
#define IMGSYS1_DFP_50_WEIGHT_23	((UINT32P)(IMGSYS1_DFP_BASE+0xdc))
#define IMGSYS1_DFP_50_WEIGHT_24	((UINT32P)(IMGSYS1_DFP_BASE+0xe0))
#define IMGSYS1_DFP_50_WEIGHT_25	((UINT32P)(IMGSYS1_DFP_BASE+0xe4))
#define IMGSYS1_DFP_50_WEIGHT_26	((UINT32P)(IMGSYS1_DFP_BASE+0xe8))
#define IMGSYS1_DFP_50_WEIGHT_27	((UINT32P)(IMGSYS1_DFP_BASE+0xec))
#define IMGSYS1_DFP_50_WEIGHT_28	((UINT32P)(IMGSYS1_DFP_BASE+0xf0))
#define IMGSYS1_DFP_50_WEIGHT_29	((UINT32P)(IMGSYS1_DFP_BASE+0xf4))
#define IMGSYS1_DFP_50_WEIGHT_30	((UINT32P)(IMGSYS1_DFP_BASE+0xf8))
#define IMGSYS1_DFP_50_WEIGHT_31	((UINT32P)(IMGSYS1_DFP_BASE+0xfc))
#define IMGSYS1_DFP_50_WEIGHT_32	((UINT32P)(IMGSYS1_DFP_BASE+0x100))
#define IMGSYS1_DFP_50_WEIGHT_33	((UINT32P)(IMGSYS1_DFP_BASE+0x104))
#define IMGSYS1_DFP_50_WEIGHT_34	((UINT32P)(IMGSYS1_DFP_BASE+0x108))
#define IMGSYS1_DFP_50_WEIGHT_35	((UINT32P)(IMGSYS1_DFP_BASE+0x10c))
#define IMGSYS1_DFP_50_WEIGHT_36	((UINT32P)(IMGSYS1_DFP_BASE+0x110))
#define IMGSYS1_DFP_50_WEIGHT_37	((UINT32P)(IMGSYS1_DFP_BASE+0x114))
#define IMGSYS1_DFP_50_WEIGHT_38	((UINT32P)(IMGSYS1_DFP_BASE+0x118))
#define IMGSYS1_DFP_50_WEIGHT_39	((UINT32P)(IMGSYS1_DFP_BASE+0x11c))
#define IMGSYS1_DFP_50_WEIGHT_40	((UINT32P)(IMGSYS1_DFP_BASE+0x120))
#define IMGSYS1_DFP_50_WEIGHT_41	((UINT32P)(IMGSYS1_DFP_BASE+0x124))
#define IMGSYS1_DFP_50_WEIGHT_42	((UINT32P)(IMGSYS1_DFP_BASE+0x128))
#define IMGSYS1_DFP_50_WEIGHT_43	((UINT32P)(IMGSYS1_DFP_BASE+0x12c))
#define IMGSYS1_DFP_50_WEIGHT_44	((UINT32P)(IMGSYS1_DFP_BASE+0x130))
#define IMGSYS1_DFP_50_WEIGHT_45	((UINT32P)(IMGSYS1_DFP_BASE+0x134))
#define IMGSYS1_DFP_50_WEIGHT_46	((UINT32P)(IMGSYS1_DFP_BASE+0x138))
#define IMGSYS1_DFP_50_WEIGHT_47	((UINT32P)(IMGSYS1_DFP_BASE+0x13c))
#define IMGSYS1_DFP_50_WEIGHT_48	((UINT32P)(IMGSYS1_DFP_BASE+0x140))
#define IMGSYS1_DFP_50_WEIGHT_49	((UINT32P)(IMGSYS1_DFP_BASE+0x144))
#define IMGSYS1_DFP_50_EVENT_SUM_0	((UINT32P)(IMGSYS1_DFP_BASE+0x148))
#define IMGSYS1_DFP_50_EVENT_SUM_1	((UINT32P)(IMGSYS1_DFP_BASE+0x14c))
#define IMGSYS1_DFP_50_EVENT_SUM_2	((UINT32P)(IMGSYS1_DFP_BASE+0x150))
#define IMGSYS1_DFP_50_EVENT_SUM_3	((UINT32P)(IMGSYS1_DFP_BASE+0x154))
#define IMGSYS1_DFP_50_EVENT_SUM_4	((UINT32P)(IMGSYS1_DFP_BASE+0x158))
#define IMGSYS1_DFP_50_EVENT_SUM_5	((UINT32P)(IMGSYS1_DFP_BASE+0x15c))
#define IMGSYS1_DFP_50_EVENT_SUM_6	((UINT32P)(IMGSYS1_DFP_BASE+0x160))
#define IMGSYS1_DFP_50_EVENT_SUM_7	((UINT32P)(IMGSYS1_DFP_BASE+0x164))
#define IMGSYS1_DFP_50_EVENT_SUM_8	((UINT32P)(IMGSYS1_DFP_BASE+0x168))
#define IMGSYS1_DFP_50_EVENT_SUM_9	((UINT32P)(IMGSYS1_DFP_BASE+0x16c))
#define IMGSYS1_DFP_50_EVENT_SUM_10	((UINT32P)(IMGSYS1_DFP_BASE+0x170))
#define IMGSYS1_DFP_50_EVENT_SUM_11	((UINT32P)(IMGSYS1_DFP_BASE+0x174))
#define IMGSYS1_DFP_50_EVENT_SUM_12	((UINT32P)(IMGSYS1_DFP_BASE+0x178))
#define IMGSYS1_DFP_50_EVENT_SUM_13	((UINT32P)(IMGSYS1_DFP_BASE+0x17c))
#define IMGSYS1_DFP_50_EVENT_SUM_14	((UINT32P)(IMGSYS1_DFP_BASE+0x180))
#define IMGSYS1_DFP_50_EVENT_SUM_15	((UINT32P)(IMGSYS1_DFP_BASE+0x184))
#define IMGSYS1_DFP_50_EVENT_SUM_16	((UINT32P)(IMGSYS1_DFP_BASE+0x188))
#define IMGSYS1_DFP_50_EVENT_SUM_17	((UINT32P)(IMGSYS1_DFP_BASE+0x18c))
#define IMGSYS1_DFP_50_EVENT_SUM_18	((UINT32P)(IMGSYS1_DFP_BASE+0x190))
#define IMGSYS1_DFP_50_EVENT_SUM_19	((UINT32P)(IMGSYS1_DFP_BASE+0x194))
#define IMGSYS1_DFP_50_EVENT_SUM_20	((UINT32P)(IMGSYS1_DFP_BASE+0x198))
#define IMGSYS1_DFP_50_EVENT_SUM_21	((UINT32P)(IMGSYS1_DFP_BASE+0x19c))
#define IMGSYS1_DFP_50_EVENT_SUM_22	((UINT32P)(IMGSYS1_DFP_BASE+0x1a0))
#define IMGSYS1_DFP_50_EVENT_SUM_23	((UINT32P)(IMGSYS1_DFP_BASE+0x1a4))
#define IMGSYS1_DFP_50_EVENT_SUM_24	((UINT32P)(IMGSYS1_DFP_BASE+0x1a8))
#define IMGSYS1_DFP_50_EVENT_SUM_25	((UINT32P)(IMGSYS1_DFP_BASE+0x1ac))
#define IMGSYS1_DFP_50_EVENT_SUM_26	((UINT32P)(IMGSYS1_DFP_BASE+0x1b0))
#define IMGSYS1_DFP_50_EVENT_SUM_27	((UINT32P)(IMGSYS1_DFP_BASE+0x1b4))
#define IMGSYS1_DFP_50_EVENT_SUM_28	((UINT32P)(IMGSYS1_DFP_BASE+0x1b8))
#define IMGSYS1_DFP_50_EVENT_SUM_29	((UINT32P)(IMGSYS1_DFP_BASE+0x1bc))
#define IMGSYS1_DFP_50_EVENT_SUM_30	((UINT32P)(IMGSYS1_DFP_BASE+0x1c0))
#define IMGSYS1_DFP_50_EVENT_SUM_31	((UINT32P)(IMGSYS1_DFP_BASE+0x1c4))
#define IMGSYS1_DFP_50_EVENT_SUM_32	((UINT32P)(IMGSYS1_DFP_BASE+0x1c8))
#define IMGSYS1_DFP_50_EVENT_SUM_33	((UINT32P)(IMGSYS1_DFP_BASE+0x1cc))
#define IMGSYS1_DFP_50_EVENT_SUM_34	((UINT32P)(IMGSYS1_DFP_BASE+0x1d0))
#define IMGSYS1_DFP_50_EVENT_SUM_35	((UINT32P)(IMGSYS1_DFP_BASE+0x1d4))
#define IMGSYS1_DFP_50_EVENT_SUM_36	((UINT32P)(IMGSYS1_DFP_BASE+0x1d8))
#define IMGSYS1_DFP_50_EVENT_SUM_37	((UINT32P)(IMGSYS1_DFP_BASE+0x1dc))
#define IMGSYS1_DFP_50_EVENT_SUM_38	((UINT32P)(IMGSYS1_DFP_BASE+0x1e0))
#define IMGSYS1_DFP_50_EVENT_SUM_39	((UINT32P)(IMGSYS1_DFP_BASE+0x1e4))
#define IMGSYS1_DFP_50_EVENT_SUM_40	((UINT32P)(IMGSYS1_DFP_BASE+0x1e8))
#define IMGSYS1_DFP_50_EVENT_SUM_41	((UINT32P)(IMGSYS1_DFP_BASE+0x1ec))
#define IMGSYS1_DFP_50_EVENT_SUM_42	((UINT32P)(IMGSYS1_DFP_BASE+0x1f0))
#define IMGSYS1_DFP_50_EVENT_SUM_43	((UINT32P)(IMGSYS1_DFP_BASE+0x1f4))
#define IMGSYS1_DFP_50_EVENT_SUM_44	((UINT32P)(IMGSYS1_DFP_BASE+0x1f8))
#define IMGSYS1_DFP_50_EVENT_SUM_45	((UINT32P)(IMGSYS1_DFP_BASE+0x1fc))
#define IMGSYS1_DFP_50_EVENT_SUM_46	((UINT32P)(IMGSYS1_DFP_BASE+0x200))
#define IMGSYS1_DFP_50_EVENT_SUM_47	((UINT32P)(IMGSYS1_DFP_BASE+0x204))
#define IMGSYS1_DFP_50_EVENT_SUM_48	((UINT32P)(IMGSYS1_DFP_BASE+0x208))
#define IMGSYS1_DFP_50_EVENT_SUM_49	((UINT32P)(IMGSYS1_DFP_BASE+0x20c))
#define IMGSYS1_bw_meter_general_0	((UINT32P)(IMGSYS1_DFP_BASE+0x210))
#define IMGSYS1_bw_meter_0_0	((UINT32P)(IMGSYS1_DFP_BASE+0x214))
#define IMGSYS1_bw_meter_0_1	((UINT32P)(IMGSYS1_DFP_BASE+0x218))
#define IMGSYS1_bw_meter_0_2	((UINT32P)(IMGSYS1_DFP_BASE+0x21c))
#define IMGSYS1_bw_meter_0_3	((UINT32P)(IMGSYS1_DFP_BASE+0x220))
#define IMGSYS1_bw_meter_1_0	((UINT32P)(IMGSYS1_DFP_BASE+0x224))
#define IMGSYS1_bw_meter_1_1	((UINT32P)(IMGSYS1_DFP_BASE+0x228))
#define IMGSYS1_bw_meter_1_2	((UINT32P)(IMGSYS1_DFP_BASE+0x22c))
#define IMGSYS1_bw_meter_1_3	((UINT32P)(IMGSYS1_DFP_BASE+0x230))
#define IMGSYS1_bw_meter_2_0	((UINT32P)(IMGSYS1_DFP_BASE+0x234))
#define IMGSYS1_bw_meter_2_1	((UINT32P)(IMGSYS1_DFP_BASE+0x238))
#define IMGSYS1_bw_meter_2_2	((UINT32P)(IMGSYS1_DFP_BASE+0x23c))
#define IMGSYS1_bw_meter_2_3	((UINT32P)(IMGSYS1_DFP_BASE+0x240))
#define IMGSYS1_bw_meter_3_0	((UINT32P)(IMGSYS1_DFP_BASE+0x244))
#define IMGSYS1_bw_meter_3_1	((UINT32P)(IMGSYS1_DFP_BASE+0x248))
#define IMGSYS1_bw_meter_3_2	((UINT32P)(IMGSYS1_DFP_BASE+0x24c))
#define IMGSYS1_bw_meter_3_3	((UINT32P)(IMGSYS1_DFP_BASE+0x250))
#define IMGSYS1_bw_meter_4_0	((UINT32P)(IMGSYS1_DFP_BASE+0x254))
#define IMGSYS1_bw_meter_4_1	((UINT32P)(IMGSYS1_DFP_BASE+0x258))
#define IMGSYS1_bw_meter_4_2	((UINT32P)(IMGSYS1_DFP_BASE+0x25c))
#define IMGSYS1_bw_meter_4_3	((UINT32P)(IMGSYS1_DFP_BASE+0x260))
#define IMGSYS1_bw_meter_5_0	((UINT32P)(IMGSYS1_DFP_BASE+0x264))
#define IMGSYS1_bw_meter_5_1	((UINT32P)(IMGSYS1_DFP_BASE+0x268))
#define IMGSYS1_bw_meter_5_2	((UINT32P)(IMGSYS1_DFP_BASE+0x26c))
#define IMGSYS1_bw_meter_5_3	((UINT32P)(IMGSYS1_DFP_BASE+0x270))
#define IMGSYS1_bw_meter_6_0	((UINT32P)(IMGSYS1_DFP_BASE+0x274))
#define IMGSYS1_bw_meter_6_1	((UINT32P)(IMGSYS1_DFP_BASE+0x278))
#define IMGSYS1_bw_meter_6_2	((UINT32P)(IMGSYS1_DFP_BASE+0x27c))
#define IMGSYS1_bw_meter_6_3	((UINT32P)(IMGSYS1_DFP_BASE+0x280))
#define IMGSYS1_bw_meter_7_0	((UINT32P)(IMGSYS1_DFP_BASE+0x284))
#define IMGSYS1_bw_meter_7_1	((UINT32P)(IMGSYS1_DFP_BASE+0x288))
#define IMGSYS1_bw_meter_7_2	((UINT32P)(IMGSYS1_DFP_BASE+0x28c))
#define IMGSYS1_bw_meter_7_3	((UINT32P)(IMGSYS1_DFP_BASE+0x290))
#define IMGSYS1_bw_meter_8_0	((UINT32P)(IMGSYS1_DFP_BASE+0x294))
#define IMGSYS1_bw_meter_8_1	((UINT32P)(IMGSYS1_DFP_BASE+0x298))
#define IMGSYS1_bw_meter_8_2	((UINT32P)(IMGSYS1_DFP_BASE+0x29c))
#define IMGSYS1_bw_meter_8_3	((UINT32P)(IMGSYS1_DFP_BASE+0x2a0))
#define IMGSYS1_bw_meter_9_0	((UINT32P)(IMGSYS1_DFP_BASE+0x2a4))
#define IMGSYS1_bw_meter_9_1	((UINT32P)(IMGSYS1_DFP_BASE+0x2a8))
#define IMGSYS1_bw_meter_9_2	((UINT32P)(IMGSYS1_DFP_BASE+0x2ac))
#define IMGSYS1_bw_meter_9_3	((UINT32P)(IMGSYS1_DFP_BASE+0x2b0))
#define IMGSYS1_bw_meter_10_0	((UINT32P)(IMGSYS1_DFP_BASE+0x2b4))
#define IMGSYS1_bw_meter_10_1	((UINT32P)(IMGSYS1_DFP_BASE+0x2b8))
#define IMGSYS1_bw_meter_10_2	((UINT32P)(IMGSYS1_DFP_BASE+0x2bc))
#define IMGSYS1_bw_meter_10_3	((UINT32P)(IMGSYS1_DFP_BASE+0x2c0))
#define IMGSYS1_bw_meter_11_0	((UINT32P)(IMGSYS1_DFP_BASE+0x2c4))
#define IMGSYS1_bw_meter_11_1	((UINT32P)(IMGSYS1_DFP_BASE+0x2c8))
#define IMGSYS1_bw_meter_11_2	((UINT32P)(IMGSYS1_DFP_BASE+0x2cc))
#define IMGSYS1_bw_meter_11_3	((UINT32P)(IMGSYS1_DFP_BASE+0x2d0))
#define IMGSYS1_bw_meter_12_0	((UINT32P)(IMGSYS1_DFP_BASE+0x2d4))
#define IMGSYS1_bw_meter_12_1	((UINT32P)(IMGSYS1_DFP_BASE+0x2d8))
#define IMGSYS1_bw_meter_12_2	((UINT32P)(IMGSYS1_DFP_BASE+0x2dc))
#define IMGSYS1_bw_meter_12_3	((UINT32P)(IMGSYS1_DFP_BASE+0x2e0))
#define IMGSYS1_bw_meter_status_0_0	((UINT32P)(IMGSYS1_DFP_BASE+0x2e4))
#define IMGSYS1_bw_meter_status_1_0	((UINT32P)(IMGSYS1_DFP_BASE+0x2e8))
#define IMGSYS1_bw_meter_status_2_0	((UINT32P)(IMGSYS1_DFP_BASE+0x2ec))
#define IMGSYS1_bw_meter_status_3_0	((UINT32P)(IMGSYS1_DFP_BASE+0x2f0))
#define IMGSYS1_bw_meter_status_4_0	((UINT32P)(IMGSYS1_DFP_BASE+0x2f4))
#define IMGSYS1_bw_meter_status_5_0	((UINT32P)(IMGSYS1_DFP_BASE+0x2f8))
#define IMGSYS1_bw_meter_status_6_0	((UINT32P)(IMGSYS1_DFP_BASE+0x2fc))
#define IMGSYS1_bw_meter_status_7_0	((UINT32P)(IMGSYS1_DFP_BASE+0x300))
#define IMGSYS1_bw_meter_status_8_0	((UINT32P)(IMGSYS1_DFP_BASE+0x304))
#define IMGSYS1_bw_meter_status_9_0	((UINT32P)(IMGSYS1_DFP_BASE+0x308))
#define IMGSYS1_bw_meter_status_10_0	((UINT32P)(IMGSYS1_DFP_BASE+0x30c))
#define IMGSYS1_bw_meter_status_11_0	((UINT32P)(IMGSYS1_DFP_BASE+0x310))
#define IMGSYS1_bw_meter_status_12_0	((UINT32P)(IMGSYS1_DFP_BASE+0x314))

// APB Module imgsys
#define IMGSYS_BASE (0x15020000)
#define IMG_CG_CON	((UINT32P)(IMGSYS_BASE+0x000))
#define IMG_CG_SET	((UINT32P)(IMGSYS_BASE+0x004))
#define IMG_CG_CLR	((UINT32P)(IMGSYS_BASE+0x008))
#define IMG_SW_RST	((UINT32P)(IMGSYS_BASE+0x00C))
#define IMG_SPARE0	((UINT32P)(IMGSYS_BASE+0x010))
#define IMG_SPARE1	((UINT32P)(IMGSYS_BASE+0x014))
#define IMG_SPARE2	((UINT32P)(IMGSYS_BASE+0x018))
#define IMG_SPARE3	((UINT32P)(IMGSYS_BASE+0x01C))
#define IMG_SPARE4	((UINT32P)(IMGSYS_BASE+0x020))
#define IMG_SPARE5	((UINT32P)(IMGSYS_BASE+0x024))
#define IMG_SPARE6	((UINT32P)(IMGSYS_BASE+0x028))
#define IMG_SPARE7	((UINT32P)(IMGSYS_BASE+0x02C))
#define IMG_DBG_SEL	((UINT32P)(IMGSYS_BASE+0x030))
#define IMG_MBIST_MODE0	((UINT32P)(IMGSYS_BASE+0x034))
#define IMG_MBIST_MODE1	((UINT32P)(IMGSYS_BASE+0x038))
#define IMG_MBIST_CTL	((UINT32P)(IMGSYS_BASE+0x03C))
#define IMG_MBIST_FAIL0	((UINT32P)(IMGSYS_BASE+0x040))
#define IMG_MBIST_FAIL1	((UINT32P)(IMGSYS_BASE+0x044))
#define IMG_MBIST_FAIL2	((UINT32P)(IMGSYS_BASE+0x048))
#define IMG_MBIST_FAIL3	((UINT32P)(IMGSYS_BASE+0x04C))
#define IMG_MBIST_FAIL4	((UINT32P)(IMGSYS_BASE+0x050))
#define IMG_MBIST_FAIL5	((UINT32P)(IMGSYS_BASE+0x054))
#define IMG_MBIST_FAIL6	((UINT32P)(IMGSYS_BASE+0x058))
#define IMG_MBIST_FAIL7	((UINT32P)(IMGSYS_BASE+0x05C))
#define IMG_MBIST_DONE0	((UINT32P)(IMGSYS_BASE+0x060))
#define IMG_MBIST_DONE1	((UINT32P)(IMGSYS_BASE+0x064))
#define IMG_SRAM_DELSEL0	((UINT32P)(IMGSYS_BASE+0x070))
#define IMG_SRAM_DELSEL1	((UINT32P)(IMGSYS_BASE+0x074))
#define IMG_SRAM_DELSEL2	((UINT32P)(IMGSYS_BASE+0x078))
#define IMG_SRAM_DELSEL3	((UINT32P)(IMGSYS_BASE+0x07C))
#define IMG_SRAM_DELSEL4	((UINT32P)(IMGSYS_BASE+0x080))
#define IMG_SRAM_DELSEL5	((UINT32P)(IMGSYS_BASE+0x084))
#define IMG_SRAM_DELSEL6	((UINT32P)(IMGSYS_BASE+0x088))
#define IMG_SRAM_DELSEL7	((UINT32P)(IMGSYS_BASE+0x08C))
#define IMG_SRAM_DELSEL8	((UINT32P)(IMGSYS_BASE+0x090))
#define IMG_SRAM_DELSEL9	((UINT32P)(IMGSYS_BASE+0x094))
#define IMG_SRAM_DELSEL10	((UINT32P)(IMGSYS_BASE+0x098))
#define IMG_SRAM_DELSEL11	((UINT32P)(IMGSYS_BASE+0x09C))
#define IMG_SRAM_DELSEL12	((UINT32P)(IMGSYS_BASE+0x0A0))
#define IMG_SRAM_DELSEL13	((UINT32P)(IMGSYS_BASE+0x0A4))
#define IMG_SRAM_DELSEL14	((UINT32P)(IMGSYS_BASE+0x0A8))
#define IMG_SRAM_DELSEL15	((UINT32P)(IMGSYS_BASE+0x0AC))
#define IMG_SRAM_DELSEL16	((UINT32P)(IMGSYS_BASE+0x0B0))
#define IMG_SRAM_DELSEL17	((UINT32P)(IMGSYS_BASE+0x0B4))
#define IMG_SRAM_DELSEL18	((UINT32P)(IMGSYS_BASE+0x0B8))
#define IMG_SRAM_DELSEL19	((UINT32P)(IMGSYS_BASE+0x0BC))
#define IMG_SRAM_DELSEL20	((UINT32P)(IMGSYS_BASE+0x0C0))
#define IMG_SRAM_DELSEL21	((UINT32P)(IMGSYS_BASE+0x0C4))
#define IMG_SRAM_DELSEL22	((UINT32P)(IMGSYS_BASE+0x0C8))
#define IMG_SRAM_DELSEL23	((UINT32P)(IMGSYS_BASE+0x0CC))
#define IMG_SRAM_DELSEL24	((UINT32P)(IMGSYS_BASE+0x0D0))
#define IMG_SRAM_DELSEL25	((UINT32P)(IMGSYS_BASE+0x0D4))
#define IMG_SRAM_DELSEL26	((UINT32P)(IMGSYS_BASE+0x0D8))
#define IMG_SRAM_DELSEL27	((UINT32P)(IMGSYS_BASE+0x0DC))
#define IMG_MB_RP_CON	((UINT32P)(IMGSYS_BASE+0x100))
#define IMG_MB_RP_OK0	((UINT32P)(IMGSYS_BASE+0x110))
#define IMG_MB_RP_OK1	((UINT32P)(IMGSYS_BASE+0x114))
#define IMG_MB_RP_OK2	((UINT32P)(IMGSYS_BASE+0x118))
#define IMG_MB_RP_OK3	((UINT32P)(IMGSYS_BASE+0x11C))
#define IMG_MB_RP_OK4	((UINT32P)(IMGSYS_BASE+0x120))
#define IMG_MB_RP_OK5	((UINT32P)(IMGSYS_BASE+0x124))
#define IMG_MB_RP_OK6	((UINT32P)(IMGSYS_BASE+0x128))
#define IMG_MB_RP_OK7	((UINT32P)(IMGSYS_BASE+0x12C))
#define IMG_MB_RP_OK8	((UINT32P)(IMGSYS_BASE+0x130))
#define IMG_MB_RP_FAIL0	((UINT32P)(IMGSYS_BASE+0x134))
#define IMG_MB_RP_FAIL1	((UINT32P)(IMGSYS_BASE+0x138))
#define IMG_MB_RP_FAIL2	((UINT32P)(IMGSYS_BASE+0x13C))
#define IMG_MB_RP_FAIL3	((UINT32P)(IMGSYS_BASE+0x140))
#define IMG_MB_RP_FAIL4	((UINT32P)(IMGSYS_BASE+0x144))
#define IMG_MB_RP_FAIL5	((UINT32P)(IMGSYS_BASE+0x148))
#define IMG_MB_RP_FAIL6	((UINT32P)(IMGSYS_BASE+0x14C))
#define IMG_MB_RP_FAIL7	((UINT32P)(IMGSYS_BASE+0x150))
#define IMG_MB_RP_FAIL8	((UINT32P)(IMGSYS_BASE+0x154))
#define IMG_MB_RP_PRE_FUSE0	((UINT32P)(IMGSYS_BASE+0x158))
#define IMG_MB_RP_PRE_FUSE1	((UINT32P)(IMGSYS_BASE+0x15C))
#define IMG_MBIST_FAIL8	((UINT32P)(IMGSYS_BASE+0x160))

// APB Module smi_larb
#define SMI_LARB5_BASE (0x15021000)
#define SMI_LARB5_STAT	((UINT32P)(SMI_LARB5_BASE+0x000))
#define SMI_LARB5_IRQ_EN	((UINT32P)(SMI_LARB5_BASE+0x004))
#define SMI_LARB5_IRQ_STATUS	((UINT32P)(SMI_LARB5_BASE+0x008))
#define SMI_LARB5_SLP_CON	((UINT32P)(SMI_LARB5_BASE+0x00c))
#define SMI_LARB5_CON	((UINT32P)(SMI_LARB5_BASE+0x010))
#define SMI_LARB5_CON_SET	((UINT32P)(SMI_LARB5_BASE+0x014))
#define SMI_LARB5_CON_CLR	((UINT32P)(SMI_LARB5_BASE+0x018))
#define SMI_LARB5_VC_PRI_MODE	((UINT32P)(SMI_LARB5_BASE+0x020))
#define SMI_LARB5_CMD_THRT_CON	((UINT32P)(SMI_LARB5_BASE+0x024))
#define SMI_LARB5_STARV_CON	((UINT32P)(SMI_LARB5_BASE+0x028))
#define SMI_LARB5_EMI_CON	((UINT32P)(SMI_LARB5_BASE+0x02c))
#define SMI_LARB5_SHARE_EN	((UINT32P)(SMI_LARB5_BASE+0x030))
#define SMI_LARB5_SW_FLAG	((UINT32P)(SMI_LARB5_BASE+0x040))
#define SMI_LARB5_OSTDL_EN	((UINT32P)(SMI_LARB5_BASE+0x060))
#define SMI_LARB5_OSTDL_SOFT_EN	((UINT32P)(SMI_LARB5_BASE+0x064))
#define SMI_LARB5_ULTRA_DIS	((UINT32P)(SMI_LARB5_BASE+0x070))
#define SMI_LARB5_PREULTRA_DIS	((UINT32P)(SMI_LARB5_BASE+0x074))
#define SMI_LARB5_FORCE_ULTRA	((UINT32P)(SMI_LARB5_BASE+0x078))
#define SMI_LARB5_FORCE_PREULTRA	((UINT32P)(SMI_LARB5_BASE+0x07c))
#define SMI_LARB5_SPM_ULTRA_MASK	((UINT32P)(SMI_LARB5_BASE+0x080))
#define SMI_LARB5_SPM_STA	((UINT32P)(SMI_LARB5_BASE+0x084))
#define SMI_LARB5_INT_MUX_SEL	((UINT32P)(SMI_LARB5_BASE+0x090))
#define SMI_LARB5_CMD_DET_CON	((UINT32P)(SMI_LARB5_BASE+0x094))
#define SMI_LARB5_SPEC_CMD_DET	((UINT32P)(SMI_LARB5_BASE+0x098))
#define SMI_LARB5_CRS4K_CMD_DET	((UINT32P)(SMI_LARB5_BASE+0x09c))
#define SMI_LARB5_EXT_GREQ_VIO	((UINT32P)(SMI_LARB5_BASE+0x0a0))
#define SMI_LARB5_INT_GREQ_VIO	((UINT32P)(SMI_LARB5_BASE+0x0a4))
#define SMI_LARB5_OSTD_UDF_VIO	((UINT32P)(SMI_LARB5_BASE+0x0a8))
#define SMI_LARB5_OSTD_CRS_VIO	((UINT32P)(SMI_LARB5_BASE+0x0ac))
#define SMI_LARB5_FIFO_STAT	((UINT32P)(SMI_LARB5_BASE+0x0b0))
#define SMI_LARB5_BUS_STAT	((UINT32P)(SMI_LARB5_BASE+0x0b4))
#define SMI_LARB5_CMD_THRT_STAT	((UINT32P)(SMI_LARB5_BASE+0x0b8))
#define SMI_LARB5_MON_REQ	((UINT32P)(SMI_LARB5_BASE+0x0bc))
#define SMI_LARB5_REQ_MASK	((UINT32P)(SMI_LARB5_BASE+0x0c0))
#define SMI_LARB5_REQ_DET	((UINT32P)(SMI_LARB5_BASE+0x0c4))
#define SMI_LARB5_EXT_ONGOING	((UINT32P)(SMI_LARB5_BASE+0x0c8))
#define SMI_LARB5_INT_ONGOING	((UINT32P)(SMI_LARB5_BASE+0x0cc))
#define SMI_LARB5_MISC_MON0	((UINT32P)(SMI_LARB5_BASE+0x0d0))
#define SMI_LARB5_ARB_MON0	((UINT32P)(SMI_LARB5_BASE+0x0d8))
#define SMI_LARB5_ARB_MON1	((UINT32P)(SMI_LARB5_BASE+0x0dc))
#define SMI_LARB5_DBG_CON	((UINT32P)(SMI_LARB5_BASE+0x0f0))
#define SMI_LARB5_TST_MODE	((UINT32P)(SMI_LARB5_BASE+0x0f4))
#define SMI_LARB5_WRR_PORT	((UINT32P)(SMI_LARB5_BASE+0x100))
#define SMI_LARB5_OSTDL_PORT	((UINT32P)(SMI_LARB5_BASE+0x200))
#define SMI_LARB5_OSTD_MON_PORT	((UINT32P)(SMI_LARB5_BASE+0x280))
#define SMI_LARB5_PINFO	((UINT32P)(SMI_LARB5_BASE+0x300))
#define SMI_LARB5_NON_SEC_CON	((UINT32P)(SMI_LARB5_BASE+0x380))
#define SMI_LARB5_MON_EN	((UINT32P)(SMI_LARB5_BASE+0x400))
#define SMI_LARB5_MON_CLR	((UINT32P)(SMI_LARB5_BASE+0x404))
#define SMI_LARB5_MON_PORT	((UINT32P)(SMI_LARB5_BASE+0x408))
#define SMI_LARB5_MON_CON	((UINT32P)(SMI_LARB5_BASE+0x40c))
#define SMI_LARB5_MON_ACT_CNT	((UINT32P)(SMI_LARB5_BASE+0x410))
#define SMI_LARB5_MON_REQ_CNT	((UINT32P)(SMI_LARB5_BASE+0x414))
#define SMI_LARB5_MON_BEAT_CNT	((UINT32P)(SMI_LARB5_BASE+0x418))
#define SMI_LARB5_MON_BYTE_CNT	((UINT32P)(SMI_LARB5_BASE+0x41c))
#define SMI_LARB5_MON_CP_CNT	((UINT32P)(SMI_LARB5_BASE+0x420))
#define SMI_LARB5_MON_DP_CNT	((UINT32P)(SMI_LARB5_BASE+0x424))
#define SMI_LARB5_MON_OSTD_CNT	((UINT32P)(SMI_LARB5_BASE+0x428))
#define SMI_LARB5_MON_CP_MAX	((UINT32P)(SMI_LARB5_BASE+0x430))
#define SMI_LARB5_MON_OSTD_MAX	((UINT32P)(SMI_LARB5_BASE+0x434))
#define SMI_LARB5_SEC_CON	((UINT32P)(SMI_LARB5_BASE+0xf80))

// APB Module dip1
#define DIP1_BASE (0x15022000)
#define DIP_A_CTL_START	((UINT32P)(DIP1_BASE+0x000))
#define DIP_A_CTL_YUV_EN	((UINT32P)(DIP1_BASE+0x004))
#define DIP_A_CTL_YUV2_EN	((UINT32P)(DIP1_BASE+0x008))
#define DIP_A_CTL_RGB_EN	((UINT32P)(DIP1_BASE+0x00C))
#define DIP_A_CTL_DMA_EN	((UINT32P)(DIP1_BASE+0x010))
#define DIP_A_CTL_FMT_SEL	((UINT32P)(DIP1_BASE+0x014))
#define DIP_A_CTL_PATH_SEL	((UINT32P)(DIP1_BASE+0x018))
#define DIP_A_CTL_MISC_SEL	((UINT32P)(DIP1_BASE+0x01C))
#define DIP_A_CTL_INT_EN	((UINT32P)(DIP1_BASE+0x020))
#define DIP_A_CTL_CQ_INT_EN	((UINT32P)(DIP1_BASE+0x024))
#define DIP_A_CTL_CQ_INT2_EN	((UINT32P)(DIP1_BASE+0x028))
#define DIP_A_CTL_CQ_INT3_EN	((UINT32P)(DIP1_BASE+0x02C))
#define DIP_A_CTL_INT_STATUS	((UINT32P)(DIP1_BASE+0x030))
#define DIP_A_CTL_CQ_INT_STATUS	((UINT32P)(DIP1_BASE+0x034))
#define DIP_A_CTL_CQ_INT2_STATUS	((UINT32P)(DIP1_BASE+0x038))
#define DIP_A_CTL_CQ_INT3_STATUS	((UINT32P)(DIP1_BASE+0x03C))
#define DIP_A_CTL_INT_STATUSX	((UINT32P)(DIP1_BASE+0x040))
#define DIP_A_CTL_CQ_INT_STATUSX	((UINT32P)(DIP1_BASE+0x044))
#define DIP_A_CTL_CQ_INT2_STATUSX	((UINT32P)(DIP1_BASE+0x048))
#define DIP_A_CTL_CQ_INT3_STATUSX	((UINT32P)(DIP1_BASE+0x04C))
#define DIP_A_CTL_TDR_CTL	((UINT32P)(DIP1_BASE+0x050))
#define DIP_A_CTL_TDR_TILE	((UINT32P)(DIP1_BASE+0x054))
#define DIP_A_CTL_TDR_TCM_EN	((UINT32P)(DIP1_BASE+0x058))
#define DIP_A_CTL_TDR_TCM2_EN	((UINT32P)(DIP1_BASE+0x05C))
#define DIP_A_CTL_TDR_EN_STATUS1	((UINT32P)(DIP1_BASE+0x060))
#define DIP_A_CTL_TDR_EN_STATUS2	((UINT32P)(DIP1_BASE+0x064))
#define DIP_A_CTL_TDR_DBG_STATUS	((UINT32P)(DIP1_BASE+0x068))
#define DIP_A_CTL_SW_CTL	((UINT32P)(DIP1_BASE+0x06C))
#define DIP_A_CTL_SPARE0	((UINT32P)(DIP1_BASE+0x070))
#define DIP_A_CTL_SPARE1	((UINT32P)(DIP1_BASE+0x074))
#define DIP_A_CTL_SPARE2	((UINT32P)(DIP1_BASE+0x078))
#define DIP_A_CTL_DONE_SEL	((UINT32P)(DIP1_BASE+0x07C))
#define DIP_A_CTL_DBG_SET	((UINT32P)(DIP1_BASE+0x080))
#define DIP_A_CTL_DBG_PORT	((UINT32P)(DIP1_BASE+0x084))
#define DIP_A_CTL_DATE_CODE	((UINT32P)(DIP1_BASE+0x088))
#define DIP_A_CTL_PROJ_CODE	((UINT32P)(DIP1_BASE+0x08C))
#define DIP_A_CTL_YUV_DCM_DIS	((UINT32P)(DIP1_BASE+0x090))
#define DIP_A_CTL_YUV2_DCM_DIS	((UINT32P)(DIP1_BASE+0x094))
#define DIP_A_CTL_RGB_DCM_DIS	((UINT32P)(DIP1_BASE+0x098))
#define DIP_A_CTL_DMA_DCM_DIS	((UINT32P)(DIP1_BASE+0x09C))
#define DIP_A_CTL_TOP_DCM_DIS	((UINT32P)(DIP1_BASE+0x0A0))
#define DIP_A_CTL_YUV_DCM_STATUS	((UINT32P)(DIP1_BASE+0x0A4))
#define DIP_A_CTL_YUV2_DCM_STATUS	((UINT32P)(DIP1_BASE+0x0A8))
#define DIP_A_CTL_RGB_DCM_STATUS	((UINT32P)(DIP1_BASE+0x0AC))
#define DIP_A_CTL_DMA_DCM_STATUS	((UINT32P)(DIP1_BASE+0x0B0))
#define DIP_A_CTL_TOP_DCM_STATUS	((UINT32P)(DIP1_BASE+0x0B4))
#define DIP_A_CTL_YUV_REQ_STATUS	((UINT32P)(DIP1_BASE+0x0B8))
#define DIP_A_CTL_YUV2_REQ_STATUS	((UINT32P)(DIP1_BASE+0x0BC))
#define DIP_A_CTL_RGB_REQ_STATUS	((UINT32P)(DIP1_BASE+0x0C0))
#define DIP_A_CTL_DMA_REQ_STATUS	((UINT32P)(DIP1_BASE+0x0C4))
#define DIP_A_CTL_YUV_RDY_STATUS	((UINT32P)(DIP1_BASE+0x0C8))
#define DIP_A_CTL_YUV2_RDY_STATUS	((UINT32P)(DIP1_BASE+0x0CC))
#define DIP_A_CTL_RGB_RDY_STATUS	((UINT32P)(DIP1_BASE+0x0D0))
#define DIP_A_CTL_DMA_RDY_STATUS	((UINT32P)(DIP1_BASE+0x0D4))
#define DIP_A_CTL_TOP_REQ_STATUS	((UINT32P)(DIP1_BASE+0x0D8))
#define DIP_A_CTL_TOP_RDY_STATUS	((UINT32P)(DIP1_BASE+0x0DC))
#define DIP_A_CQ_EN	((UINT32P)(DIP1_BASE+0x100))
#define DIP_A_CQ_THR0_CTL	((UINT32P)(DIP1_BASE+0x104))
#define DIP_A_CQ_THR0_BASEADDR	((UINT32P)(DIP1_BASE+0x108))
#define DIP_A_CQ_THR0_DESC_SIZE	((UINT32P)(DIP1_BASE+0x10C))
#define DIP_A_CQ_THR1_CTL	((UINT32P)(DIP1_BASE+0x110))
#define DIP_A_CQ_THR1_BASEADDR	((UINT32P)(DIP1_BASE+0x114))
#define DIP_A_CQ_THR1_DESC_SIZE	((UINT32P)(DIP1_BASE+0x118))
#define DIP_A_CQ_THR2_CTL	((UINT32P)(DIP1_BASE+0x11C))
#define DIP_A_CQ_THR2_BASEADDR	((UINT32P)(DIP1_BASE+0x120))
#define DIP_A_CQ_THR2_DESC_SIZE	((UINT32P)(DIP1_BASE+0x124))
#define DIP_A_CQ_THR3_CTL	((UINT32P)(DIP1_BASE+0x128))
#define DIP_A_CQ_THR3_BASEADDR	((UINT32P)(DIP1_BASE+0x12C))
#define DIP_A_CQ_THR3_DESC_SIZE	((UINT32P)(DIP1_BASE+0x130))
#define DIP_A_CQ_THR4_CTL	((UINT32P)(DIP1_BASE+0x134))
#define DIP_A_CQ_THR4_BASEADDR	((UINT32P)(DIP1_BASE+0x138))
#define DIP_A_CQ_THR4_DESC_SIZE	((UINT32P)(DIP1_BASE+0x13C))
#define DIP_A_CQ_THR5_CTL	((UINT32P)(DIP1_BASE+0x140))
#define DIP_A_CQ_THR5_BASEADDR	((UINT32P)(DIP1_BASE+0x144))
#define DIP_A_CQ_THR5_DESC_SIZE	((UINT32P)(DIP1_BASE+0x148))
#define DIP_A_CQ_THR6_CTL	((UINT32P)(DIP1_BASE+0x14C))
#define DIP_A_CQ_THR6_BASEADDR	((UINT32P)(DIP1_BASE+0x150))
#define DIP_A_CQ_THR6_DESC_SIZE	((UINT32P)(DIP1_BASE+0x154))
#define DIP_A_CQ_THR7_CTL	((UINT32P)(DIP1_BASE+0x158))
#define DIP_A_CQ_THR7_BASEADDR	((UINT32P)(DIP1_BASE+0x15C))
#define DIP_A_CQ_THR7_DESC_SIZE	((UINT32P)(DIP1_BASE+0x160))
#define DIP_A_CQ_THR8_CTL	((UINT32P)(DIP1_BASE+0x164))
#define DIP_A_CQ_THR8_BASEADDR	((UINT32P)(DIP1_BASE+0x168))
#define DIP_A_CQ_THR8_DESC_SIZE	((UINT32P)(DIP1_BASE+0x16C))
#define DIP_A_CQ_THR9_CTL	((UINT32P)(DIP1_BASE+0x170))
#define DIP_A_CQ_THR9_BASEADDR	((UINT32P)(DIP1_BASE+0x174))
#define DIP_A_CQ_THR9_DESC_SIZE	((UINT32P)(DIP1_BASE+0x178))
#define DIP_A_CQ_THR10_CTL	((UINT32P)(DIP1_BASE+0x17C))
#define DIP_A_CQ_THR10_BASEADDR	((UINT32P)(DIP1_BASE+0x180))
#define DIP_A_CQ_THR10_DESC_SIZE	((UINT32P)(DIP1_BASE+0x184))
#define DIP_A_CQ_THR11_CTL	((UINT32P)(DIP1_BASE+0x188))
#define DIP_A_CQ_THR11_BASEADDR	((UINT32P)(DIP1_BASE+0x18C))
#define DIP_A_CQ_THR11_DESC_SIZE	((UINT32P)(DIP1_BASE+0x190))
#define DIP_A_CQ_THR12_CTL	((UINT32P)(DIP1_BASE+0x194))
#define DIP_A_CQ_THR12_BASEADDR	((UINT32P)(DIP1_BASE+0x198))
#define DIP_A_CQ_THR12_DESC_SIZE	((UINT32P)(DIP1_BASE+0x19C))
#define DIP_A_CQ_THR13_CTL	((UINT32P)(DIP1_BASE+0x1A0))
#define DIP_A_CQ_THR13_BASEADDR	((UINT32P)(DIP1_BASE+0x1A4))
#define DIP_A_CQ_THR13_DESC_SIZE	((UINT32P)(DIP1_BASE+0x1A8))
#define DIP_A_CQ_THR14_CTL	((UINT32P)(DIP1_BASE+0x1AC))
#define DIP_A_CQ_THR14_BASEADDR	((UINT32P)(DIP1_BASE+0x1B0))
#define DIP_A_CQ_THR14_DESC_SIZE	((UINT32P)(DIP1_BASE+0x1B4))
#define DIP_A_CQ_THR15_CTL	((UINT32P)(DIP1_BASE+0x1B8))
#define DIP_A_CQ_THR15_BASEADDR	((UINT32P)(DIP1_BASE+0x1BC))
#define DIP_A_CQ_THR15_DESC_SIZE	((UINT32P)(DIP1_BASE+0x1C0))
#define DIP_A_CQ_THR16_CTL	((UINT32P)(DIP1_BASE+0x1C4))
#define DIP_A_CQ_THR16_BASEADDR	((UINT32P)(DIP1_BASE+0x1C8))
#define DIP_A_CQ_THR16_DESC_SIZE	((UINT32P)(DIP1_BASE+0x1CC))
#define DIP_A_CQ_THR17_CTL	((UINT32P)(DIP1_BASE+0x1D0))
#define DIP_A_CQ_THR17_BASEADDR	((UINT32P)(DIP1_BASE+0x1D4))
#define DIP_A_CQ_THR17_DESC_SIZE	((UINT32P)(DIP1_BASE+0x1D8))
#define DIP_A_CQ_THR18_CTL	((UINT32P)(DIP1_BASE+0x1DC))
#define DIP_A_CQ_THR18_BASEADDR	((UINT32P)(DIP1_BASE+0x1E0))
#define DIP_A_CQ_THR18_DESC_SIZE	((UINT32P)(DIP1_BASE+0x1E4))
#define DIP_A_DMA_SOFT_RSTSTAT	((UINT32P)(DIP1_BASE+0x200))
#define DIP_A_TDRI_BASE_ADDR	((UINT32P)(DIP1_BASE+0x204))
#define DIP_A_TDRI_OFST_ADDR	((UINT32P)(DIP1_BASE+0x208))
#define DIP_A_TDRI_XSIZE	((UINT32P)(DIP1_BASE+0x20C))
#define DIP_A_VERTICAL_FLIP_EN	((UINT32P)(DIP1_BASE+0x210))
#define DIP_A_DMA_SOFT_RESET	((UINT32P)(DIP1_BASE+0x214))
#define DIP_A_LAST_ULTRA_EN	((UINT32P)(DIP1_BASE+0x218))
#define DIP_A_SPECIAL_FUN_EN	((UINT32P)(DIP1_BASE+0x21C))
#define DIP_A_IMG2O_BASE_ADDR	((UINT32P)(DIP1_BASE+0x230))
#define DIP_A_IMG2O_OFST_ADDR	((UINT32P)(DIP1_BASE+0x238))
#define DIP_A_IMG2O_XSIZE	((UINT32P)(DIP1_BASE+0x240))
#define DIP_A_IMG2O_YSIZE	((UINT32P)(DIP1_BASE+0x244))
#define DIP_A_IMG2O_STRIDE	((UINT32P)(DIP1_BASE+0x248))
#define DIP_A_IMG2O_CON	((UINT32P)(DIP1_BASE+0x24C))
#define DIP_A_IMG2O_CON2	((UINT32P)(DIP1_BASE+0x250))
#define DIP_A_IMG2O_CON3	((UINT32P)(DIP1_BASE+0x254))
#define DIP_A_IMG2O_CROP	((UINT32P)(DIP1_BASE+0x258))
#define DIP_A_IMG2BO_BASE_ADDR	((UINT32P)(DIP1_BASE+0x260))
#define DIP_A_IMG2BO_OFST_ADDR	((UINT32P)(DIP1_BASE+0x268))
#define DIP_A_IMG2BO_XSIZE	((UINT32P)(DIP1_BASE+0x270))
#define DIP_A_IMG2BO_YSIZE	((UINT32P)(DIP1_BASE+0x274))
#define DIP_A_IMG2BO_STRIDE	((UINT32P)(DIP1_BASE+0x278))
#define DIP_A_IMG2BO_CON	((UINT32P)(DIP1_BASE+0x27C))
#define DIP_A_IMG2BO_CON2	((UINT32P)(DIP1_BASE+0x280))
#define DIP_A_IMG2BO_CON3	((UINT32P)(DIP1_BASE+0x284))
#define DIP_A_IMG2BO_CROP	((UINT32P)(DIP1_BASE+0x288))
#define DIP_A_IMG3O_BASE_ADDR	((UINT32P)(DIP1_BASE+0x290))
#define DIP_A_IMG3O_OFST_ADDR	((UINT32P)(DIP1_BASE+0x298))
#define DIP_A_IMG3O_XSIZE	((UINT32P)(DIP1_BASE+0x2A0))
#define DIP_A_IMG3O_YSIZE	((UINT32P)(DIP1_BASE+0x2A4))
#define DIP_A_IMG3O_STRIDE	((UINT32P)(DIP1_BASE+0x2A8))
#define DIP_A_IMG3O_CON	((UINT32P)(DIP1_BASE+0x2AC))
#define DIP_A_IMG3O_CON2	((UINT32P)(DIP1_BASE+0x2B0))
#define DIP_A_IMG3O_CON3	((UINT32P)(DIP1_BASE+0x2B4))
#define DIP_A_IMG3O_CROP	((UINT32P)(DIP1_BASE+0x2B8))
#define DIP_A_IMG3BO_BASE_ADDR	((UINT32P)(DIP1_BASE+0x2C0))
#define DIP_A_IMG3BO_OFST_ADDR	((UINT32P)(DIP1_BASE+0x2C8))
#define DIP_A_IMG3BO_XSIZE	((UINT32P)(DIP1_BASE+0x2D0))
#define DIP_A_IMG3BO_YSIZE	((UINT32P)(DIP1_BASE+0x2D4))
#define DIP_A_IMG3BO_STRIDE	((UINT32P)(DIP1_BASE+0x2D8))
#define DIP_A_IMG3BO_CON	((UINT32P)(DIP1_BASE+0x2DC))
#define DIP_A_IMG3BO_CON2	((UINT32P)(DIP1_BASE+0x2E0))
#define DIP_A_IMG3BO_CON3	((UINT32P)(DIP1_BASE+0x2E4))
#define DIP_A_IMG3BO_CROP	((UINT32P)(DIP1_BASE+0x2E8))
#define DIP_A_IMG3CO_BASE_ADDR	((UINT32P)(DIP1_BASE+0x2F0))
#define DIP_A_IMG3CO_OFST_ADDR	((UINT32P)(DIP1_BASE+0x2F8))
#define DIP_A_IMG3CO_XSIZE	((UINT32P)(DIP1_BASE+0x300))
#define DIP_A_IMG3CO_YSIZE	((UINT32P)(DIP1_BASE+0x304))
#define DIP_A_IMG3CO_STRIDE	((UINT32P)(DIP1_BASE+0x308))
#define DIP_A_IMG3CO_CON	((UINT32P)(DIP1_BASE+0x30C))
#define DIP_A_IMG3CO_CON2	((UINT32P)(DIP1_BASE+0x310))
#define DIP_A_IMG3CO_CON3	((UINT32P)(DIP1_BASE+0x314))
#define DIP_A_IMG3CO_CROP	((UINT32P)(DIP1_BASE+0x318))
#define DIP_A_FEO_BASE_ADDR	((UINT32P)(DIP1_BASE+0x320))
#define DIP_A_FEO_OFST_ADDR	((UINT32P)(DIP1_BASE+0x328))
#define DIP_A_FEO_XSIZE	((UINT32P)(DIP1_BASE+0x330))
#define DIP_A_FEO_YSIZE	((UINT32P)(DIP1_BASE+0x334))
#define DIP_A_FEO_STRIDE	((UINT32P)(DIP1_BASE+0x338))
#define DIP_A_FEO_CON	((UINT32P)(DIP1_BASE+0x33C))
#define DIP_A_FEO_CON2	((UINT32P)(DIP1_BASE+0x340))
#define DIP_A_FEO_CON3	((UINT32P)(DIP1_BASE+0x344))
#define DIP_A_MFBO_BASE_ADDR	((UINT32P)(DIP1_BASE+0x350))
#define DIP_A_MFBO_OFST_ADDR	((UINT32P)(DIP1_BASE+0x358))
#define DIP_A_MFBO_XSIZE	((UINT32P)(DIP1_BASE+0x360))
#define DIP_A_MFBO_YSIZE	((UINT32P)(DIP1_BASE+0x364))
#define DIP_A_MFBO_STRIDE	((UINT32P)(DIP1_BASE+0x368))
#define DIP_A_MFBO_CON	((UINT32P)(DIP1_BASE+0x36C))
#define DIP_A_MFBO_CON2	((UINT32P)(DIP1_BASE+0x370))
#define DIP_A_MFBO_CON3	((UINT32P)(DIP1_BASE+0x374))
#define DIP_A_MFBO_CROP	((UINT32P)(DIP1_BASE+0x378))
#define DIP_A_IMGI_BASE_ADDR	((UINT32P)(DIP1_BASE+0x400))
#define DIP_A_IMGI_OFST_ADDR	((UINT32P)(DIP1_BASE+0x408))
#define DIP_A_IMGI_XSIZE	((UINT32P)(DIP1_BASE+0x410))
#define DIP_A_IMGI_YSIZE	((UINT32P)(DIP1_BASE+0x414))
#define DIP_A_IMGI_STRIDE	((UINT32P)(DIP1_BASE+0x418))
#define DIP_A_IMGI_CON	((UINT32P)(DIP1_BASE+0x41C))
#define DIP_A_IMGI_CON2	((UINT32P)(DIP1_BASE+0x420))
#define DIP_A_IMGI_CON3	((UINT32P)(DIP1_BASE+0x424))
#define DIP_A_IMGBI_BASE_ADDR	((UINT32P)(DIP1_BASE+0x430))
#define DIP_A_IMGBI_OFST_ADDR	((UINT32P)(DIP1_BASE+0x438))
#define DIP_A_IMGBI_XSIZE	((UINT32P)(DIP1_BASE+0x440))
#define DIP_A_IMGBI_YSIZE	((UINT32P)(DIP1_BASE+0x444))
#define DIP_A_IMGBI_STRIDE	((UINT32P)(DIP1_BASE+0x448))
#define DIP_A_IMGBI_CON	((UINT32P)(DIP1_BASE+0x44C))
#define DIP_A_IMGBI_CON2	((UINT32P)(DIP1_BASE+0x450))
#define DIP_A_IMGBI_CON3	((UINT32P)(DIP1_BASE+0x454))
#define DIP_A_IMGCI_BASE_ADDR	((UINT32P)(DIP1_BASE+0x460))
#define DIP_A_IMGCI_OFST_ADDR	((UINT32P)(DIP1_BASE+0x468))
#define DIP_A_IMGCI_XSIZE	((UINT32P)(DIP1_BASE+0x470))
#define DIP_A_IMGCI_YSIZE	((UINT32P)(DIP1_BASE+0x474))
#define DIP_A_IMGCI_STRIDE	((UINT32P)(DIP1_BASE+0x478))
#define DIP_A_IMGCI_CON	((UINT32P)(DIP1_BASE+0x47C))
#define DIP_A_IMGCI_CON2	((UINT32P)(DIP1_BASE+0x480))
#define DIP_A_IMGCI_CON3	((UINT32P)(DIP1_BASE+0x484))
#define DIP_A_VIPI_BASE_ADDR	((UINT32P)(DIP1_BASE+0x490))
#define DIP_A_VIPI_OFST_ADDR	((UINT32P)(DIP1_BASE+0x498))
#define DIP_A_VIPI_XSIZE	((UINT32P)(DIP1_BASE+0x4A0))
#define DIP_A_VIPI_YSIZE	((UINT32P)(DIP1_BASE+0x4A4))
#define DIP_A_VIPI_STRIDE	((UINT32P)(DIP1_BASE+0x4A8))
#define DIP_A_VIPI_CON	((UINT32P)(DIP1_BASE+0x4AC))
#define DIP_A_VIPI_CON2	((UINT32P)(DIP1_BASE+0x4B0))
#define DIP_A_VIPI_CON3	((UINT32P)(DIP1_BASE+0x4B4))
#define DIP_A_VIP2I_BASE_ADDR	((UINT32P)(DIP1_BASE+0x4C0))
#define DIP_A_VIP2I_OFST_ADDR	((UINT32P)(DIP1_BASE+0x4C8))
#define DIP_A_VIP2I_XSIZE	((UINT32P)(DIP1_BASE+0x4D0))
#define DIP_A_VIP2I_YSIZE	((UINT32P)(DIP1_BASE+0x4D4))
#define DIP_A_VIP2I_STRIDE	((UINT32P)(DIP1_BASE+0x4D8))
#define DIP_A_VIP2I_CON	((UINT32P)(DIP1_BASE+0x4DC))
#define DIP_A_VIP2I_CON2	((UINT32P)(DIP1_BASE+0x4E0))
#define DIP_A_VIP2I_CON3	((UINT32P)(DIP1_BASE+0x4E4))
#define DIP_A_VIP3I_BASE_ADDR	((UINT32P)(DIP1_BASE+0x4F0))
#define DIP_A_VIP3I_OFST_ADDR	((UINT32P)(DIP1_BASE+0x4F8))
#define DIP_A_VIP3I_XSIZE	((UINT32P)(DIP1_BASE+0x500))
#define DIP_A_VIP3I_YSIZE	((UINT32P)(DIP1_BASE+0x504))
#define DIP_A_VIP3I_STRIDE	((UINT32P)(DIP1_BASE+0x508))
#define DIP_A_VIP3I_CON	((UINT32P)(DIP1_BASE+0x50C))
#define DIP_A_VIP3I_CON2	((UINT32P)(DIP1_BASE+0x510))
#define DIP_A_VIP3I_CON3	((UINT32P)(DIP1_BASE+0x514))
#define DIP_A_DMGI_BASE_ADDR	((UINT32P)(DIP1_BASE+0x520))
#define DIP_A_DMGI_OFST_ADDR	((UINT32P)(DIP1_BASE+0x528))
#define DIP_A_DMGI_XSIZE	((UINT32P)(DIP1_BASE+0x530))
#define DIP_A_DMGI_YSIZE	((UINT32P)(DIP1_BASE+0x534))
#define DIP_A_DMGI_STRIDE	((UINT32P)(DIP1_BASE+0x538))
#define DIP_A_DMGI_CON	((UINT32P)(DIP1_BASE+0x53C))
#define DIP_A_DMGI_CON2	((UINT32P)(DIP1_BASE+0x540))
#define DIP_A_DMGI_CON3	((UINT32P)(DIP1_BASE+0x544))
#define DIP_A_DEPI_BASE_ADDR	((UINT32P)(DIP1_BASE+0x550))
#define DIP_A_DEPI_OFST_ADDR	((UINT32P)(DIP1_BASE+0x558))
#define DIP_A_DEPI_XSIZE	((UINT32P)(DIP1_BASE+0x560))
#define DIP_A_DEPI_YSIZE	((UINT32P)(DIP1_BASE+0x564))
#define DIP_A_DEPI_STRIDE	((UINT32P)(DIP1_BASE+0x568))
#define DIP_A_DEPI_CON	((UINT32P)(DIP1_BASE+0x56C))
#define DIP_A_DEPI_CON2	((UINT32P)(DIP1_BASE+0x570))
#define DIP_A_DEPI_CON3	((UINT32P)(DIP1_BASE+0x574))
#define DIP_A_LCEI_BASE_ADDR	((UINT32P)(DIP1_BASE+0x580))
#define DIP_A_LCEI_OFST_ADDR	((UINT32P)(DIP1_BASE+0x588))
#define DIP_A_LCEI_XSIZE	((UINT32P)(DIP1_BASE+0x590))
#define DIP_A_LCEI_YSIZE	((UINT32P)(DIP1_BASE+0x594))
#define DIP_A_LCEI_STRIDE	((UINT32P)(DIP1_BASE+0x598))
#define DIP_A_LCEI_CON	((UINT32P)(DIP1_BASE+0x59C))
#define DIP_A_LCEI_CON2	((UINT32P)(DIP1_BASE+0x5A0))
#define DIP_A_LCEI_CON3	((UINT32P)(DIP1_BASE+0x5A4))
#define DIP_A_UFDI_BASE_ADDR	((UINT32P)(DIP1_BASE+0x5B0))
#define DIP_A_UFDI_OFST_ADDR	((UINT32P)(DIP1_BASE+0x5B8))
#define DIP_A_UFDI_XSIZE	((UINT32P)(DIP1_BASE+0x5C0))
#define DIP_A_UFDI_YSIZE	((UINT32P)(DIP1_BASE+0x5C4))
#define DIP_A_UFDI_STRIDE	((UINT32P)(DIP1_BASE+0x5C8))
#define DIP_A_UFDI_CON	((UINT32P)(DIP1_BASE+0x5CC))
#define DIP_A_UFDI_CON2	((UINT32P)(DIP1_BASE+0x5D0))
#define DIP_A_UFDI_CON3	((UINT32P)(DIP1_BASE+0x5D4))
#define DIP_A_DMA_ERR_CTRL	((UINT32P)(DIP1_BASE+0x640))
#define DIP_A_IMG2O_ERR_STAT	((UINT32P)(DIP1_BASE+0x644))
#define DIP_A_IMG2BO_ERR_STAT	((UINT32P)(DIP1_BASE+0x648))
#define DIP_A_IMG3O_ERR_STAT	((UINT32P)(DIP1_BASE+0x64C))
#define DIP_A_IMG3BO_ERR_STAT	((UINT32P)(DIP1_BASE+0x650))
#define DIP_A_IMG3CO_ERR_STAT	((UINT32P)(DIP1_BASE+0x654))
#define DIP_A_FEO_ERR_STAT	((UINT32P)(DIP1_BASE+0x658))
#define DIP_A_MFBO_ERR_STAT	((UINT32P)(DIP1_BASE+0x65C))
#define DIP_A_IMGI_ERR_STAT	((UINT32P)(DIP1_BASE+0x660))
#define DIP_A_IMGBI_ERR_STAT	((UINT32P)(DIP1_BASE+0x664))
#define DIP_A_IMGCI_ERR_STAT	((UINT32P)(DIP1_BASE+0x668))
#define DIP_A_VIPI_ERR_STAT	((UINT32P)(DIP1_BASE+0x66C))
#define DIP_A_VIP2I_ERR_STAT	((UINT32P)(DIP1_BASE+0x670))
#define DIP_A_VIP3I_ERR_STAT	((UINT32P)(DIP1_BASE+0x674))
#define DIP_A_DMGI_ERR_STAT	((UINT32P)(DIP1_BASE+0x678))
#define DIP_A_DEPI_ERR_STAT	((UINT32P)(DIP1_BASE+0x67C))
#define DIP_A_LCEI_ERR_STAT	((UINT32P)(DIP1_BASE+0x680))
#define DIP_A_UFDI_ERR_STAT	((UINT32P)(DIP1_BASE+0x684))
#define DIP_A_DMA_DEBUG_ADDR	((UINT32P)(DIP1_BASE+0x6A0))
#define DIP_A_DMA_RSV1	((UINT32P)(DIP1_BASE+0x6A4))
#define DIP_A_DMA_RSV2	((UINT32P)(DIP1_BASE+0x6A8))
#define DIP_A_DMA_RSV3	((UINT32P)(DIP1_BASE+0x6AC))
#define DIP_A_DMA_RSV4	((UINT32P)(DIP1_BASE+0x6B0))
#define DIP_A_DMA_RSV5	((UINT32P)(DIP1_BASE+0x6B4))
#define DIP_A_DMA_RSV6	((UINT32P)(DIP1_BASE+0x6B8))
#define DIP_A_DMA_DEBUG_SEL	((UINT32P)(DIP1_BASE+0x6BC))
#define DIP_A_DMA_BW_SELF_TEST	((UINT32P)(DIP1_BASE+0x6C0))
#define DIP_A_UFD_CON	((UINT32P)(DIP1_BASE+0x700))
#define DIP_A_UFD_SIZE_CON	((UINT32P)(DIP1_BASE+0x704))
#define DIP_A_UFD_AU_CON	((UINT32P)(DIP1_BASE+0x708))
#define DIP_A_UFD_CROP_CON1	((UINT32P)(DIP1_BASE+0x70C))
#define DIP_A_UFD_CROP_CON2	((UINT32P)(DIP1_BASE+0x710))
#define DIP_A_PGN_SATU_1	((UINT32P)(DIP1_BASE+0x720))
#define DIP_A_PGN_SATU_2	((UINT32P)(DIP1_BASE+0x724))
#define DIP_A_PGN_GAIN_1	((UINT32P)(DIP1_BASE+0x728))
#define DIP_A_PGN_GAIN_2	((UINT32P)(DIP1_BASE+0x72C))
#define DIP_A_PGN_OFST_1	((UINT32P)(DIP1_BASE+0x730))
#define DIP_A_PGN_OFST_2	((UINT32P)(DIP1_BASE+0x734))
#define DIP_A_SL2_CEN	((UINT32P)(DIP1_BASE+0x740))
#define DIP_A_SL2_RR_CON0	((UINT32P)(DIP1_BASE+0x744))
#define DIP_A_SL2_RR_CON1	((UINT32P)(DIP1_BASE+0x748))
#define DIP_A_SL2_GAIN	((UINT32P)(DIP1_BASE+0x74C))
#define DIP_A_SL2_RZ	((UINT32P)(DIP1_BASE+0x750))
#define DIP_A_SL2_XOFF	((UINT32P)(DIP1_BASE+0x754))
#define DIP_A_SL2_YOFF	((UINT32P)(DIP1_BASE+0x758))
#define DIP_A_SL2_SLP_CON0	((UINT32P)(DIP1_BASE+0x75C))
#define DIP_A_SL2_SLP_CON1	((UINT32P)(DIP1_BASE+0x760))
#define DIP_A_SL2_SLP_CON2	((UINT32P)(DIP1_BASE+0x764))
#define DIP_A_SL2_SLP_CON3	((UINT32P)(DIP1_BASE+0x768))
#define DIP_A_SL2_SIZE	((UINT32P)(DIP1_BASE+0x76C))
#define DIP_A_UDM_INTP_CRS	((UINT32P)(DIP1_BASE+0x780))
#define DIP_A_UDM_INTP_NAT	((UINT32P)(DIP1_BASE+0x784))
#define DIP_A_UDM_INTP_AUG	((UINT32P)(DIP1_BASE+0x788))
#define DIP_A_UDM_LUMA_LUT1	((UINT32P)(DIP1_BASE+0x78C))
#define DIP_A_UDM_LUMA_LUT2	((UINT32P)(DIP1_BASE+0x790))
#define DIP_A_UDM_SL_CTL	((UINT32P)(DIP1_BASE+0x794))
#define DIP_A_UDM_HFTD_CTL	((UINT32P)(DIP1_BASE+0x798))
#define DIP_A_UDM_NR_STR	((UINT32P)(DIP1_BASE+0x79C))
#define DIP_A_UDM_NR_ACT	((UINT32P)(DIP1_BASE+0x7A0))
#define DIP_A_UDM_HF_STR	((UINT32P)(DIP1_BASE+0x7A4))
#define DIP_A_UDM_HF_ACT1	((UINT32P)(DIP1_BASE+0x7A8))
#define DIP_A_UDM_HF_ACT2	((UINT32P)(DIP1_BASE+0x7AC))
#define DIP_A_UDM_CLIP	((UINT32P)(DIP1_BASE+0x7B0))
#define DIP_A_UDM_DSB	((UINT32P)(DIP1_BASE+0x7B4))
#define DIP_A_UDM_TILE_EDGE	((UINT32P)(DIP1_BASE+0x7B8))
#define DIP_A_UDM_DSL	((UINT32P)(DIP1_BASE+0x7BC))
#define DIP_A_UDM_LR_RAT	((UINT32P)(DIP1_BASE+0x7C0))
#define DIP_A_UDM_SPARE_2	((UINT32P)(DIP1_BASE+0x7C4))
#define DIP_A_UDM_SPARE_3	((UINT32P)(DIP1_BASE+0x7C8))
#define DIP_A_G2G_CNV_1	((UINT32P)(DIP1_BASE+0x7F0))
#define DIP_A_G2G_CNV_2	((UINT32P)(DIP1_BASE+0x7F4))
#define DIP_A_G2G_CNV_3	((UINT32P)(DIP1_BASE+0x7F8))
#define DIP_A_G2G_CNV_4	((UINT32P)(DIP1_BASE+0x7FC))
#define DIP_A_G2G_CNV_5	((UINT32P)(DIP1_BASE+0x800))
#define DIP_A_G2G_CNV_6	((UINT32P)(DIP1_BASE+0x804))
#define DIP_A_G2G_CTRL	((UINT32P)(DIP1_BASE+0x808))
#define DIP_A_G2G_CFC	((UINT32P)(DIP1_BASE+0x80C))
#define DIP_A_G2C_CONV_0A	((UINT32P)(DIP1_BASE+0x840))
#define DIP_A_G2C_CONV_0B	((UINT32P)(DIP1_BASE+0x844))
#define DIP_A_G2C_CONV_1A	((UINT32P)(DIP1_BASE+0x848))
#define DIP_A_G2C_CONV_1B	((UINT32P)(DIP1_BASE+0x84C))
#define DIP_A_G2C_CONV_2A	((UINT32P)(DIP1_BASE+0x850))
#define DIP_A_G2C_CONV_2B	((UINT32P)(DIP1_BASE+0x854))
#define DIP_A_G2C_SHADE_CON_1	((UINT32P)(DIP1_BASE+0x858))
#define DIP_A_G2C_SHADE_CON_2	((UINT32P)(DIP1_BASE+0x85C))
#define DIP_A_G2C_SHADE_CON_3	((UINT32P)(DIP1_BASE+0x860))
#define DIP_A_G2C_SHADE_TAR	((UINT32P)(DIP1_BASE+0x864))
#define DIP_A_G2C_SHADE_SP	((UINT32P)(DIP1_BASE+0x868))
#define DIP_A_G2C_CFC_CON_1	((UINT32P)(DIP1_BASE+0x86C))
#define DIP_A_G2C_CFC_CON_2	((UINT32P)(DIP1_BASE+0x870))
#define DIP_A_C42_CON	((UINT32P)(DIP1_BASE+0x880))
#define DIP_A_SRZ3_CONTROL	((UINT32P)(DIP1_BASE+0x890))
#define DIP_A_SRZ3_IN_IMG	((UINT32P)(DIP1_BASE+0x894))
#define DIP_A_SRZ3_OUT_IMG	((UINT32P)(DIP1_BASE+0x898))
#define DIP_A_SRZ3_HORI_STEP	((UINT32P)(DIP1_BASE+0x89C))
#define DIP_A_SRZ3_VERT_STEP	((UINT32P)(DIP1_BASE+0x8A0))
#define DIP_A_SRZ3_HORI_INT_OFST	((UINT32P)(DIP1_BASE+0x8A4))
#define DIP_A_SRZ3_HORI_SUB_OFST	((UINT32P)(DIP1_BASE+0x8A8))
#define DIP_A_SRZ3_VERT_INT_OFST	((UINT32P)(DIP1_BASE+0x8AC))
#define DIP_A_SRZ3_VERT_SUB_OFST	((UINT32P)(DIP1_BASE+0x8B0))
#define DIP_A_SRZ4_CONTROL	((UINT32P)(DIP1_BASE+0x8C0))
#define DIP_A_SRZ4_IN_IMG	((UINT32P)(DIP1_BASE+0x8C4))
#define DIP_A_SRZ4_OUT_IMG	((UINT32P)(DIP1_BASE+0x8C8))
#define DIP_A_SRZ4_HORI_STEP	((UINT32P)(DIP1_BASE+0x8CC))
#define DIP_A_SRZ4_VERT_STEP	((UINT32P)(DIP1_BASE+0x8D0))
#define DIP_A_SRZ4_HORI_INT_OFST	((UINT32P)(DIP1_BASE+0x8D4))
#define DIP_A_SRZ4_HORI_SUB_OFST	((UINT32P)(DIP1_BASE+0x8D8))
#define DIP_A_SRZ4_VERT_INT_OFST	((UINT32P)(DIP1_BASE+0x8DC))
#define DIP_A_SRZ4_VERT_SUB_OFST	((UINT32P)(DIP1_BASE+0x8E0))
#define DIP_A_SRZ5_CONTROL	((UINT32P)(DIP1_BASE+0x8F0))
#define DIP_A_SRZ5_IN_IMG	((UINT32P)(DIP1_BASE+0x8F4))
#define DIP_A_SRZ5_OUT_IMG	((UINT32P)(DIP1_BASE+0x8F8))
#define DIP_A_SRZ5_HORI_STEP	((UINT32P)(DIP1_BASE+0x8FC))
#define DIP_A_SRZ5_VERT_STEP	((UINT32P)(DIP1_BASE+0x900))
#define DIP_A_SRZ5_HORI_INT_OFST	((UINT32P)(DIP1_BASE+0x904))
#define DIP_A_SRZ5_HORI_SUB_OFST	((UINT32P)(DIP1_BASE+0x908))
#define DIP_A_SRZ5_VERT_INT_OFST	((UINT32P)(DIP1_BASE+0x90C))
#define DIP_A_SRZ5_VERT_SUB_OFST	((UINT32P)(DIP1_BASE+0x910))
#define DIP_A_SEEE_CTRL	((UINT32P)(DIP1_BASE+0x990))
#define DIP_A_SEEE_CLIP_CTRL_1	((UINT32P)(DIP1_BASE+0x994))
#define DIP_A_SEEE_CLIP_CTRL_2	((UINT32P)(DIP1_BASE+0x998))
#define DIP_A_SEEE_CLIP_CTRL_3	((UINT32P)(DIP1_BASE+0x99C))
#define DIP_A_SEEE_BLND_CTRL_1	((UINT32P)(DIP1_BASE+0x9A0))
#define DIP_A_SEEE_BLND_CTRL_2	((UINT32P)(DIP1_BASE+0x9A4))
#define DIP_A_SEEE_GN_CTRL	((UINT32P)(DIP1_BASE+0x9A8))
#define DIP_A_SEEE_LUMA_CTRL_1	((UINT32P)(DIP1_BASE+0x9AC))
#define DIP_A_SEEE_LUMA_CTRL_2	((UINT32P)(DIP1_BASE+0x9B0))
#define DIP_A_SEEE_LUMA_CTRL_3	((UINT32P)(DIP1_BASE+0x9B4))
#define DIP_A_SEEE_LUMA_CTRL_4	((UINT32P)(DIP1_BASE+0x9B8))
#define DIP_A_SEEE_SLNK_CTRL_1	((UINT32P)(DIP1_BASE+0x9BC))
#define DIP_A_SEEE_SLNK_CTRL_2	((UINT32P)(DIP1_BASE+0x9C0))
#define DIP_A_SEEE_GLUT_CTRL_1	((UINT32P)(DIP1_BASE+0x9C4))
#define DIP_A_SEEE_GLUT_CTRL_2	((UINT32P)(DIP1_BASE+0x9C8))
#define DIP_A_SEEE_GLUT_CTRL_3	((UINT32P)(DIP1_BASE+0x9CC))
#define DIP_A_SEEE_GLUT_CTRL_4	((UINT32P)(DIP1_BASE+0x9D0))
#define DIP_A_SEEE_GLUT_CTRL_5	((UINT32P)(DIP1_BASE+0x9D4))
#define DIP_A_SEEE_GLUT_CTRL_6	((UINT32P)(DIP1_BASE+0x9D8))
#define DIP_A_SEEE_OUT_EDGE_CTRL	((UINT32P)(DIP1_BASE+0x9DC))
#define DIP_A_SEEE_SE_Y_CTRL	((UINT32P)(DIP1_BASE+0x9E0))
#define DIP_A_SEEE_SE_EDGE_CTRL_1	((UINT32P)(DIP1_BASE+0x9E4))
#define DIP_A_SEEE_SE_EDGE_CTRL_2	((UINT32P)(DIP1_BASE+0x9E8))
#define DIP_A_SEEE_SE_EDGE_CTRL_3	((UINT32P)(DIP1_BASE+0x9EC))
#define DIP_A_SEEE_SE_SPECL_CTRL	((UINT32P)(DIP1_BASE+0x9F0))
#define DIP_A_SEEE_SE_CORE_CTRL_1	((UINT32P)(DIP1_BASE+0x9F4))
#define DIP_A_SEEE_SE_CORE_CTRL_2	((UINT32P)(DIP1_BASE+0x9F8))
#define DIP_A_CAM_TNR_ENG_CON	((UINT32P)(DIP1_BASE+0xA30))
#define DIP_A_CAM_TNR_SIZ	((UINT32P)(DIP1_BASE+0xA34))
#define DIP_A_CAM_TNR_TILE_XY	((UINT32P)(DIP1_BASE+0xA38))
#define DIP_A_NR3D_ON_CON	((UINT32P)(DIP1_BASE+0xA3C))
#define DIP_A_NR3D_ON_OFF	((UINT32P)(DIP1_BASE+0xA40))
#define DIP_A_NR3D_ON_SIZ	((UINT32P)(DIP1_BASE+0xA44))
#define DIP_A_MDP_TNR_TNR_ENABLE	((UINT32P)(DIP1_BASE+0xA48))
#define DIP_A_MDP_TNR_FLT_CONFIG	((UINT32P)(DIP1_BASE+0xA4C))
#define DIP_A_MDP_TNR_FB_INFO1	((UINT32P)(DIP1_BASE+0xA50))
#define DIP_A_MDP_TNR_THR_1	((UINT32P)(DIP1_BASE+0xA54))
#define DIP_A_MDP_TNR_CURVE_1	((UINT32P)(DIP1_BASE+0xA58))
#define DIP_A_MDP_TNR_CURVE_2	((UINT32P)(DIP1_BASE+0xA5C))
#define DIP_A_MDP_TNR_CURVE_3	((UINT32P)(DIP1_BASE+0xA60))
#define DIP_A_MDP_TNR_CURVE_4	((UINT32P)(DIP1_BASE+0xA64))
#define DIP_A_MDP_TNR_CURVE_5	((UINT32P)(DIP1_BASE+0xA68))
#define DIP_A_MDP_TNR_CURVE_6	((UINT32P)(DIP1_BASE+0xA6C))
#define DIP_A_MDP_TNR_CURVE_7	((UINT32P)(DIP1_BASE+0xA70))
#define DIP_A_MDP_TNR_CURVE_8	((UINT32P)(DIP1_BASE+0xA74))
#define DIP_A_MDP_TNR_CURVE_9	((UINT32P)(DIP1_BASE+0xA78))
#define DIP_A_MDP_TNR_CURVE_10	((UINT32P)(DIP1_BASE+0xA7C))
#define DIP_A_MDP_TNR_CURVE_11	((UINT32P)(DIP1_BASE+0xA80))
#define DIP_A_MDP_TNR_CURVE_12	((UINT32P)(DIP1_BASE+0xA84))
#define DIP_A_MDP_TNR_CURVE_13	((UINT32P)(DIP1_BASE+0xA88))
#define DIP_A_MDP_TNR_CURVE_14	((UINT32P)(DIP1_BASE+0xA8C))
#define DIP_A_MDP_TNR_CURVE_15	((UINT32P)(DIP1_BASE+0xA90))
#define DIP_A_MDP_TNR_R2C_1	((UINT32P)(DIP1_BASE+0xA94))
#define DIP_A_MDP_TNR_R2C_2	((UINT32P)(DIP1_BASE+0xA98))
#define DIP_A_MDP_TNR_R2C_3	((UINT32P)(DIP1_BASE+0xA9C))
#define DIP_A_MDP_TNR_DBG_6	((UINT32P)(DIP1_BASE+0xAA0))
#define DIP_A_MDP_TNR_DBG_15	((UINT32P)(DIP1_BASE+0xAA4))
#define DIP_A_MDP_TNR_DBG_16	((UINT32P)(DIP1_BASE+0xAA8))
#define DIP_A_MDP_TNR_DEMO_1	((UINT32P)(DIP1_BASE+0xAAC))
#define DIP_A_MDP_TNR_DEMO_2	((UINT32P)(DIP1_BASE+0xAB0))
#define DIP_A_MDP_TNR_ATPG	((UINT32P)(DIP1_BASE+0xAB4))
#define DIP_A_MDP_TNR_DMY_0	((UINT32P)(DIP1_BASE+0xAB8))
#define DIP_A_MDP_TNR_DBG_17	((UINT32P)(DIP1_BASE+0xABC))
#define DIP_A_MDP_TNR_DBG_18	((UINT32P)(DIP1_BASE+0xAC0))
#define DIP_A_MDP_TNR_DBG_1	((UINT32P)(DIP1_BASE+0xAC4))
#define DIP_A_MDP_TNR_DBG_2	((UINT32P)(DIP1_BASE+0xAC8))
#define DIP_A_SL2B_CEN	((UINT32P)(DIP1_BASE+0xB30))
#define DIP_A_SL2B_RR_CON0	((UINT32P)(DIP1_BASE+0xB34))
#define DIP_A_SL2B_RR_CON1	((UINT32P)(DIP1_BASE+0xB38))
#define DIP_A_SL2B_GAIN	((UINT32P)(DIP1_BASE+0xB3C))
#define DIP_A_SL2B_RZ	((UINT32P)(DIP1_BASE+0xB40))
#define DIP_A_SL2B_XOFF	((UINT32P)(DIP1_BASE+0xB44))
#define DIP_A_SL2B_YOFF	((UINT32P)(DIP1_BASE+0xB48))
#define DIP_A_SL2B_SLP_CON0	((UINT32P)(DIP1_BASE+0xB4C))
#define DIP_A_SL2B_SLP_CON1	((UINT32P)(DIP1_BASE+0xB50))
#define DIP_A_SL2B_SLP_CON2	((UINT32P)(DIP1_BASE+0xB54))
#define DIP_A_SL2B_SLP_CON3	((UINT32P)(DIP1_BASE+0xB58))
#define DIP_A_SL2B_SIZE	((UINT32P)(DIP1_BASE+0xB5C))
#define DIP_A_SL2C_CEN	((UINT32P)(DIP1_BASE+0xB70))
#define DIP_A_SL2C_RR_CON0	((UINT32P)(DIP1_BASE+0xB74))
#define DIP_A_SL2C_RR_CON1	((UINT32P)(DIP1_BASE+0xB78))
#define DIP_A_SL2C_GAIN	((UINT32P)(DIP1_BASE+0xB7C))
#define DIP_A_SL2C_RZ	((UINT32P)(DIP1_BASE+0xB80))
#define DIP_A_SL2C_XOFF	((UINT32P)(DIP1_BASE+0xB84))
#define DIP_A_SL2C_YOFF	((UINT32P)(DIP1_BASE+0xB88))
#define DIP_A_SL2C_SLP_CON0	((UINT32P)(DIP1_BASE+0xB8C))
#define DIP_A_SL2C_SLP_CON1	((UINT32P)(DIP1_BASE+0xB90))
#define DIP_A_SL2C_SLP_CON2	((UINT32P)(DIP1_BASE+0xB94))
#define DIP_A_SL2C_SLP_CON3	((UINT32P)(DIP1_BASE+0xB98))
#define DIP_A_SL2C_SIZE	((UINT32P)(DIP1_BASE+0xB9C))
#define DIP_A_SRZ1_CONTROL	((UINT32P)(DIP1_BASE+0xBB0))
#define DIP_A_SRZ1_IN_IMG	((UINT32P)(DIP1_BASE+0xBB4))
#define DIP_A_SRZ1_OUT_IMG	((UINT32P)(DIP1_BASE+0xBB8))
#define DIP_A_SRZ1_HORI_STEP	((UINT32P)(DIP1_BASE+0xBBC))
#define DIP_A_SRZ1_VERT_STEP	((UINT32P)(DIP1_BASE+0xBC0))
#define DIP_A_SRZ1_HORI_INT_OFST	((UINT32P)(DIP1_BASE+0xBC4))
#define DIP_A_SRZ1_HORI_SUB_OFST	((UINT32P)(DIP1_BASE+0xBC8))
#define DIP_A_SRZ1_VERT_INT_OFST	((UINT32P)(DIP1_BASE+0xBCC))
#define DIP_A_SRZ1_VERT_SUB_OFST	((UINT32P)(DIP1_BASE+0xBD0))
#define DIP_A_SRZ2_CONTROL	((UINT32P)(DIP1_BASE+0xBE0))
#define DIP_A_SRZ2_IN_IMG	((UINT32P)(DIP1_BASE+0xBE4))
#define DIP_A_SRZ2_OUT_IMG	((UINT32P)(DIP1_BASE+0xBE8))
#define DIP_A_SRZ2_HORI_STEP	((UINT32P)(DIP1_BASE+0xBEC))
#define DIP_A_SRZ2_VERT_STEP	((UINT32P)(DIP1_BASE+0xBF0))
#define DIP_A_SRZ2_HORI_INT_OFST	((UINT32P)(DIP1_BASE+0xBF4))
#define DIP_A_SRZ2_HORI_SUB_OFST	((UINT32P)(DIP1_BASE+0xBF8))
#define DIP_A_SRZ2_VERT_INT_OFST	((UINT32P)(DIP1_BASE+0xBFC))
#define DIP_A_SRZ2_VERT_SUB_OFST	((UINT32P)(DIP1_BASE+0xC00))
#define DIP_A_CRZ_CONTROL	((UINT32P)(DIP1_BASE+0xC10))
#define DIP_A_CRZ_IN_IMG	((UINT32P)(DIP1_BASE+0xC14))
#define DIP_A_CRZ_OUT_IMG	((UINT32P)(DIP1_BASE+0xC18))
#define DIP_A_CRZ_HORI_STEP	((UINT32P)(DIP1_BASE+0xC1C))
#define DIP_A_CRZ_VERT_STEP	((UINT32P)(DIP1_BASE+0xC20))
#define DIP_A_CRZ_LUMA_HORI_INT_OFST	((UINT32P)(DIP1_BASE+0xC24))
#define DIP_A_CRZ_LUMA_HORI_SUB_OFST	((UINT32P)(DIP1_BASE+0xC28))
#define DIP_A_CRZ_LUMA_VERT_INT_OFST	((UINT32P)(DIP1_BASE+0xC2C))
#define DIP_A_CRZ_LUMA_VERT_SUB_OFST	((UINT32P)(DIP1_BASE+0xC30))
#define DIP_A_CRZ_CHRO_HORI_INT_OFST	((UINT32P)(DIP1_BASE+0xC34))
#define DIP_A_CRZ_CHRO_HORI_SUB_OFST	((UINT32P)(DIP1_BASE+0xC38))
#define DIP_A_CRZ_CHRO_VERT_INT_OFST	((UINT32P)(DIP1_BASE+0xC3C))
#define DIP_A_CRZ_CHRO_VERT_SUB_OFST	((UINT32P)(DIP1_BASE+0xC40))
#define DIP_A_CRZ_SPARE_1	((UINT32P)(DIP1_BASE+0xC44))
#define DIP_A_MIX1_CTRL_0	((UINT32P)(DIP1_BASE+0xC70))
#define DIP_A_MIX1_CTRL_1	((UINT32P)(DIP1_BASE+0xC74))
#define DIP_A_MIX1_SPARE	((UINT32P)(DIP1_BASE+0xC78))
#define DIP_A_MIX2_CTRL_0	((UINT32P)(DIP1_BASE+0xC80))
#define DIP_A_MIX2_CTRL_1	((UINT32P)(DIP1_BASE+0xC84))
#define DIP_A_MIX2_SPARE	((UINT32P)(DIP1_BASE+0xC88))
#define DIP_A_MIX3_CTRL_0	((UINT32P)(DIP1_BASE+0xC90))
#define DIP_A_MIX3_CTRL_1	((UINT32P)(DIP1_BASE+0xC94))
#define DIP_A_MIX3_SPARE	((UINT32P)(DIP1_BASE+0xC98))
#define DIP_A_SL2D_CEN	((UINT32P)(DIP1_BASE+0xCA0))
#define DIP_A_SL2D_RR_CON0	((UINT32P)(DIP1_BASE+0xCA4))
#define DIP_A_SL2D_RR_CON1	((UINT32P)(DIP1_BASE+0xCA8))
#define DIP_A_SL2D_GAIN	((UINT32P)(DIP1_BASE+0xCAC))
#define DIP_A_SL2D_RZ	((UINT32P)(DIP1_BASE+0xCB0))
#define DIP_A_SL2D_XOFF	((UINT32P)(DIP1_BASE+0xCB4))
#define DIP_A_SL2D_YOFF	((UINT32P)(DIP1_BASE+0xCB8))
#define DIP_A_SL2D_SLP_CON0	((UINT32P)(DIP1_BASE+0xCBC))
#define DIP_A_SL2D_SLP_CON1	((UINT32P)(DIP1_BASE+0xCC0))
#define DIP_A_SL2D_SLP_CON2	((UINT32P)(DIP1_BASE+0xCC4))
#define DIP_A_SL2D_SLP_CON3	((UINT32P)(DIP1_BASE+0xCC8))
#define DIP_A_SL2D_SIZE	((UINT32P)(DIP1_BASE+0xCCC))
#define DIP_A_SL2E_CEN	((UINT32P)(DIP1_BASE+0xCE0))
#define DIP_A_SL2E_RR_CON0	((UINT32P)(DIP1_BASE+0xCE4))
#define DIP_A_SL2E_RR_CON1	((UINT32P)(DIP1_BASE+0xCE8))
#define DIP_A_SL2E_GAIN	((UINT32P)(DIP1_BASE+0xCEC))
#define DIP_A_SL2E_RZ	((UINT32P)(DIP1_BASE+0xCF0))
#define DIP_A_SL2E_XOFF	((UINT32P)(DIP1_BASE+0xCF4))
#define DIP_A_SL2E_YOFF	((UINT32P)(DIP1_BASE+0xCF8))
#define DIP_A_SL2E_SLP_CON0	((UINT32P)(DIP1_BASE+0xCFC))
#define DIP_A_SL2E_SLP_CON1	((UINT32P)(DIP1_BASE+0xD00))
#define DIP_A_SL2E_SLP_CON2	((UINT32P)(DIP1_BASE+0xD04))
#define DIP_A_SL2E_SLP_CON3	((UINT32P)(DIP1_BASE+0xD08))
#define DIP_A_SL2E_SIZE	((UINT32P)(DIP1_BASE+0xD0C))
#define DIP_A_MDP_CROP_X	((UINT32P)(DIP1_BASE+0xD20))
#define DIP_A_MDP_CROP_Y	((UINT32P)(DIP1_BASE+0xD24))
#define DIP_A_ANR2_CON1	((UINT32P)(DIP1_BASE+0xD30))
#define DIP_A_ANR2_CON2	((UINT32P)(DIP1_BASE+0xD34))
#define DIP_A_ANR2_YAD1	((UINT32P)(DIP1_BASE+0xD38))
#define DIP_A_ANR2_Y4LUT1	((UINT32P)(DIP1_BASE+0xD40))
#define DIP_A_ANR2_Y4LUT2	((UINT32P)(DIP1_BASE+0xD44))
#define DIP_A_ANR2_Y4LUT3	((UINT32P)(DIP1_BASE+0xD48))
#define DIP_A_ANR2_L4LUT1	((UINT32P)(DIP1_BASE+0xD60))
#define DIP_A_ANR2_L4LUT2	((UINT32P)(DIP1_BASE+0xD64))
#define DIP_A_ANR2_L4LUT3	((UINT32P)(DIP1_BASE+0xD68))
#define DIP_A_ANR2_CAD	((UINT32P)(DIP1_BASE+0xD70))
#define DIP_A_ANR2_PTC	((UINT32P)(DIP1_BASE+0xD74))
#define DIP_A_ANR2_LCE	((UINT32P)(DIP1_BASE+0xD78))
#define DIP_A_ANR2_MED1	((UINT32P)(DIP1_BASE+0xD7C))
#define DIP_A_ANR2_MED2	((UINT32P)(DIP1_BASE+0xD80))
#define DIP_A_ANR2_MED3	((UINT32P)(DIP1_BASE+0xD84))
#define DIP_A_ANR2_MED4	((UINT32P)(DIP1_BASE+0xD88))
#define DIP_A_ANR2_MED5	((UINT32P)(DIP1_BASE+0xD8C))
#define DIP_A_CCR_RSV1	((UINT32P)(DIP1_BASE+0xD90))
#define DIP_A_ANR2_ACTC	((UINT32P)(DIP1_BASE+0xDA4))
#define DIP_A_ANR2_RSV1	((UINT32P)(DIP1_BASE+0xDA8))
#define DIP_A_ANR2_RSV2	((UINT32P)(DIP1_BASE+0xDAC))
#define DIP_A_CCR_CON	((UINT32P)(DIP1_BASE+0xDB0))
#define DIP_A_CCR_YLUT	((UINT32P)(DIP1_BASE+0xDB4))
#define DIP_A_CCR_UVLUT	((UINT32P)(DIP1_BASE+0xDB8))
#define DIP_A_CCR_YLUT2	((UINT32P)(DIP1_BASE+0xDBC))
#define DIP_A_CCR_SAT_CTRL	((UINT32P)(DIP1_BASE+0xDC0))
#define DIP_A_CCR_UVLUT_SP	((UINT32P)(DIP1_BASE+0xDC4))
#define DIP_A_CCR_HUE1	((UINT32P)(DIP1_BASE+0xDC8))
#define DIP_A_CCR_HUE2	((UINT32P)(DIP1_BASE+0xDCC))
#define DIP_A_CCR_HUE3	((UINT32P)(DIP1_BASE+0xDD0))
#define DIP_A_CCR_L4LUT1	((UINT32P)(DIP1_BASE+0xDD4))
#define DIP_A_CCR_L4LUT2	((UINT32P)(DIP1_BASE+0xDD8))
#define DIP_A_CCR_L4LUT3	((UINT32P)(DIP1_BASE+0xDDC))
#define DIP_A_BOK_CON	((UINT32P)(DIP1_BASE+0xDE0))
#define DIP_A_BOK_TUN	((UINT32P)(DIP1_BASE+0xDE4))
#define DIP_A_BOK_OFF	((UINT32P)(DIP1_BASE+0xDE8))
#define DIP_A_BOK_RSV1	((UINT32P)(DIP1_BASE+0xDEC))
#define DIP_A_ABF_CON1	((UINT32P)(DIP1_BASE+0xDF0))
#define DIP_A_ABF_CON2	((UINT32P)(DIP1_BASE+0xDF4))
#define DIP_A_ABF_RCON	((UINT32P)(DIP1_BASE+0xDF8))
#define DIP_A_ABF_YLUT	((UINT32P)(DIP1_BASE+0xDFC))
#define DIP_A_ABF_CXLUT	((UINT32P)(DIP1_BASE+0xE00))
#define DIP_A_ABF_CYLUT	((UINT32P)(DIP1_BASE+0xE04))
#define DIP_A_ABF_YSP	((UINT32P)(DIP1_BASE+0xE08))
#define DIP_A_ABF_CXSP	((UINT32P)(DIP1_BASE+0xE0C))
#define DIP_A_ABF_CYSP	((UINT32P)(DIP1_BASE+0xE10))
#define DIP_A_ABF_CLP	((UINT32P)(DIP1_BASE+0xE14))
#define DIP_A_ABF_DIFF	((UINT32P)(DIP1_BASE+0xE18))
#define DIP_A_ABF_RSV1	((UINT32P)(DIP1_BASE+0xE1C))
#define DIP_A_UNP_OFST	((UINT32P)(DIP1_BASE+0xE30))
#define DIP_A_C02_CON	((UINT32P)(DIP1_BASE+0xE40))
#define DIP_A_C02_CROP_CON1	((UINT32P)(DIP1_BASE+0xE44))
#define DIP_A_C02_CROP_CON2	((UINT32P)(DIP1_BASE+0xE48))
#define DIP_A_FE_CTRL1	((UINT32P)(DIP1_BASE+0xE50))
#define DIP_A_FE_IDX_CTRL	((UINT32P)(DIP1_BASE+0xE54))
#define DIP_A_FE_CROP_CTRL1	((UINT32P)(DIP1_BASE+0xE58))
#define DIP_A_FE_CROP_CTRL2	((UINT32P)(DIP1_BASE+0xE5C))
#define DIP_A_FE_CTRL2	((UINT32P)(DIP1_BASE+0xE60))
#define DIP_A_CRSP_CTRL	((UINT32P)(DIP1_BASE+0xE70))
#define DIP_A_CRSP_OUT_IMG	((UINT32P)(DIP1_BASE+0xE78))
#define DIP_A_CRSP_STEP_OFST	((UINT32P)(DIP1_BASE+0xE7C))
#define DIP_A_CRSP_CROP_X	((UINT32P)(DIP1_BASE+0xE80))
#define DIP_A_CRSP_CROP_Y	((UINT32P)(DIP1_BASE+0xE84))
#define DIP_A_C02B_CON	((UINT32P)(DIP1_BASE+0xE90))
#define DIP_A_C02B_CROP_CON1	((UINT32P)(DIP1_BASE+0xE94))
#define DIP_A_C02B_CROP_CON2	((UINT32P)(DIP1_BASE+0xE98))
#define DIP_A_C24_TILE_EDGE	((UINT32P)(DIP1_BASE+0xEA0))
#define DIP_A_C24B_TILE_EDGE	((UINT32P)(DIP1_BASE+0xEB0))
#define DIP_A_LCE25_CON	((UINT32P)(DIP1_BASE+0xEC0))
#define DIP_A_LCE25_ZR	((UINT32P)(DIP1_BASE+0xEC4))
#define DIP_A_LCE25_SLM_SIZE	((UINT32P)(DIP1_BASE+0xEC8))
#define DIP_A_LCE25_OFST	((UINT32P)(DIP1_BASE+0xECC))
#define DIP_A_LCE25_BIAS	((UINT32P)(DIP1_BASE+0xED0))
#define DIP_A_LCE25_IMAGE_SIZE	((UINT32P)(DIP1_BASE+0xED4))
#define DIP_A_LCE25_BIL_TH0	((UINT32P)(DIP1_BASE+0xED8))
#define DIP_A_LCE25_BIL_TH1	((UINT32P)(DIP1_BASE+0xEDC))
#define DIP_A_LCE25_TM_PARA0	((UINT32P)(DIP1_BASE+0xEE0))
#define DIP_A_LCE25_TM_PARA1	((UINT32P)(DIP1_BASE+0xEE4))
#define DIP_A_LCE25_TM_PARA2	((UINT32P)(DIP1_BASE+0xEE8))
#define DIP_A_LCE25_TM_PARA3	((UINT32P)(DIP1_BASE+0xEEC))
#define DIP_A_LCE25_TM_PARA4	((UINT32P)(DIP1_BASE+0xEF0))
#define DIP_A_LCE25_TM_PARA5	((UINT32P)(DIP1_BASE+0xEF4))
#define DIP_A_LCE25_TM_PARA6	((UINT32P)(DIP1_BASE+0xEF8))
#define DIP_A_FM_SIZE	((UINT32P)(DIP1_BASE+0xF40))
#define DIP_A_FM_TH_CON0	((UINT32P)(DIP1_BASE+0xF44))
#define DIP_A_FM_ACC_RES	((UINT32P)(DIP1_BASE+0xF48))
#define DIP_A_MFB_CON	((UINT32P)(DIP1_BASE+0xF60))
#define DIP_A_MFB_LL_CON1	((UINT32P)(DIP1_BASE+0xF64))
#define DIP_A_MFB_LL_CON2	((UINT32P)(DIP1_BASE+0xF68))
#define DIP_A_MFB_LL_CON3	((UINT32P)(DIP1_BASE+0xF6C))
#define DIP_A_MFB_LL_CON4	((UINT32P)(DIP1_BASE+0xF70))
#define DIP_A_MFB_EDGE	((UINT32P)(DIP1_BASE+0xF74))
#define DIP_A_MFB_LL_CON5	((UINT32P)(DIP1_BASE+0xF78))
#define DIP_A_MFB_LL_CON6	((UINT32P)(DIP1_BASE+0xF7C))
#define DIP_A_MFB_LL_CON7	((UINT32P)(DIP1_BASE+0xF80))
#define DIP_A_MFB_LL_CON8	((UINT32P)(DIP1_BASE+0xF84))
#define DIP_A_MFB_LL_CON9	((UINT32P)(DIP1_BASE+0xF88))
#define DIP_A_MFB_LL_CON10	((UINT32P)(DIP1_BASE+0xF8C))
#define DIP_A_MFB_MBD_CON0	((UINT32P)(DIP1_BASE+0xF90))
#define DIP_A_MFB_MBD_CON1	((UINT32P)(DIP1_BASE+0xF94))
#define DIP_A_MFB_MBD_CON2	((UINT32P)(DIP1_BASE+0xF98))
#define DIP_A_MFB_MBD_CON3	((UINT32P)(DIP1_BASE+0xF9C))
#define DIP_A_MFB_MBD_CON4	((UINT32P)(DIP1_BASE+0xFA0))
#define DIP_A_MFB_MBD_CON5	((UINT32P)(DIP1_BASE+0xFA4))
#define DIP_A_MFB_MBD_CON6	((UINT32P)(DIP1_BASE+0xFA8))
#define DIP_A_MFB_MBD_CON7	((UINT32P)(DIP1_BASE+0xFAC))
#define DIP_A_MFB_MBD_CON8	((UINT32P)(DIP1_BASE+0xFB0))
#define DIP_A_MFB_MBD_CON9	((UINT32P)(DIP1_BASE+0xFB4))
#define DIP_A_MFB_MBD_CON10	((UINT32P)(DIP1_BASE+0xFB8))
#define DIP_A_FLC_OFFST0	((UINT32P)(DIP1_BASE+0xFC0))
#define DIP_A_FLC_OFFST1	((UINT32P)(DIP1_BASE+0xFC4))
#define DIP_A_FLC_OFFST2	((UINT32P)(DIP1_BASE+0xFC8))
#define DIP_A_FLC_GAIN0	((UINT32P)(DIP1_BASE+0xFD0))
#define DIP_A_FLC_GAIN1	((UINT32P)(DIP1_BASE+0xFD4))
#define DIP_A_FLC_GAIN2	((UINT32P)(DIP1_BASE+0xFD8))
#define DIP_A_FLC2_OFFST0	((UINT32P)(DIP1_BASE+0xFE0))
#define DIP_A_FLC2_OFFST1	((UINT32P)(DIP1_BASE+0xFE4))
#define DIP_A_FLC2_OFFST2	((UINT32P)(DIP1_BASE+0xFE8))
#define DIP_A_FLC2_GAIN0	((UINT32P)(DIP1_BASE+0xFF0))
#define DIP_A_FLC2_GAIN1	((UINT32P)(DIP1_BASE+0xFF4))
#define DIP_A_FLC2_GAIN2	((UINT32P)(DIP1_BASE+0xFF8))

// APB Module dip2
#define DIP2_BASE (0x15023000)
#define DIP_A_GGM_LUT_RB	((UINT32P)(DIP2_BASE+0x000))
#define DIP_A_GGM_LUT_G	((UINT32P)(DIP2_BASE+0x240))
#define DIP_A_GGM_CTRL	((UINT32P)(DIP2_BASE+0x480))
#define DIP_A_PCA_TBL	((UINT32P)(DIP2_BASE+0x800))
#define DIP_A_PCA_CON1	((UINT32P)(DIP2_BASE+0xE00))
#define DIP_A_PCA_CON2	((UINT32P)(DIP2_BASE+0xE04))
#define DIP_A_PCA_CON3	((UINT32P)(DIP2_BASE+0xE08))
#define DIP_A_PCA_CON4	((UINT32P)(DIP2_BASE+0xE0C))
#define DIP_A_PCA_CON5	((UINT32P)(DIP2_BASE+0xE10))
#define DIP_A_PCA_CON6	((UINT32P)(DIP2_BASE+0xE14))
#define DIP_A_PCA_CON7	((UINT32P)(DIP2_BASE+0xE18))
#define DIP_A_OBC2_OFFST0	((UINT32P)(DIP2_BASE+0xE40))
#define DIP_A_OBC2_OFFST1	((UINT32P)(DIP2_BASE+0xE44))
#define DIP_A_OBC2_OFFST2	((UINT32P)(DIP2_BASE+0xE48))
#define DIP_A_OBC2_OFFST3	((UINT32P)(DIP2_BASE+0xE4C))
#define DIP_A_OBC2_GAIN0	((UINT32P)(DIP2_BASE+0xE50))
#define DIP_A_OBC2_GAIN1	((UINT32P)(DIP2_BASE+0xE54))
#define DIP_A_OBC2_GAIN2	((UINT32P)(DIP2_BASE+0xE58))
#define DIP_A_OBC2_GAIN3	((UINT32P)(DIP2_BASE+0xE5C))
#define DIP_A_BNR2_BPC_CON	((UINT32P)(DIP2_BASE+0xE70))
#define DIP_A_BNR2_BPC_TH1	((UINT32P)(DIP2_BASE+0xE74))
#define DIP_A_BNR2_BPC_TH2	((UINT32P)(DIP2_BASE+0xE78))
#define DIP_A_BNR2_BPC_TH3	((UINT32P)(DIP2_BASE+0xE7C))
#define DIP_A_BNR2_BPC_TH4	((UINT32P)(DIP2_BASE+0xE80))
#define DIP_A_BNR2_BPC_DTC	((UINT32P)(DIP2_BASE+0xE84))
#define DIP_A_BNR2_BPC_COR	((UINT32P)(DIP2_BASE+0xE88))
#define DIP_A_BNR2_BPC_TBLI1	((UINT32P)(DIP2_BASE+0xE8C))
#define DIP_A_BNR2_BPC_TBLI2	((UINT32P)(DIP2_BASE+0xE90))
#define DIP_A_BNR2_BPC_TH1_C	((UINT32P)(DIP2_BASE+0xE94))
#define DIP_A_BNR2_BPC_TH2_C	((UINT32P)(DIP2_BASE+0xE98))
#define DIP_A_BNR2_BPC_TH3_C	((UINT32P)(DIP2_BASE+0xE9C))
#define DIP_A_BNR2_NR1_CON	((UINT32P)(DIP2_BASE+0xEA0))
#define DIP_A_BNR2_NR1_CT_CON	((UINT32P)(DIP2_BASE+0xEA4))
#define DIP_A_BNR2_RSV1	((UINT32P)(DIP2_BASE+0xEA8))
#define DIP_A_BNR2_RSV2	((UINT32P)(DIP2_BASE+0xEAC))
#define DIP_A_BNR2_PDC_CON	((UINT32P)(DIP2_BASE+0xEB0))
#define DIP_A_BNR2_PDC_GAIN_L0	((UINT32P)(DIP2_BASE+0xEB4))
#define DIP_A_BNR2_PDC_GAIN_L1	((UINT32P)(DIP2_BASE+0xEB8))
#define DIP_A_BNR2_PDC_GAIN_L2	((UINT32P)(DIP2_BASE+0xEBC))
#define DIP_A_BNR2_PDC_GAIN_L3	((UINT32P)(DIP2_BASE+0xEC0))
#define DIP_A_BNR2_PDC_GAIN_L4	((UINT32P)(DIP2_BASE+0xEC4))
#define DIP_A_BNR2_PDC_GAIN_R0	((UINT32P)(DIP2_BASE+0xEC8))
#define DIP_A_BNR2_PDC_GAIN_R1	((UINT32P)(DIP2_BASE+0xECC))
#define DIP_A_BNR2_PDC_GAIN_R2	((UINT32P)(DIP2_BASE+0xED0))
#define DIP_A_BNR2_PDC_GAIN_R3	((UINT32P)(DIP2_BASE+0xED4))
#define DIP_A_BNR2_PDC_GAIN_R4	((UINT32P)(DIP2_BASE+0xED8))
#define DIP_A_BNR2_PDC_TH_GB	((UINT32P)(DIP2_BASE+0xEDC))
#define DIP_A_BNR2_PDC_TH_IA	((UINT32P)(DIP2_BASE+0xEE0))
#define DIP_A_BNR2_PDC_TH_HD	((UINT32P)(DIP2_BASE+0xEE4))
#define DIP_A_BNR2_PDC_SL	((UINT32P)(DIP2_BASE+0xEE8))
#define DIP_A_BNR2_PDC_POS	((UINT32P)(DIP2_BASE+0xEEC))
#define DIP_A_RMG2_HDR_CFG	((UINT32P)(DIP2_BASE+0xEF0))
#define DIP_A_RMG2_HDR_GAIN	((UINT32P)(DIP2_BASE+0xEF4))
#define DIP_A_RMG2_HDR_CFG2	((UINT32P)(DIP2_BASE+0xEF8))
#define DIP_A_RMM2_OSC	((UINT32P)(DIP2_BASE+0xF10))
#define DIP_A_RMM2_MC	((UINT32P)(DIP2_BASE+0xF14))
#define DIP_A_RMM2_REVG_1	((UINT32P)(DIP2_BASE+0xF18))
#define DIP_A_RMM2_REVG_2	((UINT32P)(DIP2_BASE+0xF1C))
#define DIP_A_RMM2_LEOS	((UINT32P)(DIP2_BASE+0xF20))
#define DIP_A_RMM2_MC2	((UINT32P)(DIP2_BASE+0xF24))
#define DIP_A_RMM2_DIFF_LB	((UINT32P)(DIP2_BASE+0xF28))
#define DIP_A_RMM2_MA	((UINT32P)(DIP2_BASE+0xF2C))
#define DIP_A_RMM2_TUNE	((UINT32P)(DIP2_BASE+0xF30))
#define DIP_A_RCP2_CROP_CON1	((UINT32P)(DIP2_BASE+0xF60))
#define DIP_A_RCP2_CROP_CON2	((UINT32P)(DIP2_BASE+0xF64))
#define DIP_A_LSC2_CTL1	((UINT32P)(DIP2_BASE+0xF70))
#define DIP_A_LSC2_CTL2	((UINT32P)(DIP2_BASE+0xF74))
#define DIP_A_LSC2_CTL3	((UINT32P)(DIP2_BASE+0xF78))
#define DIP_A_LSC2_LBLOCK	((UINT32P)(DIP2_BASE+0xF7C))
#define DIP_A_LSC2_RATIO_0	((UINT32P)(DIP2_BASE+0xF80))
#define DIP_A_LSC2_TPIPE_OFST	((UINT32P)(DIP2_BASE+0xF84))
#define DIP_A_LSC2_TPIPE_SIZE	((UINT32P)(DIP2_BASE+0xF88))
#define DIP_A_LSC2_GAIN_TH	((UINT32P)(DIP2_BASE+0xF8C))
#define DIP_A_LSC2_RATIO_1	((UINT32P)(DIP2_BASE+0xF90))
#define DIP_A_DBS2_SIGMA	((UINT32P)(DIP2_BASE+0xFA0))
#define DIP_A_DBS2_BSTBL_0	((UINT32P)(DIP2_BASE+0xFA4))
#define DIP_A_DBS2_BSTBL_1	((UINT32P)(DIP2_BASE+0xFA8))
#define DIP_A_DBS2_BSTBL_2	((UINT32P)(DIP2_BASE+0xFAC))
#define DIP_A_DBS2_BSTBL_3	((UINT32P)(DIP2_BASE+0xFB0))
#define DIP_A_DBS2_CTL	((UINT32P)(DIP2_BASE+0xFB4))
#define DIP_A_DBS2_CTL_2	((UINT32P)(DIP2_BASE+0xFB8))
#define DIP_A_DBS2_SIGMA_2	((UINT32P)(DIP2_BASE+0xFBC))
#define DIP_A_DBS2_YGN	((UINT32P)(DIP2_BASE+0xFC0))
#define DIP_A_DBS2_SL_Y12	((UINT32P)(DIP2_BASE+0xFC4))
#define DIP_A_DBS2_SL_Y34	((UINT32P)(DIP2_BASE+0xFC8))
#define DIP_A_DBS2_SL_G12	((UINT32P)(DIP2_BASE+0xFCC))
#define DIP_A_DBS2_SL_G34	((UINT32P)(DIP2_BASE+0xFD0))

// APB Module dip3
#define DIP3_BASE (0x15024000)
#define DIP_A_ANR_TBL	((UINT32P)(DIP3_BASE+0x000))
#define DIP_A_ANR_CON1	((UINT32P)(DIP3_BASE+0x400))
#define DIP_A_ANR_CON2	((UINT32P)(DIP3_BASE+0x404))
#define DIP_A_ANR_YAD1	((UINT32P)(DIP3_BASE+0x408))
#define DIP_A_ANR_YAD2	((UINT32P)(DIP3_BASE+0x40C))
#define DIP_A_ANR_Y4LUT1	((UINT32P)(DIP3_BASE+0x410))
#define DIP_A_ANR_Y4LUT2	((UINT32P)(DIP3_BASE+0x414))
#define DIP_A_ANR_Y4LUT3	((UINT32P)(DIP3_BASE+0x418))
#define DIP_A_ANR_C4LUT1	((UINT32P)(DIP3_BASE+0x41C))
#define DIP_A_ANR_C4LUT2	((UINT32P)(DIP3_BASE+0x420))
#define DIP_A_ANR_C4LUT3	((UINT32P)(DIP3_BASE+0x424))
#define DIP_A_ANR_A4LUT2	((UINT32P)(DIP3_BASE+0x428))
#define DIP_A_ANR_A4LUT3	((UINT32P)(DIP3_BASE+0x42C))
#define DIP_A_ANR_L4LUT1	((UINT32P)(DIP3_BASE+0x430))
#define DIP_A_ANR_L4LUT2	((UINT32P)(DIP3_BASE+0x434))
#define DIP_A_ANR_L4LUT3	((UINT32P)(DIP3_BASE+0x438))
#define DIP_A_ANR_PTY	((UINT32P)(DIP3_BASE+0x43C))
#define DIP_A_ANR_CAD	((UINT32P)(DIP3_BASE+0x440))
#define DIP_A_ANR_PTC	((UINT32P)(DIP3_BASE+0x444))
#define DIP_A_ANR_LCE	((UINT32P)(DIP3_BASE+0x448))
#define DIP_A_ANR_T4LUT1	((UINT32P)(DIP3_BASE+0x44C))
#define DIP_A_ANR_T4LUT2	((UINT32P)(DIP3_BASE+0x450))
#define DIP_A_ANR_T4LUT3	((UINT32P)(DIP3_BASE+0x454))
#define DIP_A_ANR_ACT1	((UINT32P)(DIP3_BASE+0x46C))
#define DIP_A_ANR_ACT2	((UINT32P)(DIP3_BASE+0x470))
#define DIP_A_ANR_ACT4	((UINT32P)(DIP3_BASE+0x478))
#define DIP_A_ANR_ACTYHL	((UINT32P)(DIP3_BASE+0x47C))
#define DIP_A_ANR_ACTYHH	((UINT32P)(DIP3_BASE+0x480))
#define DIP_A_ANR_ACTYL	((UINT32P)(DIP3_BASE+0x484))
#define DIP_A_ANR_ACTYHL2	((UINT32P)(DIP3_BASE+0x488))
#define DIP_A_ANR_ACTYHH2	((UINT32P)(DIP3_BASE+0x48C))
#define DIP_A_ANR_ACTYL2	((UINT32P)(DIP3_BASE+0x490))
#define DIP_A_ANR_ACTC	((UINT32P)(DIP3_BASE+0x494))
#define DIP_A_ANR_YLAD	((UINT32P)(DIP3_BASE+0x498))
#define DIP_A_ANR_YLAD2	((UINT32P)(DIP3_BASE+0x49C))
#define DIP_A_ANR_YLAD3	((UINT32P)(DIP3_BASE+0x4A0))
#define DIP_A_ANR_PTYL	((UINT32P)(DIP3_BASE+0x4A4))
#define DIP_A_ANR_LCOEF	((UINT32P)(DIP3_BASE+0x4A8))
#define DIP_A_ANR_YDIR	((UINT32P)(DIP3_BASE+0x4AC))
#define DIP_A_ANR_RSV1	((UINT32P)(DIP3_BASE+0x4B0))
#define DIP_A_SL2G_CEN	((UINT32P)(DIP3_BASE+0x500))
#define DIP_A_SL2G_RR_CON0	((UINT32P)(DIP3_BASE+0x504))
#define DIP_A_SL2G_RR_CON1	((UINT32P)(DIP3_BASE+0x508))
#define DIP_A_SL2G_GAIN	((UINT32P)(DIP3_BASE+0x50C))
#define DIP_A_SL2G_RZ	((UINT32P)(DIP3_BASE+0x510))
#define DIP_A_SL2G_XOFF	((UINT32P)(DIP3_BASE+0x514))
#define DIP_A_SL2G_YOFF	((UINT32P)(DIP3_BASE+0x518))
#define DIP_A_SL2G_SLP_CON0	((UINT32P)(DIP3_BASE+0x51C))
#define DIP_A_SL2G_SLP_CON1	((UINT32P)(DIP3_BASE+0x520))
#define DIP_A_SL2G_SLP_CON2	((UINT32P)(DIP3_BASE+0x524))
#define DIP_A_SL2G_SLP_CON3	((UINT32P)(DIP3_BASE+0x528))
#define DIP_A_SL2G_SIZE	((UINT32P)(DIP3_BASE+0x52C))
#define DIP_A_SL2H_CEN	((UINT32P)(DIP3_BASE+0x540))
#define DIP_A_SL2H_RR_CON0	((UINT32P)(DIP3_BASE+0x544))
#define DIP_A_SL2H_RR_CON1	((UINT32P)(DIP3_BASE+0x548))
#define DIP_A_SL2H_GAIN	((UINT32P)(DIP3_BASE+0x54C))
#define DIP_A_SL2H_RZ	((UINT32P)(DIP3_BASE+0x550))
#define DIP_A_SL2H_XOFF	((UINT32P)(DIP3_BASE+0x554))
#define DIP_A_SL2H_YOFF	((UINT32P)(DIP3_BASE+0x558))
#define DIP_A_SL2H_SLP_CON0	((UINT32P)(DIP3_BASE+0x55C))
#define DIP_A_SL2H_SLP_CON1	((UINT32P)(DIP3_BASE+0x560))
#define DIP_A_SL2H_SLP_CON2	((UINT32P)(DIP3_BASE+0x564))
#define DIP_A_SL2H_SLP_CON3	((UINT32P)(DIP3_BASE+0x568))
#define DIP_A_SL2H_SIZE	((UINT32P)(DIP3_BASE+0x56C))
#define DIP_A_HLR2_CFG	((UINT32P)(DIP3_BASE+0x580))
#define DIP_A_HLR2_GAIN	((UINT32P)(DIP3_BASE+0x588))
#define DIP_A_HLR2_GAIN_1	((UINT32P)(DIP3_BASE+0x58C))
#define DIP_A_HLR2_OFST	((UINT32P)(DIP3_BASE+0x590))
#define DIP_A_HLR2_OFST_1	((UINT32P)(DIP3_BASE+0x594))
#define DIP_A_HLR2_IVGN	((UINT32P)(DIP3_BASE+0x598))
#define DIP_A_HLR2_IVGN_1	((UINT32P)(DIP3_BASE+0x59C))
#define DIP_A_HLR2_KC	((UINT32P)(DIP3_BASE+0x5A0))
#define DIP_A_HLR2_CFG_1	((UINT32P)(DIP3_BASE+0x5A4))
#define DIP_A_HLR2_SL_PARA	((UINT32P)(DIP3_BASE+0x5A8))
#define DIP_A_HLR2_SL_PARA_1	((UINT32P)(DIP3_BASE+0x5AC))
#define DIP_A_RNR_CON1	((UINT32P)(DIP3_BASE+0x5B0))
#define DIP_A_RNR_VC0	((UINT32P)(DIP3_BASE+0x5B4))
#define DIP_A_RNR_VC1	((UINT32P)(DIP3_BASE+0x5B8))
#define DIP_A_RNR_GO_B	((UINT32P)(DIP3_BASE+0x5BC))
#define DIP_A_RNR_GO_G	((UINT32P)(DIP3_BASE+0x5C0))
#define DIP_A_RNR_GO_R	((UINT32P)(DIP3_BASE+0x5C4))
#define DIP_A_RNR_GAIN_ISO	((UINT32P)(DIP3_BASE+0x5C8))
#define DIP_A_RNR_L	((UINT32P)(DIP3_BASE+0x5CC))
#define DIP_A_RNR_C1	((UINT32P)(DIP3_BASE+0x5D0))
#define DIP_A_RNR_C2	((UINT32P)(DIP3_BASE+0x5D4))
#define DIP_A_RNR_RNG	((UINT32P)(DIP3_BASE+0x5D8))
#define DIP_A_RNR_CON2	((UINT32P)(DIP3_BASE+0x5DC))
#define DIP_A_RNR_CON3	((UINT32P)(DIP3_BASE+0x5E0))
#define DIP_A_RNR_SL	((UINT32P)(DIP3_BASE+0x5E4))
#define DIP_A_RNR_SSL_STH	((UINT32P)(DIP3_BASE+0x5E8))
#define DIP_A_RNR_TILE_EDGE	((UINT32P)(DIP3_BASE+0x5EC))
#define DIP_A_HFG_CON_0	((UINT32P)(DIP3_BASE+0x630))
#define DIP_A_HFG_LUMA_0	((UINT32P)(DIP3_BASE+0x634))
#define DIP_A_HFG_LUMA_1	((UINT32P)(DIP3_BASE+0x638))
#define DIP_A_HFG_LUMA_2	((UINT32P)(DIP3_BASE+0x63C))
#define DIP_A_HFG_LCE_0	((UINT32P)(DIP3_BASE+0x640))
#define DIP_A_HFG_LCE_1	((UINT32P)(DIP3_BASE+0x644))
#define DIP_A_HFG_LCE_2	((UINT32P)(DIP3_BASE+0x648))
#define DIP_A_HFG_RAN_0	((UINT32P)(DIP3_BASE+0x64C))
#define DIP_A_HFG_RAN_1	((UINT32P)(DIP3_BASE+0x650))
#define DIP_A_HFG_RAN_2	((UINT32P)(DIP3_BASE+0x654))
#define DIP_A_HFG_RAN_3	((UINT32P)(DIP3_BASE+0x658))
#define DIP_A_HFG_RAN_4	((UINT32P)(DIP3_BASE+0x65C))
#define DIP_A_HFG_CROP_X	((UINT32P)(DIP3_BASE+0x660))
#define DIP_A_HFG_CROP_Y	((UINT32P)(DIP3_BASE+0x664))
#define DIP_A_SL2I_CEN	((UINT32P)(DIP3_BASE+0x670))
#define DIP_A_SL2I_RR_CON0	((UINT32P)(DIP3_BASE+0x674))
#define DIP_A_SL2I_RR_CON1	((UINT32P)(DIP3_BASE+0x678))
#define DIP_A_SL2I_GAIN	((UINT32P)(DIP3_BASE+0x67C))
#define DIP_A_SL2I_RZ	((UINT32P)(DIP3_BASE+0x680))
#define DIP_A_SL2I_XOFF	((UINT32P)(DIP3_BASE+0x684))
#define DIP_A_SL2I_YOFF	((UINT32P)(DIP3_BASE+0x688))
#define DIP_A_SL2I_SLP_CON0	((UINT32P)(DIP3_BASE+0x68C))
#define DIP_A_SL2I_SLP_CON1	((UINT32P)(DIP3_BASE+0x690))
#define DIP_A_SL2I_SLP_CON2	((UINT32P)(DIP3_BASE+0x694))
#define DIP_A_SL2I_SLP_CON3	((UINT32P)(DIP3_BASE+0x698))
#define DIP_A_SL2I_SIZE	((UINT32P)(DIP3_BASE+0x69C))
#define DIP_A_SL2K_CEN	((UINT32P)(DIP3_BASE+0x6B0))
#define DIP_A_SL2K_RR_CON0	((UINT32P)(DIP3_BASE+0x6B4))
#define DIP_A_SL2K_RR_CON1	((UINT32P)(DIP3_BASE+0x6B8))
#define DIP_A_SL2K_GAIN	((UINT32P)(DIP3_BASE+0x6BC))
#define DIP_A_SL2K_RZ	((UINT32P)(DIP3_BASE+0x6C0))
#define DIP_A_SL2K_XOFF	((UINT32P)(DIP3_BASE+0x6C4))
#define DIP_A_SL2K_YOFF	((UINT32P)(DIP3_BASE+0x6C8))
#define DIP_A_SL2K_SLP_CON0	((UINT32P)(DIP3_BASE+0x6CC))
#define DIP_A_SL2K_SLP_CON1	((UINT32P)(DIP3_BASE+0x6D0))
#define DIP_A_SL2K_SLP_CON2	((UINT32P)(DIP3_BASE+0x6D4))
#define DIP_A_SL2K_SLP_CON3	((UINT32P)(DIP3_BASE+0x6D8))
#define DIP_A_SL2K_SIZE	((UINT32P)(DIP3_BASE+0x6DC))
#define DIP_A_CAM_COLOR_CFG_MAIN	((UINT32P)(DIP3_BASE+0x6F0))
#define DIP_A_CAM_COLOR_PXL_CNT_MAIN	((UINT32P)(DIP3_BASE+0x6F4))
#define DIP_A_CAM_COLOR_LINE_CNT_MAIN	((UINT32P)(DIP3_BASE+0x6F8))
#define DIP_A_CAM_COLOR_WIN_X_MAIN	((UINT32P)(DIP3_BASE+0x6FC))
#define DIP_A_CAM_COLOR_WIN_Y_MAIN	((UINT32P)(DIP3_BASE+0x700))
#define DIP_A_CAM_COLOR_TIMING_DETECTION_0	((UINT32P)(DIP3_BASE+0x704))
#define DIP_A_CAM_COLOR_TIMING_DETECTION_1	((UINT32P)(DIP3_BASE+0x708))
#define DIP_A_CAM_COLOR_DBG_CFG_MAIN	((UINT32P)(DIP3_BASE+0x70C))
#define DIP_A_CAM_COLOR_C_BOOST_MAIN	((UINT32P)(DIP3_BASE+0x710))
#define DIP_A_CAM_COLOR_C_BOOST_MAIN_2	((UINT32P)(DIP3_BASE+0x714))
#define DIP_A_CAM_COLOR_LUMA_ADJ	((UINT32P)(DIP3_BASE+0x718))
#define DIP_A_CAM_COLOR_G_PIC_ADJ_MAIN_1	((UINT32P)(DIP3_BASE+0x71C))
#define DIP_A_CAM_COLOR_G_PIC_ADJ_MAIN_2	((UINT32P)(DIP3_BASE+0x720))
#define DIP_A_CAM_COLOR_POS_MAIN	((UINT32P)(DIP3_BASE+0x724))
#define DIP_A_CAM_COLOR_INK_DATA_MAIN	((UINT32P)(DIP3_BASE+0x728))
#define DIP_A_CAM_COLOR_INK_DATA_MAIN_CR	((UINT32P)(DIP3_BASE+0x72C))
#define DIP_A_CAM_COLOR_CAP_IN_DATA_MAIN	((UINT32P)(DIP3_BASE+0x730))
#define DIP_A_CAM_COLOR_CAP_IN_DATA_MAIN_CR	((UINT32P)(DIP3_BASE+0x734))
#define DIP_A_CAM_COLOR_CAP_OUT_DATA_MAIN	((UINT32P)(DIP3_BASE+0x738))
#define DIP_A_CAM_COLOR_CAP_OUT_DATA_MAIN_CR	((UINT32P)(DIP3_BASE+0x73C))
#define DIP_A_CAM_COLOR_Y_SLOPE_1_0_MAIN	((UINT32P)(DIP3_BASE+0x740))
#define DIP_A_CAM_COLOR_Y_SLOPE_3_2_MAIN	((UINT32P)(DIP3_BASE+0x744))
#define DIP_A_CAM_COLOR_Y_SLOPE_5_4_MAIN	((UINT32P)(DIP3_BASE+0x748))
#define DIP_A_CAM_COLOR_Y_SLOPE_7_6_MAIN	((UINT32P)(DIP3_BASE+0x74C))
#define DIP_A_CAM_COLOR_Y_SLOPE_9_8_MAIN	((UINT32P)(DIP3_BASE+0x750))
#define DIP_A_CAM_COLOR_Y_SLOPE_11_10_MAIN	((UINT32P)(DIP3_BASE+0x754))
#define DIP_A_CAM_COLOR_Y_SLOPE_13_12_MAIN	((UINT32P)(DIP3_BASE+0x758))
#define DIP_A_CAM_COLOR_Y_SLOPE_15_14_MAIN	((UINT32P)(DIP3_BASE+0x75C))
#define DIP_A_CAM_COLOR_LOCAL_HUE_CD_0	((UINT32P)(DIP3_BASE+0x760))
#define DIP_A_CAM_COLOR_LOCAL_HUE_CD_1	((UINT32P)(DIP3_BASE+0x764))
#define DIP_A_CAM_COLOR_LOCAL_HUE_CD_2	((UINT32P)(DIP3_BASE+0x768))
#define DIP_A_CAM_COLOR_LOCAL_HUE_CD_3	((UINT32P)(DIP3_BASE+0x76C))
#define DIP_A_CAM_COLOR_LOCAL_HUE_CD_4	((UINT32P)(DIP3_BASE+0x770))
#define DIP_A_CAM_COLOR_TWO_D_WINDOW_1	((UINT32P)(DIP3_BASE+0x774))
#define DIP_A_CAM_COLOR_TWO_D_W1_RESULT	((UINT32P)(DIP3_BASE+0x778))
#define DIP_A_CAM_COLOR_SAT_HIST_X_CFG_MAIN	((UINT32P)(DIP3_BASE+0x77C))
#define DIP_A_CAM_COLOR_SAT_HIST_Y_CFG_MAIN	((UINT32P)(DIP3_BASE+0x780))
#define DIP_A_CAM_COLOR_BWS_2	((UINT32P)(DIP3_BASE+0x784))
#define DIP_A_CAM_COLOR_CRC_0	((UINT32P)(DIP3_BASE+0x788))
#define DIP_A_CAM_COLOR_CRC_1	((UINT32P)(DIP3_BASE+0x78C))
#define DIP_A_CAM_COLOR_CRC_2	((UINT32P)(DIP3_BASE+0x790))
#define DIP_A_CAM_COLOR_CRC_3	((UINT32P)(DIP3_BASE+0x794))
#define DIP_A_CAM_COLOR_CRC_4	((UINT32P)(DIP3_BASE+0x798))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_GAIN1_0	((UINT32P)(DIP3_BASE+0x79C))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_GAIN1_1	((UINT32P)(DIP3_BASE+0x7A0))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_GAIN1_2	((UINT32P)(DIP3_BASE+0x7A4))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_GAIN1_3	((UINT32P)(DIP3_BASE+0x7A8))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_GAIN1_4	((UINT32P)(DIP3_BASE+0x7AC))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_GAIN2_0	((UINT32P)(DIP3_BASE+0x7B0))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_GAIN2_1	((UINT32P)(DIP3_BASE+0x7B4))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_GAIN2_2	((UINT32P)(DIP3_BASE+0x7B8))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_GAIN2_3	((UINT32P)(DIP3_BASE+0x7BC))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_GAIN2_4	((UINT32P)(DIP3_BASE+0x7C0))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_GAIN3_0	((UINT32P)(DIP3_BASE+0x7C4))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_GAIN3_1	((UINT32P)(DIP3_BASE+0x7C8))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_GAIN3_2	((UINT32P)(DIP3_BASE+0x7CC))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_GAIN3_3	((UINT32P)(DIP3_BASE+0x7D0))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_GAIN3_4	((UINT32P)(DIP3_BASE+0x7D4))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_POINT1_0	((UINT32P)(DIP3_BASE+0x7D8))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_POINT1_1	((UINT32P)(DIP3_BASE+0x7DC))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_POINT1_2	((UINT32P)(DIP3_BASE+0x7E0))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_POINT1_3	((UINT32P)(DIP3_BASE+0x7E4))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_POINT1_4	((UINT32P)(DIP3_BASE+0x7E8))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_POINT2_0	((UINT32P)(DIP3_BASE+0x7EC))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_POINT2_1	((UINT32P)(DIP3_BASE+0x7F0))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_POINT2_2	((UINT32P)(DIP3_BASE+0x7F4))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_POINT2_3	((UINT32P)(DIP3_BASE+0x7F8))
#define DIP_A_CAM_COLOR_PARTIAL_SAT_POINT2_4	((UINT32P)(DIP3_BASE+0x7FC))
#define DIP_A_CAM_COLOR_START	((UINT32P)(DIP3_BASE+0x800))
#define DIP_A_CAM_COLOR_INTEN	((UINT32P)(DIP3_BASE+0x804))
#define DIP_A_CAM_COLOR_INTSTA	((UINT32P)(DIP3_BASE+0x808))
#define DIP_A_CAM_COLOR_OUT_SEL	((UINT32P)(DIP3_BASE+0x80C))
#define DIP_A_CAM_COLOR_FRAME_DONE_DEL	((UINT32P)(DIP3_BASE+0x810))
#define DIP_A_CAM_COLOR_CRC	((UINT32P)(DIP3_BASE+0x814))
#define DIP_A_CAM_COLOR_SW_SCRATCH	((UINT32P)(DIP3_BASE+0x818))
#define DIP_A_CAM_COLOR_CK_ON	((UINT32P)(DIP3_BASE+0x81C))
#define DIP_A_CAM_COLOR_INTERNAL_IP_WIDTH	((UINT32P)(DIP3_BASE+0x820))
#define DIP_A_CAM_COLOR_INTERNAL_IP_HEIGHT	((UINT32P)(DIP3_BASE+0x824))
#define DIP_A_CAM_COLOR_CM1_EN	((UINT32P)(DIP3_BASE+0x828))
#define DIP_A_CAM_COLOR_CM2_EN	((UINT32P)(DIP3_BASE+0x82C))
#define DIP_A_CAM_COLOR_SHADOW_CTRL	((UINT32P)(DIP3_BASE+0x830))
#define DIP_A_CAM_COLOR_R0_CRC	((UINT32P)(DIP3_BASE+0x834))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y0_0	((UINT32P)(DIP3_BASE+0x838))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y0_1	((UINT32P)(DIP3_BASE+0x83C))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y0_2	((UINT32P)(DIP3_BASE+0x840))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y0_3	((UINT32P)(DIP3_BASE+0x844))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y0_4	((UINT32P)(DIP3_BASE+0x848))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y64_0	((UINT32P)(DIP3_BASE+0x84C))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y64_1	((UINT32P)(DIP3_BASE+0x850))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y64_2	((UINT32P)(DIP3_BASE+0x854))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y64_3	((UINT32P)(DIP3_BASE+0x858))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y64_4	((UINT32P)(DIP3_BASE+0x85C))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y128_0	((UINT32P)(DIP3_BASE+0x860))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y128_1	((UINT32P)(DIP3_BASE+0x864))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y128_2	((UINT32P)(DIP3_BASE+0x868))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y128_3	((UINT32P)(DIP3_BASE+0x86C))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y128_4	((UINT32P)(DIP3_BASE+0x870))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y192_0	((UINT32P)(DIP3_BASE+0x874))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y192_1	((UINT32P)(DIP3_BASE+0x878))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y192_2	((UINT32P)(DIP3_BASE+0x87C))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y192_3	((UINT32P)(DIP3_BASE+0x880))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y192_4	((UINT32P)(DIP3_BASE+0x884))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y256_0	((UINT32P)(DIP3_BASE+0x888))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y256_1	((UINT32P)(DIP3_BASE+0x88C))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y256_2	((UINT32P)(DIP3_BASE+0x890))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y256_3	((UINT32P)(DIP3_BASE+0x894))
#define DIP_A_CAM_COLOR_S_GAIN_BY_Y256_4	((UINT32P)(DIP3_BASE+0x898))
#define DIP_A_CAM_COLOR_LSP_1	((UINT32P)(DIP3_BASE+0x89C))
#define DIP_A_CAM_COLOR_LSP_2	((UINT32P)(DIP3_BASE+0x8A0))
#define DIP_A_CAM_COLOR_CM_CONTROL	((UINT32P)(DIP3_BASE+0x8A4))
#define DIP_A_CAM_COLOR_CM_W1_HUE_0	((UINT32P)(DIP3_BASE+0x8A8))
#define DIP_A_CAM_COLOR_CM_W1_HUE_1	((UINT32P)(DIP3_BASE+0x8AC))
#define DIP_A_CAM_COLOR_CM_W1_HUE_2	((UINT32P)(DIP3_BASE+0x8B0))
#define DIP_A_CAM_COLOR_CM_W1_HUE_3	((UINT32P)(DIP3_BASE+0x8B4))
#define DIP_A_CAM_COLOR_CM_W1_HUE_4	((UINT32P)(DIP3_BASE+0x8B8))
#define DIP_A_CAM_COLOR_CM_W1_LUMA_0	((UINT32P)(DIP3_BASE+0x8BC))
#define DIP_A_CAM_COLOR_CM_W1_LUMA_1	((UINT32P)(DIP3_BASE+0x8C0))
#define DIP_A_CAM_COLOR_CM_W1_LUMA_2	((UINT32P)(DIP3_BASE+0x8C4))
#define DIP_A_CAM_COLOR_CM_W1_LUMA_3	((UINT32P)(DIP3_BASE+0x8C8))
#define DIP_A_CAM_COLOR_CM_W1_LUMA_4	((UINT32P)(DIP3_BASE+0x8CC))
#define DIP_A_CAM_COLOR_CM_W1_SAT_0	((UINT32P)(DIP3_BASE+0x8D0))
#define DIP_A_CAM_COLOR_CM_W1_SAT_1	((UINT32P)(DIP3_BASE+0x8D4))
#define DIP_A_CAM_COLOR_CM_W1_SAT_2	((UINT32P)(DIP3_BASE+0x8D8))
#define DIP_A_CAM_COLOR_CM_W1_SAT_3	((UINT32P)(DIP3_BASE+0x8DC))
#define DIP_A_CAM_COLOR_CM_W1_SAT_4	((UINT32P)(DIP3_BASE+0x8E0))
#define DIP_A_CAM_COLOR_CM_W2_HUE_0	((UINT32P)(DIP3_BASE+0x8E4))
#define DIP_A_CAM_COLOR_CM_W2_HUE_1	((UINT32P)(DIP3_BASE+0x8E8))
#define DIP_A_CAM_COLOR_CM_W2_HUE_2	((UINT32P)(DIP3_BASE+0x8EC))
#define DIP_A_CAM_COLOR_CM_W2_HUE_3	((UINT32P)(DIP3_BASE+0x8F0))
#define DIP_A_CAM_COLOR_CM_W2_HUE_4	((UINT32P)(DIP3_BASE+0x8F4))
#define DIP_A_CAM_COLOR_CM_W2_LUMA_0	((UINT32P)(DIP3_BASE+0x8F8))
#define DIP_A_CAM_COLOR_CM_W2_LUMA_1	((UINT32P)(DIP3_BASE+0x8FC))
#define DIP_A_CAM_COLOR_CM_W2_LUMA_2	((UINT32P)(DIP3_BASE+0x900))
#define DIP_A_CAM_COLOR_CM_W2_LUMA_3	((UINT32P)(DIP3_BASE+0x904))
#define DIP_A_CAM_COLOR_CM_W2_LUMA_4	((UINT32P)(DIP3_BASE+0x908))
#define DIP_A_CAM_COLOR_CM_W2_SAT_0	((UINT32P)(DIP3_BASE+0x90C))
#define DIP_A_CAM_COLOR_CM_W2_SAT_1	((UINT32P)(DIP3_BASE+0x910))
#define DIP_A_CAM_COLOR_CM_W2_SAT_2	((UINT32P)(DIP3_BASE+0x914))
#define DIP_A_CAM_COLOR_CM_W2_SAT_3	((UINT32P)(DIP3_BASE+0x918))
#define DIP_A_CAM_COLOR_CM_W2_SAT_4	((UINT32P)(DIP3_BASE+0x91C))
#define DIP_A_CAM_COLOR_CM_W3_HUE_0	((UINT32P)(DIP3_BASE+0x920))
#define DIP_A_CAM_COLOR_CM_W3_HUE_1	((UINT32P)(DIP3_BASE+0x924))
#define DIP_A_CAM_COLOR_CM_W3_HUE_2	((UINT32P)(DIP3_BASE+0x928))
#define DIP_A_CAM_COLOR_CM_W3_HUE_3	((UINT32P)(DIP3_BASE+0x92C))
#define DIP_A_CAM_COLOR_CM_W3_HUE_4	((UINT32P)(DIP3_BASE+0x930))
#define DIP_A_CAM_COLOR_CM_W3_LUMA_0	((UINT32P)(DIP3_BASE+0x934))
#define DIP_A_CAM_COLOR_CM_W3_LUMA_1	((UINT32P)(DIP3_BASE+0x938))
#define DIP_A_CAM_COLOR_CM_W3_LUMA_2	((UINT32P)(DIP3_BASE+0x93C))
#define DIP_A_CAM_COLOR_CM_W3_LUMA_3	((UINT32P)(DIP3_BASE+0x940))
#define DIP_A_CAM_COLOR_CM_W3_LUMA_4	((UINT32P)(DIP3_BASE+0x944))
#define DIP_A_CAM_COLOR_CM_W3_SAT_0	((UINT32P)(DIP3_BASE+0x948))
#define DIP_A_CAM_COLOR_CM_W3_SAT_1	((UINT32P)(DIP3_BASE+0x94C))
#define DIP_A_CAM_COLOR_CM_W3_SAT_2	((UINT32P)(DIP3_BASE+0x950))
#define DIP_A_CAM_COLOR_CM_W3_SAT_3	((UINT32P)(DIP3_BASE+0x954))
#define DIP_A_CAM_COLOR_CM_W3_SAT_4	((UINT32P)(DIP3_BASE+0x958))
#define DIP_A_ADL_DMA_A_DMA_SOFT_RSTSTAT	((UINT32P)(DIP3_BASE+0xC00))
#define DIP_A_ADL_DMA_A_VERTICAL_FLIP_EN	((UINT32P)(DIP3_BASE+0xC04))
#define DIP_A_ADL_DMA_A_DMA_SOFT_RESET	((UINT32P)(DIP3_BASE+0xC08))
#define DIP_A_ADL_DMA_A_LAST_ULTRA_EN	((UINT32P)(DIP3_BASE+0xC0C))
#define DIP_A_ADL_DMA_A_SPECIAL_FUN_EN	((UINT32P)(DIP3_BASE+0xC10))
#define DIP_A_ADL_DMA_A_IPUO_RING	((UINT32P)(DIP3_BASE+0xC14))
#define DIP_A_ADL_DMA_A_IPUI_RING	((UINT32P)(DIP3_BASE+0xC18))
#define DIP_A_ADL_DMA_A_IPUO_BASE_ADDR	((UINT32P)(DIP3_BASE+0xC30))
#define DIP_A_ADL_DMA_A_IPUO_BASE_ADDR_2	((UINT32P)(DIP3_BASE+0xC34))
#define DIP_A_ADL_DMA_A_IPUO_OFST_ADDR	((UINT32P)(DIP3_BASE+0xC38))
#define DIP_A_ADL_DMA_A_IPUO_OFST_ADDR_2	((UINT32P)(DIP3_BASE+0xC3C))
#define DIP_A_ADL_DMA_A_IPUO_XSIZE	((UINT32P)(DIP3_BASE+0xC40))
#define DIP_A_ADL_DMA_A_IPUO_YSIZE	((UINT32P)(DIP3_BASE+0xC44))
#define DIP_A_ADL_DMA_A_IPUO_STRIDE	((UINT32P)(DIP3_BASE+0xC48))
#define DIP_A_ADL_DMA_A_IPUO_CON	((UINT32P)(DIP3_BASE+0xC4C))
#define DIP_A_ADL_DMA_A_IPUO_CON2	((UINT32P)(DIP3_BASE+0xC50))
#define DIP_A_ADL_DMA_A_IPUO_CON3	((UINT32P)(DIP3_BASE+0xC54))
#define DIP_A_ADL_DMA_A_IPUI_BASE_ADDR	((UINT32P)(DIP3_BASE+0xC90))
#define DIP_A_ADL_DMA_A_IPUI_BASE_ADDR_2	((UINT32P)(DIP3_BASE+0xC94))
#define DIP_A_ADL_DMA_A_IPUI_OFST_ADDR	((UINT32P)(DIP3_BASE+0xC98))
#define DIP_A_ADL_DMA_A_IPUI_OFST_ADDR_2	((UINT32P)(DIP3_BASE+0xC9C))
#define DIP_A_ADL_DMA_A_IPUI_XSIZE	((UINT32P)(DIP3_BASE+0xCA0))
#define DIP_A_ADL_DMA_A_IPUI_YSIZE	((UINT32P)(DIP3_BASE+0xCA4))
#define DIP_A_ADL_DMA_A_IPUI_STRIDE	((UINT32P)(DIP3_BASE+0xCA8))
#define DIP_A_ADL_DMA_A_IPUI_CON	((UINT32P)(DIP3_BASE+0xCAC))
#define DIP_A_ADL_DMA_A_IPUI_CON2	((UINT32P)(DIP3_BASE+0xCB0))
#define DIP_A_ADL_DMA_A_IPUI_CON3	((UINT32P)(DIP3_BASE+0xCB4))
#define DIP_A_ADL_DMA_A_DMA_ERR_CTRL	((UINT32P)(DIP3_BASE+0xD00))
#define DIP_A_ADL_DMA_A_IPUO_ERR_STAT	((UINT32P)(DIP3_BASE+0xD04))
#define DIP_A_ADL_DMA_A_IPUI_ERR_STAT	((UINT32P)(DIP3_BASE+0xD08))
#define DIP_A_ADL_DMA_A_DMA_DEBUG_ADDR	((UINT32P)(DIP3_BASE+0xD0C))
#define DIP_A_ADL_DMA_A_DMA_RSV1	((UINT32P)(DIP3_BASE+0xD10))
#define DIP_A_ADL_DMA_A_DMA_RSV2	((UINT32P)(DIP3_BASE+0xD14))
#define DIP_A_ADL_DMA_A_DMA_RSV3	((UINT32P)(DIP3_BASE+0xD18))
#define DIP_A_ADL_DMA_A_DMA_RSV4	((UINT32P)(DIP3_BASE+0xD1C))
#define DIP_A_ADL_DMA_A_DMA_RSV5	((UINT32P)(DIP3_BASE+0xD20))
#define DIP_A_ADL_DMA_A_DMA_RSV6	((UINT32P)(DIP3_BASE+0xD24))
#define DIP_A_ADL_DMA_A_DMA_DEBUG_SEL	((UINT32P)(DIP3_BASE+0xD28))
#define DIP_A_ADL_DMA_A_DMA_BW_SELF_TEST	((UINT32P)(DIP3_BASE+0xD2C))
#define DIP_A_AMD_RESET	((UINT32P)(DIP3_BASE+0xE00))
#define DIP_A_AMD_TOP_CTL	((UINT32P)(DIP3_BASE+0xE04))
#define DIP_A_AMD_INT_EN	((UINT32P)(DIP3_BASE+0xE08))
#define DIP_A_AMD_INT_ST	((UINT32P)(DIP3_BASE+0xE0C))
#define DIP_A_AMD_C24_CTL	((UINT32P)(DIP3_BASE+0xE10))
#define DIP_A_AMD_CROP_CTL_0	((UINT32P)(DIP3_BASE+0xE14))
#define DIP_A_AMD_CROP_CTL_1	((UINT32P)(DIP3_BASE+0xE18))
#define DIP_A_AMD_CROP_CTL_2	((UINT32P)(DIP3_BASE+0xE1C))
#define DIP_A_AMD_DCM_DIS	((UINT32P)(DIP3_BASE+0xE20))
#define DIP_A_AMD_DCM_ST	((UINT32P)(DIP3_BASE+0xE24))
#define DIP_A_AMD_DEBUG_SEL	((UINT32P)(DIP3_BASE+0xE30))
#define DIP_A_AMD_C24_DEBUG	((UINT32P)(DIP3_BASE+0xE34))
#define DIP_A_AMD_CROP_DEBUG	((UINT32P)(DIP3_BASE+0xE38))
#define DIP_A_AMD_ADL_DEBUG	((UINT32P)(DIP3_BASE+0xE3C))
#define DIP_A_AMD_SOF	((UINT32P)(DIP3_BASE+0xE40))
#define DIP_A_AMD_REQ_ST	((UINT32P)(DIP3_BASE+0xE44))
#define DIP_A_AMD_RDY_ST	((UINT32P)(DIP3_BASE+0xE48))
#define DIP_A_AMD_SPARE	((UINT32P)(DIP3_BASE+0xE70))
#define DIP_A_ADL_RESET	((UINT32P)(DIP3_BASE+0xF00))
#define DIP_A_ADL_CTL	((UINT32P)(DIP3_BASE+0xF04))
#define DIP_A_ADL_CROP_IN_START	((UINT32P)(DIP3_BASE+0xF30))
#define DIP_A_ADL_CROP_IN_END	((UINT32P)(DIP3_BASE+0xF34))
#define DIP_A_ADL_CROP_OUT_START	((UINT32P)(DIP3_BASE+0xF38))
#define DIP_A_ADL_CROP_OUT_END	((UINT32P)(DIP3_BASE+0xF3C))
#define DIP_A_ADL_DMA_ST	((UINT32P)(DIP3_BASE+0xF40))
#define DIP_A_ADL_DCM_DIS	((UINT32P)(DIP3_BASE+0xF44))
#define DIP_A_ADL_DCM_ST	((UINT32P)(DIP3_BASE+0xF48))
#define DIP_A_ADL_DMA_ERR_ST	((UINT32P)(DIP3_BASE+0xF4C))
#define DIP_A_ADL_DMA_0_DEBUG	((UINT32P)(DIP3_BASE+0xF50))
#define DIP_A_ADL_DMA_1_DEBUG	((UINT32P)(DIP3_BASE+0xF54))
#define DIP_A_ADL_SPARE	((UINT32P)(DIP3_BASE+0xF70))
#define DIP_A_ADL_INFO00	((UINT32P)(DIP3_BASE+0xF80))
#define DIP_A_ADL_INFO01	((UINT32P)(DIP3_BASE+0xF84))
#define DIP_A_ADL_INFO02	((UINT32P)(DIP3_BASE+0xF88))
#define DIP_A_ADL_INFO03	((UINT32P)(DIP3_BASE+0xF8C))
#define DIP_A_ADL_INFO04	((UINT32P)(DIP3_BASE+0xF90))
#define DIP_A_ADL_INFO05	((UINT32P)(DIP3_BASE+0xF94))
#define DIP_A_ADL_INFO06	((UINT32P)(DIP3_BASE+0xF98))
#define DIP_A_ADL_INFO07	((UINT32P)(DIP3_BASE+0xF9C))
#define DIP_A_ADL_INFO08	((UINT32P)(DIP3_BASE+0xFA0))
#define DIP_A_ADL_INFO09	((UINT32P)(DIP3_BASE+0xFA4))
#define DIP_A_ADL_INFO10	((UINT32P)(DIP3_BASE+0xFA8))
#define DIP_A_ADL_INFO11	((UINT32P)(DIP3_BASE+0xFAC))
#define DIP_A_ADL_INFO12	((UINT32P)(DIP3_BASE+0xFB0))
#define DIP_A_ADL_INFO13	((UINT32P)(DIP3_BASE+0xFB4))
#define DIP_A_ADL_INFO14	((UINT32P)(DIP3_BASE+0xFB8))
#define DIP_A_ADL_INFO15	((UINT32P)(DIP3_BASE+0xFBC))
#define DIP_A_ADL_INFO16	((UINT32P)(DIP3_BASE+0xFC0))
#define DIP_A_ADL_INFO17	((UINT32P)(DIP3_BASE+0xFC4))
#define DIP_A_ADL_INFO18	((UINT32P)(DIP3_BASE+0xFC8))
#define DIP_A_ADL_INFO19	((UINT32P)(DIP3_BASE+0xFCC))
#define DIP_A_ADL_INFO20	((UINT32P)(DIP3_BASE+0xFD0))
#define DIP_A_ADL_INFO21	((UINT32P)(DIP3_BASE+0xFD4))
#define DIP_A_ADL_INFO22	((UINT32P)(DIP3_BASE+0xFD8))
#define DIP_A_ADL_INFO23	((UINT32P)(DIP3_BASE+0xFDC))
#define DIP_A_ADL_INFO24	((UINT32P)(DIP3_BASE+0xFE0))
#define DIP_A_ADL_INFO25	((UINT32P)(DIP3_BASE+0xFE4))
#define DIP_A_ADL_INFO26	((UINT32P)(DIP3_BASE+0xFE8))
#define DIP_A_ADL_INFO27	((UINT32P)(DIP3_BASE+0xFEC))
#define DIP_A_ADL_INFO28	((UINT32P)(DIP3_BASE+0xFF0))
#define DIP_A_ADL_INFO29	((UINT32P)(DIP3_BASE+0xFF4))
#define DIP_A_ADL_INFO30	((UINT32P)(DIP3_BASE+0xFF8))
#define DIP_A_ADL_INFO31	((UINT32P)(DIP3_BASE+0xFFC))

// APB Module dpe
#define DPE_BASE (0x15028000)
#define DPE_RST	((UINT32P)(DPE_BASE+0x000))
#define DPE_DCM_CTRL	((UINT32P)(DPE_BASE+0x004))
#define DPE_INT_CTRL	((UINT32P)(DPE_BASE+0x008))
#define DPE_VERSION	((UINT32P)(DPE_BASE+0x010))
#define DPE_DCM_STATUS	((UINT32P)(DPE_BASE+0x014))
#define DPE_INT_STATUS	((UINT32P)(DPE_BASE+0x018))
#define DPE_DBG_INFO_0	((UINT32P)(DPE_BASE+0x01C))
#define DPE_DVE_START	((UINT32P)(DPE_BASE+0x020))
#define DPE_DVE_INT_CTRL	((UINT32P)(DPE_BASE+0x024))
#define DPE_DVE_INT_STATUS	((UINT32P)(DPE_BASE+0x028))
#define DPE_DVE_CTRL	((UINT32P)(DPE_BASE+0x02C))
#define DPE_DVE_ORG_L_HORZ_BBOX	((UINT32P)(DPE_BASE+0x030))
#define DPE_DVE_ORG_L_VERT_BBOX	((UINT32P)(DPE_BASE+0x034))
#define DPE_DVE_ORG_R_HORZ_BBOX	((UINT32P)(DPE_BASE+0x038))
#define DPE_DVE_ORG_R_VERT_BBOX	((UINT32P)(DPE_BASE+0x03C))
#define DPE_DVE_ORG_SIZE	((UINT32P)(DPE_BASE+0x040))
#define DPE_DVE_ORG_SR_0	((UINT32P)(DPE_BASE+0x044))
#define DPE_DVE_ORG_SR_1	((UINT32P)(DPE_BASE+0x048))
#define DPE_DVE_ORG_SV	((UINT32P)(DPE_BASE+0x04C))
#define DPE_DVE_CAND_NUM	((UINT32P)(DPE_BASE+0x050))
#define DPE_DVE_CAND_SEL_0	((UINT32P)(DPE_BASE+0x054))
#define DPE_DVE_CAND_SEL_1	((UINT32P)(DPE_BASE+0x058))
#define DPE_DVE_CAND_SEL_2	((UINT32P)(DPE_BASE+0x05C))
#define DPE_DVE_CAND_TYPE_0	((UINT32P)(DPE_BASE+0x060))
#define DPE_DVE_CAND_TYPE_1	((UINT32P)(DPE_BASE+0x064))
#define DPE_DVE_RAND_LUT	((UINT32P)(DPE_BASE+0x068))
#define DPE_DVE_GMV	((UINT32P)(DPE_BASE+0x06C))
#define DPE_DVE_DV_INI	((UINT32P)(DPE_BASE+0x070))
#define DPE_DVE_BLK_VAR_CTRL	((UINT32P)(DPE_BASE+0x074))
#define DPE_DVE_SMTH_LUMA_CTRL	((UINT32P)(DPE_BASE+0x078))
#define DPE_DVE_SMTH_DV_CTRL	((UINT32P)(DPE_BASE+0x07C))
#define DPE_DVE_ORD_CTRL	((UINT32P)(DPE_BASE+0x080))
#define DPE_DVE_TYPE_CTRL_0	((UINT32P)(DPE_BASE+0x084))
#define DPE_DVE_TYPE_CTRL_1	((UINT32P)(DPE_BASE+0x088))
#define DPE_DVE_IMGI_L_BASE_ADDR	((UINT32P)(DPE_BASE+0x08C))
#define DPE_DVE_IMGI_L_STRIDE	((UINT32P)(DPE_BASE+0x090))
#define DPE_DVE_IMGI_R_BASE_ADDR	((UINT32P)(DPE_BASE+0x094))
#define DPE_DVE_IMGI_R_STRIDE	((UINT32P)(DPE_BASE+0x098))
#define DPE_DVE_DVI_L_BASE_ADDR	((UINT32P)(DPE_BASE+0x09C))
#define DPE_DVE_DVI_L_STRIDE	((UINT32P)(DPE_BASE+0x0A0))
#define DPE_DVE_DVI_R_BASE_ADDR	((UINT32P)(DPE_BASE+0x0A4))
#define DPE_DVE_DVI_R_STRIDE	((UINT32P)(DPE_BASE+0x0A8))
#define DPE_DVE_MASKI_L_BASE_ADDR	((UINT32P)(DPE_BASE+0x0AC))
#define DPE_DVE_MASKI_L_STRIDE	((UINT32P)(DPE_BASE+0x0B0))
#define DPE_DVE_MASKI_R_BASE_ADDR	((UINT32P)(DPE_BASE+0x0B4))
#define DPE_DVE_MASKI_R_STRIDE	((UINT32P)(DPE_BASE+0x0B8))
#define DPE_DVE_DVO_L_BASE_ADDR	((UINT32P)(DPE_BASE+0x0BC))
#define DPE_DVE_DVO_L_STRIDE	((UINT32P)(DPE_BASE+0x0C0))
#define DPE_DVE_DVO_R_BASE_ADDR	((UINT32P)(DPE_BASE+0x0C4))
#define DPE_DVE_DVO_R_STRIDE	((UINT32P)(DPE_BASE+0x0C8))
#define DPE_DVE_CONFO_L_BASE_ADDR	((UINT32P)(DPE_BASE+0x0CC))
#define DPE_DVE_CONFO_L_STRIDE	((UINT32P)(DPE_BASE+0x0D0))
#define DPE_DVE_CONFO_R_BASE_ADDR	((UINT32P)(DPE_BASE+0x0D4))
#define DPE_DVE_CONFO_R_STRIDE	((UINT32P)(DPE_BASE+0x0D8))
#define DPE_DVE_RESPO_L_BASE_ADDR	((UINT32P)(DPE_BASE+0x0DC))
#define DPE_DVE_RESPO_L_STRIDE	((UINT32P)(DPE_BASE+0x0E0))
#define DPE_DVE_RESPO_R_BASE_ADDR	((UINT32P)(DPE_BASE+0x0E4))
#define DPE_DVE_RESPO_R_STRIDE	((UINT32P)(DPE_BASE+0x0E8))
#define DPE_DVE_TYPE_CTRL_2	((UINT32P)(DPE_BASE+0x0EC))
#define DPE_DVE_STA_0	((UINT32P)(DPE_BASE+0x100))
#define DPE_DVE_DBG_INFO_00	((UINT32P)(DPE_BASE+0x120))
#define DPE_DVE_DBG_INFO_01	((UINT32P)(DPE_BASE+0x124))
#define DPE_DVE_DBG_INFO_02	((UINT32P)(DPE_BASE+0x128))
#define DPE_DVE_DBG_INFO_03	((UINT32P)(DPE_BASE+0x12C))
#define DPE_DVE_DBG_INFO_04	((UINT32P)(DPE_BASE+0x130))
#define DPE_DVE_DBG_INFO_05	((UINT32P)(DPE_BASE+0x134))
#define DPE_DVE_DBG_INFO_06	((UINT32P)(DPE_BASE+0x138))
#define DPE_DVE_DBG_INFO_07	((UINT32P)(DPE_BASE+0x13C))
#define DPE_DVE_DBG_INFO_08	((UINT32P)(DPE_BASE+0x140))
#define DPE_DVE_DBG_INFO_09	((UINT32P)(DPE_BASE+0x144))
#define DPE_DVE_SPARE_0	((UINT32P)(DPE_BASE+0x1F8))
#define DPE_DVE_SPARE_1	((UINT32P)(DPE_BASE+0x1FC))
#define DPE_WMFE_START	((UINT32P)(DPE_BASE+0x220))
#define DPE_WMFE_INT_CTRL	((UINT32P)(DPE_BASE+0x224))
#define DPE_WMFE_INT_STATUS	((UINT32P)(DPE_BASE+0x228))
#define DPE_WMFE_CTRL_0	((UINT32P)(DPE_BASE+0x230))
#define DPE_WMFE_SIZE_0	((UINT32P)(DPE_BASE+0x234))
#define DPE_WMFE_IMGI_BASE_ADDR_0	((UINT32P)(DPE_BASE+0x238))
#define DPE_WMFE_IMGI_STRIDE_0	((UINT32P)(DPE_BASE+0x23C))
#define DPE_WMFE_DPI_BASE_ADDR_0	((UINT32P)(DPE_BASE+0x240))
#define DPE_WMFE_DPI_STRIDE_0	((UINT32P)(DPE_BASE+0x244))
#define DPE_WMFE_TBLI_BASE_ADDR_0	((UINT32P)(DPE_BASE+0x248))
#define DPE_WMFE_TBLI_STRIDE_0	((UINT32P)(DPE_BASE+0x24C))
#define DPE_WMFE_MASKI_BASE_ADDR_0	((UINT32P)(DPE_BASE+0x250))
#define DPE_WMFE_MASKI_STRIDE_0	((UINT32P)(DPE_BASE+0x254))
#define DPE_WMFE_DPO_BASE_ADDR_0	((UINT32P)(DPE_BASE+0x258))
#define DPE_WMFE_DPO_STRIDE_0	((UINT32P)(DPE_BASE+0x25C))
#define DPE_WMFE_CTRL_1	((UINT32P)(DPE_BASE+0x270))
#define DPE_WMFE_SIZE_1	((UINT32P)(DPE_BASE+0x274))
#define DPE_WMFE_IMGI_BASE_ADDR_1	((UINT32P)(DPE_BASE+0x278))
#define DPE_WMFE_IMGI_STRIDE_1	((UINT32P)(DPE_BASE+0x27C))
#define DPE_WMFE_DPI_BASE_ADDR_1	((UINT32P)(DPE_BASE+0x280))
#define DPE_WMFE_DPI_STRIDE_1	((UINT32P)(DPE_BASE+0x284))
#define DPE_WMFE_TBLI_BASE_ADDR_1	((UINT32P)(DPE_BASE+0x288))
#define DPE_WMFE_TBLI_STRIDE_1	((UINT32P)(DPE_BASE+0x28C))
#define DPE_WMFE_MASKI_BASE_ADDR_1	((UINT32P)(DPE_BASE+0x290))
#define DPE_WMFE_MASKI_STRIDE_1	((UINT32P)(DPE_BASE+0x294))
#define DPE_WMFE_DPO_BASE_ADDR_1	((UINT32P)(DPE_BASE+0x298))
#define DPE_WMFE_DPO_STRIDE_1	((UINT32P)(DPE_BASE+0x29C))
#define DPE_WMFE_CTRL_2	((UINT32P)(DPE_BASE+0x2B0))
#define DPE_WMFE_SIZE_2	((UINT32P)(DPE_BASE+0x2B4))
#define DPE_WMFE_IMGI_BASE_ADDR_2	((UINT32P)(DPE_BASE+0x2B8))
#define DPE_WMFE_IMGI_STRIDE_2	((UINT32P)(DPE_BASE+0x2BC))
#define DPE_WMFE_DPI_BASE_ADDR_2	((UINT32P)(DPE_BASE+0x2C0))
#define DPE_WMFE_DPI_STRIDE_2	((UINT32P)(DPE_BASE+0x2C4))
#define DPE_WMFE_TBLI_BASE_ADDR_2	((UINT32P)(DPE_BASE+0x2C8))
#define DPE_WMFE_TBLI_STRIDE_2	((UINT32P)(DPE_BASE+0x2CC))
#define DPE_WMFE_MASKI_BASE_ADDR_2	((UINT32P)(DPE_BASE+0x2D0))
#define DPE_WMFE_MASKI_STRIDE_2	((UINT32P)(DPE_BASE+0x2D4))
#define DPE_WMFE_DPO_BASE_ADDR_2	((UINT32P)(DPE_BASE+0x2D8))
#define DPE_WMFE_DPO_STRIDE_2	((UINT32P)(DPE_BASE+0x2DC))
#define DPE_WMFE_CTRL_3	((UINT32P)(DPE_BASE+0x2F0))
#define DPE_WMFE_SIZE_3	((UINT32P)(DPE_BASE+0x2F4))
#define DPE_WMFE_IMGI_BASE_ADDR_3	((UINT32P)(DPE_BASE+0x2F8))
#define DPE_WMFE_IMGI_STRIDE_3	((UINT32P)(DPE_BASE+0x2FC))
#define DPE_WMFE_DPI_BASE_ADDR_3	((UINT32P)(DPE_BASE+0x300))
#define DPE_WMFE_DPI_STRIDE_3	((UINT32P)(DPE_BASE+0x304))
#define DPE_WMFE_TBLI_BASE_ADDR_3	((UINT32P)(DPE_BASE+0x308))
#define DPE_WMFE_TBLI_STRIDE_3	((UINT32P)(DPE_BASE+0x30C))
#define DPE_WMFE_MASKI_BASE_ADDR_3	((UINT32P)(DPE_BASE+0x310))
#define DPE_WMFE_MASKI_STRIDE_3	((UINT32P)(DPE_BASE+0x314))
#define DPE_WMFE_DPO_BASE_ADDR_3	((UINT32P)(DPE_BASE+0x318))
#define DPE_WMFE_DPO_STRIDE_3	((UINT32P)(DPE_BASE+0x31C))
#define DPE_WMFE_CTRL_4	((UINT32P)(DPE_BASE+0x330))
#define DPE_WMFE_SIZE_4	((UINT32P)(DPE_BASE+0x334))
#define DPE_WMFE_IMGI_BASE_ADDR_4	((UINT32P)(DPE_BASE+0x338))
#define DPE_WMFE_IMGI_STRIDE_4	((UINT32P)(DPE_BASE+0x33C))
#define DPE_WMFE_DPI_BASE_ADDR_4	((UINT32P)(DPE_BASE+0x340))
#define DPE_WMFE_DPI_STRIDE_4	((UINT32P)(DPE_BASE+0x344))
#define DPE_WMFE_TBLI_BASE_ADDR_4	((UINT32P)(DPE_BASE+0x348))
#define DPE_WMFE_TBLI_STRIDE_4	((UINT32P)(DPE_BASE+0x34C))
#define DPE_WMFE_MASKI_BASE_ADDR_4	((UINT32P)(DPE_BASE+0x350))
#define DPE_WMFE_MASKI_STRIDE_4	((UINT32P)(DPE_BASE+0x354))
#define DPE_WMFE_DPO_BASE_ADDR_4	((UINT32P)(DPE_BASE+0x358))
#define DPE_WMFE_DPO_STRIDE_4	((UINT32P)(DPE_BASE+0x35C))
#define DPE_WMFE_DBG_INFO_00	((UINT32P)(DPE_BASE+0x400))
#define DPE_WMFE_DBG_INFO_01	((UINT32P)(DPE_BASE+0x404))
#define DPE_WMFE_DBG_INFO_02	((UINT32P)(DPE_BASE+0x408))
#define DPE_WMFE_DBG_INFO_03	((UINT32P)(DPE_BASE+0x40C))
#define DPE_WMFE_DBG_INFO_04	((UINT32P)(DPE_BASE+0x410))
#define DPE_WMFE_DBG_INFO_05	((UINT32P)(DPE_BASE+0x414))
#define DPE_WMFE_DBG_INFO_06	((UINT32P)(DPE_BASE+0x418))
#define DPE_WMFE_DBG_INFO_07	((UINT32P)(DPE_BASE+0x41C))
#define DPE_WMFE_DBG_INFO_08	((UINT32P)(DPE_BASE+0x420))
#define DPE_WMFE_DBG_INFO_09	((UINT32P)(DPE_BASE+0x424))
#define DPE_WMFE_SPARE_0	((UINT32P)(DPE_BASE+0x4F8))
#define DPE_WMFE_SPARE_1	((UINT32P)(DPE_BASE+0x4FC))
#define DPE_DMA_DBG	((UINT32P)(DPE_BASE+0x7F4))
#define DPE_DMA_REQ_STATUS	((UINT32P)(DPE_BASE+0x7F8))
#define DPE_DMA_RDY_STATUS	((UINT32P)(DPE_BASE+0x7FC))

// APB Module dpe_dma
#define DPE_DMA_BASE (0x15028000)
#define DPE_DMA_SOFT_RSTSTAT	((UINT32P)(DPE_DMA_BASE+0x800))
#define DPE_VERTICAL_FLIP_EN	((UINT32P)(DPE_DMA_BASE+0x804))
#define DPE_DMA_SOFT_RESET	((UINT32P)(DPE_DMA_BASE+0x808))
#define DPE_LAST_ULTRA_EN	((UINT32P)(DPE_DMA_BASE+0x80C))
#define DPE_SPECIAL_FUN_EN	((UINT32P)(DPE_DMA_BASE+0x810))
#define DPEO_BASE_ADDR	((UINT32P)(DPE_DMA_BASE+0x830))
#define DPEO_BASE_ADDR_2	((UINT32P)(DPE_DMA_BASE+0x834))
#define DPEO_OFST_ADDR	((UINT32P)(DPE_DMA_BASE+0x838))
#define DPEO_OFST_ADDR_2	((UINT32P)(DPE_DMA_BASE+0x83C))
#define DPEO_XSIZE	((UINT32P)(DPE_DMA_BASE+0x840))
#define DPEO_YSIZE	((UINT32P)(DPE_DMA_BASE+0x844))
#define DPEO_STRIDE	((UINT32P)(DPE_DMA_BASE+0x848))
#define DPEO_CON	((UINT32P)(DPE_DMA_BASE+0x84C))
#define DPEO_CON2	((UINT32P)(DPE_DMA_BASE+0x850))
#define DPEO_CON3	((UINT32P)(DPE_DMA_BASE+0x854))
#define DPEI_BASE_ADDR	((UINT32P)(DPE_DMA_BASE+0x890))
#define DPEI_BASE_ADDR_2	((UINT32P)(DPE_DMA_BASE+0x894))
#define DPEI_OFST_ADDR	((UINT32P)(DPE_DMA_BASE+0x898))
#define DPEI_OFST_ADDR_2	((UINT32P)(DPE_DMA_BASE+0x89C))
#define DPEI_XSIZE	((UINT32P)(DPE_DMA_BASE+0x8A0))
#define DPEI_YSIZE	((UINT32P)(DPE_DMA_BASE+0x8A4))
#define DPEI_STRIDE	((UINT32P)(DPE_DMA_BASE+0x8A8))
#define DPEI_CON	((UINT32P)(DPE_DMA_BASE+0x8AC))
#define DPEI_CON2	((UINT32P)(DPE_DMA_BASE+0x8B0))
#define DPEI_CON3	((UINT32P)(DPE_DMA_BASE+0x8B4))
#define DPE_DMA_ERR_CTRL	((UINT32P)(DPE_DMA_BASE+0x900))
#define DPEO_ERR_STAT	((UINT32P)(DPE_DMA_BASE+0x904))
#define DPEI_ERR_STAT	((UINT32P)(DPE_DMA_BASE+0x908))
#define DPE_DMA_DEBUG_ADDR	((UINT32P)(DPE_DMA_BASE+0x90C))
#define DPE_DMA_RSV1	((UINT32P)(DPE_DMA_BASE+0x910))
#define DPE_DMA_RSV2	((UINT32P)(DPE_DMA_BASE+0x914))
#define DPE_DMA_RSV3	((UINT32P)(DPE_DMA_BASE+0x918))
#define DPE_DMA_RSV4	((UINT32P)(DPE_DMA_BASE+0x91C))
#define DPE_DMA_RSV5	((UINT32P)(DPE_DMA_BASE+0x920))
#define DPE_DMA_RSV6	((UINT32P)(DPE_DMA_BASE+0x924))
#define DPE_DMA_DEBUG_SEL	((UINT32P)(DPE_DMA_BASE+0x928))
#define DPE_DMA_BW_SELF_TEST	((UINT32P)(DPE_DMA_BASE+0x92C))

// APB Module rsc
#define RSC_BASE (0x15029000)
#define RSC_RST	((UINT32P)(RSC_BASE+0x000))
#define RSC_START	((UINT32P)(RSC_BASE+0x004))
#define RSC_DCM_CTRL	((UINT32P)(RSC_BASE+0x008))
#define RSC_DCM_STATUS	((UINT32P)(RSC_BASE+0x00C))
#define RSC_INT_CTRL	((UINT32P)(RSC_BASE+0x010))
#define RSC_INT_STATUS	((UINT32P)(RSC_BASE+0x014))
#define RSC_CTRL	((UINT32P)(RSC_BASE+0x018))
#define RSC_SIZE	((UINT32P)(RSC_BASE+0x01C))
#define RSC_SR	((UINT32P)(RSC_BASE+0x020))
#define RSC_BR	((UINT32P)(RSC_BASE+0x024))
#define RSC_MV_OFFSET	((UINT32P)(RSC_BASE+0x028))
#define RSC_GMV_OFFSET	((UINT32P)(RSC_BASE+0x02C))
#define RSC_PREPARE_MV_CTRL	((UINT32P)(RSC_BASE+0x030))
#define RSC_CAND_NUM	((UINT32P)(RSC_BASE+0x034))
#define RSC_EVEN_CAND_SEL_0	((UINT32P)(RSC_BASE+0x038))
#define RSC_EVEN_CAND_SEL_1	((UINT32P)(RSC_BASE+0x03C))
#define RSC_EVEN_CAND_SEL_2	((UINT32P)(RSC_BASE+0x040))
#define RSC_EVEN_CAND_SEL_3	((UINT32P)(RSC_BASE+0x044))
#define RSC_EVEN_CAND_SEL_4	((UINT32P)(RSC_BASE+0x048))
#define RSC_ODD_CAND_SEL_0	((UINT32P)(RSC_BASE+0x04C))
#define RSC_ODD_CAND_SEL_1	((UINT32P)(RSC_BASE+0x050))
#define RSC_ODD_CAND_SEL_2	((UINT32P)(RSC_BASE+0x054))
#define RSC_ODD_CAND_SEL_3	((UINT32P)(RSC_BASE+0x058))
#define RSC_ODD_CAND_SEL_4	((UINT32P)(RSC_BASE+0x05C))
#define RSC_RAND_HORZ_LUT	((UINT32P)(RSC_BASE+0x060))
#define RSC_RAND_VERT_LUT	((UINT32P)(RSC_BASE+0x064))
#define RSC_CURR_BLK_CTRL	((UINT32P)(RSC_BASE+0x068))
#define RSC_SAD_CTRL	((UINT32P)(RSC_BASE+0x06C))
#define RSC_SAD_EDGE_GAIN_CTRL	((UINT32P)(RSC_BASE+0x070))
#define RSC_SAD_CRNR_GAIN_CTRL	((UINT32P)(RSC_BASE+0x074))
#define RSC_STILL_STRIP_CTRL_0	((UINT32P)(RSC_BASE+0x078))
#define RSC_STILL_STRIP_CTRL_1	((UINT32P)(RSC_BASE+0x07C))
#define RSC_MV_PNLTY_CTRL	((UINT32P)(RSC_BASE+0x080))
#define RSC_ZERO_PNLTY_CTRL	((UINT32P)(RSC_BASE+0x084))
#define RSC_RAND_PNLTY_CTRL	((UINT32P)(RSC_BASE+0x088))
#define RSC_RAND_PNLTY_GAIN_CTRL_0	((UINT32P)(RSC_BASE+0x08C))
#define RSC_RAND_PNLTY_GAIN_CTRL_1	((UINT32P)(RSC_BASE+0x090))
#define RSC_TMPR_PNLTY_CTRL_0	((UINT32P)(RSC_BASE+0x094))
#define RSC_TMPR_PNLTY_CTRL_1	((UINT32P)(RSC_BASE+0x098))
#define RSC_IMGI_C_BASE_ADDR	((UINT32P)(RSC_BASE+0x09C))
#define RSC_IMGI_C_STRIDE	((UINT32P)(RSC_BASE+0x0A0))
#define RSC_IMGI_P_BASE_ADDR	((UINT32P)(RSC_BASE+0x0A4))
#define RSC_IMGI_P_STRIDE	((UINT32P)(RSC_BASE+0x0A8))
#define RSC_MVI_BASE_ADDR	((UINT32P)(RSC_BASE+0x0AC))
#define RSC_MVI_STRIDE	((UINT32P)(RSC_BASE+0x0B0))
#define RSC_APLI_C_BASE_ADDR	((UINT32P)(RSC_BASE+0x0B4))
#define RSC_APLI_P_BASE_ADDR	((UINT32P)(RSC_BASE+0x0B8))
#define RSC_MVO_BASE_ADDR	((UINT32P)(RSC_BASE+0x0BC))
#define RSC_MVO_STRIDE	((UINT32P)(RSC_BASE+0x0C0))
#define RSC_BVO_BASE_ADDR	((UINT32P)(RSC_BASE+0x0C4))
#define RSC_BVO_STRIDE	((UINT32P)(RSC_BASE+0x0C8))
#define RSC_STA_0	((UINT32P)(RSC_BASE+0x100))
#define RSC_DBG_INFO_00	((UINT32P)(RSC_BASE+0x120))
#define RSC_DBG_INFO_01	((UINT32P)(RSC_BASE+0x124))
#define RSC_DBG_INFO_02	((UINT32P)(RSC_BASE+0x128))
#define RSC_DBG_INFO_03	((UINT32P)(RSC_BASE+0x12C))
#define RSC_DBG_INFO_04	((UINT32P)(RSC_BASE+0x130))
#define RSC_DBG_INFO_05	((UINT32P)(RSC_BASE+0x134))
#define RSC_DBG_INFO_06	((UINT32P)(RSC_BASE+0x138))
#define RSC_VERSION	((UINT32P)(RSC_BASE+0x1F4))
#define RSC_SPARE_0	((UINT32P)(RSC_BASE+0x1F8))
#define RSC_SPARE_1	((UINT32P)(RSC_BASE+0x1FC))
#define RSC_DMA_DBG	((UINT32P)(RSC_BASE+0x7F4))
#define RSC_DMA_REQ_STATUS	((UINT32P)(RSC_BASE+0x7F8))
#define RSC_DMA_RDY_STATUS	((UINT32P)(RSC_BASE+0x7FC))

// APB Module wpe
#define WPE_BASE (0x1502A000)
#define WPE_A_ADDR_GEN_SOFT_RSTSTAT_0	((UINT32P)(WPE_BASE+0x2C0))
#define WPE_A_ADDR_GEN_BASE_ADDR_0	((UINT32P)(WPE_BASE+0x2C4))
#define WPE_A_ADDR_GEN_OFFSET_ADDR_0	((UINT32P)(WPE_BASE+0x2C8))
#define WPE_A_ADDR_GEN_STRIDE_0	((UINT32P)(WPE_BASE+0x2CC))
#define WPE_A_CACHI_CON_0	((UINT32P)(WPE_BASE+0x2D0))
#define WPE_A_CACHI_CON2_0	((UINT32P)(WPE_BASE+0x2D4))
#define WPE_A_CACHI_CON3_0	((UINT32P)(WPE_BASE+0x2D8))
#define WPE_A_ADDR_GEN_ERR_CTRL_0	((UINT32P)(WPE_BASE+0x2DC))
#define WPE_A_ADDR_GEN_ERR_STAT_0	((UINT32P)(WPE_BASE+0x2E0))
#define WPE_A_ADDR_GEN_RSV1_0	((UINT32P)(WPE_BASE+0x2E4))
#define WPE_A_ADDR_GEN_DEBUG_SEL_0	((UINT32P)(WPE_BASE+0x2E8))
#define WPE_A_ADDR_GEN_SOFT_RSTSTAT_1	((UINT32P)(WPE_BASE+0x2F0))
#define WPE_A_ADDR_GEN_BASE_ADDR_1	((UINT32P)(WPE_BASE+0x2F4))
#define WPE_A_ADDR_GEN_OFFSET_ADDR_1	((UINT32P)(WPE_BASE+0x2F8))
#define WPE_A_ADDR_GEN_STRIDE_1	((UINT32P)(WPE_BASE+0x2FC))
#define WPE_A_CACHI_CON_1	((UINT32P)(WPE_BASE+0x300))
#define WPE_A_CACHI_CON2_1	((UINT32P)(WPE_BASE+0x304))
#define WPE_A_CACHI_CON3_1	((UINT32P)(WPE_BASE+0x308))
#define WPE_A_ADDR_GEN_ERR_CTRL_1	((UINT32P)(WPE_BASE+0x30C))
#define WPE_A_ADDR_GEN_ERR_STAT_1	((UINT32P)(WPE_BASE+0x310))
#define WPE_A_ADDR_GEN_RSV1_1	((UINT32P)(WPE_BASE+0x314))
#define WPE_A_ADDR_GEN_DEBUG_SEL_1	((UINT32P)(WPE_BASE+0x318))
#define WPE_A_ADDR_GEN_SOFT_RSTSTAT_2	((UINT32P)(WPE_BASE+0x320))
#define WPE_A_ADDR_GEN_BASE_ADDR_2	((UINT32P)(WPE_BASE+0x324))
#define WPE_A_ADDR_GEN_OFFSET_ADDR_2	((UINT32P)(WPE_BASE+0x328))
#define WPE_A_ADDR_GEN_STRIDE_2	((UINT32P)(WPE_BASE+0x32C))
#define WPE_A_CACHI_CON_2	((UINT32P)(WPE_BASE+0x330))
#define WPE_A_CACHI_CON2_2	((UINT32P)(WPE_BASE+0x334))
#define WPE_A_CACHI_CON3_2	((UINT32P)(WPE_BASE+0x338))
#define WPE_A_ADDR_GEN_ERR_CTRL_2	((UINT32P)(WPE_BASE+0x33C))
#define WPE_A_ADDR_GEN_ERR_STAT_2	((UINT32P)(WPE_BASE+0x340))
#define WPE_A_ADDR_GEN_RSV1_2	((UINT32P)(WPE_BASE+0x344))
#define WPE_A_ADDR_GEN_DEBUG_SEL_2	((UINT32P)(WPE_BASE+0x348))
#define WPE_A_ADDR_GEN_SOFT_RSTSTAT_3	((UINT32P)(WPE_BASE+0x350))
#define WPE_A_ADDR_GEN_BASE_ADDR_3	((UINT32P)(WPE_BASE+0x354))
#define WPE_A_ADDR_GEN_OFFSET_ADDR_3	((UINT32P)(WPE_BASE+0x358))
#define WPE_A_ADDR_GEN_STRIDE_3	((UINT32P)(WPE_BASE+0x35C))
#define WPE_A_CACHI_CON_3	((UINT32P)(WPE_BASE+0x360))
#define WPE_A_CACHI_CON2_3	((UINT32P)(WPE_BASE+0x364))
#define WPE_A_CACHI_CON3_3	((UINT32P)(WPE_BASE+0x368))
#define WPE_A_ADDR_GEN_ERR_CTRL_3	((UINT32P)(WPE_BASE+0x36C))
#define WPE_A_ADDR_GEN_ERR_STAT_3	((UINT32P)(WPE_BASE+0x370))
#define WPE_A_ADDR_GEN_RSV1_3	((UINT32P)(WPE_BASE+0x374))
#define WPE_A_ADDR_GEN_DEBUG_SEL_3	((UINT32P)(WPE_BASE+0x378))
#define WPE_A_C24_TILE_EDGE	((UINT32P)(WPE_BASE+0x170))
#define WPE_A_CFIFO_CTL	((UINT32P)(WPE_BASE+0x140))
#define WPE_A_RWCTL_CTL	((UINT32P)(WPE_BASE+0x150))
#define WPE_A_CACHI_SPECIAL_FUN_EN	((UINT32P)(WPE_BASE+0x160))
#define WPE_A_DMA_SOFT_RSTSTAT	((UINT32P)(WPE_BASE+0x3C0))
#define WPE_A_TDRI_BASE_ADDR	((UINT32P)(WPE_BASE+0x3C4))
#define WPE_A_TDRI_OFST_ADDR	((UINT32P)(WPE_BASE+0x3C8))
#define WPE_A_TDRI_XSIZE	((UINT32P)(WPE_BASE+0x3CC))
#define WPE_A_VERTICAL_FLIP_EN	((UINT32P)(WPE_BASE+0x3D0))
#define WPE_A_DMA_SOFT_RESET	((UINT32P)(WPE_BASE+0x3D4))
#define WPE_A_LAST_ULTRA_EN	((UINT32P)(WPE_BASE+0x3D8))
#define WPE_A_SPECIAL_FUN_EN	((UINT32P)(WPE_BASE+0x3DC))
#define WPE_A_WPEO_BASE_ADDR	((UINT32P)(WPE_BASE+0x3F0))
#define WPE_A_WPEO_OFST_ADDR	((UINT32P)(WPE_BASE+0x3F8))
#define WPE_A_WPEO_XSIZE	((UINT32P)(WPE_BASE+0x400))
#define WPE_A_WPEO_YSIZE	((UINT32P)(WPE_BASE+0x404))
#define WPE_A_WPEO_STRIDE	((UINT32P)(WPE_BASE+0x408))
#define WPE_A_WPEO_CON	((UINT32P)(WPE_BASE+0x40C))
#define WPE_A_WPEO_CON2	((UINT32P)(WPE_BASE+0x410))
#define WPE_A_WPEO_CON3	((UINT32P)(WPE_BASE+0x414))
#define WPE_A_WPEO_CROP	((UINT32P)(WPE_BASE+0x418))
#define WPE_A_MSKO_BASE_ADDR	((UINT32P)(WPE_BASE+0x420))
#define WPE_A_MSKO_OFST_ADDR	((UINT32P)(WPE_BASE+0x428))
#define WPE_A_MSKO_XSIZE	((UINT32P)(WPE_BASE+0x430))
#define WPE_A_MSKO_YSIZE	((UINT32P)(WPE_BASE+0x434))
#define WPE_A_MSKO_STRIDE	((UINT32P)(WPE_BASE+0x438))
#define WPE_A_MSKO_CON	((UINT32P)(WPE_BASE+0x43C))
#define WPE_A_MSKO_CON2	((UINT32P)(WPE_BASE+0x440))
#define WPE_A_MSKO_CON3	((UINT32P)(WPE_BASE+0x444))
#define WPE_A_MSKO_CROP	((UINT32P)(WPE_BASE+0x448))
#define WPE_A_VECI_BASE_ADDR	((UINT32P)(WPE_BASE+0x450))
#define WPE_A_VECI_OFST_ADDR	((UINT32P)(WPE_BASE+0x458))
#define WPE_A_VECI_XSIZE	((UINT32P)(WPE_BASE+0x460))
#define WPE_A_VECI_YSIZE	((UINT32P)(WPE_BASE+0x464))
#define WPE_A_VECI_STRIDE	((UINT32P)(WPE_BASE+0x468))
#define WPE_A_VECI_CON	((UINT32P)(WPE_BASE+0x46C))
#define WPE_A_VECI_CON2	((UINT32P)(WPE_BASE+0x470))
#define WPE_A_VECI_CON3	((UINT32P)(WPE_BASE+0x474))
#define WPE_A_VEC2I_BASE_ADDR	((UINT32P)(WPE_BASE+0x480))
#define WPE_A_VEC2I_OFST_ADDR	((UINT32P)(WPE_BASE+0x488))
#define WPE_A_VEC2I_XSIZE	((UINT32P)(WPE_BASE+0x490))
#define WPE_A_VEC2I_YSIZE	((UINT32P)(WPE_BASE+0x494))
#define WPE_A_VEC2I_STRIDE	((UINT32P)(WPE_BASE+0x498))
#define WPE_A_VEC2I_CON	((UINT32P)(WPE_BASE+0x49C))
#define WPE_A_VEC2I_CON2	((UINT32P)(WPE_BASE+0x4A0))
#define WPE_A_VEC2I_CON3	((UINT32P)(WPE_BASE+0x4A4))
#define WPE_A_VEC3I_BASE_ADDR	((UINT32P)(WPE_BASE+0x4B0))
#define WPE_A_VEC3I_OFST_ADDR	((UINT32P)(WPE_BASE+0x4B8))
#define WPE_A_VEC3I_XSIZE	((UINT32P)(WPE_BASE+0x4C0))
#define WPE_A_VEC3I_YSIZE	((UINT32P)(WPE_BASE+0x4C4))
#define WPE_A_VEC3I_STRIDE	((UINT32P)(WPE_BASE+0x4C8))
#define WPE_A_VEC3I_CON	((UINT32P)(WPE_BASE+0x4CC))
#define WPE_A_VEC3I_CON2	((UINT32P)(WPE_BASE+0x4D0))
#define WPE_A_VEC3I_CON3	((UINT32P)(WPE_BASE+0x4D4))
#define WPE_A_DMA_ERR_CTRL	((UINT32P)(WPE_BASE+0x4E0))
#define WPE_A_WPEO_ERR_STAT	((UINT32P)(WPE_BASE+0x4E4))
#define WPE_A_MSKO_ERR_STAT	((UINT32P)(WPE_BASE+0x4E8))
#define WPE_A_VECI_ERR_STAT	((UINT32P)(WPE_BASE+0x4EC))
#define WPE_A_VEC2I_ERR_STAT	((UINT32P)(WPE_BASE+0x4F0))
#define WPE_A_VEC3I_ERR_STAT	((UINT32P)(WPE_BASE+0x4F4))
#define WPE_A_DMA_DEBUG_ADDR	((UINT32P)(WPE_BASE+0x4F8))
#define WPE_A_DMA_RSV1	((UINT32P)(WPE_BASE+0x4FC))
#define WPE_A_DMA_RSV2	((UINT32P)(WPE_BASE+0x500))
#define WPE_A_DMA_RSV3	((UINT32P)(WPE_BASE+0x504))
#define WPE_A_DMA_RSV4	((UINT32P)(WPE_BASE+0x508))
#define WPE_A_DMA_DEBUG_SEL	((UINT32P)(WPE_BASE+0x50C))
#define WPE_A_DMA_BW_SELF_TEST	((UINT32P)(WPE_BASE+0x510))
#define WPE_A_ISPCROP_CON1	((UINT32P)(WPE_BASE+0x1C0))
#define WPE_A_ISPCROP_CON2	((UINT32P)(WPE_BASE+0x1C4))
#define WPE_A_MDP_CROP_X	((UINT32P)(WPE_BASE+0x190))
#define WPE_A_MDP_CROP_Y	((UINT32P)(WPE_BASE+0x194))
#define WPE_A_PSP_CTL	((UINT32P)(WPE_BASE+0x1F0))
#define WPE_A_PSP2_CTL	((UINT32P)(WPE_BASE+0x1F4))
#define WPE_A_WPE_START	((UINT32P)(WPE_BASE+0x000))
#define WPE_A_CTL_MOD_EN	((UINT32P)(WPE_BASE+0x004))
#define WPE_A_CTL_DMA_EN	((UINT32P)(WPE_BASE+0x008))
#define WPE_A_CTL_CFG	((UINT32P)(WPE_BASE+0x010))
#define WPE_A_CTL_FMT_SEL	((UINT32P)(WPE_BASE+0x014))
#define WPE_A_CTL_INT_EN	((UINT32P)(WPE_BASE+0x018))
#define WPE_A_CTL_INT_STATUS	((UINT32P)(WPE_BASE+0x020))
#define WPE_A_CTL_INT_STATUSX	((UINT32P)(WPE_BASE+0x024))
#define WPE_A_CTL_TDR_TILE	((UINT32P)(WPE_BASE+0x028))
#define WPE_A_CTL_TDR_DBG_STATUS	((UINT32P)(WPE_BASE+0x02C))
#define WPE_A_CTL_TDR_TCM_EN	((UINT32P)(WPE_BASE+0x030))
#define WPE_A_CTL_SW_CTL	((UINT32P)(WPE_BASE+0x034))
#define WPE_A_CTL_SPARE0	((UINT32P)(WPE_BASE+0x038))
#define WPE_A_CTL_SPARE1	((UINT32P)(WPE_BASE+0x03C))
#define WPE_A_CTL_SPARE2	((UINT32P)(WPE_BASE+0x040))
#define WPE_A_CTL_DONE_SEL	((UINT32P)(WPE_BASE+0x044))
#define WPE_A_CTL_DBG_SET	((UINT32P)(WPE_BASE+0x048))
#define WPE_A_CTL_DBG_PORT	((UINT32P)(WPE_BASE+0x04C))
#define WPE_A_CTL_DATE_CODE	((UINT32P)(WPE_BASE+0x050))
#define WPE_A_CTL_PROJ_CODE	((UINT32P)(WPE_BASE+0x054))
#define WPE_A_CTL_WPE_DCM_DIS	((UINT32P)(WPE_BASE+0x058))
#define WPE_A_CTL_DMA_DCM_DIS	((UINT32P)(WPE_BASE+0x05C))
#define WPE_A_CTL_WPE_DCM_STATUS	((UINT32P)(WPE_BASE+0x060))
#define WPE_A_CTL_DMA_DCM_STATUS	((UINT32P)(WPE_BASE+0x064))
#define WPE_A_CTL_WPE_REQ_STATUS	((UINT32P)(WPE_BASE+0x068))
#define WPE_A_CTL_DMA_REQ_STATUS	((UINT32P)(WPE_BASE+0x06C))
#define WPE_A_CTL_WPE_RDY_STATUS	((UINT32P)(WPE_BASE+0x070))
#define WPE_A_CTL_DMA_RDY_STATUS	((UINT32P)(WPE_BASE+0x074))
#define WPE_A_VGEN_CTL	((UINT32P)(WPE_BASE+0x0C0))
#define WPE_A_VGEN_IN_IMG	((UINT32P)(WPE_BASE+0x0C4))
#define WPE_A_VGEN_OUT_IMG	((UINT32P)(WPE_BASE+0x0C8))
#define WPE_A_VGEN_HORI_STEP	((UINT32P)(WPE_BASE+0x0CC))
#define WPE_A_VGEN_VERT_STEP	((UINT32P)(WPE_BASE+0x0D0))
#define WPE_A_VGEN_HORI_INT_OFST	((UINT32P)(WPE_BASE+0x0D4))
#define WPE_A_VGEN_HORI_SUB_OFST	((UINT32P)(WPE_BASE+0x0D8))
#define WPE_A_VGEN_VERT_INT_OFST	((UINT32P)(WPE_BASE+0x0DC))
#define WPE_A_VGEN_VERT_SUB_OFST	((UINT32P)(WPE_BASE+0x0E0))
#define WPE_A_VGEN_POST_CTL	((UINT32P)(WPE_BASE+0x0E8))
#define WPE_A_VGEN_POST_COMP_X	((UINT32P)(WPE_BASE+0x0EC))
#define WPE_A_VGEN_POST_COMP_Y	((UINT32P)(WPE_BASE+0x0F0))
#define WPE_A_VGEN_MAX_VEC	((UINT32P)(WPE_BASE+0x0F4))
#define WPE_A_VFIFO_CTL	((UINT32P)(WPE_BASE+0x0F8))

// APB Module fdvt
#define FDVT_BASE (0x1502B000)
#define FDVT_START	((UINT32P)(FDVT_BASE+0x000))
#define FDVT_ENABLE	((UINT32P)(FDVT_BASE+0x004))
#define FDVT_RS	((UINT32P)(FDVT_BASE+0x008))
#define FDVT_RSCON_BASE_ADR	((UINT32P)(FDVT_BASE+0x00c))
#define FDVT_RGB2Y0	((UINT32P)(FDVT_BASE+0x010))
#define FDVT_RGB2Y1	((UINT32P)(FDVT_BASE+0x014))
#define FDVT_INVG0	((UINT32P)(FDVT_BASE+0x018))
#define FDVT_INVG1	((UINT32P)(FDVT_BASE+0x01c))
#define FDVT_INVG2	((UINT32P)(FDVT_BASE+0x020))
#define FDVT_FNUM_0	((UINT32P)(FDVT_BASE+0x024))
#define FDVT_FNUM_1	((UINT32P)(FDVT_BASE+0x028))
#define FDVT_FNUM_2	((UINT32P)(FDVT_BASE+0x02C))
#define FDVT_FNUM_3	((UINT32P)(FDVT_BASE+0x030))
#define FDVT_T_FNUM_0	((UINT32P)(FDVT_BASE+0x034))
#define FDVT_T_FNUM_1	((UINT32P)(FDVT_BASE+0x038))
#define FDVT_T_FNUM_2	((UINT32P)(FDVT_BASE+0x03C))
#define FDVT_T_FNUM_3	((UINT32P)(FDVT_BASE+0x040))
#define FDVT_FF_NUM_0	((UINT32P)(FDVT_BASE+0x044))
#define FDVT_FF_NUM_1	((UINT32P)(FDVT_BASE+0x048))
#define FDVT_FF_NUM_2	((UINT32P)(FDVT_BASE+0x04C))
#define FDVT_FF_NUM_3	((UINT32P)(FDVT_BASE+0x050))
#define FDVT_FF_NUM_4	((UINT32P)(FDVT_BASE+0x1c4))
#define FDVT_FF_NUM_5	((UINT32P)(FDVT_BASE+0x1c8))
#define FDVT_FF_NUM_6	((UINT32P)(FDVT_BASE+0x1cc))
#define FDVT_FF_NUM_7	((UINT32P)(FDVT_BASE+0x1d0))
#define FDVT_FF_NUM_8	((UINT32P)(FDVT_BASE+0x1d4))
#define FDVT_FF_BASE_ADR_0	((UINT32P)(FDVT_BASE+0x054))
#define FDVT_FF_BASE_ADR_1	((UINT32P)(FDVT_BASE+0x058))
#define FDVT_FF_BASE_ADR_2	((UINT32P)(FDVT_BASE+0x05c))
#define FDVT_FF_BASE_ADR_3	((UINT32P)(FDVT_BASE+0x060))
#define FDVT_FF_BASE_ADR_4	((UINT32P)(FDVT_BASE+0x064))
#define FDVT_FF_BASE_ADR_5	((UINT32P)(FDVT_BASE+0x068))
#define FDVT_FF_BASE_ADR_6	((UINT32P)(FDVT_BASE+0x06c))
#define FDVT_FF_BASE_ADR_7	((UINT32P)(FDVT_BASE+0x070))
#define FDVT_FF_BASE_ADR_8	((UINT32P)(FDVT_BASE+0x1a4))
#define FDVT_FF_BASE_ADR_9	((UINT32P)(FDVT_BASE+0x1a8))
#define FDVT_FF_BASE_ADR_10	((UINT32P)(FDVT_BASE+0x1ac))
#define FDVT_FF_BASE_ADR_11	((UINT32P)(FDVT_BASE+0x1b0))
#define FDVT_FF_BASE_ADR_12	((UINT32P)(FDVT_BASE+0x1b4))
#define FDVT_FF_BASE_ADR_13	((UINT32P)(FDVT_BASE+0x1b8))
#define FDVT_FF_BASE_ADR_14	((UINT32P)(FDVT_BASE+0x1bc))
#define FDVT_FF_BASE_ADR_15	((UINT32P)(FDVT_BASE+0x1c0))
#define FDVT_FF_BASE_ADR_16	((UINT32P)(FDVT_BASE+0x1d8))
#define FDVT_FF_BASE_ADR_17	((UINT32P)(FDVT_BASE+0x1dc))
#define FDVT_RMAP_0	((UINT32P)(FDVT_BASE+0x074))
#define FDVT_RMAP_1	((UINT32P)(FDVT_BASE+0x078))
#define FDVT_FD	((UINT32P)(FDVT_BASE+0x07c))
#define FDVT_FD_CON_BASE_ADR	((UINT32P)(FDVT_BASE+0x080))
#define FDVT_GFD	((UINT32P)(FDVT_BASE+0x084))
#define FDVT_LFD	((UINT32P)(FDVT_BASE+0x088))
#define FDVT_GFD_POS_0	((UINT32P)(FDVT_BASE+0x08c))
#define FDVT_GFD_POS_1	((UINT32P)(FDVT_BASE+0x090))
#define FDVT_GFD_DET_0	((UINT32P)(FDVT_BASE+0x094))
#define FDVT_GFD_DET_1	((UINT32P)(FDVT_BASE+0x098))
#define FDVT_FD_RLT_BASE_ADR	((UINT32P)(FDVT_BASE+0x09c))
#define FDVT_LFD_INFO_CTRL_0	((UINT32P)(FDVT_BASE+0x0a4))
#define FDVT_LFD_INFO_XPOS_0	((UINT32P)(FDVT_BASE+0x0a8))
#define FDVT_LFD_INFO_YPOS_0	((UINT32P)(FDVT_BASE+0x0ac))
#define FDVT_LFD_INFO_CTRL_1	((UINT32P)(FDVT_BASE+0x0b0))
#define FDVT_LFD_INFO_XPOS_1	((UINT32P)(FDVT_BASE+0x0b4))
#define FDVT_LFD_INFO_YPOS_1	((UINT32P)(FDVT_BASE+0x0b8))
#define FDVT_LFD_INFO_CTRL_2	((UINT32P)(FDVT_BASE+0x0bc))
#define FDVT_LFD_INFO_XPOS_2	((UINT32P)(FDVT_BASE+0x0c0))
#define FDVT_LFD_INFO_YPOS_2	((UINT32P)(FDVT_BASE+0x0c4))
#define FDVT_LFD_INFO_CTRL_3	((UINT32P)(FDVT_BASE+0x0c8))
#define FDVT_LFD_INFO_XPOS_3	((UINT32P)(FDVT_BASE+0x0cc))
#define FDVT_LFD_INFO_YPOS_3	((UINT32P)(FDVT_BASE+0x0d0))
#define FDVT_LFD_INFO_CTRL_4	((UINT32P)(FDVT_BASE+0x0d4))
#define FDVT_LFD_INFO_XPOS_4	((UINT32P)(FDVT_BASE+0x0d8))
#define FDVT_LFD_INFO_YPOS_4	((UINT32P)(FDVT_BASE+0x0dc))
#define FDVT_LFD_INFO_CTRL_5	((UINT32P)(FDVT_BASE+0x0e0))
#define FDVT_LFD_INFO_XPOS_5	((UINT32P)(FDVT_BASE+0x0e4))
#define FDVT_LFD_INFO_YPOS_5	((UINT32P)(FDVT_BASE+0x0e8))
#define FDVT_LFD_INFO_CTRL_6	((UINT32P)(FDVT_BASE+0x0ec))
#define FDVT_LFD_INFO_XPOS_6	((UINT32P)(FDVT_BASE+0x0f0))
#define FDVT_LFD_INFO_YPOS_6	((UINT32P)(FDVT_BASE+0x0f4))
#define FDVT_LFD_INFO_CTRL_7	((UINT32P)(FDVT_BASE+0x0f8))
#define FDVT_LFD_INFO_XPOS_7	((UINT32P)(FDVT_BASE+0x0fc))
#define FDVT_LFD_INFO_YPOS_7	((UINT32P)(FDVT_BASE+0x100))
#define FDVT_LFD_INFO_CTRL_8	((UINT32P)(FDVT_BASE+0x104))
#define FDVT_LFD_INFO_XPOS_8	((UINT32P)(FDVT_BASE+0x108))
#define FDVT_LFD_INFO_YPOS_8	((UINT32P)(FDVT_BASE+0x10c))
#define FDVT_LFD_INFO_CTRL_9	((UINT32P)(FDVT_BASE+0x110))
#define FDVT_LFD_INFO_XPOS_9	((UINT32P)(FDVT_BASE+0x114))
#define FDVT_LFD_INFO_YPOS_9	((UINT32P)(FDVT_BASE+0x118))
#define FDVT_LFD_INFO_CTRL_10	((UINT32P)(FDVT_BASE+0x11c))
#define FDVT_LFD_INFO_XPOS_10	((UINT32P)(FDVT_BASE+0x120))
#define FDVT_LFD_INFO_YPOS_10	((UINT32P)(FDVT_BASE+0x124))
#define FDVT_LFD_INFO_CTRL_11	((UINT32P)(FDVT_BASE+0x128))
#define FDVT_LFD_INFO_XPOS_11	((UINT32P)(FDVT_BASE+0x12c))
#define FDVT_LFD_INFO_YPOS_11	((UINT32P)(FDVT_BASE+0x130))
#define FDVT_LFD_INFO_CTRL_12	((UINT32P)(FDVT_BASE+0x134))
#define FDVT_LFD_INFO_XPOS_12	((UINT32P)(FDVT_BASE+0x138))
#define FDVT_LFD_INFO_YPOS_12	((UINT32P)(FDVT_BASE+0x13c))
#define FDVT_LFD_INFO_CTRL_13	((UINT32P)(FDVT_BASE+0x140))
#define FDVT_LFD_INFO_XPOS_13	((UINT32P)(FDVT_BASE+0x144))
#define FDVT_LFD_INFO_YPOS_13	((UINT32P)(FDVT_BASE+0x148))
#define FDVT_LFD_INFO_CTRL_14	((UINT32P)(FDVT_BASE+0x14c))
#define FDVT_LFD_INFO_XPOS_14	((UINT32P)(FDVT_BASE+0x150))
#define FDVT_LFD_INFO_YPOS_14	((UINT32P)(FDVT_BASE+0x154))
#define FDVT_TC_ENABLE_RESULT	((UINT32P)(FDVT_BASE+0x158))
#define FDVT_INT_EN	((UINT32P)(FDVT_BASE+0x15c))
#define FDVT_SRC_WD_HT	((UINT32P)(FDVT_BASE+0x160))
#define FDVT_INT	((UINT32P)(FDVT_BASE+0x168))
#define FDVT_DEBUG_INFO_1	((UINT32P)(FDVT_BASE+0x16c))
#define FDVT_DEBUG_INFO_2	((UINT32P)(FDVT_BASE+0x170))
#define FDVT_DEBUG_INFO_3	((UINT32P)(FDVT_BASE+0x174))
#define FDVT_DEBUG_INFO_4	((UINT32P)(FDVT_BASE+0x1e0))
#define FDVT_RESULT	((UINT32P)(FDVT_BASE+0x178))
#define FDVT_SPARE_CELL	((UINT32P)(FDVT_BASE+0x198))
#define FDVT_CTRL	((UINT32P)(FDVT_BASE+0x19c))
#define FDVT_VERSION	((UINT32P)(FDVT_BASE+0x1a0))

// APB Module fdvt_dma
#define FDVT_DMA_BASE (0x1502B000)
#define FDVT_DMA_SOFT_RSTSTAT	((UINT32P)(FDVT_DMA_BASE+0x200))
#define FDVT_VERTICAL_FLIP_EN	((UINT32P)(FDVT_DMA_BASE+0x204))
#define FDVT_DMA_SOFT_RESET	((UINT32P)(FDVT_DMA_BASE+0x208))
#define FDVT_LAST_ULTRA_EN	((UINT32P)(FDVT_DMA_BASE+0x20C))
#define FDVT_SPECIAL_FUN_EN	((UINT32P)(FDVT_DMA_BASE+0x210))
#define FDVT_WRO_BASE_ADDR	((UINT32P)(FDVT_DMA_BASE+0x230))
#define FDVT_WRO_BASE_ADDR_2	((UINT32P)(FDVT_DMA_BASE+0x234))
#define FDVT_WRO_OFST_ADDR	((UINT32P)(FDVT_DMA_BASE+0x238))
#define FDVT_WRO_OFST_ADDR_2	((UINT32P)(FDVT_DMA_BASE+0x23C))
#define FDVT_WRO_XSIZE	((UINT32P)(FDVT_DMA_BASE+0x240))
#define FDVT_WRO_YSIZE	((UINT32P)(FDVT_DMA_BASE+0x244))
#define FDVT_WRO_STRIDE	((UINT32P)(FDVT_DMA_BASE+0x248))
#define FDVT_WRO_CON	((UINT32P)(FDVT_DMA_BASE+0x24C))
#define FDVT_WRO_CON2	((UINT32P)(FDVT_DMA_BASE+0x250))
#define FDVT_WRO_CON3	((UINT32P)(FDVT_DMA_BASE+0x254))
#define FDVT_RPI_BASE_ADDR	((UINT32P)(FDVT_DMA_BASE+0x290))
#define FDVT_RPI_BASE_ADDR_2	((UINT32P)(FDVT_DMA_BASE+0x294))
#define FDVT_RPI_OFST_ADDR	((UINT32P)(FDVT_DMA_BASE+0x298))
#define FDVT_RPI_OFST_ADDR_2	((UINT32P)(FDVT_DMA_BASE+0x29C))
#define FDVT_RPI_XSIZE	((UINT32P)(FDVT_DMA_BASE+0x2A0))
#define FDVT_RPI_YSIZE	((UINT32P)(FDVT_DMA_BASE+0x2A4))
#define FDVT_RPI_STRIDE	((UINT32P)(FDVT_DMA_BASE+0x2A8))
#define FDVT_RPI_CON	((UINT32P)(FDVT_DMA_BASE+0x2AC))
#define FDVT_RPI_CON2	((UINT32P)(FDVT_DMA_BASE+0x2B0))
#define FDVT_RPI_CON3	((UINT32P)(FDVT_DMA_BASE+0x2B4))
#define FDVT_RBI_BASE_ADDR	((UINT32P)(FDVT_DMA_BASE+0x2C0))
#define FDVT_RBI_BASE_ADDR_2	((UINT32P)(FDVT_DMA_BASE+0x2C4))
#define FDVT_RBI_OFST_ADDR	((UINT32P)(FDVT_DMA_BASE+0x2C8))
#define FDVT_RBI_OFST_ADDR_2	((UINT32P)(FDVT_DMA_BASE+0x2CC))
#define FDVT_RBI_XSIZE	((UINT32P)(FDVT_DMA_BASE+0x2D0))
#define FDVT_RBI_YSIZE	((UINT32P)(FDVT_DMA_BASE+0x2D4))
#define FDVT_RBI_STRIDE	((UINT32P)(FDVT_DMA_BASE+0x2D8))
#define FDVT_RBI_CON	((UINT32P)(FDVT_DMA_BASE+0x2DC))
#define FDVT_RBI_CON2	((UINT32P)(FDVT_DMA_BASE+0x2E0))
#define FDVT_RBI_CON3	((UINT32P)(FDVT_DMA_BASE+0x2E4))
#define FDVT_DMA_ERR_CTRL	((UINT32P)(FDVT_DMA_BASE+0x300))
#define FDVT_WRO_ERR_STAT	((UINT32P)(FDVT_DMA_BASE+0x304))
#define FDVT_RPI_ERR_STAT	((UINT32P)(FDVT_DMA_BASE+0x308))
#define FDVT_RBI_ERR_STAT	((UINT32P)(FDVT_DMA_BASE+0x30C))
#define FDVT_DMA_DEBUG_ADDR	((UINT32P)(FDVT_DMA_BASE+0x310))
#define FDVT_DMA_RSV1	((UINT32P)(FDVT_DMA_BASE+0x314))
#define FDVT_DMA_RSV2	((UINT32P)(FDVT_DMA_BASE+0x318))
#define FDVT_DMA_RSV3	((UINT32P)(FDVT_DMA_BASE+0x31C))
#define FDVT_DMA_RSV4	((UINT32P)(FDVT_DMA_BASE+0x320))
#define FDVT_DMA_RSV5	((UINT32P)(FDVT_DMA_BASE+0x324))
#define FDVT_DMA_RSV6	((UINT32P)(FDVT_DMA_BASE+0x328))
#define FDVT_DMA_DEBUG_SEL	((UINT32P)(FDVT_DMA_BASE+0x32C))
#define FDVT_DMA_BW_SELF_TEST	((UINT32P)(FDVT_DMA_BASE+0x330))

// APB Module gepf
#define GEPF_BASE (0x1502c000)
#define GEPF_CTR_0	((UINT32P)(GEPF_BASE+0x404))
#define GEPF_CRT_1	((UINT32P)(GEPF_BASE+0x408))
#define GEPF_CRT_2	((UINT32P)(GEPF_BASE+0x48c))
#define GEPF_FOCUS_BASE_ADDR	((UINT32P)(GEPF_BASE+0x40c))
#define GEPF_FOCUS_OFFSET	((UINT32P)(GEPF_BASE+0x410))
#define GEPF_Y_BASE_ADDR	((UINT32P)(GEPF_BASE+0x414))
#define GEPF_YUV_IMG_SIZE	((UINT32P)(GEPF_BASE+0x418))
#define GEPF_UV_BASE_ADDR	((UINT32P)(GEPF_BASE+0x41C))
#define GEPF_DEPTH_BASE_ADDR	((UINT32P)(GEPF_BASE+0x420))
#define GEPF_DEPTH_IMG_SIZE	((UINT32P)(GEPF_BASE+0x428))
#define GEPF_BLUR_BASE_ADDR	((UINT32P)(GEPF_BASE+0x42C))
#define GEPF_YUV_BASE_ADDR	((UINT32P)(GEPF_BASE+0x430))
#define TEMP_CTR_0	((UINT32P)(GEPF_BASE+0x434))
#define TEMP_YUV_IMG_SIZE	((UINT32P)(GEPF_BASE+0x438))
#define TEMP_DEPTH_IMG_SIZE	((UINT32P)(GEPF_BASE+0x43C))
#define TEMP_PRE_Y_BASE_ADDR	((UINT32P)(GEPF_BASE+0x440))
#define TEMP_Y_BASE_ADDR	((UINT32P)(GEPF_BASE+0x444))
#define TEMP_DEPTH_BASE_ADDR	((UINT32P)(GEPF_BASE+0x448))
#define TEMP_PRE_DEPTH_BASE_ADDR	((UINT32P)(GEPF_BASE+0x44c))
#define BYPASS_DEPTH_BASE_ADDR	((UINT32P)(GEPF_BASE+0x450))
#define BYPASS_DEPTH_WR_BASE_ADDR	((UINT32P)(GEPF_BASE+0x454))
#define BYPASS_BLUR_BASE_ADDR	((UINT32P)(GEPF_BASE+0x458))
#define BYPASS_BLUR_WR_BASE_ADDR	((UINT32P)(GEPF_BASE+0x45C))
#define TEMP_BLUR_BASE_ADDR	((UINT32P)(GEPF_BASE+0x460))
#define TEMP_PRE_BLUR_BASE_ADDR	((UINT32P)(GEPF_BASE+0x464))
#define TEMP_BLUR_WR_BASE_ADDR	((UINT32P)(GEPF_BASE+0x468))
#define TEMP_DEPTH_WR_BASE_ADDR	((UINT32P)(GEPF_BASE+0x46C))
#define GEPF_DEPTH_WR_BASE_ADDR	((UINT32P)(GEPF_BASE+0x470))
#define GEPF_BLUR_WR_BASE_ADDR	((UINT32P)(GEPF_BASE+0x474))
#define GEPF_DMA_CTL	((UINT32P)(GEPF_BASE+0x478))
#define GEPF_DMA_RST	((UINT32P)(GEPF_BASE+0x47C))
#define GEPF_DMA_DCM	((UINT32P)(GEPF_BASE+0x480))
#define GEPF_MODULE_DCM	((UINT32P)(GEPF_BASE+0x484))
#define TEMP_CTR_1	((UINT32P)(GEPF_BASE+0x488))
#define GEPF_480_Y_ADDR	((UINT32P)(GEPF_BASE+0x490))
#define GEPF_480_UV_ADDR	((UINT32P)(GEPF_BASE+0x494))
#define GEPF_STRIDE_Y_UV	((UINT32P)(GEPF_BASE+0x498))
#define GEPF_STRIDE_DEPTH	((UINT32P)(GEPF_BASE+0x49c))
#define TEMP_STRIDE_DEPTH	((UINT32P)(GEPF_BASE+0x4A0))
#define GEPF_STRIDE_Y_UV_480	((UINT32P)(GEPF_BASE+0x4A4))
#define DMA_DEBUG_DATA	((UINT32P)(GEPF_BASE+0x4A8))
#define DMA_DCM_ST	((UINT32P)(GEPF_BASE+0x4AC))
#define DMA_RDY_ST	((UINT32P)(GEPF_BASE+0x4B0))
#define DMA_REQ_ST	((UINT32P)(GEPF_BASE+0x4B4))
#define GPEF_IRQ	((UINT32P)(GEPF_BASE+0x400))
#define GPEF_DEBUG_SEL	((UINT32P)(GEPF_BASE+0x4C0))
#define GEPF_DEBUG_0	((UINT32P)(GEPF_BASE+0x4C4))
#define GEPF_DEBUG_1	((UINT32P)(GEPF_BASE+0x4C8))
#define GPEF_MEM_STALL_CNT	((UINT32P)(GEPF_BASE+0x4CC))

// APB Module gepf_dma
#define GEPF_DMA_BASE (0x1502c000)

// APB Module eaf
#define EAF_BASE (0x1502d000)
#define EAF_A_DMA_SOFT_RSTSTAT	((UINT32P)(EAF_BASE+0x800))
#define EAF_A_TDRI_BASE_ADDR	((UINT32P)(EAF_BASE+0x804))
#define EAF_A_TDRI_OFST_ADDR	((UINT32P)(EAF_BASE+0x808))
#define EAF_A_TDRI_XSIZE	((UINT32P)(EAF_BASE+0x80C))
#define EAF_A_VERTICAL_FLIP_EN	((UINT32P)(EAF_BASE+0x810))
#define EAF_A_DMA_SOFT_RESET	((UINT32P)(EAF_BASE+0x814))
#define EAF_A_LAST_ULTRA_EN	((UINT32P)(EAF_BASE+0x818))
#define EAF_A_SPECIAL_FUN_EN	((UINT32P)(EAF_BASE+0x81C))
#define EAF_A_EAFO_BASE_ADDR	((UINT32P)(EAF_BASE+0x830))
#define EAF_A_EAFO_OFST_ADDR	((UINT32P)(EAF_BASE+0x838))
#define EAF_A_EAFO_XSIZE	((UINT32P)(EAF_BASE+0x840))
#define EAF_A_EAFO_YSIZE	((UINT32P)(EAF_BASE+0x844))
#define EAF_A_EAFO_STRIDE	((UINT32P)(EAF_BASE+0x848))
#define EAF_A_EAFO_CON	((UINT32P)(EAF_BASE+0x84C))
#define EAF_A_EAFO_CON2	((UINT32P)(EAF_BASE+0x850))
#define EAF_A_EAFO_CON3	((UINT32P)(EAF_BASE+0x854))
#define EAF_A_EAFO_CROP	((UINT32P)(EAF_BASE+0x858))
#define EAF_A_EAFI_BASE_ADDR	((UINT32P)(EAF_BASE+0x890))
#define EAF_A_EAFI_OFST_ADDR	((UINT32P)(EAF_BASE+0x898))
#define EAF_A_EAFI_XSIZE	((UINT32P)(EAF_BASE+0x8A0))
#define EAF_A_EAFI_YSIZE	((UINT32P)(EAF_BASE+0x8A4))
#define EAF_A_EAFI_STRIDE	((UINT32P)(EAF_BASE+0x8A8))
#define EAF_A_EAFI_CON	((UINT32P)(EAF_BASE+0x8AC))
#define EAF_A_EAFI_CON2	((UINT32P)(EAF_BASE+0x8B0))
#define EAF_A_EAFI_CON3	((UINT32P)(EAF_BASE+0x8B4))
#define EAF_A_EAF2I_BASE_ADDR	((UINT32P)(EAF_BASE+0x8C0))
#define EAF_A_EAF2I_OFST_ADDR	((UINT32P)(EAF_BASE+0x8C8))
#define EAF_A_EAF2I_XSIZE	((UINT32P)(EAF_BASE+0x8D0))
#define EAF_A_EAF2I_YSIZE	((UINT32P)(EAF_BASE+0x8D4))
#define EAF_A_EAF2I_STRIDE	((UINT32P)(EAF_BASE+0x8D8))
#define EAF_A_EAF2I_CON	((UINT32P)(EAF_BASE+0x8DC))
#define EAF_A_EAF2I_CON2	((UINT32P)(EAF_BASE+0x8E0))
#define EAF_A_EAF2I_CON3	((UINT32P)(EAF_BASE+0x8E4))
#define EAF_A_EAF3I_BASE_ADDR	((UINT32P)(EAF_BASE+0x8F0))
#define EAF_A_EAF3I_OFST_ADDR	((UINT32P)(EAF_BASE+0x8F8))
#define EAF_A_EAF3I_XSIZE	((UINT32P)(EAF_BASE+0x900))
#define EAF_A_EAF3I_YSIZE	((UINT32P)(EAF_BASE+0x904))
#define EAF_A_EAF3I_STRIDE	((UINT32P)(EAF_BASE+0x908))
#define EAF_A_EAF3I_CON	((UINT32P)(EAF_BASE+0x90C))
#define EAF_A_EAF3I_CON2	((UINT32P)(EAF_BASE+0x910))
#define EAF_A_EAF3I_CON3	((UINT32P)(EAF_BASE+0x914))
#define EAF_A_EAF4I_BASE_ADDR	((UINT32P)(EAF_BASE+0x920))
#define EAF_A_EAF4I_OFST_ADDR	((UINT32P)(EAF_BASE+0x928))
#define EAF_A_EAF4I_XSIZE	((UINT32P)(EAF_BASE+0x930))
#define EAF_A_EAF4I_YSIZE	((UINT32P)(EAF_BASE+0x934))
#define EAF_A_EAF4I_STRIDE	((UINT32P)(EAF_BASE+0x938))
#define EAF_A_EAF4I_CON	((UINT32P)(EAF_BASE+0x93C))
#define EAF_A_EAF4I_CON2	((UINT32P)(EAF_BASE+0x940))
#define EAF_A_EAF4I_CON3	((UINT32P)(EAF_BASE+0x944))
#define EAF_A_EAF5I_BASE_ADDR	((UINT32P)(EAF_BASE+0x950))
#define EAF_A_EAF5I_OFST_ADDR	((UINT32P)(EAF_BASE+0x958))
#define EAF_A_EAF5I_XSIZE	((UINT32P)(EAF_BASE+0x960))
#define EAF_A_EAF5I_YSIZE	((UINT32P)(EAF_BASE+0x964))
#define EAF_A_EAF5I_STRIDE	((UINT32P)(EAF_BASE+0x968))
#define EAF_A_EAF5I_CON	((UINT32P)(EAF_BASE+0x96C))
#define EAF_A_EAF5I_CON2	((UINT32P)(EAF_BASE+0x970))
#define EAF_A_EAF5I_CON3	((UINT32P)(EAF_BASE+0x974))
#define EAF_A_EAF6I_BASE_ADDR	((UINT32P)(EAF_BASE+0x980))
#define EAF_A_EAF6I_OFST_ADDR	((UINT32P)(EAF_BASE+0x988))
#define EAF_A_EAF6I_XSIZE	((UINT32P)(EAF_BASE+0x990))
#define EAF_A_EAF6I_YSIZE	((UINT32P)(EAF_BASE+0x994))
#define EAF_A_EAF6I_STRIDE	((UINT32P)(EAF_BASE+0x998))
#define EAF_A_EAF6I_CON	((UINT32P)(EAF_BASE+0x99C))
#define EAF_A_EAF6I_CON2	((UINT32P)(EAF_BASE+0x9A0))
#define EAF_A_EAF6I_CON3	((UINT32P)(EAF_BASE+0x9A4))
#define EAF_A_DMA_ERR_CTRL	((UINT32P)(EAF_BASE+0xA00))
#define EAF_A_EAFO_ERR_STAT	((UINT32P)(EAF_BASE+0xA04))
#define EAF_A_EAFI_ERR_STAT	((UINT32P)(EAF_BASE+0xA08))
#define EAF_A_EAF2I_ERR_STAT	((UINT32P)(EAF_BASE+0xA0C))
#define EAF_A_EAF3I_ERR_STAT	((UINT32P)(EAF_BASE+0xA10))
#define EAF_A_EAF4I_ERR_STAT	((UINT32P)(EAF_BASE+0xA14))
#define EAF_A_EAF5I_ERR_STAT	((UINT32P)(EAF_BASE+0xA18))
#define EAF_A_EAF6I_ERR_STAT	((UINT32P)(EAF_BASE+0xA1C))
#define EAF_A_DMA_DEBUG_ADDR	((UINT32P)(EAF_BASE+0xA20))
#define EAF_A_DMA_RSV1	((UINT32P)(EAF_BASE+0xA24))
#define EAF_A_DMA_RSV2	((UINT32P)(EAF_BASE+0xA28))
#define EAF_A_DMA_RSV3	((UINT32P)(EAF_BASE+0xA2C))
#define EAF_A_DMA_RSV4	((UINT32P)(EAF_BASE+0xA30))
#define EAF_A_DMA_DEBUG_SEL	((UINT32P)(EAF_BASE+0xA34))
#define EAF_A_DMA_BW_SELF_TEST	((UINT32P)(EAF_BASE+0xA38))
#define EAF_A_JBFR_CFG0	((UINT32P)(EAF_BASE+0x300))
#define EAF_A_JBFR_CFG1	((UINT32P)(EAF_BASE+0x304))
#define EAF_A_JBFR_CFG2	((UINT32P)(EAF_BASE+0x308))
#define EAF_A_JBFR_CFG3	((UINT32P)(EAF_BASE+0x30C))
#define EAF_A_JBFR_CFG4	((UINT32P)(EAF_BASE+0x310))
#define EAF_A_JBFR_CFG5	((UINT32P)(EAF_BASE+0x314))
#define EAF_A_JBFR_SIZE	((UINT32P)(EAF_BASE+0x318))
#define EAF_A_JBFR_CFG6	((UINT32P)(EAF_BASE+0x320))
#define EAF_A_JBFR_CFG7	((UINT32P)(EAF_BASE+0x324))
#define EAF_A_JBFR_CFG8	((UINT32P)(EAF_BASE+0x328))
#define EAF_A_MAIN_CFG0	((UINT32P)(EAF_BASE+0x000))
#define EAF_A_MAIN_CFG1	((UINT32P)(EAF_BASE+0x004))
#define EAF_A_MAIN_CFG2	((UINT32P)(EAF_BASE+0x008))
#define EAF_A_MAIN_CFG3	((UINT32P)(EAF_BASE+0x00C))
#define EAF_A_HIST_CFG0	((UINT32P)(EAF_BASE+0x010))
#define EAF_A_HIST_CFG1	((UINT32P)(EAF_BASE+0x014))
#define EAF_A_SRZ_CFG0	((UINT32P)(EAF_BASE+0x018))
#define EAF_A_BOXF_CFG0	((UINT32P)(EAF_BASE+0x01C))
#define EAF_A_DIV_CFG0	((UINT32P)(EAF_BASE+0x020))
#define EAF_A_LKHF_CFG0	((UINT32P)(EAF_BASE+0x024))
#define EAF_A_LKHF_CFG1	((UINT32P)(EAF_BASE+0x028))
#define EAF_A_EAFI_MASK0	((UINT32P)(EAF_BASE+0x030))
#define EAF_A_EAFI_MASK1	((UINT32P)(EAF_BASE+0x034))
#define EAF_A_EAFI_MASK2	((UINT32P)(EAF_BASE+0x038))
#define EAF_A_EAFI_MASK3	((UINT32P)(EAF_BASE+0x03C))
#define EAF_A_EAFI_CUR_Y0	((UINT32P)(EAF_BASE+0x040))
#define EAF_A_EAFI_CUR_Y1	((UINT32P)(EAF_BASE+0x044))
#define EAF_A_EAFI_CUR_Y2	((UINT32P)(EAF_BASE+0x048))
#define EAF_A_EAFI_CUR_Y3	((UINT32P)(EAF_BASE+0x04C))
#define EAF_A_EAFI_CUR_UV0	((UINT32P)(EAF_BASE+0x050))
#define EAF_A_EAFI_CUR_UV1	((UINT32P)(EAF_BASE+0x054))
#define EAF_A_EAFI_CUR_UV2	((UINT32P)(EAF_BASE+0x058))
#define EAF_A_EAFI_CUR_UV3	((UINT32P)(EAF_BASE+0x05C))
#define EAF_A_EAFI_PRE_Y0	((UINT32P)(EAF_BASE+0x060))
#define EAF_A_EAFI_PRE_Y1	((UINT32P)(EAF_BASE+0x064))
#define EAF_A_EAFI_PRE_Y2	((UINT32P)(EAF_BASE+0x068))
#define EAF_A_EAFI_PRE_Y3	((UINT32P)(EAF_BASE+0x06C))
#define EAF_A_EAFI_PRE_UV0	((UINT32P)(EAF_BASE+0x070))
#define EAF_A_EAFI_PRE_UV1	((UINT32P)(EAF_BASE+0x074))
#define EAF_A_EAFI_PRE_UV2	((UINT32P)(EAF_BASE+0x078))
#define EAF_A_EAFI_PRE_UV3	((UINT32P)(EAF_BASE+0x07C))
#define EAF_A_EAFI_DEP0	((UINT32P)(EAF_BASE+0x080))
#define EAF_A_EAFI_DEP1	((UINT32P)(EAF_BASE+0x084))
#define EAF_A_EAFI_DEP2	((UINT32P)(EAF_BASE+0x088))
#define EAF_A_EAFI_DEP3	((UINT32P)(EAF_BASE+0x08C))
#define EAF_A_EAFI_LKH_WMAP0	((UINT32P)(EAF_BASE+0x090))
#define EAF_A_EAFI_LKH_WMAP1	((UINT32P)(EAF_BASE+0x094))
#define EAF_A_EAFI_LKH_WMAP2	((UINT32P)(EAF_BASE+0x098))
#define EAF_A_EAFI_LKH_WMAP3	((UINT32P)(EAF_BASE+0x09C))
#define EAF_A_EAFI_LKH_EMAP0	((UINT32P)(EAF_BASE+0x0A0))
#define EAF_A_EAFI_LKH_EMAP1	((UINT32P)(EAF_BASE+0x0A4))
#define EAF_A_EAFI_LKH_EMAP2	((UINT32P)(EAF_BASE+0x0A8))
#define EAF_A_EAFI_LKH_EMAP3	((UINT32P)(EAF_BASE+0x0AC))
#define EAF_A_EAFI_PROB0	((UINT32P)(EAF_BASE+0x0B0))
#define EAF_A_EAFI_PROB1	((UINT32P)(EAF_BASE+0x0B4))
#define EAF_A_EAFI_PROB2	((UINT32P)(EAF_BASE+0x0B8))
#define EAF_A_EAFI_PROB3	((UINT32P)(EAF_BASE+0x0BC))
#define EAF_A_EAFO_FOUT0	((UINT32P)(EAF_BASE+0x0C0))
#define EAF_A_EAFO_FOUT1	((UINT32P)(EAF_BASE+0x0C4))
#define EAF_A_EAFO_FOUT2	((UINT32P)(EAF_BASE+0x0C8))
#define EAF_A_EAFO_FOUT3	((UINT32P)(EAF_BASE+0x0CC))
#define EAF_A_EAFO_FOUT4	((UINT32P)(EAF_BASE+0x0D0))
#define EAF_A_EAFO_POUT0	((UINT32P)(EAF_BASE+0x0E0))
#define EAF_A_EAFO_POUT1	((UINT32P)(EAF_BASE+0x0E4))
#define EAF_A_EAFO_POUT2	((UINT32P)(EAF_BASE+0x0E8))
#define EAF_A_EAFO_POUT3	((UINT32P)(EAF_BASE+0x0EC))
#define EAF_A_EAFO_POUT4	((UINT32P)(EAF_BASE+0x0F0))
#define EAF_A_MASK_LB_CTL0	((UINT32P)(EAF_BASE+0x100))
#define EAF_A_MASK_LB_CTL1	((UINT32P)(EAF_BASE+0x104))
#define EAF_A_PRE_Y_LB_CTL0	((UINT32P)(EAF_BASE+0x110))
#define EAF_A_PRE_Y_LB_CTL1	((UINT32P)(EAF_BASE+0x114))
#define EAF_A_PRE_UV_LB_CTL0	((UINT32P)(EAF_BASE+0x120))
#define EAF_A_PRE_UV_LB_CTL1	((UINT32P)(EAF_BASE+0x124))
#define EAF_A_CUR_UV_LB_CTL0	((UINT32P)(EAF_BASE+0x130))
#define EAF_A_CUR_UV_LB_CTL1	((UINT32P)(EAF_BASE+0x134))
#define EAF_A_DMA_DCM_DIS	((UINT32P)(EAF_BASE+0x200))
#define EAF_A_MAIN_DCM_DIS	((UINT32P)(EAF_BASE+0x204))
#define EAF_A_DMA_DCM_ST	((UINT32P)(EAF_BASE+0x208))
#define EAF_A_MAIN_DCM_ST	((UINT32P)(EAF_BASE+0x20C))
#define EAF_A_INT_CTL	((UINT32P)(EAF_BASE+0x210))
#define EAF_A_INT_STATUS	((UINT32P)(EAF_BASE+0x214))
#define EAF_A_SW_RST	((UINT32P)(EAF_BASE+0x220))
#define EAF_A_DBG_CTL	((UINT32P)(EAF_BASE+0x230))
#define EAF_A_DBG_MON0	((UINT32P)(EAF_BASE+0x234))
#define EAF_A_DBG_MON1	((UINT32P)(EAF_BASE+0x238))
#define EAF_A_DBG_MON2	((UINT32P)(EAF_BASE+0x23C))
#define EAF_A_DBG_MON3	((UINT32P)(EAF_BASE+0x240))
#define EAF_A_DBG_MON4	((UINT32P)(EAF_BASE+0x244))
#define EAF_A_DBG_MON5	((UINT32P)(EAF_BASE+0x248))
#define EAF_A_DBG_MON6	((UINT32P)(EAF_BASE+0x24C))
#define EAF_A_DBG_MON7	((UINT32P)(EAF_BASE+0x250))
#define EAF_A_DBG_MON8	((UINT32P)(EAF_BASE+0x254))
#define EAF_A_DBG_MON9	((UINT32P)(EAF_BASE+0x258))
#define EAF_A_SRZ6_CONTROL	((UINT32P)(EAF_BASE+0x380))
#define EAF_A_SRZ6_IN_IMG	((UINT32P)(EAF_BASE+0x384))
#define EAF_A_SRZ6_OUT_IMG	((UINT32P)(EAF_BASE+0x388))
#define EAF_A_SRZ6_HORI_STEP	((UINT32P)(EAF_BASE+0x38C))
#define EAF_A_SRZ6_VERT_STEP	((UINT32P)(EAF_BASE+0x390))
#define EAF_A_SRZ6_HORI_INT_OFST	((UINT32P)(EAF_BASE+0x394))
#define EAF_A_SRZ6_HORI_SUB_OFST	((UINT32P)(EAF_BASE+0x398))
#define EAF_A_SRZ6_VERT_INT_OFST	((UINT32P)(EAF_BASE+0x39C))
#define EAF_A_SRZ6_VERT_SUB_OFST	((UINT32P)(EAF_BASE+0x3A0))

// APB Module eaf_dma
#define EAF_DMA_BASE (0x1502d000)

// APB Module eaf_dma
#define EAF_DMA_BASE (0x1502d000)

// APB Module imgsys1_vad
#define IMGSYS1_VAD_BASE (0x1502e000)

// APB Module smi_larb
#define SMI_LARB2_BASE (0x1502f000)
#define SMI_LARB2_STAT	((UINT32P)(SMI_LARB2_BASE+0x000))
#define SMI_LARB2_IRQ_EN	((UINT32P)(SMI_LARB2_BASE+0x004))
#define SMI_LARB2_IRQ_STATUS	((UINT32P)(SMI_LARB2_BASE+0x008))
#define SMI_LARB2_SLP_CON	((UINT32P)(SMI_LARB2_BASE+0x00c))
#define SMI_LARB2_CON	((UINT32P)(SMI_LARB2_BASE+0x010))
#define SMI_LARB2_CON_SET	((UINT32P)(SMI_LARB2_BASE+0x014))
#define SMI_LARB2_CON_CLR	((UINT32P)(SMI_LARB2_BASE+0x018))
#define SMI_LARB2_VC_PRI_MODE	((UINT32P)(SMI_LARB2_BASE+0x020))
#define SMI_LARB2_CMD_THRT_CON	((UINT32P)(SMI_LARB2_BASE+0x024))
#define SMI_LARB2_STARV_CON	((UINT32P)(SMI_LARB2_BASE+0x028))
#define SMI_LARB2_EMI_CON	((UINT32P)(SMI_LARB2_BASE+0x02c))
#define SMI_LARB2_SHARE_EN	((UINT32P)(SMI_LARB2_BASE+0x030))
#define SMI_LARB2_SW_FLAG	((UINT32P)(SMI_LARB2_BASE+0x040))
#define SMI_LARB2_OSTDL_EN	((UINT32P)(SMI_LARB2_BASE+0x060))
#define SMI_LARB2_OSTDL_SOFT_EN	((UINT32P)(SMI_LARB2_BASE+0x064))
#define SMI_LARB2_ULTRA_DIS	((UINT32P)(SMI_LARB2_BASE+0x070))
#define SMI_LARB2_PREULTRA_DIS	((UINT32P)(SMI_LARB2_BASE+0x074))
#define SMI_LARB2_FORCE_ULTRA	((UINT32P)(SMI_LARB2_BASE+0x078))
#define SMI_LARB2_FORCE_PREULTRA	((UINT32P)(SMI_LARB2_BASE+0x07c))
#define SMI_LARB2_SPM_ULTRA_MASK	((UINT32P)(SMI_LARB2_BASE+0x080))
#define SMI_LARB2_SPM_STA	((UINT32P)(SMI_LARB2_BASE+0x084))
#define SMI_LARB2_INT_MUX_SEL	((UINT32P)(SMI_LARB2_BASE+0x090))
#define SMI_LARB2_CMD_DET_CON	((UINT32P)(SMI_LARB2_BASE+0x094))
#define SMI_LARB2_SPEC_CMD_DET	((UINT32P)(SMI_LARB2_BASE+0x098))
#define SMI_LARB2_CRS4K_CMD_DET	((UINT32P)(SMI_LARB2_BASE+0x09c))
#define SMI_LARB2_EXT_GREQ_VIO	((UINT32P)(SMI_LARB2_BASE+0x0a0))
#define SMI_LARB2_INT_GREQ_VIO	((UINT32P)(SMI_LARB2_BASE+0x0a4))
#define SMI_LARB2_OSTD_UDF_VIO	((UINT32P)(SMI_LARB2_BASE+0x0a8))
#define SMI_LARB2_OSTD_CRS_VIO	((UINT32P)(SMI_LARB2_BASE+0x0ac))
#define SMI_LARB2_FIFO_STAT	((UINT32P)(SMI_LARB2_BASE+0x0b0))
#define SMI_LARB2_BUS_STAT	((UINT32P)(SMI_LARB2_BASE+0x0b4))
#define SMI_LARB2_CMD_THRT_STAT	((UINT32P)(SMI_LARB2_BASE+0x0b8))
#define SMI_LARB2_MON_REQ	((UINT32P)(SMI_LARB2_BASE+0x0bc))
#define SMI_LARB2_REQ_MASK	((UINT32P)(SMI_LARB2_BASE+0x0c0))
#define SMI_LARB2_REQ_DET	((UINT32P)(SMI_LARB2_BASE+0x0c4))
#define SMI_LARB2_EXT_ONGOING	((UINT32P)(SMI_LARB2_BASE+0x0c8))
#define SMI_LARB2_INT_ONGOING	((UINT32P)(SMI_LARB2_BASE+0x0cc))
#define SMI_LARB2_MISC_MON0	((UINT32P)(SMI_LARB2_BASE+0x0d0))
#define SMI_LARB2_ARB_MON0	((UINT32P)(SMI_LARB2_BASE+0x0d8))
#define SMI_LARB2_ARB_MON1	((UINT32P)(SMI_LARB2_BASE+0x0dc))
#define SMI_LARB2_DBG_CON	((UINT32P)(SMI_LARB2_BASE+0x0f0))
#define SMI_LARB2_TST_MODE	((UINT32P)(SMI_LARB2_BASE+0x0f4))
#define SMI_LARB2_WRR_PORT	((UINT32P)(SMI_LARB2_BASE+0x100))
#define SMI_LARB2_OSTDL_PORT	((UINT32P)(SMI_LARB2_BASE+0x200))
#define SMI_LARB2_OSTD_MON_PORT	((UINT32P)(SMI_LARB2_BASE+0x280))
#define SMI_LARB2_PINFO	((UINT32P)(SMI_LARB2_BASE+0x300))
#define SMI_LARB2_NON_SEC_CON	((UINT32P)(SMI_LARB2_BASE+0x380))
#define SMI_LARB2_MON_EN	((UINT32P)(SMI_LARB2_BASE+0x400))
#define SMI_LARB2_MON_CLR	((UINT32P)(SMI_LARB2_BASE+0x404))
#define SMI_LARB2_MON_PORT	((UINT32P)(SMI_LARB2_BASE+0x408))
#define SMI_LARB2_MON_CON	((UINT32P)(SMI_LARB2_BASE+0x40c))
#define SMI_LARB2_MON_ACT_CNT	((UINT32P)(SMI_LARB2_BASE+0x410))
#define SMI_LARB2_MON_REQ_CNT	((UINT32P)(SMI_LARB2_BASE+0x414))
#define SMI_LARB2_MON_BEAT_CNT	((UINT32P)(SMI_LARB2_BASE+0x418))
#define SMI_LARB2_MON_BYTE_CNT	((UINT32P)(SMI_LARB2_BASE+0x41c))
#define SMI_LARB2_MON_CP_CNT	((UINT32P)(SMI_LARB2_BASE+0x420))
#define SMI_LARB2_MON_DP_CNT	((UINT32P)(SMI_LARB2_BASE+0x424))
#define SMI_LARB2_MON_OSTD_CNT	((UINT32P)(SMI_LARB2_BASE+0x428))
#define SMI_LARB2_MON_CP_MAX	((UINT32P)(SMI_LARB2_BASE+0x430))
#define SMI_LARB2_MON_OSTD_MAX	((UINT32P)(SMI_LARB2_BASE+0x434))
#define SMI_LARB2_SEC_CON	((UINT32P)(SMI_LARB2_BASE+0xf80))

// APB Module camsys
#define CAMSYS_BASE (0x18000000)
#define CAMSYS_CG_CON	((UINT32P)(CAMSYS_BASE+0x000))
#define CAMSYS_CG_SET	((UINT32P)(CAMSYS_BASE+0x004))
#define CAMSYS_CG_CLR	((UINT32P)(CAMSYS_BASE+0x008))
#define CAMSYS_SW_RST	((UINT32P)(CAMSYS_BASE+0x00C))
#define CAMSYS_SRAM_DEL0	((UINT32P)(CAMSYS_BASE+0x010))
#define CAMSYS_SRAM_DEL1	((UINT32P)(CAMSYS_BASE+0x014))
#define CAMSYS_SRAM_DEL2	((UINT32P)(CAMSYS_BASE+0x018))
#define CAMSYS_SRAM_DEL3	((UINT32P)(CAMSYS_BASE+0x01C))
#define CAMSYS_SRAM_DEL4	((UINT32P)(CAMSYS_BASE+0x020))
#define CAMSYS_SRAM_DEL5	((UINT32P)(CAMSYS_BASE+0x024))
#define CAMSYS_SRAM_DEL6	((UINT32P)(CAMSYS_BASE+0x028))
#define CAMSYS_SRAM_DEL7	((UINT32P)(CAMSYS_BASE+0x02C))
#define CAMSYS_SRAM_DEL8	((UINT32P)(CAMSYS_BASE+0x030))
#define CAMSYS_SRAM_DEL9	((UINT32P)(CAMSYS_BASE+0x034))
#define CAMSYS_SRAM_DEL10	((UINT32P)(CAMSYS_BASE+0x038))
#define CAMSYS_SRAM_DEL11	((UINT32P)(CAMSYS_BASE+0x03C))
#define CAMSYS_SRAM_DEL12	((UINT32P)(CAMSYS_BASE+0x040))
#define CAMSYS_SRAM_DEL13	((UINT32P)(CAMSYS_BASE+0x044))
#define CAMSYS_SRAM_DEL14	((UINT32P)(CAMSYS_BASE+0x048))
#define CAMSYS_SRAM_DEL15	((UINT32P)(CAMSYS_BASE+0x04C))
#define CAMSYS_SRAM_DEL16	((UINT32P)(CAMSYS_BASE+0x050))
#define CAMSYS_SRAM_DEL17	((UINT32P)(CAMSYS_BASE+0x054))
#define CAMSYS_SRAM_DEL18	((UINT32P)(CAMSYS_BASE+0x058))
#define CAMSYS_SRAM_DEL19	((UINT32P)(CAMSYS_BASE+0x05C))
#define CAMSYS_SRAM_DEL20	((UINT32P)(CAMSYS_BASE+0x060))
#define CAMSYS_SRAM_DEL21	((UINT32P)(CAMSYS_BASE+0x064))
#define CAMSYS_SRAM_DEL22	((UINT32P)(CAMSYS_BASE+0x068))
#define CAMSYS_SRAM_DEL23	((UINT32P)(CAMSYS_BASE+0x06C))
#define CAMSYS_SRAM_DEL24	((UINT32P)(CAMSYS_BASE+0x070))
#define CAMSYS_SRAM_DEL25	((UINT32P)(CAMSYS_BASE+0x074))
#define CAMSYS_SRAM_DEL26	((UINT32P)(CAMSYS_BASE+0x078))
#define CAMSYS_SRAM_DEL27	((UINT32P)(CAMSYS_BASE+0x07C))
#define CAMSYS_SRAM_DEL28	((UINT32P)(CAMSYS_BASE+0x080))
#define CAMSYS_SRAM_DEL29	((UINT32P)(CAMSYS_BASE+0x084))
#define CAMSYS_SRAM_DEL30	((UINT32P)(CAMSYS_BASE+0x088))
#define CAMSYS_SRAM_DEL31	((UINT32P)(CAMSYS_BASE+0x08C))
#define CAMSYS_SRAM_DEL32	((UINT32P)(CAMSYS_BASE+0x090))
#define CAMSYS_SRAM_DEL33	((UINT32P)(CAMSYS_BASE+0x094))
#define CAMSYS_SRAM_DEL34	((UINT32P)(CAMSYS_BASE+0x098))
#define CAMSYS_SRAM_DEL35	((UINT32P)(CAMSYS_BASE+0x09C))
#define CAMSYS_SRAM_DEL36	((UINT32P)(CAMSYS_BASE+0x0A0))
#define CAMSYS_SRAM_DEL37	((UINT32P)(CAMSYS_BASE+0x0A4))
#define CAMSYS_SRAM_DEL38	((UINT32P)(CAMSYS_BASE+0x0A8))
#define CAMSYS_SRAM_DEL39	((UINT32P)(CAMSYS_BASE+0x0AC))
#define CAMSYS_SRAM_DEL40	((UINT32P)(CAMSYS_BASE+0x0B0))
#define CAMSYS_SRAM_DEL41	((UINT32P)(CAMSYS_BASE+0x0B4))
#define CAMSYS_SRAM_DEL42	((UINT32P)(CAMSYS_BASE+0x0B8))
#define CAMSYS_SRAM_DEL43	((UINT32P)(CAMSYS_BASE+0x0BC))
#define CAMSYS_MB_DONE0	((UINT32P)(CAMSYS_BASE+0x100))
#define CAMSYS_MB_DONE1	((UINT32P)(CAMSYS_BASE+0x104))
#define CAMSYS_MB_FAIL0	((UINT32P)(CAMSYS_BASE+0x110))
#define CAMSYS_MB_FAIL1	((UINT32P)(CAMSYS_BASE+0x114))
#define CAMSYS_MB_FAIL2	((UINT32P)(CAMSYS_BASE+0x118))
#define CAMSYS_MB_FAIL3	((UINT32P)(CAMSYS_BASE+0x11C))
#define CAMSYS_MB_FAIL4	((UINT32P)(CAMSYS_BASE+0x120))
#define CAMSYS_MB_FAIL5	((UINT32P)(CAMSYS_BASE+0x124))
#define CAMSYS_MB_FAIL6	((UINT32P)(CAMSYS_BASE+0x128))
#define CAMSYS_MB_DBG	((UINT32P)(CAMSYS_BASE+0x130))
#define CAMSYS_MB_RST	((UINT32P)(CAMSYS_BASE+0x134))
#define CAMSYS_MB_MODE0	((UINT32P)(CAMSYS_BASE+0x138))
#define CAMSYS_MB_MODE1	((UINT32P)(CAMSYS_BASE+0x13C))
#define CAMSYS_MB_BSEL0	((UINT32P)(CAMSYS_BASE+0x140))
#define CAMSYS_MB_BG	((UINT32P)(CAMSYS_BASE+0x144))
#define CAMSYS_MB_CON	((UINT32P)(CAMSYS_BASE+0x148))
#define CAMSYS_DBG_SEL	((UINT32P)(CAMSYS_BASE+0x14C))
#define CAMSYS_MB_RP_RST	((UINT32P)(CAMSYS_BASE+0x150))
#define CAMSYS_MB_RP_CON	((UINT32P)(CAMSYS_BASE+0x154))
#define CAMSYS_MB_RP_OK0	((UINT32P)(CAMSYS_BASE+0x158))
#define CAMSYS_MB_RP_OK1	((UINT32P)(CAMSYS_BASE+0x15C))
#define CAMSYS_MB_RP_OK2	((UINT32P)(CAMSYS_BASE+0x160))
#define CAMSYS_MB_RP_OK3	((UINT32P)(CAMSYS_BASE+0x164))
#define CAMSYS_MB_RP_OK4	((UINT32P)(CAMSYS_BASE+0x168))
#define CAMSYS_MB_RP_OK5	((UINT32P)(CAMSYS_BASE+0x1A0))
#define CAMSYS_MB_RP_FAIL0	((UINT32P)(CAMSYS_BASE+0x16C))
#define CAMSYS_MB_RP_FAIL1	((UINT32P)(CAMSYS_BASE+0x170))
#define CAMSYS_MB_RP_FAIL2	((UINT32P)(CAMSYS_BASE+0x174))
#define CAMSYS_MB_RP_FAIL3	((UINT32P)(CAMSYS_BASE+0x178))
#define CAMSYS_MB_RP_FAIL4	((UINT32P)(CAMSYS_BASE+0x17C))
#define CAMSYS_MB_RP_FAIL5	((UINT32P)(CAMSYS_BASE+0x1A4))
#define CAMSYS_MB_RP_PRE_FUSE0	((UINT32P)(CAMSYS_BASE+0x180))
#define CAMSYS_MB_RP_PRE_FUSE1	((UINT32P)(CAMSYS_BASE+0x184))
#define CAMSYS_MB_RP_PRE_FUSE2	((UINT32P)(CAMSYS_BASE+0x188))
#define CAMSYS_HALT1_EN	((UINT32P)(CAMSYS_BASE+0x190))
#define CAMSYS_HALT2_EN	((UINT32P)(CAMSYS_BASE+0x194))
#define CAMSYS_HALT3_EN	((UINT32P)(CAMSYS_BASE+0x198))
#define CAMSYS_APB3_SPARE	((UINT32P)(CAMSYS_BASE+0x1F0))
#define CAMSYS_APB3_SPARE2	((UINT32P)(CAMSYS_BASE+0x1F4))
#define CAMSYS_APB3_SPARE3	((UINT32P)(CAMSYS_BASE+0x1F8))
#define CAMSYS_APB3_SPARE4	((UINT32P)(CAMSYS_BASE+0x1FC))

// APB Module ipusys
#define IPUSYS_BASE (0x18800000)
#define IPU_CG_CON	((UINT32P)(IPUSYS_BASE+0x000))
#define IPU_CG_SET	((UINT32P)(IPUSYS_BASE+0x004))
#define IPU_CG_CLR	((UINT32P)(IPUSYS_BASE+0x008))
#define IPU_SW_RST	((UINT32P)(IPUSYS_BASE+0x00C))
#define IPU_SPARE0	((UINT32P)(IPUSYS_BASE+0x010))
#define IPU_SPARE1	((UINT32P)(IPUSYS_BASE+0x014))
#define IPU_SPARE2	((UINT32P)(IPUSYS_BASE+0x018))
#define IPU_SPARE3	((UINT32P)(IPUSYS_BASE+0x01C))
#define IPU_SPARE4	((UINT32P)(IPUSYS_BASE+0x020))
#define IPU_SPARE5	((UINT32P)(IPUSYS_BASE+0x024))
#define IPU_SPARE6	((UINT32P)(IPUSYS_BASE+0x028))
#define IPU_SPARE7	((UINT32P)(IPUSYS_BASE+0x02C))
#define IPU_DBG_SEL	((UINT32P)(IPUSYS_BASE+0x030))
#define IPU_MBIST_MODE0	((UINT32P)(IPUSYS_BASE+0x034))
#define IPU_MBIST_CTL	((UINT32P)(IPUSYS_BASE+0x038))
#define IPU_RPRST_OK0	((UINT32P)(IPUSYS_BASE+0x03C))
#define IPU_RPRST_OK1	((UINT32P)(IPUSYS_BASE+0x040))
#define IPU_RPRST_FAIL0	((UINT32P)(IPUSYS_BASE+0x044))
#define IPU_RPRST_FAIL1	((UINT32P)(IPUSYS_BASE+0x048))
#define IPU_MBIST_FAIL0	((UINT32P)(IPUSYS_BASE+0x04C))
#define IPU_MBIST_FAIL1	((UINT32P)(IPUSYS_BASE+0x050))
#define IPU_SRAM_DELSEL0	((UINT32P)(IPUSYS_BASE+0x054))
#define IPU_SRAM_DELSEL1	((UINT32P)(IPUSYS_BASE+0x058))
#define IPU_SRAM_DELSEL2	((UINT32P)(IPUSYS_BASE+0x05C))
#define IPU_SRAM_DELSEL3	((UINT32P)(IPUSYS_BASE+0x060))
#define IPU_SRAM_DELSEL4	((UINT32P)(IPUSYS_BASE+0x064))
#define IPU_MBIST_DONE0	((UINT32P)(IPUSYS_BASE+0x068))
#define IPU_RP_RST	((UINT32P)(IPUSYS_BASE+0x06C))
#define IPU_RP_CON	((UINT32P)(IPUSYS_BASE+0x070))
#define IPU_RP_PRE_FUSE	((UINT32P)(IPUSYS_BASE+0x074))
#define IPU_SLEEP_SRAM_CTL	((UINT32P)(IPUSYS_BASE+0x078))

// APB Module smi_larb
#define SMI_LARB6_BASE (0x18001000)
#define SMI_LARB6_STAT	((UINT32P)(SMI_LARB6_BASE+0x000))
#define SMI_LARB6_IRQ_EN	((UINT32P)(SMI_LARB6_BASE+0x004))
#define SMI_LARB6_IRQ_STATUS	((UINT32P)(SMI_LARB6_BASE+0x008))
#define SMI_LARB6_SLP_CON	((UINT32P)(SMI_LARB6_BASE+0x00c))
#define SMI_LARB6_CON	((UINT32P)(SMI_LARB6_BASE+0x010))
#define SMI_LARB6_CON_SET	((UINT32P)(SMI_LARB6_BASE+0x014))
#define SMI_LARB6_CON_CLR	((UINT32P)(SMI_LARB6_BASE+0x018))
#define SMI_LARB6_VC_PRI_MODE	((UINT32P)(SMI_LARB6_BASE+0x020))
#define SMI_LARB6_CMD_THRT_CON	((UINT32P)(SMI_LARB6_BASE+0x024))
#define SMI_LARB6_STARV_CON	((UINT32P)(SMI_LARB6_BASE+0x028))
#define SMI_LARB6_EMI_CON	((UINT32P)(SMI_LARB6_BASE+0x02c))
#define SMI_LARB6_SHARE_EN	((UINT32P)(SMI_LARB6_BASE+0x030))
#define SMI_LARB6_SW_FLAG	((UINT32P)(SMI_LARB6_BASE+0x040))
#define SMI_LARB6_OSTDL_EN	((UINT32P)(SMI_LARB6_BASE+0x060))
#define SMI_LARB6_OSTDL_SOFT_EN	((UINT32P)(SMI_LARB6_BASE+0x064))
#define SMI_LARB6_ULTRA_DIS	((UINT32P)(SMI_LARB6_BASE+0x070))
#define SMI_LARB6_PREULTRA_DIS	((UINT32P)(SMI_LARB6_BASE+0x074))
#define SMI_LARB6_FORCE_ULTRA	((UINT32P)(SMI_LARB6_BASE+0x078))
#define SMI_LARB6_FORCE_PREULTRA	((UINT32P)(SMI_LARB6_BASE+0x07c))
#define SMI_LARB6_SPM_ULTRA_MASK	((UINT32P)(SMI_LARB6_BASE+0x080))
#define SMI_LARB6_SPM_STA	((UINT32P)(SMI_LARB6_BASE+0x084))
#define SMI_LARB6_INT_MUX_SEL	((UINT32P)(SMI_LARB6_BASE+0x090))
#define SMI_LARB6_CMD_DET_CON	((UINT32P)(SMI_LARB6_BASE+0x094))
#define SMI_LARB6_SPEC_CMD_DET	((UINT32P)(SMI_LARB6_BASE+0x098))
#define SMI_LARB6_CRS4K_CMD_DET	((UINT32P)(SMI_LARB6_BASE+0x09c))
#define SMI_LARB6_EXT_GREQ_VIO	((UINT32P)(SMI_LARB6_BASE+0x0a0))
#define SMI_LARB6_INT_GREQ_VIO	((UINT32P)(SMI_LARB6_BASE+0x0a4))
#define SMI_LARB6_OSTD_UDF_VIO	((UINT32P)(SMI_LARB6_BASE+0x0a8))
#define SMI_LARB6_OSTD_CRS_VIO	((UINT32P)(SMI_LARB6_BASE+0x0ac))
#define SMI_LARB6_FIFO_STAT	((UINT32P)(SMI_LARB6_BASE+0x0b0))
#define SMI_LARB6_BUS_STAT	((UINT32P)(SMI_LARB6_BASE+0x0b4))
#define SMI_LARB6_CMD_THRT_STAT	((UINT32P)(SMI_LARB6_BASE+0x0b8))
#define SMI_LARB6_MON_REQ	((UINT32P)(SMI_LARB6_BASE+0x0bc))
#define SMI_LARB6_REQ_MASK	((UINT32P)(SMI_LARB6_BASE+0x0c0))
#define SMI_LARB6_REQ_DET	((UINT32P)(SMI_LARB6_BASE+0x0c4))
#define SMI_LARB6_EXT_ONGOING	((UINT32P)(SMI_LARB6_BASE+0x0c8))
#define SMI_LARB6_INT_ONGOING	((UINT32P)(SMI_LARB6_BASE+0x0cc))
#define SMI_LARB6_MISC_MON0	((UINT32P)(SMI_LARB6_BASE+0x0d0))
#define SMI_LARB6_ARB_MON0	((UINT32P)(SMI_LARB6_BASE+0x0d8))
#define SMI_LARB6_ARB_MON1	((UINT32P)(SMI_LARB6_BASE+0x0dc))
#define SMI_LARB6_DBG_CON	((UINT32P)(SMI_LARB6_BASE+0x0f0))
#define SMI_LARB6_TST_MODE	((UINT32P)(SMI_LARB6_BASE+0x0f4))
#define SMI_LARB6_WRR_PORT	((UINT32P)(SMI_LARB6_BASE+0x100))
#define SMI_LARB6_OSTDL_PORT	((UINT32P)(SMI_LARB6_BASE+0x200))
#define SMI_LARB6_OSTD_MON_PORT	((UINT32P)(SMI_LARB6_BASE+0x280))
#define SMI_LARB6_PINFO	((UINT32P)(SMI_LARB6_BASE+0x300))
#define SMI_LARB6_NON_SEC_CON	((UINT32P)(SMI_LARB6_BASE+0x380))
#define SMI_LARB6_MON_EN	((UINT32P)(SMI_LARB6_BASE+0x400))
#define SMI_LARB6_MON_CLR	((UINT32P)(SMI_LARB6_BASE+0x404))
#define SMI_LARB6_MON_PORT	((UINT32P)(SMI_LARB6_BASE+0x408))
#define SMI_LARB6_MON_CON	((UINT32P)(SMI_LARB6_BASE+0x40c))
#define SMI_LARB6_MON_ACT_CNT	((UINT32P)(SMI_LARB6_BASE+0x410))
#define SMI_LARB6_MON_REQ_CNT	((UINT32P)(SMI_LARB6_BASE+0x414))
#define SMI_LARB6_MON_BEAT_CNT	((UINT32P)(SMI_LARB6_BASE+0x418))
#define SMI_LARB6_MON_BYTE_CNT	((UINT32P)(SMI_LARB6_BASE+0x41c))
#define SMI_LARB6_MON_CP_CNT	((UINT32P)(SMI_LARB6_BASE+0x420))
#define SMI_LARB6_MON_DP_CNT	((UINT32P)(SMI_LARB6_BASE+0x424))
#define SMI_LARB6_MON_OSTD_CNT	((UINT32P)(SMI_LARB6_BASE+0x428))
#define SMI_LARB6_MON_CP_MAX	((UINT32P)(SMI_LARB6_BASE+0x430))
#define SMI_LARB6_MON_OSTD_MAX	((UINT32P)(SMI_LARB6_BASE+0x434))
#define SMI_LARB6_SEC_CON	((UINT32P)(SMI_LARB6_BASE+0xf80))

// APB Module smi_larb
#define SMI_LARB3_BASE (0x18002000)
#define SMI_LARB3_STAT	((UINT32P)(SMI_LARB3_BASE+0x000))
#define SMI_LARB3_IRQ_EN	((UINT32P)(SMI_LARB3_BASE+0x004))
#define SMI_LARB3_IRQ_STATUS	((UINT32P)(SMI_LARB3_BASE+0x008))
#define SMI_LARB3_SLP_CON	((UINT32P)(SMI_LARB3_BASE+0x00c))
#define SMI_LARB3_CON	((UINT32P)(SMI_LARB3_BASE+0x010))
#define SMI_LARB3_CON_SET	((UINT32P)(SMI_LARB3_BASE+0x014))
#define SMI_LARB3_CON_CLR	((UINT32P)(SMI_LARB3_BASE+0x018))
#define SMI_LARB3_VC_PRI_MODE	((UINT32P)(SMI_LARB3_BASE+0x020))
#define SMI_LARB3_CMD_THRT_CON	((UINT32P)(SMI_LARB3_BASE+0x024))
#define SMI_LARB3_STARV_CON	((UINT32P)(SMI_LARB3_BASE+0x028))
#define SMI_LARB3_EMI_CON	((UINT32P)(SMI_LARB3_BASE+0x02c))
#define SMI_LARB3_SHARE_EN	((UINT32P)(SMI_LARB3_BASE+0x030))
#define SMI_LARB3_SW_FLAG	((UINT32P)(SMI_LARB3_BASE+0x040))
#define SMI_LARB3_OSTDL_EN	((UINT32P)(SMI_LARB3_BASE+0x060))
#define SMI_LARB3_OSTDL_SOFT_EN	((UINT32P)(SMI_LARB3_BASE+0x064))
#define SMI_LARB3_ULTRA_DIS	((UINT32P)(SMI_LARB3_BASE+0x070))
#define SMI_LARB3_PREULTRA_DIS	((UINT32P)(SMI_LARB3_BASE+0x074))
#define SMI_LARB3_FORCE_ULTRA	((UINT32P)(SMI_LARB3_BASE+0x078))
#define SMI_LARB3_FORCE_PREULTRA	((UINT32P)(SMI_LARB3_BASE+0x07c))
#define SMI_LARB3_SPM_ULTRA_MASK	((UINT32P)(SMI_LARB3_BASE+0x080))
#define SMI_LARB3_SPM_STA	((UINT32P)(SMI_LARB3_BASE+0x084))
#define SMI_LARB3_INT_MUX_SEL	((UINT32P)(SMI_LARB3_BASE+0x090))
#define SMI_LARB3_CMD_DET_CON	((UINT32P)(SMI_LARB3_BASE+0x094))
#define SMI_LARB3_SPEC_CMD_DET	((UINT32P)(SMI_LARB3_BASE+0x098))
#define SMI_LARB3_CRS4K_CMD_DET	((UINT32P)(SMI_LARB3_BASE+0x09c))
#define SMI_LARB3_EXT_GREQ_VIO	((UINT32P)(SMI_LARB3_BASE+0x0a0))
#define SMI_LARB3_INT_GREQ_VIO	((UINT32P)(SMI_LARB3_BASE+0x0a4))
#define SMI_LARB3_OSTD_UDF_VIO	((UINT32P)(SMI_LARB3_BASE+0x0a8))
#define SMI_LARB3_OSTD_CRS_VIO	((UINT32P)(SMI_LARB3_BASE+0x0ac))
#define SMI_LARB3_FIFO_STAT	((UINT32P)(SMI_LARB3_BASE+0x0b0))
#define SMI_LARB3_BUS_STAT	((UINT32P)(SMI_LARB3_BASE+0x0b4))
#define SMI_LARB3_CMD_THRT_STAT	((UINT32P)(SMI_LARB3_BASE+0x0b8))
#define SMI_LARB3_MON_REQ	((UINT32P)(SMI_LARB3_BASE+0x0bc))
#define SMI_LARB3_REQ_MASK	((UINT32P)(SMI_LARB3_BASE+0x0c0))
#define SMI_LARB3_REQ_DET	((UINT32P)(SMI_LARB3_BASE+0x0c4))
#define SMI_LARB3_EXT_ONGOING	((UINT32P)(SMI_LARB3_BASE+0x0c8))
#define SMI_LARB3_INT_ONGOING	((UINT32P)(SMI_LARB3_BASE+0x0cc))
#define SMI_LARB3_MISC_MON0	((UINT32P)(SMI_LARB3_BASE+0x0d0))
#define SMI_LARB3_ARB_MON0	((UINT32P)(SMI_LARB3_BASE+0x0d8))
#define SMI_LARB3_ARB_MON1	((UINT32P)(SMI_LARB3_BASE+0x0dc))
#define SMI_LARB3_DBG_CON	((UINT32P)(SMI_LARB3_BASE+0x0f0))
#define SMI_LARB3_TST_MODE	((UINT32P)(SMI_LARB3_BASE+0x0f4))
#define SMI_LARB3_WRR_PORT	((UINT32P)(SMI_LARB3_BASE+0x100))
#define SMI_LARB3_OSTDL_PORT	((UINT32P)(SMI_LARB3_BASE+0x200))
#define SMI_LARB3_OSTD_MON_PORT	((UINT32P)(SMI_LARB3_BASE+0x280))
#define SMI_LARB3_PINFO	((UINT32P)(SMI_LARB3_BASE+0x300))
#define SMI_LARB3_NON_SEC_CON	((UINT32P)(SMI_LARB3_BASE+0x380))
#define SMI_LARB3_MON_EN	((UINT32P)(SMI_LARB3_BASE+0x400))
#define SMI_LARB3_MON_CLR	((UINT32P)(SMI_LARB3_BASE+0x404))
#define SMI_LARB3_MON_PORT	((UINT32P)(SMI_LARB3_BASE+0x408))
#define SMI_LARB3_MON_CON	((UINT32P)(SMI_LARB3_BASE+0x40c))
#define SMI_LARB3_MON_ACT_CNT	((UINT32P)(SMI_LARB3_BASE+0x410))
#define SMI_LARB3_MON_REQ_CNT	((UINT32P)(SMI_LARB3_BASE+0x414))
#define SMI_LARB3_MON_BEAT_CNT	((UINT32P)(SMI_LARB3_BASE+0x418))
#define SMI_LARB3_MON_BYTE_CNT	((UINT32P)(SMI_LARB3_BASE+0x41c))
#define SMI_LARB3_MON_CP_CNT	((UINT32P)(SMI_LARB3_BASE+0x420))
#define SMI_LARB3_MON_DP_CNT	((UINT32P)(SMI_LARB3_BASE+0x424))
#define SMI_LARB3_MON_OSTD_CNT	((UINT32P)(SMI_LARB3_BASE+0x428))
#define SMI_LARB3_MON_CP_MAX	((UINT32P)(SMI_LARB3_BASE+0x430))
#define SMI_LARB3_MON_OSTD_MAX	((UINT32P)(SMI_LARB3_BASE+0x434))
#define SMI_LARB3_SEC_CON	((UINT32P)(SMI_LARB3_BASE+0xf80))

// APB Module cam1
#define CAM1_BASE (0x18003000)
#if 0
#define CAM_UNI_TOP_CTL	((UINT32P)(CAM1_BASE+0x000))
#define CAM_UNI_TOP_MISC	((UINT32P)(CAM1_BASE+0x004))
#define CAM_UNI_TOP_SW_CTL	((UINT32P)(CAM1_BASE+0x008))
#define CAM_UNI_TOP_RAWI_TRIG	((UINT32P)(CAM1_BASE+0x00C))
#define CAM_UNI_TOP_MOD_EN	((UINT32P)(CAM1_BASE+0x010))
#define CAM_UNI_TOP_DMA_EN	((UINT32P)(CAM1_BASE+0x014))
#define CAM_UNI_TOP_PATH_SEL	((UINT32P)(CAM1_BASE+0x018))
#define CAM_UNI_TOP_FMT_SEL	((UINT32P)(CAM1_BASE+0x01C))
#define CAM_UNI_TOP_DMA_INT_EN	((UINT32P)(CAM1_BASE+0x020))
#define CAM_UNI_TOP_DMA_INT_STATUS	((UINT32P)(CAM1_BASE+0x024))
#define CAM_UNI_TOP_DMA_INT_STATUSX	((UINT32P)(CAM1_BASE+0x028))
#define CAM_UNI_TOP_DBG_SET	((UINT32P)(CAM1_BASE+0x02C))
#define CAM_UNI_TOP_DBG_PORT	((UINT32P)(CAM1_BASE+0x030))
#define CAM_UNI_TOP_DMA_CCU_INT_EN	((UINT32P)(CAM1_BASE+0x034))
#define CAM_UNI_TOP_DMA_CCU_INT_STATUS	((UINT32P)(CAM1_BASE+0x038))
#define CAM_UNI_TOP_MOD_DCM_DIS	((UINT32P)(CAM1_BASE+0x040))
#define CAM_UNI_TOP_DMA_DCM_DIS	((UINT32P)(CAM1_BASE+0x044))
#define CAM_UNI_TOP_MOD_DCM_STATUS	((UINT32P)(CAM1_BASE+0x050))
#define CAM_UNI_TOP_DMA_DCM_STATUS	((UINT32P)(CAM1_BASE+0x054))
#define CAM_UNI_TOP_MOD_REQ_STATUS	((UINT32P)(CAM1_BASE+0x060))
#define CAM_UNI_TOP_DMA_REQ_STATUS	((UINT32P)(CAM1_BASE+0x064))
#define CAM_UNI_TOP_MOD_RDY_STATUS	((UINT32P)(CAM1_BASE+0x070))
#define CAM_UNI_TOP_DMA_RDY_STATUS	((UINT32P)(CAM1_BASE+0x074))
#define CAM_UNI_FBC_FLKO_A_CTL1	((UINT32P)(CAM1_BASE+0x080))
#define CAM_UNI_FBC_FLKO_A_CTL2	((UINT32P)(CAM1_BASE+0x084))
#define CAM_UNI_FBC_EISO_A_CTL1	((UINT32P)(CAM1_BASE+0x088))
#define CAM_UNI_FBC_EISO_A_CTL2	((UINT32P)(CAM1_BASE+0x08C))
#define CAM_UNI_FBC_RSSO_A_CTL1	((UINT32P)(CAM1_BASE+0x090))
#define CAM_UNI_FBC_RSSO_A_CTL2	((UINT32P)(CAM1_BASE+0x094))
#define CAM_UNI_DMA_SOFT_RSTSTAT	((UINT32P)(CAM1_BASE+0x200))
#define CAM_UNI_VERTICAL_FLIP_EN	((UINT32P)(CAM1_BASE+0x204))
#define CAM_UNI_DMA_SOFT_RESET	((UINT32P)(CAM1_BASE+0x208))
#define CAM_UNI_LAST_ULTRA_EN	((UINT32P)(CAM1_BASE+0x20C))
#define CAM_UNI_SPECIAL_FUN_EN	((UINT32P)(CAM1_BASE+0x210))
#define CAM_UNI_SPECIAL_FUN2_EN	((UINT32P)(CAM1_BASE+0x214))
#define CAM_UNI_EISO_BASE_ADDR	((UINT32P)(CAM1_BASE+0x220))
#define CAM_UNI_EISO_OFST_ADDR	((UINT32P)(CAM1_BASE+0x228))
#define CAM_UNI_EISO_DRS	((UINT32P)(CAM1_BASE+0x22C))
#define CAM_UNI_EISO_XSIZE	((UINT32P)(CAM1_BASE+0x230))
#define CAM_UNI_EISO_YSIZE	((UINT32P)(CAM1_BASE+0x234))
#define CAM_UNI_EISO_STRIDE	((UINT32P)(CAM1_BASE+0x238))
#define CAM_UNI_EISO_CON	((UINT32P)(CAM1_BASE+0x23C))
#define CAM_UNI_EISO_CON2	((UINT32P)(CAM1_BASE+0x240))
#define CAM_UNI_EISO_CON3	((UINT32P)(CAM1_BASE+0x244))
#define CAM_UNI_EISO_CON4	((UINT32P)(CAM1_BASE+0x24C))
#define CAM_UNI_FLKO_BASE_ADDR	((UINT32P)(CAM1_BASE+0x250))
#define CAM_UNI_FLKO_OFST_ADDR	((UINT32P)(CAM1_BASE+0x258))
#define CAM_UNI_FLKO_DRS	((UINT32P)(CAM1_BASE+0x25C))
#define CAM_UNI_FLKO_XSIZE	((UINT32P)(CAM1_BASE+0x260))
#define CAM_UNI_FLKO_YSIZE	((UINT32P)(CAM1_BASE+0x264))
#define CAM_UNI_FLKO_STRIDE	((UINT32P)(CAM1_BASE+0x268))
#define CAM_UNI_FLKO_CON	((UINT32P)(CAM1_BASE+0x26C))
#define CAM_UNI_FLKO_CON2	((UINT32P)(CAM1_BASE+0x270))
#define CAM_UNI_FLKO_CON3	((UINT32P)(CAM1_BASE+0x274))
#define CAM_UNI_FLKO_CON4	((UINT32P)(CAM1_BASE+0x27C))
#define CAM_UNI_RSSO_A_BASE_ADDR	((UINT32P)(CAM1_BASE+0x280))
#define CAM_UNI_RSSO_A_OFST_ADDR	((UINT32P)(CAM1_BASE+0x288))
#define CAM_UNI_RSSO_A_DRS	((UINT32P)(CAM1_BASE+0x28C))
#define CAM_UNI_RSSO_A_XSIZE	((UINT32P)(CAM1_BASE+0x290))
#define CAM_UNI_RSSO_A_YSIZE	((UINT32P)(CAM1_BASE+0x294))
#define CAM_UNI_RSSO_A_STRIDE	((UINT32P)(CAM1_BASE+0x298))
#define CAM_UNI_RSSO_A_CON	((UINT32P)(CAM1_BASE+0x29C))
#define CAM_UNI_RSSO_A_CON2	((UINT32P)(CAM1_BASE+0x2A0))
#define CAM_UNI_RSSO_A_CON3	((UINT32P)(CAM1_BASE+0x2A4))
#define CAM_UNI_RSSO_A_CON4	((UINT32P)(CAM1_BASE+0x2AC))
#define CAM_UNI_RSSO_B_BASE_ADDR	((UINT32P)(CAM1_BASE+0x2B0))
#define CAM_UNI_RSSO_B_OFST_ADDR	((UINT32P)(CAM1_BASE+0x2B8))
#define CAM_UNI_RSSO_B_DRS	((UINT32P)(CAM1_BASE+0x2BC))
#define CAM_UNI_RSSO_B_XSIZE	((UINT32P)(CAM1_BASE+0x2C0))
#define CAM_UNI_RSSO_B_YSIZE	((UINT32P)(CAM1_BASE+0x2C4))
#define CAM_UNI_RSSO_B_STRIDE	((UINT32P)(CAM1_BASE+0x2C8))
#define CAM_UNI_RSSO_B_CON	((UINT32P)(CAM1_BASE+0x2CC))
#define CAM_UNI_RSSO_B_CON2	((UINT32P)(CAM1_BASE+0x2D0))
#define CAM_UNI_RSSO_B_CON3	((UINT32P)(CAM1_BASE+0x2D4))
#define CAM_UNI_RSSO_B_CON4	((UINT32P)(CAM1_BASE+0x2DC))
#define CAM_UNI_RAWI_BASE_ADDR	((UINT32P)(CAM1_BASE+0x340))
#define CAM_UNI_RAWI_OFST_ADDR	((UINT32P)(CAM1_BASE+0x348))
#define CAM_UNI_RAWI_DRS	((UINT32P)(CAM1_BASE+0x34C))
#define CAM_UNI_RAWI_XSIZE	((UINT32P)(CAM1_BASE+0x350))
#define CAM_UNI_RAWI_YSIZE	((UINT32P)(CAM1_BASE+0x354))
#define CAM_UNI_RAWI_STRIDE	((UINT32P)(CAM1_BASE+0x358))
#define CAM_UNI_RAWI_CON	((UINT32P)(CAM1_BASE+0x35C))
#define CAM_UNI_RAWI_CON2	((UINT32P)(CAM1_BASE+0x360))
#define CAM_UNI_RAWI_CON3	((UINT32P)(CAM1_BASE+0x364))
#define CAM_UNI_RAWI_CON4	((UINT32P)(CAM1_BASE+0x36C))
#define CAM_UNI_DMA_ERR_CTRL	((UINT32P)(CAM1_BASE+0x370))
#define CAM_UNI_EISO_ERR_STAT	((UINT32P)(CAM1_BASE+0x374))
#define CAM_UNI_FLKO_ERR_STAT	((UINT32P)(CAM1_BASE+0x378))
#define CAM_UNI_RSSO_A_ERR_STAT	((UINT32P)(CAM1_BASE+0x37C))
#define CAM_UNI_RSSO_B_ERR_STAT	((UINT32P)(CAM1_BASE+0x380))
#define CAM_UNI_RAWI_ERR_STAT	((UINT32P)(CAM1_BASE+0x384))
#define CAM_UNI_DMA_DEBUG_ADDR	((UINT32P)(CAM1_BASE+0x388))
#define CAM_UNI_DMA_RSV1	((UINT32P)(CAM1_BASE+0x38C))
#define CAM_UNI_DMA_RSV2	((UINT32P)(CAM1_BASE+0x390))
#define CAM_UNI_DMA_RSV3	((UINT32P)(CAM1_BASE+0x394))
#define CAM_UNI_DMA_RSV4	((UINT32P)(CAM1_BASE+0x398))
#define CAM_UNI_DMA_RSV5	((UINT32P)(CAM1_BASE+0x39C))
#define CAM_UNI_DMA_RSV6	((UINT32P)(CAM1_BASE+0x3A0))
#define CAM_UNI_DMA_DEBUG_SEL	((UINT32P)(CAM1_BASE+0x3A4))
#define CAM_UNI_DMA_BW_SELF_TEST	((UINT32P)(CAM1_BASE+0x3A8))
#define CAM_UNI_DMA_FRAME_HEADER_EN	((UINT32P)(CAM1_BASE+0x3C0))
#define CAM_UNI_EISO_FH_BASE_ADDR	((UINT32P)(CAM1_BASE+0x3C4))
#define CAM_UNI_FLKO_FH_BASE_ADDR	((UINT32P)(CAM1_BASE+0x3C8))
#define CAM_UNI_RSSO_A_FH_BASE_ADDR	((UINT32P)(CAM1_BASE+0x3CC))
#define CAM_UNI_RSSO_B_FH_BASE_ADDR	((UINT32P)(CAM1_BASE+0x3D0))
#define CAM_UNI_EISO_FH_SPARE_2	((UINT32P)(CAM1_BASE+0x3E0))
#define CAM_UNI_EISO_FH_SPARE_3	((UINT32P)(CAM1_BASE+0x3E4))
#define CAM_UNI_EISO_FH_SPARE_4	((UINT32P)(CAM1_BASE+0x3E8))
#define CAM_UNI_EISO_FH_SPARE_5	((UINT32P)(CAM1_BASE+0x3EC))
#define CAM_UNI_EISO_FH_SPARE_6	((UINT32P)(CAM1_BASE+0x3F0))
#define CAM_UNI_EISO_FH_SPARE_7	((UINT32P)(CAM1_BASE+0x3F4))
#define CAM_UNI_EISO_FH_SPARE_8	((UINT32P)(CAM1_BASE+0x3F8))
#define CAM_UNI_EISO_FH_SPARE_9	((UINT32P)(CAM1_BASE+0x3FC))
#define CAM_UNI_EISO_FH_SPARE_10	((UINT32P)(CAM1_BASE+0x400))
#define CAM_UNI_EISO_FH_SPARE_11	((UINT32P)(CAM1_BASE+0x404))
#define CAM_UNI_EISO_FH_SPARE_12	((UINT32P)(CAM1_BASE+0x408))
#define CAM_UNI_EISO_FH_SPARE_13	((UINT32P)(CAM1_BASE+0x40C))
#define CAM_UNI_EISO_FH_SPARE_14	((UINT32P)(CAM1_BASE+0x410))
#define CAM_UNI_EISO_FH_SPARE_15	((UINT32P)(CAM1_BASE+0x414))
#define CAM_UNI_EISO_FH_SPARE_16	((UINT32P)(CAM1_BASE+0x418))
#define CAM_UNI_FLKO_FH_SPARE_2	((UINT32P)(CAM1_BASE+0x420))
#define CAM_UNI_FLKO_FH_SPARE_3	((UINT32P)(CAM1_BASE+0x424))
#define CAM_UNI_FLKO_FH_SPARE_4	((UINT32P)(CAM1_BASE+0x428))
#define CAM_UNI_FLKO_FH_SPARE_5	((UINT32P)(CAM1_BASE+0x42C))
#define CAM_UNI_FLKO_FH_SPARE_6	((UINT32P)(CAM1_BASE+0x430))
#define CAM_UNI_FLKO_FH_SPARE_7	((UINT32P)(CAM1_BASE+0x434))
#define CAM_UNI_FLKO_FH_SPARE_8	((UINT32P)(CAM1_BASE+0x438))
#define CAM_UNI_FLKO_FH_SPARE_9	((UINT32P)(CAM1_BASE+0x43C))
#define CAM_UNI_FLKO_FH_SPARE_10	((UINT32P)(CAM1_BASE+0x440))
#define CAM_UNI_FLKO_FH_SPARE_11	((UINT32P)(CAM1_BASE+0x444))
#define CAM_UNI_FLKO_FH_SPARE_12	((UINT32P)(CAM1_BASE+0x448))
#define CAM_UNI_FLKO_FH_SPARE_13	((UINT32P)(CAM1_BASE+0x44C))
#define CAM_UNI_FLKO_FH_SPARE_14	((UINT32P)(CAM1_BASE+0x450))
#define CAM_UNI_FLKO_FH_SPARE_15	((UINT32P)(CAM1_BASE+0x454))
#define CAM_UNI_FLKO_FH_SPARE_16	((UINT32P)(CAM1_BASE+0x458))
#define CAM_UNI_RSSO_A_FH_SPARE_2	((UINT32P)(CAM1_BASE+0x460))
#define CAM_UNI_RSSO_A_FH_SPARE_3	((UINT32P)(CAM1_BASE+0x464))
#define CAM_UNI_RSSO_A_FH_SPARE_4	((UINT32P)(CAM1_BASE+0x468))
#define CAM_UNI_RSSO_A_FH_SPARE_5	((UINT32P)(CAM1_BASE+0x46C))
#define CAM_UNI_RSSO_A_FH_SPARE_6	((UINT32P)(CAM1_BASE+0x470))
#define CAM_UNI_RSSO_A_FH_SPARE_7	((UINT32P)(CAM1_BASE+0x474))
#define CAM_UNI_RSSO_A_FH_SPARE_8	((UINT32P)(CAM1_BASE+0x478))
#define CAM_UNI_RSSO_A_FH_SPARE_9	((UINT32P)(CAM1_BASE+0x47C))
#define CAM_UNI_RSSO_A_FH_SPARE_10	((UINT32P)(CAM1_BASE+0x480))
#define CAM_UNI_RSSO_A_FH_SPARE_11	((UINT32P)(CAM1_BASE+0x484))
#define CAM_UNI_RSSO_A_FH_SPARE_12	((UINT32P)(CAM1_BASE+0x488))
#define CAM_UNI_RSSO_A_FH_SPARE_13	((UINT32P)(CAM1_BASE+0x48C))
#define CAM_UNI_RSSO_A_FH_SPARE_14	((UINT32P)(CAM1_BASE+0x490))
#define CAM_UNI_RSSO_A_FH_SPARE_15	((UINT32P)(CAM1_BASE+0x494))
#define CAM_UNI_RSSO_A_FH_SPARE_16	((UINT32P)(CAM1_BASE+0x498))
#define CAM_UNI_RSSO_B_FH_SPARE_2	((UINT32P)(CAM1_BASE+0x4A0))
#define CAM_UNI_RSSO_B_FH_SPARE_3	((UINT32P)(CAM1_BASE+0x4A4))
#define CAM_UNI_RSSO_B_FH_SPARE_4	((UINT32P)(CAM1_BASE+0x4A8))
#define CAM_UNI_RSSO_B_FH_SPARE_5	((UINT32P)(CAM1_BASE+0x4AC))
#define CAM_UNI_RSSO_B_FH_SPARE_6	((UINT32P)(CAM1_BASE+0x4B0))
#define CAM_UNI_RSSO_B_FH_SPARE_7	((UINT32P)(CAM1_BASE+0x4B4))
#define CAM_UNI_RSSO_B_FH_SPARE_8	((UINT32P)(CAM1_BASE+0x4B8))
#define CAM_UNI_RSSO_B_FH_SPARE_9	((UINT32P)(CAM1_BASE+0x4BC))
#define CAM_UNI_RSSO_B_FH_SPARE_10	((UINT32P)(CAM1_BASE+0x4C0))
#define CAM_UNI_RSSO_B_FH_SPARE_11	((UINT32P)(CAM1_BASE+0x4C4))
#define CAM_UNI_RSSO_B_FH_SPARE_12	((UINT32P)(CAM1_BASE+0x4C8))
#define CAM_UNI_RSSO_B_FH_SPARE_13	((UINT32P)(CAM1_BASE+0x4CC))
#define CAM_UNI_RSSO_B_FH_SPARE_14	((UINT32P)(CAM1_BASE+0x4D0))
#define CAM_UNI_RSSO_B_FH_SPARE_15	((UINT32P)(CAM1_BASE+0x4D4))
#define CAM_UNI_RSSO_B_FH_SPARE_16	((UINT32P)(CAM1_BASE+0x4D8))
#define CAM_UNI_UNP2_A_OFST	((UINT32P)(CAM1_BASE+0x500))
#define CAM_UNI_QBN3_A_MODE	((UINT32P)(CAM1_BASE+0x510))
#define CAM_UNI_SGG3_A_PGN	((UINT32P)(CAM1_BASE+0x520))
#define CAM_UNI_SGG3_A_GMRC_1	((UINT32P)(CAM1_BASE+0x524))
#define CAM_UNI_SGG3_A_GMRC_2	((UINT32P)(CAM1_BASE+0x528))
#define CAM_UNI_FLK_A_CON	((UINT32P)(CAM1_BASE+0x530))
#define CAM_UNI_FLK_A_OFST	((UINT32P)(CAM1_BASE+0x534))
#define CAM_UNI_FLK_A_SIZE	((UINT32P)(CAM1_BASE+0x538))
#define CAM_UNI_FLK_A_NUM	((UINT32P)(CAM1_BASE+0x53C))
#define CAM_UNI_EIS_A_PREP_ME_CTRL1	((UINT32P)(CAM1_BASE+0x550))
#define CAM_UNI_EIS_A_PREP_ME_CTRL2	((UINT32P)(CAM1_BASE+0x554))
#define CAM_UNI_EIS_A_LMV_TH	((UINT32P)(CAM1_BASE+0x558))
#define CAM_UNI_EIS_A_FL_OFFSET	((UINT32P)(CAM1_BASE+0x55C))
#define CAM_UNI_EIS_A_MB_OFFSET	((UINT32P)(CAM1_BASE+0x560))
#define CAM_UNI_EIS_A_MB_INTERVAL	((UINT32P)(CAM1_BASE+0x564))
#define CAM_UNI_EIS_A_GMV	((UINT32P)(CAM1_BASE+0x568))
#define CAM_UNI_EIS_A_ERR_CTRL	((UINT32P)(CAM1_BASE+0x56C))
#define CAM_UNI_EIS_A_IMAGE_CTRL	((UINT32P)(CAM1_BASE+0x570))
#define CAM_UNI_HDS_A_MODE	((UINT32P)(CAM1_BASE+0x5A0))
#define CAM_UNI_RSS_A_CONTROL	((UINT32P)(CAM1_BASE+0x5C0))
#define CAM_UNI_RSS_A_IN_IMG	((UINT32P)(CAM1_BASE+0x5C4))
#define CAM_UNI_RSS_A_OUT_IMG	((UINT32P)(CAM1_BASE+0x5C8))
#define CAM_UNI_RSS_A_HORI_STEP	((UINT32P)(CAM1_BASE+0x5CC))
#define CAM_UNI_RSS_A_VERT_STEP	((UINT32P)(CAM1_BASE+0x5D0))
#define CAM_UNI_RSS_A_HORI_INT_OFST	((UINT32P)(CAM1_BASE+0x5D4))
#define CAM_UNI_RSS_A_HORI_SUB_OFST	((UINT32P)(CAM1_BASE+0x5D8))
#define CAM_UNI_RSS_A_VERT_INT_OFST	((UINT32P)(CAM1_BASE+0x5DC))
#define CAM_UNI_RSS_A_VERT_SUB_OFST	((UINT32P)(CAM1_BASE+0x5E0))
#define CAM_UNI_RSS_A_SPARE_1	((UINT32P)(CAM1_BASE+0x5F4))
#define CAM_UNI_ADL_DMA_A_DMA_SOFT_RSTSTAT	((UINT32P)(CAM1_BASE+0xC00))
#define CAM_UNI_ADL_DMA_A_VERTICAL_FLIP_EN	((UINT32P)(CAM1_BASE+0xC04))
#define CAM_UNI_ADL_DMA_A_DMA_SOFT_RESET	((UINT32P)(CAM1_BASE+0xC08))
#define CAM_UNI_ADL_DMA_A_LAST_ULTRA_EN	((UINT32P)(CAM1_BASE+0xC0C))
#define CAM_UNI_ADL_DMA_A_SPECIAL_FUN_EN	((UINT32P)(CAM1_BASE+0xC10))
#define CAM_UNI_ADL_DMA_A_IPUO_RING	((UINT32P)(CAM1_BASE+0xC14))
#define CAM_UNI_ADL_DMA_A_IPUI_RING	((UINT32P)(CAM1_BASE+0xC18))
#define CAM_UNI_ADL_DMA_A_IPUO_BASE_ADDR	((UINT32P)(CAM1_BASE+0xC30))
#define CAM_UNI_ADL_DMA_A_IPUO_BASE_ADDR_2	((UINT32P)(CAM1_BASE+0xC34))
#define CAM_UNI_ADL_DMA_A_IPUO_OFST_ADDR	((UINT32P)(CAM1_BASE+0xC38))
#define CAM_UNI_ADL_DMA_A_IPUO_OFST_ADDR_2	((UINT32P)(CAM1_BASE+0xC3C))
#define CAM_UNI_ADL_DMA_A_IPUO_XSIZE	((UINT32P)(CAM1_BASE+0xC40))
#define CAM_UNI_ADL_DMA_A_IPUO_YSIZE	((UINT32P)(CAM1_BASE+0xC44))
#define CAM_UNI_ADL_DMA_A_IPUO_STRIDE	((UINT32P)(CAM1_BASE+0xC48))
#define CAM_UNI_ADL_DMA_A_IPUO_CON	((UINT32P)(CAM1_BASE+0xC4C))
#define CAM_UNI_ADL_DMA_A_IPUO_CON2	((UINT32P)(CAM1_BASE+0xC50))
#define CAM_UNI_ADL_DMA_A_IPUO_CON3	((UINT32P)(CAM1_BASE+0xC54))
#define CAM_UNI_ADL_DMA_A_IPUI_BASE_ADDR	((UINT32P)(CAM1_BASE+0xC90))
#define CAM_UNI_ADL_DMA_A_IPUI_BASE_ADDR_2	((UINT32P)(CAM1_BASE+0xC94))
#define CAM_UNI_ADL_DMA_A_IPUI_OFST_ADDR	((UINT32P)(CAM1_BASE+0xC98))
#define CAM_UNI_ADL_DMA_A_IPUI_OFST_ADDR_2	((UINT32P)(CAM1_BASE+0xC9C))
#define CAM_UNI_ADL_DMA_A_IPUI_XSIZE	((UINT32P)(CAM1_BASE+0xCA0))
#define CAM_UNI_ADL_DMA_A_IPUI_YSIZE	((UINT32P)(CAM1_BASE+0xCA4))
#define CAM_UNI_ADL_DMA_A_IPUI_STRIDE	((UINT32P)(CAM1_BASE+0xCA8))
#define CAM_UNI_ADL_DMA_A_IPUI_CON	((UINT32P)(CAM1_BASE+0xCAC))
#define CAM_UNI_ADL_DMA_A_IPUI_CON2	((UINT32P)(CAM1_BASE+0xCB0))
#define CAM_UNI_ADL_DMA_A_IPUI_CON3	((UINT32P)(CAM1_BASE+0xCB4))
#define CAM_UNI_ADL_DMA_A_DMA_ERR_CTRL	((UINT32P)(CAM1_BASE+0xD00))
#define CAM_UNI_ADL_DMA_A_IPUO_ERR_STAT	((UINT32P)(CAM1_BASE+0xD04))
#define CAM_UNI_ADL_DMA_A_IPUI_ERR_STAT	((UINT32P)(CAM1_BASE+0xD08))
#define CAM_UNI_ADL_DMA_A_DMA_DEBUG_ADDR	((UINT32P)(CAM1_BASE+0xD0C))
#define CAM_UNI_ADL_DMA_A_DMA_RSV1	((UINT32P)(CAM1_BASE+0xD10))
#define CAM_UNI_ADL_DMA_A_DMA_RSV2	((UINT32P)(CAM1_BASE+0xD14))
#define CAM_UNI_ADL_DMA_A_DMA_RSV3	((UINT32P)(CAM1_BASE+0xD18))
#define CAM_UNI_ADL_DMA_A_DMA_RSV4	((UINT32P)(CAM1_BASE+0xD1C))
#define CAM_UNI_ADL_DMA_A_DMA_RSV5	((UINT32P)(CAM1_BASE+0xD20))
#define CAM_UNI_ADL_DMA_A_DMA_RSV6	((UINT32P)(CAM1_BASE+0xD24))
#define CAM_UNI_ADL_DMA_A_DMA_DEBUG_SEL	((UINT32P)(CAM1_BASE+0xD28))
#define CAM_UNI_ADL_DMA_A_DMA_BW_SELF_TEST	((UINT32P)(CAM1_BASE+0xD2C))
#define CAM_UNI_ADL_RESET	((UINT32P)(CAM1_BASE+0xF00))
#define CAM_UNI_ADL_CTL	((UINT32P)(CAM1_BASE+0xF04))
#define CAM_UNI_ADL_CROP_IN_START	((UINT32P)(CAM1_BASE+0xF30))
#define CAM_UNI_ADL_CROP_IN_END	((UINT32P)(CAM1_BASE+0xF34))
#define CAM_UNI_ADL_CROP_OUT_START	((UINT32P)(CAM1_BASE+0xF38))
#define CAM_UNI_ADL_CROP_OUT_END	((UINT32P)(CAM1_BASE+0xF3C))
#define CAM_UNI_ADL_DMA_ST	((UINT32P)(CAM1_BASE+0xF40))
#define CAM_UNI_ADL_DCM_DIS	((UINT32P)(CAM1_BASE+0xF44))
#define CAM_UNI_ADL_DCM_ST	((UINT32P)(CAM1_BASE+0xF48))
#define CAM_UNI_ADL_DMA_ERR_ST	((UINT32P)(CAM1_BASE+0xF4C))
#define CAM_UNI_ADL_DMA_0_DEBUG	((UINT32P)(CAM1_BASE+0xF50))
#define CAM_UNI_ADL_DMA_1_DEBUG	((UINT32P)(CAM1_BASE+0xF54))
#define CAM_UNI_ADL_SPARE	((UINT32P)(CAM1_BASE+0xF70))
#define CAM_UNI_ADL_INFO00	((UINT32P)(CAM1_BASE+0xF80))
#define CAM_UNI_ADL_INFO01	((UINT32P)(CAM1_BASE+0xF84))
#define CAM_UNI_ADL_INFO02	((UINT32P)(CAM1_BASE+0xF88))
#define CAM_UNI_ADL_INFO03	((UINT32P)(CAM1_BASE+0xF8C))
#define CAM_UNI_ADL_INFO04	((UINT32P)(CAM1_BASE+0xF90))
#define CAM_UNI_ADL_INFO05	((UINT32P)(CAM1_BASE+0xF94))
#define CAM_UNI_ADL_INFO06	((UINT32P)(CAM1_BASE+0xF98))
#define CAM_UNI_ADL_INFO07	((UINT32P)(CAM1_BASE+0xF9C))
#define CAM_UNI_ADL_INFO08	((UINT32P)(CAM1_BASE+0xFA0))
#define CAM_UNI_ADL_INFO09	((UINT32P)(CAM1_BASE+0xFA4))
#define CAM_UNI_ADL_INFO10	((UINT32P)(CAM1_BASE+0xFA8))
#define CAM_UNI_ADL_INFO11	((UINT32P)(CAM1_BASE+0xFAC))
#define CAM_UNI_ADL_INFO12	((UINT32P)(CAM1_BASE+0xFB0))
#define CAM_UNI_ADL_INFO13	((UINT32P)(CAM1_BASE+0xFB4))
#define CAM_UNI_ADL_INFO14	((UINT32P)(CAM1_BASE+0xFB8))
#define CAM_UNI_ADL_INFO15	((UINT32P)(CAM1_BASE+0xFBC))
#define CAM_UNI_ADL_INFO16	((UINT32P)(CAM1_BASE+0xFC0))
#define CAM_UNI_ADL_INFO17	((UINT32P)(CAM1_BASE+0xFC4))
#define CAM_UNI_ADL_INFO18	((UINT32P)(CAM1_BASE+0xFC8))
#define CAM_UNI_ADL_INFO19	((UINT32P)(CAM1_BASE+0xFCC))
#define CAM_UNI_ADL_INFO20	((UINT32P)(CAM1_BASE+0xFD0))
#define CAM_UNI_ADL_INFO21	((UINT32P)(CAM1_BASE+0xFD4))
#define CAM_UNI_ADL_INFO22	((UINT32P)(CAM1_BASE+0xFD8))
#define CAM_UNI_ADL_INFO23	((UINT32P)(CAM1_BASE+0xFDC))
#define CAM_UNI_ADL_INFO24	((UINT32P)(CAM1_BASE+0xFE0))
#define CAM_UNI_ADL_INFO25	((UINT32P)(CAM1_BASE+0xFE4))
#define CAM_UNI_ADL_INFO26	((UINT32P)(CAM1_BASE+0xFE8))
#define CAM_UNI_ADL_INFO27	((UINT32P)(CAM1_BASE+0xFEC))
#define CAM_UNI_ADL_INFO28	((UINT32P)(CAM1_BASE+0xFF0))
#define CAM_UNI_ADL_INFO29	((UINT32P)(CAM1_BASE+0xFF4))
#define CAM_UNI_ADL_INFO30	((UINT32P)(CAM1_BASE+0xFF8))
#define CAM_UNI_ADL_INFO31	((UINT32P)(CAM1_BASE+0xFFC))
#endif

// APB Module cam2
#define CAM2_BASE (0x18004000)
#define CAM_A_CTL_START	((UINT32P)(CAM2_BASE+0x000))
#define CAM_A_CTL_EN	((UINT32P)(CAM2_BASE+0x004))
#define CAM_A_CTL_DMA_EN	((UINT32P)(CAM2_BASE+0x008))
#define CAM_A_CTL_FMT_SEL	((UINT32P)(CAM2_BASE+0x00C))
#define CAM_A_CTL_SEL	((UINT32P)(CAM2_BASE+0x010))
#define CAM_A_CTL_MISC	((UINT32P)(CAM2_BASE+0x014))
#define CAM_A_CTL_RAW_INT_EN	((UINT32P)(CAM2_BASE+0x020))
#define CAM_A_CTL_RAW_INT_STATUS	((UINT32P)(CAM2_BASE+0x024))
#define CAM_A_CTL_RAW_INT_STATUSX	((UINT32P)(CAM2_BASE+0x028))
#define CAM_A_CTL_RAW_INT2_EN	((UINT32P)(CAM2_BASE+0x030))
#define CAM_A_CTL_RAW_INT2_STATUS	((UINT32P)(CAM2_BASE+0x034))
#define CAM_A_CTL_RAW_INT2_STATUSX	((UINT32P)(CAM2_BASE+0x038))
#define CAM_A_CTL_SW_CTL	((UINT32P)(CAM2_BASE+0x040))
#define CAM_A_CTL_AB_DONE_SEL	((UINT32P)(CAM2_BASE+0x044))
#define CAM_A_CTL_CD_DONE_SEL	((UINT32P)(CAM2_BASE+0x048))
#define CAM_A_CTL_UNI_DONE_SEL	((UINT32P)(CAM2_BASE+0x04C))
#define CAM_A_CTL_SPARE0	((UINT32P)(CAM2_BASE+0x050))
#define CAM_A_CTL_SPARE1	((UINT32P)(CAM2_BASE+0x054))
#define CAM_A_CTL_SPARE2	((UINT32P)(CAM2_BASE+0x058))
#define CAM_A_CTL_SW_PASS1_DONE	((UINT32P)(CAM2_BASE+0x05C))
#define CAM_A_CTL_FBC_RCNT_INC	((UINT32P)(CAM2_BASE+0x060))
#define CAM_A_CTL_DBG_SET	((UINT32P)(CAM2_BASE+0x070))
#define CAM_A_CTL_DBG_PORT	((UINT32P)(CAM2_BASE+0x074))
#define CAM_A_CTL_DATE_CODE	((UINT32P)(CAM2_BASE+0x078))
#define CAM_A_CTL_PROJ_CODE	((UINT32P)(CAM2_BASE+0x07C))
#define CAM_A_CTL_RAW_DCM_DIS	((UINT32P)(CAM2_BASE+0x080))
#define CAM_A_CTL_DMA_DCM_DIS	((UINT32P)(CAM2_BASE+0x084))
#define CAM_A_CTL_TOP_DCM_DIS	((UINT32P)(CAM2_BASE+0x088))
#define CAM_A_CTL_RAW_DCM_STATUS	((UINT32P)(CAM2_BASE+0x090))
#define CAM_A_CTL_DMA_DCM_STATUS	((UINT32P)(CAM2_BASE+0x094))
#define CAM_A_CTL_TOP_DCM_STATUS	((UINT32P)(CAM2_BASE+0x098))
#define CAM_A_CTL_RAW_REQ_STATUS	((UINT32P)(CAM2_BASE+0x0A0))
#define CAM_A_CTL_DMA_REQ_STATUS	((UINT32P)(CAM2_BASE+0x0A4))
#define CAM_A_CTL_RAW_RDY_STATUS	((UINT32P)(CAM2_BASE+0x0A8))
#define CAM_A_CTL_DMA_RDY_STATUS	((UINT32P)(CAM2_BASE+0x0AC))
#define CAM_A_CTL_RAW_CCU_INT_EN	((UINT32P)(CAM2_BASE+0x0B0))
#define CAM_A_CTL_RAW_CCU_INT_STATUS	((UINT32P)(CAM2_BASE+0x0B4))
#define CAM_A_CTL_RAW_CCU_INT2_EN	((UINT32P)(CAM2_BASE+0x0B8))
#define CAM_A_CTL_RAW_CCU_INT2_STATUS	((UINT32P)(CAM2_BASE+0x0BC))
#define CAM_A_CTL_RAW_INT3_EN	((UINT32P)(CAM2_BASE+0x0C0))
#define CAM_A_CTL_RAW_INT3_STATUS	((UINT32P)(CAM2_BASE+0x0C4))
#define CAM_A_CTL_RAW_INT3_STATUSX	((UINT32P)(CAM2_BASE+0x0C8))
#define CAM_A_CTL_RAW_CCU_INT3_EN	((UINT32P)(CAM2_BASE+0x0D0))
#define CAM_A_CTL_RAW_CCU_INT3_STATUS	((UINT32P)(CAM2_BASE+0x0D4))
#define CAM_A_FBC_IMGO_CTL1	((UINT32P)(CAM2_BASE+0x110))
#define CAM_A_FBC_IMGO_CTL2	((UINT32P)(CAM2_BASE+0x114))
#define CAM_A_FBC_RRZO_CTL1	((UINT32P)(CAM2_BASE+0x118))
#define CAM_A_FBC_RRZO_CTL2	((UINT32P)(CAM2_BASE+0x11C))
#define CAM_A_FBC_UFEO_CTL1	((UINT32P)(CAM2_BASE+0x120))
#define CAM_A_FBC_UFEO_CTL2	((UINT32P)(CAM2_BASE+0x124))
#define CAM_A_FBC_LCSO_CTL1	((UINT32P)(CAM2_BASE+0x128))
#define CAM_A_FBC_LCSO_CTL2	((UINT32P)(CAM2_BASE+0x12C))
#define CAM_A_FBC_AFO_CTL1	((UINT32P)(CAM2_BASE+0x130))
#define CAM_A_FBC_AFO_CTL2	((UINT32P)(CAM2_BASE+0x134))
#define CAM_A_FBC_AAO_CTL1	((UINT32P)(CAM2_BASE+0x138))
#define CAM_A_FBC_AAO_CTL2	((UINT32P)(CAM2_BASE+0x13C))
#define CAM_A_FBC_PDO_CTL1	((UINT32P)(CAM2_BASE+0x140))
#define CAM_A_FBC_PDO_CTL2	((UINT32P)(CAM2_BASE+0x144))
#define CAM_A_FBC_PSO_CTL1	((UINT32P)(CAM2_BASE+0x148))
#define CAM_A_FBC_PSO_CTL2	((UINT32P)(CAM2_BASE+0x14C))
#define CAM_A_CQ_EN	((UINT32P)(CAM2_BASE+0x160))
#define CAM_A_CQ_THR0_CTL	((UINT32P)(CAM2_BASE+0x164))
#define CAM_A_CQ_THR0_BASEADDR	((UINT32P)(CAM2_BASE+0x168))
#define CAM_A_CQ_THR0_DESC_SIZE	((UINT32P)(CAM2_BASE+0x16C))
#define CAM_A_CQ_THR1_CTL	((UINT32P)(CAM2_BASE+0x170))
#define CAM_A_CQ_THR1_BASEADDR	((UINT32P)(CAM2_BASE+0x174))
#define CAM_A_CQ_THR1_DESC_SIZE	((UINT32P)(CAM2_BASE+0x178))
#define CAM_A_CQ_THR2_CTL	((UINT32P)(CAM2_BASE+0x17C))
#define CAM_A_CQ_THR2_BASEADDR	((UINT32P)(CAM2_BASE+0x180))
#define CAM_A_CQ_THR2_DESC_SIZE	((UINT32P)(CAM2_BASE+0x184))
#define CAM_A_CQ_THR3_CTL	((UINT32P)(CAM2_BASE+0x188))
#define CAM_A_CQ_THR3_BASEADDR	((UINT32P)(CAM2_BASE+0x18C))
#define CAM_A_CQ_THR3_DESC_SIZE	((UINT32P)(CAM2_BASE+0x190))
#define CAM_A_CQ_THR4_CTL	((UINT32P)(CAM2_BASE+0x194))
#define CAM_A_CQ_THR4_BASEADDR	((UINT32P)(CAM2_BASE+0x198))
#define CAM_A_CQ_THR4_DESC_SIZE	((UINT32P)(CAM2_BASE+0x19C))
#define CAM_A_CQ_THR5_CTL	((UINT32P)(CAM2_BASE+0x1A0))
#define CAM_A_CQ_THR5_BASEADDR	((UINT32P)(CAM2_BASE+0x1A4))
#define CAM_A_CQ_THR5_DESC_SIZE	((UINT32P)(CAM2_BASE+0x1A8))
#define CAM_A_CQ_THR6_CTL	((UINT32P)(CAM2_BASE+0x1AC))
#define CAM_A_CQ_THR6_BASEADDR	((UINT32P)(CAM2_BASE+0x1B0))
#define CAM_A_CQ_THR6_DESC_SIZE	((UINT32P)(CAM2_BASE+0x1B4))
#define CAM_A_CQ_THR7_CTL	((UINT32P)(CAM2_BASE+0x1B8))
#define CAM_A_CQ_THR7_BASEADDR	((UINT32P)(CAM2_BASE+0x1BC))
#define CAM_A_CQ_THR7_DESC_SIZE	((UINT32P)(CAM2_BASE+0x1C0))
#define CAM_A_CQ_THR8_CTL	((UINT32P)(CAM2_BASE+0x1C4))
#define CAM_A_CQ_THR8_BASEADDR	((UINT32P)(CAM2_BASE+0x1C8))
#define CAM_A_CQ_THR8_DESC_SIZE	((UINT32P)(CAM2_BASE+0x1CC))
#define CAM_A_CQ_THR9_CTL	((UINT32P)(CAM2_BASE+0x1D0))
#define CAM_A_CQ_THR9_BASEADDR	((UINT32P)(CAM2_BASE+0x1D4))
#define CAM_A_CQ_THR9_DESC_SIZE	((UINT32P)(CAM2_BASE+0x1D8))
#define CAM_A_CQ_THR10_CTL	((UINT32P)(CAM2_BASE+0x1DC))
#define CAM_A_CQ_THR10_BASEADDR	((UINT32P)(CAM2_BASE+0x1E0))
#define CAM_A_CQ_THR10_DESC_SIZE	((UINT32P)(CAM2_BASE+0x1E4))
#define CAM_A_CQ_THR11_CTL	((UINT32P)(CAM2_BASE+0x1E8))
#define CAM_A_CQ_THR11_BASEADDR	((UINT32P)(CAM2_BASE+0x1EC))
#define CAM_A_CQ_THR11_DESC_SIZE	((UINT32P)(CAM2_BASE+0x1F0))
#define CAM_A_CQ_THR12_CTL	((UINT32P)(CAM2_BASE+0x1F4))
#define CAM_A_CQ_THR12_BASEADDR	((UINT32P)(CAM2_BASE+0x1F8))
#define CAM_A_CQ_THR12_DESC_SIZE	((UINT32P)(CAM2_BASE+0x1FC))
#define CAM_A_DMA_SOFT_RSTSTAT	((UINT32P)(CAM2_BASE+0x200))
#define CAM_A_CQ0I_BASE_ADDR	((UINT32P)(CAM2_BASE+0x204))
#define CAM_A_CQ0I_XSIZE	((UINT32P)(CAM2_BASE+0x208))
#define CAM_A_VERTICAL_FLIP_EN	((UINT32P)(CAM2_BASE+0x20C))
#define CAM_A_DMA_SOFT_RESET	((UINT32P)(CAM2_BASE+0x210))
#define CAM_A_LAST_ULTRA_EN	((UINT32P)(CAM2_BASE+0x214))
#define CAM_A_SPECIAL_FUN_EN	((UINT32P)(CAM2_BASE+0x218))
#define CAM_A_IMGO_BASE_ADDR	((UINT32P)(CAM2_BASE+0x220))
#define CAM_A_IMGO_OFST_ADDR	((UINT32P)(CAM2_BASE+0x228))
#define CAM_A_IMGO_DRS	((UINT32P)(CAM2_BASE+0x22C))
#define CAM_A_IMGO_XSIZE	((UINT32P)(CAM2_BASE+0x230))
#define CAM_A_IMGO_YSIZE	((UINT32P)(CAM2_BASE+0x234))
#define CAM_A_IMGO_STRIDE	((UINT32P)(CAM2_BASE+0x238))
#define CAM_A_IMGO_CON	((UINT32P)(CAM2_BASE+0x23C))
#define CAM_A_IMGO_CON2	((UINT32P)(CAM2_BASE+0x240))
#define CAM_A_IMGO_CON3	((UINT32P)(CAM2_BASE+0x244))
#define CAM_A_IMGO_CROP	((UINT32P)(CAM2_BASE+0x248))
#define CAM_A_IMGO_CON4	((UINT32P)(CAM2_BASE+0x24C))
#define CAM_A_RRZO_BASE_ADDR	((UINT32P)(CAM2_BASE+0x250))
#define CAM_A_RRZO_OFST_ADDR	((UINT32P)(CAM2_BASE+0x258))
#define CAM_A_RRZO_DRS	((UINT32P)(CAM2_BASE+0x25C))
#define CAM_A_RRZO_XSIZE	((UINT32P)(CAM2_BASE+0x260))
#define CAM_A_RRZO_YSIZE	((UINT32P)(CAM2_BASE+0x264))
#define CAM_A_RRZO_STRIDE	((UINT32P)(CAM2_BASE+0x268))
#define CAM_A_RRZO_CON	((UINT32P)(CAM2_BASE+0x26C))
#define CAM_A_RRZO_CON2	((UINT32P)(CAM2_BASE+0x270))
#define CAM_A_RRZO_CON3	((UINT32P)(CAM2_BASE+0x274))
#define CAM_A_RRZO_CROP	((UINT32P)(CAM2_BASE+0x278))
#define CAM_A_RRZO_CON4	((UINT32P)(CAM2_BASE+0x27C))
#define CAM_A_AAO_BASE_ADDR	((UINT32P)(CAM2_BASE+0x280))
#define CAM_A_AAO_OFST_ADDR	((UINT32P)(CAM2_BASE+0x288))
#define CAM_A_AAO_DRS	((UINT32P)(CAM2_BASE+0x28C))
#define CAM_A_AAO_XSIZE	((UINT32P)(CAM2_BASE+0x290))
#define CAM_A_AAO_YSIZE	((UINT32P)(CAM2_BASE+0x294))
#define CAM_A_AAO_STRIDE	((UINT32P)(CAM2_BASE+0x298))
#define CAM_A_AAO_CON	((UINT32P)(CAM2_BASE+0x29C))
#define CAM_A_AAO_CON2	((UINT32P)(CAM2_BASE+0x2A0))
#define CAM_A_AAO_CON3	((UINT32P)(CAM2_BASE+0x2A4))
#define CAM_A_AAO_CON4	((UINT32P)(CAM2_BASE+0x2AC))
#define CAM_A_AFO_BASE_ADDR	((UINT32P)(CAM2_BASE+0x2B0))
#define CAM_A_AFO_OFST_ADDR	((UINT32P)(CAM2_BASE+0x2B8))
#define CAM_A_AFO_DRS	((UINT32P)(CAM2_BASE+0x2BC))
#define CAM_A_AFO_XSIZE	((UINT32P)(CAM2_BASE+0x2C0))
#define CAM_A_AFO_YSIZE	((UINT32P)(CAM2_BASE+0x2C4))
#define CAM_A_AFO_STRIDE	((UINT32P)(CAM2_BASE+0x2C8))
#define CAM_A_AFO_CON	((UINT32P)(CAM2_BASE+0x2CC))
#define CAM_A_AFO_CON2	((UINT32P)(CAM2_BASE+0x2D0))
#define CAM_A_AFO_CON3	((UINT32P)(CAM2_BASE+0x2D4))
#define CAM_A_AFO_CON4	((UINT32P)(CAM2_BASE+0x2DC))
#define CAM_A_LCSO_BASE_ADDR	((UINT32P)(CAM2_BASE+0x2E0))
#define CAM_A_LCSO_OFST_ADDR	((UINT32P)(CAM2_BASE+0x2E8))
#define CAM_A_LCSO_DRS	((UINT32P)(CAM2_BASE+0x2EC))
#define CAM_A_LCSO_XSIZE	((UINT32P)(CAM2_BASE+0x2F0))
#define CAM_A_LCSO_YSIZE	((UINT32P)(CAM2_BASE+0x2F4))
#define CAM_A_LCSO_STRIDE	((UINT32P)(CAM2_BASE+0x2F8))
#define CAM_A_LCSO_CON	((UINT32P)(CAM2_BASE+0x2FC))
#define CAM_A_LCSO_CON2	((UINT32P)(CAM2_BASE+0x300))
#define CAM_A_LCSO_CON3	((UINT32P)(CAM2_BASE+0x304))
#define CAM_A_LCSO_CON4	((UINT32P)(CAM2_BASE+0x30C))
#define CAM_A_UFEO_BASE_ADDR	((UINT32P)(CAM2_BASE+0x310))
#define CAM_A_UFEO_OFST_ADDR	((UINT32P)(CAM2_BASE+0x318))
#define CAM_A_UFEO_DRS	((UINT32P)(CAM2_BASE+0x31C))
#define CAM_A_UFEO_XSIZE	((UINT32P)(CAM2_BASE+0x320))
#define CAM_A_UFEO_YSIZE	((UINT32P)(CAM2_BASE+0x324))
#define CAM_A_UFEO_STRIDE	((UINT32P)(CAM2_BASE+0x328))
#define CAM_A_UFEO_CON	((UINT32P)(CAM2_BASE+0x32C))
#define CAM_A_UFEO_CON2	((UINT32P)(CAM2_BASE+0x330))
#define CAM_A_UFEO_CON3	((UINT32P)(CAM2_BASE+0x334))
#define CAM_A_UFEO_CON4	((UINT32P)(CAM2_BASE+0x33C))
#define CAM_A_PDO_BASE_ADDR	((UINT32P)(CAM2_BASE+0x340))
#define CAM_A_PDO_OFST_ADDR	((UINT32P)(CAM2_BASE+0x348))
#define CAM_A_PDO_DRS	((UINT32P)(CAM2_BASE+0x34C))
#define CAM_A_PDO_XSIZE	((UINT32P)(CAM2_BASE+0x350))
#define CAM_A_PDO_YSIZE	((UINT32P)(CAM2_BASE+0x354))
#define CAM_A_PDO_STRIDE	((UINT32P)(CAM2_BASE+0x358))
#define CAM_A_PDO_CON	((UINT32P)(CAM2_BASE+0x35C))
#define CAM_A_PDO_CON2	((UINT32P)(CAM2_BASE+0x360))
#define CAM_A_PDO_CON3	((UINT32P)(CAM2_BASE+0x364))
#define CAM_A_PDO_CON4	((UINT32P)(CAM2_BASE+0x36C))
#define CAM_A_BPCI_BASE_ADDR	((UINT32P)(CAM2_BASE+0x370))
#define CAM_A_BPCI_OFST_ADDR	((UINT32P)(CAM2_BASE+0x378))
#define CAM_A_BPCI_DRS	((UINT32P)(CAM2_BASE+0x37C))
#define CAM_A_BPCI_XSIZE	((UINT32P)(CAM2_BASE+0x380))
#define CAM_A_BPCI_YSIZE	((UINT32P)(CAM2_BASE+0x384))
#define CAM_A_BPCI_STRIDE	((UINT32P)(CAM2_BASE+0x388))
#define CAM_A_BPCI_CON	((UINT32P)(CAM2_BASE+0x38C))
#define CAM_A_BPCI_CON2	((UINT32P)(CAM2_BASE+0x390))
#define CAM_A_BPCI_CON3	((UINT32P)(CAM2_BASE+0x394))
#define CAM_A_BPCI_CON4	((UINT32P)(CAM2_BASE+0x39C))
#define CAM_A_CACI_BASE_ADDR	((UINT32P)(CAM2_BASE+0x3A0))
#define CAM_A_CACI_OFST_ADDR	((UINT32P)(CAM2_BASE+0x3A8))
#define CAM_A_CACI_DRS	((UINT32P)(CAM2_BASE+0x3AC))
#define CAM_A_CACI_XSIZE	((UINT32P)(CAM2_BASE+0x3B0))
#define CAM_A_CACI_YSIZE	((UINT32P)(CAM2_BASE+0x3B4))
#define CAM_A_CACI_STRIDE	((UINT32P)(CAM2_BASE+0x3B8))
#define CAM_A_CACI_CON	((UINT32P)(CAM2_BASE+0x3BC))
#define CAM_A_CACI_CON2	((UINT32P)(CAM2_BASE+0x3C0))
#define CAM_A_CACI_CON3	((UINT32P)(CAM2_BASE+0x3C4))
#define CAM_A_CACI_CON4	((UINT32P)(CAM2_BASE+0x3CC))
#define CAM_A_LSCI_BASE_ADDR	((UINT32P)(CAM2_BASE+0x3D0))
#define CAM_A_LSCI_OFST_ADDR	((UINT32P)(CAM2_BASE+0x3D8))
#define CAM_A_LSCI_DRS	((UINT32P)(CAM2_BASE+0x3DC))
#define CAM_A_LSCI_XSIZE	((UINT32P)(CAM2_BASE+0x3E0))
#define CAM_A_LSCI_YSIZE	((UINT32P)(CAM2_BASE+0x3E4))
#define CAM_A_LSCI_STRIDE	((UINT32P)(CAM2_BASE+0x3E8))
#define CAM_A_LSCI_CON	((UINT32P)(CAM2_BASE+0x3EC))
#define CAM_A_LSCI_CON2	((UINT32P)(CAM2_BASE+0x3F0))
#define CAM_A_LSCI_CON3	((UINT32P)(CAM2_BASE+0x3F4))
#define CAM_A_LSCI_CON4	((UINT32P)(CAM2_BASE+0x3FC))
#define CAM_A_LSC3I_BASE_ADDR	((UINT32P)(CAM2_BASE+0x400))
#define CAM_A_LSC3I_OFST_ADDR	((UINT32P)(CAM2_BASE+0x408))
#define CAM_A_LSC3I_DRS	((UINT32P)(CAM2_BASE+0x40C))
#define CAM_A_LSC3I_XSIZE	((UINT32P)(CAM2_BASE+0x410))
#define CAM_A_LSC3I_YSIZE	((UINT32P)(CAM2_BASE+0x414))
#define CAM_A_LSC3I_STRIDE	((UINT32P)(CAM2_BASE+0x418))
#define CAM_A_LSC3I_CON	((UINT32P)(CAM2_BASE+0x41C))
#define CAM_A_LSC3I_CON2	((UINT32P)(CAM2_BASE+0x420))
#define CAM_A_LSC3I_CON3	((UINT32P)(CAM2_BASE+0x424))
#define CAM_A_LSC3I_CON4	((UINT32P)(CAM2_BASE+0x42C))
#define CAM_A_DMA_ERR_CTRL	((UINT32P)(CAM2_BASE+0x440))
#define CAM_A_IMGO_ERR_STAT	((UINT32P)(CAM2_BASE+0x444))
#define CAM_A_RRZO_ERR_STAT	((UINT32P)(CAM2_BASE+0x448))
#define CAM_A_AAO_ERR_STAT	((UINT32P)(CAM2_BASE+0x44C))
#define CAM_A_AFO_ERR_STAT	((UINT32P)(CAM2_BASE+0x450))
#define CAM_A_LCSO_ERR_STAT	((UINT32P)(CAM2_BASE+0x454))
#define CAM_A_UFEO_ERR_STAT	((UINT32P)(CAM2_BASE+0x458))
#define CAM_A_PDO_ERR_STAT	((UINT32P)(CAM2_BASE+0x45C))
#define CAM_A_BPCI_ERR_STAT	((UINT32P)(CAM2_BASE+0x460))
#define CAM_A_CACI_ERR_STAT	((UINT32P)(CAM2_BASE+0x464))
#define CAM_A_LSCI_ERR_STAT	((UINT32P)(CAM2_BASE+0x468))
#define CAM_A_LSC3I_ERR_STAT	((UINT32P)(CAM2_BASE+0x46C))
#define CAM_A_DMA_DEBUG_ADDR	((UINT32P)(CAM2_BASE+0x470))
#define CAM_A_DMA_RSV1	((UINT32P)(CAM2_BASE+0x474))
#define CAM_A_DMA_RSV2	((UINT32P)(CAM2_BASE+0x478))
#define CAM_A_DMA_RSV3	((UINT32P)(CAM2_BASE+0x47C))
#define CAM_A_DMA_RSV4	((UINT32P)(CAM2_BASE+0x480))
#define CAM_A_DMA_RSV5	((UINT32P)(CAM2_BASE+0x484))
#define CAM_A_DMA_RSV6	((UINT32P)(CAM2_BASE+0x488))
#define CAM_A_DMA_DEBUG_SEL	((UINT32P)(CAM2_BASE+0x48C))
#define CAM_A_DMA_BW_SELF_TEST	((UINT32P)(CAM2_BASE+0x490))
#define CAM_A_TG_SEN_MODE	((UINT32P)(CAM2_BASE+0x500))
#define CAM_A_TG_VF_CON	((UINT32P)(CAM2_BASE+0x504))
#define CAM_A_TG_SEN_GRAB_PXL	((UINT32P)(CAM2_BASE+0x508))
#define CAM_A_TG_SEN_GRAB_LIN	((UINT32P)(CAM2_BASE+0x50C))
#define CAM_A_TG_PATH_CFG	((UINT32P)(CAM2_BASE+0x510))
#define CAM_A_TG_MEMIN_CTL	((UINT32P)(CAM2_BASE+0x514))
#define CAM_A_TG_INT1	((UINT32P)(CAM2_BASE+0x518))
#define CAM_A_TG_INT2	((UINT32P)(CAM2_BASE+0x51C))
#define CAM_A_TG_SOF_CNT	((UINT32P)(CAM2_BASE+0x520))
#define CAM_A_TG_SOT_CNT	((UINT32P)(CAM2_BASE+0x524))
#define CAM_A_TG_EOT_CNT	((UINT32P)(CAM2_BASE+0x528))
#define CAM_A_TG_ERR_CTL	((UINT32P)(CAM2_BASE+0x52C))
#define CAM_A_TG_DAT_NO	((UINT32P)(CAM2_BASE+0x530))
#define CAM_A_TG_FRM_CNT_ST	((UINT32P)(CAM2_BASE+0x534))
#define CAM_A_TG_FRMSIZE_ST	((UINT32P)(CAM2_BASE+0x538))
#define CAM_A_TG_INTER_ST	((UINT32P)(CAM2_BASE+0x53C))
#define CAM_A_TG_FLASHA_CTL	((UINT32P)(CAM2_BASE+0x540))
#define CAM_A_TG_FLASHA_LINE_CNT	((UINT32P)(CAM2_BASE+0x544))
#define CAM_A_TG_FLASHA_POS	((UINT32P)(CAM2_BASE+0x548))
#define CAM_A_TG_FLASHB_CTL	((UINT32P)(CAM2_BASE+0x54C))
#define CAM_A_TG_FLASHB_LINE_CNT	((UINT32P)(CAM2_BASE+0x550))
#define CAM_A_TG_FLASHB_POS	((UINT32P)(CAM2_BASE+0x554))
#define CAM_A_TG_FLASHB_POS1	((UINT32P)(CAM2_BASE+0x558))
#define CAM_A_TG_I2C_CQ_TRIG	((UINT32P)(CAM2_BASE+0x560))
#define CAM_A_TG_CQ_TIMING	((UINT32P)(CAM2_BASE+0x564))
#define CAM_A_TG_CQ_NUM	((UINT32P)(CAM2_BASE+0x568))
#define CAM_A_TG_TIME_STAMP	((UINT32P)(CAM2_BASE+0x570))
#define CAM_A_TG_SUB_PERIOD	((UINT32P)(CAM2_BASE+0x574))
#define CAM_A_TG_DAT_NO_R	((UINT32P)(CAM2_BASE+0x578))
#define CAM_A_TG_FRMSIZE_ST_R	((UINT32P)(CAM2_BASE+0x57C))
#define CAM_A_DMX_CTL	((UINT32P)(CAM2_BASE+0x580))
#define CAM_A_DMX_CROP	((UINT32P)(CAM2_BASE+0x584))
#define CAM_A_DMX_VSIZE	((UINT32P)(CAM2_BASE+0x588))
#define CAM_A_RMG_HDR_CFG	((UINT32P)(CAM2_BASE+0x5A0))
#define CAM_A_RMG_HDR_GAIN	((UINT32P)(CAM2_BASE+0x5A4))
#define CAM_A_RMG_HDR_CFG2	((UINT32P)(CAM2_BASE+0x5A8))
#define CAM_A_RMM_OSC	((UINT32P)(CAM2_BASE+0x5C0))
#define CAM_A_RMM_MC	((UINT32P)(CAM2_BASE+0x5C4))
#define CAM_A_RMM_REVG_1	((UINT32P)(CAM2_BASE+0x5C8))
#define CAM_A_RMM_REVG_2	((UINT32P)(CAM2_BASE+0x5CC))
#define CAM_A_RMM_LEOS	((UINT32P)(CAM2_BASE+0x5D0))
#define CAM_A_RMM_MC2	((UINT32P)(CAM2_BASE+0x5D4))
#define CAM_A_RMM_DIFF_LB	((UINT32P)(CAM2_BASE+0x5D8))
#define CAM_A_RMM_MA	((UINT32P)(CAM2_BASE+0x5DC))
#define CAM_A_RMM_TUNE	((UINT32P)(CAM2_BASE+0x5E0))
#define CAM_A_OBC_OFFST0	((UINT32P)(CAM2_BASE+0x5F0))
#define CAM_A_OBC_OFFST1	((UINT32P)(CAM2_BASE+0x5F4))
#define CAM_A_OBC_OFFST2	((UINT32P)(CAM2_BASE+0x5F8))
#define CAM_A_OBC_OFFST3	((UINT32P)(CAM2_BASE+0x5FC))
#define CAM_A_OBC_GAIN0	((UINT32P)(CAM2_BASE+0x600))
#define CAM_A_OBC_GAIN1	((UINT32P)(CAM2_BASE+0x604))
#define CAM_A_OBC_GAIN2	((UINT32P)(CAM2_BASE+0x608))
#define CAM_A_OBC_GAIN3	((UINT32P)(CAM2_BASE+0x60C))
#define CAM_A_BNR_BPC_CON	((UINT32P)(CAM2_BASE+0x620))
#define CAM_A_BNR_BPC_TH1	((UINT32P)(CAM2_BASE+0x624))
#define CAM_A_BNR_BPC_TH2	((UINT32P)(CAM2_BASE+0x628))
#define CAM_A_BNR_BPC_TH3	((UINT32P)(CAM2_BASE+0x62C))
#define CAM_A_BNR_BPC_TH4	((UINT32P)(CAM2_BASE+0x630))
#define CAM_A_BNR_BPC_DTC	((UINT32P)(CAM2_BASE+0x634))
#define CAM_A_BNR_BPC_COR	((UINT32P)(CAM2_BASE+0x638))
#define CAM_A_BNR_BPC_TBLI1	((UINT32P)(CAM2_BASE+0x63C))
#define CAM_A_BNR_BPC_TBLI2	((UINT32P)(CAM2_BASE+0x640))
#define CAM_A_BNR_BPC_TH1_C	((UINT32P)(CAM2_BASE+0x644))
#define CAM_A_BNR_BPC_TH2_C	((UINT32P)(CAM2_BASE+0x648))
#define CAM_A_BNR_BPC_TH3_C	((UINT32P)(CAM2_BASE+0x64C))
#define CAM_A_BNR_NR1_CON	((UINT32P)(CAM2_BASE+0x650))
#define CAM_A_BNR_NR1_CT_CON	((UINT32P)(CAM2_BASE+0x654))
#define CAM_A_BNR_RSV1	((UINT32P)(CAM2_BASE+0x658))
#define CAM_A_BNR_RSV2	((UINT32P)(CAM2_BASE+0x65C))
#define CAM_A_BNR_PDC_CON	((UINT32P)(CAM2_BASE+0x660))
#define CAM_A_BNR_PDC_GAIN_L0	((UINT32P)(CAM2_BASE+0x664))
#define CAM_A_BNR_PDC_GAIN_L1	((UINT32P)(CAM2_BASE+0x668))
#define CAM_A_BNR_PDC_GAIN_L2	((UINT32P)(CAM2_BASE+0x66C))
#define CAM_A_BNR_PDC_GAIN_L3	((UINT32P)(CAM2_BASE+0x670))
#define CAM_A_BNR_PDC_GAIN_L4	((UINT32P)(CAM2_BASE+0x674))
#define CAM_A_BNR_PDC_GAIN_R0	((UINT32P)(CAM2_BASE+0x678))
#define CAM_A_BNR_PDC_GAIN_R1	((UINT32P)(CAM2_BASE+0x67C))
#define CAM_A_BNR_PDC_GAIN_R2	((UINT32P)(CAM2_BASE+0x680))
#define CAM_A_BNR_PDC_GAIN_R3	((UINT32P)(CAM2_BASE+0x684))
#define CAM_A_BNR_PDC_GAIN_R4	((UINT32P)(CAM2_BASE+0x688))
#define CAM_A_BNR_PDC_TH_GB	((UINT32P)(CAM2_BASE+0x68C))
#define CAM_A_BNR_PDC_TH_IA	((UINT32P)(CAM2_BASE+0x690))
#define CAM_A_BNR_PDC_TH_HD	((UINT32P)(CAM2_BASE+0x694))
#define CAM_A_BNR_PDC_SL	((UINT32P)(CAM2_BASE+0x698))
#define CAM_A_BNR_PDC_POS	((UINT32P)(CAM2_BASE+0x69C))
#define CAM_A_STM_CFG0	((UINT32P)(CAM2_BASE+0x6A0))
#define CAM_A_STM_CFG1	((UINT32P)(CAM2_BASE+0x6A4))
#define CAM_A_SCM_CFG0	((UINT32P)(CAM2_BASE+0x6B0))
#define CAM_A_SCM_CFG1	((UINT32P)(CAM2_BASE+0x6B4))
#define CAM_A_RPG_SATU_1	((UINT32P)(CAM2_BASE+0x6C0))
#define CAM_A_RPG_SATU_2	((UINT32P)(CAM2_BASE+0x6C4))
#define CAM_A_RPG_GAIN_1	((UINT32P)(CAM2_BASE+0x6C8))
#define CAM_A_RPG_GAIN_2	((UINT32P)(CAM2_BASE+0x6CC))
#define CAM_A_RPG_OFST_1	((UINT32P)(CAM2_BASE+0x6D0))
#define CAM_A_RPG_OFST_2	((UINT32P)(CAM2_BASE+0x6D4))
#define CAM_A_RRZ_CTL	((UINT32P)(CAM2_BASE+0x6E0))
#define CAM_A_RRZ_IN_IMG	((UINT32P)(CAM2_BASE+0x6E4))
#define CAM_A_RRZ_OUT_IMG	((UINT32P)(CAM2_BASE+0x6E8))
#define CAM_A_RRZ_HORI_STEP	((UINT32P)(CAM2_BASE+0x6EC))
#define CAM_A_RRZ_VERT_STEP	((UINT32P)(CAM2_BASE+0x6F0))
#define CAM_A_RRZ_HORI_INT_OFST	((UINT32P)(CAM2_BASE+0x6F4))
#define CAM_A_RRZ_HORI_SUB_OFST	((UINT32P)(CAM2_BASE+0x6F8))
#define CAM_A_RRZ_VERT_INT_OFST	((UINT32P)(CAM2_BASE+0x6FC))
#define CAM_A_RRZ_VERT_SUB_OFST	((UINT32P)(CAM2_BASE+0x700))
#define CAM_A_RRZ_MODE_TH	((UINT32P)(CAM2_BASE+0x704))
#define CAM_A_RRZ_MODE_CTL	((UINT32P)(CAM2_BASE+0x708))
#define CAM_A_RRZ_RLB_AOFST	((UINT32P)(CAM2_BASE+0x70C))
#define CAM_A_RMX_CTL	((UINT32P)(CAM2_BASE+0x740))
#define CAM_A_RMX_CROP	((UINT32P)(CAM2_BASE+0x744))
#define CAM_A_RMX_VSIZE	((UINT32P)(CAM2_BASE+0x748))
#define CAM_A_SGG5_PGN	((UINT32P)(CAM2_BASE+0x760))
#define CAM_A_SGG5_GMRC_1	((UINT32P)(CAM2_BASE+0x764))
#define CAM_A_SGG5_GMRC_2	((UINT32P)(CAM2_BASE+0x768))
#define CAM_A_BMX_CTL	((UINT32P)(CAM2_BASE+0x780))
#define CAM_A_BMX_CROP	((UINT32P)(CAM2_BASE+0x784))
#define CAM_A_BMX_VSIZE	((UINT32P)(CAM2_BASE+0x788))
#define CAM_A_UFE_CON	((UINT32P)(CAM2_BASE+0x7C0))
#define CAM_A_LSC_CTL1	((UINT32P)(CAM2_BASE+0x7D0))
#define CAM_A_LSC_CTL2	((UINT32P)(CAM2_BASE+0x7D4))
#define CAM_A_LSC_CTL3	((UINT32P)(CAM2_BASE+0x7D8))
#define CAM_A_LSC_LBLOCK	((UINT32P)(CAM2_BASE+0x7DC))
#define CAM_A_LSC_RATIO_0	((UINT32P)(CAM2_BASE+0x7E0))
#define CAM_A_LSC_TPIPE_OFST	((UINT32P)(CAM2_BASE+0x7E4))
#define CAM_A_LSC_TPIPE_SIZE	((UINT32P)(CAM2_BASE+0x7E8))
#define CAM_A_LSC_GAIN_TH	((UINT32P)(CAM2_BASE+0x7EC))
#define CAM_A_LSC_RATIO_1	((UINT32P)(CAM2_BASE+0x7F0))
#define CAM_A_AF_CON	((UINT32P)(CAM2_BASE+0x800))
#define CAM_A_AF_TH_0	((UINT32P)(CAM2_BASE+0x804))
#define CAM_A_AF_TH_1	((UINT32P)(CAM2_BASE+0x808))
#define CAM_A_AF_FLT_1	((UINT32P)(CAM2_BASE+0x80C))
#define CAM_A_AF_FLT_2	((UINT32P)(CAM2_BASE+0x810))
#define CAM_A_AF_FLT_3	((UINT32P)(CAM2_BASE+0x814))
#define CAM_A_AF_FLT_4	((UINT32P)(CAM2_BASE+0x818))
#define CAM_A_AF_FLT_5	((UINT32P)(CAM2_BASE+0x81C))
#define CAM_A_AF_FLT_6	((UINT32P)(CAM2_BASE+0x820))
#define CAM_A_AF_FLT_7	((UINT32P)(CAM2_BASE+0x824))
#define CAM_A_AF_FLT_8	((UINT32P)(CAM2_BASE+0x828))
#define CAM_A_AF_SIZE	((UINT32P)(CAM2_BASE+0x830))
#define CAM_A_AF_VLD	((UINT32P)(CAM2_BASE+0x834))
#define CAM_A_AF_BLK_0	((UINT32P)(CAM2_BASE+0x838))
#define CAM_A_AF_BLK_1	((UINT32P)(CAM2_BASE+0x83C))
#define CAM_A_AF_TH_2	((UINT32P)(CAM2_BASE+0x840))
#define CAM_A_HLR_CFG	((UINT32P)(CAM2_BASE+0x850))
#define CAM_A_HLR_GAIN	((UINT32P)(CAM2_BASE+0x858))
#define CAM_A_HLR_GAIN_1	((UINT32P)(CAM2_BASE+0x85C))
#define CAM_A_HLR_OFST	((UINT32P)(CAM2_BASE+0x860))
#define CAM_A_HLR_OFST_1	((UINT32P)(CAM2_BASE+0x864))
#define CAM_A_HLR_IVGN	((UINT32P)(CAM2_BASE+0x868))
#define CAM_A_HLR_IVGN_1	((UINT32P)(CAM2_BASE+0x86C))
#define CAM_A_HLR_KC	((UINT32P)(CAM2_BASE+0x870))
#define CAM_A_HLR_CFG_1	((UINT32P)(CAM2_BASE+0x874))
#define CAM_A_HLR_SL_PARA	((UINT32P)(CAM2_BASE+0x878))
#define CAM_A_HLR_SL_PARA_1	((UINT32P)(CAM2_BASE+0x87C))
#define CAM_A_LCS25_CON	((UINT32P)(CAM2_BASE+0x880))
#define CAM_A_LCS25_ST	((UINT32P)(CAM2_BASE+0x884))
#define CAM_A_LCS25_AWS	((UINT32P)(CAM2_BASE+0x888))
#define CAM_A_LCS25_FLR	((UINT32P)(CAM2_BASE+0x88C))
#define CAM_A_LCS25_LRZR_1	((UINT32P)(CAM2_BASE+0x890))
#define CAM_A_LCS25_LRZR_2	((UINT32P)(CAM2_BASE+0x894))
#define CAM_A_LCS25_SATU_1	((UINT32P)(CAM2_BASE+0x898))
#define CAM_A_LCS25_SATU_2	((UINT32P)(CAM2_BASE+0x89C))
#define CAM_A_LCS25_GAIN_1	((UINT32P)(CAM2_BASE+0x8A0))
#define CAM_A_LCS25_GAIN_2	((UINT32P)(CAM2_BASE+0x8A4))
#define CAM_A_LCS25_OFST_1	((UINT32P)(CAM2_BASE+0x8A8))
#define CAM_A_LCS25_OFST_2	((UINT32P)(CAM2_BASE+0x8AC))
#define CAM_A_LCS25_G2G_CNV_1	((UINT32P)(CAM2_BASE+0x8B0))
#define CAM_A_LCS25_G2G_CNV_2	((UINT32P)(CAM2_BASE+0x8B4))
#define CAM_A_LCS25_G2G_CNV_3	((UINT32P)(CAM2_BASE+0x8B8))
#define CAM_A_LCS25_G2G_CNV_4	((UINT32P)(CAM2_BASE+0x8BC))
#define CAM_A_LCS25_G2G_CNV_5	((UINT32P)(CAM2_BASE+0x8C0))
#define CAM_A_LCS25_LPF	((UINT32P)(CAM2_BASE+0x8C4))
#define CAM_A_RCP_CROP_CON1	((UINT32P)(CAM2_BASE+0x8F0))
#define CAM_A_RCP_CROP_CON2	((UINT32P)(CAM2_BASE+0x8F4))
#define CAM_A_SGG1_PGN	((UINT32P)(CAM2_BASE+0x900))
#define CAM_A_SGG1_GMRC_1	((UINT32P)(CAM2_BASE+0x904))
#define CAM_A_SGG1_GMRC_2	((UINT32P)(CAM2_BASE+0x908))
#define CAM_A_QBN2_MODE	((UINT32P)(CAM2_BASE+0x910))
#define CAM_A_AWB_WIN_ORG	((UINT32P)(CAM2_BASE+0x920))
#define CAM_A_AWB_WIN_SIZE	((UINT32P)(CAM2_BASE+0x924))
#define CAM_A_AWB_WIN_PIT	((UINT32P)(CAM2_BASE+0x928))
#define CAM_A_AWB_WIN_NUM	((UINT32P)(CAM2_BASE+0x92C))
#define CAM_A_AWB_GAIN1_0	((UINT32P)(CAM2_BASE+0x930))
#define CAM_A_AWB_GAIN1_1	((UINT32P)(CAM2_BASE+0x934))
#define CAM_A_AWB_LMT1_0	((UINT32P)(CAM2_BASE+0x938))
#define CAM_A_AWB_LMT1_1	((UINT32P)(CAM2_BASE+0x93C))
#define CAM_A_AWB_LOW_THR	((UINT32P)(CAM2_BASE+0x940))
#define CAM_A_AWB_HI_THR	((UINT32P)(CAM2_BASE+0x944))
#define CAM_A_AWB_PIXEL_CNT0	((UINT32P)(CAM2_BASE+0x948))
#define CAM_A_AWB_PIXEL_CNT1	((UINT32P)(CAM2_BASE+0x94C))
#define CAM_A_AWB_PIXEL_CNT2	((UINT32P)(CAM2_BASE+0x950))
#define CAM_A_AWB_ERR_THR	((UINT32P)(CAM2_BASE+0x954))
#define CAM_A_AWB_ROT	((UINT32P)(CAM2_BASE+0x958))
#define CAM_A_AWB_L0_X	((UINT32P)(CAM2_BASE+0x95C))
#define CAM_A_AWB_L0_Y	((UINT32P)(CAM2_BASE+0x960))
#define CAM_A_AWB_L1_X	((UINT32P)(CAM2_BASE+0x964))
#define CAM_A_AWB_L1_Y	((UINT32P)(CAM2_BASE+0x968))
#define CAM_A_AWB_L2_X	((UINT32P)(CAM2_BASE+0x96C))
#define CAM_A_AWB_L2_Y	((UINT32P)(CAM2_BASE+0x970))
#define CAM_A_AWB_L3_X	((UINT32P)(CAM2_BASE+0x974))
#define CAM_A_AWB_L3_Y	((UINT32P)(CAM2_BASE+0x978))
#define CAM_A_AWB_L4_X	((UINT32P)(CAM2_BASE+0x97C))
#define CAM_A_AWB_L4_Y	((UINT32P)(CAM2_BASE+0x980))
#define CAM_A_AWB_L5_X	((UINT32P)(CAM2_BASE+0x984))
#define CAM_A_AWB_L5_Y	((UINT32P)(CAM2_BASE+0x988))
#define CAM_A_AWB_L6_X	((UINT32P)(CAM2_BASE+0x98C))
#define CAM_A_AWB_L6_Y	((UINT32P)(CAM2_BASE+0x990))
#define CAM_A_AWB_L7_X	((UINT32P)(CAM2_BASE+0x994))
#define CAM_A_AWB_L7_Y	((UINT32P)(CAM2_BASE+0x998))
#define CAM_A_AWB_L8_X	((UINT32P)(CAM2_BASE+0x99C))
#define CAM_A_AWB_L8_Y	((UINT32P)(CAM2_BASE+0x9A0))
#define CAM_A_AWB_L9_X	((UINT32P)(CAM2_BASE+0x9A4))
#define CAM_A_AWB_L9_Y	((UINT32P)(CAM2_BASE+0x9A8))
#define CAM_A_AWB_SPARE	((UINT32P)(CAM2_BASE+0x9AC))
#define CAM_A_AWB_MOTION_THR	((UINT32P)(CAM2_BASE+0x9B0))
#define CAM_A_AWB_RC_CNV_0	((UINT32P)(CAM2_BASE+0x9B4))
#define CAM_A_AWB_RC_CNV_1	((UINT32P)(CAM2_BASE+0x9B8))
#define CAM_A_AWB_RC_CNV_2	((UINT32P)(CAM2_BASE+0x9BC))
#define CAM_A_AWB_RC_CNV_3	((UINT32P)(CAM2_BASE+0x9C0))
#define CAM_A_AWB_RC_CNV_4	((UINT32P)(CAM2_BASE+0x9C4))
#define CAM_A_AE_GAIN2_0	((UINT32P)(CAM2_BASE+0x9E0))
#define CAM_A_AE_GAIN2_1	((UINT32P)(CAM2_BASE+0x9E4))
#define CAM_A_AE_LMT2_0	((UINT32P)(CAM2_BASE+0x9E8))
#define CAM_A_AE_LMT2_1	((UINT32P)(CAM2_BASE+0x9EC))
#define CAM_A_AE_RC_CNV_0	((UINT32P)(CAM2_BASE+0x9F0))
#define CAM_A_AE_RC_CNV_1	((UINT32P)(CAM2_BASE+0x9F4))
#define CAM_A_AE_RC_CNV_2	((UINT32P)(CAM2_BASE+0x9F8))
#define CAM_A_AE_RC_CNV_3	((UINT32P)(CAM2_BASE+0x9FC))
#define CAM_A_AE_RC_CNV_4	((UINT32P)(CAM2_BASE+0xA00))
#define CAM_A_AE_YGAMMA_0	((UINT32P)(CAM2_BASE+0xA04))
#define CAM_A_AE_YGAMMA_1	((UINT32P)(CAM2_BASE+0xA08))
#define CAM_A_AE_OVER_EXPO_CFG	((UINT32P)(CAM2_BASE+0xA0C))
#define CAM_A_AE_PIX_HST_CTL	((UINT32P)(CAM2_BASE+0xA10))
#define CAM_A_AE_PIX_HST_SET	((UINT32P)(CAM2_BASE+0xA14))
#define CAM_A_AE_PIX_HST0_YRNG	((UINT32P)(CAM2_BASE+0xA1C))
#define CAM_A_AE_PIX_HST0_XRNG	((UINT32P)(CAM2_BASE+0xA20))
#define CAM_A_AE_PIX_HST1_YRNG	((UINT32P)(CAM2_BASE+0xA24))
#define CAM_A_AE_PIX_HST1_XRNG	((UINT32P)(CAM2_BASE+0xA28))
#define CAM_A_AE_PIX_HST2_YRNG	((UINT32P)(CAM2_BASE+0xA2C))
#define CAM_A_AE_PIX_HST2_XRNG	((UINT32P)(CAM2_BASE+0xA30))
#define CAM_A_AE_PIX_HST3_YRNG	((UINT32P)(CAM2_BASE+0xA34))
#define CAM_A_AE_PIX_HST3_XRNG	((UINT32P)(CAM2_BASE+0xA38))
#define CAM_A_AE_STAT_EN	((UINT32P)(CAM2_BASE+0xA3C))
#define CAM_A_AE_YCOEF	((UINT32P)(CAM2_BASE+0xA40))
#define CAM_A_AE_CCU_HST_END_Y	((UINT32P)(CAM2_BASE+0xA44))
#define CAM_A_AE_SPARE	((UINT32P)(CAM2_BASE+0xA48))
#define CAM_A_QBN1_MODE	((UINT32P)(CAM2_BASE+0xAC0))
#define CAM_A_CPG_SATU_1	((UINT32P)(CAM2_BASE+0xAD0))
#define CAM_A_CPG_SATU_2	((UINT32P)(CAM2_BASE+0xAD4))
#define CAM_A_CPG_GAIN_1	((UINT32P)(CAM2_BASE+0xAD8))
#define CAM_A_CPG_GAIN_2	((UINT32P)(CAM2_BASE+0xADC))
#define CAM_A_CPG_OFST_1	((UINT32P)(CAM2_BASE+0xAE0))
#define CAM_A_CPG_OFST_2	((UINT32P)(CAM2_BASE+0xAE4))
#define CAM_A_CAC_TILE_SIZE	((UINT32P)(CAM2_BASE+0xAF0))
#define CAM_A_CAC_TILE_OFFSET	((UINT32P)(CAM2_BASE+0xAF4))
#define CAM_A_PMX_CTL	((UINT32P)(CAM2_BASE+0xB00))
#define CAM_A_PMX_CROP	((UINT32P)(CAM2_BASE+0xB04))
#define CAM_A_PMX_VSIZE	((UINT32P)(CAM2_BASE+0xB08))
#define CAM_A_VBN_GAIN	((UINT32P)(CAM2_BASE+0xB40))
#define CAM_A_VBN_OFST	((UINT32P)(CAM2_BASE+0xB44))
#define CAM_A_VBN_TYPE	((UINT32P)(CAM2_BASE+0xB48))
#define CAM_A_VBN_SPARE	((UINT32P)(CAM2_BASE+0xB4C))
#define CAM_A_AMX_CTL	((UINT32P)(CAM2_BASE+0xB60))
#define CAM_A_AMX_CROP	((UINT32P)(CAM2_BASE+0xB64))
#define CAM_A_AMX_VSIZE	((UINT32P)(CAM2_BASE+0xB68))
#define CAM_A_BIN_CTL	((UINT32P)(CAM2_BASE+0xB80))
#define CAM_A_BIN_FTH	((UINT32P)(CAM2_BASE+0xB84))
#define CAM_A_BIN_SPARE	((UINT32P)(CAM2_BASE+0xB88))
#define CAM_A_DBN_GAIN	((UINT32P)(CAM2_BASE+0xBA0))
#define CAM_A_DBN_OFST	((UINT32P)(CAM2_BASE+0xBA4))
#define CAM_A_DBN_SPARE	((UINT32P)(CAM2_BASE+0xBA8))
#define CAM_A_PBN_TYPE	((UINT32P)(CAM2_BASE+0xBB0))
#define CAM_A_PBN_LST	((UINT32P)(CAM2_BASE+0xBB4))
#define CAM_A_PBN_VSIZE	((UINT32P)(CAM2_BASE+0xBB8))
#define CAM_A_RCP3_CROP_CON1	((UINT32P)(CAM2_BASE+0xBC0))
#define CAM_A_RCP3_CROP_CON2	((UINT32P)(CAM2_BASE+0xBC4))
#define CAM_A_SGM_R_OFST_TABLE0_3	((UINT32P)(CAM2_BASE+0xBD0))
#define CAM_A_SGM_R_OFST_TABLE4_7	((UINT32P)(CAM2_BASE+0xBD4))
#define CAM_A_SGM_R_OFST_TABLE8_11	((UINT32P)(CAM2_BASE+0xBD8))
#define CAM_A_SGM_R_OFST_TABLE12_15	((UINT32P)(CAM2_BASE+0xBDC))
#define CAM_A_SGM_G_OFST_TABLE0_3	((UINT32P)(CAM2_BASE+0xBE0))
#define CAM_A_SGM_G_OFST_TABLE4_7	((UINT32P)(CAM2_BASE+0xBE4))
#define CAM_A_SGM_G_OFST_TABLE8_11	((UINT32P)(CAM2_BASE+0xBE8))
#define CAM_A_SGM_G_OFST_TABLE12_15	((UINT32P)(CAM2_BASE+0xBEC))
#define CAM_A_SGM_B_OFST_TABLE0_3	((UINT32P)(CAM2_BASE+0xBF0))
#define CAM_A_SGM_B_OFST_TABLE4_7	((UINT32P)(CAM2_BASE+0xBF4))
#define CAM_A_SGM_B_OFST_TABLE8_11	((UINT32P)(CAM2_BASE+0xBF8))
#define CAM_A_SGM_B_OFST_TABLE12_15	((UINT32P)(CAM2_BASE+0xBFC))
#define CAM_A_DBS_SIGMA	((UINT32P)(CAM2_BASE+0xC00))
#define CAM_A_DBS_BSTBL_0	((UINT32P)(CAM2_BASE+0xC04))
#define CAM_A_DBS_BSTBL_1	((UINT32P)(CAM2_BASE+0xC08))
#define CAM_A_DBS_BSTBL_2	((UINT32P)(CAM2_BASE+0xC0C))
#define CAM_A_DBS_BSTBL_3	((UINT32P)(CAM2_BASE+0xC10))
#define CAM_A_DBS_CTL	((UINT32P)(CAM2_BASE+0xC14))
#define CAM_A_DBS_CTL_2	((UINT32P)(CAM2_BASE+0xC18))
#define CAM_A_DBS_SIGMA_2	((UINT32P)(CAM2_BASE+0xC1C))
#define CAM_A_DBS_YGN	((UINT32P)(CAM2_BASE+0xC20))
#define CAM_A_DBS_SL_Y12	((UINT32P)(CAM2_BASE+0xC24))
#define CAM_A_DBS_SL_Y34	((UINT32P)(CAM2_BASE+0xC28))
#define CAM_A_DBS_SL_G12	((UINT32P)(CAM2_BASE+0xC2C))
#define CAM_A_DBS_SL_G34	((UINT32P)(CAM2_BASE+0xC30))
#define CAM_A_SL2F_CEN	((UINT32P)(CAM2_BASE+0xC40))
#define CAM_A_SL2F_RR_CON0	((UINT32P)(CAM2_BASE+0xC44))
#define CAM_A_SL2F_RR_CON1	((UINT32P)(CAM2_BASE+0xC48))
#define CAM_A_SL2F_GAIN	((UINT32P)(CAM2_BASE+0xC4C))
#define CAM_A_SL2F_RZ	((UINT32P)(CAM2_BASE+0xC50))
#define CAM_A_SL2F_XOFF	((UINT32P)(CAM2_BASE+0xC54))
#define CAM_A_SL2F_YOFF	((UINT32P)(CAM2_BASE+0xC58))
#define CAM_A_SL2F_SLP_CON0	((UINT32P)(CAM2_BASE+0xC5C))
#define CAM_A_SL2F_SLP_CON1	((UINT32P)(CAM2_BASE+0xC60))
#define CAM_A_SL2F_SLP_CON2	((UINT32P)(CAM2_BASE+0xC64))
#define CAM_A_SL2F_SLP_CON3	((UINT32P)(CAM2_BASE+0xC68))
#define CAM_A_SL2F_SIZE	((UINT32P)(CAM2_BASE+0xC6C))
#define CAM_A_SL2J_CEN	((UINT32P)(CAM2_BASE+0xC80))
#define CAM_A_SL2J_RR_CON0	((UINT32P)(CAM2_BASE+0xC84))
#define CAM_A_SL2J_RR_CON1	((UINT32P)(CAM2_BASE+0xC88))
#define CAM_A_SL2J_GAIN	((UINT32P)(CAM2_BASE+0xC8C))
#define CAM_A_SL2J_RZ	((UINT32P)(CAM2_BASE+0xC90))
#define CAM_A_SL2J_XOFF	((UINT32P)(CAM2_BASE+0xC94))
#define CAM_A_SL2J_YOFF	((UINT32P)(CAM2_BASE+0xC98))
#define CAM_A_SL2J_SLP_CON0	((UINT32P)(CAM2_BASE+0xC9C))
#define CAM_A_SL2J_SLP_CON1	((UINT32P)(CAM2_BASE+0xCA0))
#define CAM_A_SL2J_SLP_CON2	((UINT32P)(CAM2_BASE+0xCA4))
#define CAM_A_SL2J_SLP_CON3	((UINT32P)(CAM2_BASE+0xCA8))
#define CAM_A_SL2J_SIZE	((UINT32P)(CAM2_BASE+0xCAC))
#define CAM_A_PCP_CROP_CON1	((UINT32P)(CAM2_BASE+0xCC0))
#define CAM_A_PCP_CROP_CON2	((UINT32P)(CAM2_BASE+0xCC4))
#define CAM_A_SGG2_PGN	((UINT32P)(CAM2_BASE+0xCD0))
#define CAM_A_SGG2_GMRC_1	((UINT32P)(CAM2_BASE+0xCD4))
#define CAM_A_SGG2_GMRC_2	((UINT32P)(CAM2_BASE+0xCD8))
#define CAM_A_PSB_CON	((UINT32P)(CAM2_BASE+0xCE0))
#define CAM_A_PSB_SIZE	((UINT32P)(CAM2_BASE+0xCE4))
#define CAM_A_QBN4_MODE	((UINT32P)(CAM2_BASE+0xD00))
#define CAM_A_PS_AWB_WIN_ORG	((UINT32P)(CAM2_BASE+0xD10))
#define CAM_A_PS_AWB_WIN_SIZE	((UINT32P)(CAM2_BASE+0xD14))
#define CAM_A_PS_AWB_WIN_PIT	((UINT32P)(CAM2_BASE+0xD18))
#define CAM_A_PS_AWB_WIN_NUM	((UINT32P)(CAM2_BASE+0xD1C))
#define CAM_A_PS_AWB_PIXEL_CNT0	((UINT32P)(CAM2_BASE+0xD20))
#define CAM_A_PS_AWB_PIXEL_CNT1	((UINT32P)(CAM2_BASE+0xD24))
#define CAM_A_PS_AWB_PIXEL_CNT2	((UINT32P)(CAM2_BASE+0xD28))
#define CAM_A_PS_AWB_PIXEL_CNT3	((UINT32P)(CAM2_BASE+0xD2C))
#define CAM_A_PS_AE_YCOEF0	((UINT32P)(CAM2_BASE+0xD30))
#define CAM_A_PS_AE_YCOEF1	((UINT32P)(CAM2_BASE+0xD34))
#define CAM_A_PSO_BASE_ADDR	((UINT32P)(CAM2_BASE+0xD80))
#define CAM_A_PSO_OFST_ADDR	((UINT32P)(CAM2_BASE+0xD88))
#define CAM_A_PSO_DRS	((UINT32P)(CAM2_BASE+0xD8C))
#define CAM_A_PSO_XSIZE	((UINT32P)(CAM2_BASE+0xD90))
#define CAM_A_PSO_YSIZE	((UINT32P)(CAM2_BASE+0xD94))
#define CAM_A_PSO_STRIDE	((UINT32P)(CAM2_BASE+0xD98))
#define CAM_A_PSO_CON	((UINT32P)(CAM2_BASE+0xD9C))
#define CAM_A_PSO_CON2	((UINT32P)(CAM2_BASE+0xDA0))
#define CAM_A_PSO_CON3	((UINT32P)(CAM2_BASE+0xDA4))
#define CAM_A_PSO_CON4	((UINT32P)(CAM2_BASE+0xDA8))
#define CAM_A_PSO_ERR_STAT	((UINT32P)(CAM2_BASE+0xDAC))
#define CAM_A_PSO_FH_SPARE_2	((UINT32P)(CAM2_BASE+0xDB0))
#define CAM_A_PSO_FH_SPARE_3	((UINT32P)(CAM2_BASE+0xDB4))
#define CAM_A_PSO_FH_SPARE_4	((UINT32P)(CAM2_BASE+0xDB8))
#define CAM_A_PSO_FH_SPARE_5	((UINT32P)(CAM2_BASE+0xDBC))
#define CAM_A_PSO_FH_SPARE_6	((UINT32P)(CAM2_BASE+0xDC0))
#define CAM_A_PSO_FH_SPARE_7	((UINT32P)(CAM2_BASE+0xDC4))
#define CAM_A_PSO_FH_SPARE_8	((UINT32P)(CAM2_BASE+0xDC8))
#define CAM_A_PSO_FH_SPARE_9	((UINT32P)(CAM2_BASE+0xDCC))
#define CAM_A_PSO_FH_SPARE_10	((UINT32P)(CAM2_BASE+0xDD0))
#define CAM_A_PSO_FH_SPARE_11	((UINT32P)(CAM2_BASE+0xDD4))
#define CAM_A_PSO_FH_SPARE_12	((UINT32P)(CAM2_BASE+0xDD8))
#define CAM_A_PSO_FH_SPARE_13	((UINT32P)(CAM2_BASE+0xDDC))
#define CAM_A_PSO_FH_SPARE_14	((UINT32P)(CAM2_BASE+0xDE0))
#define CAM_A_PSO_FH_SPARE_15	((UINT32P)(CAM2_BASE+0xDE4))
#define CAM_A_PSO_FH_SPARE_16	((UINT32P)(CAM2_BASE+0xDE8))
#define CAM_A_DMA_FRAME_HEADER_EN	((UINT32P)(CAM2_BASE+0xE00))
#define CAM_A_IMGO_FH_BASE_ADDR	((UINT32P)(CAM2_BASE+0xE04))
#define CAM_A_RRZO_FH_BASE_ADDR	((UINT32P)(CAM2_BASE+0xE08))
#define CAM_A_AAO_FH_BASE_ADDR	((UINT32P)(CAM2_BASE+0xE0C))
#define CAM_A_AFO_FH_BASE_ADDR	((UINT32P)(CAM2_BASE+0xE10))
#define CAM_A_LCSO_FH_BASE_ADDR	((UINT32P)(CAM2_BASE+0xE14))
#define CAM_A_UFEO_FH_BASE_ADDR	((UINT32P)(CAM2_BASE+0xE18))
#define CAM_A_PDO_FH_BASE_ADDR	((UINT32P)(CAM2_BASE+0xE1C))
#define CAM_A_PSO_FH_BASE_ADDR	((UINT32P)(CAM2_BASE+0xE20))
#define CAM_A_IMGO_FH_SPARE_2	((UINT32P)(CAM2_BASE+0xE30))
#define CAM_A_IMGO_FH_SPARE_3	((UINT32P)(CAM2_BASE+0xE34))
#define CAM_A_IMGO_FH_SPARE_4	((UINT32P)(CAM2_BASE+0xE38))
#define CAM_A_IMGO_FH_SPARE_5	((UINT32P)(CAM2_BASE+0xE3C))
#define CAM_A_IMGO_FH_SPARE_6	((UINT32P)(CAM2_BASE+0xE40))
#define CAM_A_IMGO_FH_SPARE_7	((UINT32P)(CAM2_BASE+0xE44))
#define CAM_A_IMGO_FH_SPARE_8	((UINT32P)(CAM2_BASE+0xE48))
#define CAM_A_IMGO_FH_SPARE_9	((UINT32P)(CAM2_BASE+0xE4C))
#define CAM_A_IMGO_FH_SPARE_10	((UINT32P)(CAM2_BASE+0xE50))
#define CAM_A_IMGO_FH_SPARE_11	((UINT32P)(CAM2_BASE+0xE54))
#define CAM_A_IMGO_FH_SPARE_12	((UINT32P)(CAM2_BASE+0xE58))
#define CAM_A_IMGO_FH_SPARE_13	((UINT32P)(CAM2_BASE+0xE5C))
#define CAM_A_IMGO_FH_SPARE_14	((UINT32P)(CAM2_BASE+0xE60))
#define CAM_A_IMGO_FH_SPARE_15	((UINT32P)(CAM2_BASE+0xE64))
#define CAM_A_IMGO_FH_SPARE_16	((UINT32P)(CAM2_BASE+0xE68))
#define CAM_A_RRZO_FH_SPARE_2	((UINT32P)(CAM2_BASE+0xE70))
#define CAM_A_RRZO_FH_SPARE_3	((UINT32P)(CAM2_BASE+0xE74))
#define CAM_A_RRZO_FH_SPARE_4	((UINT32P)(CAM2_BASE+0xE78))
#define CAM_A_RRZO_FH_SPARE_5	((UINT32P)(CAM2_BASE+0xE7C))
#define CAM_A_RRZO_FH_SPARE_6	((UINT32P)(CAM2_BASE+0xE80))
#define CAM_A_RRZO_FH_SPARE_7	((UINT32P)(CAM2_BASE+0xE84))
#define CAM_A_RRZO_FH_SPARE_8	((UINT32P)(CAM2_BASE+0xE88))
#define CAM_A_RRZO_FH_SPARE_9	((UINT32P)(CAM2_BASE+0xE8C))
#define CAM_A_RRZO_FH_SPARE_10	((UINT32P)(CAM2_BASE+0xE90))
#define CAM_A_RRZO_FH_SPARE_11	((UINT32P)(CAM2_BASE+0xE94))
#define CAM_A_RRZO_FH_SPARE_12	((UINT32P)(CAM2_BASE+0xE98))
#define CAM_A_RRZO_FH_SPARE_13	((UINT32P)(CAM2_BASE+0xE9C))
#define CAM_A_RRZO_FH_SPARE_14	((UINT32P)(CAM2_BASE+0xEA0))
#define CAM_A_RRZO_FH_SPARE_15	((UINT32P)(CAM2_BASE+0xEA4))
#define CAM_A_RRZO_FH_SPARE_16	((UINT32P)(CAM2_BASE+0xEA8))
#define CAM_A_AAO_FH_SPARE_2	((UINT32P)(CAM2_BASE+0xEB0))
#define CAM_A_AAO_FH_SPARE_3	((UINT32P)(CAM2_BASE+0xEB4))
#define CAM_A_AAO_FH_SPARE_4	((UINT32P)(CAM2_BASE+0xEB8))
#define CAM_A_AAO_FH_SPARE_5	((UINT32P)(CAM2_BASE+0xEBC))
#define CAM_A_AAO_FH_SPARE_6	((UINT32P)(CAM2_BASE+0xEC0))
#define CAM_A_AAO_FH_SPARE_7	((UINT32P)(CAM2_BASE+0xEC4))
#define CAM_A_AAO_FH_SPARE_8	((UINT32P)(CAM2_BASE+0xEC8))
#define CAM_A_AAO_FH_SPARE_9	((UINT32P)(CAM2_BASE+0xECC))
#define CAM_A_AAO_FH_SPARE_10	((UINT32P)(CAM2_BASE+0xED0))
#define CAM_A_AAO_FH_SPARE_11	((UINT32P)(CAM2_BASE+0xED4))
#define CAM_A_AAO_FH_SPARE_12	((UINT32P)(CAM2_BASE+0xED8))
#define CAM_A_AAO_FH_SPARE_13	((UINT32P)(CAM2_BASE+0xEDC))
#define CAM_A_AAO_FH_SPARE_14	((UINT32P)(CAM2_BASE+0xEE0))
#define CAM_A_AAO_FH_SPARE_15	((UINT32P)(CAM2_BASE+0xEE4))
#define CAM_A_AAO_FH_SPARE_16	((UINT32P)(CAM2_BASE+0xEE8))
#define CAM_A_AFO_FH_SPARE_2	((UINT32P)(CAM2_BASE+0xEF0))
#define CAM_A_AFO_FH_SPARE_3	((UINT32P)(CAM2_BASE+0xEF4))
#define CAM_A_AFO_FH_SPARE_4	((UINT32P)(CAM2_BASE+0xEF8))
#define CAM_A_AFO_FH_SPARE_5	((UINT32P)(CAM2_BASE+0xEFC))
#define CAM_A_AFO_FH_SPARE_6	((UINT32P)(CAM2_BASE+0xF00))
#define CAM_A_AFO_FH_SPARE_7	((UINT32P)(CAM2_BASE+0xF04))
#define CAM_A_AFO_FH_SPARE_8	((UINT32P)(CAM2_BASE+0xF08))
#define CAM_A_AFO_FH_SPARE_9	((UINT32P)(CAM2_BASE+0xF0C))
#define CAM_A_AFO_FH_SPARE_10	((UINT32P)(CAM2_BASE+0xF10))
#define CAM_A_AFO_FH_SPARE_11	((UINT32P)(CAM2_BASE+0xF14))
#define CAM_A_AFO_FH_SPARE_12	((UINT32P)(CAM2_BASE+0xF18))
#define CAM_A_AFO_FH_SPARE_13	((UINT32P)(CAM2_BASE+0xF1C))
#define CAM_A_AFO_FH_SPARE_14	((UINT32P)(CAM2_BASE+0xF20))
#define CAM_A_AFO_FH_SPARE_15	((UINT32P)(CAM2_BASE+0xF24))
#define CAM_A_AFO_FH_SPARE_16	((UINT32P)(CAM2_BASE+0xF28))
#define CAM_A_LCSO_FH_SPARE_2	((UINT32P)(CAM2_BASE+0xF30))
#define CAM_A_LCSO_FH_SPARE_3	((UINT32P)(CAM2_BASE+0xF34))
#define CAM_A_LCSO_FH_SPARE_4	((UINT32P)(CAM2_BASE+0xF38))
#define CAM_A_LCSO_FH_SPARE_5	((UINT32P)(CAM2_BASE+0xF3C))
#define CAM_A_LCSO_FH_SPARE_6	((UINT32P)(CAM2_BASE+0xF40))
#define CAM_A_LCSO_FH_SPARE_7	((UINT32P)(CAM2_BASE+0xF44))
#define CAM_A_LCSO_FH_SPARE_8	((UINT32P)(CAM2_BASE+0xF48))
#define CAM_A_LCSO_FH_SPARE_9	((UINT32P)(CAM2_BASE+0xF4C))
#define CAM_A_LCSO_FH_SPARE_10	((UINT32P)(CAM2_BASE+0xF50))
#define CAM_A_LCSO_FH_SPARE_11	((UINT32P)(CAM2_BASE+0xF54))
#define CAM_A_LCSO_FH_SPARE_12	((UINT32P)(CAM2_BASE+0xF58))
#define CAM_A_LCSO_FH_SPARE_13	((UINT32P)(CAM2_BASE+0xF5C))
#define CAM_A_LCSO_FH_SPARE_14	((UINT32P)(CAM2_BASE+0xF60))
#define CAM_A_LCSO_FH_SPARE_15	((UINT32P)(CAM2_BASE+0xF64))
#define CAM_A_LCSO_FH_SPARE_16	((UINT32P)(CAM2_BASE+0xF68))
#define CAM_A_UFEO_FH_SPARE_2	((UINT32P)(CAM2_BASE+0xF70))
#define CAM_A_UFEO_FH_SPARE_3	((UINT32P)(CAM2_BASE+0xF74))
#define CAM_A_UFEO_FH_SPARE_4	((UINT32P)(CAM2_BASE+0xF78))
#define CAM_A_UFEO_FH_SPARE_5	((UINT32P)(CAM2_BASE+0xF7C))
#define CAM_A_UFEO_FH_SPARE_6	((UINT32P)(CAM2_BASE+0xF80))
#define CAM_A_UFEO_FH_SPARE_7	((UINT32P)(CAM2_BASE+0xF84))
#define CAM_A_UFEO_FH_SPARE_8	((UINT32P)(CAM2_BASE+0xF88))
#define CAM_A_UFEO_FH_SPARE_9	((UINT32P)(CAM2_BASE+0xF8C))
#define CAM_A_UFEO_FH_SPARE_10	((UINT32P)(CAM2_BASE+0xF90))
#define CAM_A_UFEO_FH_SPARE_11	((UINT32P)(CAM2_BASE+0xF94))
#define CAM_A_UFEO_FH_SPARE_12	((UINT32P)(CAM2_BASE+0xF98))
#define CAM_A_UFEO_FH_SPARE_13	((UINT32P)(CAM2_BASE+0xF9C))
#define CAM_A_UFEO_FH_SPARE_14	((UINT32P)(CAM2_BASE+0xFA0))
#define CAM_A_UFEO_FH_SPARE_15	((UINT32P)(CAM2_BASE+0xFA4))
#define CAM_A_UFEO_FH_SPARE_16	((UINT32P)(CAM2_BASE+0xFA8))
#define CAM_A_PDO_FH_SPARE_2	((UINT32P)(CAM2_BASE+0xFB0))
#define CAM_A_PDO_FH_SPARE_3	((UINT32P)(CAM2_BASE+0xFB4))
#define CAM_A_PDO_FH_SPARE_4	((UINT32P)(CAM2_BASE+0xFB8))
#define CAM_A_PDO_FH_SPARE_5	((UINT32P)(CAM2_BASE+0xFBC))
#define CAM_A_PDO_FH_SPARE_6	((UINT32P)(CAM2_BASE+0xFC0))
#define CAM_A_PDO_FH_SPARE_7	((UINT32P)(CAM2_BASE+0xFC4))
#define CAM_A_PDO_FH_SPARE_8	((UINT32P)(CAM2_BASE+0xFC8))
#define CAM_A_PDO_FH_SPARE_9	((UINT32P)(CAM2_BASE+0xFCC))
#define CAM_A_PDO_FH_SPARE_10	((UINT32P)(CAM2_BASE+0xFD0))
#define CAM_A_PDO_FH_SPARE_11	((UINT32P)(CAM2_BASE+0xFD4))
#define CAM_A_PDO_FH_SPARE_12	((UINT32P)(CAM2_BASE+0xFD8))
#define CAM_A_PDO_FH_SPARE_13	((UINT32P)(CAM2_BASE+0xFDC))
#define CAM_A_PDO_FH_SPARE_14	((UINT32P)(CAM2_BASE+0xFE0))
#define CAM_A_PDO_FH_SPARE_15	((UINT32P)(CAM2_BASE+0xFE4))
#define CAM_A_PDO_FH_SPARE_16	((UINT32P)(CAM2_BASE+0xFE8))

// APB Module cam3
#define CAM3_BASE (0x18005000)
#define CAM_B_CTL_START	((UINT32P)(CAM3_BASE+0x000))
#define CAM_B_CTL_EN	((UINT32P)(CAM3_BASE+0x004))
#define CAM_B_CTL_DMA_EN	((UINT32P)(CAM3_BASE+0x008))
#define CAM_B_CTL_FMT_SEL	((UINT32P)(CAM3_BASE+0x00C))
#define CAM_B_CTL_SEL	((UINT32P)(CAM3_BASE+0x010))
#define CAM_B_CTL_MISC	((UINT32P)(CAM3_BASE+0x014))
#define CAM_B_CTL_RAW_INT_EN	((UINT32P)(CAM3_BASE+0x020))
#define CAM_B_CTL_RAW_INT_STATUS	((UINT32P)(CAM3_BASE+0x024))
#define CAM_B_CTL_RAW_INT_STATUSX	((UINT32P)(CAM3_BASE+0x028))
#define CAM_B_CTL_RAW_INT2_EN	((UINT32P)(CAM3_BASE+0x030))
#define CAM_B_CTL_RAW_INT2_STATUS	((UINT32P)(CAM3_BASE+0x034))
#define CAM_B_CTL_RAW_INT2_STATUSX	((UINT32P)(CAM3_BASE+0x038))
#define CAM_B_CTL_SW_CTL	((UINT32P)(CAM3_BASE+0x040))
#define CAM_B_CTL_AB_DONE_SEL	((UINT32P)(CAM3_BASE+0x044))
#define CAM_B_CTL_CD_DONE_SEL	((UINT32P)(CAM3_BASE+0x048))
#define CAM_B_CTL_UNI_DONE_SEL	((UINT32P)(CAM3_BASE+0x04C))
#define CAM_B_CTL_SPARE0	((UINT32P)(CAM3_BASE+0x050))
#define CAM_B_CTL_SPARE1	((UINT32P)(CAM3_BASE+0x054))
#define CAM_B_CTL_SPARE2	((UINT32P)(CAM3_BASE+0x058))
#define CAM_B_CTL_SW_PASS1_DONE	((UINT32P)(CAM3_BASE+0x05C))
#define CAM_B_CTL_FBC_RCNT_INC	((UINT32P)(CAM3_BASE+0x060))
#define CAM_B_CTL_DBG_SET	((UINT32P)(CAM3_BASE+0x070))
#define CAM_B_CTL_DBG_PORT	((UINT32P)(CAM3_BASE+0x074))
#define CAM_B_CTL_DATE_CODE	((UINT32P)(CAM3_BASE+0x078))
#define CAM_B_CTL_PROJ_CODE	((UINT32P)(CAM3_BASE+0x07C))
#define CAM_B_CTL_RAW_DCM_DIS	((UINT32P)(CAM3_BASE+0x080))
#define CAM_B_CTL_DMA_DCM_DIS	((UINT32P)(CAM3_BASE+0x084))
#define CAM_B_CTL_TOP_DCM_DIS	((UINT32P)(CAM3_BASE+0x088))
#define CAM_B_CTL_RAW_DCM_STATUS	((UINT32P)(CAM3_BASE+0x090))
#define CAM_B_CTL_DMA_DCM_STATUS	((UINT32P)(CAM3_BASE+0x094))
#define CAM_B_CTL_TOP_DCM_STATUS	((UINT32P)(CAM3_BASE+0x098))
#define CAM_B_CTL_RAW_REQ_STATUS	((UINT32P)(CAM3_BASE+0x0A0))
#define CAM_B_CTL_DMA_REQ_STATUS	((UINT32P)(CAM3_BASE+0x0A4))
#define CAM_B_CTL_RAW_RDY_STATUS	((UINT32P)(CAM3_BASE+0x0A8))
#define CAM_B_CTL_DMA_RDY_STATUS	((UINT32P)(CAM3_BASE+0x0AC))
#define CAM_B_CTL_RAW_CCU_INT_EN	((UINT32P)(CAM3_BASE+0x0B0))
#define CAM_B_CTL_RAW_CCU_INT_STATUS	((UINT32P)(CAM3_BASE+0x0B4))
#define CAM_B_CTL_RAW_CCU_INT2_EN	((UINT32P)(CAM3_BASE+0x0B8))
#define CAM_B_CTL_RAW_CCU_INT2_STATUS	((UINT32P)(CAM3_BASE+0x0BC))
#define CAM_B_CTL_RAW_INT3_EN	((UINT32P)(CAM3_BASE+0x0C0))
#define CAM_B_CTL_RAW_INT3_STATUS	((UINT32P)(CAM3_BASE+0x0C4))
#define CAM_B_CTL_RAW_INT3_STATUSX	((UINT32P)(CAM3_BASE+0x0C8))
#define CAM_B_CTL_RAW_CCU_INT3_EN	((UINT32P)(CAM3_BASE+0x0D0))
#define CAM_B_CTL_RAW_CCU_INT3_STATUS	((UINT32P)(CAM3_BASE+0x0D4))
#define CAM_B_FBC_IMGO_CTL1	((UINT32P)(CAM3_BASE+0x110))
#define CAM_B_FBC_IMGO_CTL2	((UINT32P)(CAM3_BASE+0x114))
#define CAM_B_FBC_RRZO_CTL1	((UINT32P)(CAM3_BASE+0x118))
#define CAM_B_FBC_RRZO_CTL2	((UINT32P)(CAM3_BASE+0x11C))
#define CAM_B_FBC_UFEO_CTL1	((UINT32P)(CAM3_BASE+0x120))
#define CAM_B_FBC_UFEO_CTL2	((UINT32P)(CAM3_BASE+0x124))
#define CAM_B_FBC_LCSO_CTL1	((UINT32P)(CAM3_BASE+0x128))
#define CAM_B_FBC_LCSO_CTL2	((UINT32P)(CAM3_BASE+0x12C))
#define CAM_B_FBC_AFO_CTL1	((UINT32P)(CAM3_BASE+0x130))
#define CAM_B_FBC_AFO_CTL2	((UINT32P)(CAM3_BASE+0x134))
#define CAM_B_FBC_AAO_CTL1	((UINT32P)(CAM3_BASE+0x138))
#define CAM_B_FBC_AAO_CTL2	((UINT32P)(CAM3_BASE+0x13C))
#define CAM_B_FBC_PDO_CTL1	((UINT32P)(CAM3_BASE+0x140))
#define CAM_B_FBC_PDO_CTL2	((UINT32P)(CAM3_BASE+0x144))
#define CAM_B_FBC_PSO_CTL1	((UINT32P)(CAM3_BASE+0x148))
#define CAM_B_FBC_PSO_CTL2	((UINT32P)(CAM3_BASE+0x14C))
#define CAM_B_CQ_EN	((UINT32P)(CAM3_BASE+0x160))
#define CAM_B_CQ_THR0_CTL	((UINT32P)(CAM3_BASE+0x164))
#define CAM_B_CQ_THR0_BASEADDR	((UINT32P)(CAM3_BASE+0x168))
#define CAM_B_CQ_THR0_DESC_SIZE	((UINT32P)(CAM3_BASE+0x16C))
#define CAM_B_CQ_THR1_CTL	((UINT32P)(CAM3_BASE+0x170))
#define CAM_B_CQ_THR1_BASEADDR	((UINT32P)(CAM3_BASE+0x174))
#define CAM_B_CQ_THR1_DESC_SIZE	((UINT32P)(CAM3_BASE+0x178))
#define CAM_B_CQ_THR2_CTL	((UINT32P)(CAM3_BASE+0x17C))
#define CAM_B_CQ_THR2_BASEADDR	((UINT32P)(CAM3_BASE+0x180))
#define CAM_B_CQ_THR2_DESC_SIZE	((UINT32P)(CAM3_BASE+0x184))
#define CAM_B_CQ_THR3_CTL	((UINT32P)(CAM3_BASE+0x188))
#define CAM_B_CQ_THR3_BASEADDR	((UINT32P)(CAM3_BASE+0x18C))
#define CAM_B_CQ_THR3_DESC_SIZE	((UINT32P)(CAM3_BASE+0x190))
#define CAM_B_CQ_THR4_CTL	((UINT32P)(CAM3_BASE+0x194))
#define CAM_B_CQ_THR4_BASEADDR	((UINT32P)(CAM3_BASE+0x198))
#define CAM_B_CQ_THR4_DESC_SIZE	((UINT32P)(CAM3_BASE+0x19C))
#define CAM_B_CQ_THR5_CTL	((UINT32P)(CAM3_BASE+0x1A0))
#define CAM_B_CQ_THR5_BASEADDR	((UINT32P)(CAM3_BASE+0x1A4))
#define CAM_B_CQ_THR5_DESC_SIZE	((UINT32P)(CAM3_BASE+0x1A8))
#define CAM_B_CQ_THR6_CTL	((UINT32P)(CAM3_BASE+0x1AC))
#define CAM_B_CQ_THR6_BASEADDR	((UINT32P)(CAM3_BASE+0x1B0))
#define CAM_B_CQ_THR6_DESC_SIZE	((UINT32P)(CAM3_BASE+0x1B4))
#define CAM_B_CQ_THR7_CTL	((UINT32P)(CAM3_BASE+0x1B8))
#define CAM_B_CQ_THR7_BASEADDR	((UINT32P)(CAM3_BASE+0x1BC))
#define CAM_B_CQ_THR7_DESC_SIZE	((UINT32P)(CAM3_BASE+0x1C0))
#define CAM_B_CQ_THR8_CTL	((UINT32P)(CAM3_BASE+0x1C4))
#define CAM_B_CQ_THR8_BASEADDR	((UINT32P)(CAM3_BASE+0x1C8))
#define CAM_B_CQ_THR8_DESC_SIZE	((UINT32P)(CAM3_BASE+0x1CC))
#define CAM_B_CQ_THR9_CTL	((UINT32P)(CAM3_BASE+0x1D0))
#define CAM_B_CQ_THR9_BASEADDR	((UINT32P)(CAM3_BASE+0x1D4))
#define CAM_B_CQ_THR9_DESC_SIZE	((UINT32P)(CAM3_BASE+0x1D8))
#define CAM_B_CQ_THR10_CTL	((UINT32P)(CAM3_BASE+0x1DC))
#define CAM_B_CQ_THR10_BASEADDR	((UINT32P)(CAM3_BASE+0x1E0))
#define CAM_B_CQ_THR10_DESC_SIZE	((UINT32P)(CAM3_BASE+0x1E4))
#define CAM_B_CQ_THR11_CTL	((UINT32P)(CAM3_BASE+0x1E8))
#define CAM_B_CQ_THR11_BASEADDR	((UINT32P)(CAM3_BASE+0x1EC))
#define CAM_B_CQ_THR11_DESC_SIZE	((UINT32P)(CAM3_BASE+0x1F0))
#define CAM_B_CQ_THR12_CTL	((UINT32P)(CAM3_BASE+0x1F4))
#define CAM_B_CQ_THR12_BASEADDR	((UINT32P)(CAM3_BASE+0x1F8))
#define CAM_B_CQ_THR12_DESC_SIZE	((UINT32P)(CAM3_BASE+0x1FC))
#define CAM_B_DMA_SOFT_RSTSTAT	((UINT32P)(CAM3_BASE+0x200))
#define CAM_B_CQ0I_BASE_ADDR	((UINT32P)(CAM3_BASE+0x204))
#define CAM_B_CQ0I_XSIZE	((UINT32P)(CAM3_BASE+0x208))
#define CAM_B_VERTICAL_FLIP_EN	((UINT32P)(CAM3_BASE+0x20C))
#define CAM_B_DMA_SOFT_RESET	((UINT32P)(CAM3_BASE+0x210))
#define CAM_B_LAST_ULTRA_EN	((UINT32P)(CAM3_BASE+0x214))
#define CAM_B_SPECIAL_FUN_EN	((UINT32P)(CAM3_BASE+0x218))
#define CAM_B_IMGO_BASE_ADDR	((UINT32P)(CAM3_BASE+0x220))
#define CAM_B_IMGO_OFST_ADDR	((UINT32P)(CAM3_BASE+0x228))
#define CAM_B_IMGO_DRS	((UINT32P)(CAM3_BASE+0x22C))
#define CAM_B_IMGO_XSIZE	((UINT32P)(CAM3_BASE+0x230))
#define CAM_B_IMGO_YSIZE	((UINT32P)(CAM3_BASE+0x234))
#define CAM_B_IMGO_STRIDE	((UINT32P)(CAM3_BASE+0x238))
#define CAM_B_IMGO_CON	((UINT32P)(CAM3_BASE+0x23C))
#define CAM_B_IMGO_CON2	((UINT32P)(CAM3_BASE+0x240))
#define CAM_B_IMGO_CON3	((UINT32P)(CAM3_BASE+0x244))
#define CAM_B_IMGO_CROP	((UINT32P)(CAM3_BASE+0x248))
#define CAM_B_IMGO_CON4	((UINT32P)(CAM3_BASE+0x24C))
#define CAM_B_RRZO_BASE_ADDR	((UINT32P)(CAM3_BASE+0x250))
#define CAM_B_RRZO_OFST_ADDR	((UINT32P)(CAM3_BASE+0x258))
#define CAM_B_RRZO_DRS	((UINT32P)(CAM3_BASE+0x25C))
#define CAM_B_RRZO_XSIZE	((UINT32P)(CAM3_BASE+0x260))
#define CAM_B_RRZO_YSIZE	((UINT32P)(CAM3_BASE+0x264))
#define CAM_B_RRZO_STRIDE	((UINT32P)(CAM3_BASE+0x268))
#define CAM_B_RRZO_CON	((UINT32P)(CAM3_BASE+0x26C))
#define CAM_B_RRZO_CON2	((UINT32P)(CAM3_BASE+0x270))
#define CAM_B_RRZO_CON3	((UINT32P)(CAM3_BASE+0x274))
#define CAM_B_RRZO_CROP	((UINT32P)(CAM3_BASE+0x278))
#define CAM_B_RRZO_CON4	((UINT32P)(CAM3_BASE+0x27C))
#define CAM_B_AAO_BASE_ADDR	((UINT32P)(CAM3_BASE+0x280))
#define CAM_B_AAO_OFST_ADDR	((UINT32P)(CAM3_BASE+0x288))
#define CAM_B_AAO_DRS	((UINT32P)(CAM3_BASE+0x28C))
#define CAM_B_AAO_XSIZE	((UINT32P)(CAM3_BASE+0x290))
#define CAM_B_AAO_YSIZE	((UINT32P)(CAM3_BASE+0x294))
#define CAM_B_AAO_STRIDE	((UINT32P)(CAM3_BASE+0x298))
#define CAM_B_AAO_CON	((UINT32P)(CAM3_BASE+0x29C))
#define CAM_B_AAO_CON2	((UINT32P)(CAM3_BASE+0x2A0))
#define CAM_B_AAO_CON3	((UINT32P)(CAM3_BASE+0x2A4))
#define CAM_B_AAO_CON4	((UINT32P)(CAM3_BASE+0x2AC))
#define CAM_B_AFO_BASE_ADDR	((UINT32P)(CAM3_BASE+0x2B0))
#define CAM_B_AFO_OFST_ADDR	((UINT32P)(CAM3_BASE+0x2B8))
#define CAM_B_AFO_DRS	((UINT32P)(CAM3_BASE+0x2BC))
#define CAM_B_AFO_XSIZE	((UINT32P)(CAM3_BASE+0x2C0))
#define CAM_B_AFO_YSIZE	((UINT32P)(CAM3_BASE+0x2C4))
#define CAM_B_AFO_STRIDE	((UINT32P)(CAM3_BASE+0x2C8))
#define CAM_B_AFO_CON	((UINT32P)(CAM3_BASE+0x2CC))
#define CAM_B_AFO_CON2	((UINT32P)(CAM3_BASE+0x2D0))
#define CAM_B_AFO_CON3	((UINT32P)(CAM3_BASE+0x2D4))
#define CAM_B_AFO_CON4	((UINT32P)(CAM3_BASE+0x2DC))
#define CAM_B_LCSO_BASE_ADDR	((UINT32P)(CAM3_BASE+0x2E0))
#define CAM_B_LCSO_OFST_ADDR	((UINT32P)(CAM3_BASE+0x2E8))
#define CAM_B_LCSO_DRS	((UINT32P)(CAM3_BASE+0x2EC))
#define CAM_B_LCSO_XSIZE	((UINT32P)(CAM3_BASE+0x2F0))
#define CAM_B_LCSO_YSIZE	((UINT32P)(CAM3_BASE+0x2F4))
#define CAM_B_LCSO_STRIDE	((UINT32P)(CAM3_BASE+0x2F8))
#define CAM_B_LCSO_CON	((UINT32P)(CAM3_BASE+0x2FC))
#define CAM_B_LCSO_CON2	((UINT32P)(CAM3_BASE+0x300))
#define CAM_B_LCSO_CON3	((UINT32P)(CAM3_BASE+0x304))
#define CAM_B_LCSO_CON4	((UINT32P)(CAM3_BASE+0x30C))
#define CAM_B_UFEO_BASE_ADDR	((UINT32P)(CAM3_BASE+0x310))
#define CAM_B_UFEO_OFST_ADDR	((UINT32P)(CAM3_BASE+0x318))
#define CAM_B_UFEO_DRS	((UINT32P)(CAM3_BASE+0x31C))
#define CAM_B_UFEO_XSIZE	((UINT32P)(CAM3_BASE+0x320))
#define CAM_B_UFEO_YSIZE	((UINT32P)(CAM3_BASE+0x324))
#define CAM_B_UFEO_STRIDE	((UINT32P)(CAM3_BASE+0x328))
#define CAM_B_UFEO_CON	((UINT32P)(CAM3_BASE+0x32C))
#define CAM_B_UFEO_CON2	((UINT32P)(CAM3_BASE+0x330))
#define CAM_B_UFEO_CON3	((UINT32P)(CAM3_BASE+0x334))
#define CAM_B_UFEO_CON4	((UINT32P)(CAM3_BASE+0x33C))
#define CAM_B_PDO_BASE_ADDR	((UINT32P)(CAM3_BASE+0x340))
#define CAM_B_PDO_OFST_ADDR	((UINT32P)(CAM3_BASE+0x348))
#define CAM_B_PDO_DRS	((UINT32P)(CAM3_BASE+0x34C))
#define CAM_B_PDO_XSIZE	((UINT32P)(CAM3_BASE+0x350))
#define CAM_B_PDO_YSIZE	((UINT32P)(CAM3_BASE+0x354))
#define CAM_B_PDO_STRIDE	((UINT32P)(CAM3_BASE+0x358))
#define CAM_B_PDO_CON	((UINT32P)(CAM3_BASE+0x35C))
#define CAM_B_PDO_CON2	((UINT32P)(CAM3_BASE+0x360))
#define CAM_B_PDO_CON3	((UINT32P)(CAM3_BASE+0x364))
#define CAM_B_PDO_CON4	((UINT32P)(CAM3_BASE+0x36C))
#define CAM_B_BPCI_BASE_ADDR	((UINT32P)(CAM3_BASE+0x370))
#define CAM_B_BPCI_OFST_ADDR	((UINT32P)(CAM3_BASE+0x378))
#define CAM_B_BPCI_DRS	((UINT32P)(CAM3_BASE+0x37C))
#define CAM_B_BPCI_XSIZE	((UINT32P)(CAM3_BASE+0x380))
#define CAM_B_BPCI_YSIZE	((UINT32P)(CAM3_BASE+0x384))
#define CAM_B_BPCI_STRIDE	((UINT32P)(CAM3_BASE+0x388))
#define CAM_B_BPCI_CON	((UINT32P)(CAM3_BASE+0x38C))
#define CAM_B_BPCI_CON2	((UINT32P)(CAM3_BASE+0x390))
#define CAM_B_BPCI_CON3	((UINT32P)(CAM3_BASE+0x394))
#define CAM_B_BPCI_CON4	((UINT32P)(CAM3_BASE+0x39C))
#define CAM_B_CACI_BASE_ADDR	((UINT32P)(CAM3_BASE+0x3A0))
#define CAM_B_CACI_OFST_ADDR	((UINT32P)(CAM3_BASE+0x3A8))
#define CAM_B_CACI_DRS	((UINT32P)(CAM3_BASE+0x3AC))
#define CAM_B_CACI_XSIZE	((UINT32P)(CAM3_BASE+0x3B0))
#define CAM_B_CACI_YSIZE	((UINT32P)(CAM3_BASE+0x3B4))
#define CAM_B_CACI_STRIDE	((UINT32P)(CAM3_BASE+0x3B8))
#define CAM_B_CACI_CON	((UINT32P)(CAM3_BASE+0x3BC))
#define CAM_B_CACI_CON2	((UINT32P)(CAM3_BASE+0x3C0))
#define CAM_B_CACI_CON3	((UINT32P)(CAM3_BASE+0x3C4))
#define CAM_B_CACI_CON4	((UINT32P)(CAM3_BASE+0x3CC))
#define CAM_B_LSCI_BASE_ADDR	((UINT32P)(CAM3_BASE+0x3D0))
#define CAM_B_LSCI_OFST_ADDR	((UINT32P)(CAM3_BASE+0x3D8))
#define CAM_B_LSCI_DRS	((UINT32P)(CAM3_BASE+0x3DC))
#define CAM_B_LSCI_XSIZE	((UINT32P)(CAM3_BASE+0x3E0))
#define CAM_B_LSCI_YSIZE	((UINT32P)(CAM3_BASE+0x3E4))
#define CAM_B_LSCI_STRIDE	((UINT32P)(CAM3_BASE+0x3E8))
#define CAM_B_LSCI_CON	((UINT32P)(CAM3_BASE+0x3EC))
#define CAM_B_LSCI_CON2	((UINT32P)(CAM3_BASE+0x3F0))
#define CAM_B_LSCI_CON3	((UINT32P)(CAM3_BASE+0x3F4))
#define CAM_B_LSCI_CON4	((UINT32P)(CAM3_BASE+0x3FC))
#define CAM_B_LSC3I_BASE_ADDR	((UINT32P)(CAM3_BASE+0x400))
#define CAM_B_LSC3I_OFST_ADDR	((UINT32P)(CAM3_BASE+0x408))
#define CAM_B_LSC3I_DRS	((UINT32P)(CAM3_BASE+0x40C))
#define CAM_B_LSC3I_XSIZE	((UINT32P)(CAM3_BASE+0x410))
#define CAM_B_LSC3I_YSIZE	((UINT32P)(CAM3_BASE+0x414))
#define CAM_B_LSC3I_STRIDE	((UINT32P)(CAM3_BASE+0x418))
#define CAM_B_LSC3I_CON	((UINT32P)(CAM3_BASE+0x41C))
#define CAM_B_LSC3I_CON2	((UINT32P)(CAM3_BASE+0x420))
#define CAM_B_LSC3I_CON3	((UINT32P)(CAM3_BASE+0x424))
#define CAM_B_LSC3I_CON4	((UINT32P)(CAM3_BASE+0x42C))
#define CAM_B_DMA_ERR_CTRL	((UINT32P)(CAM3_BASE+0x440))
#define CAM_B_IMGO_ERR_STAT	((UINT32P)(CAM3_BASE+0x444))
#define CAM_B_RRZO_ERR_STAT	((UINT32P)(CAM3_BASE+0x448))
#define CAM_B_AAO_ERR_STAT	((UINT32P)(CAM3_BASE+0x44C))
#define CAM_B_AFO_ERR_STAT	((UINT32P)(CAM3_BASE+0x450))
#define CAM_B_LCSO_ERR_STAT	((UINT32P)(CAM3_BASE+0x454))
#define CAM_B_UFEO_ERR_STAT	((UINT32P)(CAM3_BASE+0x458))
#define CAM_B_PDO_ERR_STAT	((UINT32P)(CAM3_BASE+0x45C))
#define CAM_B_BPCI_ERR_STAT	((UINT32P)(CAM3_BASE+0x460))
#define CAM_B_CACI_ERR_STAT	((UINT32P)(CAM3_BASE+0x464))
#define CAM_B_LSCI_ERR_STAT	((UINT32P)(CAM3_BASE+0x468))
#define CAM_B_LSC3I_ERR_STAT	((UINT32P)(CAM3_BASE+0x46C))
#define CAM_B_DMA_DEBUG_ADDR	((UINT32P)(CAM3_BASE+0x470))
#define CAM_B_DMA_RSV1	((UINT32P)(CAM3_BASE+0x474))
#define CAM_B_DMA_RSV2	((UINT32P)(CAM3_BASE+0x478))
#define CAM_B_DMA_RSV3	((UINT32P)(CAM3_BASE+0x47C))
#define CAM_B_DMA_RSV4	((UINT32P)(CAM3_BASE+0x480))
#define CAM_B_DMA_RSV5	((UINT32P)(CAM3_BASE+0x484))
#define CAM_B_DMA_RSV6	((UINT32P)(CAM3_BASE+0x488))
#define CAM_B_DMA_DEBUG_SEL	((UINT32P)(CAM3_BASE+0x48C))
#define CAM_B_DMA_BW_SELF_TEST	((UINT32P)(CAM3_BASE+0x490))
#define CAM_B_TG_SEN_MODE	((UINT32P)(CAM3_BASE+0x500))
#define CAM_B_TG_VF_CON	((UINT32P)(CAM3_BASE+0x504))
#define CAM_B_TG_SEN_GRAB_PXL	((UINT32P)(CAM3_BASE+0x508))
#define CAM_B_TG_SEN_GRAB_LIN	((UINT32P)(CAM3_BASE+0x50C))
#define CAM_B_TG_PATH_CFG	((UINT32P)(CAM3_BASE+0x510))
#define CAM_B_TG_MEMIN_CTL	((UINT32P)(CAM3_BASE+0x514))
#define CAM_B_TG_INT1	((UINT32P)(CAM3_BASE+0x518))
#define CAM_B_TG_INT2	((UINT32P)(CAM3_BASE+0x51C))
#define CAM_B_TG_SOF_CNT	((UINT32P)(CAM3_BASE+0x520))
#define CAM_B_TG_SOT_CNT	((UINT32P)(CAM3_BASE+0x524))
#define CAM_B_TG_EOT_CNT	((UINT32P)(CAM3_BASE+0x528))
#define CAM_B_TG_ERR_CTL	((UINT32P)(CAM3_BASE+0x52C))
#define CAM_B_TG_DAT_NO	((UINT32P)(CAM3_BASE+0x530))
#define CAM_B_TG_FRM_CNT_ST	((UINT32P)(CAM3_BASE+0x534))
#define CAM_B_TG_FRMSIZE_ST	((UINT32P)(CAM3_BASE+0x538))
#define CAM_B_TG_INTER_ST	((UINT32P)(CAM3_BASE+0x53C))
#define CAM_B_TG_FLASHA_CTL	((UINT32P)(CAM3_BASE+0x540))
#define CAM_B_TG_FLASHA_LINE_CNT	((UINT32P)(CAM3_BASE+0x544))
#define CAM_B_TG_FLASHA_POS	((UINT32P)(CAM3_BASE+0x548))
#define CAM_B_TG_FLASHB_CTL	((UINT32P)(CAM3_BASE+0x54C))
#define CAM_B_TG_FLASHB_LINE_CNT	((UINT32P)(CAM3_BASE+0x550))
#define CAM_B_TG_FLASHB_POS	((UINT32P)(CAM3_BASE+0x554))
#define CAM_B_TG_FLASHB_POS1	((UINT32P)(CAM3_BASE+0x558))
#define CAM_B_TG_I2C_CQ_TRIG	((UINT32P)(CAM3_BASE+0x560))
#define CAM_B_TG_CQ_TIMING	((UINT32P)(CAM3_BASE+0x564))
#define CAM_B_TG_CQ_NUM	((UINT32P)(CAM3_BASE+0x568))
#define CAM_B_TG_TIME_STAMP	((UINT32P)(CAM3_BASE+0x570))
#define CAM_B_TG_SUB_PERIOD	((UINT32P)(CAM3_BASE+0x574))
#define CAM_B_TG_DAT_NO_R	((UINT32P)(CAM3_BASE+0x578))
#define CAM_B_TG_FRMSIZE_ST_R	((UINT32P)(CAM3_BASE+0x57C))
#define CAM_B_DMX_CTL	((UINT32P)(CAM3_BASE+0x580))
#define CAM_B_DMX_CROP	((UINT32P)(CAM3_BASE+0x584))
#define CAM_B_DMX_VSIZE	((UINT32P)(CAM3_BASE+0x588))
#define CAM_B_RMG_HDR_CFG	((UINT32P)(CAM3_BASE+0x5A0))
#define CAM_B_RMG_HDR_GAIN	((UINT32P)(CAM3_BASE+0x5A4))
#define CAM_B_RMG_HDR_CFG2	((UINT32P)(CAM3_BASE+0x5A8))
#define CAM_B_RMM_OSC	((UINT32P)(CAM3_BASE+0x5C0))
#define CAM_B_RMM_MC	((UINT32P)(CAM3_BASE+0x5C4))
#define CAM_B_RMM_REVG_1	((UINT32P)(CAM3_BASE+0x5C8))
#define CAM_B_RMM_REVG_2	((UINT32P)(CAM3_BASE+0x5CC))
#define CAM_B_RMM_LEOS	((UINT32P)(CAM3_BASE+0x5D0))
#define CAM_B_RMM_MC2	((UINT32P)(CAM3_BASE+0x5D4))
#define CAM_B_RMM_DIFF_LB	((UINT32P)(CAM3_BASE+0x5D8))
#define CAM_B_RMM_MA	((UINT32P)(CAM3_BASE+0x5DC))
#define CAM_B_RMM_TUNE	((UINT32P)(CAM3_BASE+0x5E0))
#define CAM_B_OBC_OFFST0	((UINT32P)(CAM3_BASE+0x5F0))
#define CAM_B_OBC_OFFST1	((UINT32P)(CAM3_BASE+0x5F4))
#define CAM_B_OBC_OFFST2	((UINT32P)(CAM3_BASE+0x5F8))
#define CAM_B_OBC_OFFST3	((UINT32P)(CAM3_BASE+0x5FC))
#define CAM_B_OBC_GAIN0	((UINT32P)(CAM3_BASE+0x600))
#define CAM_B_OBC_GAIN1	((UINT32P)(CAM3_BASE+0x604))
#define CAM_B_OBC_GAIN2	((UINT32P)(CAM3_BASE+0x608))
#define CAM_B_OBC_GAIN3	((UINT32P)(CAM3_BASE+0x60C))
#define CAM_B_BNR_BPC_CON	((UINT32P)(CAM3_BASE+0x620))
#define CAM_B_BNR_BPC_TH1	((UINT32P)(CAM3_BASE+0x624))
#define CAM_B_BNR_BPC_TH2	((UINT32P)(CAM3_BASE+0x628))
#define CAM_B_BNR_BPC_TH3	((UINT32P)(CAM3_BASE+0x62C))
#define CAM_B_BNR_BPC_TH4	((UINT32P)(CAM3_BASE+0x630))
#define CAM_B_BNR_BPC_DTC	((UINT32P)(CAM3_BASE+0x634))
#define CAM_B_BNR_BPC_COR	((UINT32P)(CAM3_BASE+0x638))
#define CAM_B_BNR_BPC_TBLI1	((UINT32P)(CAM3_BASE+0x63C))
#define CAM_B_BNR_BPC_TBLI2	((UINT32P)(CAM3_BASE+0x640))
#define CAM_B_BNR_BPC_TH1_C	((UINT32P)(CAM3_BASE+0x644))
#define CAM_B_BNR_BPC_TH2_C	((UINT32P)(CAM3_BASE+0x648))
#define CAM_B_BNR_BPC_TH3_C	((UINT32P)(CAM3_BASE+0x64C))
#define CAM_B_BNR_NR1_CON	((UINT32P)(CAM3_BASE+0x650))
#define CAM_B_BNR_NR1_CT_CON	((UINT32P)(CAM3_BASE+0x654))
#define CAM_B_BNR_RSV1	((UINT32P)(CAM3_BASE+0x658))
#define CAM_B_BNR_RSV2	((UINT32P)(CAM3_BASE+0x65C))
#define CAM_B_BNR_PDC_CON	((UINT32P)(CAM3_BASE+0x660))
#define CAM_B_BNR_PDC_GAIN_L0	((UINT32P)(CAM3_BASE+0x664))
#define CAM_B_BNR_PDC_GAIN_L1	((UINT32P)(CAM3_BASE+0x668))
#define CAM_B_BNR_PDC_GAIN_L2	((UINT32P)(CAM3_BASE+0x66C))
#define CAM_B_BNR_PDC_GAIN_L3	((UINT32P)(CAM3_BASE+0x670))
#define CAM_B_BNR_PDC_GAIN_L4	((UINT32P)(CAM3_BASE+0x674))
#define CAM_B_BNR_PDC_GAIN_R0	((UINT32P)(CAM3_BASE+0x678))
#define CAM_B_BNR_PDC_GAIN_R1	((UINT32P)(CAM3_BASE+0x67C))
#define CAM_B_BNR_PDC_GAIN_R2	((UINT32P)(CAM3_BASE+0x680))
#define CAM_B_BNR_PDC_GAIN_R3	((UINT32P)(CAM3_BASE+0x684))
#define CAM_B_BNR_PDC_GAIN_R4	((UINT32P)(CAM3_BASE+0x688))
#define CAM_B_BNR_PDC_TH_GB	((UINT32P)(CAM3_BASE+0x68C))
#define CAM_B_BNR_PDC_TH_IA	((UINT32P)(CAM3_BASE+0x690))
#define CAM_B_BNR_PDC_TH_HD	((UINT32P)(CAM3_BASE+0x694))
#define CAM_B_BNR_PDC_SL	((UINT32P)(CAM3_BASE+0x698))
#define CAM_B_BNR_PDC_POS	((UINT32P)(CAM3_BASE+0x69C))
#define CAM_B_STM_CFG0	((UINT32P)(CAM3_BASE+0x6A0))
#define CAM_B_STM_CFG1	((UINT32P)(CAM3_BASE+0x6A4))
#define CAM_B_SCM_CFG0	((UINT32P)(CAM3_BASE+0x6B0))
#define CAM_B_SCM_CFG1	((UINT32P)(CAM3_BASE+0x6B4))
#define CAM_B_RPG_SATU_1	((UINT32P)(CAM3_BASE+0x6C0))
#define CAM_B_RPG_SATU_2	((UINT32P)(CAM3_BASE+0x6C4))
#define CAM_B_RPG_GAIN_1	((UINT32P)(CAM3_BASE+0x6C8))
#define CAM_B_RPG_GAIN_2	((UINT32P)(CAM3_BASE+0x6CC))
#define CAM_B_RPG_OFST_1	((UINT32P)(CAM3_BASE+0x6D0))
#define CAM_B_RPG_OFST_2	((UINT32P)(CAM3_BASE+0x6D4))
#define CAM_B_RRZ_CTL	((UINT32P)(CAM3_BASE+0x6E0))
#define CAM_B_RRZ_IN_IMG	((UINT32P)(CAM3_BASE+0x6E4))
#define CAM_B_RRZ_OUT_IMG	((UINT32P)(CAM3_BASE+0x6E8))
#define CAM_B_RRZ_HORI_STEP	((UINT32P)(CAM3_BASE+0x6EC))
#define CAM_B_RRZ_VERT_STEP	((UINT32P)(CAM3_BASE+0x6F0))
#define CAM_B_RRZ_HORI_INT_OFST	((UINT32P)(CAM3_BASE+0x6F4))
#define CAM_B_RRZ_HORI_SUB_OFST	((UINT32P)(CAM3_BASE+0x6F8))
#define CAM_B_RRZ_VERT_INT_OFST	((UINT32P)(CAM3_BASE+0x6FC))
#define CAM_B_RRZ_VERT_SUB_OFST	((UINT32P)(CAM3_BASE+0x700))
#define CAM_B_RRZ_MODE_TH	((UINT32P)(CAM3_BASE+0x704))
#define CAM_B_RRZ_MODE_CTL	((UINT32P)(CAM3_BASE+0x708))
#define CAM_B_RRZ_RLB_AOFST	((UINT32P)(CAM3_BASE+0x70C))
#define CAM_B_RMX_CTL	((UINT32P)(CAM3_BASE+0x740))
#define CAM_B_RMX_CROP	((UINT32P)(CAM3_BASE+0x744))
#define CAM_B_RMX_VSIZE	((UINT32P)(CAM3_BASE+0x748))
#define CAM_B_SGG5_PGN	((UINT32P)(CAM3_BASE+0x760))
#define CAM_B_SGG5_GMRC_1	((UINT32P)(CAM3_BASE+0x764))
#define CAM_B_SGG5_GMRC_2	((UINT32P)(CAM3_BASE+0x768))
#define CAM_B_BMX_CTL	((UINT32P)(CAM3_BASE+0x780))
#define CAM_B_BMX_CROP	((UINT32P)(CAM3_BASE+0x784))
#define CAM_B_BMX_VSIZE	((UINT32P)(CAM3_BASE+0x788))
#define CAM_B_UFE_CON	((UINT32P)(CAM3_BASE+0x7C0))
#define CAM_B_LSC_CTL1	((UINT32P)(CAM3_BASE+0x7D0))
#define CAM_B_LSC_CTL2	((UINT32P)(CAM3_BASE+0x7D4))
#define CAM_B_LSC_CTL3	((UINT32P)(CAM3_BASE+0x7D8))
#define CAM_B_LSC_LBLOCK	((UINT32P)(CAM3_BASE+0x7DC))
#define CAM_B_LSC_RATIO_0	((UINT32P)(CAM3_BASE+0x7E0))
#define CAM_B_LSC_TPIPE_OFST	((UINT32P)(CAM3_BASE+0x7E4))
#define CAM_B_LSC_TPIPE_SIZE	((UINT32P)(CAM3_BASE+0x7E8))
#define CAM_B_LSC_GAIN_TH	((UINT32P)(CAM3_BASE+0x7EC))
#define CAM_B_LSC_RATIO_1	((UINT32P)(CAM3_BASE+0x7F0))
#define CAM_B_AF_CON	((UINT32P)(CAM3_BASE+0x800))
#define CAM_B_AF_TH_0	((UINT32P)(CAM3_BASE+0x804))
#define CAM_B_AF_TH_1	((UINT32P)(CAM3_BASE+0x808))
#define CAM_B_AF_FLT_1	((UINT32P)(CAM3_BASE+0x80C))
#define CAM_B_AF_FLT_2	((UINT32P)(CAM3_BASE+0x810))
#define CAM_B_AF_FLT_3	((UINT32P)(CAM3_BASE+0x814))
#define CAM_B_AF_FLT_4	((UINT32P)(CAM3_BASE+0x818))
#define CAM_B_AF_FLT_5	((UINT32P)(CAM3_BASE+0x81C))
#define CAM_B_AF_FLT_6	((UINT32P)(CAM3_BASE+0x820))
#define CAM_B_AF_FLT_7	((UINT32P)(CAM3_BASE+0x824))
#define CAM_B_AF_FLT_8	((UINT32P)(CAM3_BASE+0x828))
#define CAM_B_AF_SIZE	((UINT32P)(CAM3_BASE+0x830))
#define CAM_B_AF_VLD	((UINT32P)(CAM3_BASE+0x834))
#define CAM_B_AF_BLK_0	((UINT32P)(CAM3_BASE+0x838))
#define CAM_B_AF_BLK_1	((UINT32P)(CAM3_BASE+0x83C))
#define CAM_B_AF_TH_2	((UINT32P)(CAM3_BASE+0x840))
#define CAM_B_HLR_CFG	((UINT32P)(CAM3_BASE+0x850))
#define CAM_B_HLR_GAIN	((UINT32P)(CAM3_BASE+0x858))
#define CAM_B_HLR_GAIN_1	((UINT32P)(CAM3_BASE+0x85C))
#define CAM_B_HLR_OFST	((UINT32P)(CAM3_BASE+0x860))
#define CAM_B_HLR_OFST_1	((UINT32P)(CAM3_BASE+0x864))
#define CAM_B_HLR_IVGN	((UINT32P)(CAM3_BASE+0x868))
#define CAM_B_HLR_IVGN_1	((UINT32P)(CAM3_BASE+0x86C))
#define CAM_B_HLR_KC	((UINT32P)(CAM3_BASE+0x870))
#define CAM_B_HLR_CFG_1	((UINT32P)(CAM3_BASE+0x874))
#define CAM_B_HLR_SL_PARA	((UINT32P)(CAM3_BASE+0x878))
#define CAM_B_HLR_SL_PARA_1	((UINT32P)(CAM3_BASE+0x87C))
#define CAM_B_LCS25_CON	((UINT32P)(CAM3_BASE+0x880))
#define CAM_B_LCS25_ST	((UINT32P)(CAM3_BASE+0x884))
#define CAM_B_LCS25_AWS	((UINT32P)(CAM3_BASE+0x888))
#define CAM_B_LCS25_FLR	((UINT32P)(CAM3_BASE+0x88C))
#define CAM_B_LCS25_LRZR_1	((UINT32P)(CAM3_BASE+0x890))
#define CAM_B_LCS25_LRZR_2	((UINT32P)(CAM3_BASE+0x894))
#define CAM_B_LCS25_SATU_1	((UINT32P)(CAM3_BASE+0x898))
#define CAM_B_LCS25_SATU_2	((UINT32P)(CAM3_BASE+0x89C))
#define CAM_B_LCS25_GAIN_1	((UINT32P)(CAM3_BASE+0x8A0))
#define CAM_B_LCS25_GAIN_2	((UINT32P)(CAM3_BASE+0x8A4))
#define CAM_B_LCS25_OFST_1	((UINT32P)(CAM3_BASE+0x8A8))
#define CAM_B_LCS25_OFST_2	((UINT32P)(CAM3_BASE+0x8AC))
#define CAM_B_LCS25_G2G_CNV_1	((UINT32P)(CAM3_BASE+0x8B0))
#define CAM_B_LCS25_G2G_CNV_2	((UINT32P)(CAM3_BASE+0x8B4))
#define CAM_B_LCS25_G2G_CNV_3	((UINT32P)(CAM3_BASE+0x8B8))
#define CAM_B_LCS25_G2G_CNV_4	((UINT32P)(CAM3_BASE+0x8BC))
#define CAM_B_LCS25_G2G_CNV_5	((UINT32P)(CAM3_BASE+0x8C0))
#define CAM_B_LCS25_LPF	((UINT32P)(CAM3_BASE+0x8C4))
#define CAM_B_RCP_CROP_CON1	((UINT32P)(CAM3_BASE+0x8F0))
#define CAM_B_RCP_CROP_CON2	((UINT32P)(CAM3_BASE+0x8F4))
#define CAM_B_SGG1_PGN	((UINT32P)(CAM3_BASE+0x900))
#define CAM_B_SGG1_GMRC_1	((UINT32P)(CAM3_BASE+0x904))
#define CAM_B_SGG1_GMRC_2	((UINT32P)(CAM3_BASE+0x908))
#define CAM_B_QBN2_MODE	((UINT32P)(CAM3_BASE+0x910))
#define CAM_B_AWB_WIN_ORG	((UINT32P)(CAM3_BASE+0x920))
#define CAM_B_AWB_WIN_SIZE	((UINT32P)(CAM3_BASE+0x924))
#define CAM_B_AWB_WIN_PIT	((UINT32P)(CAM3_BASE+0x928))
#define CAM_B_AWB_WIN_NUM	((UINT32P)(CAM3_BASE+0x92C))
#define CAM_B_AWB_GAIN1_0	((UINT32P)(CAM3_BASE+0x930))
#define CAM_B_AWB_GAIN1_1	((UINT32P)(CAM3_BASE+0x934))
#define CAM_B_AWB_LMT1_0	((UINT32P)(CAM3_BASE+0x938))
#define CAM_B_AWB_LMT1_1	((UINT32P)(CAM3_BASE+0x93C))
#define CAM_B_AWB_LOW_THR	((UINT32P)(CAM3_BASE+0x940))
#define CAM_B_AWB_HI_THR	((UINT32P)(CAM3_BASE+0x944))
#define CAM_B_AWB_PIXEL_CNT0	((UINT32P)(CAM3_BASE+0x948))
#define CAM_B_AWB_PIXEL_CNT1	((UINT32P)(CAM3_BASE+0x94C))
#define CAM_B_AWB_PIXEL_CNT2	((UINT32P)(CAM3_BASE+0x950))
#define CAM_B_AWB_ERR_THR	((UINT32P)(CAM3_BASE+0x954))
#define CAM_B_AWB_ROT	((UINT32P)(CAM3_BASE+0x958))
#define CAM_B_AWB_L0_X	((UINT32P)(CAM3_BASE+0x95C))
#define CAM_B_AWB_L0_Y	((UINT32P)(CAM3_BASE+0x960))
#define CAM_B_AWB_L1_X	((UINT32P)(CAM3_BASE+0x964))
#define CAM_B_AWB_L1_Y	((UINT32P)(CAM3_BASE+0x968))
#define CAM_B_AWB_L2_X	((UINT32P)(CAM3_BASE+0x96C))
#define CAM_B_AWB_L2_Y	((UINT32P)(CAM3_BASE+0x970))
#define CAM_B_AWB_L3_X	((UINT32P)(CAM3_BASE+0x974))
#define CAM_B_AWB_L3_Y	((UINT32P)(CAM3_BASE+0x978))
#define CAM_B_AWB_L4_X	((UINT32P)(CAM3_BASE+0x97C))
#define CAM_B_AWB_L4_Y	((UINT32P)(CAM3_BASE+0x980))
#define CAM_B_AWB_L5_X	((UINT32P)(CAM3_BASE+0x984))
#define CAM_B_AWB_L5_Y	((UINT32P)(CAM3_BASE+0x988))
#define CAM_B_AWB_L6_X	((UINT32P)(CAM3_BASE+0x98C))
#define CAM_B_AWB_L6_Y	((UINT32P)(CAM3_BASE+0x990))
#define CAM_B_AWB_L7_X	((UINT32P)(CAM3_BASE+0x994))
#define CAM_B_AWB_L7_Y	((UINT32P)(CAM3_BASE+0x998))
#define CAM_B_AWB_L8_X	((UINT32P)(CAM3_BASE+0x99C))
#define CAM_B_AWB_L8_Y	((UINT32P)(CAM3_BASE+0x9A0))
#define CAM_B_AWB_L9_X	((UINT32P)(CAM3_BASE+0x9A4))
#define CAM_B_AWB_L9_Y	((UINT32P)(CAM3_BASE+0x9A8))
#define CAM_B_AWB_SPARE	((UINT32P)(CAM3_BASE+0x9AC))
#define CAM_B_AWB_MOTION_THR	((UINT32P)(CAM3_BASE+0x9B0))
#define CAM_B_AWB_RC_CNV_0	((UINT32P)(CAM3_BASE+0x9B4))
#define CAM_B_AWB_RC_CNV_1	((UINT32P)(CAM3_BASE+0x9B8))
#define CAM_B_AWB_RC_CNV_2	((UINT32P)(CAM3_BASE+0x9BC))
#define CAM_B_AWB_RC_CNV_3	((UINT32P)(CAM3_BASE+0x9C0))
#define CAM_B_AWB_RC_CNV_4	((UINT32P)(CAM3_BASE+0x9C4))
#define CAM_B_AE_GAIN2_0	((UINT32P)(CAM3_BASE+0x9E0))
#define CAM_B_AE_GAIN2_1	((UINT32P)(CAM3_BASE+0x9E4))
#define CAM_B_AE_LMT2_0	((UINT32P)(CAM3_BASE+0x9E8))
#define CAM_B_AE_LMT2_1	((UINT32P)(CAM3_BASE+0x9EC))
#define CAM_B_AE_RC_CNV_0	((UINT32P)(CAM3_BASE+0x9F0))
#define CAM_B_AE_RC_CNV_1	((UINT32P)(CAM3_BASE+0x9F4))
#define CAM_B_AE_RC_CNV_2	((UINT32P)(CAM3_BASE+0x9F8))
#define CAM_B_AE_RC_CNV_3	((UINT32P)(CAM3_BASE+0x9FC))
#define CAM_B_AE_RC_CNV_4	((UINT32P)(CAM3_BASE+0xA00))
#define CAM_B_AE_YGAMMA_0	((UINT32P)(CAM3_BASE+0xA04))
#define CAM_B_AE_YGAMMA_1	((UINT32P)(CAM3_BASE+0xA08))
#define CAM_B_AE_OVER_EXPO_CFG	((UINT32P)(CAM3_BASE+0xA0C))
#define CAM_B_AE_PIX_HST_CTL	((UINT32P)(CAM3_BASE+0xA10))
#define CAM_B_AE_PIX_HST_SET	((UINT32P)(CAM3_BASE+0xA14))
#define CAM_B_AE_PIX_HST0_YRNG	((UINT32P)(CAM3_BASE+0xA1C))
#define CAM_B_AE_PIX_HST0_XRNG	((UINT32P)(CAM3_BASE+0xA20))
#define CAM_B_AE_PIX_HST1_YRNG	((UINT32P)(CAM3_BASE+0xA24))
#define CAM_B_AE_PIX_HST1_XRNG	((UINT32P)(CAM3_BASE+0xA28))
#define CAM_B_AE_PIX_HST2_YRNG	((UINT32P)(CAM3_BASE+0xA2C))
#define CAM_B_AE_PIX_HST2_XRNG	((UINT32P)(CAM3_BASE+0xA30))
#define CAM_B_AE_PIX_HST3_YRNG	((UINT32P)(CAM3_BASE+0xA34))
#define CAM_B_AE_PIX_HST3_XRNG	((UINT32P)(CAM3_BASE+0xA38))
#define CAM_B_AE_STAT_EN	((UINT32P)(CAM3_BASE+0xA3C))
#define CAM_B_AE_YCOEF	((UINT32P)(CAM3_BASE+0xA40))
#define CAM_B_AE_CCU_HST_END_Y	((UINT32P)(CAM3_BASE+0xA44))
#define CAM_B_AE_SPARE	((UINT32P)(CAM3_BASE+0xA48))
#define CAM_B_QBN1_MODE	((UINT32P)(CAM3_BASE+0xAC0))
#define CAM_B_CPG_SATU_1	((UINT32P)(CAM3_BASE+0xAD0))
#define CAM_B_CPG_SATU_2	((UINT32P)(CAM3_BASE+0xAD4))
#define CAM_B_CPG_GAIN_1	((UINT32P)(CAM3_BASE+0xAD8))
#define CAM_B_CPG_GAIN_2	((UINT32P)(CAM3_BASE+0xADC))
#define CAM_B_CPG_OFST_1	((UINT32P)(CAM3_BASE+0xAE0))
#define CAM_B_CPG_OFST_2	((UINT32P)(CAM3_BASE+0xAE4))
#define CAM_B_CAC_TILE_SIZE	((UINT32P)(CAM3_BASE+0xAF0))
#define CAM_B_CAC_TILE_OFFSET	((UINT32P)(CAM3_BASE+0xAF4))
#define CAM_B_PMX_CTL	((UINT32P)(CAM3_BASE+0xB00))
#define CAM_B_PMX_CROP	((UINT32P)(CAM3_BASE+0xB04))
#define CAM_B_PMX_VSIZE	((UINT32P)(CAM3_BASE+0xB08))
#define CAM_B_VBN_GAIN	((UINT32P)(CAM3_BASE+0xB40))
#define CAM_B_VBN_OFST	((UINT32P)(CAM3_BASE+0xB44))
#define CAM_B_VBN_TYPE	((UINT32P)(CAM3_BASE+0xB48))
#define CAM_B_VBN_SPARE	((UINT32P)(CAM3_BASE+0xB4C))
#define CAM_B_AMX_CTL	((UINT32P)(CAM3_BASE+0xB60))
#define CAM_B_AMX_CROP	((UINT32P)(CAM3_BASE+0xB64))
#define CAM_B_AMX_VSIZE	((UINT32P)(CAM3_BASE+0xB68))
#define CAM_B_BIN_CTL	((UINT32P)(CAM3_BASE+0xB80))
#define CAM_B_BIN_FTH	((UINT32P)(CAM3_BASE+0xB84))
#define CAM_B_BIN_SPARE	((UINT32P)(CAM3_BASE+0xB88))
#define CAM_B_DBN_GAIN	((UINT32P)(CAM3_BASE+0xBA0))
#define CAM_B_DBN_OFST	((UINT32P)(CAM3_BASE+0xBA4))
#define CAM_B_DBN_SPARE	((UINT32P)(CAM3_BASE+0xBA8))
#define CAM_B_PBN_TYPE	((UINT32P)(CAM3_BASE+0xBB0))
#define CAM_B_PBN_LST	((UINT32P)(CAM3_BASE+0xBB4))
#define CAM_B_PBN_VSIZE	((UINT32P)(CAM3_BASE+0xBB8))
#define CAM_B_RCP3_CROP_CON1	((UINT32P)(CAM3_BASE+0xBC0))
#define CAM_B_RCP3_CROP_CON2	((UINT32P)(CAM3_BASE+0xBC4))
#define CAM_B_SGM_R_OFST_TABLE0_3	((UINT32P)(CAM3_BASE+0xBD0))
#define CAM_B_SGM_R_OFST_TABLE4_7	((UINT32P)(CAM3_BASE+0xBD4))
#define CAM_B_SGM_R_OFST_TABLE8_11	((UINT32P)(CAM3_BASE+0xBD8))
#define CAM_B_SGM_R_OFST_TABLE12_15	((UINT32P)(CAM3_BASE+0xBDC))
#define CAM_B_SGM_G_OFST_TABLE0_3	((UINT32P)(CAM3_BASE+0xBE0))
#define CAM_B_SGM_G_OFST_TABLE4_7	((UINT32P)(CAM3_BASE+0xBE4))
#define CAM_B_SGM_G_OFST_TABLE8_11	((UINT32P)(CAM3_BASE+0xBE8))
#define CAM_B_SGM_G_OFST_TABLE12_15	((UINT32P)(CAM3_BASE+0xBEC))
#define CAM_B_SGM_B_OFST_TABLE0_3	((UINT32P)(CAM3_BASE+0xBF0))
#define CAM_B_SGM_B_OFST_TABLE4_7	((UINT32P)(CAM3_BASE+0xBF4))
#define CAM_B_SGM_B_OFST_TABLE8_11	((UINT32P)(CAM3_BASE+0xBF8))
#define CAM_B_SGM_B_OFST_TABLE12_15	((UINT32P)(CAM3_BASE+0xBFC))
#define CAM_B_DBS_SIGMA	((UINT32P)(CAM3_BASE+0xC00))
#define CAM_B_DBS_BSTBL_0	((UINT32P)(CAM3_BASE+0xC04))
#define CAM_B_DBS_BSTBL_1	((UINT32P)(CAM3_BASE+0xC08))
#define CAM_B_DBS_BSTBL_2	((UINT32P)(CAM3_BASE+0xC0C))
#define CAM_B_DBS_BSTBL_3	((UINT32P)(CAM3_BASE+0xC10))
#define CAM_B_DBS_CTL	((UINT32P)(CAM3_BASE+0xC14))
#define CAM_B_DBS_CTL_2	((UINT32P)(CAM3_BASE+0xC18))
#define CAM_B_DBS_SIGMA_2	((UINT32P)(CAM3_BASE+0xC1C))
#define CAM_B_DBS_YGN	((UINT32P)(CAM3_BASE+0xC20))
#define CAM_B_DBS_SL_Y12	((UINT32P)(CAM3_BASE+0xC24))
#define CAM_B_DBS_SL_Y34	((UINT32P)(CAM3_BASE+0xC28))
#define CAM_B_DBS_SL_G12	((UINT32P)(CAM3_BASE+0xC2C))
#define CAM_B_DBS_SL_G34	((UINT32P)(CAM3_BASE+0xC30))
#define CAM_B_SL2F_CEN	((UINT32P)(CAM3_BASE+0xC40))
#define CAM_B_SL2F_RR_CON0	((UINT32P)(CAM3_BASE+0xC44))
#define CAM_B_SL2F_RR_CON1	((UINT32P)(CAM3_BASE+0xC48))
#define CAM_B_SL2F_GAIN	((UINT32P)(CAM3_BASE+0xC4C))
#define CAM_B_SL2F_RZ	((UINT32P)(CAM3_BASE+0xC50))
#define CAM_B_SL2F_XOFF	((UINT32P)(CAM3_BASE+0xC54))
#define CAM_B_SL2F_YOFF	((UINT32P)(CAM3_BASE+0xC58))
#define CAM_B_SL2F_SLP_CON0	((UINT32P)(CAM3_BASE+0xC5C))
#define CAM_B_SL2F_SLP_CON1	((UINT32P)(CAM3_BASE+0xC60))
#define CAM_B_SL2F_SLP_CON2	((UINT32P)(CAM3_BASE+0xC64))
#define CAM_B_SL2F_SLP_CON3	((UINT32P)(CAM3_BASE+0xC68))
#define CAM_B_SL2F_SIZE	((UINT32P)(CAM3_BASE+0xC6C))
#define CAM_B_SL2J_CEN	((UINT32P)(CAM3_BASE+0xC80))
#define CAM_B_SL2J_RR_CON0	((UINT32P)(CAM3_BASE+0xC84))
#define CAM_B_SL2J_RR_CON1	((UINT32P)(CAM3_BASE+0xC88))
#define CAM_B_SL2J_GAIN	((UINT32P)(CAM3_BASE+0xC8C))
#define CAM_B_SL2J_RZ	((UINT32P)(CAM3_BASE+0xC90))
#define CAM_B_SL2J_XOFF	((UINT32P)(CAM3_BASE+0xC94))
#define CAM_B_SL2J_YOFF	((UINT32P)(CAM3_BASE+0xC98))
#define CAM_B_SL2J_SLP_CON0	((UINT32P)(CAM3_BASE+0xC9C))
#define CAM_B_SL2J_SLP_CON1	((UINT32P)(CAM3_BASE+0xCA0))
#define CAM_B_SL2J_SLP_CON2	((UINT32P)(CAM3_BASE+0xCA4))
#define CAM_B_SL2J_SLP_CON3	((UINT32P)(CAM3_BASE+0xCA8))
#define CAM_B_SL2J_SIZE	((UINT32P)(CAM3_BASE+0xCAC))
#define CAM_B_PCP_CROP_CON1	((UINT32P)(CAM3_BASE+0xCC0))
#define CAM_B_PCP_CROP_CON2	((UINT32P)(CAM3_BASE+0xCC4))
#define CAM_B_SGG2_PGN	((UINT32P)(CAM3_BASE+0xCD0))
#define CAM_B_SGG2_GMRC_1	((UINT32P)(CAM3_BASE+0xCD4))
#define CAM_B_SGG2_GMRC_2	((UINT32P)(CAM3_BASE+0xCD8))
#define CAM_B_PSB_CON	((UINT32P)(CAM3_BASE+0xCE0))
#define CAM_B_PSB_SIZE	((UINT32P)(CAM3_BASE+0xCE4))
#define CAM_B_QBN4_MODE	((UINT32P)(CAM3_BASE+0xD00))
#define CAM_B_PS_AWB_WIN_ORG	((UINT32P)(CAM3_BASE+0xD10))
#define CAM_B_PS_AWB_WIN_SIZE	((UINT32P)(CAM3_BASE+0xD14))
#define CAM_B_PS_AWB_WIN_PIT	((UINT32P)(CAM3_BASE+0xD18))
#define CAM_B_PS_AWB_WIN_NUM	((UINT32P)(CAM3_BASE+0xD1C))
#define CAM_B_PS_AWB_PIXEL_CNT0	((UINT32P)(CAM3_BASE+0xD20))
#define CAM_B_PS_AWB_PIXEL_CNT1	((UINT32P)(CAM3_BASE+0xD24))
#define CAM_B_PS_AWB_PIXEL_CNT2	((UINT32P)(CAM3_BASE+0xD28))
#define CAM_B_PS_AWB_PIXEL_CNT3	((UINT32P)(CAM3_BASE+0xD2C))
#define CAM_B_PS_AE_YCOEF0	((UINT32P)(CAM3_BASE+0xD30))
#define CAM_B_PS_AE_YCOEF1	((UINT32P)(CAM3_BASE+0xD34))
#define CAM_B_PSO_BASE_ADDR	((UINT32P)(CAM3_BASE+0xD80))
#define CAM_B_PSO_OFST_ADDR	((UINT32P)(CAM3_BASE+0xD88))
#define CAM_B_PSO_DRS	((UINT32P)(CAM3_BASE+0xD8C))
#define CAM_B_PSO_XSIZE	((UINT32P)(CAM3_BASE+0xD90))
#define CAM_B_PSO_YSIZE	((UINT32P)(CAM3_BASE+0xD94))
#define CAM_B_PSO_STRIDE	((UINT32P)(CAM3_BASE+0xD98))
#define CAM_B_PSO_CON	((UINT32P)(CAM3_BASE+0xD9C))
#define CAM_B_PSO_CON2	((UINT32P)(CAM3_BASE+0xDA0))
#define CAM_B_PSO_CON3	((UINT32P)(CAM3_BASE+0xDA4))
#define CAM_B_PSO_CON4	((UINT32P)(CAM3_BASE+0xDA8))
#define CAM_B_PSO_ERR_STAT	((UINT32P)(CAM3_BASE+0xDAC))
#define CAM_B_PSO_FH_SPARE_2	((UINT32P)(CAM3_BASE+0xDB0))
#define CAM_B_PSO_FH_SPARE_3	((UINT32P)(CAM3_BASE+0xDB4))
#define CAM_B_PSO_FH_SPARE_4	((UINT32P)(CAM3_BASE+0xDB8))
#define CAM_B_PSO_FH_SPARE_5	((UINT32P)(CAM3_BASE+0xDBC))
#define CAM_B_PSO_FH_SPARE_6	((UINT32P)(CAM3_BASE+0xDC0))
#define CAM_B_PSO_FH_SPARE_7	((UINT32P)(CAM3_BASE+0xDC4))
#define CAM_B_PSO_FH_SPARE_8	((UINT32P)(CAM3_BASE+0xDC8))
#define CAM_B_PSO_FH_SPARE_9	((UINT32P)(CAM3_BASE+0xDCC))
#define CAM_B_PSO_FH_SPARE_10	((UINT32P)(CAM3_BASE+0xDD0))
#define CAM_B_PSO_FH_SPARE_11	((UINT32P)(CAM3_BASE+0xDD4))
#define CAM_B_PSO_FH_SPARE_12	((UINT32P)(CAM3_BASE+0xDD8))
#define CAM_B_PSO_FH_SPARE_13	((UINT32P)(CAM3_BASE+0xDDC))
#define CAM_B_PSO_FH_SPARE_14	((UINT32P)(CAM3_BASE+0xDE0))
#define CAM_B_PSO_FH_SPARE_15	((UINT32P)(CAM3_BASE+0xDE4))
#define CAM_B_PSO_FH_SPARE_16	((UINT32P)(CAM3_BASE+0xDE8))
#define CAM_B_DMA_FRAME_HEADER_EN	((UINT32P)(CAM3_BASE+0xE00))
#define CAM_B_IMGO_FH_BASE_ADDR	((UINT32P)(CAM3_BASE+0xE04))
#define CAM_B_RRZO_FH_BASE_ADDR	((UINT32P)(CAM3_BASE+0xE08))
#define CAM_B_AAO_FH_BASE_ADDR	((UINT32P)(CAM3_BASE+0xE0C))
#define CAM_B_AFO_FH_BASE_ADDR	((UINT32P)(CAM3_BASE+0xE10))
#define CAM_B_LCSO_FH_BASE_ADDR	((UINT32P)(CAM3_BASE+0xE14))
#define CAM_B_UFEO_FH_BASE_ADDR	((UINT32P)(CAM3_BASE+0xE18))
#define CAM_B_PDO_FH_BASE_ADDR	((UINT32P)(CAM3_BASE+0xE1C))
#define CAM_B_PSO_FH_BASE_ADDR	((UINT32P)(CAM3_BASE+0xE20))
#define CAM_B_IMGO_FH_SPARE_2	((UINT32P)(CAM3_BASE+0xE30))
#define CAM_B_IMGO_FH_SPARE_3	((UINT32P)(CAM3_BASE+0xE34))
#define CAM_B_IMGO_FH_SPARE_4	((UINT32P)(CAM3_BASE+0xE38))
#define CAM_B_IMGO_FH_SPARE_5	((UINT32P)(CAM3_BASE+0xE3C))
#define CAM_B_IMGO_FH_SPARE_6	((UINT32P)(CAM3_BASE+0xE40))
#define CAM_B_IMGO_FH_SPARE_7	((UINT32P)(CAM3_BASE+0xE44))
#define CAM_B_IMGO_FH_SPARE_8	((UINT32P)(CAM3_BASE+0xE48))
#define CAM_B_IMGO_FH_SPARE_9	((UINT32P)(CAM3_BASE+0xE4C))
#define CAM_B_IMGO_FH_SPARE_10	((UINT32P)(CAM3_BASE+0xE50))
#define CAM_B_IMGO_FH_SPARE_11	((UINT32P)(CAM3_BASE+0xE54))
#define CAM_B_IMGO_FH_SPARE_12	((UINT32P)(CAM3_BASE+0xE58))
#define CAM_B_IMGO_FH_SPARE_13	((UINT32P)(CAM3_BASE+0xE5C))
#define CAM_B_IMGO_FH_SPARE_14	((UINT32P)(CAM3_BASE+0xE60))
#define CAM_B_IMGO_FH_SPARE_15	((UINT32P)(CAM3_BASE+0xE64))
#define CAM_B_IMGO_FH_SPARE_16	((UINT32P)(CAM3_BASE+0xE68))
#define CAM_B_RRZO_FH_SPARE_2	((UINT32P)(CAM3_BASE+0xE70))
#define CAM_B_RRZO_FH_SPARE_3	((UINT32P)(CAM3_BASE+0xE74))
#define CAM_B_RRZO_FH_SPARE_4	((UINT32P)(CAM3_BASE+0xE78))
#define CAM_B_RRZO_FH_SPARE_5	((UINT32P)(CAM3_BASE+0xE7C))
#define CAM_B_RRZO_FH_SPARE_6	((UINT32P)(CAM3_BASE+0xE80))
#define CAM_B_RRZO_FH_SPARE_7	((UINT32P)(CAM3_BASE+0xE84))
#define CAM_B_RRZO_FH_SPARE_8	((UINT32P)(CAM3_BASE+0xE88))
#define CAM_B_RRZO_FH_SPARE_9	((UINT32P)(CAM3_BASE+0xE8C))
#define CAM_B_RRZO_FH_SPARE_10	((UINT32P)(CAM3_BASE+0xE90))
#define CAM_B_RRZO_FH_SPARE_11	((UINT32P)(CAM3_BASE+0xE94))
#define CAM_B_RRZO_FH_SPARE_12	((UINT32P)(CAM3_BASE+0xE98))
#define CAM_B_RRZO_FH_SPARE_13	((UINT32P)(CAM3_BASE+0xE9C))
#define CAM_B_RRZO_FH_SPARE_14	((UINT32P)(CAM3_BASE+0xEA0))
#define CAM_B_RRZO_FH_SPARE_15	((UINT32P)(CAM3_BASE+0xEA4))
#define CAM_B_RRZO_FH_SPARE_16	((UINT32P)(CAM3_BASE+0xEA8))
#define CAM_B_AAO_FH_SPARE_2	((UINT32P)(CAM3_BASE+0xEB0))
#define CAM_B_AAO_FH_SPARE_3	((UINT32P)(CAM3_BASE+0xEB4))
#define CAM_B_AAO_FH_SPARE_4	((UINT32P)(CAM3_BASE+0xEB8))
#define CAM_B_AAO_FH_SPARE_5	((UINT32P)(CAM3_BASE+0xEBC))
#define CAM_B_AAO_FH_SPARE_6	((UINT32P)(CAM3_BASE+0xEC0))
#define CAM_B_AAO_FH_SPARE_7	((UINT32P)(CAM3_BASE+0xEC4))
#define CAM_B_AAO_FH_SPARE_8	((UINT32P)(CAM3_BASE+0xEC8))
#define CAM_B_AAO_FH_SPARE_9	((UINT32P)(CAM3_BASE+0xECC))
#define CAM_B_AAO_FH_SPARE_10	((UINT32P)(CAM3_BASE+0xED0))
#define CAM_B_AAO_FH_SPARE_11	((UINT32P)(CAM3_BASE+0xED4))
#define CAM_B_AAO_FH_SPARE_12	((UINT32P)(CAM3_BASE+0xED8))
#define CAM_B_AAO_FH_SPARE_13	((UINT32P)(CAM3_BASE+0xEDC))
#define CAM_B_AAO_FH_SPARE_14	((UINT32P)(CAM3_BASE+0xEE0))
#define CAM_B_AAO_FH_SPARE_15	((UINT32P)(CAM3_BASE+0xEE4))
#define CAM_B_AAO_FH_SPARE_16	((UINT32P)(CAM3_BASE+0xEE8))
#define CAM_B_AFO_FH_SPARE_2	((UINT32P)(CAM3_BASE+0xEF0))
#define CAM_B_AFO_FH_SPARE_3	((UINT32P)(CAM3_BASE+0xEF4))
#define CAM_B_AFO_FH_SPARE_4	((UINT32P)(CAM3_BASE+0xEF8))
#define CAM_B_AFO_FH_SPARE_5	((UINT32P)(CAM3_BASE+0xEFC))
#define CAM_B_AFO_FH_SPARE_6	((UINT32P)(CAM3_BASE+0xF00))
#define CAM_B_AFO_FH_SPARE_7	((UINT32P)(CAM3_BASE+0xF04))
#define CAM_B_AFO_FH_SPARE_8	((UINT32P)(CAM3_BASE+0xF08))
#define CAM_B_AFO_FH_SPARE_9	((UINT32P)(CAM3_BASE+0xF0C))
#define CAM_B_AFO_FH_SPARE_10	((UINT32P)(CAM3_BASE+0xF10))
#define CAM_B_AFO_FH_SPARE_11	((UINT32P)(CAM3_BASE+0xF14))
#define CAM_B_AFO_FH_SPARE_12	((UINT32P)(CAM3_BASE+0xF18))
#define CAM_B_AFO_FH_SPARE_13	((UINT32P)(CAM3_BASE+0xF1C))
#define CAM_B_AFO_FH_SPARE_14	((UINT32P)(CAM3_BASE+0xF20))
#define CAM_B_AFO_FH_SPARE_15	((UINT32P)(CAM3_BASE+0xF24))
#define CAM_B_AFO_FH_SPARE_16	((UINT32P)(CAM3_BASE+0xF28))
#define CAM_B_LCSO_FH_SPARE_2	((UINT32P)(CAM3_BASE+0xF30))
#define CAM_B_LCSO_FH_SPARE_3	((UINT32P)(CAM3_BASE+0xF34))
#define CAM_B_LCSO_FH_SPARE_4	((UINT32P)(CAM3_BASE+0xF38))
#define CAM_B_LCSO_FH_SPARE_5	((UINT32P)(CAM3_BASE+0xF3C))
#define CAM_B_LCSO_FH_SPARE_6	((UINT32P)(CAM3_BASE+0xF40))
#define CAM_B_LCSO_FH_SPARE_7	((UINT32P)(CAM3_BASE+0xF44))
#define CAM_B_LCSO_FH_SPARE_8	((UINT32P)(CAM3_BASE+0xF48))
#define CAM_B_LCSO_FH_SPARE_9	((UINT32P)(CAM3_BASE+0xF4C))
#define CAM_B_LCSO_FH_SPARE_10	((UINT32P)(CAM3_BASE+0xF50))
#define CAM_B_LCSO_FH_SPARE_11	((UINT32P)(CAM3_BASE+0xF54))
#define CAM_B_LCSO_FH_SPARE_12	((UINT32P)(CAM3_BASE+0xF58))
#define CAM_B_LCSO_FH_SPARE_13	((UINT32P)(CAM3_BASE+0xF5C))
#define CAM_B_LCSO_FH_SPARE_14	((UINT32P)(CAM3_BASE+0xF60))
#define CAM_B_LCSO_FH_SPARE_15	((UINT32P)(CAM3_BASE+0xF64))
#define CAM_B_LCSO_FH_SPARE_16	((UINT32P)(CAM3_BASE+0xF68))
#define CAM_B_UFEO_FH_SPARE_2	((UINT32P)(CAM3_BASE+0xF70))
#define CAM_B_UFEO_FH_SPARE_3	((UINT32P)(CAM3_BASE+0xF74))
#define CAM_B_UFEO_FH_SPARE_4	((UINT32P)(CAM3_BASE+0xF78))
#define CAM_B_UFEO_FH_SPARE_5	((UINT32P)(CAM3_BASE+0xF7C))
#define CAM_B_UFEO_FH_SPARE_6	((UINT32P)(CAM3_BASE+0xF80))
#define CAM_B_UFEO_FH_SPARE_7	((UINT32P)(CAM3_BASE+0xF84))
#define CAM_B_UFEO_FH_SPARE_8	((UINT32P)(CAM3_BASE+0xF88))
#define CAM_B_UFEO_FH_SPARE_9	((UINT32P)(CAM3_BASE+0xF8C))
#define CAM_B_UFEO_FH_SPARE_10	((UINT32P)(CAM3_BASE+0xF90))
#define CAM_B_UFEO_FH_SPARE_11	((UINT32P)(CAM3_BASE+0xF94))
#define CAM_B_UFEO_FH_SPARE_12	((UINT32P)(CAM3_BASE+0xF98))
#define CAM_B_UFEO_FH_SPARE_13	((UINT32P)(CAM3_BASE+0xF9C))
#define CAM_B_UFEO_FH_SPARE_14	((UINT32P)(CAM3_BASE+0xFA0))
#define CAM_B_UFEO_FH_SPARE_15	((UINT32P)(CAM3_BASE+0xFA4))
#define CAM_B_UFEO_FH_SPARE_16	((UINT32P)(CAM3_BASE+0xFA8))
#define CAM_B_PDO_FH_SPARE_2	((UINT32P)(CAM3_BASE+0xFB0))
#define CAM_B_PDO_FH_SPARE_3	((UINT32P)(CAM3_BASE+0xFB4))
#define CAM_B_PDO_FH_SPARE_4	((UINT32P)(CAM3_BASE+0xFB8))
#define CAM_B_PDO_FH_SPARE_5	((UINT32P)(CAM3_BASE+0xFBC))
#define CAM_B_PDO_FH_SPARE_6	((UINT32P)(CAM3_BASE+0xFC0))
#define CAM_B_PDO_FH_SPARE_7	((UINT32P)(CAM3_BASE+0xFC4))
#define CAM_B_PDO_FH_SPARE_8	((UINT32P)(CAM3_BASE+0xFC8))
#define CAM_B_PDO_FH_SPARE_9	((UINT32P)(CAM3_BASE+0xFCC))
#define CAM_B_PDO_FH_SPARE_10	((UINT32P)(CAM3_BASE+0xFD0))
#define CAM_B_PDO_FH_SPARE_11	((UINT32P)(CAM3_BASE+0xFD4))
#define CAM_B_PDO_FH_SPARE_12	((UINT32P)(CAM3_BASE+0xFD8))
#define CAM_B_PDO_FH_SPARE_13	((UINT32P)(CAM3_BASE+0xFDC))
#define CAM_B_PDO_FH_SPARE_14	((UINT32P)(CAM3_BASE+0xFE0))
#define CAM_B_PDO_FH_SPARE_15	((UINT32P)(CAM3_BASE+0xFE4))
#define CAM_B_PDO_FH_SPARE_16	((UINT32P)(CAM3_BASE+0xFE8))

// APB Module cam4
#define CAM4_BASE (0x18006000)
#define CAM_C_CTL_START	((UINT32P)(CAM4_BASE+0x000))
#define CAM_C_CTL_EN	((UINT32P)(CAM4_BASE+0x004))
#define CAM_C_CTL_DMA_EN	((UINT32P)(CAM4_BASE+0x008))
#define CAM_C_CTL_FMT_SEL	((UINT32P)(CAM4_BASE+0x00C))
#define CAM_C_CTL_SEL	((UINT32P)(CAM4_BASE+0x010))
#define CAM_C_CTL_MISC	((UINT32P)(CAM4_BASE+0x014))
#define CAM_C_CTL_RAW_INT_EN	((UINT32P)(CAM4_BASE+0x020))
#define CAM_C_CTL_RAW_INT_STATUS	((UINT32P)(CAM4_BASE+0x024))
#define CAM_C_CTL_RAW_INT_STATUSX	((UINT32P)(CAM4_BASE+0x028))
#define CAM_C_CTL_RAW_INT2_EN	((UINT32P)(CAM4_BASE+0x030))
#define CAM_C_CTL_RAW_INT2_STATUS	((UINT32P)(CAM4_BASE+0x034))
#define CAM_C_CTL_RAW_INT2_STATUSX	((UINT32P)(CAM4_BASE+0x038))
#define CAM_C_CTL_SW_CTL	((UINT32P)(CAM4_BASE+0x040))
#define CAM_C_CTL_AB_DONE_SEL	((UINT32P)(CAM4_BASE+0x044))
#define CAM_C_CTL_CD_DONE_SEL	((UINT32P)(CAM4_BASE+0x048))
#define CAM_C_CTL_UNI_DONE_SEL	((UINT32P)(CAM4_BASE+0x04C))
#define CAM_C_CTL_SPARE0	((UINT32P)(CAM4_BASE+0x050))
#define CAM_C_CTL_SPARE1	((UINT32P)(CAM4_BASE+0x054))
#define CAM_C_CTL_SPARE2	((UINT32P)(CAM4_BASE+0x058))
#define CAM_C_CTL_SW_PASS1_DONE	((UINT32P)(CAM4_BASE+0x05C))
#define CAM_C_CTL_FBC_RCNT_INC	((UINT32P)(CAM4_BASE+0x060))
#define CAM_C_CTL_DBG_SET	((UINT32P)(CAM4_BASE+0x070))
#define CAM_C_CTL_DBG_PORT	((UINT32P)(CAM4_BASE+0x074))
#define CAM_C_CTL_DATE_CODE	((UINT32P)(CAM4_BASE+0x078))
#define CAM_C_CTL_PROJ_CODE	((UINT32P)(CAM4_BASE+0x07C))
#define CAM_C_CTL_RAW_DCM_DIS	((UINT32P)(CAM4_BASE+0x080))
#define CAM_C_CTL_DMA_DCM_DIS	((UINT32P)(CAM4_BASE+0x084))
#define CAM_C_CTL_TOP_DCM_DIS	((UINT32P)(CAM4_BASE+0x088))
#define CAM_C_CTL_RAW_DCM_STATUS	((UINT32P)(CAM4_BASE+0x090))
#define CAM_C_CTL_DMA_DCM_STATUS	((UINT32P)(CAM4_BASE+0x094))
#define CAM_C_CTL_TOP_DCM_STATUS	((UINT32P)(CAM4_BASE+0x098))
#define CAM_C_CTL_RAW_REQ_STATUS	((UINT32P)(CAM4_BASE+0x0A0))
#define CAM_C_CTL_DMA_REQ_STATUS	((UINT32P)(CAM4_BASE+0x0A4))
#define CAM_C_CTL_RAW_RDY_STATUS	((UINT32P)(CAM4_BASE+0x0A8))
#define CAM_C_CTL_DMA_RDY_STATUS	((UINT32P)(CAM4_BASE+0x0AC))
#define CAM_C_CTL_RAW_CCU_INT_EN	((UINT32P)(CAM4_BASE+0x0B0))
#define CAM_C_CTL_RAW_CCU_INT_STATUS	((UINT32P)(CAM4_BASE+0x0B4))
#define CAM_C_CTL_RAW_CCU_INT2_EN	((UINT32P)(CAM4_BASE+0x0B8))
#define CAM_C_CTL_RAW_CCU_INT2_STATUS	((UINT32P)(CAM4_BASE+0x0BC))
#define CAM_C_FBC_IMGO_CTL1	((UINT32P)(CAM4_BASE+0x110))
#define CAM_C_FBC_IMGO_CTL2	((UINT32P)(CAM4_BASE+0x114))
#define CAM_C_FBC_RRZO_CTL1	((UINT32P)(CAM4_BASE+0x118))
#define CAM_C_FBC_RRZO_CTL2	((UINT32P)(CAM4_BASE+0x11C))
#define CAM_C_FBC_UFEO_CTL1	((UINT32P)(CAM4_BASE+0x120))
#define CAM_C_FBC_UFEO_CTL2	((UINT32P)(CAM4_BASE+0x124))
#define CAM_C_FBC_LCSO_CTL1	((UINT32P)(CAM4_BASE+0x128))
#define CAM_C_FBC_LCSO_CTL2	((UINT32P)(CAM4_BASE+0x12C))
#define CAM_C_FBC_AFO_CTL1	((UINT32P)(CAM4_BASE+0x130))
#define CAM_C_FBC_AFO_CTL2	((UINT32P)(CAM4_BASE+0x134))
#define CAM_C_FBC_AAO_CTL1	((UINT32P)(CAM4_BASE+0x138))
#define CAM_C_FBC_AAO_CTL2	((UINT32P)(CAM4_BASE+0x13C))
#define CAM_C_FBC_PDO_CTL1	((UINT32P)(CAM4_BASE+0x140))
#define CAM_C_FBC_PDO_CTL2	((UINT32P)(CAM4_BASE+0x144))
#define CAM_C_CQ_EN	((UINT32P)(CAM4_BASE+0x160))
#define CAM_C_CQ_THR0_CTL	((UINT32P)(CAM4_BASE+0x164))
#define CAM_C_CQ_THR0_BASEADDR	((UINT32P)(CAM4_BASE+0x168))
#define CAM_C_CQ_THR0_DESC_SIZE	((UINT32P)(CAM4_BASE+0x170))
#define CAM_C_CQ_THR1_CTL	((UINT32P)(CAM4_BASE+0x17C))
#define CAM_C_CQ_THR1_BASEADDR	((UINT32P)(CAM4_BASE+0x180))
#define CAM_C_CQ_THR1_DESC_SIZE	((UINT32P)(CAM4_BASE+0x184))
#define CAM_C_CQ_THR2_CTL	((UINT32P)(CAM4_BASE+0x188))
#define CAM_C_CQ_THR2_BASEADDR	((UINT32P)(CAM4_BASE+0x18C))
#define CAM_C_CQ_THR2_DESC_SIZE	((UINT32P)(CAM4_BASE+0x190))
#define CAM_C_CQ_THR3_CTL	((UINT32P)(CAM4_BASE+0x194))
#define CAM_C_CQ_THR3_BASEADDR	((UINT32P)(CAM4_BASE+0x198))
#define CAM_C_CQ_THR3_DESC_SIZE	((UINT32P)(CAM4_BASE+0x19C))
#define CAM_C_CQ_THR4_CTL	((UINT32P)(CAM4_BASE+0x1A0))
#define CAM_C_CQ_THR4_BASEADDR	((UINT32P)(CAM4_BASE+0x1A4))
#define CAM_C_CQ_THR4_DESC_SIZE	((UINT32P)(CAM4_BASE+0x1A8))
#define CAM_C_CQ_THR5_CTL	((UINT32P)(CAM4_BASE+0x1AC))
#define CAM_C_CQ_THR5_BASEADDR	((UINT32P)(CAM4_BASE+0x1B0))
#define CAM_C_CQ_THR5_DESC_SIZE	((UINT32P)(CAM4_BASE+0x1B4))
#define CAM_C_CQ_THR6_CTL	((UINT32P)(CAM4_BASE+0x1B8))
#define CAM_C_CQ_THR6_BASEADDR	((UINT32P)(CAM4_BASE+0x1BC))
#define CAM_C_CQ_THR6_DESC_SIZE	((UINT32P)(CAM4_BASE+0x1C0))
#define CAM_C_CQ_THR7_CTL	((UINT32P)(CAM4_BASE+0x1C4))
#define CAM_C_CQ_THR7_BASEADDR	((UINT32P)(CAM4_BASE+0x1C8))
#define CAM_C_CQ_THR7_DESC_SIZE	((UINT32P)(CAM4_BASE+0x1CC))
#define CAM_C_CQ_THR8_CTL	((UINT32P)(CAM4_BASE+0x1D0))
#define CAM_C_CQ_THR8_BASEADDR	((UINT32P)(CAM4_BASE+0x1D4))
#define CAM_C_CQ_THR8_DESC_SIZE	((UINT32P)(CAM4_BASE+0x1D8))
#define CAM_C_CQ_THR9_CTL	((UINT32P)(CAM4_BASE+0x1DC))
#define CAM_C_CQ_THR9_BASEADDR	((UINT32P)(CAM4_BASE+0x1E0))
#define CAM_C_CQ_THR9_DESC_SIZE	((UINT32P)(CAM4_BASE+0x1E4))
#define CAM_C_CQ_THR10_CTL	((UINT32P)(CAM4_BASE+0x1E8))
#define CAM_C_CQ_THR10_BASEADDR	((UINT32P)(CAM4_BASE+0x1EC))
#define CAM_C_CQ_THR10_DESC_SIZE	((UINT32P)(CAM4_BASE+0x1F0))
#define CAM_C_DMA_SOFT_RSTSTAT	((UINT32P)(CAM4_BASE+0x200))
#define CAM_C_CQ0I_BASE_ADDR	((UINT32P)(CAM4_BASE+0x204))
#define CAM_C_CQ0I_XSIZE	((UINT32P)(CAM4_BASE+0x208))
#define CAM_C_VERTICAL_FLIP_EN	((UINT32P)(CAM4_BASE+0x20C))
#define CAM_C_DMA_SOFT_RESET	((UINT32P)(CAM4_BASE+0x210))
#define CAM_C_LAST_ULTRA_EN	((UINT32P)(CAM4_BASE+0x214))
#define CAM_C_SPECIAL_FUN_EN	((UINT32P)(CAM4_BASE+0x218))
#define CAM_C_IMGO_BASE_ADDR	((UINT32P)(CAM4_BASE+0x220))
#define CAM_C_IMGO_BASE_ADDR_2	((UINT32P)(CAM4_BASE+0x224))
#define CAM_C_IMGO_OFST_ADDR	((UINT32P)(CAM4_BASE+0x228))
#define CAM_C_IMGO_OFST_ADDR_2	((UINT32P)(CAM4_BASE+0x22C))
#define CAM_C_IMGO_XSIZE	((UINT32P)(CAM4_BASE+0x230))
#define CAM_C_IMGO_YSIZE	((UINT32P)(CAM4_BASE+0x234))
#define CAM_C_IMGO_STRIDE	((UINT32P)(CAM4_BASE+0x238))
#define CAM_C_IMGO_CON	((UINT32P)(CAM4_BASE+0x23C))
#define CAM_C_IMGO_CON2	((UINT32P)(CAM4_BASE+0x240))
#define CAM_C_IMGO_CON3	((UINT32P)(CAM4_BASE+0x244))
#define CAM_C_IMGO_CROP	((UINT32P)(CAM4_BASE+0x248))
#define CAM_C_RRZO_BASE_ADDR	((UINT32P)(CAM4_BASE+0x250))
#define CAM_C_RRZO_BASE_ADDR_2	((UINT32P)(CAM4_BASE+0x254))
#define CAM_C_RRZO_OFST_ADDR	((UINT32P)(CAM4_BASE+0x258))
#define CAM_C_RRZO_OFST_ADDR_2	((UINT32P)(CAM4_BASE+0x25C))
#define CAM_C_RRZO_XSIZE	((UINT32P)(CAM4_BASE+0x260))
#define CAM_C_RRZO_YSIZE	((UINT32P)(CAM4_BASE+0x264))
#define CAM_C_RRZO_STRIDE	((UINT32P)(CAM4_BASE+0x268))
#define CAM_C_RRZO_CON	((UINT32P)(CAM4_BASE+0x26C))
#define CAM_C_RRZO_CON2	((UINT32P)(CAM4_BASE+0x270))
#define CAM_C_RRZO_CON3	((UINT32P)(CAM4_BASE+0x274))
#define CAM_C_RRZO_CROP	((UINT32P)(CAM4_BASE+0x278))
#define CAM_C_AAO_BASE_ADDR	((UINT32P)(CAM4_BASE+0x280))
#define CAM_C_AAO_BASE_ADDR_2	((UINT32P)(CAM4_BASE+0x284))
#define CAM_C_AAO_OFST_ADDR	((UINT32P)(CAM4_BASE+0x288))
#define CAM_C_AAO_OFST_ADDR_2	((UINT32P)(CAM4_BASE+0x28C))
#define CAM_C_AAO_XSIZE	((UINT32P)(CAM4_BASE+0x290))
#define CAM_C_AAO_YSIZE	((UINT32P)(CAM4_BASE+0x294))
#define CAM_C_AAO_STRIDE	((UINT32P)(CAM4_BASE+0x298))
#define CAM_C_AAO_CON	((UINT32P)(CAM4_BASE+0x29C))
#define CAM_C_AAO_CON2	((UINT32P)(CAM4_BASE+0x2A0))
#define CAM_C_AAO_CON3	((UINT32P)(CAM4_BASE+0x2A4))
#define CAM_C_AFO_BASE_ADDR	((UINT32P)(CAM4_BASE+0x2B0))
#define CAM_C_AFO_BASE_ADDR_2	((UINT32P)(CAM4_BASE+0x2B4))
#define CAM_C_AFO_OFST_ADDR	((UINT32P)(CAM4_BASE+0x2B8))
#define CAM_C_AFO_OFST_ADDR_2	((UINT32P)(CAM4_BASE+0x2BC))
#define CAM_C_AFO_XSIZE	((UINT32P)(CAM4_BASE+0x2C0))
#define CAM_C_AFO_YSIZE	((UINT32P)(CAM4_BASE+0x2C4))
#define CAM_C_AFO_STRIDE	((UINT32P)(CAM4_BASE+0x2C8))
#define CAM_C_AFO_CON	((UINT32P)(CAM4_BASE+0x2CC))
#define CAM_C_AFO_CON2	((UINT32P)(CAM4_BASE+0x2D0))
#define CAM_C_AFO_CON3	((UINT32P)(CAM4_BASE+0x2D4))
#define CAM_C_LCSO_BASE_ADDR	((UINT32P)(CAM4_BASE+0x2E0))
#define CAM_C_LCSO_BASE_ADDR_2	((UINT32P)(CAM4_BASE+0x2E4))
#define CAM_C_LCSO_OFST_ADDR	((UINT32P)(CAM4_BASE+0x2E8))
#define CAM_C_LCSO_OFST_ADDR_2	((UINT32P)(CAM4_BASE+0x2EC))
#define CAM_C_LCSO_XSIZE	((UINT32P)(CAM4_BASE+0x2F0))
#define CAM_C_LCSO_YSIZE	((UINT32P)(CAM4_BASE+0x2F4))
#define CAM_C_LCSO_STRIDE	((UINT32P)(CAM4_BASE+0x2F8))
#define CAM_C_LCSO_CON	((UINT32P)(CAM4_BASE+0x2FC))
#define CAM_C_LCSO_CON2	((UINT32P)(CAM4_BASE+0x300))
#define CAM_C_LCSO_CON3	((UINT32P)(CAM4_BASE+0x304))
#define CAM_C_UFEO_BASE_ADDR	((UINT32P)(CAM4_BASE+0x310))
#define CAM_C_UFEO_BASE_ADDR_2	((UINT32P)(CAM4_BASE+0x314))
#define CAM_C_UFEO_OFST_ADDR	((UINT32P)(CAM4_BASE+0x318))
#define CAM_C_UFEO_OFST_ADDR_2	((UINT32P)(CAM4_BASE+0x31C))
#define CAM_C_UFEO_XSIZE	((UINT32P)(CAM4_BASE+0x320))
#define CAM_C_UFEO_YSIZE	((UINT32P)(CAM4_BASE+0x324))
#define CAM_C_UFEO_STRIDE	((UINT32P)(CAM4_BASE+0x328))
#define CAM_C_UFEO_CON	((UINT32P)(CAM4_BASE+0x32C))
#define CAM_C_UFEO_CON2	((UINT32P)(CAM4_BASE+0x330))
#define CAM_C_UFEO_CON3	((UINT32P)(CAM4_BASE+0x334))
#define CAM_C_PDO_BASE_ADDR	((UINT32P)(CAM4_BASE+0x340))
#define CAM_C_PDO_BASE_ADDR_2	((UINT32P)(CAM4_BASE+0x344))
#define CAM_C_PDO_OFST_ADDR	((UINT32P)(CAM4_BASE+0x348))
#define CAM_C_PDO_OFST_ADDR_2	((UINT32P)(CAM4_BASE+0x34C))
#define CAM_C_PDO_XSIZE	((UINT32P)(CAM4_BASE+0x350))
#define CAM_C_PDO_YSIZE	((UINT32P)(CAM4_BASE+0x354))
#define CAM_C_PDO_STRIDE	((UINT32P)(CAM4_BASE+0x358))
#define CAM_C_PDO_CON	((UINT32P)(CAM4_BASE+0x35C))
#define CAM_C_PDO_CON2	((UINT32P)(CAM4_BASE+0x360))
#define CAM_C_PDO_CON3	((UINT32P)(CAM4_BASE+0x364))
#define CAM_C_BPCI_BASE_ADDR	((UINT32P)(CAM4_BASE+0x370))
#define CAM_C_BPCI_BASE_ADDR_2	((UINT32P)(CAM4_BASE+0x374))
#define CAM_C_BPCI_OFST_ADDR	((UINT32P)(CAM4_BASE+0x378))
#define CAM_C_BPCI_OFST_ADDR_2	((UINT32P)(CAM4_BASE+0x37C))
#define CAM_C_BPCI_XSIZE	((UINT32P)(CAM4_BASE+0x380))
#define CAM_C_BPCI_YSIZE	((UINT32P)(CAM4_BASE+0x384))
#define CAM_C_BPCI_STRIDE	((UINT32P)(CAM4_BASE+0x388))
#define CAM_C_BPCI_CON	((UINT32P)(CAM4_BASE+0x38C))
#define CAM_C_BPCI_CON2	((UINT32P)(CAM4_BASE+0x390))
#define CAM_C_BPCI_CON3	((UINT32P)(CAM4_BASE+0x394))
#define CAM_C_CACI_BASE_ADDR	((UINT32P)(CAM4_BASE+0x3A0))
#define CAM_C_CACI_BASE_ADDR_2	((UINT32P)(CAM4_BASE+0x3A4))
#define CAM_C_CACI_OFST_ADDR	((UINT32P)(CAM4_BASE+0x3A8))
#define CAM_C_CACI_OFST_ADDR_2	((UINT32P)(CAM4_BASE+0x3AC))
#define CAM_C_CACI_XSIZE	((UINT32P)(CAM4_BASE+0x3B0))
#define CAM_C_CACI_YSIZE	((UINT32P)(CAM4_BASE+0x3B4))
#define CAM_C_CACI_STRIDE	((UINT32P)(CAM4_BASE+0x3B8))
#define CAM_C_CACI_CON	((UINT32P)(CAM4_BASE+0x3BC))
#define CAM_C_CACI_CON2	((UINT32P)(CAM4_BASE+0x3C0))
#define CAM_C_CACI_CON3	((UINT32P)(CAM4_BASE+0x3C4))
#define CAM_C_LSCI_BASE_ADDR	((UINT32P)(CAM4_BASE+0x3D0))
#define CAM_C_LSCI_BASE_ADDR_2	((UINT32P)(CAM4_BASE+0x3D4))
#define CAM_C_LSCI_OFST_ADDR	((UINT32P)(CAM4_BASE+0x3D8))
#define CAM_C_LSCI_OFST_ADDR_2	((UINT32P)(CAM4_BASE+0x3DC))
#define CAM_C_LSCI_XSIZE	((UINT32P)(CAM4_BASE+0x3E0))
#define CAM_C_LSCI_YSIZE	((UINT32P)(CAM4_BASE+0x3E4))
#define CAM_C_LSCI_STRIDE	((UINT32P)(CAM4_BASE+0x3E8))
#define CAM_C_LSCI_CON	((UINT32P)(CAM4_BASE+0x3EC))
#define CAM_C_LSCI_CON2	((UINT32P)(CAM4_BASE+0x3F0))
#define CAM_C_LSCI_CON3	((UINT32P)(CAM4_BASE+0x3F4))
#define CAM_C_DMA_ERR_CTRL	((UINT32P)(CAM4_BASE+0x440))
#define CAM_C_IMGO_ERR_STAT	((UINT32P)(CAM4_BASE+0x444))
#define CAM_C_RRZO_ERR_STAT	((UINT32P)(CAM4_BASE+0x448))
#define CAM_C_AAO_ERR_STAT	((UINT32P)(CAM4_BASE+0x44C))
#define CAM_C_AFO_ERR_STAT	((UINT32P)(CAM4_BASE+0x450))
#define CAM_C_LCSO_ERR_STAT	((UINT32P)(CAM4_BASE+0x454))
#define CAM_C_UFEO_ERR_STAT	((UINT32P)(CAM4_BASE+0x458))
#define CAM_C_PDO_ERR_STAT	((UINT32P)(CAM4_BASE+0x45C))
#define CAM_C_BPCI_ERR_STAT	((UINT32P)(CAM4_BASE+0x460))
#define CAM_C_CACI_ERR_STAT	((UINT32P)(CAM4_BASE+0x464))
#define CAM_C_LSCI_ERR_STAT	((UINT32P)(CAM4_BASE+0x468))
#define CAM_C_DMA_DEBUG_ADDR	((UINT32P)(CAM4_BASE+0x46C))
#define CAM_C_DMA_RSV1	((UINT32P)(CAM4_BASE+0x470))
#define CAM_C_DMA_RSV2	((UINT32P)(CAM4_BASE+0x474))
#define CAM_C_DMA_RSV3	((UINT32P)(CAM4_BASE+0x478))
#define CAM_C_DMA_RSV4	((UINT32P)(CAM4_BASE+0x47C))
#define CAM_C_DMA_RSV5	((UINT32P)(CAM4_BASE+0x480))
#define CAM_C_DMA_RSV6	((UINT32P)(CAM4_BASE+0x484))
#define CAM_C_DMA_DEBUG_SEL	((UINT32P)(CAM4_BASE+0x488))
#define CAM_C_DMA_BW_SELF_TEST	((UINT32P)(CAM4_BASE+0x48C))
#define CAM_C_TG_SEN_MODE	((UINT32P)(CAM4_BASE+0x500))
#define CAM_C_TG_VF_CON	((UINT32P)(CAM4_BASE+0x504))
#define CAM_C_TG_SEN_GRAB_PXL	((UINT32P)(CAM4_BASE+0x508))
#define CAM_C_TG_SEN_GRAB_LIN	((UINT32P)(CAM4_BASE+0x50C))
#define CAM_C_TG_PATH_CFG	((UINT32P)(CAM4_BASE+0x510))
#define CAM_C_TG_MEMIN_CTL	((UINT32P)(CAM4_BASE+0x514))
#define CAM_C_TG_INT1	((UINT32P)(CAM4_BASE+0x518))
#define CAM_C_TG_INT2	((UINT32P)(CAM4_BASE+0x51C))
#define CAM_C_TG_SOF_CNT	((UINT32P)(CAM4_BASE+0x520))
#define CAM_C_TG_SOT_CNT	((UINT32P)(CAM4_BASE+0x524))
#define CAM_C_TG_EOT_CNT	((UINT32P)(CAM4_BASE+0x528))
#define CAM_C_TG_ERR_CTL	((UINT32P)(CAM4_BASE+0x52C))
#define CAM_C_TG_DAT_NO	((UINT32P)(CAM4_BASE+0x530))
#define CAM_C_TG_FRM_CNT_ST	((UINT32P)(CAM4_BASE+0x534))
#define CAM_C_TG_FRMSIZE_ST	((UINT32P)(CAM4_BASE+0x538))
#define CAM_C_TG_INTER_ST	((UINT32P)(CAM4_BASE+0x53C))
#define CAM_C_TG_FLASHA_CTL	((UINT32P)(CAM4_BASE+0x540))
#define CAM_C_TG_FLASHA_LINE_CNT	((UINT32P)(CAM4_BASE+0x544))
#define CAM_C_TG_FLASHA_POS	((UINT32P)(CAM4_BASE+0x548))
#define CAM_C_TG_FLASHB_CTL	((UINT32P)(CAM4_BASE+0x54C))
#define CAM_C_TG_FLASHB_LINE_CNT	((UINT32P)(CAM4_BASE+0x550))
#define CAM_C_TG_FLASHB_POS	((UINT32P)(CAM4_BASE+0x554))
#define CAM_C_TG_FLASHB_POS1	((UINT32P)(CAM4_BASE+0x558))
#define CAM_C_TG_I2C_CQ_TRIG	((UINT32P)(CAM4_BASE+0x560))
#define CAM_C_TG_CQ_TIMING	((UINT32P)(CAM4_BASE+0x564))
#define CAM_C_TG_CQ_NUM	((UINT32P)(CAM4_BASE+0x568))
#define CAM_C_TG_TIME_STAMP	((UINT32P)(CAM4_BASE+0x570))
#define CAM_C_TG_SUB_PERIOD	((UINT32P)(CAM4_BASE+0x574))
#define CAM_C_TG_DAT_NO_R	((UINT32P)(CAM4_BASE+0x578))
#define CAM_C_TG_FRMSIZE_ST_R	((UINT32P)(CAM4_BASE+0x57C))
#define CAM_C_DMX_CTL	((UINT32P)(CAM4_BASE+0x580))
#define CAM_C_DMX_CROP	((UINT32P)(CAM4_BASE+0x584))
#define CAM_C_DMX_VSIZE	((UINT32P)(CAM4_BASE+0x588))
#define CAM_C_RMG_HDR_CFG	((UINT32P)(CAM4_BASE+0x5A0))
#define CAM_C_RMG_HDR_GAIN	((UINT32P)(CAM4_BASE+0x5A4))
#define CAM_C_RMM_OSC	((UINT32P)(CAM4_BASE+0x5C0))
#define CAM_C_RMM_MC	((UINT32P)(CAM4_BASE+0x5C4))
#define CAM_C_RMM_REVG_1	((UINT32P)(CAM4_BASE+0x5C8))
#define CAM_C_RMM_REVG_2	((UINT32P)(CAM4_BASE+0x5CC))
#define CAM_C_RMM_LEOS	((UINT32P)(CAM4_BASE+0x5D0))
#define CAM_C_RMM_MC2	((UINT32P)(CAM4_BASE+0x5D4))
#define CAM_C_RMM_DIFF_LB	((UINT32P)(CAM4_BASE+0x5D8))
#define CAM_C_RMM_MA	((UINT32P)(CAM4_BASE+0x5DC))
#define CAM_C_RMM_TUNE	((UINT32P)(CAM4_BASE+0x5E0))
#define CAM_C_OBC_OFFST0	((UINT32P)(CAM4_BASE+0x5F0))
#define CAM_C_OBC_OFFST1	((UINT32P)(CAM4_BASE+0x5F4))
#define CAM_C_OBC_OFFST2	((UINT32P)(CAM4_BASE+0x5F8))
#define CAM_C_OBC_OFFST3	((UINT32P)(CAM4_BASE+0x5FC))
#define CAM_C_OBC_GAIN0	((UINT32P)(CAM4_BASE+0x600))
#define CAM_C_OBC_GAIN1	((UINT32P)(CAM4_BASE+0x604))
#define CAM_C_OBC_GAIN2	((UINT32P)(CAM4_BASE+0x608))
#define CAM_C_OBC_GAIN3	((UINT32P)(CAM4_BASE+0x60C))
#define CAM_C_BNR_BPC_CON	((UINT32P)(CAM4_BASE+0x620))
#define CAM_C_BNR_BPC_TH1	((UINT32P)(CAM4_BASE+0x624))
#define CAM_C_BNR_BPC_TH2	((UINT32P)(CAM4_BASE+0x628))
#define CAM_C_BNR_BPC_TH3	((UINT32P)(CAM4_BASE+0x62C))
#define CAM_C_BNR_BPC_TH4	((UINT32P)(CAM4_BASE+0x630))
#define CAM_C_BNR_BPC_DTC	((UINT32P)(CAM4_BASE+0x634))
#define CAM_C_BNR_BPC_COR	((UINT32P)(CAM4_BASE+0x638))
#define CAM_C_BNR_BPC_TBLI1	((UINT32P)(CAM4_BASE+0x63C))
#define CAM_C_BNR_BPC_TBLI2	((UINT32P)(CAM4_BASE+0x640))
#define CAM_C_BNR_BPC_TH1_C	((UINT32P)(CAM4_BASE+0x644))
#define CAM_C_BNR_BPC_TH2_C	((UINT32P)(CAM4_BASE+0x648))
#define CAM_C_BNR_BPC_TH3_C	((UINT32P)(CAM4_BASE+0x64C))
#define CAM_C_BNR_NR1_CON	((UINT32P)(CAM4_BASE+0x650))
#define CAM_C_BNR_NR1_CT_CON	((UINT32P)(CAM4_BASE+0x654))
#define CAM_C_BNR_RSV1	((UINT32P)(CAM4_BASE+0x658))
#define CAM_C_BNR_RSV2	((UINT32P)(CAM4_BASE+0x65C))
#define CAM_C_BNR_PDC_CON	((UINT32P)(CAM4_BASE+0x660))
#define CAM_C_BNR_PDC_GAIN_L0	((UINT32P)(CAM4_BASE+0x664))
#define CAM_C_BNR_PDC_GAIN_L1	((UINT32P)(CAM4_BASE+0x668))
#define CAM_C_BNR_PDC_GAIN_L2	((UINT32P)(CAM4_BASE+0x66C))
#define CAM_C_BNR_PDC_GAIN_L3	((UINT32P)(CAM4_BASE+0x670))
#define CAM_C_BNR_PDC_GAIN_L4	((UINT32P)(CAM4_BASE+0x674))
#define CAM_C_BNR_PDC_GAIN_R0	((UINT32P)(CAM4_BASE+0x678))
#define CAM_C_BNR_PDC_GAIN_R1	((UINT32P)(CAM4_BASE+0x67C))
#define CAM_C_BNR_PDC_GAIN_R2	((UINT32P)(CAM4_BASE+0x680))
#define CAM_C_BNR_PDC_GAIN_R3	((UINT32P)(CAM4_BASE+0x684))
#define CAM_C_BNR_PDC_GAIN_R4	((UINT32P)(CAM4_BASE+0x688))
#define CAM_C_BNR_PDC_TH_GB	((UINT32P)(CAM4_BASE+0x68C))
#define CAM_C_BNR_PDC_TH_IA	((UINT32P)(CAM4_BASE+0x690))
#define CAM_C_BNR_PDC_TH_HD	((UINT32P)(CAM4_BASE+0x694))
#define CAM_C_BNR_PDC_SL	((UINT32P)(CAM4_BASE+0x698))
#define CAM_C_BNR_PDC_POS	((UINT32P)(CAM4_BASE+0x69C))
#define CAM_C_RPG_SATU_1	((UINT32P)(CAM4_BASE+0x6C0))
#define CAM_C_RPG_SATU_2	((UINT32P)(CAM4_BASE+0x6C4))
#define CAM_C_RPG_GAIN_1	((UINT32P)(CAM4_BASE+0x6C8))
#define CAM_C_RPG_GAIN_2	((UINT32P)(CAM4_BASE+0x6CC))
#define CAM_C_RPG_OFST_1	((UINT32P)(CAM4_BASE+0x6D0))
#define CAM_C_RPG_OFST_2	((UINT32P)(CAM4_BASE+0x6D4))
#define CAM_C_RRZ_CTL	((UINT32P)(CAM4_BASE+0x6E0))
#define CAM_C_RRZ_IN_IMG	((UINT32P)(CAM4_BASE+0x6E4))
#define CAM_C_RRZ_OUT_IMG	((UINT32P)(CAM4_BASE+0x6E8))
#define CAM_C_RRZ_HORI_STEP	((UINT32P)(CAM4_BASE+0x6EC))
#define CAM_C_RRZ_VERT_STEP	((UINT32P)(CAM4_BASE+0x6F0))
#define CAM_C_RRZ_HORI_INT_OFST	((UINT32P)(CAM4_BASE+0x6F4))
#define CAM_C_RRZ_HORI_SUB_OFST	((UINT32P)(CAM4_BASE+0x6F8))
#define CAM_C_RRZ_VERT_INT_OFST	((UINT32P)(CAM4_BASE+0x6FC))
#define CAM_C_RRZ_VERT_SUB_OFST	((UINT32P)(CAM4_BASE+0x700))
#define CAM_C_RRZ_MODE_TH	((UINT32P)(CAM4_BASE+0x704))
#define CAM_C_RRZ_MODE_CTL	((UINT32P)(CAM4_BASE+0x708))
#define CAM_C_RMX_CTL	((UINT32P)(CAM4_BASE+0x740))
#define CAM_C_RMX_CROP	((UINT32P)(CAM4_BASE+0x744))
#define CAM_C_RMX_VSIZE	((UINT32P)(CAM4_BASE+0x748))
#define CAM_C_SGG5_PGN	((UINT32P)(CAM4_BASE+0x760))
#define CAM_C_SGG5_GMRC_1	((UINT32P)(CAM4_BASE+0x764))
#define CAM_C_SGG5_GMRC_2	((UINT32P)(CAM4_BASE+0x768))
#define CAM_C_BMX_CTL	((UINT32P)(CAM4_BASE+0x780))
#define CAM_C_BMX_CROP	((UINT32P)(CAM4_BASE+0x784))
#define CAM_C_BMX_VSIZE	((UINT32P)(CAM4_BASE+0x788))
#define CAM_C_UFE_CON	((UINT32P)(CAM4_BASE+0x7C0))
#define CAM_C_LSC_CTL1	((UINT32P)(CAM4_BASE+0x7D0))
#define CAM_C_LSC_CTL2	((UINT32P)(CAM4_BASE+0x7D4))
#define CAM_C_LSC_CTL3	((UINT32P)(CAM4_BASE+0x7D8))
#define CAM_C_LSC_LBLOCK	((UINT32P)(CAM4_BASE+0x7DC))
#define CAM_C_LSC_RATIO_0	((UINT32P)(CAM4_BASE+0x7E0))
#define CAM_C_LSC_TPIPE_OFST	((UINT32P)(CAM4_BASE+0x7E4))
#define CAM_C_LSC_TPIPE_SIZE	((UINT32P)(CAM4_BASE+0x7E8))
#define CAM_C_LSC_GAIN_TH	((UINT32P)(CAM4_BASE+0x7EC))
#define CAM_C_LSC_RATIO_1	((UINT32P)(CAM4_BASE+0x7F0))
#define CAM_C_LSC_UPB_B_GB	((UINT32P)(CAM4_BASE+0x7F4))
#define CAM_C_LSC_UPB_GR_R	((UINT32P)(CAM4_BASE+0x7F8))
#define CAM_C_AF_CON	((UINT32P)(CAM4_BASE+0x800))
#define CAM_C_AF_TH_0	((UINT32P)(CAM4_BASE+0x804))
#define CAM_C_AF_TH_1	((UINT32P)(CAM4_BASE+0x808))
#define CAM_C_AF_FLT_1	((UINT32P)(CAM4_BASE+0x80C))
#define CAM_C_AF_FLT_2	((UINT32P)(CAM4_BASE+0x810))
#define CAM_C_AF_FLT_3	((UINT32P)(CAM4_BASE+0x814))
#define CAM_C_AF_FLT_4	((UINT32P)(CAM4_BASE+0x818))
#define CAM_C_AF_FLT_5	((UINT32P)(CAM4_BASE+0x81C))
#define CAM_C_AF_FLT_6	((UINT32P)(CAM4_BASE+0x820))
#define CAM_C_AF_FLT_7	((UINT32P)(CAM4_BASE+0x824))
#define CAM_C_AF_FLT_8	((UINT32P)(CAM4_BASE+0x828))
#define CAM_C_AF_SIZE	((UINT32P)(CAM4_BASE+0x830))
#define CAM_C_AF_VLD	((UINT32P)(CAM4_BASE+0x834))
#define CAM_C_AF_BLK_0	((UINT32P)(CAM4_BASE+0x838))
#define CAM_C_AF_BLK_1	((UINT32P)(CAM4_BASE+0x83C))
#define CAM_C_AF_TH_2	((UINT32P)(CAM4_BASE+0x840))
#define CAM_C_LCS25_CON	((UINT32P)(CAM4_BASE+0x880))
#define CAM_C_LCS25_ST	((UINT32P)(CAM4_BASE+0x884))
#define CAM_C_LCS25_AWS	((UINT32P)(CAM4_BASE+0x888))
#define CAM_C_LCS25_FLR	((UINT32P)(CAM4_BASE+0x88C))
#define CAM_C_LCS25_LRZR_1	((UINT32P)(CAM4_BASE+0x890))
#define CAM_C_LCS25_LRZR_2	((UINT32P)(CAM4_BASE+0x894))
#define CAM_C_LCS25_SATU_1	((UINT32P)(CAM4_BASE+0x898))
#define CAM_C_LCS25_SATU_2	((UINT32P)(CAM4_BASE+0x89C))
#define CAM_C_LCS25_GAIN_1	((UINT32P)(CAM4_BASE+0x8A0))
#define CAM_C_LCS25_GAIN_2	((UINT32P)(CAM4_BASE+0x8A4))
#define CAM_C_LCS25_OFST_1	((UINT32P)(CAM4_BASE+0x8A8))
#define CAM_C_LCS25_OFST_2	((UINT32P)(CAM4_BASE+0x8AC))
#define CAM_C_LCS25_G2G_CNV_1	((UINT32P)(CAM4_BASE+0x8B0))
#define CAM_C_LCS25_G2G_CNV_2	((UINT32P)(CAM4_BASE+0x8B4))
#define CAM_C_LCS25_G2G_CNV_3	((UINT32P)(CAM4_BASE+0x8B8))
#define CAM_C_LCS25_G2G_CNV_4	((UINT32P)(CAM4_BASE+0x8BC))
#define CAM_C_LCS25_G2G_CNV_5	((UINT32P)(CAM4_BASE+0x8C0))
#define CAM_C_RCP_CROP_CON1	((UINT32P)(CAM4_BASE+0x8F0))
#define CAM_C_RCP_CROP_CON2	((UINT32P)(CAM4_BASE+0x8F4))
#define CAM_C_SGG1_PGN	((UINT32P)(CAM4_BASE+0x900))
#define CAM_C_SGG1_GMRC_1	((UINT32P)(CAM4_BASE+0x904))
#define CAM_C_SGG1_GMRC_2	((UINT32P)(CAM4_BASE+0x908))
#define CAM_C_QBN2_MODE	((UINT32P)(CAM4_BASE+0x910))
#define CAM_C_AWB_WIN_ORG	((UINT32P)(CAM4_BASE+0x920))
#define CAM_C_AWB_WIN_SIZE	((UINT32P)(CAM4_BASE+0x924))
#define CAM_C_AWB_WIN_PIT	((UINT32P)(CAM4_BASE+0x928))
#define CAM_C_AWB_WIN_NUM	((UINT32P)(CAM4_BASE+0x92C))
#define CAM_C_AWB_GAIN1_0	((UINT32P)(CAM4_BASE+0x930))
#define CAM_C_AWB_GAIN1_1	((UINT32P)(CAM4_BASE+0x934))
#define CAM_C_AWB_LMT1_0	((UINT32P)(CAM4_BASE+0x938))
#define CAM_C_AWB_LMT1_1	((UINT32P)(CAM4_BASE+0x93C))
#define CAM_C_AWB_LOW_THR	((UINT32P)(CAM4_BASE+0x940))
#define CAM_C_AWB_HI_THR	((UINT32P)(CAM4_BASE+0x944))
#define CAM_C_AWB_PIXEL_CNT0	((UINT32P)(CAM4_BASE+0x948))
#define CAM_C_AWB_PIXEL_CNT1	((UINT32P)(CAM4_BASE+0x94C))
#define CAM_C_AWB_PIXEL_CNT2	((UINT32P)(CAM4_BASE+0x950))
#define CAM_C_AWB_ERR_THR	((UINT32P)(CAM4_BASE+0x954))
#define CAM_C_AWB_ROT	((UINT32P)(CAM4_BASE+0x958))
#define CAM_C_AWB_L0_X	((UINT32P)(CAM4_BASE+0x95C))
#define CAM_C_AWB_L0_Y	((UINT32P)(CAM4_BASE+0x960))
#define CAM_C_AWB_L1_X	((UINT32P)(CAM4_BASE+0x964))
#define CAM_C_AWB_L1_Y	((UINT32P)(CAM4_BASE+0x968))
#define CAM_C_AWB_L2_X	((UINT32P)(CAM4_BASE+0x96C))
#define CAM_C_AWB_L2_Y	((UINT32P)(CAM4_BASE+0x970))
#define CAM_C_AWB_L3_X	((UINT32P)(CAM4_BASE+0x974))
#define CAM_C_AWB_L3_Y	((UINT32P)(CAM4_BASE+0x978))
#define CAM_C_AWB_L4_X	((UINT32P)(CAM4_BASE+0x97C))
#define CAM_C_AWB_L4_Y	((UINT32P)(CAM4_BASE+0x980))
#define CAM_C_AWB_L5_X	((UINT32P)(CAM4_BASE+0x984))
#define CAM_C_AWB_L5_Y	((UINT32P)(CAM4_BASE+0x988))
#define CAM_C_AWB_L6_X	((UINT32P)(CAM4_BASE+0x98C))
#define CAM_C_AWB_L6_Y	((UINT32P)(CAM4_BASE+0x990))
#define CAM_C_AWB_L7_X	((UINT32P)(CAM4_BASE+0x994))
#define CAM_C_AWB_L7_Y	((UINT32P)(CAM4_BASE+0x998))
#define CAM_C_AWB_L8_X	((UINT32P)(CAM4_BASE+0x99C))
#define CAM_C_AWB_L8_Y	((UINT32P)(CAM4_BASE+0x9A0))
#define CAM_C_AWB_L9_X	((UINT32P)(CAM4_BASE+0x9A4))
#define CAM_C_AWB_L9_Y	((UINT32P)(CAM4_BASE+0x9A8))
#define CAM_C_AWB_SPARE	((UINT32P)(CAM4_BASE+0x9AC))
#define CAM_C_AWB_MOTION_THR	((UINT32P)(CAM4_BASE+0x9B0))
#define CAM_C_AE_HST_CTL	((UINT32P)(CAM4_BASE+0x9C0))
#define CAM_C_AE_GAIN2_0	((UINT32P)(CAM4_BASE+0x9C4))
#define CAM_C_AE_GAIN2_1	((UINT32P)(CAM4_BASE+0x9C8))
#define CAM_C_AE_LMT2_0	((UINT32P)(CAM4_BASE+0x9CC))
#define CAM_C_AE_LMT2_1	((UINT32P)(CAM4_BASE+0x9D0))
#define CAM_C_AE_RC_CNV_0	((UINT32P)(CAM4_BASE+0x9D4))
#define CAM_C_AE_RC_CNV_1	((UINT32P)(CAM4_BASE+0x9D8))
#define CAM_C_AE_RC_CNV_2	((UINT32P)(CAM4_BASE+0x9DC))
#define CAM_C_AE_RC_CNV_3	((UINT32P)(CAM4_BASE+0x9E0))
#define CAM_C_AE_RC_CNV_4	((UINT32P)(CAM4_BASE+0x9E4))
#define CAM_C_AE_YGAMMA_0	((UINT32P)(CAM4_BASE+0x9E8))
#define CAM_C_AE_YGAMMA_1	((UINT32P)(CAM4_BASE+0x9EC))
#define CAM_C_AE_HST_SET	((UINT32P)(CAM4_BASE+0x9F0))
#define CAM_C_AE_HST0_RNG	((UINT32P)(CAM4_BASE+0x9F4))
#define CAM_C_AE_HST1_RNG	((UINT32P)(CAM4_BASE+0x9F8))
#define CAM_C_AE_HST2_RNG	((UINT32P)(CAM4_BASE+0x9FC))
#define CAM_C_AE_HST3_RNG	((UINT32P)(CAM4_BASE+0xA00))
#define CAM_C_AE_SPARE	((UINT32P)(CAM4_BASE+0xA04))
#define CAM_C_AE_OVER_EXPO_CFG	((UINT32P)(CAM4_BASE+0xA08))
#define CAM_C_AE_PIX_HST_CTL	((UINT32P)(CAM4_BASE+0xA0C))
#define CAM_C_AE_PIX_HST_SET	((UINT32P)(CAM4_BASE+0xA10))
#define CAM_C_AE_PIX_HST0_YRNG	((UINT32P)(CAM4_BASE+0xA14))
#define CAM_C_AE_PIX_HST0_XRNG	((UINT32P)(CAM4_BASE+0xA18))
#define CAM_C_AE_PIX_HST1_YRNG	((UINT32P)(CAM4_BASE+0xA1C))
#define CAM_C_AE_PIX_HST1_XRNG	((UINT32P)(CAM4_BASE+0xA20))
#define CAM_C_AE_PIX_HST2_YRNG	((UINT32P)(CAM4_BASE+0xA24))
#define CAM_C_AE_PIX_HST2_XRNG	((UINT32P)(CAM4_BASE+0xA28))
#define CAM_C_AE_PIX_HST3_YRNG	((UINT32P)(CAM4_BASE+0xA2C))
#define CAM_C_AE_PIX_HST3_XRNG	((UINT32P)(CAM4_BASE+0xA30))
#define CAM_C_AE_HST_SEL	((UINT32P)(CAM4_BASE+0xA34))
#define CAM_C_AE_STAT_EN	((UINT32P)(CAM4_BASE+0xA38))
#define CAM_C_QBN1_MODE	((UINT32P)(CAM4_BASE+0xAC0))
#define CAM_C_CPG_SATU_1	((UINT32P)(CAM4_BASE+0xAD0))
#define CAM_C_CPG_SATU_2	((UINT32P)(CAM4_BASE+0xAD4))
#define CAM_C_CPG_GAIN_1	((UINT32P)(CAM4_BASE+0xAD8))
#define CAM_C_CPG_GAIN_2	((UINT32P)(CAM4_BASE+0xADC))
#define CAM_C_CPG_OFST_1	((UINT32P)(CAM4_BASE+0xAE0))
#define CAM_C_CPG_OFST_2	((UINT32P)(CAM4_BASE+0xAE4))
#define CAM_C_CAC_TILE_SIZE	((UINT32P)(CAM4_BASE+0xAF0))
#define CAM_C_CAC_TILE_OFFSET	((UINT32P)(CAM4_BASE+0xAF4))
#define CAM_C_PMX_CTL	((UINT32P)(CAM4_BASE+0xB00))
#define CAM_C_PMX_CROP	((UINT32P)(CAM4_BASE+0xB04))
#define CAM_C_PMX_VSIZE	((UINT32P)(CAM4_BASE+0xB08))
#define CAM_C_DBS_SIGMA	((UINT32P)(CAM4_BASE+0xB40))
#define CAM_C_DBS_BSTBL_0	((UINT32P)(CAM4_BASE+0xB44))
#define CAM_C_DBS_BSTBL_1	((UINT32P)(CAM4_BASE+0xB48))
#define CAM_C_DBS_BSTBL_2	((UINT32P)(CAM4_BASE+0xB4C))
#define CAM_C_DBS_BSTBL_3	((UINT32P)(CAM4_BASE+0xB50))
#define CAM_C_DBS_CTL	((UINT32P)(CAM4_BASE+0xB54))
#define CAM_C_DBS_CTL_2	((UINT32P)(CAM4_BASE+0xB58))
#define CAM_C_DBS_SIGMA_2	((UINT32P)(CAM4_BASE+0xB5C))
#define CAM_C_BIN_CTL	((UINT32P)(CAM4_BASE+0xB80))
#define CAM_C_BIN_FTH	((UINT32P)(CAM4_BASE+0xB84))
#define CAM_C_BIN_SPARE	((UINT32P)(CAM4_BASE+0xB88))
#define CAM_C_DBN_GAIN	((UINT32P)(CAM4_BASE+0xBA0))
#define CAM_C_DBN_OFST	((UINT32P)(CAM4_BASE+0xBA4))
#define CAM_C_DBN_SPARE	((UINT32P)(CAM4_BASE+0xBA8))
#define CAM_C_PBN_TYPE	((UINT32P)(CAM4_BASE+0xBB0))
#define CAM_C_PBN_LST	((UINT32P)(CAM4_BASE+0xBB4))
#define CAM_C_PBN_VSIZE	((UINT32P)(CAM4_BASE+0xBB8))
#define CAM_C_SGM_R_OFST_TABLE0_3	((UINT32P)(CAM4_BASE+0xBD0))
#define CAM_C_SGM_R_OFST_TABLE4_7	((UINT32P)(CAM4_BASE+0xBD4))
#define CAM_C_SGM_R_OFST_TABLE8_11	((UINT32P)(CAM4_BASE+0xBD8))
#define CAM_C_SGM_R_OFST_TABLE12_15	((UINT32P)(CAM4_BASE+0xBDC))
#define CAM_C_SGM_G_OFST_TABLE0_3	((UINT32P)(CAM4_BASE+0xBE0))
#define CAM_C_SGM_G_OFST_TABLE4_7	((UINT32P)(CAM4_BASE+0xBE4))
#define CAM_C_SGM_G_OFST_TABLE8_11	((UINT32P)(CAM4_BASE+0xBE8))
#define CAM_C_SGM_G_OFST_TABLE12_15	((UINT32P)(CAM4_BASE+0xBEC))
#define CAM_C_SGM_B_OFST_TABLE0_3	((UINT32P)(CAM4_BASE+0xBF0))
#define CAM_C_SGM_B_OFST_TABLE4_7	((UINT32P)(CAM4_BASE+0xBF4))
#define CAM_C_SGM_B_OFST_TABLE8_11	((UINT32P)(CAM4_BASE+0xBF8))
#define CAM_C_SGM_B_OFST_TABLE12_15	((UINT32P)(CAM4_BASE+0xBFC))
#define CAM_C_DMA_FRAME_HEADER_EN	((UINT32P)(CAM4_BASE+0xC00))
#define CAM_C_IMGO_FH_BASE_ADDR	((UINT32P)(CAM4_BASE+0xC04))
#define CAM_C_RRZO_FH_BASE_ADDR	((UINT32P)(CAM4_BASE+0xC08))
#define CAM_C_AAO_FH_BASE_ADDR	((UINT32P)(CAM4_BASE+0xC0C))
#define CAM_C_AFO_FH_BASE_ADDR	((UINT32P)(CAM4_BASE+0xC10))
#define CAM_C_LCSO_FH_BASE_ADDR	((UINT32P)(CAM4_BASE+0xC14))
#define CAM_C_UFEO_FH_BASE_ADDR	((UINT32P)(CAM4_BASE+0xC18))
#define CAM_C_PDO_FH_BASE_ADDR	((UINT32P)(CAM4_BASE+0xC1C))
#define CAM_C_IMGO_FH_SPARE_2	((UINT32P)(CAM4_BASE+0xC30))
#define CAM_C_IMGO_FH_SPARE_3	((UINT32P)(CAM4_BASE+0xC34))
#define CAM_C_IMGO_FH_SPARE_4	((UINT32P)(CAM4_BASE+0xC38))
#define CAM_C_IMGO_FH_SPARE_5	((UINT32P)(CAM4_BASE+0xC3C))
#define CAM_C_IMGO_FH_SPARE_6	((UINT32P)(CAM4_BASE+0xC40))
#define CAM_C_IMGO_FH_SPARE_7	((UINT32P)(CAM4_BASE+0xC44))
#define CAM_C_IMGO_FH_SPARE_8	((UINT32P)(CAM4_BASE+0xC48))
#define CAM_C_IMGO_FH_SPARE_9	((UINT32P)(CAM4_BASE+0xC4C))
#define CAM_C_IMGO_FH_SPARE_10	((UINT32P)(CAM4_BASE+0xC50))
#define CAM_C_IMGO_FH_SPARE_11	((UINT32P)(CAM4_BASE+0xC54))
#define CAM_C_IMGO_FH_SPARE_12	((UINT32P)(CAM4_BASE+0xC58))
#define CAM_C_IMGO_FH_SPARE_13	((UINT32P)(CAM4_BASE+0xC5C))
#define CAM_C_IMGO_FH_SPARE_14	((UINT32P)(CAM4_BASE+0xC60))
#define CAM_C_IMGO_FH_SPARE_15	((UINT32P)(CAM4_BASE+0xC64))
#define CAM_C_IMGO_FH_SPARE_16	((UINT32P)(CAM4_BASE+0xC68))
#define CAM_C_RRZO_FH_SPARE_2	((UINT32P)(CAM4_BASE+0xC70))
#define CAM_C_RRZO_FH_SPARE_3	((UINT32P)(CAM4_BASE+0xC74))
#define CAM_C_RRZO_FH_SPARE_4	((UINT32P)(CAM4_BASE+0xC78))
#define CAM_C_RRZO_FH_SPARE_5	((UINT32P)(CAM4_BASE+0xC7C))
#define CAM_C_RRZO_FH_SPARE_6	((UINT32P)(CAM4_BASE+0xC80))
#define CAM_C_RRZO_FH_SPARE_7	((UINT32P)(CAM4_BASE+0xC84))
#define CAM_C_RRZO_FH_SPARE_8	((UINT32P)(CAM4_BASE+0xC88))
#define CAM_C_RRZO_FH_SPARE_9	((UINT32P)(CAM4_BASE+0xC8C))
#define CAM_C_RRZO_FH_SPARE_10	((UINT32P)(CAM4_BASE+0xC90))
#define CAM_C_RRZO_FH_SPARE_11	((UINT32P)(CAM4_BASE+0xC94))
#define CAM_C_RRZO_FH_SPARE_12	((UINT32P)(CAM4_BASE+0xC98))
#define CAM_C_RRZO_FH_SPARE_13	((UINT32P)(CAM4_BASE+0xC9C))
#define CAM_C_RRZO_FH_SPARE_14	((UINT32P)(CAM4_BASE+0xCA0))
#define CAM_C_RRZO_FH_SPARE_15	((UINT32P)(CAM4_BASE+0xCA4))
#define CAM_C_RRZO_FH_SPARE_16	((UINT32P)(CAM4_BASE+0xCA8))
#define CAM_C_AAO_FH_SPARE_2	((UINT32P)(CAM4_BASE+0xCB0))
#define CAM_C_AAO_FH_SPARE_3	((UINT32P)(CAM4_BASE+0xCB4))
#define CAM_C_AAO_FH_SPARE_4	((UINT32P)(CAM4_BASE+0xCB8))
#define CAM_C_AAO_FH_SPARE_5	((UINT32P)(CAM4_BASE+0xCBC))
#define CAM_C_AAO_FH_SPARE_6	((UINT32P)(CAM4_BASE+0xCC0))
#define CAM_C_AAO_FH_SPARE_7	((UINT32P)(CAM4_BASE+0xCC4))
#define CAM_C_AAO_FH_SPARE_8	((UINT32P)(CAM4_BASE+0xCC8))
#define CAM_C_AAO_FH_SPARE_9	((UINT32P)(CAM4_BASE+0xCCC))
#define CAM_C_AAO_FH_SPARE_10	((UINT32P)(CAM4_BASE+0xCD0))
#define CAM_C_AAO_FH_SPARE_11	((UINT32P)(CAM4_BASE+0xCD4))
#define CAM_C_AAO_FH_SPARE_12	((UINT32P)(CAM4_BASE+0xCD8))
#define CAM_C_AAO_FH_SPARE_13	((UINT32P)(CAM4_BASE+0xCDC))
#define CAM_C_AAO_FH_SPARE_14	((UINT32P)(CAM4_BASE+0xCE0))
#define CAM_C_AAO_FH_SPARE_15	((UINT32P)(CAM4_BASE+0xCE4))
#define CAM_C_AAO_FH_SPARE_16	((UINT32P)(CAM4_BASE+0xCE8))
#define CAM_C_AFO_FH_SPARE_2	((UINT32P)(CAM4_BASE+0xCF0))
#define CAM_C_AFO_FH_SPARE_3	((UINT32P)(CAM4_BASE+0xCF4))
#define CAM_C_AFO_FH_SPARE_4	((UINT32P)(CAM4_BASE+0xCF8))
#define CAM_C_AFO_FH_SPARE_5	((UINT32P)(CAM4_BASE+0xCFC))
#define CAM_C_AFO_FH_SPARE_6	((UINT32P)(CAM4_BASE+0xD00))
#define CAM_C_AFO_FH_SPARE_7	((UINT32P)(CAM4_BASE+0xD04))
#define CAM_C_AFO_FH_SPARE_8	((UINT32P)(CAM4_BASE+0xD08))
#define CAM_C_AFO_FH_SPARE_9	((UINT32P)(CAM4_BASE+0xD0C))
#define CAM_C_AFO_FH_SPARE_10	((UINT32P)(CAM4_BASE+0xD10))
#define CAM_C_AFO_FH_SPARE_11	((UINT32P)(CAM4_BASE+0xD14))
#define CAM_C_AFO_FH_SPARE_12	((UINT32P)(CAM4_BASE+0xD18))
#define CAM_C_AFO_FH_SPARE_13	((UINT32P)(CAM4_BASE+0xD1C))
#define CAM_C_AFO_FH_SPARE_14	((UINT32P)(CAM4_BASE+0xD20))
#define CAM_C_AFO_FH_SPARE_15	((UINT32P)(CAM4_BASE+0xD24))
#define CAM_C_AFO_FH_SPARE_16	((UINT32P)(CAM4_BASE+0xD28))
#define CAM_C_LCSO_FH_SPARE_2	((UINT32P)(CAM4_BASE+0xD30))
#define CAM_C_LCSO_FH_SPARE_3	((UINT32P)(CAM4_BASE+0xD34))
#define CAM_C_LCSO_FH_SPARE_4	((UINT32P)(CAM4_BASE+0xD38))
#define CAM_C_LCSO_FH_SPARE_5	((UINT32P)(CAM4_BASE+0xD3C))
#define CAM_C_LCSO_FH_SPARE_6	((UINT32P)(CAM4_BASE+0xD40))
#define CAM_C_LCSO_FH_SPARE_7	((UINT32P)(CAM4_BASE+0xD44))
#define CAM_C_LCSO_FH_SPARE_8	((UINT32P)(CAM4_BASE+0xD48))
#define CAM_C_LCSO_FH_SPARE_9	((UINT32P)(CAM4_BASE+0xD4C))
#define CAM_C_LCSO_FH_SPARE_10	((UINT32P)(CAM4_BASE+0xD50))
#define CAM_C_LCSO_FH_SPARE_11	((UINT32P)(CAM4_BASE+0xD54))
#define CAM_C_LCSO_FH_SPARE_12	((UINT32P)(CAM4_BASE+0xD58))
#define CAM_C_LCSO_FH_SPARE_13	((UINT32P)(CAM4_BASE+0xD5C))
#define CAM_C_LCSO_FH_SPARE_14	((UINT32P)(CAM4_BASE+0xD60))
#define CAM_C_LCSO_FH_SPARE_15	((UINT32P)(CAM4_BASE+0xD64))
#define CAM_C_LCSO_FH_SPARE_16	((UINT32P)(CAM4_BASE+0xD68))
#define CAM_C_UFEO_FH_SPARE_2	((UINT32P)(CAM4_BASE+0xD70))
#define CAM_C_UFEO_FH_SPARE_3	((UINT32P)(CAM4_BASE+0xD74))
#define CAM_C_UFEO_FH_SPARE_4	((UINT32P)(CAM4_BASE+0xD78))
#define CAM_C_UFEO_FH_SPARE_5	((UINT32P)(CAM4_BASE+0xD7C))
#define CAM_C_UFEO_FH_SPARE_6	((UINT32P)(CAM4_BASE+0xD80))
#define CAM_C_UFEO_FH_SPARE_7	((UINT32P)(CAM4_BASE+0xD84))
#define CAM_C_UFEO_FH_SPARE_8	((UINT32P)(CAM4_BASE+0xD88))
#define CAM_C_UFEO_FH_SPARE_9	((UINT32P)(CAM4_BASE+0xD8C))
#define CAM_C_UFEO_FH_SPARE_10	((UINT32P)(CAM4_BASE+0xD90))
#define CAM_C_UFEO_FH_SPARE_11	((UINT32P)(CAM4_BASE+0xD94))
#define CAM_C_UFEO_FH_SPARE_12	((UINT32P)(CAM4_BASE+0xD98))
#define CAM_C_UFEO_FH_SPARE_13	((UINT32P)(CAM4_BASE+0xD9C))
#define CAM_C_UFEO_FH_SPARE_14	((UINT32P)(CAM4_BASE+0xDA0))
#define CAM_C_UFEO_FH_SPARE_15	((UINT32P)(CAM4_BASE+0xDA4))
#define CAM_C_UFEO_FH_SPARE_16	((UINT32P)(CAM4_BASE+0xDA8))
#define CAM_C_PDO_FH_SPARE_2	((UINT32P)(CAM4_BASE+0xDB0))
#define CAM_C_PDO_FH_SPARE_3	((UINT32P)(CAM4_BASE+0xDB4))
#define CAM_C_PDO_FH_SPARE_4	((UINT32P)(CAM4_BASE+0xDB8))
#define CAM_C_PDO_FH_SPARE_5	((UINT32P)(CAM4_BASE+0xDBC))
#define CAM_C_PDO_FH_SPARE_6	((UINT32P)(CAM4_BASE+0xDC0))
#define CAM_C_PDO_FH_SPARE_7	((UINT32P)(CAM4_BASE+0xDC4))
#define CAM_C_PDO_FH_SPARE_8	((UINT32P)(CAM4_BASE+0xDC8))
#define CAM_C_PDO_FH_SPARE_9	((UINT32P)(CAM4_BASE+0xDCC))
#define CAM_C_PDO_FH_SPARE_10	((UINT32P)(CAM4_BASE+0xDD0))
#define CAM_C_PDO_FH_SPARE_11	((UINT32P)(CAM4_BASE+0xDD4))
#define CAM_C_PDO_FH_SPARE_12	((UINT32P)(CAM4_BASE+0xDD8))
#define CAM_C_PDO_FH_SPARE_13	((UINT32P)(CAM4_BASE+0xDDC))
#define CAM_C_PDO_FH_SPARE_14	((UINT32P)(CAM4_BASE+0xDE0))
#define CAM_C_PDO_FH_SPARE_15	((UINT32P)(CAM4_BASE+0xDE4))
#define CAM_C_PDO_FH_SPARE_16	((UINT32P)(CAM4_BASE+0xDE8))

// APB Module cam5
#define CAM5_BASE (0x18024000)
#define CAM_A_AE_CCU_HST0	((UINT32P)(CAM5_BASE+0x000))
#define CAM_A_AE_CCU_HST1	((UINT32P)(CAM5_BASE+0x200))
#define CAM_A_AE_CCU_HST2	((UINT32P)(CAM5_BASE+0x400))
#define CAM_A_AE_CCU_HST3	((UINT32P)(CAM5_BASE+0x600))

// APB Module cam6
#define CAM6_BASE (0x18025000)

// APB Module camsv_top
#define CAMSV_TOP_BASE (0x18050000)
#define CAMSV_TOP_DEBUG	((UINT32P)(CAMSV_TOP_BASE+0x50C))

// APB Module camsv
#define CAMSV1_BASE (0x18050000)
#define CAMSV_MODULE_EN	((UINT32P)(CAMSV1_BASE+0x010))
#define CAMSV_FMT_SEL	((UINT32P)(CAMSV1_BASE+0x014))
#define CAMSV_INT_EN	((UINT32P)(CAMSV1_BASE+0x018))
#define CAMSV_INT_STATUS	((UINT32P)(CAMSV1_BASE+0x01C))
#define CAMSV_SW_CTL	((UINT32P)(CAMSV1_BASE+0x020))
#define CAMSV_SPARE0	((UINT32P)(CAMSV1_BASE+0x024))
#define CAMSV_SPARE1	((UINT32P)(CAMSV1_BASE+0x028))
#define CAMSV_IMGO_FBC	((UINT32P)(CAMSV1_BASE+0x02C))
#define CAMSV_CLK_EN	((UINT32P)(CAMSV1_BASE+0x030))
#define CAMSV_DBG_SET	((UINT32P)(CAMSV1_BASE+0x034))
#define CAMSV_DBG_PORT	((UINT32P)(CAMSV1_BASE+0x038))
#define CAMSV_DATE_CODE	((UINT32P)(CAMSV1_BASE+0x03C))
#define CAMSV_PROJ_CODE	((UINT32P)(CAMSV1_BASE+0x040))
#define CAMSV_DCM_DIS	((UINT32P)(CAMSV1_BASE+0x044))
#define CAMSV_DCM_STATUS	((UINT32P)(CAMSV1_BASE+0x048))
#define CAMSV_PAK	((UINT32P)(CAMSV1_BASE+0x04C))
#define CAMSV_0_DMA_SOFT_RSTSTAT	((UINT32P)(CAMSV1_BASE+0x200))
#define CAMSV_0_CQ0I_BASE_ADDR	((UINT32P)(CAMSV1_BASE+0x204))
#define CAMSV_0_CQ0I_XSIZE	((UINT32P)(CAMSV1_BASE+0x208))
#define CAMSV_0_VERTICAL_FLIP_EN	((UINT32P)(CAMSV1_BASE+0x20C))
#define CAMSV_0_DMA_SOFT_RESET	((UINT32P)(CAMSV1_BASE+0x210))
#define CAMSV_0_LAST_ULTRA_EN	((UINT32P)(CAMSV1_BASE+0x214))
#define CAMSV_0_SPECIAL_FUN_EN	((UINT32P)(CAMSV1_BASE+0x218))
#define CAMSV_0_IMGO_BASE_ADDR	((UINT32P)(CAMSV1_BASE+0x220))
#define CAMSV_0_IMGO_OFST_ADDR	((UINT32P)(CAMSV1_BASE+0x228))
#define CAMSV_0_IMGO_DRS	((UINT32P)(CAMSV1_BASE+0x22C))
#define CAMSV_0_IMGO_XSIZE	((UINT32P)(CAMSV1_BASE+0x230))
#define CAMSV_0_IMGO_YSIZE	((UINT32P)(CAMSV1_BASE+0x234))
#define CAMSV_0_IMGO_STRIDE	((UINT32P)(CAMSV1_BASE+0x238))
#define CAMSV_0_IMGO_CON	((UINT32P)(CAMSV1_BASE+0x23C))
#define CAMSV_0_IMGO_CON2	((UINT32P)(CAMSV1_BASE+0x240))
#define CAMSV_0_IMGO_CON3	((UINT32P)(CAMSV1_BASE+0x244))
#define CAMSV_0_IMGO_CROP	((UINT32P)(CAMSV1_BASE+0x248))
#define CAMSV_0_DMA_ERR_CTRL	((UINT32P)(CAMSV1_BASE+0x440))
#define CAMSV_0_IMGO_ERR_STAT	((UINT32P)(CAMSV1_BASE+0x444))
#define CAMSV_0_DMA_DEBUG_ADDR	((UINT32P)(CAMSV1_BASE+0x470))
#define CAMSV_0_DMA_RSV1	((UINT32P)(CAMSV1_BASE+0x474))
#define CAMSV_0_DMA_RSV2	((UINT32P)(CAMSV1_BASE+0x478))
#define CAMSV_0_DMA_RSV3	((UINT32P)(CAMSV1_BASE+0x47C))
#define CAMSV_0_DMA_RSV4	((UINT32P)(CAMSV1_BASE+0x480))
#define CAMSV_0_DMA_RSV5	((UINT32P)(CAMSV1_BASE+0x484))
#define CAMSV_0_DMA_RSV6	((UINT32P)(CAMSV1_BASE+0x488))
#define CAMSV_0_DMA_DEBUG_SEL	((UINT32P)(CAMSV1_BASE+0x48C))
#define CAMSV_0_DMA_BW_SELF_TEST	((UINT32P)(CAMSV1_BASE+0x490))
#define CAMSV_0_DMA_FRAME_HEADER_EN	((UINT32P)(CAMSV1_BASE+0xE00))
#define CAMSV_0_IMGO_FH_BASE_ADDR	((UINT32P)(CAMSV1_BASE+0xE04))
#define CAMSV_0_RRZO_FH_BASE_ADDR	((UINT32P)(CAMSV1_BASE+0xE08))
#define CAMSV_0_AAO_FH_BASE_ADDR	((UINT32P)(CAMSV1_BASE+0xE0C))
#define CAMSV_0_AFO_FH_BASE_ADDR	((UINT32P)(CAMSV1_BASE+0xE10))
#define CAMSV_0_LCSO_FH_BASE_ADDR	((UINT32P)(CAMSV1_BASE+0xE14))
#define CAMSV_0_UFEO_FH_BASE_ADDR	((UINT32P)(CAMSV1_BASE+0xE18))
#define CAMSV_0_PDO_FH_BASE_ADDR	((UINT32P)(CAMSV1_BASE+0xE1C))
#define CAMSV_0_IMGO_FH_SPARE_2	((UINT32P)(CAMSV1_BASE+0xE30))
#define CAMSV_0_IMGO_FH_SPARE_3	((UINT32P)(CAMSV1_BASE+0xE34))
#define CAMSV_0_IMGO_FH_SPARE_4	((UINT32P)(CAMSV1_BASE+0xE38))
#define CAMSV_0_IMGO_FH_SPARE_5	((UINT32P)(CAMSV1_BASE+0xE3C))
#define CAMSV_0_IMGO_FH_SPARE_6	((UINT32P)(CAMSV1_BASE+0xE40))
#define CAMSV_0_IMGO_FH_SPARE_7	((UINT32P)(CAMSV1_BASE+0xE44))
#define CAMSV_0_IMGO_FH_SPARE_8	((UINT32P)(CAMSV1_BASE+0xE48))
#define CAMSV_0_IMGO_FH_SPARE_9	((UINT32P)(CAMSV1_BASE+0xE4C))
#define CAMSV_0_IMGO_FH_SPARE_10	((UINT32P)(CAMSV1_BASE+0xE50))
#define CAMSV_0_IMGO_FH_SPARE_11	((UINT32P)(CAMSV1_BASE+0xE54))
#define CAMSV_0_IMGO_FH_SPARE_12	((UINT32P)(CAMSV1_BASE+0xE58))
#define CAMSV_0_IMGO_FH_SPARE_13	((UINT32P)(CAMSV1_BASE+0xE5C))
#define CAMSV_0_IMGO_FH_SPARE_14	((UINT32P)(CAMSV1_BASE+0xE60))
#define CAMSV_0_IMGO_FH_SPARE_15	((UINT32P)(CAMSV1_BASE+0xE64))
#define CAMSV_0_IMGO_FH_SPARE_16	((UINT32P)(CAMSV1_BASE+0xE68))
#define CAMSV_FBC_IMGO_CTL1	((UINT32P)(CAMSV1_BASE+0x110))
#define CAMSV_FBC_IMGO_CTL2	((UINT32P)(CAMSV1_BASE+0x114))
#define CAMSV_FBC_IMGO_ENQ_ADDR	((UINT32P)(CAMSV1_BASE+0x118))
#define CAMSV_FBC_IMGO_CUR_ADDR	((UINT32P)(CAMSV1_BASE+0x11C))
#define CAMSV_0_TG_SEN_MODE	((UINT32P)(CAMSV1_BASE+0x500))
#define CAMSV_0_TG_VF_CON	((UINT32P)(CAMSV1_BASE+0x504))
#define CAMSV_0_TG_SEN_GRAB_PXL	((UINT32P)(CAMSV1_BASE+0x508))
#define CAMSV_0_TG_SEN_GRAB_LIN	((UINT32P)(CAMSV1_BASE+0x50C))
#define CAMSV_0_TG_PATH_CFG	((UINT32P)(CAMSV1_BASE+0x510))
#define CAMSV_0_TG_MEMIN_CTL	((UINT32P)(CAMSV1_BASE+0x514))
#define CAMSV_0_TG_INT1	((UINT32P)(CAMSV1_BASE+0x518))
#define CAMSV_0_TG_INT2	((UINT32P)(CAMSV1_BASE+0x51C))
#define CAMSV_0_TG_SOF_CNT	((UINT32P)(CAMSV1_BASE+0x520))
#define CAMSV_0_TG_SOT_CNT	((UINT32P)(CAMSV1_BASE+0x524))
#define CAMSV_0_TG_EOT_CNT	((UINT32P)(CAMSV1_BASE+0x528))
#define CAMSV_0_TG_ERR_CTL	((UINT32P)(CAMSV1_BASE+0x52C))
#define CAMSV_0_TG_DAT_NO	((UINT32P)(CAMSV1_BASE+0x530))
#define CAMSV_0_TG_FRM_CNT_ST	((UINT32P)(CAMSV1_BASE+0x534))
#define CAMSV_0_TG_FRMSIZE_ST	((UINT32P)(CAMSV1_BASE+0x538))
#define CAMSV_0_TG_INTER_ST	((UINT32P)(CAMSV1_BASE+0x53C))
#define CAMSV_0_TG_FLASHA_CTL	((UINT32P)(CAMSV1_BASE+0x540))
#define CAMSV_0_TG_FLASHA_LINE_CNT	((UINT32P)(CAMSV1_BASE+0x544))
#define CAMSV_0_TG_FLASHA_POS	((UINT32P)(CAMSV1_BASE+0x548))
#define CAMSV_0_TG_FLASHB_CTL	((UINT32P)(CAMSV1_BASE+0x54C))
#define CAMSV_0_TG_FLASHB_LINE_CNT	((UINT32P)(CAMSV1_BASE+0x550))
#define CAMSV_0_TG_FLASHB_POS	((UINT32P)(CAMSV1_BASE+0x554))
#define CAMSV_0_TG_FLASHB_POS1	((UINT32P)(CAMSV1_BASE+0x558))
#define CAMSV_0_TG_I2C_CQ_TRIG	((UINT32P)(CAMSV1_BASE+0x560))
#define CAMSV_0_TG_CQ_TIMING	((UINT32P)(CAMSV1_BASE+0x564))
#define CAMSV_0_TG_CQ_NUM	((UINT32P)(CAMSV1_BASE+0x568))
#define CAMSV_0_TG_TIME_STAMP	((UINT32P)(CAMSV1_BASE+0x570))
#define CAMSV_0_TG_SUB_PERIOD	((UINT32P)(CAMSV1_BASE+0x574))
#define CAMSV_0_TG_DAT_NO_R	((UINT32P)(CAMSV1_BASE+0x578))
#define CAMSV_0_TG_FRMSIZE_ST_R	((UINT32P)(CAMSV1_BASE+0x57C))
#define CAMSV_TOP_DEBUG	((UINT32P)(CAMSV1_BASE+0x000))

// APB Module camsv_1
#define CAMSV2_BASE (0x18051000)
#define CAMSV_1_MODULE_EN	((UINT32P)(CAMSV2_BASE+0x010))
#define CAMSV_1_FMT_SEL	((UINT32P)(CAMSV2_BASE+0x014))
#define CAMSV_1_INT_EN	((UINT32P)(CAMSV2_BASE+0x018))
#define CAMSV_1_INT_STATUS	((UINT32P)(CAMSV2_BASE+0x01C))
#define CAMSV_1_SW_CTL	((UINT32P)(CAMSV2_BASE+0x020))
#define CAMSV_1_SPARE0	((UINT32P)(CAMSV2_BASE+0x024))
#define CAMSV_1_SPARE1	((UINT32P)(CAMSV2_BASE+0x028))
#define CAMSV_1_IMGO_FBC	((UINT32P)(CAMSV2_BASE+0x02C))
#define CAMSV_1_CLK_EN	((UINT32P)(CAMSV2_BASE+0x030))
#define CAMSV_1_DBG_SET	((UINT32P)(CAMSV2_BASE+0x034))
#define CAMSV_1_DBG_PORT	((UINT32P)(CAMSV2_BASE+0x038))
#define CAMSV_1_DATE_CODE	((UINT32P)(CAMSV2_BASE+0x03C))
#define CAMSV_1_PROJ_CODE	((UINT32P)(CAMSV2_BASE+0x040))
#define CAMSV_1_DCM_DIS	((UINT32P)(CAMSV2_BASE+0x044))
#define CAMSV_1_DCM_STATUS	((UINT32P)(CAMSV2_BASE+0x048))
#define CAMSV_1_PAK	((UINT32P)(CAMSV2_BASE+0x04C))
#define CAMSV_1_DMA_SOFT_RSTSTAT	((UINT32P)(CAMSV2_BASE+0x200))
#define CAMSV_1_CQ0I_BASE_ADDR	((UINT32P)(CAMSV2_BASE+0x204))
#define CAMSV_1_CQ0I_XSIZE	((UINT32P)(CAMSV2_BASE+0x208))
#define CAMSV_1_VERTICAL_FLIP_EN	((UINT32P)(CAMSV2_BASE+0x20C))
#define CAMSV_1_DMA_SOFT_RESET	((UINT32P)(CAMSV2_BASE+0x210))
#define CAMSV_1_LAST_ULTRA_EN	((UINT32P)(CAMSV2_BASE+0x214))
#define CAMSV_1_SPECIAL_FUN_EN	((UINT32P)(CAMSV2_BASE+0x218))
#define CAMSV_1_IMGO_BASE_ADDR	((UINT32P)(CAMSV2_BASE+0x220))
#define CAMSV_1_IMGO_OFST_ADDR	((UINT32P)(CAMSV2_BASE+0x228))
#define CAMSV_1_IMGO_DRS	((UINT32P)(CAMSV2_BASE+0x22C))
#define CAMSV_1_IMGO_XSIZE	((UINT32P)(CAMSV2_BASE+0x230))
#define CAMSV_1_IMGO_YSIZE	((UINT32P)(CAMSV2_BASE+0x234))
#define CAMSV_1_IMGO_STRIDE	((UINT32P)(CAMSV2_BASE+0x238))
#define CAMSV_1_IMGO_CON	((UINT32P)(CAMSV2_BASE+0x23C))
#define CAMSV_1_IMGO_CON2	((UINT32P)(CAMSV2_BASE+0x240))
#define CAMSV_1_IMGO_CON3	((UINT32P)(CAMSV2_BASE+0x244))
#define CAMSV_1_IMGO_CROP	((UINT32P)(CAMSV2_BASE+0x248))
#define CAMSV_1_DMA_ERR_CTRL	((UINT32P)(CAMSV2_BASE+0x440))
#define CAMSV_1_IMGO_ERR_STAT	((UINT32P)(CAMSV2_BASE+0x444))
#define CAMSV_1_DMA_DEBUG_ADDR	((UINT32P)(CAMSV2_BASE+0x470))
#define CAMSV_1_DMA_RSV1	((UINT32P)(CAMSV2_BASE+0x474))
#define CAMSV_1_DMA_RSV2	((UINT32P)(CAMSV2_BASE+0x478))
#define CAMSV_1_DMA_RSV3	((UINT32P)(CAMSV2_BASE+0x47C))
#define CAMSV_1_DMA_RSV4	((UINT32P)(CAMSV2_BASE+0x480))
#define CAMSV_1_DMA_RSV5	((UINT32P)(CAMSV2_BASE+0x484))
#define CAMSV_1_DMA_RSV6	((UINT32P)(CAMSV2_BASE+0x488))
#define CAMSV_1_DMA_DEBUG_SEL	((UINT32P)(CAMSV2_BASE+0x48C))
#define CAMSV_1_DMA_BW_SELF_TEST	((UINT32P)(CAMSV2_BASE+0x490))
#define CAMSV_1_DMA_FRAME_HEADER_EN	((UINT32P)(CAMSV2_BASE+0xE00))
#define CAMSV_1_IMGO_FH_BASE_ADDR	((UINT32P)(CAMSV2_BASE+0xE04))
#define CAMSV_1_RRZO_FH_BASE_ADDR	((UINT32P)(CAMSV2_BASE+0xE08))
#define CAMSV_1_AAO_FH_BASE_ADDR	((UINT32P)(CAMSV2_BASE+0xE0C))
#define CAMSV_1_AFO_FH_BASE_ADDR	((UINT32P)(CAMSV2_BASE+0xE10))
#define CAMSV_1_LCSO_FH_BASE_ADDR	((UINT32P)(CAMSV2_BASE+0xE14))
#define CAMSV_1_UFEO_FH_BASE_ADDR	((UINT32P)(CAMSV2_BASE+0xE18))
#define CAMSV_1_PDO_FH_BASE_ADDR	((UINT32P)(CAMSV2_BASE+0xE1C))
#define CAMSV_1_IMGO_FH_SPARE_2	((UINT32P)(CAMSV2_BASE+0xE30))
#define CAMSV_1_IMGO_FH_SPARE_3	((UINT32P)(CAMSV2_BASE+0xE34))
#define CAMSV_1_IMGO_FH_SPARE_4	((UINT32P)(CAMSV2_BASE+0xE38))
#define CAMSV_1_IMGO_FH_SPARE_5	((UINT32P)(CAMSV2_BASE+0xE3C))
#define CAMSV_1_IMGO_FH_SPARE_6	((UINT32P)(CAMSV2_BASE+0xE40))
#define CAMSV_1_IMGO_FH_SPARE_7	((UINT32P)(CAMSV2_BASE+0xE44))
#define CAMSV_1_IMGO_FH_SPARE_8	((UINT32P)(CAMSV2_BASE+0xE48))
#define CAMSV_1_IMGO_FH_SPARE_9	((UINT32P)(CAMSV2_BASE+0xE4C))
#define CAMSV_1_IMGO_FH_SPARE_10	((UINT32P)(CAMSV2_BASE+0xE50))
#define CAMSV_1_IMGO_FH_SPARE_11	((UINT32P)(CAMSV2_BASE+0xE54))
#define CAMSV_1_IMGO_FH_SPARE_12	((UINT32P)(CAMSV2_BASE+0xE58))
#define CAMSV_1_IMGO_FH_SPARE_13	((UINT32P)(CAMSV2_BASE+0xE5C))
#define CAMSV_1_IMGO_FH_SPARE_14	((UINT32P)(CAMSV2_BASE+0xE60))
#define CAMSV_1_IMGO_FH_SPARE_15	((UINT32P)(CAMSV2_BASE+0xE64))
#define CAMSV_1_IMGO_FH_SPARE_16	((UINT32P)(CAMSV2_BASE+0xE68))
#define CAMSV_1_FBC_IMGO_CTL1	((UINT32P)(CAMSV2_BASE+0x110))
#define CAMSV_1_FBC_IMGO_CTL2	((UINT32P)(CAMSV2_BASE+0x114))
#define CAMSV_1_FBC_IMGO_ENQ_ADDR	((UINT32P)(CAMSV2_BASE+0x118))
#define CAMSV_1_FBC_IMGO_CUR_ADDR	((UINT32P)(CAMSV2_BASE+0x11C))
#define CAMSV_1_TG_SEN_MODE	((UINT32P)(CAMSV2_BASE+0x500))
#define CAMSV_1_TG_VF_CON	((UINT32P)(CAMSV2_BASE+0x504))
#define CAMSV_1_TG_SEN_GRAB_PXL	((UINT32P)(CAMSV2_BASE+0x508))
#define CAMSV_1_TG_SEN_GRAB_LIN	((UINT32P)(CAMSV2_BASE+0x50C))
#define CAMSV_1_TG_PATH_CFG	((UINT32P)(CAMSV2_BASE+0x510))
#define CAMSV_1_TG_MEMIN_CTL	((UINT32P)(CAMSV2_BASE+0x514))
#define CAMSV_1_TG_INT1	((UINT32P)(CAMSV2_BASE+0x518))
#define CAMSV_1_TG_INT2	((UINT32P)(CAMSV2_BASE+0x51C))
#define CAMSV_1_TG_SOF_CNT	((UINT32P)(CAMSV2_BASE+0x520))
#define CAMSV_1_TG_SOT_CNT	((UINT32P)(CAMSV2_BASE+0x524))
#define CAMSV_1_TG_EOT_CNT	((UINT32P)(CAMSV2_BASE+0x528))
#define CAMSV_1_TG_ERR_CTL	((UINT32P)(CAMSV2_BASE+0x52C))
#define CAMSV_1_TG_DAT_NO	((UINT32P)(CAMSV2_BASE+0x530))
#define CAMSV_1_TG_FRM_CNT_ST	((UINT32P)(CAMSV2_BASE+0x534))
#define CAMSV_1_TG_FRMSIZE_ST	((UINT32P)(CAMSV2_BASE+0x538))
#define CAMSV_1_TG_INTER_ST	((UINT32P)(CAMSV2_BASE+0x53C))
#define CAMSV_1_TG_FLASHA_CTL	((UINT32P)(CAMSV2_BASE+0x540))
#define CAMSV_1_TG_FLASHA_LINE_CNT	((UINT32P)(CAMSV2_BASE+0x544))
#define CAMSV_1_TG_FLASHA_POS	((UINT32P)(CAMSV2_BASE+0x548))
#define CAMSV_1_TG_FLASHB_CTL	((UINT32P)(CAMSV2_BASE+0x54C))
#define CAMSV_1_TG_FLASHB_LINE_CNT	((UINT32P)(CAMSV2_BASE+0x550))
#define CAMSV_1_TG_FLASHB_POS	((UINT32P)(CAMSV2_BASE+0x554))
#define CAMSV_1_TG_FLASHB_POS1	((UINT32P)(CAMSV2_BASE+0x558))
#define CAMSV_1_TG_I2C_CQ_TRIG	((UINT32P)(CAMSV2_BASE+0x560))
#define CAMSV_1_TG_CQ_TIMING	((UINT32P)(CAMSV2_BASE+0x564))
#define CAMSV_1_TG_CQ_NUM	((UINT32P)(CAMSV2_BASE+0x568))
#define CAMSV_1_TG_TIME_STAMP	((UINT32P)(CAMSV2_BASE+0x570))
#define CAMSV_1_TG_SUB_PERIOD	((UINT32P)(CAMSV2_BASE+0x574))
#define CAMSV_1_TG_DAT_NO_R	((UINT32P)(CAMSV2_BASE+0x578))
#define CAMSV_1_TG_FRMSIZE_ST_R	((UINT32P)(CAMSV2_BASE+0x57C))

// APB Module camsv_2
#define CAMSV3_BASE (0x18052000)
#define CAMSV_2_MODULE_EN	((UINT32P)(CAMSV3_BASE+0x010))
#define CAMSV_2_FMT_SEL	((UINT32P)(CAMSV3_BASE+0x014))
#define CAMSV_2_INT_EN	((UINT32P)(CAMSV3_BASE+0x018))
#define CAMSV_2_INT_STATUS	((UINT32P)(CAMSV3_BASE+0x01C))
#define CAMSV_2_SW_CTL	((UINT32P)(CAMSV3_BASE+0x020))
#define CAMSV_2_SPARE0	((UINT32P)(CAMSV3_BASE+0x024))
#define CAMSV_2_SPARE1	((UINT32P)(CAMSV3_BASE+0x028))
#define CAMSV_2_IMGO_FBC	((UINT32P)(CAMSV3_BASE+0x02C))
#define CAMSV_2_CLK_EN	((UINT32P)(CAMSV3_BASE+0x030))
#define CAMSV_2_DBG_SET	((UINT32P)(CAMSV3_BASE+0x034))
#define CAMSV_2_DBG_PORT	((UINT32P)(CAMSV3_BASE+0x038))
#define CAMSV_2_DATE_CODE	((UINT32P)(CAMSV3_BASE+0x03C))
#define CAMSV_2_PROJ_CODE	((UINT32P)(CAMSV3_BASE+0x040))
#define CAMSV_2_DCM_DIS	((UINT32P)(CAMSV3_BASE+0x044))
#define CAMSV_2_DCM_STATUS	((UINT32P)(CAMSV3_BASE+0x048))
#define CAMSV_2_PAK	((UINT32P)(CAMSV3_BASE+0x04C))
#define CAMSV_2_DMA_SOFT_RSTSTAT	((UINT32P)(CAMSV3_BASE+0x200))
#define CAMSV_2_CQ0I_BASE_ADDR	((UINT32P)(CAMSV3_BASE+0x204))
#define CAMSV_2_CQ0I_XSIZE	((UINT32P)(CAMSV3_BASE+0x208))
#define CAMSV_2_VERTICAL_FLIP_EN	((UINT32P)(CAMSV3_BASE+0x20C))
#define CAMSV_2_DMA_SOFT_RESET	((UINT32P)(CAMSV3_BASE+0x210))
#define CAMSV_2_LAST_ULTRA_EN	((UINT32P)(CAMSV3_BASE+0x214))
#define CAMSV_2_SPECIAL_FUN_EN	((UINT32P)(CAMSV3_BASE+0x218))
#define CAMSV_2_IMGO_BASE_ADDR	((UINT32P)(CAMSV3_BASE+0x220))
#define CAMSV_2_IMGO_OFST_ADDR	((UINT32P)(CAMSV3_BASE+0x228))
#define CAMSV_2_IMGO_DRS	((UINT32P)(CAMSV3_BASE+0x22C))
#define CAMSV_2_IMGO_XSIZE	((UINT32P)(CAMSV3_BASE+0x230))
#define CAMSV_2_IMGO_YSIZE	((UINT32P)(CAMSV3_BASE+0x234))
#define CAMSV_2_IMGO_STRIDE	((UINT32P)(CAMSV3_BASE+0x238))
#define CAMSV_2_IMGO_CON	((UINT32P)(CAMSV3_BASE+0x23C))
#define CAMSV_2_IMGO_CON2	((UINT32P)(CAMSV3_BASE+0x240))
#define CAMSV_2_IMGO_CON3	((UINT32P)(CAMSV3_BASE+0x244))
#define CAMSV_2_IMGO_CROP	((UINT32P)(CAMSV3_BASE+0x248))
#define CAMSV_2_DMA_ERR_CTRL	((UINT32P)(CAMSV3_BASE+0x440))
#define CAMSV_2_IMGO_ERR_STAT	((UINT32P)(CAMSV3_BASE+0x444))
#define CAMSV_2_DMA_DEBUG_ADDR	((UINT32P)(CAMSV3_BASE+0x470))
#define CAMSV_2_DMA_RSV1	((UINT32P)(CAMSV3_BASE+0x474))
#define CAMSV_2_DMA_RSV2	((UINT32P)(CAMSV3_BASE+0x478))
#define CAMSV_2_DMA_RSV3	((UINT32P)(CAMSV3_BASE+0x47C))
#define CAMSV_2_DMA_RSV4	((UINT32P)(CAMSV3_BASE+0x480))
#define CAMSV_2_DMA_RSV5	((UINT32P)(CAMSV3_BASE+0x484))
#define CAMSV_2_DMA_RSV6	((UINT32P)(CAMSV3_BASE+0x488))
#define CAMSV_2_DMA_DEBUG_SEL	((UINT32P)(CAMSV3_BASE+0x48C))
#define CAMSV_2_DMA_BW_SELF_TEST	((UINT32P)(CAMSV3_BASE+0x490))
#define CAMSV_2_DMA_FRAME_HEADER_EN	((UINT32P)(CAMSV3_BASE+0xE00))
#define CAMSV_2_IMGO_FH_BASE_ADDR	((UINT32P)(CAMSV3_BASE+0xE04))
#define CAMSV_2_RRZO_FH_BASE_ADDR	((UINT32P)(CAMSV3_BASE+0xE08))
#define CAMSV_2_AAO_FH_BASE_ADDR	((UINT32P)(CAMSV3_BASE+0xE0C))
#define CAMSV_2_AFO_FH_BASE_ADDR	((UINT32P)(CAMSV3_BASE+0xE10))
#define CAMSV_2_LCSO_FH_BASE_ADDR	((UINT32P)(CAMSV3_BASE+0xE14))
#define CAMSV_2_UFEO_FH_BASE_ADDR	((UINT32P)(CAMSV3_BASE+0xE18))
#define CAMSV_2_PDO_FH_BASE_ADDR	((UINT32P)(CAMSV3_BASE+0xE1C))
#define CAMSV_2_IMGO_FH_SPARE_2	((UINT32P)(CAMSV3_BASE+0xE30))
#define CAMSV_2_IMGO_FH_SPARE_3	((UINT32P)(CAMSV3_BASE+0xE34))
#define CAMSV_2_IMGO_FH_SPARE_4	((UINT32P)(CAMSV3_BASE+0xE38))
#define CAMSV_2_IMGO_FH_SPARE_5	((UINT32P)(CAMSV3_BASE+0xE3C))
#define CAMSV_2_IMGO_FH_SPARE_6	((UINT32P)(CAMSV3_BASE+0xE40))
#define CAMSV_2_IMGO_FH_SPARE_7	((UINT32P)(CAMSV3_BASE+0xE44))
#define CAMSV_2_IMGO_FH_SPARE_8	((UINT32P)(CAMSV3_BASE+0xE48))
#define CAMSV_2_IMGO_FH_SPARE_9	((UINT32P)(CAMSV3_BASE+0xE4C))
#define CAMSV_2_IMGO_FH_SPARE_10	((UINT32P)(CAMSV3_BASE+0xE50))
#define CAMSV_2_IMGO_FH_SPARE_11	((UINT32P)(CAMSV3_BASE+0xE54))
#define CAMSV_2_IMGO_FH_SPARE_12	((UINT32P)(CAMSV3_BASE+0xE58))
#define CAMSV_2_IMGO_FH_SPARE_13	((UINT32P)(CAMSV3_BASE+0xE5C))
#define CAMSV_2_IMGO_FH_SPARE_14	((UINT32P)(CAMSV3_BASE+0xE60))
#define CAMSV_2_IMGO_FH_SPARE_15	((UINT32P)(CAMSV3_BASE+0xE64))
#define CAMSV_2_IMGO_FH_SPARE_16	((UINT32P)(CAMSV3_BASE+0xE68))
#define CAMSV_2_FBC_IMGO_CTL1	((UINT32P)(CAMSV3_BASE+0x110))
#define CAMSV_2_FBC_IMGO_CTL2	((UINT32P)(CAMSV3_BASE+0x114))
#define CAMSV_2_FBC_IMGO_ENQ_ADDR	((UINT32P)(CAMSV3_BASE+0x118))
#define CAMSV_2_FBC_IMGO_CUR_ADDR	((UINT32P)(CAMSV3_BASE+0x11C))
#define CAMSV_2_TG_SEN_MODE	((UINT32P)(CAMSV3_BASE+0x500))
#define CAMSV_2_TG_VF_CON	((UINT32P)(CAMSV3_BASE+0x504))
#define CAMSV_2_TG_SEN_GRAB_PXL	((UINT32P)(CAMSV3_BASE+0x508))
#define CAMSV_2_TG_SEN_GRAB_LIN	((UINT32P)(CAMSV3_BASE+0x50C))
#define CAMSV_2_TG_PATH_CFG	((UINT32P)(CAMSV3_BASE+0x510))
#define CAMSV_2_TG_MEMIN_CTL	((UINT32P)(CAMSV3_BASE+0x514))
#define CAMSV_2_TG_INT1	((UINT32P)(CAMSV3_BASE+0x518))
#define CAMSV_2_TG_INT2	((UINT32P)(CAMSV3_BASE+0x51C))
#define CAMSV_2_TG_SOF_CNT	((UINT32P)(CAMSV3_BASE+0x520))
#define CAMSV_2_TG_SOT_CNT	((UINT32P)(CAMSV3_BASE+0x524))
#define CAMSV_2_TG_EOT_CNT	((UINT32P)(CAMSV3_BASE+0x528))
#define CAMSV_2_TG_ERR_CTL	((UINT32P)(CAMSV3_BASE+0x52C))
#define CAMSV_2_TG_DAT_NO	((UINT32P)(CAMSV3_BASE+0x530))
#define CAMSV_2_TG_FRM_CNT_ST	((UINT32P)(CAMSV3_BASE+0x534))
#define CAMSV_2_TG_FRMSIZE_ST	((UINT32P)(CAMSV3_BASE+0x538))
#define CAMSV_2_TG_INTER_ST	((UINT32P)(CAMSV3_BASE+0x53C))
#define CAMSV_2_TG_FLASHA_CTL	((UINT32P)(CAMSV3_BASE+0x540))
#define CAMSV_2_TG_FLASHA_LINE_CNT	((UINT32P)(CAMSV3_BASE+0x544))
#define CAMSV_2_TG_FLASHA_POS	((UINT32P)(CAMSV3_BASE+0x548))
#define CAMSV_2_TG_FLASHB_CTL	((UINT32P)(CAMSV3_BASE+0x54C))
#define CAMSV_2_TG_FLASHB_LINE_CNT	((UINT32P)(CAMSV3_BASE+0x550))
#define CAMSV_2_TG_FLASHB_POS	((UINT32P)(CAMSV3_BASE+0x554))
#define CAMSV_2_TG_FLASHB_POS1	((UINT32P)(CAMSV3_BASE+0x558))
#define CAMSV_2_TG_I2C_CQ_TRIG	((UINT32P)(CAMSV3_BASE+0x560))
#define CAMSV_2_TG_CQ_TIMING	((UINT32P)(CAMSV3_BASE+0x564))
#define CAMSV_2_TG_CQ_NUM	((UINT32P)(CAMSV3_BASE+0x568))
#define CAMSV_2_TG_TIME_STAMP	((UINT32P)(CAMSV3_BASE+0x570))
#define CAMSV_2_TG_SUB_PERIOD	((UINT32P)(CAMSV3_BASE+0x574))
#define CAMSV_2_TG_DAT_NO_R	((UINT32P)(CAMSV3_BASE+0x578))
#define CAMSV_2_TG_FRMSIZE_ST_R	((UINT32P)(CAMSV3_BASE+0x57C))
#define CAMSV_TOP_2_DEBUG	((UINT32P)(CAMSV3_BASE+0x000))

// APB Module camsv_3
#define CAMSV4_BASE (0x18053000)
#define CAMSV_3_MODULE_EN	((UINT32P)(CAMSV4_BASE+0x010))
#define CAMSV_3_FMT_SEL	((UINT32P)(CAMSV4_BASE+0x014))
#define CAMSV_3_INT_EN	((UINT32P)(CAMSV4_BASE+0x018))
#define CAMSV_3_INT_STATUS	((UINT32P)(CAMSV4_BASE+0x01C))
#define CAMSV_3_SW_CTL	((UINT32P)(CAMSV4_BASE+0x020))
#define CAMSV_3_SPARE0	((UINT32P)(CAMSV4_BASE+0x024))
#define CAMSV_3_SPARE1	((UINT32P)(CAMSV4_BASE+0x028))
#define CAMSV_3_IMGO_FBC	((UINT32P)(CAMSV4_BASE+0x02C))
#define CAMSV_3_CLK_EN	((UINT32P)(CAMSV4_BASE+0x030))
#define CAMSV_3_DBG_SET	((UINT32P)(CAMSV4_BASE+0x034))
#define CAMSV_3_DBG_PORT	((UINT32P)(CAMSV4_BASE+0x038))
#define CAMSV_3_DATE_CODE	((UINT32P)(CAMSV4_BASE+0x03C))
#define CAMSV_3_PROJ_CODE	((UINT32P)(CAMSV4_BASE+0x040))
#define CAMSV_3_DCM_DIS	((UINT32P)(CAMSV4_BASE+0x044))
#define CAMSV_3_DCM_STATUS	((UINT32P)(CAMSV4_BASE+0x048))
#define CAMSV_3_PAK	((UINT32P)(CAMSV4_BASE+0x04C))
#define CAMSV_3_DMA_SOFT_RSTSTAT	((UINT32P)(CAMSV4_BASE+0x200))
#define CAMSV_3_CQ0I_BASE_ADDR	((UINT32P)(CAMSV4_BASE+0x204))
#define CAMSV_3_CQ0I_XSIZE	((UINT32P)(CAMSV4_BASE+0x208))
#define CAMSV_3_VERTICAL_FLIP_EN	((UINT32P)(CAMSV4_BASE+0x20C))
#define CAMSV_3_DMA_SOFT_RESET	((UINT32P)(CAMSV4_BASE+0x210))
#define CAMSV_3_LAST_ULTRA_EN	((UINT32P)(CAMSV4_BASE+0x214))
#define CAMSV_3_SPECIAL_FUN_EN	((UINT32P)(CAMSV4_BASE+0x218))
#define CAMSV_3_IMGO_BASE_ADDR	((UINT32P)(CAMSV4_BASE+0x220))
#define CAMSV_3_IMGO_OFST_ADDR	((UINT32P)(CAMSV4_BASE+0x228))
#define CAMSV_3_IMGO_DRS	((UINT32P)(CAMSV4_BASE+0x22C))
#define CAMSV_3_IMGO_XSIZE	((UINT32P)(CAMSV4_BASE+0x230))
#define CAMSV_3_IMGO_YSIZE	((UINT32P)(CAMSV4_BASE+0x234))
#define CAMSV_3_IMGO_STRIDE	((UINT32P)(CAMSV4_BASE+0x238))
#define CAMSV_3_IMGO_CON	((UINT32P)(CAMSV4_BASE+0x23C))
#define CAMSV_3_IMGO_CON2	((UINT32P)(CAMSV4_BASE+0x240))
#define CAMSV_3_IMGO_CON3	((UINT32P)(CAMSV4_BASE+0x244))
#define CAMSV_3_IMGO_CROP	((UINT32P)(CAMSV4_BASE+0x248))
#define CAMSV_3_DMA_ERR_CTRL	((UINT32P)(CAMSV4_BASE+0x440))
#define CAMSV_3_IMGO_ERR_STAT	((UINT32P)(CAMSV4_BASE+0x444))
#define CAMSV_3_DMA_DEBUG_ADDR	((UINT32P)(CAMSV4_BASE+0x470))
#define CAMSV_3_DMA_RSV1	((UINT32P)(CAMSV4_BASE+0x474))
#define CAMSV_3_DMA_RSV2	((UINT32P)(CAMSV4_BASE+0x478))
#define CAMSV_3_DMA_RSV3	((UINT32P)(CAMSV4_BASE+0x47C))
#define CAMSV_3_DMA_RSV4	((UINT32P)(CAMSV4_BASE+0x480))
#define CAMSV_3_DMA_RSV5	((UINT32P)(CAMSV4_BASE+0x484))
#define CAMSV_3_DMA_RSV6	((UINT32P)(CAMSV4_BASE+0x488))
#define CAMSV_3_DMA_DEBUG_SEL	((UINT32P)(CAMSV4_BASE+0x48C))
#define CAMSV_3_DMA_BW_SELF_TEST	((UINT32P)(CAMSV4_BASE+0x490))
#define CAMSV_3_DMA_FRAME_HEADER_EN	((UINT32P)(CAMSV4_BASE+0xE00))
#define CAMSV_3_IMGO_FH_BASE_ADDR	((UINT32P)(CAMSV4_BASE+0xE04))
#define CAMSV_3_RRZO_FH_BASE_ADDR	((UINT32P)(CAMSV4_BASE+0xE08))
#define CAMSV_3_AAO_FH_BASE_ADDR	((UINT32P)(CAMSV4_BASE+0xE0C))
#define CAMSV_3_AFO_FH_BASE_ADDR	((UINT32P)(CAMSV4_BASE+0xE10))
#define CAMSV_3_LCSO_FH_BASE_ADDR	((UINT32P)(CAMSV4_BASE+0xE14))
#define CAMSV_3_UFEO_FH_BASE_ADDR	((UINT32P)(CAMSV4_BASE+0xE18))
#define CAMSV_3_PDO_FH_BASE_ADDR	((UINT32P)(CAMSV4_BASE+0xE1C))
#define CAMSV_3_IMGO_FH_SPARE_2	((UINT32P)(CAMSV4_BASE+0xE30))
#define CAMSV_3_IMGO_FH_SPARE_3	((UINT32P)(CAMSV4_BASE+0xE34))
#define CAMSV_3_IMGO_FH_SPARE_4	((UINT32P)(CAMSV4_BASE+0xE38))
#define CAMSV_3_IMGO_FH_SPARE_5	((UINT32P)(CAMSV4_BASE+0xE3C))
#define CAMSV_3_IMGO_FH_SPARE_6	((UINT32P)(CAMSV4_BASE+0xE40))
#define CAMSV_3_IMGO_FH_SPARE_7	((UINT32P)(CAMSV4_BASE+0xE44))
#define CAMSV_3_IMGO_FH_SPARE_8	((UINT32P)(CAMSV4_BASE+0xE48))
#define CAMSV_3_IMGO_FH_SPARE_9	((UINT32P)(CAMSV4_BASE+0xE4C))
#define CAMSV_3_IMGO_FH_SPARE_10	((UINT32P)(CAMSV4_BASE+0xE50))
#define CAMSV_3_IMGO_FH_SPARE_11	((UINT32P)(CAMSV4_BASE+0xE54))
#define CAMSV_3_IMGO_FH_SPARE_12	((UINT32P)(CAMSV4_BASE+0xE58))
#define CAMSV_3_IMGO_FH_SPARE_13	((UINT32P)(CAMSV4_BASE+0xE5C))
#define CAMSV_3_IMGO_FH_SPARE_14	((UINT32P)(CAMSV4_BASE+0xE60))
#define CAMSV_3_IMGO_FH_SPARE_15	((UINT32P)(CAMSV4_BASE+0xE64))
#define CAMSV_3_IMGO_FH_SPARE_16	((UINT32P)(CAMSV4_BASE+0xE68))
#define CAMSV_3_FBC_IMGO_CTL1	((UINT32P)(CAMSV4_BASE+0x110))
#define CAMSV_3_FBC_IMGO_CTL2	((UINT32P)(CAMSV4_BASE+0x114))
#define CAMSV_3_FBC_IMGO_ENQ_ADDR	((UINT32P)(CAMSV4_BASE+0x118))
#define CAMSV_3_FBC_IMGO_CUR_ADDR	((UINT32P)(CAMSV4_BASE+0x11C))
#define CAMSV_3_TG_SEN_MODE	((UINT32P)(CAMSV4_BASE+0x500))
#define CAMSV_3_TG_VF_CON	((UINT32P)(CAMSV4_BASE+0x504))
#define CAMSV_3_TG_SEN_GRAB_PXL	((UINT32P)(CAMSV4_BASE+0x508))
#define CAMSV_3_TG_SEN_GRAB_LIN	((UINT32P)(CAMSV4_BASE+0x50C))
#define CAMSV_3_TG_PATH_CFG	((UINT32P)(CAMSV4_BASE+0x510))
#define CAMSV_3_TG_MEMIN_CTL	((UINT32P)(CAMSV4_BASE+0x514))
#define CAMSV_3_TG_INT1	((UINT32P)(CAMSV4_BASE+0x518))
#define CAMSV_3_TG_INT2	((UINT32P)(CAMSV4_BASE+0x51C))
#define CAMSV_3_TG_SOF_CNT	((UINT32P)(CAMSV4_BASE+0x520))
#define CAMSV_3_TG_SOT_CNT	((UINT32P)(CAMSV4_BASE+0x524))
#define CAMSV_3_TG_EOT_CNT	((UINT32P)(CAMSV4_BASE+0x528))
#define CAMSV_3_TG_ERR_CTL	((UINT32P)(CAMSV4_BASE+0x52C))
#define CAMSV_3_TG_DAT_NO	((UINT32P)(CAMSV4_BASE+0x530))
#define CAMSV_3_TG_FRM_CNT_ST	((UINT32P)(CAMSV4_BASE+0x534))
#define CAMSV_3_TG_FRMSIZE_ST	((UINT32P)(CAMSV4_BASE+0x538))
#define CAMSV_3_TG_INTER_ST	((UINT32P)(CAMSV4_BASE+0x53C))
#define CAMSV_3_TG_FLASHA_CTL	((UINT32P)(CAMSV4_BASE+0x540))
#define CAMSV_3_TG_FLASHA_LINE_CNT	((UINT32P)(CAMSV4_BASE+0x544))
#define CAMSV_3_TG_FLASHA_POS	((UINT32P)(CAMSV4_BASE+0x548))
#define CAMSV_3_TG_FLASHB_CTL	((UINT32P)(CAMSV4_BASE+0x54C))
#define CAMSV_3_TG_FLASHB_LINE_CNT	((UINT32P)(CAMSV4_BASE+0x550))
#define CAMSV_3_TG_FLASHB_POS	((UINT32P)(CAMSV4_BASE+0x554))
#define CAMSV_3_TG_FLASHB_POS1	((UINT32P)(CAMSV4_BASE+0x558))
#define CAMSV_3_TG_I2C_CQ_TRIG	((UINT32P)(CAMSV4_BASE+0x560))
#define CAMSV_3_TG_CQ_TIMING	((UINT32P)(CAMSV4_BASE+0x564))
#define CAMSV_3_TG_CQ_NUM	((UINT32P)(CAMSV4_BASE+0x568))
#define CAMSV_3_TG_TIME_STAMP	((UINT32P)(CAMSV4_BASE+0x570))
#define CAMSV_3_TG_SUB_PERIOD	((UINT32P)(CAMSV4_BASE+0x574))
#define CAMSV_3_TG_DAT_NO_R	((UINT32P)(CAMSV4_BASE+0x578))
#define CAMSV_3_TG_FRMSIZE_ST_R	((UINT32P)(CAMSV4_BASE+0x57C))

// APB Module camsv_4
#define CAMSV5_BASE (0x18054000)
#define CAMSV_4_MODULE_EN	((UINT32P)(CAMSV5_BASE+0x010))
#define CAMSV_4_FMT_SEL	((UINT32P)(CAMSV5_BASE+0x014))
#define CAMSV_4_INT_EN	((UINT32P)(CAMSV5_BASE+0x018))
#define CAMSV_4_INT_STATUS	((UINT32P)(CAMSV5_BASE+0x01C))
#define CAMSV_4_SW_CTL	((UINT32P)(CAMSV5_BASE+0x020))
#define CAMSV_4_SPARE0	((UINT32P)(CAMSV5_BASE+0x024))
#define CAMSV_4_SPARE1	((UINT32P)(CAMSV5_BASE+0x028))
#define CAMSV_4_IMGO_FBC	((UINT32P)(CAMSV5_BASE+0x02C))
#define CAMSV_4_CLK_EN	((UINT32P)(CAMSV5_BASE+0x030))
#define CAMSV_4_DBG_SET	((UINT32P)(CAMSV5_BASE+0x034))
#define CAMSV_4_DBG_PORT	((UINT32P)(CAMSV5_BASE+0x038))
#define CAMSV_4_DATE_CODE	((UINT32P)(CAMSV5_BASE+0x03C))
#define CAMSV_4_PROJ_CODE	((UINT32P)(CAMSV5_BASE+0x040))
#define CAMSV_4_DCM_DIS	((UINT32P)(CAMSV5_BASE+0x044))
#define CAMSV_4_DCM_STATUS	((UINT32P)(CAMSV5_BASE+0x048))
#define CAMSV_4_PAK	((UINT32P)(CAMSV5_BASE+0x04C))
#define CAMSV_4_DMA_SOFT_RSTSTAT	((UINT32P)(CAMSV5_BASE+0x200))
#define CAMSV_4_CQ0I_BASE_ADDR	((UINT32P)(CAMSV5_BASE+0x204))
#define CAMSV_4_CQ0I_XSIZE	((UINT32P)(CAMSV5_BASE+0x208))
#define CAMSV_4_VERTICAL_FLIP_EN	((UINT32P)(CAMSV5_BASE+0x20C))
#define CAMSV_4_DMA_SOFT_RESET	((UINT32P)(CAMSV5_BASE+0x210))
#define CAMSV_4_LAST_ULTRA_EN	((UINT32P)(CAMSV5_BASE+0x214))
#define CAMSV_4_SPECIAL_FUN_EN	((UINT32P)(CAMSV5_BASE+0x218))
#define CAMSV_4_IMGO_BASE_ADDR	((UINT32P)(CAMSV5_BASE+0x220))
#define CAMSV_4_IMGO_OFST_ADDR	((UINT32P)(CAMSV5_BASE+0x228))
#define CAMSV_4_IMGO_DRS	((UINT32P)(CAMSV5_BASE+0x22C))
#define CAMSV_4_IMGO_XSIZE	((UINT32P)(CAMSV5_BASE+0x230))
#define CAMSV_4_IMGO_YSIZE	((UINT32P)(CAMSV5_BASE+0x234))
#define CAMSV_4_IMGO_STRIDE	((UINT32P)(CAMSV5_BASE+0x238))
#define CAMSV_4_IMGO_CON	((UINT32P)(CAMSV5_BASE+0x23C))
#define CAMSV_4_IMGO_CON2	((UINT32P)(CAMSV5_BASE+0x240))
#define CAMSV_4_IMGO_CON3	((UINT32P)(CAMSV5_BASE+0x244))
#define CAMSV_4_IMGO_CROP	((UINT32P)(CAMSV5_BASE+0x248))
#define CAMSV_4_DMA_ERR_CTRL	((UINT32P)(CAMSV5_BASE+0x440))
#define CAMSV_4_IMGO_ERR_STAT	((UINT32P)(CAMSV5_BASE+0x444))
#define CAMSV_4_DMA_DEBUG_ADDR	((UINT32P)(CAMSV5_BASE+0x470))
#define CAMSV_4_DMA_RSV1	((UINT32P)(CAMSV5_BASE+0x474))
#define CAMSV_4_DMA_RSV2	((UINT32P)(CAMSV5_BASE+0x478))
#define CAMSV_4_DMA_RSV3	((UINT32P)(CAMSV5_BASE+0x47C))
#define CAMSV_4_DMA_RSV4	((UINT32P)(CAMSV5_BASE+0x480))
#define CAMSV_4_DMA_RSV5	((UINT32P)(CAMSV5_BASE+0x484))
#define CAMSV_4_DMA_RSV6	((UINT32P)(CAMSV5_BASE+0x488))
#define CAMSV_4_DMA_DEBUG_SEL	((UINT32P)(CAMSV5_BASE+0x48C))
#define CAMSV_4_DMA_BW_SELF_TEST	((UINT32P)(CAMSV5_BASE+0x490))
#define CAMSV_4_DMA_FRAME_HEADER_EN	((UINT32P)(CAMSV5_BASE+0xE00))
#define CAMSV_4_IMGO_FH_BASE_ADDR	((UINT32P)(CAMSV5_BASE+0xE04))
#define CAMSV_4_RRZO_FH_BASE_ADDR	((UINT32P)(CAMSV5_BASE+0xE08))
#define CAMSV_4_AAO_FH_BASE_ADDR	((UINT32P)(CAMSV5_BASE+0xE0C))
#define CAMSV_4_AFO_FH_BASE_ADDR	((UINT32P)(CAMSV5_BASE+0xE10))
#define CAMSV_4_LCSO_FH_BASE_ADDR	((UINT32P)(CAMSV5_BASE+0xE14))
#define CAMSV_4_UFEO_FH_BASE_ADDR	((UINT32P)(CAMSV5_BASE+0xE18))
#define CAMSV_4_PDO_FH_BASE_ADDR	((UINT32P)(CAMSV5_BASE+0xE1C))
#define CAMSV_4_IMGO_FH_SPARE_2	((UINT32P)(CAMSV5_BASE+0xE30))
#define CAMSV_4_IMGO_FH_SPARE_3	((UINT32P)(CAMSV5_BASE+0xE34))
#define CAMSV_4_IMGO_FH_SPARE_4	((UINT32P)(CAMSV5_BASE+0xE38))
#define CAMSV_4_IMGO_FH_SPARE_5	((UINT32P)(CAMSV5_BASE+0xE3C))
#define CAMSV_4_IMGO_FH_SPARE_6	((UINT32P)(CAMSV5_BASE+0xE40))
#define CAMSV_4_IMGO_FH_SPARE_7	((UINT32P)(CAMSV5_BASE+0xE44))
#define CAMSV_4_IMGO_FH_SPARE_8	((UINT32P)(CAMSV5_BASE+0xE48))
#define CAMSV_4_IMGO_FH_SPARE_9	((UINT32P)(CAMSV5_BASE+0xE4C))
#define CAMSV_4_IMGO_FH_SPARE_10	((UINT32P)(CAMSV5_BASE+0xE50))
#define CAMSV_4_IMGO_FH_SPARE_11	((UINT32P)(CAMSV5_BASE+0xE54))
#define CAMSV_4_IMGO_FH_SPARE_12	((UINT32P)(CAMSV5_BASE+0xE58))
#define CAMSV_4_IMGO_FH_SPARE_13	((UINT32P)(CAMSV5_BASE+0xE5C))
#define CAMSV_4_IMGO_FH_SPARE_14	((UINT32P)(CAMSV5_BASE+0xE60))
#define CAMSV_4_IMGO_FH_SPARE_15	((UINT32P)(CAMSV5_BASE+0xE64))
#define CAMSV_4_IMGO_FH_SPARE_16	((UINT32P)(CAMSV5_BASE+0xE68))
#define CAMSV_4_FBC_IMGO_CTL1	((UINT32P)(CAMSV5_BASE+0x110))
#define CAMSV_4_FBC_IMGO_CTL2	((UINT32P)(CAMSV5_BASE+0x114))
#define CAMSV_4_FBC_IMGO_ENQ_ADDR	((UINT32P)(CAMSV5_BASE+0x118))
#define CAMSV_4_FBC_IMGO_CUR_ADDR	((UINT32P)(CAMSV5_BASE+0x11C))
#define CAMSV_4_TG_SEN_MODE	((UINT32P)(CAMSV5_BASE+0x500))
#define CAMSV_4_TG_VF_CON	((UINT32P)(CAMSV5_BASE+0x504))
#define CAMSV_4_TG_SEN_GRAB_PXL	((UINT32P)(CAMSV5_BASE+0x508))
#define CAMSV_4_TG_SEN_GRAB_LIN	((UINT32P)(CAMSV5_BASE+0x50C))
#define CAMSV_4_TG_PATH_CFG	((UINT32P)(CAMSV5_BASE+0x510))
#define CAMSV_4_TG_MEMIN_CTL	((UINT32P)(CAMSV5_BASE+0x514))
#define CAMSV_4_TG_INT1	((UINT32P)(CAMSV5_BASE+0x518))
#define CAMSV_4_TG_INT2	((UINT32P)(CAMSV5_BASE+0x51C))
#define CAMSV_4_TG_SOF_CNT	((UINT32P)(CAMSV5_BASE+0x520))
#define CAMSV_4_TG_SOT_CNT	((UINT32P)(CAMSV5_BASE+0x524))
#define CAMSV_4_TG_EOT_CNT	((UINT32P)(CAMSV5_BASE+0x528))
#define CAMSV_4_TG_ERR_CTL	((UINT32P)(CAMSV5_BASE+0x52C))
#define CAMSV_4_TG_DAT_NO	((UINT32P)(CAMSV5_BASE+0x530))
#define CAMSV_4_TG_FRM_CNT_ST	((UINT32P)(CAMSV5_BASE+0x534))
#define CAMSV_4_TG_FRMSIZE_ST	((UINT32P)(CAMSV5_BASE+0x538))
#define CAMSV_4_TG_INTER_ST	((UINT32P)(CAMSV5_BASE+0x53C))
#define CAMSV_4_TG_FLASHA_CTL	((UINT32P)(CAMSV5_BASE+0x540))
#define CAMSV_4_TG_FLASHA_LINE_CNT	((UINT32P)(CAMSV5_BASE+0x544))
#define CAMSV_4_TG_FLASHA_POS	((UINT32P)(CAMSV5_BASE+0x548))
#define CAMSV_4_TG_FLASHB_CTL	((UINT32P)(CAMSV5_BASE+0x54C))
#define CAMSV_4_TG_FLASHB_LINE_CNT	((UINT32P)(CAMSV5_BASE+0x550))
#define CAMSV_4_TG_FLASHB_POS	((UINT32P)(CAMSV5_BASE+0x554))
#define CAMSV_4_TG_FLASHB_POS1	((UINT32P)(CAMSV5_BASE+0x558))
#define CAMSV_4_TG_I2C_CQ_TRIG	((UINT32P)(CAMSV5_BASE+0x560))
#define CAMSV_4_TG_CQ_TIMING	((UINT32P)(CAMSV5_BASE+0x564))
#define CAMSV_4_TG_CQ_NUM	((UINT32P)(CAMSV5_BASE+0x568))
#define CAMSV_4_TG_TIME_STAMP	((UINT32P)(CAMSV5_BASE+0x570))
#define CAMSV_4_TG_SUB_PERIOD	((UINT32P)(CAMSV5_BASE+0x574))
#define CAMSV_4_TG_DAT_NO_R	((UINT32P)(CAMSV5_BASE+0x578))
#define CAMSV_4_TG_FRMSIZE_ST_R	((UINT32P)(CAMSV5_BASE+0x57C))
#define CAMSV_TOP_4_DEBUG	((UINT32P)(CAMSV5_BASE+0x000))

// APB Module camsv_5
#define CAMSV6_BASE (0x18055000)
#define CAMSV_5_MODULE_EN	((UINT32P)(CAMSV6_BASE+0x010))
#define CAMSV_5_FMT_SEL	((UINT32P)(CAMSV6_BASE+0x014))
#define CAMSV_5_INT_EN	((UINT32P)(CAMSV6_BASE+0x018))
#define CAMSV_5_INT_STATUS	((UINT32P)(CAMSV6_BASE+0x01C))
#define CAMSV_5_SW_CTL	((UINT32P)(CAMSV6_BASE+0x020))
#define CAMSV_5_SPARE0	((UINT32P)(CAMSV6_BASE+0x024))
#define CAMSV_5_SPARE1	((UINT32P)(CAMSV6_BASE+0x028))
#define CAMSV_5_IMGO_FBC	((UINT32P)(CAMSV6_BASE+0x02C))
#define CAMSV_5_CLK_EN	((UINT32P)(CAMSV6_BASE+0x030))
#define CAMSV_5_DBG_SET	((UINT32P)(CAMSV6_BASE+0x034))
#define CAMSV_5_DBG_PORT	((UINT32P)(CAMSV6_BASE+0x038))
#define CAMSV_5_DATE_CODE	((UINT32P)(CAMSV6_BASE+0x03C))
#define CAMSV_5_PROJ_CODE	((UINT32P)(CAMSV6_BASE+0x040))
#define CAMSV_5_DCM_DIS	((UINT32P)(CAMSV6_BASE+0x044))
#define CAMSV_5_DCM_STATUS	((UINT32P)(CAMSV6_BASE+0x048))
#define CAMSV_5_PAK	((UINT32P)(CAMSV6_BASE+0x04C))
#define CAMSV_5_DMA_SOFT_RSTSTAT	((UINT32P)(CAMSV6_BASE+0x200))
#define CAMSV_5_CQ0I_BASE_ADDR	((UINT32P)(CAMSV6_BASE+0x204))
#define CAMSV_5_CQ0I_XSIZE	((UINT32P)(CAMSV6_BASE+0x208))
#define CAMSV_5_VERTICAL_FLIP_EN	((UINT32P)(CAMSV6_BASE+0x20C))
#define CAMSV_5_DMA_SOFT_RESET	((UINT32P)(CAMSV6_BASE+0x210))
#define CAMSV_5_LAST_ULTRA_EN	((UINT32P)(CAMSV6_BASE+0x214))
#define CAMSV_5_SPECIAL_FUN_EN	((UINT32P)(CAMSV6_BASE+0x218))
#define CAMSV_5_IMGO_BASE_ADDR	((UINT32P)(CAMSV6_BASE+0x220))
#define CAMSV_5_IMGO_OFST_ADDR	((UINT32P)(CAMSV6_BASE+0x228))
#define CAMSV_5_IMGO_DRS	((UINT32P)(CAMSV6_BASE+0x22C))
#define CAMSV_5_IMGO_XSIZE	((UINT32P)(CAMSV6_BASE+0x230))
#define CAMSV_5_IMGO_YSIZE	((UINT32P)(CAMSV6_BASE+0x234))
#define CAMSV_5_IMGO_STRIDE	((UINT32P)(CAMSV6_BASE+0x238))
#define CAMSV_5_IMGO_CON	((UINT32P)(CAMSV6_BASE+0x23C))
#define CAMSV_5_IMGO_CON2	((UINT32P)(CAMSV6_BASE+0x240))
#define CAMSV_5_IMGO_CON3	((UINT32P)(CAMSV6_BASE+0x244))
#define CAMSV_5_IMGO_CROP	((UINT32P)(CAMSV6_BASE+0x248))
#define CAMSV_5_DMA_ERR_CTRL	((UINT32P)(CAMSV6_BASE+0x440))
#define CAMSV_5_IMGO_ERR_STAT	((UINT32P)(CAMSV6_BASE+0x444))
#define CAMSV_5_DMA_DEBUG_ADDR	((UINT32P)(CAMSV6_BASE+0x470))
#define CAMSV_5_DMA_RSV1	((UINT32P)(CAMSV6_BASE+0x474))
#define CAMSV_5_DMA_RSV2	((UINT32P)(CAMSV6_BASE+0x478))
#define CAMSV_5_DMA_RSV3	((UINT32P)(CAMSV6_BASE+0x47C))
#define CAMSV_5_DMA_RSV4	((UINT32P)(CAMSV6_BASE+0x480))
#define CAMSV_5_DMA_RSV5	((UINT32P)(CAMSV6_BASE+0x484))
#define CAMSV_5_DMA_RSV6	((UINT32P)(CAMSV6_BASE+0x488))
#define CAMSV_5_DMA_DEBUG_SEL	((UINT32P)(CAMSV6_BASE+0x48C))
#define CAMSV_5_DMA_BW_SELF_TEST	((UINT32P)(CAMSV6_BASE+0x490))
#define CAMSV_5_DMA_FRAME_HEADER_EN	((UINT32P)(CAMSV6_BASE+0xE00))
#define CAMSV_5_IMGO_FH_BASE_ADDR	((UINT32P)(CAMSV6_BASE+0xE04))
#define CAMSV_5_RRZO_FH_BASE_ADDR	((UINT32P)(CAMSV6_BASE+0xE08))
#define CAMSV_5_AAO_FH_BASE_ADDR	((UINT32P)(CAMSV6_BASE+0xE0C))
#define CAMSV_5_AFO_FH_BASE_ADDR	((UINT32P)(CAMSV6_BASE+0xE10))
#define CAMSV_5_LCSO_FH_BASE_ADDR	((UINT32P)(CAMSV6_BASE+0xE14))
#define CAMSV_5_UFEO_FH_BASE_ADDR	((UINT32P)(CAMSV6_BASE+0xE18))
#define CAMSV_5_PDO_FH_BASE_ADDR	((UINT32P)(CAMSV6_BASE+0xE1C))
#define CAMSV_5_IMGO_FH_SPARE_2	((UINT32P)(CAMSV6_BASE+0xE30))
#define CAMSV_5_IMGO_FH_SPARE_3	((UINT32P)(CAMSV6_BASE+0xE34))
#define CAMSV_5_IMGO_FH_SPARE_4	((UINT32P)(CAMSV6_BASE+0xE38))
#define CAMSV_5_IMGO_FH_SPARE_5	((UINT32P)(CAMSV6_BASE+0xE3C))
#define CAMSV_5_IMGO_FH_SPARE_6	((UINT32P)(CAMSV6_BASE+0xE40))
#define CAMSV_5_IMGO_FH_SPARE_7	((UINT32P)(CAMSV6_BASE+0xE44))
#define CAMSV_5_IMGO_FH_SPARE_8	((UINT32P)(CAMSV6_BASE+0xE48))
#define CAMSV_5_IMGO_FH_SPARE_9	((UINT32P)(CAMSV6_BASE+0xE4C))
#define CAMSV_5_IMGO_FH_SPARE_10	((UINT32P)(CAMSV6_BASE+0xE50))
#define CAMSV_5_IMGO_FH_SPARE_11	((UINT32P)(CAMSV6_BASE+0xE54))
#define CAMSV_5_IMGO_FH_SPARE_12	((UINT32P)(CAMSV6_BASE+0xE58))
#define CAMSV_5_IMGO_FH_SPARE_13	((UINT32P)(CAMSV6_BASE+0xE5C))
#define CAMSV_5_IMGO_FH_SPARE_14	((UINT32P)(CAMSV6_BASE+0xE60))
#define CAMSV_5_IMGO_FH_SPARE_15	((UINT32P)(CAMSV6_BASE+0xE64))
#define CAMSV_5_IMGO_FH_SPARE_16	((UINT32P)(CAMSV6_BASE+0xE68))
#define CAMSV_5_FBC_IMGO_CTL1	((UINT32P)(CAMSV6_BASE+0x110))
#define CAMSV_5_FBC_IMGO_CTL2	((UINT32P)(CAMSV6_BASE+0x114))
#define CAMSV_5_FBC_IMGO_ENQ_ADDR	((UINT32P)(CAMSV6_BASE+0x118))
#define CAMSV_5_FBC_IMGO_CUR_ADDR	((UINT32P)(CAMSV6_BASE+0x11C))
#define CAMSV_5_TG_SEN_MODE	((UINT32P)(CAMSV6_BASE+0x500))
#define CAMSV_5_TG_VF_CON	((UINT32P)(CAMSV6_BASE+0x504))
#define CAMSV_5_TG_SEN_GRAB_PXL	((UINT32P)(CAMSV6_BASE+0x508))
#define CAMSV_5_TG_SEN_GRAB_LIN	((UINT32P)(CAMSV6_BASE+0x50C))
#define CAMSV_5_TG_PATH_CFG	((UINT32P)(CAMSV6_BASE+0x510))
#define CAMSV_5_TG_MEMIN_CTL	((UINT32P)(CAMSV6_BASE+0x514))
#define CAMSV_5_TG_INT1	((UINT32P)(CAMSV6_BASE+0x518))
#define CAMSV_5_TG_INT2	((UINT32P)(CAMSV6_BASE+0x51C))
#define CAMSV_5_TG_SOF_CNT	((UINT32P)(CAMSV6_BASE+0x520))
#define CAMSV_5_TG_SOT_CNT	((UINT32P)(CAMSV6_BASE+0x524))
#define CAMSV_5_TG_EOT_CNT	((UINT32P)(CAMSV6_BASE+0x528))
#define CAMSV_5_TG_ERR_CTL	((UINT32P)(CAMSV6_BASE+0x52C))
#define CAMSV_5_TG_DAT_NO	((UINT32P)(CAMSV6_BASE+0x530))
#define CAMSV_5_TG_FRM_CNT_ST	((UINT32P)(CAMSV6_BASE+0x534))
#define CAMSV_5_TG_FRMSIZE_ST	((UINT32P)(CAMSV6_BASE+0x538))
#define CAMSV_5_TG_INTER_ST	((UINT32P)(CAMSV6_BASE+0x53C))
#define CAMSV_5_TG_FLASHA_CTL	((UINT32P)(CAMSV6_BASE+0x540))
#define CAMSV_5_TG_FLASHA_LINE_CNT	((UINT32P)(CAMSV6_BASE+0x544))
#define CAMSV_5_TG_FLASHA_POS	((UINT32P)(CAMSV6_BASE+0x548))
#define CAMSV_5_TG_FLASHB_CTL	((UINT32P)(CAMSV6_BASE+0x54C))
#define CAMSV_5_TG_FLASHB_LINE_CNT	((UINT32P)(CAMSV6_BASE+0x550))
#define CAMSV_5_TG_FLASHB_POS	((UINT32P)(CAMSV6_BASE+0x554))
#define CAMSV_5_TG_FLASHB_POS1	((UINT32P)(CAMSV6_BASE+0x558))
#define CAMSV_5_TG_I2C_CQ_TRIG	((UINT32P)(CAMSV6_BASE+0x560))
#define CAMSV_5_TG_CQ_TIMING	((UINT32P)(CAMSV6_BASE+0x564))
#define CAMSV_5_TG_CQ_NUM	((UINT32P)(CAMSV6_BASE+0x568))
#define CAMSV_5_TG_TIME_STAMP	((UINT32P)(CAMSV6_BASE+0x570))
#define CAMSV_5_TG_SUB_PERIOD	((UINT32P)(CAMSV6_BASE+0x574))
#define CAMSV_5_TG_DAT_NO_R	((UINT32P)(CAMSV6_BASE+0x578))
#define CAMSV_5_TG_FRMSIZE_ST_R	((UINT32P)(CAMSV6_BASE+0x57C))

// APB Module camsys_dfp_apb
#define CAMSYS_DFP_BASE (0x18008000)
#define CAMSYS_DFP_71_ID	((UINT32P)(CAMSYS_DFP_BASE+0x0))
#define CAMSYS_DFP_71_CTRL	((UINT32P)(CAMSYS_DFP_BASE+0x4))
#define CAMSYS_DFP_71_SOFEOF_CTRL	((UINT32P)(CAMSYS_DFP_BASE+0x8))
#define CAMSYS_DFP_71_IRQ_STATE	((UINT32P)(CAMSYS_DFP_BASE+0xc))
#define CAMSYS_DFP_71_EVENT_ACCUM_CTRL	((UINT32P)(CAMSYS_DFP_BASE+0x10))
#define CAMSYS_DFP_71_EVENT_ACCUM_SWAP	((UINT32P)(CAMSYS_DFP_BASE+0x14))
#define CAMSYS_DFP_71_MUX	((UINT32P)(CAMSYS_DFP_BASE+0x18))
#define CAMSYS_DFP_71_SLIDE_WINDOW	((UINT32P)(CAMSYS_DFP_BASE+0x1c))
#define CAMSYS_DFP_71_OC_CNT_REG	((UINT32P)(CAMSYS_DFP_BASE+0x20))
#define CAMSYS_DFP_71_DFTOC_TH_0	((UINT32P)(CAMSYS_DFP_BASE+0x24))
#define CAMSYS_DFP_71_DFTOC_TH_1	((UINT32P)(CAMSYS_DFP_BASE+0x28))
#define CAMSYS_DFP_71_DFTOC_TH_2	((UINT32P)(CAMSYS_DFP_BASE+0x2c))
#define CAMSYS_DFP_71_DFTOC_TH_3	((UINT32P)(CAMSYS_DFP_BASE+0x30))
#define CAMSYS_DFP_71_DFTOC_TH_4	((UINT32P)(CAMSYS_DFP_BASE+0x34))
#define CAMSYS_DFP_71_DFTOC_TH_5	((UINT32P)(CAMSYS_DFP_BASE+0x38))
#define CAMSYS_DFP_71_DFTOC_TH_6	((UINT32P)(CAMSYS_DFP_BASE+0x3c))
#define CAMSYS_DFP_71_DFTOC_TH_7	((UINT32P)(CAMSYS_DFP_BASE+0x40))
#define CAMSYS_DFP_71_DFSOC_TH	((UINT32P)(CAMSYS_DFP_BASE+0x44))
#define CAMSYS_DFP_71_PMIC_BOOST_TH	((UINT32P)(CAMSYS_DFP_BASE+0x48))
#define CAMSYS_DFP_71_PMIC_BOOST_PARA	((UINT32P)(CAMSYS_DFP_BASE+0x4c))
#define CAMSYS_DFP_71_PM_VALUE	((UINT32P)(CAMSYS_DFP_BASE+0x50))
#define CAMSYS_DFP_71_LP_CONST_VALUE	((UINT32P)(CAMSYS_DFP_BASE+0x54))
#define CAMSYS_DFP_71_LEAKAGE	((UINT32P)(CAMSYS_DFP_BASE+0x58))
#define CAMSYS_DFP_71_SCALING_FACTOR	((UINT32P)(CAMSYS_DFP_BASE+0x5c))
#define CAMSYS_DFP_71_VOLT_FACTOR	((UINT32P)(CAMSYS_DFP_BASE+0x60))
#define CAMSYS_DFP_71_PIECE_PWR	((UINT32P)(CAMSYS_DFP_BASE+0x64))
#define CAMSYS_DFP_71_SLIDE_PWR	((UINT32P)(CAMSYS_DFP_BASE+0x68))
#define CAMSYS_DFP_71_OC_SIGNAL	((UINT32P)(CAMSYS_DFP_BASE+0x6c))
#define CAMSYS_DFP_71_PM_PERIOD	((UINT32P)(CAMSYS_DFP_BASE+0x70))
#define CAMSYS_DFP_71_LINEAR_A0	((UINT32P)(CAMSYS_DFP_BASE+0x74))
#define CAMSYS_DFP_71_COUNTER_EN_0	((UINT32P)(CAMSYS_DFP_BASE+0x78))
#define CAMSYS_DFP_71_COUNTER_EN_1	((UINT32P)(CAMSYS_DFP_BASE+0x7c))
#define CAMSYS_DFP_71_COUNTER_EN_2	((UINT32P)(CAMSYS_DFP_BASE+0x80))
#define CAMSYS_DFP_71_WEIGHT_0	((UINT32P)(CAMSYS_DFP_BASE+0x84))
#define CAMSYS_DFP_71_WEIGHT_1	((UINT32P)(CAMSYS_DFP_BASE+0x88))
#define CAMSYS_DFP_71_WEIGHT_2	((UINT32P)(CAMSYS_DFP_BASE+0x8c))
#define CAMSYS_DFP_71_WEIGHT_3	((UINT32P)(CAMSYS_DFP_BASE+0x90))
#define CAMSYS_DFP_71_WEIGHT_4	((UINT32P)(CAMSYS_DFP_BASE+0x94))
#define CAMSYS_DFP_71_WEIGHT_5	((UINT32P)(CAMSYS_DFP_BASE+0x98))
#define CAMSYS_DFP_71_WEIGHT_6	((UINT32P)(CAMSYS_DFP_BASE+0x9c))
#define CAMSYS_DFP_71_WEIGHT_7	((UINT32P)(CAMSYS_DFP_BASE+0xa0))
#define CAMSYS_DFP_71_WEIGHT_8	((UINT32P)(CAMSYS_DFP_BASE+0xa4))
#define CAMSYS_DFP_71_WEIGHT_9	((UINT32P)(CAMSYS_DFP_BASE+0xa8))
#define CAMSYS_DFP_71_WEIGHT_10	((UINT32P)(CAMSYS_DFP_BASE+0xac))
#define CAMSYS_DFP_71_WEIGHT_11	((UINT32P)(CAMSYS_DFP_BASE+0xb0))
#define CAMSYS_DFP_71_WEIGHT_12	((UINT32P)(CAMSYS_DFP_BASE+0xb4))
#define CAMSYS_DFP_71_WEIGHT_13	((UINT32P)(CAMSYS_DFP_BASE+0xb8))
#define CAMSYS_DFP_71_WEIGHT_14	((UINT32P)(CAMSYS_DFP_BASE+0xbc))
#define CAMSYS_DFP_71_WEIGHT_15	((UINT32P)(CAMSYS_DFP_BASE+0xc0))
#define CAMSYS_DFP_71_WEIGHT_16	((UINT32P)(CAMSYS_DFP_BASE+0xc4))
#define CAMSYS_DFP_71_WEIGHT_17	((UINT32P)(CAMSYS_DFP_BASE+0xc8))
#define CAMSYS_DFP_71_WEIGHT_18	((UINT32P)(CAMSYS_DFP_BASE+0xcc))
#define CAMSYS_DFP_71_WEIGHT_19	((UINT32P)(CAMSYS_DFP_BASE+0xd0))
#define CAMSYS_DFP_71_WEIGHT_20	((UINT32P)(CAMSYS_DFP_BASE+0xd4))
#define CAMSYS_DFP_71_WEIGHT_21	((UINT32P)(CAMSYS_DFP_BASE+0xd8))
#define CAMSYS_DFP_71_WEIGHT_22	((UINT32P)(CAMSYS_DFP_BASE+0xdc))
#define CAMSYS_DFP_71_WEIGHT_23	((UINT32P)(CAMSYS_DFP_BASE+0xe0))
#define CAMSYS_DFP_71_WEIGHT_24	((UINT32P)(CAMSYS_DFP_BASE+0xe4))
#define CAMSYS_DFP_71_WEIGHT_25	((UINT32P)(CAMSYS_DFP_BASE+0xe8))
#define CAMSYS_DFP_71_WEIGHT_26	((UINT32P)(CAMSYS_DFP_BASE+0xec))
#define CAMSYS_DFP_71_WEIGHT_27	((UINT32P)(CAMSYS_DFP_BASE+0xf0))
#define CAMSYS_DFP_71_WEIGHT_28	((UINT32P)(CAMSYS_DFP_BASE+0xf4))
#define CAMSYS_DFP_71_WEIGHT_29	((UINT32P)(CAMSYS_DFP_BASE+0xf8))
#define CAMSYS_DFP_71_WEIGHT_30	((UINT32P)(CAMSYS_DFP_BASE+0xfc))
#define CAMSYS_DFP_71_WEIGHT_31	((UINT32P)(CAMSYS_DFP_BASE+0x100))
#define CAMSYS_DFP_71_WEIGHT_32	((UINT32P)(CAMSYS_DFP_BASE+0x104))
#define CAMSYS_DFP_71_WEIGHT_33	((UINT32P)(CAMSYS_DFP_BASE+0x108))
#define CAMSYS_DFP_71_WEIGHT_34	((UINT32P)(CAMSYS_DFP_BASE+0x10c))
#define CAMSYS_DFP_71_WEIGHT_35	((UINT32P)(CAMSYS_DFP_BASE+0x110))
#define CAMSYS_DFP_71_WEIGHT_36	((UINT32P)(CAMSYS_DFP_BASE+0x114))
#define CAMSYS_DFP_71_WEIGHT_37	((UINT32P)(CAMSYS_DFP_BASE+0x118))
#define CAMSYS_DFP_71_WEIGHT_38	((UINT32P)(CAMSYS_DFP_BASE+0x11c))
#define CAMSYS_DFP_71_WEIGHT_39	((UINT32P)(CAMSYS_DFP_BASE+0x120))
#define CAMSYS_DFP_71_WEIGHT_40	((UINT32P)(CAMSYS_DFP_BASE+0x124))
#define CAMSYS_DFP_71_WEIGHT_41	((UINT32P)(CAMSYS_DFP_BASE+0x128))
#define CAMSYS_DFP_71_WEIGHT_42	((UINT32P)(CAMSYS_DFP_BASE+0x12c))
#define CAMSYS_DFP_71_WEIGHT_43	((UINT32P)(CAMSYS_DFP_BASE+0x130))
#define CAMSYS_DFP_71_WEIGHT_44	((UINT32P)(CAMSYS_DFP_BASE+0x134))
#define CAMSYS_DFP_71_WEIGHT_45	((UINT32P)(CAMSYS_DFP_BASE+0x138))
#define CAMSYS_DFP_71_WEIGHT_46	((UINT32P)(CAMSYS_DFP_BASE+0x13c))
#define CAMSYS_DFP_71_WEIGHT_47	((UINT32P)(CAMSYS_DFP_BASE+0x140))
#define CAMSYS_DFP_71_WEIGHT_48	((UINT32P)(CAMSYS_DFP_BASE+0x144))
#define CAMSYS_DFP_71_WEIGHT_49	((UINT32P)(CAMSYS_DFP_BASE+0x148))
#define CAMSYS_DFP_71_WEIGHT_50	((UINT32P)(CAMSYS_DFP_BASE+0x14c))
#define CAMSYS_DFP_71_WEIGHT_51	((UINT32P)(CAMSYS_DFP_BASE+0x150))
#define CAMSYS_DFP_71_WEIGHT_52	((UINT32P)(CAMSYS_DFP_BASE+0x154))
#define CAMSYS_DFP_71_WEIGHT_53	((UINT32P)(CAMSYS_DFP_BASE+0x158))
#define CAMSYS_DFP_71_WEIGHT_54	((UINT32P)(CAMSYS_DFP_BASE+0x15c))
#define CAMSYS_DFP_71_WEIGHT_55	((UINT32P)(CAMSYS_DFP_BASE+0x160))
#define CAMSYS_DFP_71_WEIGHT_56	((UINT32P)(CAMSYS_DFP_BASE+0x164))
#define CAMSYS_DFP_71_WEIGHT_57	((UINT32P)(CAMSYS_DFP_BASE+0x168))
#define CAMSYS_DFP_71_WEIGHT_58	((UINT32P)(CAMSYS_DFP_BASE+0x16c))
#define CAMSYS_DFP_71_WEIGHT_59	((UINT32P)(CAMSYS_DFP_BASE+0x170))
#define CAMSYS_DFP_71_WEIGHT_60	((UINT32P)(CAMSYS_DFP_BASE+0x174))
#define CAMSYS_DFP_71_WEIGHT_61	((UINT32P)(CAMSYS_DFP_BASE+0x178))
#define CAMSYS_DFP_71_WEIGHT_62	((UINT32P)(CAMSYS_DFP_BASE+0x17c))
#define CAMSYS_DFP_71_WEIGHT_63	((UINT32P)(CAMSYS_DFP_BASE+0x180))
#define CAMSYS_DFP_71_WEIGHT_64	((UINT32P)(CAMSYS_DFP_BASE+0x184))
#define CAMSYS_DFP_71_WEIGHT_65	((UINT32P)(CAMSYS_DFP_BASE+0x188))
#define CAMSYS_DFP_71_WEIGHT_66	((UINT32P)(CAMSYS_DFP_BASE+0x18c))
#define CAMSYS_DFP_71_WEIGHT_67	((UINT32P)(CAMSYS_DFP_BASE+0x190))
#define CAMSYS_DFP_71_WEIGHT_68	((UINT32P)(CAMSYS_DFP_BASE+0x194))
#define CAMSYS_DFP_71_WEIGHT_69	((UINT32P)(CAMSYS_DFP_BASE+0x198))
#define CAMSYS_DFP_71_WEIGHT_70	((UINT32P)(CAMSYS_DFP_BASE+0x19c))
#define CAMSYS_DFP_71_EVENT_SUM_0	((UINT32P)(CAMSYS_DFP_BASE+0x1a0))
#define CAMSYS_DFP_71_EVENT_SUM_1	((UINT32P)(CAMSYS_DFP_BASE+0x1a4))
#define CAMSYS_DFP_71_EVENT_SUM_2	((UINT32P)(CAMSYS_DFP_BASE+0x1a8))
#define CAMSYS_DFP_71_EVENT_SUM_3	((UINT32P)(CAMSYS_DFP_BASE+0x1ac))
#define CAMSYS_DFP_71_EVENT_SUM_4	((UINT32P)(CAMSYS_DFP_BASE+0x1b0))
#define CAMSYS_DFP_71_EVENT_SUM_5	((UINT32P)(CAMSYS_DFP_BASE+0x1b4))
#define CAMSYS_DFP_71_EVENT_SUM_6	((UINT32P)(CAMSYS_DFP_BASE+0x1b8))
#define CAMSYS_DFP_71_EVENT_SUM_7	((UINT32P)(CAMSYS_DFP_BASE+0x1bc))
#define CAMSYS_DFP_71_EVENT_SUM_8	((UINT32P)(CAMSYS_DFP_BASE+0x1c0))
#define CAMSYS_DFP_71_EVENT_SUM_9	((UINT32P)(CAMSYS_DFP_BASE+0x1c4))
#define CAMSYS_DFP_71_EVENT_SUM_10	((UINT32P)(CAMSYS_DFP_BASE+0x1c8))
#define CAMSYS_DFP_71_EVENT_SUM_11	((UINT32P)(CAMSYS_DFP_BASE+0x1cc))
#define CAMSYS_DFP_71_EVENT_SUM_12	((UINT32P)(CAMSYS_DFP_BASE+0x1d0))
#define CAMSYS_DFP_71_EVENT_SUM_13	((UINT32P)(CAMSYS_DFP_BASE+0x1d4))
#define CAMSYS_DFP_71_EVENT_SUM_14	((UINT32P)(CAMSYS_DFP_BASE+0x1d8))
#define CAMSYS_DFP_71_EVENT_SUM_15	((UINT32P)(CAMSYS_DFP_BASE+0x1dc))
#define CAMSYS_DFP_71_EVENT_SUM_16	((UINT32P)(CAMSYS_DFP_BASE+0x1e0))
#define CAMSYS_DFP_71_EVENT_SUM_17	((UINT32P)(CAMSYS_DFP_BASE+0x1e4))
#define CAMSYS_DFP_71_EVENT_SUM_18	((UINT32P)(CAMSYS_DFP_BASE+0x1e8))
#define CAMSYS_DFP_71_EVENT_SUM_19	((UINT32P)(CAMSYS_DFP_BASE+0x1ec))
#define CAMSYS_DFP_71_EVENT_SUM_20	((UINT32P)(CAMSYS_DFP_BASE+0x1f0))
#define CAMSYS_DFP_71_EVENT_SUM_21	((UINT32P)(CAMSYS_DFP_BASE+0x1f4))
#define CAMSYS_DFP_71_EVENT_SUM_22	((UINT32P)(CAMSYS_DFP_BASE+0x1f8))
#define CAMSYS_DFP_71_EVENT_SUM_23	((UINT32P)(CAMSYS_DFP_BASE+0x1fc))
#define CAMSYS_DFP_71_EVENT_SUM_24	((UINT32P)(CAMSYS_DFP_BASE+0x200))
#define CAMSYS_DFP_71_EVENT_SUM_25	((UINT32P)(CAMSYS_DFP_BASE+0x204))
#define CAMSYS_DFP_71_EVENT_SUM_26	((UINT32P)(CAMSYS_DFP_BASE+0x208))
#define CAMSYS_DFP_71_EVENT_SUM_27	((UINT32P)(CAMSYS_DFP_BASE+0x20c))
#define CAMSYS_DFP_71_EVENT_SUM_28	((UINT32P)(CAMSYS_DFP_BASE+0x210))
#define CAMSYS_DFP_71_EVENT_SUM_29	((UINT32P)(CAMSYS_DFP_BASE+0x214))
#define CAMSYS_DFP_71_EVENT_SUM_30	((UINT32P)(CAMSYS_DFP_BASE+0x218))
#define CAMSYS_DFP_71_EVENT_SUM_31	((UINT32P)(CAMSYS_DFP_BASE+0x21c))
#define CAMSYS_DFP_71_EVENT_SUM_32	((UINT32P)(CAMSYS_DFP_BASE+0x220))
#define CAMSYS_DFP_71_EVENT_SUM_33	((UINT32P)(CAMSYS_DFP_BASE+0x224))
#define CAMSYS_DFP_71_EVENT_SUM_34	((UINT32P)(CAMSYS_DFP_BASE+0x228))
#define CAMSYS_DFP_71_EVENT_SUM_35	((UINT32P)(CAMSYS_DFP_BASE+0x22c))
#define CAMSYS_DFP_71_EVENT_SUM_36	((UINT32P)(CAMSYS_DFP_BASE+0x230))
#define CAMSYS_DFP_71_EVENT_SUM_37	((UINT32P)(CAMSYS_DFP_BASE+0x234))
#define CAMSYS_DFP_71_EVENT_SUM_38	((UINT32P)(CAMSYS_DFP_BASE+0x238))
#define CAMSYS_DFP_71_EVENT_SUM_39	((UINT32P)(CAMSYS_DFP_BASE+0x23c))
#define CAMSYS_DFP_71_EVENT_SUM_40	((UINT32P)(CAMSYS_DFP_BASE+0x240))
#define CAMSYS_DFP_71_EVENT_SUM_41	((UINT32P)(CAMSYS_DFP_BASE+0x244))
#define CAMSYS_DFP_71_EVENT_SUM_42	((UINT32P)(CAMSYS_DFP_BASE+0x248))
#define CAMSYS_DFP_71_EVENT_SUM_43	((UINT32P)(CAMSYS_DFP_BASE+0x24c))
#define CAMSYS_DFP_71_EVENT_SUM_44	((UINT32P)(CAMSYS_DFP_BASE+0x250))
#define CAMSYS_DFP_71_EVENT_SUM_45	((UINT32P)(CAMSYS_DFP_BASE+0x254))
#define CAMSYS_DFP_71_EVENT_SUM_46	((UINT32P)(CAMSYS_DFP_BASE+0x258))
#define CAMSYS_DFP_71_EVENT_SUM_47	((UINT32P)(CAMSYS_DFP_BASE+0x25c))
#define CAMSYS_DFP_71_EVENT_SUM_48	((UINT32P)(CAMSYS_DFP_BASE+0x260))
#define CAMSYS_DFP_71_EVENT_SUM_49	((UINT32P)(CAMSYS_DFP_BASE+0x264))
#define CAMSYS_DFP_71_EVENT_SUM_50	((UINT32P)(CAMSYS_DFP_BASE+0x268))
#define CAMSYS_DFP_71_EVENT_SUM_51	((UINT32P)(CAMSYS_DFP_BASE+0x26c))
#define CAMSYS_DFP_71_EVENT_SUM_52	((UINT32P)(CAMSYS_DFP_BASE+0x270))
#define CAMSYS_DFP_71_EVENT_SUM_53	((UINT32P)(CAMSYS_DFP_BASE+0x274))
#define CAMSYS_DFP_71_EVENT_SUM_54	((UINT32P)(CAMSYS_DFP_BASE+0x278))
#define CAMSYS_DFP_71_EVENT_SUM_55	((UINT32P)(CAMSYS_DFP_BASE+0x27c))
#define CAMSYS_DFP_71_EVENT_SUM_56	((UINT32P)(CAMSYS_DFP_BASE+0x280))
#define CAMSYS_DFP_71_EVENT_SUM_57	((UINT32P)(CAMSYS_DFP_BASE+0x284))
#define CAMSYS_DFP_71_EVENT_SUM_58	((UINT32P)(CAMSYS_DFP_BASE+0x288))
#define CAMSYS_DFP_71_EVENT_SUM_59	((UINT32P)(CAMSYS_DFP_BASE+0x28c))
#define CAMSYS_DFP_71_EVENT_SUM_60	((UINT32P)(CAMSYS_DFP_BASE+0x290))
#define CAMSYS_DFP_71_EVENT_SUM_61	((UINT32P)(CAMSYS_DFP_BASE+0x294))
#define CAMSYS_DFP_71_EVENT_SUM_62	((UINT32P)(CAMSYS_DFP_BASE+0x298))
#define CAMSYS_DFP_71_EVENT_SUM_63	((UINT32P)(CAMSYS_DFP_BASE+0x29c))
#define CAMSYS_DFP_71_EVENT_SUM_64	((UINT32P)(CAMSYS_DFP_BASE+0x2a0))
#define CAMSYS_DFP_71_EVENT_SUM_65	((UINT32P)(CAMSYS_DFP_BASE+0x2a4))
#define CAMSYS_DFP_71_EVENT_SUM_66	((UINT32P)(CAMSYS_DFP_BASE+0x2a8))
#define CAMSYS_DFP_71_EVENT_SUM_67	((UINT32P)(CAMSYS_DFP_BASE+0x2ac))
#define CAMSYS_DFP_71_EVENT_SUM_68	((UINT32P)(CAMSYS_DFP_BASE+0x2b0))
#define CAMSYS_DFP_71_EVENT_SUM_69	((UINT32P)(CAMSYS_DFP_BASE+0x2b4))
#define CAMSYS_DFP_71_EVENT_SUM_70	((UINT32P)(CAMSYS_DFP_BASE+0x2b8))
#define CAMSYS_bw_meter_general_0	((UINT32P)(CAMSYS_DFP_BASE+0x2bc))
#define CAMSYS_bw_meter_0_0	((UINT32P)(CAMSYS_DFP_BASE+0x2c0))
#define CAMSYS_bw_meter_0_1	((UINT32P)(CAMSYS_DFP_BASE+0x2c4))
#define CAMSYS_bw_meter_0_2	((UINT32P)(CAMSYS_DFP_BASE+0x2c8))
#define CAMSYS_bw_meter_0_3	((UINT32P)(CAMSYS_DFP_BASE+0x2cc))
#define CAMSYS_bw_meter_1_0	((UINT32P)(CAMSYS_DFP_BASE+0x2d0))
#define CAMSYS_bw_meter_1_1	((UINT32P)(CAMSYS_DFP_BASE+0x2d4))
#define CAMSYS_bw_meter_1_2	((UINT32P)(CAMSYS_DFP_BASE+0x2d8))
#define CAMSYS_bw_meter_1_3	((UINT32P)(CAMSYS_DFP_BASE+0x2dc))
#define CAMSYS_bw_meter_2_0	((UINT32P)(CAMSYS_DFP_BASE+0x2e0))
#define CAMSYS_bw_meter_2_1	((UINT32P)(CAMSYS_DFP_BASE+0x2e4))
#define CAMSYS_bw_meter_2_2	((UINT32P)(CAMSYS_DFP_BASE+0x2e8))
#define CAMSYS_bw_meter_2_3	((UINT32P)(CAMSYS_DFP_BASE+0x2ec))
#define CAMSYS_bw_meter_3_0	((UINT32P)(CAMSYS_DFP_BASE+0x2f0))
#define CAMSYS_bw_meter_3_1	((UINT32P)(CAMSYS_DFP_BASE+0x2f4))
#define CAMSYS_bw_meter_3_2	((UINT32P)(CAMSYS_DFP_BASE+0x2f8))
#define CAMSYS_bw_meter_3_3	((UINT32P)(CAMSYS_DFP_BASE+0x2fc))
#define CAMSYS_bw_meter_4_0	((UINT32P)(CAMSYS_DFP_BASE+0x300))
#define CAMSYS_bw_meter_4_1	((UINT32P)(CAMSYS_DFP_BASE+0x304))
#define CAMSYS_bw_meter_4_2	((UINT32P)(CAMSYS_DFP_BASE+0x308))
#define CAMSYS_bw_meter_4_3	((UINT32P)(CAMSYS_DFP_BASE+0x30c))
#define CAMSYS_bw_meter_5_0	((UINT32P)(CAMSYS_DFP_BASE+0x310))
#define CAMSYS_bw_meter_5_1	((UINT32P)(CAMSYS_DFP_BASE+0x314))
#define CAMSYS_bw_meter_5_2	((UINT32P)(CAMSYS_DFP_BASE+0x318))
#define CAMSYS_bw_meter_5_3	((UINT32P)(CAMSYS_DFP_BASE+0x31c))
#define CAMSYS_bw_meter_6_0	((UINT32P)(CAMSYS_DFP_BASE+0x320))
#define CAMSYS_bw_meter_6_1	((UINT32P)(CAMSYS_DFP_BASE+0x324))
#define CAMSYS_bw_meter_6_2	((UINT32P)(CAMSYS_DFP_BASE+0x328))
#define CAMSYS_bw_meter_6_3	((UINT32P)(CAMSYS_DFP_BASE+0x32c))
#define CAMSYS_bw_meter_7_0	((UINT32P)(CAMSYS_DFP_BASE+0x330))
#define CAMSYS_bw_meter_7_1	((UINT32P)(CAMSYS_DFP_BASE+0x334))
#define CAMSYS_bw_meter_7_2	((UINT32P)(CAMSYS_DFP_BASE+0x338))
#define CAMSYS_bw_meter_7_3	((UINT32P)(CAMSYS_DFP_BASE+0x33c))
#define CAMSYS_bw_meter_8_0	((UINT32P)(CAMSYS_DFP_BASE+0x340))
#define CAMSYS_bw_meter_8_1	((UINT32P)(CAMSYS_DFP_BASE+0x344))
#define CAMSYS_bw_meter_8_2	((UINT32P)(CAMSYS_DFP_BASE+0x348))
#define CAMSYS_bw_meter_8_3	((UINT32P)(CAMSYS_DFP_BASE+0x34c))
#define CAMSYS_bw_meter_9_0	((UINT32P)(CAMSYS_DFP_BASE+0x350))
#define CAMSYS_bw_meter_9_1	((UINT32P)(CAMSYS_DFP_BASE+0x354))
#define CAMSYS_bw_meter_9_2	((UINT32P)(CAMSYS_DFP_BASE+0x358))
#define CAMSYS_bw_meter_9_3	((UINT32P)(CAMSYS_DFP_BASE+0x35c))
#define CAMSYS_bw_meter_10_0	((UINT32P)(CAMSYS_DFP_BASE+0x360))
#define CAMSYS_bw_meter_10_1	((UINT32P)(CAMSYS_DFP_BASE+0x364))
#define CAMSYS_bw_meter_10_2	((UINT32P)(CAMSYS_DFP_BASE+0x368))
#define CAMSYS_bw_meter_10_3	((UINT32P)(CAMSYS_DFP_BASE+0x36c))
#define CAMSYS_bw_meter_11_0	((UINT32P)(CAMSYS_DFP_BASE+0x370))
#define CAMSYS_bw_meter_11_1	((UINT32P)(CAMSYS_DFP_BASE+0x374))
#define CAMSYS_bw_meter_11_2	((UINT32P)(CAMSYS_DFP_BASE+0x378))
#define CAMSYS_bw_meter_11_3	((UINT32P)(CAMSYS_DFP_BASE+0x37c))
#define CAMSYS_bw_meter_12_0	((UINT32P)(CAMSYS_DFP_BASE+0x380))
#define CAMSYS_bw_meter_12_1	((UINT32P)(CAMSYS_DFP_BASE+0x384))
#define CAMSYS_bw_meter_12_2	((UINT32P)(CAMSYS_DFP_BASE+0x388))
#define CAMSYS_bw_meter_12_3	((UINT32P)(CAMSYS_DFP_BASE+0x38c))
#define CAMSYS_bw_meter_status_0_0	((UINT32P)(CAMSYS_DFP_BASE+0x390))
#define CAMSYS_bw_meter_status_1_0	((UINT32P)(CAMSYS_DFP_BASE+0x394))
#define CAMSYS_bw_meter_status_2_0	((UINT32P)(CAMSYS_DFP_BASE+0x398))
#define CAMSYS_bw_meter_status_3_0	((UINT32P)(CAMSYS_DFP_BASE+0x39c))
#define CAMSYS_bw_meter_status_4_0	((UINT32P)(CAMSYS_DFP_BASE+0x3a0))
#define CAMSYS_bw_meter_status_5_0	((UINT32P)(CAMSYS_DFP_BASE+0x3a4))
#define CAMSYS_bw_meter_status_6_0	((UINT32P)(CAMSYS_DFP_BASE+0x3a8))
#define CAMSYS_bw_meter_status_7_0	((UINT32P)(CAMSYS_DFP_BASE+0x3ac))
#define CAMSYS_bw_meter_status_8_0	((UINT32P)(CAMSYS_DFP_BASE+0x3b0))
#define CAMSYS_bw_meter_status_9_0	((UINT32P)(CAMSYS_DFP_BASE+0x3b4))
#define CAMSYS_bw_meter_status_10_0	((UINT32P)(CAMSYS_DFP_BASE+0x3b8))
#define CAMSYS_bw_meter_status_11_0	((UINT32P)(CAMSYS_DFP_BASE+0x3bc))
#define CAMSYS_bw_meter_status_12_0	((UINT32P)(CAMSYS_DFP_BASE+0x3c0))

// APB Module tsf_all
#define TSF_BASE (0x18081C00)
#define TSF_START	((UINT32P)(TSF_BASE+0x800))
#define TSF_INT_EN	((UINT32P)(TSF_BASE+0x804))
#define TSF_INT	((UINT32P)(TSF_BASE+0x808))
#define TSF_CTRL	((UINT32P)(TSF_BASE+0x80C))
#define TSF_COEFF_1	((UINT32P)(TSF_BASE+0x810))
#define TSF_COEFF_2	((UINT32P)(TSF_BASE+0x814))
#define TSF_COEFF_3	((UINT32P)(TSF_BASE+0x818))
#define TSF_COEFF_4	((UINT32P)(TSF_BASE+0x81C))
#define TSF_CRYPTION	((UINT32P)(TSF_BASE+0x820))
#define TSF_DEBUG_INFO_1	((UINT32P)(TSF_BASE+0x824))
#define TSF_DEBUG_INFO_2	((UINT32P)(TSF_BASE+0x828))
#define TSF_SPARE_CELL	((UINT32P)(TSF_BASE+0x82C))

// APB Module seninf1_csi2
#define SENINF1_CSI2_BASE (0x18040000)
#define SENINF1_CSI2_CTL	((UINT32P)(SENINF1_CSI2_BASE+0xA00))
#define SENINF1_CSI2_LNRC_TIMING	((UINT32P)(SENINF1_CSI2_BASE+0xA04))
#define SENINF1_CSI2_LNRD_TIMING	((UINT32P)(SENINF1_CSI2_BASE+0xA08))
#define SENINF1_CSI2_DPCM	((UINT32P)(SENINF1_CSI2_BASE+0xA0C))
#define SENINF1_CSI2_INT_EN	((UINT32P)(SENINF1_CSI2_BASE+0xA10))
#define SENINF1_CSI2_INT_STATUS	((UINT32P)(SENINF1_CSI2_BASE+0xA14))
#define SENINF1_CSI2_DGB_SEL	((UINT32P)(SENINF1_CSI2_BASE+0xA18))
#define SENINF1_CSI2_DBG_PORT	((UINT32P)(SENINF1_CSI2_BASE+0xA1C))
#define SENINF1_CSI2_SPARE0	((UINT32P)(SENINF1_CSI2_BASE+0xA20))
#define SENINF1_CSI2_SPARE1	((UINT32P)(SENINF1_CSI2_BASE+0xA24))
#define SENINF1_CSI2_LNRC_FSM	((UINT32P)(SENINF1_CSI2_BASE+0xA28))
#define SENINF1_CSI2_LNRD_FSM	((UINT32P)(SENINF1_CSI2_BASE+0xA2C))
#define SENINF1_CSI2_FRAME_LINE_NUM	((UINT32P)(SENINF1_CSI2_BASE+0xA30))
#define SENINF1_CSI2_GENERIC_SHORT	((UINT32P)(SENINF1_CSI2_BASE+0xA34))
#define SENINF1_CSI2_HSRX_DBG	((UINT32P)(SENINF1_CSI2_BASE+0xA38))
#define SENINF1_CSI2_DI	((UINT32P)(SENINF1_CSI2_BASE+0xA3C))
#define SENINF1_CSI2_HS_TRAIL	((UINT32P)(SENINF1_CSI2_BASE+0xA40))
#define SENINF1_CSI2_DI_CTRL	((UINT32P)(SENINF1_CSI2_BASE+0xA44))
#define SENINF1_CSI2_DETECT_CON1	((UINT32P)(SENINF1_CSI2_BASE+0xA4C))
#define SENINF1_CSI2_DETECT_CON2	((UINT32P)(SENINF1_CSI2_BASE+0xA50))
#define SENINF1_CSI2_DETECT_CON3	((UINT32P)(SENINF1_CSI2_BASE+0xA54))
#define SENINF1_CSI2_RLR0_CON0	((UINT32P)(SENINF1_CSI2_BASE+0xA58))
#define SENINF1_CSI2_RLR1_CON0	((UINT32P)(SENINF1_CSI2_BASE+0xA5C))
#define SENINF1_CSI2_RLR2_CON0	((UINT32P)(SENINF1_CSI2_BASE+0xA60))
#define SENINF1_CSI2_RLR_CON0	((UINT32P)(SENINF1_CSI2_BASE+0xA64))
#define SENINF1_CSI2_MUX_CON	((UINT32P)(SENINF1_CSI2_BASE+0xA68))
#define SENINF1_CSI2_DETECT_DBG0	((UINT32P)(SENINF1_CSI2_BASE+0xA6C))
#define SENINF1_CSI2_DETECT_DBG1	((UINT32P)(SENINF1_CSI2_BASE+0xA70))
#define SENINF1_CSI2_RESYNC_MERGE_CTL	((UINT32P)(SENINF1_CSI2_BASE+0xA74))
#define SENINF1_CSI2_CTRL_TRIO_MUX	((UINT32P)(SENINF1_CSI2_BASE+0xA78))
#define SENINF1_CSI2_CTRL_TRIO_CON	((UINT32P)(SENINF1_CSI2_BASE+0xA7C))
#define SENINF1_FIX_ADDR_CPHY0_DBG	((UINT32P)(SENINF1_CSI2_BASE+0xA80))
#define SENINF1_FIX_ADDR_CPHY1_DBG	((UINT32P)(SENINF1_CSI2_BASE+0xA84))
#define SENINF1_FIX_ADDR_CPHY2_DBG	((UINT32P)(SENINF1_CSI2_BASE+0xA88))
#define SENINF1_FIX_ADDR_DBG	((UINT32P)(SENINF1_CSI2_BASE+0xA8C))
#define SENINF1_WIRE_STATE_DECODE_CPHY0_DBG0	((UINT32P)(SENINF1_CSI2_BASE+0xA90))
#define SENINF1_WIRE_STATE_DECODE_CPHY0_DBG1	((UINT32P)(SENINF1_CSI2_BASE+0xA94))
#define SENINF1_WIRE_STATE_DECODE_CPHY1_DBG0	((UINT32P)(SENINF1_CSI2_BASE+0xA98))
#define SENINF1_WIRE_STATE_DECODE_CPHY1_DBG1	((UINT32P)(SENINF1_CSI2_BASE+0xA9C))
#define SENINF1_WIRE_STATE_DECODE_CPHY2_DBG0	((UINT32P)(SENINF1_CSI2_BASE+0xAA0))
#define SENINF1_WIRE_STATE_DECODE_CPHY2_DBG1	((UINT32P)(SENINF1_CSI2_BASE+0xAA4))
#define SENINF1_SYNC_RESYNC_CTL	((UINT32P)(SENINF1_CSI2_BASE+0xAA8))
#define SENINF1_POST_DETECT_CTL	((UINT32P)(SENINF1_CSI2_BASE+0xAAC))
#define SENINF1_WIRE_STATE_DECODE_CONFIG	((UINT32P)(SENINF1_CSI2_BASE+0xAB0))
#define SENINF1_CSI2_CPHY_LNRD_FSM	((UINT32P)(SENINF1_CSI2_BASE+0xAB4))
#define SENINF1_FIX_ADDR_CPHY0_DBG0	((UINT32P)(SENINF1_CSI2_BASE+0xAB8))
#define SENINF1_FIX_ADDR_CPHY0_DBG1	((UINT32P)(SENINF1_CSI2_BASE+0xABC))
#define SENINF1_FIX_ADDR_CPHY0_DBG2	((UINT32P)(SENINF1_CSI2_BASE+0xAC0))
#define SENINF1_FIX_ADDR_CPHY1_DBG0	((UINT32P)(SENINF1_CSI2_BASE+0xAC4))
#define SENINF1_FIX_ADDR_CPHY1_DBG1	((UINT32P)(SENINF1_CSI2_BASE+0xAC8))
#define SENINF1_FIX_ADDR_CPHY1_DBG2	((UINT32P)(SENINF1_CSI2_BASE+0xACC))
#define SENINF1_FIX_ADDR_CPHY2_DBG0	((UINT32P)(SENINF1_CSI2_BASE+0xAD0))
#define SENINF1_FIX_ADDR_CPHY2_DBG1	((UINT32P)(SENINF1_CSI2_BASE+0xAD4))
#define SENINF1_FIX_ADDR_CPHY2_DBG2	((UINT32P)(SENINF1_CSI2_BASE+0xAD8))
#define SENINF1_FIX_ADDR_DBG0	((UINT32P)(SENINF1_CSI2_BASE+0xADC))
#define SENINF1_FIX_ADDR_DBG1	((UINT32P)(SENINF1_CSI2_BASE+0xAE0))
#define SENINF1_FIX_ADDR_DBG2	((UINT32P)(SENINF1_CSI2_BASE+0xAE4))
#define SENINF1_CSI2_MODE	((UINT32P)(SENINF1_CSI2_BASE+0xAE8))
#define SENINF1_CSI2_DI_EXT	((UINT32P)(SENINF1_CSI2_BASE+0xAF0))
#define SENINF1_CSI2_DI_CTRL_EXT	((UINT32P)(SENINF1_CSI2_BASE+0xAF4))
#define SENINF1_CSI2_CPHY_LOOPBACK	((UINT32P)(SENINF1_CSI2_BASE+0xAF8))
#define SENINF1_CSI2_PROGSEQ_0	((UINT32P)(SENINF1_CSI2_BASE+0xB00))
#define SENINF1_CSI2_PROGSEQ_1	((UINT32P)(SENINF1_CSI2_BASE+0xB04))
#define SENINF1_CSI2_INT_EN_EXT	((UINT32P)(SENINF1_CSI2_BASE+0xB10))
#define SENINF1_CSI2_INT_STATUS_EXT	((UINT32P)(SENINF1_CSI2_BASE+0xB14))
#define SENINF1_CSI2_CPHY_FIX_POINT_RST	((UINT32P)(SENINF1_CSI2_BASE+0xB18))
#define SENINF1_CSI2_RLR3_CON0	((UINT32P)(SENINF1_CSI2_BASE+0xB1C))
#define SENINF1_CSI2_DPHY_SYNC	((UINT32P)(SENINF1_CSI2_BASE+0xB20))
#define SENINF1_CSI2_DESKEW_SYNC	((UINT32P)(SENINF1_CSI2_BASE+0xB24))
#define SENINF1_CSI2_DETECT_DBG2	((UINT32P)(SENINF1_CSI2_BASE+0xB28))
#define SENINF1_FIX_ADDR_CPHY3_DBG0	((UINT32P)(SENINF1_CSI2_BASE+0xB30))
#define SENINF1_FIX_ADDR_CPHY3_DBG1	((UINT32P)(SENINF1_CSI2_BASE+0xB34))
#define SENINF1_FIX_ADDR_CPHY3_DBG2	((UINT32P)(SENINF1_CSI2_BASE+0xB38))
#define SENINF1_CSI2_DI_EXT_2	((UINT32P)(SENINF1_CSI2_BASE+0xB3C))
#define SENINF1_CSI2_DI_CTRL_EXT_2	((UINT32P)(SENINF1_CSI2_BASE+0xB40))
#define SENINF1_WIRE_STATE_DECODE_CPHY3_DBG0	((UINT32P)(SENINF1_CSI2_BASE+0xB44))
#define SENINF1_WIRE_STATE_DECODE_CPHY3_DBG1	((UINT32P)(SENINF1_CSI2_BASE+0xB48))

// APB Module seninf2_csi2
#define SENINF2_CSI2_BASE (0x18041000)
#define SENINF2_CSI2_CTL	((UINT32P)(SENINF2_CSI2_BASE+0xA00))
#define SENINF2_CSI2_LNRC_TIMING	((UINT32P)(SENINF2_CSI2_BASE+0xA04))
#define SENINF2_CSI2_LNRD_TIMING	((UINT32P)(SENINF2_CSI2_BASE+0xA08))
#define SENINF2_CSI2_DPCM	((UINT32P)(SENINF2_CSI2_BASE+0xA0C))
#define SENINF2_CSI2_INT_EN	((UINT32P)(SENINF2_CSI2_BASE+0xA10))
#define SENINF2_CSI2_INT_STATUS	((UINT32P)(SENINF2_CSI2_BASE+0xA14))
#define SENINF2_CSI2_DGB_SEL	((UINT32P)(SENINF2_CSI2_BASE+0xA18))
#define SENINF2_CSI2_DBG_PORT	((UINT32P)(SENINF2_CSI2_BASE+0xA1C))
#define SENINF2_CSI2_SPARE0	((UINT32P)(SENINF2_CSI2_BASE+0xA20))
#define SENINF2_CSI2_SPARE1	((UINT32P)(SENINF2_CSI2_BASE+0xA24))
#define SENINF2_CSI2_LNRC_FSM	((UINT32P)(SENINF2_CSI2_BASE+0xA28))
#define SENINF2_CSI2_LNRD_FSM	((UINT32P)(SENINF2_CSI2_BASE+0xA2C))
#define SENINF2_CSI2_FRAME_LINE_NUM	((UINT32P)(SENINF2_CSI2_BASE+0xA30))
#define SENINF2_CSI2_GENERIC_SHORT	((UINT32P)(SENINF2_CSI2_BASE+0xA34))
#define SENINF2_CSI2_HSRX_DBG	((UINT32P)(SENINF2_CSI2_BASE+0xA38))
#define SENINF2_CSI2_DI	((UINT32P)(SENINF2_CSI2_BASE+0xA3C))
#define SENINF2_CSI2_HS_TRAIL	((UINT32P)(SENINF2_CSI2_BASE+0xA40))
#define SENINF2_CSI2_DI_CTRL	((UINT32P)(SENINF2_CSI2_BASE+0xA44))
#define SENINF2_CSI2_DETECT_CON1	((UINT32P)(SENINF2_CSI2_BASE+0xA4C))
#define SENINF2_CSI2_DETECT_CON2	((UINT32P)(SENINF2_CSI2_BASE+0xA50))
#define SENINF2_CSI2_DETECT_CON3	((UINT32P)(SENINF2_CSI2_BASE+0xA54))
#define SENINF2_CSI2_RLR0_CON0	((UINT32P)(SENINF2_CSI2_BASE+0xA58))
#define SENINF2_CSI2_RLR1_CON0	((UINT32P)(SENINF2_CSI2_BASE+0xA5C))
#define SENINF2_CSI2_RLR2_CON0	((UINT32P)(SENINF2_CSI2_BASE+0xA60))
#define SENINF2_CSI2_RLR_CON0	((UINT32P)(SENINF2_CSI2_BASE+0xA64))
#define SENINF2_CSI2_MUX_CON	((UINT32P)(SENINF2_CSI2_BASE+0xA68))
#define SENINF2_CSI2_DETECT_DBG0	((UINT32P)(SENINF2_CSI2_BASE+0xA6C))
#define SENINF2_CSI2_DETECT_DBG1	((UINT32P)(SENINF2_CSI2_BASE+0xA70))
#define SENINF2_CSI2_RESYNC_MERGE_CTL	((UINT32P)(SENINF2_CSI2_BASE+0xA74))
#define SENINF2_CSI2_CTRL_TRIO_MUX	((UINT32P)(SENINF2_CSI2_BASE+0xA78))
#define SENINF2_CSI2_CTRL_TRIO_CON	((UINT32P)(SENINF2_CSI2_BASE+0xA7C))
#define SENINF2_FIX_ADDR_CPHY0_DBG	((UINT32P)(SENINF2_CSI2_BASE+0xA80))
#define SENINF2_FIX_ADDR_CPHY1_DBG	((UINT32P)(SENINF2_CSI2_BASE+0xA84))
#define SENINF2_FIX_ADDR_CPHY2_DBG	((UINT32P)(SENINF2_CSI2_BASE+0xA88))
#define SENINF2_FIX_ADDR_DBG	((UINT32P)(SENINF2_CSI2_BASE+0xA8C))
#define SENINF2_WIRE_STATE_DECODE_CPHY0_DBG0	((UINT32P)(SENINF2_CSI2_BASE+0xA90))
#define SENINF2_WIRE_STATE_DECODE_CPHY0_DBG1	((UINT32P)(SENINF2_CSI2_BASE+0xA94))
#define SENINF2_WIRE_STATE_DECODE_CPHY1_DBG0	((UINT32P)(SENINF2_CSI2_BASE+0xA98))
#define SENINF2_WIRE_STATE_DECODE_CPHY1_DBG1	((UINT32P)(SENINF2_CSI2_BASE+0xA9C))
#define SENINF2_WIRE_STATE_DECODE_CPHY2_DBG0	((UINT32P)(SENINF2_CSI2_BASE+0xAA0))
#define SENINF2_WIRE_STATE_DECODE_CPHY2_DBG1	((UINT32P)(SENINF2_CSI2_BASE+0xAA4))
#define SENINF2_SYNC_RESYNC_CTL	((UINT32P)(SENINF2_CSI2_BASE+0xAA8))
#define SENINF2_POST_DETECT_CTL	((UINT32P)(SENINF2_CSI2_BASE+0xAAC))
#define SENINF2_WIRE_STATE_DECODE_CONFIG	((UINT32P)(SENINF2_CSI2_BASE+0xAB0))
#define SENINF2_CSI2_CPHY_LNRD_FSM	((UINT32P)(SENINF2_CSI2_BASE+0xAB4))
#define SENINF2_FIX_ADDR_CPHY0_DBG0	((UINT32P)(SENINF2_CSI2_BASE+0xAB8))
#define SENINF2_FIX_ADDR_CPHY0_DBG1	((UINT32P)(SENINF2_CSI2_BASE+0xABC))
#define SENINF2_FIX_ADDR_CPHY0_DBG2	((UINT32P)(SENINF2_CSI2_BASE+0xAC0))
#define SENINF2_FIX_ADDR_CPHY1_DBG0	((UINT32P)(SENINF2_CSI2_BASE+0xAC4))
#define SENINF2_FIX_ADDR_CPHY1_DBG1	((UINT32P)(SENINF2_CSI2_BASE+0xAC8))
#define SENINF2_FIX_ADDR_CPHY1_DBG2	((UINT32P)(SENINF2_CSI2_BASE+0xACC))
#define SENINF2_FIX_ADDR_CPHY2_DBG0	((UINT32P)(SENINF2_CSI2_BASE+0xAD0))
#define SENINF2_FIX_ADDR_CPHY2_DBG1	((UINT32P)(SENINF2_CSI2_BASE+0xAD4))
#define SENINF2_FIX_ADDR_CPHY2_DBG2	((UINT32P)(SENINF2_CSI2_BASE+0xAD8))
#define SENINF2_FIX_ADDR_DBG0	((UINT32P)(SENINF2_CSI2_BASE+0xADC))
#define SENINF2_FIX_ADDR_DBG1	((UINT32P)(SENINF2_CSI2_BASE+0xAE0))
#define SENINF2_FIX_ADDR_DBG2	((UINT32P)(SENINF2_CSI2_BASE+0xAE4))
#define SENINF2_CSI2_MODE	((UINT32P)(SENINF2_CSI2_BASE+0xAE8))
#define SENINF2_CSI2_DI_EXT	((UINT32P)(SENINF2_CSI2_BASE+0xAF0))
#define SENINF2_CSI2_DI_CTRL_EXT	((UINT32P)(SENINF2_CSI2_BASE+0xAF4))
#define SENINF2_CSI2_CPHY_LOOPBACK	((UINT32P)(SENINF2_CSI2_BASE+0xAF8))
#define SENINF2_CSI2_PROGSEQ_0	((UINT32P)(SENINF2_CSI2_BASE+0xB00))
#define SENINF2_CSI2_PROGSEQ_1	((UINT32P)(SENINF2_CSI2_BASE+0xB04))
#define SENINF2_CSI2_INT_EN_EXT	((UINT32P)(SENINF2_CSI2_BASE+0xB10))
#define SENINF2_CSI2_INT_STATUS_EXT	((UINT32P)(SENINF2_CSI2_BASE+0xB14))
#define SENINF2_CSI2_CPHY_FIX_POINT_RST	((UINT32P)(SENINF2_CSI2_BASE+0xB18))
#define SENINF2_CSI2_RLR3_CON0	((UINT32P)(SENINF2_CSI2_BASE+0xB1C))
#define SENINF2_CSI2_DPHY_SYNC	((UINT32P)(SENINF2_CSI2_BASE+0xB20))
#define SENINF2_CSI2_DESKEW_SYNC	((UINT32P)(SENINF2_CSI2_BASE+0xB24))
#define SENINF2_CSI2_DETECT_DBG2	((UINT32P)(SENINF2_CSI2_BASE+0xB28))
#define SENINF2_FIX_ADDR_CPHY3_DBG0	((UINT32P)(SENINF2_CSI2_BASE+0xB30))
#define SENINF2_FIX_ADDR_CPHY3_DBG1	((UINT32P)(SENINF2_CSI2_BASE+0xB34))
#define SENINF2_FIX_ADDR_CPHY3_DBG2	((UINT32P)(SENINF2_CSI2_BASE+0xB38))
#define SENINF2_CSI2_DI_EXT_2	((UINT32P)(SENINF2_CSI2_BASE+0xB3C))
#define SENINF2_CSI2_DI_CTRL_EXT_2	((UINT32P)(SENINF2_CSI2_BASE+0xB40))
#define SENINF2_WIRE_STATE_DECODE_CPHY3_DBG0	((UINT32P)(SENINF2_CSI2_BASE+0xB44))
#define SENINF2_WIRE_STATE_DECODE_CPHY3_DBG1	((UINT32P)(SENINF2_CSI2_BASE+0xB48))

// APB Module seninf3_csi2
#define SENINF3_CSI2_BASE (0x18042000)
#define SENINF3_CSI2_CTL	((UINT32P)(SENINF3_CSI2_BASE+0xA00))
#define SENINF3_CSI2_LNRC_TIMING	((UINT32P)(SENINF3_CSI2_BASE+0xA04))
#define SENINF3_CSI2_LNRD_TIMING	((UINT32P)(SENINF3_CSI2_BASE+0xA08))
#define SENINF3_CSI2_DPCM	((UINT32P)(SENINF3_CSI2_BASE+0xA0C))
#define SENINF3_CSI2_INT_EN	((UINT32P)(SENINF3_CSI2_BASE+0xA10))
#define SENINF3_CSI2_INT_STATUS	((UINT32P)(SENINF3_CSI2_BASE+0xA14))
#define SENINF3_CSI2_DGB_SEL	((UINT32P)(SENINF3_CSI2_BASE+0xA18))
#define SENINF3_CSI2_DBG_PORT	((UINT32P)(SENINF3_CSI2_BASE+0xA1C))
#define SENINF3_CSI2_SPARE0	((UINT32P)(SENINF3_CSI2_BASE+0xA20))
#define SENINF3_CSI2_SPARE1	((UINT32P)(SENINF3_CSI2_BASE+0xA24))
#define SENINF3_CSI2_LNRC_FSM	((UINT32P)(SENINF3_CSI2_BASE+0xA28))
#define SENINF3_CSI2_LNRD_FSM	((UINT32P)(SENINF3_CSI2_BASE+0xA2C))
#define SENINF3_CSI2_FRAME_LINE_NUM	((UINT32P)(SENINF3_CSI2_BASE+0xA30))
#define SENINF3_CSI2_GENERIC_SHORT	((UINT32P)(SENINF3_CSI2_BASE+0xA34))
#define SENINF3_CSI2_HSRX_DBG	((UINT32P)(SENINF3_CSI2_BASE+0xA38))
#define SENINF3_CSI2_DI	((UINT32P)(SENINF3_CSI2_BASE+0xA3C))
#define SENINF3_CSI2_HS_TRAIL	((UINT32P)(SENINF3_CSI2_BASE+0xA40))
#define SENINF3_CSI2_DI_CTRL	((UINT32P)(SENINF3_CSI2_BASE+0xA44))
#define SENINF3_CSI2_DETECT_CON1	((UINT32P)(SENINF3_CSI2_BASE+0xA4C))
#define SENINF3_CSI2_DETECT_CON2	((UINT32P)(SENINF3_CSI2_BASE+0xA50))
#define SENINF3_CSI2_DETECT_CON3	((UINT32P)(SENINF3_CSI2_BASE+0xA54))
#define SENINF3_CSI2_RLR0_CON0	((UINT32P)(SENINF3_CSI2_BASE+0xA58))
#define SENINF3_CSI2_RLR1_CON0	((UINT32P)(SENINF3_CSI2_BASE+0xA5C))
#define SENINF3_CSI2_RLR2_CON0	((UINT32P)(SENINF3_CSI2_BASE+0xA60))
#define SENINF3_CSI2_RLR_CON0	((UINT32P)(SENINF3_CSI2_BASE+0xA64))
#define SENINF3_CSI2_MUX_CON	((UINT32P)(SENINF3_CSI2_BASE+0xA68))
#define SENINF3_CSI2_DETECT_DBG0	((UINT32P)(SENINF3_CSI2_BASE+0xA6C))
#define SENINF3_CSI2_DETECT_DBG1	((UINT32P)(SENINF3_CSI2_BASE+0xA70))
#define SENINF3_CSI2_RESYNC_MERGE_CTL	((UINT32P)(SENINF3_CSI2_BASE+0xA74))
#define SENINF3_CSI2_CTRL_TRIO_MUX	((UINT32P)(SENINF3_CSI2_BASE+0xA78))
#define SENINF3_CSI2_CTRL_TRIO_CON	((UINT32P)(SENINF3_CSI2_BASE+0xA7C))
#define SENINF3_FIX_ADDR_CPHY0_DBG	((UINT32P)(SENINF3_CSI2_BASE+0xA80))
#define SENINF3_FIX_ADDR_CPHY1_DBG	((UINT32P)(SENINF3_CSI2_BASE+0xA84))
#define SENINF3_FIX_ADDR_CPHY2_DBG	((UINT32P)(SENINF3_CSI2_BASE+0xA88))
#define SENINF3_FIX_ADDR_DBG	((UINT32P)(SENINF3_CSI2_BASE+0xA8C))
#define SENINF3_WIRE_STATE_DECODE_CPHY0_DBG0	((UINT32P)(SENINF3_CSI2_BASE+0xA90))
#define SENINF3_WIRE_STATE_DECODE_CPHY0_DBG1	((UINT32P)(SENINF3_CSI2_BASE+0xA94))
#define SENINF3_WIRE_STATE_DECODE_CPHY1_DBG0	((UINT32P)(SENINF3_CSI2_BASE+0xA98))
#define SENINF3_WIRE_STATE_DECODE_CPHY1_DBG1	((UINT32P)(SENINF3_CSI2_BASE+0xA9C))
#define SENINF3_WIRE_STATE_DECODE_CPHY2_DBG0	((UINT32P)(SENINF3_CSI2_BASE+0xAA0))
#define SENINF3_WIRE_STATE_DECODE_CPHY2_DBG1	((UINT32P)(SENINF3_CSI2_BASE+0xAA4))
#define SENINF3_SYNC_RESYNC_CTL	((UINT32P)(SENINF3_CSI2_BASE+0xAA8))
#define SENINF3_POST_DETECT_CTL	((UINT32P)(SENINF3_CSI2_BASE+0xAAC))
#define SENINF3_WIRE_STATE_DECODE_CONFIG	((UINT32P)(SENINF3_CSI2_BASE+0xAB0))
#define SENINF3_CSI2_CPHY_LNRD_FSM	((UINT32P)(SENINF3_CSI2_BASE+0xAB4))
#define SENINF3_FIX_ADDR_CPHY0_DBG0	((UINT32P)(SENINF3_CSI2_BASE+0xAB8))
#define SENINF3_FIX_ADDR_CPHY0_DBG1	((UINT32P)(SENINF3_CSI2_BASE+0xABC))
#define SENINF3_FIX_ADDR_CPHY0_DBG2	((UINT32P)(SENINF3_CSI2_BASE+0xAC0))
#define SENINF3_FIX_ADDR_CPHY1_DBG0	((UINT32P)(SENINF3_CSI2_BASE+0xAC4))
#define SENINF3_FIX_ADDR_CPHY1_DBG1	((UINT32P)(SENINF3_CSI2_BASE+0xAC8))
#define SENINF3_FIX_ADDR_CPHY1_DBG2	((UINT32P)(SENINF3_CSI2_BASE+0xACC))
#define SENINF3_FIX_ADDR_CPHY2_DBG0	((UINT32P)(SENINF3_CSI2_BASE+0xAD0))
#define SENINF3_FIX_ADDR_CPHY2_DBG1	((UINT32P)(SENINF3_CSI2_BASE+0xAD4))
#define SENINF3_FIX_ADDR_CPHY2_DBG2	((UINT32P)(SENINF3_CSI2_BASE+0xAD8))
#define SENINF3_FIX_ADDR_DBG0	((UINT32P)(SENINF3_CSI2_BASE+0xADC))
#define SENINF3_FIX_ADDR_DBG1	((UINT32P)(SENINF3_CSI2_BASE+0xAE0))
#define SENINF3_FIX_ADDR_DBG2	((UINT32P)(SENINF3_CSI2_BASE+0xAE4))
#define SENINF3_CSI2_MODE	((UINT32P)(SENINF3_CSI2_BASE+0xAE8))
#define SENINF3_CSI2_DI_EXT	((UINT32P)(SENINF3_CSI2_BASE+0xAF0))
#define SENINF3_CSI2_DI_CTRL_EXT	((UINT32P)(SENINF3_CSI2_BASE+0xAF4))
#define SENINF3_CSI2_CPHY_LOOPBACK	((UINT32P)(SENINF3_CSI2_BASE+0xAF8))
#define SENINF3_CSI2_PROGSEQ_0	((UINT32P)(SENINF3_CSI2_BASE+0xB00))
#define SENINF3_CSI2_PROGSEQ_1	((UINT32P)(SENINF3_CSI2_BASE+0xB04))
#define SENINF3_CSI2_INT_EN_EXT	((UINT32P)(SENINF3_CSI2_BASE+0xB10))
#define SENINF3_CSI2_INT_STATUS_EXT	((UINT32P)(SENINF3_CSI2_BASE+0xB14))
#define SENINF3_CSI2_CPHY_FIX_POINT_RST	((UINT32P)(SENINF3_CSI2_BASE+0xB18))
#define SENINF3_CSI2_RLR3_CON0	((UINT32P)(SENINF3_CSI2_BASE+0xB1C))
#define SENINF3_CSI2_DPHY_SYNC	((UINT32P)(SENINF3_CSI2_BASE+0xB20))
#define SENINF3_CSI2_DESKEW_SYNC	((UINT32P)(SENINF3_CSI2_BASE+0xB24))
#define SENINF3_CSI2_DETECT_DBG2	((UINT32P)(SENINF3_CSI2_BASE+0xB28))
#define SENINF3_FIX_ADDR_CPHY3_DBG0	((UINT32P)(SENINF3_CSI2_BASE+0xB30))
#define SENINF3_FIX_ADDR_CPHY3_DBG1	((UINT32P)(SENINF3_CSI2_BASE+0xB34))
#define SENINF3_FIX_ADDR_CPHY3_DBG2	((UINT32P)(SENINF3_CSI2_BASE+0xB38))
#define SENINF3_CSI2_DI_EXT_2	((UINT32P)(SENINF3_CSI2_BASE+0xB3C))
#define SENINF3_CSI2_DI_CTRL_EXT_2	((UINT32P)(SENINF3_CSI2_BASE+0xB40))
#define SENINF3_WIRE_STATE_DECODE_CPHY3_DBG0	((UINT32P)(SENINF3_CSI2_BASE+0xB44))
#define SENINF3_WIRE_STATE_DECODE_CPHY3_DBG1	((UINT32P)(SENINF3_CSI2_BASE+0xB48))

// APB Module seninf4_csi2
#define SENINF4_CSI2_BASE (0x18043000)
#define SENINF4_CSI2_CTL	((UINT32P)(SENINF4_CSI2_BASE+0xA00))
#define SENINF4_CSI2_LNRC_TIMING	((UINT32P)(SENINF4_CSI2_BASE+0xA04))
#define SENINF4_CSI2_LNRD_TIMING	((UINT32P)(SENINF4_CSI2_BASE+0xA08))
#define SENINF4_CSI2_DPCM	((UINT32P)(SENINF4_CSI2_BASE+0xA0C))
#define SENINF4_CSI2_INT_EN	((UINT32P)(SENINF4_CSI2_BASE+0xA10))
#define SENINF4_CSI2_INT_STATUS	((UINT32P)(SENINF4_CSI2_BASE+0xA14))
#define SENINF4_CSI2_DGB_SEL	((UINT32P)(SENINF4_CSI2_BASE+0xA18))
#define SENINF4_CSI2_DBG_PORT	((UINT32P)(SENINF4_CSI2_BASE+0xA1C))
#define SENINF4_CSI2_SPARE0	((UINT32P)(SENINF4_CSI2_BASE+0xA20))
#define SENINF4_CSI2_SPARE1	((UINT32P)(SENINF4_CSI2_BASE+0xA24))
#define SENINF4_CSI2_LNRC_FSM	((UINT32P)(SENINF4_CSI2_BASE+0xA28))
#define SENINF4_CSI2_LNRD_FSM	((UINT32P)(SENINF4_CSI2_BASE+0xA2C))
#define SENINF4_CSI2_FRAME_LINE_NUM	((UINT32P)(SENINF4_CSI2_BASE+0xA30))
#define SENINF4_CSI2_GENERIC_SHORT	((UINT32P)(SENINF4_CSI2_BASE+0xA34))
#define SENINF4_CSI2_HSRX_DBG	((UINT32P)(SENINF4_CSI2_BASE+0xA38))
#define SENINF4_CSI2_DI	((UINT32P)(SENINF4_CSI2_BASE+0xA3C))
#define SENINF4_CSI2_HS_TRAIL	((UINT32P)(SENINF4_CSI2_BASE+0xA40))
#define SENINF4_CSI2_DI_CTRL	((UINT32P)(SENINF4_CSI2_BASE+0xA44))
#define SENINF4_CSI2_DETECT_CON1	((UINT32P)(SENINF4_CSI2_BASE+0xA4C))
#define SENINF4_CSI2_DETECT_CON2	((UINT32P)(SENINF4_CSI2_BASE+0xA50))
#define SENINF4_CSI2_DETECT_CON3	((UINT32P)(SENINF4_CSI2_BASE+0xA54))
#define SENINF4_CSI2_RLR0_CON0	((UINT32P)(SENINF4_CSI2_BASE+0xA58))
#define SENINF4_CSI2_RLR1_CON0	((UINT32P)(SENINF4_CSI2_BASE+0xA5C))
#define SENINF4_CSI2_RLR2_CON0	((UINT32P)(SENINF4_CSI2_BASE+0xA60))
#define SENINF4_CSI2_RLR_CON0	((UINT32P)(SENINF4_CSI2_BASE+0xA64))
#define SENINF4_CSI2_MUX_CON	((UINT32P)(SENINF4_CSI2_BASE+0xA68))
#define SENINF4_CSI2_DETECT_DBG0	((UINT32P)(SENINF4_CSI2_BASE+0xA6C))
#define SENINF4_CSI2_DETECT_DBG1	((UINT32P)(SENINF4_CSI2_BASE+0xA70))
#define SENINF4_CSI2_RESYNC_MERGE_CTL	((UINT32P)(SENINF4_CSI2_BASE+0xA74))
#define SENINF4_CSI2_CTRL_TRIO_MUX	((UINT32P)(SENINF4_CSI2_BASE+0xA78))
#define SENINF4_CSI2_CTRL_TRIO_CON	((UINT32P)(SENINF4_CSI2_BASE+0xA7C))
#define SENINF4_FIX_ADDR_CPHY0_DBG	((UINT32P)(SENINF4_CSI2_BASE+0xA80))
#define SENINF4_FIX_ADDR_CPHY1_DBG	((UINT32P)(SENINF4_CSI2_BASE+0xA84))
#define SENINF4_FIX_ADDR_CPHY2_DBG	((UINT32P)(SENINF4_CSI2_BASE+0xA88))
#define SENINF4_FIX_ADDR_DBG	((UINT32P)(SENINF4_CSI2_BASE+0xA8C))
#define SENINF4_WIRE_STATE_DECODE_CPHY0_DBG0	((UINT32P)(SENINF4_CSI2_BASE+0xA90))
#define SENINF4_WIRE_STATE_DECODE_CPHY0_DBG1	((UINT32P)(SENINF4_CSI2_BASE+0xA94))
#define SENINF4_WIRE_STATE_DECODE_CPHY1_DBG0	((UINT32P)(SENINF4_CSI2_BASE+0xA98))
#define SENINF4_WIRE_STATE_DECODE_CPHY1_DBG1	((UINT32P)(SENINF4_CSI2_BASE+0xA9C))
#define SENINF4_WIRE_STATE_DECODE_CPHY2_DBG0	((UINT32P)(SENINF4_CSI2_BASE+0xAA0))
#define SENINF4_WIRE_STATE_DECODE_CPHY2_DBG1	((UINT32P)(SENINF4_CSI2_BASE+0xAA4))
#define SENINF4_SYNC_RESYNC_CTL	((UINT32P)(SENINF4_CSI2_BASE+0xAA8))
#define SENINF4_POST_DETECT_CTL	((UINT32P)(SENINF4_CSI2_BASE+0xAAC))
#define SENINF4_WIRE_STATE_DECODE_CONFIG	((UINT32P)(SENINF4_CSI2_BASE+0xAB0))
#define SENINF4_CSI2_CPHY_LNRD_FSM	((UINT32P)(SENINF4_CSI2_BASE+0xAB4))
#define SENINF4_FIX_ADDR_CPHY0_DBG0	((UINT32P)(SENINF4_CSI2_BASE+0xAB8))
#define SENINF4_FIX_ADDR_CPHY0_DBG1	((UINT32P)(SENINF4_CSI2_BASE+0xABC))
#define SENINF4_FIX_ADDR_CPHY0_DBG2	((UINT32P)(SENINF4_CSI2_BASE+0xAC0))
#define SENINF4_FIX_ADDR_CPHY1_DBG0	((UINT32P)(SENINF4_CSI2_BASE+0xAC4))
#define SENINF4_FIX_ADDR_CPHY1_DBG1	((UINT32P)(SENINF4_CSI2_BASE+0xAC8))
#define SENINF4_FIX_ADDR_CPHY1_DBG2	((UINT32P)(SENINF4_CSI2_BASE+0xACC))
#define SENINF4_FIX_ADDR_CPHY2_DBG0	((UINT32P)(SENINF4_CSI2_BASE+0xAD0))
#define SENINF4_FIX_ADDR_CPHY2_DBG1	((UINT32P)(SENINF4_CSI2_BASE+0xAD4))
#define SENINF4_FIX_ADDR_CPHY2_DBG2	((UINT32P)(SENINF4_CSI2_BASE+0xAD8))
#define SENINF4_FIX_ADDR_DBG0	((UINT32P)(SENINF4_CSI2_BASE+0xADC))
#define SENINF4_FIX_ADDR_DBG1	((UINT32P)(SENINF4_CSI2_BASE+0xAE0))
#define SENINF4_FIX_ADDR_DBG2	((UINT32P)(SENINF4_CSI2_BASE+0xAE4))
#define SENINF4_CSI2_MODE	((UINT32P)(SENINF4_CSI2_BASE+0xAE8))
#define SENINF4_CSI2_DI_EXT	((UINT32P)(SENINF4_CSI2_BASE+0xAF0))
#define SENINF4_CSI2_DI_CTRL_EXT	((UINT32P)(SENINF4_CSI2_BASE+0xAF4))
#define SENINF4_CSI2_CPHY_LOOPBACK	((UINT32P)(SENINF4_CSI2_BASE+0xAF8))
#define SENINF4_CSI2_PROGSEQ_0	((UINT32P)(SENINF4_CSI2_BASE+0xB00))
#define SENINF4_CSI2_PROGSEQ_1	((UINT32P)(SENINF4_CSI2_BASE+0xB04))
#define SENINF4_CSI2_INT_EN_EXT	((UINT32P)(SENINF4_CSI2_BASE+0xB10))
#define SENINF4_CSI2_INT_STATUS_EXT	((UINT32P)(SENINF4_CSI2_BASE+0xB14))
#define SENINF4_CSI2_CPHY_FIX_POINT_RST	((UINT32P)(SENINF4_CSI2_BASE+0xB18))
#define SENINF4_CSI2_RLR3_CON0	((UINT32P)(SENINF4_CSI2_BASE+0xB1C))
#define SENINF4_CSI2_DPHY_SYNC	((UINT32P)(SENINF4_CSI2_BASE+0xB20))
#define SENINF4_CSI2_DESKEW_SYNC	((UINT32P)(SENINF4_CSI2_BASE+0xB24))
#define SENINF4_CSI2_DETECT_DBG2	((UINT32P)(SENINF4_CSI2_BASE+0xB28))
#define SENINF4_FIX_ADDR_CPHY3_DBG0	((UINT32P)(SENINF4_CSI2_BASE+0xB30))
#define SENINF4_FIX_ADDR_CPHY3_DBG1	((UINT32P)(SENINF4_CSI2_BASE+0xB34))
#define SENINF4_FIX_ADDR_CPHY3_DBG2	((UINT32P)(SENINF4_CSI2_BASE+0xB38))
#define SENINF4_CSI2_DI_EXT_2	((UINT32P)(SENINF4_CSI2_BASE+0xB3C))
#define SENINF4_CSI2_DI_CTRL_EXT_2	((UINT32P)(SENINF4_CSI2_BASE+0xB40))
#define SENINF4_WIRE_STATE_DECODE_CPHY3_DBG0	((UINT32P)(SENINF4_CSI2_BASE+0xB44))
#define SENINF4_WIRE_STATE_DECODE_CPHY3_DBG1	((UINT32P)(SENINF4_CSI2_BASE+0xB48))

// APB Module seninf5_csi2
#define SENINF5_CSI2_BASE (0x18044000)
#define SENINF5_CSI2_CTL	((UINT32P)(SENINF5_CSI2_BASE+0xA00))
#define SENINF5_CSI2_LNRC_TIMING	((UINT32P)(SENINF5_CSI2_BASE+0xA04))
#define SENINF5_CSI2_LNRD_TIMING	((UINT32P)(SENINF5_CSI2_BASE+0xA08))
#define SENINF5_CSI2_DPCM	((UINT32P)(SENINF5_CSI2_BASE+0xA0C))
#define SENINF5_CSI2_INT_EN	((UINT32P)(SENINF5_CSI2_BASE+0xA10))
#define SENINF5_CSI2_INT_STATUS	((UINT32P)(SENINF5_CSI2_BASE+0xA14))
#define SENINF5_CSI2_DGB_SEL	((UINT32P)(SENINF5_CSI2_BASE+0xA18))
#define SENINF5_CSI2_DBG_PORT	((UINT32P)(SENINF5_CSI2_BASE+0xA1C))
#define SENINF5_CSI2_SPARE0	((UINT32P)(SENINF5_CSI2_BASE+0xA20))
#define SENINF5_CSI2_SPARE1	((UINT32P)(SENINF5_CSI2_BASE+0xA24))
#define SENINF5_CSI2_LNRC_FSM	((UINT32P)(SENINF5_CSI2_BASE+0xA28))
#define SENINF5_CSI2_LNRD_FSM	((UINT32P)(SENINF5_CSI2_BASE+0xA2C))
#define SENINF5_CSI2_FRAME_LINE_NUM	((UINT32P)(SENINF5_CSI2_BASE+0xA30))
#define SENINF5_CSI2_GENERIC_SHORT	((UINT32P)(SENINF5_CSI2_BASE+0xA34))
#define SENINF5_CSI2_HSRX_DBG	((UINT32P)(SENINF5_CSI2_BASE+0xA38))
#define SENINF5_CSI2_DI	((UINT32P)(SENINF5_CSI2_BASE+0xA3C))
#define SENINF5_CSI2_HS_TRAIL	((UINT32P)(SENINF5_CSI2_BASE+0xA40))
#define SENINF5_CSI2_DI_CTRL	((UINT32P)(SENINF5_CSI2_BASE+0xA44))
#define SENINF5_CSI2_DETECT_CON1	((UINT32P)(SENINF5_CSI2_BASE+0xA4C))
#define SENINF5_CSI2_DETECT_CON2	((UINT32P)(SENINF5_CSI2_BASE+0xA50))
#define SENINF5_CSI2_DETECT_CON3	((UINT32P)(SENINF5_CSI2_BASE+0xA54))
#define SENINF5_CSI2_RLR0_CON0	((UINT32P)(SENINF5_CSI2_BASE+0xA58))
#define SENINF5_CSI2_RLR1_CON0	((UINT32P)(SENINF5_CSI2_BASE+0xA5C))
#define SENINF5_CSI2_RLR2_CON0	((UINT32P)(SENINF5_CSI2_BASE+0xA60))
#define SENINF5_CSI2_RLR_CON0	((UINT32P)(SENINF5_CSI2_BASE+0xA64))
#define SENINF5_CSI2_MUX_CON	((UINT32P)(SENINF5_CSI2_BASE+0xA68))
#define SENINF5_CSI2_DETECT_DBG0	((UINT32P)(SENINF5_CSI2_BASE+0xA6C))
#define SENINF5_CSI2_DETECT_DBG1	((UINT32P)(SENINF5_CSI2_BASE+0xA70))
#define SENINF5_CSI2_RESYNC_MERGE_CTL	((UINT32P)(SENINF5_CSI2_BASE+0xA74))
#define SENINF5_CSI2_CTRL_TRIO_MUX	((UINT32P)(SENINF5_CSI2_BASE+0xA78))
#define SENINF5_CSI2_CTRL_TRIO_CON	((UINT32P)(SENINF5_CSI2_BASE+0xA7C))
#define SENINF5_FIX_ADDR_CPHY0_DBG	((UINT32P)(SENINF5_CSI2_BASE+0xA80))
#define SENINF5_FIX_ADDR_CPHY1_DBG	((UINT32P)(SENINF5_CSI2_BASE+0xA84))
#define SENINF5_FIX_ADDR_CPHY2_DBG	((UINT32P)(SENINF5_CSI2_BASE+0xA88))
#define SENINF5_FIX_ADDR_DBG	((UINT32P)(SENINF5_CSI2_BASE+0xA8C))
#define SENINF5_WIRE_STATE_DECODE_CPHY0_DBG0	((UINT32P)(SENINF5_CSI2_BASE+0xA90))
#define SENINF5_WIRE_STATE_DECODE_CPHY0_DBG1	((UINT32P)(SENINF5_CSI2_BASE+0xA94))
#define SENINF5_WIRE_STATE_DECODE_CPHY1_DBG0	((UINT32P)(SENINF5_CSI2_BASE+0xA98))
#define SENINF5_WIRE_STATE_DECODE_CPHY1_DBG1	((UINT32P)(SENINF5_CSI2_BASE+0xA9C))
#define SENINF5_WIRE_STATE_DECODE_CPHY2_DBG0	((UINT32P)(SENINF5_CSI2_BASE+0xAA0))
#define SENINF5_WIRE_STATE_DECODE_CPHY2_DBG1	((UINT32P)(SENINF5_CSI2_BASE+0xAA4))
#define SENINF5_SYNC_RESYNC_CTL	((UINT32P)(SENINF5_CSI2_BASE+0xAA8))
#define SENINF5_POST_DETECT_CTL	((UINT32P)(SENINF5_CSI2_BASE+0xAAC))
#define SENINF5_WIRE_STATE_DECODE_CONFIG	((UINT32P)(SENINF5_CSI2_BASE+0xAB0))
#define SENINF5_CSI2_CPHY_LNRD_FSM	((UINT32P)(SENINF5_CSI2_BASE+0xAB4))
#define SENINF5_FIX_ADDR_CPHY0_DBG0	((UINT32P)(SENINF5_CSI2_BASE+0xAB8))
#define SENINF5_FIX_ADDR_CPHY0_DBG1	((UINT32P)(SENINF5_CSI2_BASE+0xABC))
#define SENINF5_FIX_ADDR_CPHY0_DBG2	((UINT32P)(SENINF5_CSI2_BASE+0xAC0))
#define SENINF5_FIX_ADDR_CPHY1_DBG0	((UINT32P)(SENINF5_CSI2_BASE+0xAC4))
#define SENINF5_FIX_ADDR_CPHY1_DBG1	((UINT32P)(SENINF5_CSI2_BASE+0xAC8))
#define SENINF5_FIX_ADDR_CPHY1_DBG2	((UINT32P)(SENINF5_CSI2_BASE+0xACC))
#define SENINF5_FIX_ADDR_CPHY2_DBG0	((UINT32P)(SENINF5_CSI2_BASE+0xAD0))
#define SENINF5_FIX_ADDR_CPHY2_DBG1	((UINT32P)(SENINF5_CSI2_BASE+0xAD4))
#define SENINF5_FIX_ADDR_CPHY2_DBG2	((UINT32P)(SENINF5_CSI2_BASE+0xAD8))
#define SENINF5_FIX_ADDR_DBG0	((UINT32P)(SENINF5_CSI2_BASE+0xADC))
#define SENINF5_FIX_ADDR_DBG1	((UINT32P)(SENINF5_CSI2_BASE+0xAE0))
#define SENINF5_FIX_ADDR_DBG2	((UINT32P)(SENINF5_CSI2_BASE+0xAE4))
#define SENINF5_CSI2_MODE	((UINT32P)(SENINF5_CSI2_BASE+0xAE8))
#define SENINF5_CSI2_DI_EXT	((UINT32P)(SENINF5_CSI2_BASE+0xAF0))
#define SENINF5_CSI2_DI_CTRL_EXT	((UINT32P)(SENINF5_CSI2_BASE+0xAF4))
#define SENINF5_CSI2_CPHY_LOOPBACK	((UINT32P)(SENINF5_CSI2_BASE+0xAF8))
#define SENINF5_CSI2_PROGSEQ_0	((UINT32P)(SENINF5_CSI2_BASE+0xB00))
#define SENINF5_CSI2_PROGSEQ_1	((UINT32P)(SENINF5_CSI2_BASE+0xB04))
#define SENINF5_CSI2_INT_EN_EXT	((UINT32P)(SENINF5_CSI2_BASE+0xB10))
#define SENINF5_CSI2_INT_STATUS_EXT	((UINT32P)(SENINF5_CSI2_BASE+0xB14))
#define SENINF5_CSI2_CPHY_FIX_POINT_RST	((UINT32P)(SENINF5_CSI2_BASE+0xB18))
#define SENINF5_CSI2_RLR3_CON0	((UINT32P)(SENINF5_CSI2_BASE+0xB1C))
#define SENINF5_CSI2_DPHY_SYNC	((UINT32P)(SENINF5_CSI2_BASE+0xB20))
#define SENINF5_CSI2_DESKEW_SYNC	((UINT32P)(SENINF5_CSI2_BASE+0xB24))
#define SENINF5_CSI2_DETECT_DBG2	((UINT32P)(SENINF5_CSI2_BASE+0xB28))
#define SENINF5_FIX_ADDR_CPHY3_DBG0	((UINT32P)(SENINF5_CSI2_BASE+0xB30))
#define SENINF5_FIX_ADDR_CPHY3_DBG1	((UINT32P)(SENINF5_CSI2_BASE+0xB34))
#define SENINF5_FIX_ADDR_CPHY3_DBG2	((UINT32P)(SENINF5_CSI2_BASE+0xB38))
#define SENINF5_CSI2_DI_EXT_2	((UINT32P)(SENINF5_CSI2_BASE+0xB3C))
#define SENINF5_CSI2_DI_CTRL_EXT_2	((UINT32P)(SENINF5_CSI2_BASE+0xB40))
#define SENINF5_WIRE_STATE_DECODE_CPHY3_DBG0	((UINT32P)(SENINF5_CSI2_BASE+0xB44))
#define SENINF5_WIRE_STATE_DECODE_CPHY3_DBG1	((UINT32P)(SENINF5_CSI2_BASE+0xB48))

// APB Module seninf1
#define SENINF1_BASE (0x18040000)
#define SENINF1_CTRL	((UINT32P)(SENINF1_BASE+0x200))
#define SENINF1_CTRL_EXT	((UINT32P)(SENINF1_BASE+0x204))
#define SENINF1_ASYNC_CTRL	((UINT32P)(SENINF1_BASE+0x208))

// APB Module seninf2
#define SENINF2_BASE (0x18041000)
#define SENINF2_CTRL	((UINT32P)(SENINF2_BASE+0x200))
#define SENINF2_CTRL_EXT	((UINT32P)(SENINF2_BASE+0x204))
#define SENINF2_ASYNC_CTRL	((UINT32P)(SENINF2_BASE+0x208))

// APB Module seninf3
#define SENINF3_BASE (0x18042000)
#define SENINF3_CTRL	((UINT32P)(SENINF3_BASE+0x200))
#define SENINF3_CTRL_EXT	((UINT32P)(SENINF3_BASE+0x204))
#define SENINF3_ASYNC_CTRL	((UINT32P)(SENINF3_BASE+0x208))

// APB Module seninf4
#define SENINF4_BASE (0x18043000)
#define SENINF4_CTRL	((UINT32P)(SENINF4_BASE+0x200))
#define SENINF4_CTRL_EXT	((UINT32P)(SENINF4_BASE+0x204))
#define SENINF4_ASYNC_CTRL	((UINT32P)(SENINF4_BASE+0x208))

// APB Module seninf5
#define SENINF5_BASE (0x18044000)
#define SENINF5_CTRL	((UINT32P)(SENINF5_BASE+0x200))
#define SENINF5_CTRL_EXT	((UINT32P)(SENINF5_BASE+0x204))
#define SENINF5_ASYNC_CTRL	((UINT32P)(SENINF5_BASE+0x208))

// APB Module seninf1_tg
#define SENINF1_TG_BASE (0x18040000)
#define SENINF_TG1_PH_CNT	((UINT32P)(SENINF1_TG_BASE+0x600))
#define SENINF_TG1_SEN_CK	((UINT32P)(SENINF1_TG_BASE+0x604))
#define SENINF_TG1_TM_CTL	((UINT32P)(SENINF1_TG_BASE+0x608))
#define SENINF_TG1_TM_SIZE	((UINT32P)(SENINF1_TG_BASE+0x60C))
#define SENINF_TG1_TM_CLK	((UINT32P)(SENINF1_TG_BASE+0x610))
#define SENINF_TG1_TM_STP	((UINT32P)(SENINF1_TG_BASE+0x614))

// APB Module seninf2_tg
#define SENINF2_TG_BASE (0x18041000)
#define SENINF_TG2_PH_CNT	((UINT32P)(SENINF2_TG_BASE+0x600))
#define SENINF_TG2_SEN_CK	((UINT32P)(SENINF2_TG_BASE+0x604))
#define SENINF_TG2_TM_CTL	((UINT32P)(SENINF2_TG_BASE+0x608))
#define SENINF_TG2_TM_SIZE	((UINT32P)(SENINF2_TG_BASE+0x60C))
#define SENINF_TG2_TM_CLK	((UINT32P)(SENINF2_TG_BASE+0x610))
#define SENINF_TG2_TM_STP	((UINT32P)(SENINF2_TG_BASE+0x614))

// APB Module seninf3_tg
#define SENINF3_TG_BASE (0x18042000)
#define SENINF_TG3_PH_CNT	((UINT32P)(SENINF3_TG_BASE+0x600))
#define SENINF_TG3_SEN_CK	((UINT32P)(SENINF3_TG_BASE+0x604))
#define SENINF_TG3_TM_CTL	((UINT32P)(SENINF3_TG_BASE+0x608))
#define SENINF_TG3_TM_SIZE	((UINT32P)(SENINF3_TG_BASE+0x60C))
#define SENINF_TG3_TM_CLK	((UINT32P)(SENINF3_TG_BASE+0x610))
#define SENINF_TG3_TM_STP	((UINT32P)(SENINF3_TG_BASE+0x614))

// APB Module seninf4_tg
#define SENINF4_TG_BASE (0x18043000)
#define SENINF_TG4_PH_CNT	((UINT32P)(SENINF4_TG_BASE+0x600))
#define SENINF_TG4_SEN_CK	((UINT32P)(SENINF4_TG_BASE+0x604))
#define SENINF_TG4_TM_CTL	((UINT32P)(SENINF4_TG_BASE+0x608))
#define SENINF_TG4_TM_SIZE	((UINT32P)(SENINF4_TG_BASE+0x60C))
#define SENINF_TG4_TM_CLK	((UINT32P)(SENINF4_TG_BASE+0x610))
#define SENINF_TG4_TM_STP	((UINT32P)(SENINF4_TG_BASE+0x614))

// APB Module seninf5_tg
#define SENINF5_TG_BASE (0x18044000)
#define SENINF_TG5_PH_CNT	((UINT32P)(SENINF5_TG_BASE+0x600))
#define SENINF_TG5_SEN_CK	((UINT32P)(SENINF5_TG_BASE+0x604))
#define SENINF_TG5_TM_CTL	((UINT32P)(SENINF5_TG_BASE+0x608))
#define SENINF_TG5_TM_SIZE	((UINT32P)(SENINF5_TG_BASE+0x60C))
#define SENINF_TG5_TM_CLK	((UINT32P)(SENINF5_TG_BASE+0x610))
#define SENINF_TG5_TM_STP	((UINT32P)(SENINF5_TG_BASE+0x614))

// APB Module seninf_top
#define SENINF_TOP_BASE (0x18040000)
#define SENINF_TOP_CTRL	((UINT32P)(SENINF_TOP_BASE+0x000))
#define SENINF_TOP_CMODEL_PAR	((UINT32P)(SENINF_TOP_BASE+0x004))
#define SENINF_TOP_MUX_CTRL	((UINT32P)(SENINF_TOP_BASE+0x008))
#define SENINF_TOP_CAM_MUX_CTRL	((UINT32P)(SENINF_TOP_BASE+0x010))
#define SENINF_TOP_N3D_A_CTL	((UINT32P)(SENINF_TOP_BASE+0x014))
#define SENINF_TOP_N3D_B_CTL	((UINT32P)(SENINF_TOP_BASE+0x018))
#define SENINF_TOP_PHY_SENINF_CTL_CSI0	((UINT32P)(SENINF_TOP_BASE+0x01C))
#define SENINF_TOP_PHY_SENINF_CTL_CSI1	((UINT32P)(SENINF_TOP_BASE+0x020))
#define SENINF_TOP_PHY_SENINF_CTL_CSI2	((UINT32P)(SENINF_TOP_BASE+0x024))

// APB Module seninf1_mux
#define SENINF1_MUX_BASE (0x18040000)
#define SENINF1_MUX_CTRL	((UINT32P)(SENINF1_MUX_BASE+0xD00))
#define SENINF1_MUX_INTEN	((UINT32P)(SENINF1_MUX_BASE+0xD04))
#define SENINF1_MUX_INTSTA	((UINT32P)(SENINF1_MUX_BASE+0xD08))
#define SENINF1_MUX_SIZE	((UINT32P)(SENINF1_MUX_BASE+0xD0C))
#define SENINF1_MUX_DEBUG_1	((UINT32P)(SENINF1_MUX_BASE+0xD10))
#define SENINF1_MUX_DEBUG_2	((UINT32P)(SENINF1_MUX_BASE+0xD14))
#define SENINF1_MUX_DEBUG_3	((UINT32P)(SENINF1_MUX_BASE+0xD18))
#define SENINF1_MUX_DEBUG_4	((UINT32P)(SENINF1_MUX_BASE+0xD1C))
#define SENINF1_MUX_DEBUG_5	((UINT32P)(SENINF1_MUX_BASE+0xD20))
#define SENINF1_MUX_DEBUG_6	((UINT32P)(SENINF1_MUX_BASE+0xD24))
#define SENINF1_MUX_DEBUG_7	((UINT32P)(SENINF1_MUX_BASE+0xD28))
#define SENINF1_MUX_SPARE	((UINT32P)(SENINF1_MUX_BASE+0xD2C))
#define SENINF1_MUX_DATA	((UINT32P)(SENINF1_MUX_BASE+0xD30))
#define SENINF1_MUX_DATA_CNT	((UINT32P)(SENINF1_MUX_BASE+0xD34))
#define SENINF1_MUX_CROP	((UINT32P)(SENINF1_MUX_BASE+0xD38))
#define SENINF1_MUX_CTRL_EXT	((UINT32P)(SENINF1_MUX_BASE+0xD3C))

// APB Module seninf2_mux
#define SENINF2_MUX_BASE (0x18041000)
#define SENINF2_MUX_CTRL	((UINT32P)(SENINF2_MUX_BASE+0xD00))
#define SENINF2_MUX_INTEN	((UINT32P)(SENINF2_MUX_BASE+0xD04))
#define SENINF2_MUX_INTSTA	((UINT32P)(SENINF2_MUX_BASE+0xD08))
#define SENINF2_MUX_SIZE	((UINT32P)(SENINF2_MUX_BASE+0xD0C))
#define SENINF2_MUX_DEBUG_1	((UINT32P)(SENINF2_MUX_BASE+0xD10))
#define SENINF2_MUX_DEBUG_2	((UINT32P)(SENINF2_MUX_BASE+0xD14))
#define SENINF2_MUX_DEBUG_3	((UINT32P)(SENINF2_MUX_BASE+0xD18))
#define SENINF2_MUX_DEBUG_4	((UINT32P)(SENINF2_MUX_BASE+0xD1C))
#define SENINF2_MUX_DEBUG_5	((UINT32P)(SENINF2_MUX_BASE+0xD20))
#define SENINF2_MUX_DEBUG_6	((UINT32P)(SENINF2_MUX_BASE+0xD24))
#define SENINF2_MUX_DEBUG_7	((UINT32P)(SENINF2_MUX_BASE+0xD28))
#define SENINF2_MUX_SPARE	((UINT32P)(SENINF2_MUX_BASE+0xD2C))
#define SENINF2_MUX_DATA	((UINT32P)(SENINF2_MUX_BASE+0xD30))
#define SENINF2_MUX_DATA_CNT	((UINT32P)(SENINF2_MUX_BASE+0xD34))
#define SENINF2_MUX_CROP	((UINT32P)(SENINF2_MUX_BASE+0xD38))
#define SENINF2_MUX_CTRL_EXT	((UINT32P)(SENINF2_MUX_BASE+0xD3C))

// APB Module seninf3_mux
#define SENINF3_MUX_BASE (0x18042000)
#define SENINF3_MUX_CTRL	((UINT32P)(SENINF3_MUX_BASE+0xD00))
#define SENINF3_MUX_INTEN	((UINT32P)(SENINF3_MUX_BASE+0xD04))
#define SENINF3_MUX_INTSTA	((UINT32P)(SENINF3_MUX_BASE+0xD08))
#define SENINF3_MUX_SIZE	((UINT32P)(SENINF3_MUX_BASE+0xD0C))
#define SENINF3_MUX_DEBUG_1	((UINT32P)(SENINF3_MUX_BASE+0xD10))
#define SENINF3_MUX_DEBUG_2	((UINT32P)(SENINF3_MUX_BASE+0xD14))
#define SENINF3_MUX_DEBUG_3	((UINT32P)(SENINF3_MUX_BASE+0xD18))
#define SENINF3_MUX_DEBUG_4	((UINT32P)(SENINF3_MUX_BASE+0xD1C))
#define SENINF3_MUX_DEBUG_5	((UINT32P)(SENINF3_MUX_BASE+0xD20))
#define SENINF3_MUX_DEBUG_6	((UINT32P)(SENINF3_MUX_BASE+0xD24))
#define SENINF3_MUX_DEBUG_7	((UINT32P)(SENINF3_MUX_BASE+0xD28))
#define SENINF3_MUX_SPARE	((UINT32P)(SENINF3_MUX_BASE+0xD2C))
#define SENINF3_MUX_DATA	((UINT32P)(SENINF3_MUX_BASE+0xD30))
#define SENINF3_MUX_DATA_CNT	((UINT32P)(SENINF3_MUX_BASE+0xD34))
#define SENINF3_MUX_CROP	((UINT32P)(SENINF3_MUX_BASE+0xD38))
#define SENINF3_MUX_CTRL_EXT	((UINT32P)(SENINF3_MUX_BASE+0xD3C))

// APB Module seninf4_mux
#define SENINF4_MUX_BASE (0x18043000)
#define SENINF4_MUX_CTRL	((UINT32P)(SENINF4_MUX_BASE+0xD00))
#define SENINF4_MUX_INTEN	((UINT32P)(SENINF4_MUX_BASE+0xD04))
#define SENINF4_MUX_INTSTA	((UINT32P)(SENINF4_MUX_BASE+0xD08))
#define SENINF4_MUX_SIZE	((UINT32P)(SENINF4_MUX_BASE+0xD0C))
#define SENINF4_MUX_DEBUG_1	((UINT32P)(SENINF4_MUX_BASE+0xD10))
#define SENINF4_MUX_DEBUG_2	((UINT32P)(SENINF4_MUX_BASE+0xD14))
#define SENINF4_MUX_DEBUG_3	((UINT32P)(SENINF4_MUX_BASE+0xD18))
#define SENINF4_MUX_DEBUG_4	((UINT32P)(SENINF4_MUX_BASE+0xD1C))
#define SENINF4_MUX_DEBUG_5	((UINT32P)(SENINF4_MUX_BASE+0xD20))
#define SENINF4_MUX_DEBUG_6	((UINT32P)(SENINF4_MUX_BASE+0xD24))
#define SENINF4_MUX_DEBUG_7	((UINT32P)(SENINF4_MUX_BASE+0xD28))
#define SENINF4_MUX_SPARE	((UINT32P)(SENINF4_MUX_BASE+0xD2C))
#define SENINF4_MUX_DATA	((UINT32P)(SENINF4_MUX_BASE+0xD30))
#define SENINF4_MUX_DATA_CNT	((UINT32P)(SENINF4_MUX_BASE+0xD34))
#define SENINF4_MUX_CROP	((UINT32P)(SENINF4_MUX_BASE+0xD38))
#define SENINF4_MUX_CTRL_EXT	((UINT32P)(SENINF4_MUX_BASE+0xD3C))

// APB Module seninf5_mux
#define SENINF5_MUX_BASE (0x18044000)
#define SENINF5_MUX_CTRL	((UINT32P)(SENINF5_MUX_BASE+0xD00))
#define SENINF5_MUX_INTEN	((UINT32P)(SENINF5_MUX_BASE+0xD04))
#define SENINF5_MUX_INTSTA	((UINT32P)(SENINF5_MUX_BASE+0xD08))
#define SENINF5_MUX_SIZE	((UINT32P)(SENINF5_MUX_BASE+0xD0C))
#define SENINF5_MUX_DEBUG_1	((UINT32P)(SENINF5_MUX_BASE+0xD10))
#define SENINF5_MUX_DEBUG_2	((UINT32P)(SENINF5_MUX_BASE+0xD14))
#define SENINF5_MUX_DEBUG_3	((UINT32P)(SENINF5_MUX_BASE+0xD18))
#define SENINF5_MUX_DEBUG_4	((UINT32P)(SENINF5_MUX_BASE+0xD1C))
#define SENINF5_MUX_DEBUG_5	((UINT32P)(SENINF5_MUX_BASE+0xD20))
#define SENINF5_MUX_DEBUG_6	((UINT32P)(SENINF5_MUX_BASE+0xD24))
#define SENINF5_MUX_DEBUG_7	((UINT32P)(SENINF5_MUX_BASE+0xD28))
#define SENINF5_MUX_SPARE	((UINT32P)(SENINF5_MUX_BASE+0xD2C))
#define SENINF5_MUX_DATA	((UINT32P)(SENINF5_MUX_BASE+0xD30))
#define SENINF5_MUX_DATA_CNT	((UINT32P)(SENINF5_MUX_BASE+0xD34))
#define SENINF5_MUX_CROP	((UINT32P)(SENINF5_MUX_BASE+0xD38))
#define SENINF5_MUX_CTRL_EXT	((UINT32P)(SENINF5_MUX_BASE+0xD3C))

// APB Module seninf6_mux
#define SENINF6_MUX_BASE (0x18045000)
#define SENINF6_MUX_CTRL	((UINT32P)(SENINF6_MUX_BASE+0xD00))
#define SENINF6_MUX_INTEN	((UINT32P)(SENINF6_MUX_BASE+0xD04))
#define SENINF6_MUX_INTSTA	((UINT32P)(SENINF6_MUX_BASE+0xD08))
#define SENINF6_MUX_SIZE	((UINT32P)(SENINF6_MUX_BASE+0xD0C))
#define SENINF6_MUX_DEBUG_1	((UINT32P)(SENINF6_MUX_BASE+0xD10))
#define SENINF6_MUX_DEBUG_2	((UINT32P)(SENINF6_MUX_BASE+0xD14))
#define SENINF6_MUX_DEBUG_3	((UINT32P)(SENINF6_MUX_BASE+0xD18))
#define SENINF6_MUX_DEBUG_4	((UINT32P)(SENINF6_MUX_BASE+0xD1C))
#define SENINF6_MUX_DEBUG_5	((UINT32P)(SENINF6_MUX_BASE+0xD20))
#define SENINF6_MUX_DEBUG_6	((UINT32P)(SENINF6_MUX_BASE+0xD24))
#define SENINF6_MUX_DEBUG_7	((UINT32P)(SENINF6_MUX_BASE+0xD28))
#define SENINF6_MUX_SPARE	((UINT32P)(SENINF6_MUX_BASE+0xD2C))
#define SENINF6_MUX_DATA	((UINT32P)(SENINF6_MUX_BASE+0xD30))
#define SENINF6_MUX_DATA_CNT	((UINT32P)(SENINF6_MUX_BASE+0xD34))
#define SENINF6_MUX_CROP	((UINT32P)(SENINF6_MUX_BASE+0xD38))
#define SENINF6_MUX_CTRL_EXT	((UINT32P)(SENINF6_MUX_BASE+0xD3C))

// APB Module seninf7_mux
#define SENINF7_MUX_BASE (0x18046000)
#define SENINF7_MUX_CTRL	((UINT32P)(SENINF7_MUX_BASE+0xD00))
#define SENINF7_MUX_INTEN	((UINT32P)(SENINF7_MUX_BASE+0xD04))
#define SENINF7_MUX_INTSTA	((UINT32P)(SENINF7_MUX_BASE+0xD08))
#define SENINF7_MUX_SIZE	((UINT32P)(SENINF7_MUX_BASE+0xD0C))
#define SENINF7_MUX_DEBUG_1	((UINT32P)(SENINF7_MUX_BASE+0xD10))
#define SENINF7_MUX_DEBUG_2	((UINT32P)(SENINF7_MUX_BASE+0xD14))
#define SENINF7_MUX_DEBUG_3	((UINT32P)(SENINF7_MUX_BASE+0xD18))
#define SENINF7_MUX_DEBUG_4	((UINT32P)(SENINF7_MUX_BASE+0xD1C))
#define SENINF7_MUX_DEBUG_5	((UINT32P)(SENINF7_MUX_BASE+0xD20))
#define SENINF7_MUX_DEBUG_6	((UINT32P)(SENINF7_MUX_BASE+0xD24))
#define SENINF7_MUX_DEBUG_7	((UINT32P)(SENINF7_MUX_BASE+0xD28))
#define SENINF7_MUX_SPARE	((UINT32P)(SENINF7_MUX_BASE+0xD2C))
#define SENINF7_MUX_DATA	((UINT32P)(SENINF7_MUX_BASE+0xD30))
#define SENINF7_MUX_DATA_CNT	((UINT32P)(SENINF7_MUX_BASE+0xD34))
#define SENINF7_MUX_CROP	((UINT32P)(SENINF7_MUX_BASE+0xD38))
#define SENINF7_MUX_CTRL_EXT	((UINT32P)(SENINF7_MUX_BASE+0xD3C))

// APB Module seninf8_mux
#define SENINF8_MUX_BASE (0x18047000)
#define SENINF8_MUX_CTRL	((UINT32P)(SENINF8_MUX_BASE+0xD00))
#define SENINF8_MUX_INTEN	((UINT32P)(SENINF8_MUX_BASE+0xD04))
#define SENINF8_MUX_INTSTA	((UINT32P)(SENINF8_MUX_BASE+0xD08))
#define SENINF8_MUX_SIZE	((UINT32P)(SENINF8_MUX_BASE+0xD0C))
#define SENINF8_MUX_DEBUG_1	((UINT32P)(SENINF8_MUX_BASE+0xD10))
#define SENINF8_MUX_DEBUG_2	((UINT32P)(SENINF8_MUX_BASE+0xD14))
#define SENINF8_MUX_DEBUG_3	((UINT32P)(SENINF8_MUX_BASE+0xD18))
#define SENINF8_MUX_DEBUG_4	((UINT32P)(SENINF8_MUX_BASE+0xD1C))
#define SENINF8_MUX_DEBUG_5	((UINT32P)(SENINF8_MUX_BASE+0xD20))
#define SENINF8_MUX_DEBUG_6	((UINT32P)(SENINF8_MUX_BASE+0xD24))
#define SENINF8_MUX_DEBUG_7	((UINT32P)(SENINF8_MUX_BASE+0xD28))
#define SENINF8_MUX_SPARE	((UINT32P)(SENINF8_MUX_BASE+0xD2C))
#define SENINF8_MUX_DATA	((UINT32P)(SENINF8_MUX_BASE+0xD30))
#define SENINF8_MUX_DATA_CNT	((UINT32P)(SENINF8_MUX_BASE+0xD34))
#define SENINF8_MUX_CROP	((UINT32P)(SENINF8_MUX_BASE+0xD38))
#define SENINF8_MUX_CTRL_EXT	((UINT32P)(SENINF8_MUX_BASE+0xD3C))

// APB Module mipi_rx_config_csi0
#define MIPI_RX_CONFIG_CSI0_BASE (0x18040000)
#define MIPI_RX_CON24_CSI0	((UINT32P)(MIPI_RX_CONFIG_CSI0_BASE+0x824))
#define MIPI_RX_CON28_CSI0	((UINT32P)(MIPI_RX_CONFIG_CSI0_BASE+0x828))
#define MIPI_RX_CON34_CSI0	((UINT32P)(MIPI_RX_CONFIG_CSI0_BASE+0x834))
#define MIPI_RX_CON38_CSI0	((UINT32P)(MIPI_RX_CONFIG_CSI0_BASE+0x838))
#define MIPI_RX_CON3C_CSI0	((UINT32P)(MIPI_RX_CONFIG_CSI0_BASE+0x83C))
#define MIPI_RX_CON7C_CSI0	((UINT32P)(MIPI_RX_CONFIG_CSI0_BASE+0x87C))
#define MIPI_RX_CON80_CSI0	((UINT32P)(MIPI_RX_CONFIG_CSI0_BASE+0x880))
#define MIPI_RX_CON84_CSI0	((UINT32P)(MIPI_RX_CONFIG_CSI0_BASE+0x884))
#define MIPI_RX_CON88_CSI0	((UINT32P)(MIPI_RX_CONFIG_CSI0_BASE+0x888))
#define MIPI_RX_CON8C_CSI0	((UINT32P)(MIPI_RX_CONFIG_CSI0_BASE+0x88C))
#define MIPI_RX_CON90_CSI0	((UINT32P)(MIPI_RX_CONFIG_CSI0_BASE+0x890))
#define MIPI_RX_CON94_CSI0	((UINT32P)(MIPI_RX_CONFIG_CSI0_BASE+0x894))
#define MIPI_RX_CON98_CSI0	((UINT32P)(MIPI_RX_CONFIG_CSI0_BASE+0x898))
#define MIPI_RX_CONA0_CSI0	((UINT32P)(MIPI_RX_CONFIG_CSI0_BASE+0x8A0))
#define MIPI_RX_CONB0_CSI0	((UINT32P)(MIPI_RX_CONFIG_CSI0_BASE+0x8B0))
#define MIPI_RX_CONB4_CSI0	((UINT32P)(MIPI_RX_CONFIG_CSI0_BASE+0x8B4))
#define MIPI_RX_CONB8_CSI0	((UINT32P)(MIPI_RX_CONFIG_CSI0_BASE+0x8B8))
#define MIPI_RX_CONBC_CSI0	((UINT32P)(MIPI_RX_CONFIG_CSI0_BASE+0x8BC))
#define MIPI_RX_CONC0_CSI0	((UINT32P)(MIPI_RX_CONFIG_CSI0_BASE+0x8C0))
#define MIPI_RX_CONC4_CSI0	((UINT32P)(MIPI_RX_CONFIG_CSI0_BASE+0x8C4))
#define MIPI_RX_CONC8_CSI0	((UINT32P)(MIPI_RX_CONFIG_CSI0_BASE+0x8C8))
#define MIPI_RX_CONCC_CSI0	((UINT32P)(MIPI_RX_CONFIG_CSI0_BASE+0x8CC))
#define MIPI_RX_COND0_CSI0	((UINT32P)(MIPI_RX_CONFIG_CSI0_BASE+0x8D0))

// APB Module mipi_rx_config_csi1
#define MIPI_RX_CONFIG_CSI1_BASE (0x18041000)
#define MIPI_RX_CON24_CSI1	((UINT32P)(MIPI_RX_CONFIG_CSI1_BASE+0x824))
#define MIPI_RX_CON28_CSI1	((UINT32P)(MIPI_RX_CONFIG_CSI1_BASE+0x828))
#define MIPI_RX_CON34_CSI1	((UINT32P)(MIPI_RX_CONFIG_CSI1_BASE+0x834))
#define MIPI_RX_CON38_CSI1	((UINT32P)(MIPI_RX_CONFIG_CSI1_BASE+0x838))
#define MIPI_RX_CON3C_CSI1	((UINT32P)(MIPI_RX_CONFIG_CSI1_BASE+0x83C))
#define MIPI_RX_CON7C_CSI1	((UINT32P)(MIPI_RX_CONFIG_CSI1_BASE+0x87C))
#define MIPI_RX_CON80_CSI1	((UINT32P)(MIPI_RX_CONFIG_CSI1_BASE+0x880))
#define MIPI_RX_CON84_CSI1	((UINT32P)(MIPI_RX_CONFIG_CSI1_BASE+0x884))
#define MIPI_RX_CON88_CSI1	((UINT32P)(MIPI_RX_CONFIG_CSI1_BASE+0x888))
#define MIPI_RX_CON8C_CSI1	((UINT32P)(MIPI_RX_CONFIG_CSI1_BASE+0x88C))
#define MIPI_RX_CON90_CSI1	((UINT32P)(MIPI_RX_CONFIG_CSI1_BASE+0x890))
#define MIPI_RX_CON94_CSI1	((UINT32P)(MIPI_RX_CONFIG_CSI1_BASE+0x894))
#define MIPI_RX_CON98_CSI1	((UINT32P)(MIPI_RX_CONFIG_CSI1_BASE+0x898))
#define MIPI_RX_CONA0_CSI1	((UINT32P)(MIPI_RX_CONFIG_CSI1_BASE+0x8A0))
#define MIPI_RX_CONB0_CSI1	((UINT32P)(MIPI_RX_CONFIG_CSI1_BASE+0x8B0))
#define MIPI_RX_CONB4_CSI1	((UINT32P)(MIPI_RX_CONFIG_CSI1_BASE+0x8B4))
#define MIPI_RX_CONB8_CSI1	((UINT32P)(MIPI_RX_CONFIG_CSI1_BASE+0x8B8))
#define MIPI_RX_CONBC_CSI1	((UINT32P)(MIPI_RX_CONFIG_CSI1_BASE+0x8BC))
#define MIPI_RX_CONC0_CSI1	((UINT32P)(MIPI_RX_CONFIG_CSI1_BASE+0x8C0))
#define MIPI_RX_CONC4_CSI1	((UINT32P)(MIPI_RX_CONFIG_CSI1_BASE+0x8C4))
#define MIPI_RX_CONC8_CSI1	((UINT32P)(MIPI_RX_CONFIG_CSI1_BASE+0x8C8))
#define MIPI_RX_CONCC_CSI1	((UINT32P)(MIPI_RX_CONFIG_CSI1_BASE+0x8CC))
#define MIPI_RX_COND0_CSI1	((UINT32P)(MIPI_RX_CONFIG_CSI1_BASE+0x8D0))

// APB Module mipi_rx_config_csi2
#define MIPI_RX_CONFIG_CSI2_BASE (0x18042000)
#define MIPI_RX_CON24_CSI2	((UINT32P)(MIPI_RX_CONFIG_CSI2_BASE+0x824))
#define MIPI_RX_CON28_CSI2	((UINT32P)(MIPI_RX_CONFIG_CSI2_BASE+0x828))
#define MIPI_RX_CON34_CSI2	((UINT32P)(MIPI_RX_CONFIG_CSI2_BASE+0x834))
#define MIPI_RX_CON38_CSI2	((UINT32P)(MIPI_RX_CONFIG_CSI2_BASE+0x838))
#define MIPI_RX_CON3C_CSI2	((UINT32P)(MIPI_RX_CONFIG_CSI2_BASE+0x83C))
#define MIPI_RX_CON7C_CSI2	((UINT32P)(MIPI_RX_CONFIG_CSI2_BASE+0x87C))
#define MIPI_RX_CON80_CSI2	((UINT32P)(MIPI_RX_CONFIG_CSI2_BASE+0x880))
#define MIPI_RX_CON84_CSI2	((UINT32P)(MIPI_RX_CONFIG_CSI2_BASE+0x884))
#define MIPI_RX_CON88_CSI2	((UINT32P)(MIPI_RX_CONFIG_CSI2_BASE+0x888))
#define MIPI_RX_CON8C_CSI2	((UINT32P)(MIPI_RX_CONFIG_CSI2_BASE+0x88C))
#define MIPI_RX_CON90_CSI2	((UINT32P)(MIPI_RX_CONFIG_CSI2_BASE+0x890))
#define MIPI_RX_CON94_CSI2	((UINT32P)(MIPI_RX_CONFIG_CSI2_BASE+0x894))
#define MIPI_RX_CON98_CSI2	((UINT32P)(MIPI_RX_CONFIG_CSI2_BASE+0x898))
#define MIPI_RX_CONA0_CSI2	((UINT32P)(MIPI_RX_CONFIG_CSI2_BASE+0x8A0))
#define MIPI_RX_CONB0_CSI2	((UINT32P)(MIPI_RX_CONFIG_CSI2_BASE+0x8B0))
#define MIPI_RX_CONB4_CSI2	((UINT32P)(MIPI_RX_CONFIG_CSI2_BASE+0x8B4))
#define MIPI_RX_CONB8_CSI2	((UINT32P)(MIPI_RX_CONFIG_CSI2_BASE+0x8B8))
#define MIPI_RX_CONBC_CSI2	((UINT32P)(MIPI_RX_CONFIG_CSI2_BASE+0x8BC))
#define MIPI_RX_CONC0_CSI2	((UINT32P)(MIPI_RX_CONFIG_CSI2_BASE+0x8C0))
#define MIPI_RX_CONC4_CSI2	((UINT32P)(MIPI_RX_CONFIG_CSI2_BASE+0x8C4))
#define MIPI_RX_CONC8_CSI2	((UINT32P)(MIPI_RX_CONFIG_CSI2_BASE+0x8C8))
#define MIPI_RX_CONCC_CSI2	((UINT32P)(MIPI_RX_CONFIG_CSI2_BASE+0x8CC))
#define MIPI_RX_COND0_CSI2	((UINT32P)(MIPI_RX_CONFIG_CSI2_BASE+0x8D0))

// APB Module mipi_rx_config_csi3
#define MIPI_RX_CONFIG_CSI3_BASE (0x18043000)
#define MIPI_RX_CON24_CSI3	((UINT32P)(MIPI_RX_CONFIG_CSI3_BASE+0x824))
#define MIPI_RX_CON28_CSI3	((UINT32P)(MIPI_RX_CONFIG_CSI3_BASE+0x828))
#define MIPI_RX_CON34_CSI3	((UINT32P)(MIPI_RX_CONFIG_CSI3_BASE+0x834))
#define MIPI_RX_CON38_CSI3	((UINT32P)(MIPI_RX_CONFIG_CSI3_BASE+0x838))
#define MIPI_RX_CON3C_CSI3	((UINT32P)(MIPI_RX_CONFIG_CSI3_BASE+0x83C))
#define MIPI_RX_CON7C_CSI3	((UINT32P)(MIPI_RX_CONFIG_CSI3_BASE+0x87C))
#define MIPI_RX_CON80_CSI3	((UINT32P)(MIPI_RX_CONFIG_CSI3_BASE+0x880))
#define MIPI_RX_CON84_CSI3	((UINT32P)(MIPI_RX_CONFIG_CSI3_BASE+0x884))
#define MIPI_RX_CON88_CSI3	((UINT32P)(MIPI_RX_CONFIG_CSI3_BASE+0x888))
#define MIPI_RX_CON8C_CSI3	((UINT32P)(MIPI_RX_CONFIG_CSI3_BASE+0x88C))
#define MIPI_RX_CON90_CSI3	((UINT32P)(MIPI_RX_CONFIG_CSI3_BASE+0x890))
#define MIPI_RX_CON94_CSI3	((UINT32P)(MIPI_RX_CONFIG_CSI3_BASE+0x894))
#define MIPI_RX_CON98_CSI3	((UINT32P)(MIPI_RX_CONFIG_CSI3_BASE+0x898))
#define MIPI_RX_CONA0_CSI3	((UINT32P)(MIPI_RX_CONFIG_CSI3_BASE+0x8A0))
#define MIPI_RX_CONB0_CSI3	((UINT32P)(MIPI_RX_CONFIG_CSI3_BASE+0x8B0))
#define MIPI_RX_CONB4_CSI3	((UINT32P)(MIPI_RX_CONFIG_CSI3_BASE+0x8B4))
#define MIPI_RX_CONB8_CSI3	((UINT32P)(MIPI_RX_CONFIG_CSI3_BASE+0x8B8))
#define MIPI_RX_CONBC_CSI3	((UINT32P)(MIPI_RX_CONFIG_CSI3_BASE+0x8BC))
#define MIPI_RX_CONC0_CSI3	((UINT32P)(MIPI_RX_CONFIG_CSI3_BASE+0x8C0))
#define MIPI_RX_CONC4_CSI3	((UINT32P)(MIPI_RX_CONFIG_CSI3_BASE+0x8C4))
#define MIPI_RX_CONC8_CSI3	((UINT32P)(MIPI_RX_CONFIG_CSI3_BASE+0x8C8))
#define MIPI_RX_CONCC_CSI3	((UINT32P)(MIPI_RX_CONFIG_CSI3_BASE+0x8CC))
#define MIPI_RX_COND0_CSI3	((UINT32P)(MIPI_RX_CONFIG_CSI3_BASE+0x8D0))

// APB Module mipi_rx_config_csi4
#define MIPI_RX_CONFIG_CSI4_BASE (0x18044000)
#define MIPI_RX_CON24_CSI4	((UINT32P)(MIPI_RX_CONFIG_CSI4_BASE+0x824))
#define MIPI_RX_CON28_CSI4	((UINT32P)(MIPI_RX_CONFIG_CSI4_BASE+0x828))
#define MIPI_RX_CON34_CSI4	((UINT32P)(MIPI_RX_CONFIG_CSI4_BASE+0x834))
#define MIPI_RX_CON38_CSI4	((UINT32P)(MIPI_RX_CONFIG_CSI4_BASE+0x838))
#define MIPI_RX_CON3C_CSI4	((UINT32P)(MIPI_RX_CONFIG_CSI4_BASE+0x83C))
#define MIPI_RX_CON7C_CSI4	((UINT32P)(MIPI_RX_CONFIG_CSI4_BASE+0x87C))
#define MIPI_RX_CON80_CSI4	((UINT32P)(MIPI_RX_CONFIG_CSI4_BASE+0x880))
#define MIPI_RX_CON84_CSI4	((UINT32P)(MIPI_RX_CONFIG_CSI4_BASE+0x884))
#define MIPI_RX_CON88_CSI4	((UINT32P)(MIPI_RX_CONFIG_CSI4_BASE+0x888))
#define MIPI_RX_CON8C_CSI4	((UINT32P)(MIPI_RX_CONFIG_CSI4_BASE+0x88C))
#define MIPI_RX_CON90_CSI4	((UINT32P)(MIPI_RX_CONFIG_CSI4_BASE+0x890))
#define MIPI_RX_CON94_CSI4	((UINT32P)(MIPI_RX_CONFIG_CSI4_BASE+0x894))
#define MIPI_RX_CON98_CSI4	((UINT32P)(MIPI_RX_CONFIG_CSI4_BASE+0x898))
#define MIPI_RX_CONA0_CSI4	((UINT32P)(MIPI_RX_CONFIG_CSI4_BASE+0x8A0))
#define MIPI_RX_CONB0_CSI4	((UINT32P)(MIPI_RX_CONFIG_CSI4_BASE+0x8B0))
#define MIPI_RX_CONB4_CSI4	((UINT32P)(MIPI_RX_CONFIG_CSI4_BASE+0x8B4))
#define MIPI_RX_CONB8_CSI4	((UINT32P)(MIPI_RX_CONFIG_CSI4_BASE+0x8B8))
#define MIPI_RX_CONBC_CSI4	((UINT32P)(MIPI_RX_CONFIG_CSI4_BASE+0x8BC))
#define MIPI_RX_CONC0_CSI4	((UINT32P)(MIPI_RX_CONFIG_CSI4_BASE+0x8C0))
#define MIPI_RX_CONC4_CSI4	((UINT32P)(MIPI_RX_CONFIG_CSI4_BASE+0x8C4))
#define MIPI_RX_CONC8_CSI4	((UINT32P)(MIPI_RX_CONFIG_CSI4_BASE+0x8C8))
#define MIPI_RX_CONCC_CSI4	((UINT32P)(MIPI_RX_CONFIG_CSI4_BASE+0x8CC))
#define MIPI_RX_COND0_CSI4	((UINT32P)(MIPI_RX_CONFIG_CSI4_BASE+0x8D0))

// APB Module cphy_tx_config
#define CPHY_TX_CONFIG_BASE (0x18040000)
#define CPHY_TX_PRBS_CON	((UINT32P)(CPHY_TX_CONFIG_BASE+0x00))
#define CPHY_TX_PRBS_DBG	((UINT32P)(CPHY_TX_CONFIG_BASE+0x04))
#define CPHY_TX_PREAMBLE	((UINT32P)(CPHY_TX_CONFIG_BASE+0x08))
#define CPHY_TX_DRIVER_X_CON	((UINT32P)(CPHY_TX_CONFIG_BASE+0x0C))
#define CPHY_TX_DRIVER_Y_CON	((UINT32P)(CPHY_TX_CONFIG_BASE+0x10))
#define CPHY_TX_DRIVER_Z_CON	((UINT32P)(CPHY_TX_CONFIG_BASE+0x14))
#define CPHY_TX_PROGSEQ_1	((UINT32P)(CPHY_TX_CONFIG_BASE+0x18))
#define CPHY_TX_PROGSEQ_2	((UINT32P)(CPHY_TX_CONFIG_BASE+0x1C))
#define CPHY_TX_SYNC_CODE	((UINT32P)(CPHY_TX_CONFIG_BASE+0x20))
#define CPHY_TX_ESCAPE_CODE	((UINT32P)(CPHY_TX_CONFIG_BASE+0x24))
#define CPHY_TX_CON	((UINT32P)(CPHY_TX_CONFIG_BASE+0x28))
#define CPHY_TX_CNT0	((UINT32P)(CPHY_TX_CONFIG_BASE+0x2C))
#define CPHY_TX_CNT1	((UINT32P)(CPHY_TX_CONFIG_BASE+0x30))
#define CPHY_TX_CNT2	((UINT32P)(CPHY_TX_CONFIG_BASE+0x34))
#define CPHY_TX_CNT3	((UINT32P)(CPHY_TX_CONFIG_BASE+0x38))
#define CPHY_TX_CNT4	((UINT32P)(CPHY_TX_CONFIG_BASE+0x3C))
#define CPHY_TX_FSM	((UINT32P)(CPHY_TX_CONFIG_BASE+0x40))
#define CPHY_TX_WIRE_FORCE_EN	((UINT32P)(CPHY_TX_CONFIG_BASE+0x44))
#define CPHY_TX_WIRE_FORCE_LSB	((UINT32P)(CPHY_TX_CONFIG_BASE+0x48))
#define CPHY_TX_WIRE_FORCE_MSB	((UINT32P)(CPHY_TX_CONFIG_BASE+0x4C))
#define CPHY_TX_DA_FORCE_EN	((UINT32P)(CPHY_TX_CONFIG_BASE+0x50))
#define CPHY_TX_DA_FORCE_CTL	((UINT32P)(CPHY_TX_CONFIG_BASE+0x54))

// APB Module scam
#define SCAM_BASE (0x18044000)
#define SCAM1_CFG	((UINT32P)(SCAM_BASE+0x500))
#define SCAM1_CON	((UINT32P)(SCAM_BASE+0x504))
#define SCAM1_INT	((UINT32P)(SCAM_BASE+0x508))
#define SCAM1_SIZE	((UINT32P)(SCAM_BASE+0x50C))
#define SCAM1_CFG2	((UINT32P)(SCAM_BASE+0x510))
#define SCAM1_INFO0	((UINT32P)(SCAM_BASE+0x514))
#define SCAM1_INFO1	((UINT32P)(SCAM_BASE+0x518))
#define SCAM1_INFO2	((UINT32P)(SCAM_BASE+0x51C))
#define SCAM1_INFO3	((UINT32P)(SCAM_BASE+0x520))
#define SCAM1_INFO4	((UINT32P)(SCAM_BASE+0x524))
#define SCAM1_INFO5	((UINT32P)(SCAM_BASE+0x528))
#define SCAM1_INFO6	((UINT32P)(SCAM_BASE+0x52C))
#define SCAM1_DDR_CTRL	((UINT32P)(SCAM_BASE+0x530))
#define SCAM1_TIME_OUT	((UINT32P)(SCAM_BASE+0x534))
#define SCAM1_LINE_ID_START	((UINT32P)(SCAM_BASE+0x538))

// APB Module ccir656
#define CCIR656_BASE (0x18044000)
#define CCIR656_CTL	((UINT32P)(CCIR656_BASE+0x400))
#define CCIR656_H	((UINT32P)(CCIR656_BASE+0x404))
#define CCIR656_PTGEN_H_1	((UINT32P)(CCIR656_BASE+0x408))
#define CCIR656_PTGEN_H_2	((UINT32P)(CCIR656_BASE+0x40C))
#define CCIR656_PTGEN_V_1	((UINT32P)(CCIR656_BASE+0x410))
#define CCIR656_PTGEN_V_2	((UINT32P)(CCIR656_BASE+0x414))
#define CCIR656_PTGEN_CTL1	((UINT32P)(CCIR656_BASE+0x418))
#define CCIR656_PTGEN_CTL2	((UINT32P)(CCIR656_BASE+0x41C))
#define CCIR656_PTGEN_CTL3	((UINT32P)(CCIR656_BASE+0x420))
#define CCIR656_STATUS	((UINT32P)(CCIR656_BASE+0x424))

// APB Module n3d_ctl_a
#define N3D_CTL_A_BASE (0x18040000)
#define SENINF_N3D_A_CTL	((UINT32P)(N3D_CTL_A_BASE+0x100))
#define SENINF_N3D_A_POS	((UINT32P)(N3D_CTL_A_BASE+0x104))
#define SENINF_N3D_A_TRIG	((UINT32P)(N3D_CTL_A_BASE+0x108))
#define SENINF_N3D_A_INT	((UINT32P)(N3D_CTL_A_BASE+0x10C))
#define SENINF_N3D_A_CNT0	((UINT32P)(N3D_CTL_A_BASE+0x110))
#define SENINF_N3D_A_CNT1	((UINT32P)(N3D_CTL_A_BASE+0x114))
#define SENINF_N3D_A_DBG	((UINT32P)(N3D_CTL_A_BASE+0x118))
#define SENINF_N3D_A_DIFF_THR	((UINT32P)(N3D_CTL_A_BASE+0x11C))
#define SENINF_N3D_A_DIFF_CNT	((UINT32P)(N3D_CTL_A_BASE+0x120))
#define SENINF_N3D_A_DBG_1	((UINT32P)(N3D_CTL_A_BASE+0x124))
#define SENINF_N3D_A_VALID_TG_CNT	((UINT32P)(N3D_CTL_A_BASE+0x128))
#define SENINF_N3D_A_SYNC_A_PERIOD	((UINT32P)(N3D_CTL_A_BASE+0x12C))
#define SENINF_N3D_A_SYNC_B_PERIOD	((UINT32P)(N3D_CTL_A_BASE+0x130))
#define SENINF_N3D_A_SYNC_A_PULSE_LEN	((UINT32P)(N3D_CTL_A_BASE+0x134))
#define SENINF_N3D_A_SYNC_B_PULSE_LEN	((UINT32P)(N3D_CTL_A_BASE+0x138))
#define SENINF_N3D_A_SUB_CNT	((UINT32P)(N3D_CTL_A_BASE+0x13C))
#define SENINF_N3D_A_VSYNC_CNT	((UINT32P)(N3D_CTL_A_BASE+0x140))

// APB Module n3d_ctl_b
#define N3D_CTL_B_BASE (0x18041000)
#define SENINF_N3D_B_CTL	((UINT32P)(N3D_CTL_B_BASE+0x100))
#define SENINF_N3D_B_POS	((UINT32P)(N3D_CTL_B_BASE+0x104))
#define SENINF_N3D_B_TRIG	((UINT32P)(N3D_CTL_B_BASE+0x108))
#define SENINF_N3D_B_INT	((UINT32P)(N3D_CTL_B_BASE+0x10C))
#define SENINF_N3D_B_CNT0	((UINT32P)(N3D_CTL_B_BASE+0x110))
#define SENINF_N3D_B_CNT1	((UINT32P)(N3D_CTL_B_BASE+0x114))
#define SENINF_N3D_B_DBG	((UINT32P)(N3D_CTL_B_BASE+0x118))
#define SENINF_N3D_B_DIFF_THR	((UINT32P)(N3D_CTL_B_BASE+0x11C))
#define SENINF_N3D_B_DIFF_CNT	((UINT32P)(N3D_CTL_B_BASE+0x120))
#define SENINF_N3D_B_DBG_1	((UINT32P)(N3D_CTL_B_BASE+0x124))
#define SENINF_N3D_B_VALID_TG_CNT	((UINT32P)(N3D_CTL_B_BASE+0x128))
#define SENINF_N3D_B_SYNC_A_PERIOD	((UINT32P)(N3D_CTL_B_BASE+0x12C))
#define SENINF_N3D_B_SYNC_B_PERIOD	((UINT32P)(N3D_CTL_B_BASE+0x130))
#define SENINF_N3D_B_SYNC_A_PULSE_LEN	((UINT32P)(N3D_CTL_B_BASE+0x134))
#define SENINF_N3D_B_SYNC_B_PULSE_LEN	((UINT32P)(N3D_CTL_B_BASE+0x138))
#define SENINF_N3D_B_SUB_CNT	((UINT32P)(N3D_CTL_B_BASE+0x13C))
#define SENINF_N3D_B_VSYNC_CNT	((UINT32P)(N3D_CTL_B_BASE+0x140))

// APB Module ccu
#define CCU_BASE (0x18080000)
#define CCU_MD32_DMEM_0	((UINT32P)(CCU_BASE+0x00000))
#define CCU_MD32_PMEM	((UINT32P)(CCU_BASE+0x20000))
#define CCU_RESET	((UINT32P)(CCU_BASE+0x31000))
#define CCU_START_TRIG	((UINT32P)(CCU_BASE+0x31004))
#define CCU_BANK_INCR	((UINT32P)(CCU_BASE+0x31008))
#define CCU_DONE_ST	((UINT32P)(CCU_BASE+0x3100C))
#define CCU_CTRL	((UINT32P)(CCU_BASE+0x31010))
#define CCU_MD32_INT	((UINT32P)(CCU_BASE+0x31014))
#define CCU_CTL_MD32_INT	((UINT32P)(CCU_BASE+0x31018))
#define CCU_DCM_DIS	((UINT32P)(CCU_BASE+0x3101C))
#define CCU_DCM_ST	((UINT32P)(CCU_BASE+0x31020))
#define CCU_DMA_ERR_ST	((UINT32P)(CCU_BASE+0x31024))
#define CCU_DMA_DEBUG	((UINT32P)(CCU_BASE+0x31028))
#define CCU_INT_MASK	((UINT32P)(CCU_BASE+0x3102C))
#define CCU_PARB_ENABLE	((UINT32P)(CCU_BASE+0x31030))
#define CCU_DARB_ENABLE	((UINT32P)(CCU_BASE+0x31034))
#define CCU_TOP_SPARE	((UINT32P)(CCU_BASE+0x31038))
#define CCU_DMA_ST	((UINT32P)(CCU_BASE+0x3103C))
#define CCU_EINTC_MASK	((UINT32P)(CCU_BASE+0x31040))
#define CCU_EINTC_CLR	((UINT32P)(CCU_BASE+0x31044))
#define CCU_EINTC_ST	((UINT32P)(CCU_BASE+0x31048))
#define CCU_EINTC_MISC	((UINT32P)(CCU_BASE+0x3104C))
#define CCU_DU_SIZE	((UINT32P)(CCU_BASE+0x31050))
#define CCU_CROP_START	((UINT32P)(CCU_BASE+0x31054))
#define CCU_CROP_END	((UINT32P)(CCU_BASE+0x31058))
#define CCU_ERR_ST	((UINT32P)(CCU_BASE+0x3105C))
#define CCU_MD32_INFO00	((UINT32P)(CCU_BASE+0x31060))
#define CCU_MD32_INFO01	((UINT32P)(CCU_BASE+0x31064))
#define CCU_MD32_INFO02	((UINT32P)(CCU_BASE+0x31068))
#define CCU_MD32_INFO03	((UINT32P)(CCU_BASE+0x3106C))
#define CCU_MD32_INFO04	((UINT32P)(CCU_BASE+0x31070))
#define CCU_MD32_INFO05	((UINT32P)(CCU_BASE+0x31074))
#define CCU_MD32_INFO06	((UINT32P)(CCU_BASE+0x31078))
#define CCU_MD32_INFO07	((UINT32P)(CCU_BASE+0x3107C))
#define CCU_MD32_INFO08	((UINT32P)(CCU_BASE+0x31080))
#define CCU_MD32_INFO09	((UINT32P)(CCU_BASE+0x31084))
#define CCU_MD32_INFO10	((UINT32P)(CCU_BASE+0x31088))
#define CCU_MD32_INFO11	((UINT32P)(CCU_BASE+0x3108C))
#define CCU_MD32_INFO12	((UINT32P)(CCU_BASE+0x31090))
#define CCU_MD32_INFO13	((UINT32P)(CCU_BASE+0x31094))
#define CCU_MD32_INFO14	((UINT32P)(CCU_BASE+0x31098))
#define CCU_MD32_INFO15	((UINT32P)(CCU_BASE+0x3109C))
#define CCU_MD32_INFO16	((UINT32P)(CCU_BASE+0x310A0))
#define CCU_MD32_INFO17	((UINT32P)(CCU_BASE+0x310A4))
#define CCU_MD32_INFO18	((UINT32P)(CCU_BASE+0x310A8))
#define CCU_MD32_INFO19	((UINT32P)(CCU_BASE+0x310AC))
#define CCU_MD32_INFO20	((UINT32P)(CCU_BASE+0x310B0))
#define CCU_MD32_INFO21	((UINT32P)(CCU_BASE+0x310B4))
#define CCU_MD32_INFO22	((UINT32P)(CCU_BASE+0x310B8))
#define CCU_MD32_INFO23	((UINT32P)(CCU_BASE+0x310BC))
#define CCU_MD32_INFO24	((UINT32P)(CCU_BASE+0x310C0))
#define CCU_MD32_INFO25	((UINT32P)(CCU_BASE+0x310C4))
#define CCU_MD32_INFO26	((UINT32P)(CCU_BASE+0x310C8))
#define CCU_MD32_INFO27	((UINT32P)(CCU_BASE+0x310CC))
#define CCU_MD32_INFO28	((UINT32P)(CCU_BASE+0x310D0))
#define CCU_MD32_INFO29	((UINT32P)(CCU_BASE+0x310D4))
#define CCU_MD32_INFO30	((UINT32P)(CCU_BASE+0x310D8))
#define CCU_MD32_INFO31	((UINT32P)(CCU_BASE+0x310DC))
#define CCU_MD32_PC	((UINT32P)(CCU_BASE+0x310E0))
#define CCU_S2T_A_XSIZE	((UINT32P)(CCU_BASE+0x31200))
#define CCU_S2T_A_YSIZE	((UINT32P)(CCU_BASE+0x31204))
#define CCU_S2T_A_STRIDE	((UINT32P)(CCU_BASE+0x31208))
#define CCU_S2T_A_BANK_LINE_NUMBER	((UINT32P)(CCU_BASE+0x3120C))
#define CCU_S2T_A_CTL	((UINT32P)(CCU_BASE+0x31210))
#define CCU_S2T_A_BASE_ADDR_0	((UINT32P)(CCU_BASE+0x31214))
#define CCU_S2T_A_BASE_ADDR_1	((UINT32P)(CCU_BASE+0x31218))
#define CCU_S2T_A_BASE_ADDR_2	((UINT32P)(CCU_BASE+0x3121C))
#define CCU_S2T_A_BASE_ADDR_3	((UINT32P)(CCU_BASE+0x31220))
#define CCU_S2T_A_BASE_ADDR_4	((UINT32P)(CCU_BASE+0x31224))
#define CCU_S2T_A_BASE_ADDR_5	((UINT32P)(CCU_BASE+0x31228))
#define CCU_S2T_A_BASE_ADDR_6	((UINT32P)(CCU_BASE+0x3122C))
#define CCU_S2T_A_BASE_ADDR_7	((UINT32P)(CCU_BASE+0x31230))
#define CCU_S2T_A_BANK_STAT	((UINT32P)(CCU_BASE+0x31234))
#define CCU_S2T_A_LINE_STAT	((UINT32P)(CCU_BASE+0x31238))
#define CCU_S2T_A_LINE_AVA_CNT	((UINT32P)(CCU_BASE+0x3123C))
#define CCU_S2T_A_SPARE	((UINT32P)(CCU_BASE+0x31240))
#define CCU_T2S_A_XSIZE	((UINT32P)(CCU_BASE+0x31280))
#define CCU_T2S_A_YSIZE	((UINT32P)(CCU_BASE+0x31284))
#define CCU_T2S_A_STRIDE	((UINT32P)(CCU_BASE+0x31288))
#define CCU_T2S_A_BANK_LINE_NUMBER	((UINT32P)(CCU_BASE+0x3128C))
#define CCU_T2S_A_CTL	((UINT32P)(CCU_BASE+0x31290))
#define CCU_T2S_A_BASE_ADDR_0	((UINT32P)(CCU_BASE+0x31294))
#define CCU_T2S_A_BASE_ADDR_1	((UINT32P)(CCU_BASE+0x31298))
#define CCU_T2S_A_BASE_ADDR_2	((UINT32P)(CCU_BASE+0x3129C))
#define CCU_T2S_A_BASE_ADDR_3	((UINT32P)(CCU_BASE+0x312A0))
#define CCU_T2S_A_BASE_ADDR_4	((UINT32P)(CCU_BASE+0x312A4))
#define CCU_T2S_A_BASE_ADDR_5	((UINT32P)(CCU_BASE+0x312A8))
#define CCU_T2S_A_BASE_ADDR_6	((UINT32P)(CCU_BASE+0x312AC))
#define CCU_T2S_A_BASE_ADDR_7	((UINT32P)(CCU_BASE+0x312B0))
#define CCU_T2S_A_BANK_STAT	((UINT32P)(CCU_BASE+0x312B4))
#define CCU_T2S_A_LINE_STAT	((UINT32P)(CCU_BASE+0x312B8))
#define CCU_T2S_A_LINE_AVA_CNT	((UINT32P)(CCU_BASE+0x312BC))
#define CCU_T2S_A_SPARE	((UINT32P)(CCU_BASE+0x312C0))
#define CCU_S2T_B_XSIZE	((UINT32P)(CCU_BASE+0x31300))
#define CCU_S2T_B_YSIZE	((UINT32P)(CCU_BASE+0x31304))
#define CCU_S2T_B_STRIDE	((UINT32P)(CCU_BASE+0x31308))
#define CCU_S2T_B_BANK_LINE_NUMBER	((UINT32P)(CCU_BASE+0x3130C))
#define CCU_S2T_B_CTL	((UINT32P)(CCU_BASE+0x31310))
#define CCU_S2T_B_BASE_ADDR_0	((UINT32P)(CCU_BASE+0x31314))
#define CCU_S2T_B_BASE_ADDR_1	((UINT32P)(CCU_BASE+0x31318))
#define CCU_S2T_B_BASE_ADDR_2	((UINT32P)(CCU_BASE+0x3131C))
#define CCU_S2T_B_BASE_ADDR_3	((UINT32P)(CCU_BASE+0x31320))
#define CCU_S2T_B_BASE_ADDR_4	((UINT32P)(CCU_BASE+0x31324))
#define CCU_S2T_B_BASE_ADDR_5	((UINT32P)(CCU_BASE+0x31328))
#define CCU_S2T_B_BASE_ADDR_6	((UINT32P)(CCU_BASE+0x3132C))
#define CCU_S2T_B_BASE_ADDR_7	((UINT32P)(CCU_BASE+0x31330))
#define CCU_S2T_B_BANK_STAT	((UINT32P)(CCU_BASE+0x31334))
#define CCU_S2T_B_LINE_STAT	((UINT32P)(CCU_BASE+0x31338))
#define CCU_S2T_B_LINE_AVA_CNT	((UINT32P)(CCU_BASE+0x3133C))
#define CCU_S2T_B_SPARE	((UINT32P)(CCU_BASE+0x31340))
#define CCU_T2S_B_XSIZE	((UINT32P)(CCU_BASE+0x31380))
#define CCU_T2S_B_YSIZE	((UINT32P)(CCU_BASE+0x31384))
#define CCU_T2S_B_STRIDE	((UINT32P)(CCU_BASE+0x31388))
#define CCU_T2S_B_BANK_LINE_NUMBER	((UINT32P)(CCU_BASE+0x3138C))
#define CCU_T2S_B_CTL	((UINT32P)(CCU_BASE+0x31390))
#define CCU_T2S_B_BASE_ADDR_0	((UINT32P)(CCU_BASE+0x31394))
#define CCU_T2S_B_BASE_ADDR_1	((UINT32P)(CCU_BASE+0x31398))
#define CCU_T2S_B_BASE_ADDR_2	((UINT32P)(CCU_BASE+0x3139C))
#define CCU_T2S_B_BASE_ADDR_3	((UINT32P)(CCU_BASE+0x313A0))
#define CCU_T2S_B_BASE_ADDR_4	((UINT32P)(CCU_BASE+0x313A4))
#define CCU_T2S_B_BASE_ADDR_5	((UINT32P)(CCU_BASE+0x313A8))
#define CCU_T2S_B_BASE_ADDR_6	((UINT32P)(CCU_BASE+0x313AC))
#define CCU_T2S_B_BASE_ADDR_7	((UINT32P)(CCU_BASE+0x313B0))
#define CCU_T2S_B_BANK_STAT	((UINT32P)(CCU_BASE+0x313B4))
#define CCU_T2S_B_LINE_STAT	((UINT32P)(CCU_BASE+0x313B8))
#define CCU_T2S_B_LINE_AVA_CNT	((UINT32P)(CCU_BASE+0x313BC))
#define CCU_T2S_B_SPARE	((UINT32P)(CCU_BASE+0x313C0))
#define CCU_A_DMA_SOFT_RSTSTAT	((UINT32P)(CCU_BASE+0x31400))
#define CCU_A_VERTICAL_FLIP_EN	((UINT32P)(CCU_BASE+0x31410))
#define CCU_A_DMA_SOFT_RESET	((UINT32P)(CCU_BASE+0x31414))
#define CCU_A_LAST_ULTRA_EN	((UINT32P)(CCU_BASE+0x31418))
#define CCU_A_SPECIAL_FUN_EN	((UINT32P)(CCU_BASE+0x3141C))
#define CCU_A_CCUO_BASE_ADDR	((UINT32P)(CCU_BASE+0x31430))
#define CCU_A_CCUO_OFST_ADDR	((UINT32P)(CCU_BASE+0x31438))
#define CCU_A_CCUO_XSIZE	((UINT32P)(CCU_BASE+0x31440))
#define CCU_A_CCUO_YSIZE	((UINT32P)(CCU_BASE+0x31444))
#define CCU_A_CCUO_STRIDE	((UINT32P)(CCU_BASE+0x31448))
#define CCU_A_CCUO_CON	((UINT32P)(CCU_BASE+0x3144C))
#define CCU_A_CCUO_CON2	((UINT32P)(CCU_BASE+0x31450))
#define CCU_A_CCUO_CON3	((UINT32P)(CCU_BASE+0x31454))
#define CCU_A_CCUO_CROP	((UINT32P)(CCU_BASE+0x31458))
#define CCU_A_TSFO_BASE_ADDR	((UINT32P)(CCU_BASE+0x31460))
#define CCU_A_TSFO_OFST_ADDR	((UINT32P)(CCU_BASE+0x31468))
#define CCU_A_TSFO_XSIZE	((UINT32P)(CCU_BASE+0x31470))
#define CCU_A_TSFO_YSIZE	((UINT32P)(CCU_BASE+0x31474))
#define CCU_A_TSFO_STRIDE	((UINT32P)(CCU_BASE+0x31478))
#define CCU_A_TSFO_CON	((UINT32P)(CCU_BASE+0x3147C))
#define CCU_A_TSFO_CON2	((UINT32P)(CCU_BASE+0x31480))
#define CCU_A_TSFO_CON3	((UINT32P)(CCU_BASE+0x31484))
#define CCU_A_TSFO_CROP	((UINT32P)(CCU_BASE+0x31488))
#define CCU_A_CCUI_BASE_ADDR	((UINT32P)(CCU_BASE+0x31490))
#define CCU_A_CCUI_OFST_ADDR	((UINT32P)(CCU_BASE+0x31498))
#define CCU_A_CCUI_XSIZE	((UINT32P)(CCU_BASE+0x314A0))
#define CCU_A_CCUI_YSIZE	((UINT32P)(CCU_BASE+0x314A4))
#define CCU_A_CCUI_STRIDE	((UINT32P)(CCU_BASE+0x314A8))
#define CCU_A_CCUI_CON	((UINT32P)(CCU_BASE+0x314AC))
#define CCU_A_CCUI_CON2	((UINT32P)(CCU_BASE+0x314B0))
#define CCU_A_CCUI_CON3	((UINT32P)(CCU_BASE+0x314B4))
#define CCU_A_TSFI_BASE_ADDR	((UINT32P)(CCU_BASE+0x314C0))
#define CCU_A_TSFI_OFST_ADDR	((UINT32P)(CCU_BASE+0x314C8))
#define CCU_A_TSFI_XSIZE	((UINT32P)(CCU_BASE+0x314D0))
#define CCU_A_TSFI_YSIZE	((UINT32P)(CCU_BASE+0x314D4))
#define CCU_A_TSFI_STRIDE	((UINT32P)(CCU_BASE+0x314D8))
#define CCU_A_TSFI_CON	((UINT32P)(CCU_BASE+0x314DC))
#define CCU_A_TSFI_CON2	((UINT32P)(CCU_BASE+0x314E0))
#define CCU_A_TSFI_CON3	((UINT32P)(CCU_BASE+0x314E4))
#define CCU_A_DMA_ERR_CTRL	((UINT32P)(CCU_BASE+0x31520))
#define CCU_A_CCUO_ERR_STAT	((UINT32P)(CCU_BASE+0x31524))
#define CCU_A_TSFO_ERR_STAT	((UINT32P)(CCU_BASE+0x31528))
#define CCU_A_CCUI_ERR_STAT	((UINT32P)(CCU_BASE+0x3152C))
#define CCU_A_TSFI_ERR_STAT	((UINT32P)(CCU_BASE+0x31530))
#define CCU_A_DMA_DEBUG_ADDR	((UINT32P)(CCU_BASE+0x31538))
#define CCU_A_DMA_RSV1	((UINT32P)(CCU_BASE+0x3153C))
#define CCU_A_DMA_RSV2	((UINT32P)(CCU_BASE+0x31540))
#define CCU_A_DMA_RSV3	((UINT32P)(CCU_BASE+0x31544))
#define CCU_A_DMA_RSV4	((UINT32P)(CCU_BASE+0x31548))
#define CCU_A_DMA_DEBUG_SEL	((UINT32P)(CCU_BASE+0x3154C))
#define CCU_A_DMA_BW_SELF_TEST	((UINT32P)(CCU_BASE+0x31550))
#define TSF_START	((UINT32P)(CCU_BASE+0x31C00))
#define TSF_INT_EN	((UINT32P)(CCU_BASE+0x31C04))
#define TSF_INT	((UINT32P)(CCU_BASE+0x31C08))
#define TSF_CTRL	((UINT32P)(CCU_BASE+0x31C0C))
#define TSF_COEFF_1	((UINT32P)(CCU_BASE+0x31C10))
#define TSF_COEFF_2	((UINT32P)(CCU_BASE+0x31C14))
#define TSF_COEFF_3	((UINT32P)(CCU_BASE+0x31C18))
#define TSF_COEFF_4	((UINT32P)(CCU_BASE+0x31C1C))
#define TSF_CRYPTION	((UINT32P)(CCU_BASE+0x31C20))
#define TSF_DEBUG_INFO_1	((UINT32P)(CCU_BASE+0x31C24))
#define TSF_DEBUG_INFO_2	((UINT32P)(CCU_BASE+0x31C28))
#define TSF_SPARE_CELL	((UINT32P)(CCU_BASE+0x31C2C))

// APB Module alc
#define ALC_BASE (0x60000000)
#define ALC_CTRL_ADDR	((UINT32P)(ALC_BASE+0x0))
#define ALC_CSM_ADDR	((UINT32P)(ALC_BASE+0x1))
#define ALC_REQ_ADDR	((UINT32P)(ALC_BASE+0x2))
#define ALC_DATA_ADDR	((UINT32P)(ALC_BASE+0x3))
#define ALC_FIN_ADDR	((UINT32P)(ALC_BASE+0x4))
#define ALC_CTRL2_ADDR	((UINT32P)(ALC_BASE+0x5))
#define ALC_BASE_ADDR	((UINT32P)(ALC_BASE+0x0))
#define ALC_GEN_CON_ADDR	((UINT32P)(ALC_BASE+0x0000))
#define ALC_FEATURE_CTRL_ADDR	((UINT32P)(ALC_BASE+0x0004))
#define ALC_LOG_BUF0_BSAD_ADDR	((UINT32P)(ALC_BASE+0x0008))
#define ALC_LOG_BUF1_BSAD_ADDR	((UINT32P)(ALC_BASE+0x000C))
#define ALC_LOG_BUF0_SIZE_ADDR	((UINT32P)(ALC_BASE+0x0010))
#define ALC_LOG_BUF1_SIZE_ADDR	((UINT32P)(ALC_BASE+0x0014))
#define ALC_PDI_PAT0_BUF0_ADDR	((UINT32P)(ALC_BASE+0x0018))
#define ALC_PDI_PAT1_BUF0_ADDR	((UINT32P)(ALC_BASE+0x001C))
#define ALC_PDI_PAT0_BUF1_ADDR	((UINT32P)(ALC_BASE+0x0020))
#define ALC_PDI_PAT1_BUF1_ADDR	((UINT32P)(ALC_BASE+0x0024))
#define ALC_GRP_BUF0_ACT_TH_ADDR	((UINT32P)(ALC_BASE+0x0028))
#define ALC_GRP_BUF1_ACT_TH_ADDR	((UINT32P)(ALC_BASE+0x002C))
#define ALC_GRP_BUF0_TH_G0_ADDR	((UINT32P)(ALC_BASE+0x0030))
#define ALC_GRP_BUF0_TH_G1_ADDR	((UINT32P)(ALC_BASE+0x0034))
#define ALC_GRP_BUF0_TH_G2_ADDR	((UINT32P)(ALC_BASE+0x0038))
#define ALC_GRP_BUF0_TH_G3_ADDR	((UINT32P)(ALC_BASE+0x003C))
#define ALC_GRP_BUF1_TH_G0_ADDR	((UINT32P)(ALC_BASE+0x0040))
#define ALC_GRP_BUF1_TH_G1_ADDR	((UINT32P)(ALC_BASE+0x0044))
#define ALC_GRP_BUF1_TH_G2_ADDR	((UINT32P)(ALC_BASE+0x0048))
#define ALC_GRP_BUF1_TH_G3_ADDR	((UINT32P)(ALC_BASE+0x004C))
#define ALC_DBG1	((UINT32P)(ALC_BASE+0x0050))
#define ALC_DBG2	((UINT32P)(ALC_BASE+0x0054))
#define ALC_DBG3	((UINT32P)(ALC_BASE+0x0058))
#define ALC_DBG4	((UINT32P)(ALC_BASE+0x005C))
#define ALC_DBG5	((UINT32P)(ALC_BASE+0x0060))
#define ALC_DBG6	((UINT32P)(ALC_BASE+0x0064))
#define ALC_DBG7	((UINT32P)(ALC_BASE+0x0068))
#define ALC_DBG8	((UINT32P)(ALC_BASE+0x006C))
#define ALC_DBG9	((UINT32P)(ALC_BASE+0x0070))
#define ALC_DBGA	((UINT32P)(ALC_BASE+0x0074))
#define ALC_DBGB	((UINT32P)(ALC_BASE+0x0078))
#define ALC_DBGC	((UINT32P)(ALC_BASE+0x007C))
#define ALC_DBGD	((UINT32P)(ALC_BASE+0x00D4))
#define ALC_DBGE	((UINT32P)(ALC_BASE+0x00D8))
#define ALC_DBGF	((UINT32P)(ALC_BASE+0x00DC))
#define ALC_SET2_DBG1	((UINT32P)(ALC_BASE+0x0500))
#define ALC_SET2_DBG2	((UINT32P)(ALC_BASE+0x0504))
#define ALC_SET2_DBG3	((UINT32P)(ALC_BASE+0x0508))
#define ALC_SET2_DBG4	((UINT32P)(ALC_BASE+0x050C))
#define ALC_SET2_DBG5	((UINT32P)(ALC_BASE+0x0510))
#define ALC_SET2_DBG6	((UINT32P)(ALC_BASE+0x0514))
#define ALC_SET2_DBG7	((UINT32P)(ALC_BASE+0x0518))
#define ALC_SET2_DBG8	((UINT32P)(ALC_BASE+0x051C))
#define ALC_SET2_DBG9	((UINT32P)(ALC_BASE+0x0520))
#define ALC_SET2_DBGA	((UINT32P)(ALC_BASE+0x0524))
#define ALC_SET2_DBGB	((UINT32P)(ALC_BASE+0x0528))
#define ALC_SET2_DBGC	((UINT32P)(ALC_BASE+0x052C))
#define ALC_SET2_DBGD	((UINT32P)(ALC_BASE+0x0530))
#define ALC_SET2_DBGE	((UINT32P)(ALC_BASE+0x0534))
#define ALC_SET2_DBGF	((UINT32P)(ALC_BASE+0x0538))
#define ALC_MAX_LIT_RECORDS_NUM_ADDR	((UINT32P)(ALC_BASE+0x0080))
#define ALC_LAST_CSM_ADDR	((UINT32P)(ALC_BASE+0x0084))
#define ALC_CURRENT_DATA_ADDR	((UINT32P)(ALC_BASE+0x0088))
#define ALC_RSTART_PTR_BUF0_ADDR	((UINT32P)(ALC_BASE+0x008C))
#define ALC_RSTART_PTR_BUF1_ADDR	((UINT32P)(ALC_BASE+0x0090))
#define ALC_REND_PTR_BUF0_ADDR	((UINT32P)(ALC_BASE+0x0094))
#define ALC_REND_PTR_BUF1_ADDR	((UINT32P)(ALC_BASE+0x0098))
#define ALC_CURRENT_WRITE_PTR_BUF0_ADDR	((UINT32P)(ALC_BASE+0x009C))
#define ALC_CURRENT_WRITE_PTR_BUF1_ADDR	((UINT32P)(ALC_BASE+0x00A0))
#define ALC_PDI_BUF0_ADDR	((UINT32P)(ALC_BASE+0x00A4))
#define ALC_PDI_BUF1_ADDR	((UINT32P)(ALC_BASE+0x00A8))
#define ALC_PDI_AMOUNT_BUF0_ADDR	((UINT32P)(ALC_BASE+0x00AC))
#define ALC_PDI_AMOUNT_BUF1_ADDR	((UINT32P)(ALC_BASE+0x00B0))
#define ALC_MISC_ERR_ADDR	((UINT32P)(ALC_BASE+0x00B4))
#define ALC_DBG_STATES_ADDR	((UINT32P)(ALC_BASE+0x00B8))
#define ALC_DBG_BUL_BUF0_ADDR	((UINT32P)(ALC_BASE+0x00BC))
#define ALC_DBG_BUL_BUF1_ADDR	((UINT32P)(ALC_BASE+0x00C0))
#define ALC_DBG_SPACE_LEFT_BUF0_ADDR	((UINT32P)(ALC_BASE+0x00C4))
#define ALC_DBG_SPACE_LEFT_BUF1_ADDR	((UINT32P)(ALC_BASE+0x00C8))
#define ALC_DBG_CUR_REQ_ADDR	((UINT32P)(ALC_BASE+0x00CC))
#define ALC_DBG_CUR_DATA_ADDR	((UINT32P)(ALC_BASE+0x00D0))
#define ALC_CURRENT_CSM_ADDR	((UINT32P)(ALC_BASE+0x00E0))
#define ALC_CURRENT_LEFT_LENGTH_ADDR	((UINT32P)(ALC_BASE+0x00E4))
#define ALC_SW_MANUAL_FLUSH_CSM_ADDR	((UINT32P)(ALC_BASE+0x00E8))
#define ALC_SW_MANUAL_FLUSH_VALID_ADDR	((UINT32P)(ALC_BASE+0x00EC))
#define ALC_DMA_HANDLING_ADDR	((UINT32P)(ALC_BASE+0x00F0))
#define ALC_FRC_MIRROR	((UINT32P)(ALC_BASE+0x00F4))
#define ALC_VERSION_ADDR	((UINT32P)(ALC_BASE+0x00FC))

// APB Module mdcfgctl
#define MD_CONFIG_BASE (0x80000000)
#define CODA_VER	((UINT32P)(MD_CONFIG_BASE+0x2014_0804))
#define R_HW_VER	((UINT32P)(MD_CONFIG_BASE+0x0))
#define R_SW_VER	((UINT32P)(MD_CONFIG_BASE+0x4))
#define R_HW_CODE	((UINT32P)(MD_CONFIG_BASE+0x8))
#define R_HW_SUB_CODE	((UINT32P)(MD_CONFIG_BASE+0xC))
#define R_SW_MISC_L	((UINT32P)(MD_CONFIG_BASE+0x10))
#define R_SW_MISC_H	((UINT32P)(MD_CONFIG_BASE+0x14))
#define R_DATE_CODE	((UINT32P)(MD_CONFIG_BASE+0x18))
#define R_HEAD_NUM	((UINT32P)(MD_CONFIG_BASE+0x1C))
#define R_MDCFGCTL_CODA_VERSION	((UINT32P)(MD_CONFIG_BASE+0x20))
#define R_BOOTSLV_TRIG	((UINT32P)(MD_CONFIG_BASE+0x24))
#define R_SBC_KEY7	((UINT32P)(MD_CONFIG_BASE+0x30))
#define R_SBC_KEY6	((UINT32P)(MD_CONFIG_BASE+0x34))
#define R_SBC_KEY5	((UINT32P)(MD_CONFIG_BASE+0x38))
#define R_SBC_KEY4	((UINT32P)(MD_CONFIG_BASE+0x3C))
#define R_SBC_KEY3	((UINT32P)(MD_CONFIG_BASE+0x40))
#define R_SBC_KEY2	((UINT32P)(MD_CONFIG_BASE+0x44))
#define R_SBC_KEY1	((UINT32P)(MD_CONFIG_BASE+0x48))
#define R_SBC_KEY0	((UINT32P)(MD_CONFIG_BASE+0x4C))
#define R_SBC_KEY_LOCK	((UINT32P)(MD_CONFIG_BASE+0x50))
#define R_MD_IMG_ADDR	((UINT32P)(MD_CONFIG_BASE+0x54))
#define R_PCMON_EN	((UINT32P)(MD_CONFIG_BASE+0x5C))
#define R_MDCORE_BOOTROM_DELSEL	((UINT32P)(MD_CONFIG_BASE+0x60))
#define R_L2SRAM_DELSEL_0	((UINT32P)(MD_CONFIG_BASE+0x64))
#define R_L2SRAM_DELSEL_1	((UINT32P)(MD_CONFIG_BASE+0x68))
#define R_MD_BOOT_STATUS0	((UINT32P)(MD_CONFIG_BASE+0x70))
#define R_MD_BOOT_STATUS1	((UINT32P)(MD_CONFIG_BASE+0x74))
#define R_MD_BOOT_STATUS2	((UINT32P)(MD_CONFIG_BASE+0x78))
#define R_MD_BOOT_STATUS3	((UINT32P)(MD_CONFIG_BASE+0x7C))
#define R_MDCIRQ_SRC_SEL	((UINT32P)(MD_CONFIG_BASE+0x84))
#define R_MDMCU_PWR_CTL	((UINT32P)(MD_CONFIG_BASE+0x94))
#define R_MDMCU_BOOTSLV_JUMP_ADDR0_RO	((UINT32P)(MD_CONFIG_BASE+0x100))
#define R_MDMCU_BOOTSLV_JUMP_ADDR1_RO	((UINT32P)(MD_CONFIG_BASE+0x104))
#define R_MDMCU_BOOTSLV_JUMP_ADDR2_RO	((UINT32P)(MD_CONFIG_BASE+0x108))
#define R_MDMCU_BOOTSLV_JUMP_ADDR3_RO	((UINT32P)(MD_CONFIG_BASE+0x10C))
#define R_DUMMY	((UINT32P)(MD_CONFIG_BASE+0x4000))

// APB Module md_uart
#define MD_UART0_BASE (0x80010000)
#define MD_UART0_MD_RBR_THR_DLL_ADDR	((UINT16P)(MD_UART0_BASE+0x00))
#define MD_UART0_MD_IER_DLM_ADDR	((UINT16P)(MD_UART0_BASE+0x04))
#define MD_UART0_MD_IIR_FCR_EFR_ADDR	((UINT16P)(MD_UART0_BASE+0x08))
#define MD_UART0_MD_LCR_ADDR	((UINT16P)(MD_UART0_BASE+0x0C))
#define MD_UART0_MD_MCR_XON1_ADDR	((UINT16P)(MD_UART0_BASE+0x10))
#define MD_UART0_MD_LSR_XON2_ADDR	((UINT16P)(MD_UART0_BASE+0x14))
#define MD_UART0_MD_MSR_XOFF1_ADDR	((UINT16P)(MD_UART0_BASE+0x18))
#define MD_UART0_MD_SCR_XOFF2_ADDR	((UINT16P)(MD_UART0_BASE+0x1C))
#define MD_UART0_MD_AUTOBAUD_EN_ADDR	((UINT16P)(MD_UART0_BASE+0x20))
#define MD_UART0_MD_RATE_STEP_ADDR	((UINT16P)(MD_UART0_BASE+0x24))
#define MD_UART0_MD_STEP_COUNT_ADDR	((UINT16P)(MD_UART0_BASE+0x28))
#define MD_UART0_MD_SAMPLE_COUNT_ADDR	((UINT16P)(MD_UART0_BASE+0x2C))
#define MD_UART0_MD_AUTOBAUD_DATA_ADDR	((UINT16P)(MD_UART0_BASE+0x30))
#define MD_UART0_MD_RATE_FIX_ADDR	((UINT16P)(MD_UART0_BASE+0x34))
#define MD_UART0_MD_AUTOBAUD_RATE_ADDR	((UINT16P)(MD_UART0_BASE+0x38))
#define MD_UART0_MD_GUARD_ADDR	((UINT16P)(MD_UART0_BASE+0x3C))
#define MD_UART0_MD_ESC_CHAR_ADDR	((UINT16P)(MD_UART0_BASE+0x40))
#define MD_UART0_MD_ESC_EN_ADDR	((UINT16P)(MD_UART0_BASE+0x44))
#define MD_UART0_MD_SLEEP_EN_ADDR	((UINT16P)(MD_UART0_BASE+0x48))
#define MD_UART0_MD_RXDMA_EN_ADDR	((UINT16P)(MD_UART0_BASE+0x4C))
#define MD_UART0_MD_RXTRIG_ADDR	((UINT16P)(MD_UART0_BASE+0x50))
#define MD_UART0_MD_FRACDIV_L_TX_ADDR	((UINT16P)(MD_UART0_BASE+0x54))
#define MD_UART0_MD_FRACDIV_M_TX_ADDR	((UINT16P)(MD_UART0_BASE+0x58))
#define MD_UART0_MD_FRACDIV_M_TX_ADDR_DV_DUMMY	((UINT16P)(MD_UART0_BASE+0x58))
#define MD_UART0_MD_FCR_ADDR	((UINT16P)(MD_UART0_BASE+0x5C))
#define MD_UART0_MD_DEBUG_ADDR	((UINT16P)(MD_UART0_BASE+0x60))
#define MD_UART0_MD_DEBUG_1_ADDR	((UINT16P)(MD_UART0_BASE+0x64))
#define MD_UART0_MD_DEBUG_2_ADDR	((UINT16P)(MD_UART0_BASE+0x68))
#define MD_UART0_MD_DEBUG_3_ADDR	((UINT16P)(MD_UART0_BASE+0x6c))
#define MD_UART0_MD_DEBUG_4_ADDR	((UINT16P)(MD_UART0_BASE+0x70))
#define MD_UART0_MD_DEBUG_5_ADDR	((UINT16P)(MD_UART0_BASE+0x74))
#define MD_UART0_MD_DEBUG_6_ADDR	((UINT16P)(MD_UART0_BASE+0x78))
#define MD_UART0_MD_DEBUG_7_ADDR	((UINT16P)(MD_UART0_BASE+0x7c))
#define MD_UART0_MD_DEBUG_8_ADDR	((UINT16P)(MD_UART0_BASE+0x80))
#define MD_UART0_MD_FRACDIV_L_RX_ADDR	((UINT16P)(MD_UART0_BASE+0x84))
#define MD_UART0_MD_FRACDIV_M_RX_ADDR	((UINT16P)(MD_UART0_BASE+0x88))
#define MD_UART0_MD_DLL_ADDR	((UINT16P)(MD_UART0_BASE+0x90))
#define MD_UART0_MD_DLM_ADDR	((UINT16P)(MD_UART0_BASE+0x94))
#define MD_UART0_MD_EFR_ADDR	((UINT16P)(MD_UART0_BASE+0x98))
#define MD_UART0_MD_FEATURE_SEL_ADDR	((UINT16P)(MD_UART0_BASE+0x9C))
#define MD_UART0_MD_XON1_ADDR	((UINT16P)(MD_UART0_BASE+0xA0))
#define MD_UART0_MD_XON2_ADDR	((UINT16P)(MD_UART0_BASE+0xA4))
#define MD_UART0_MD_XOFF1_ADDR	((UINT16P)(MD_UART0_BASE+0xA8))
#define MD_UART0_MD_XOFF2_ADDR	((UINT16P)(MD_UART0_BASE+0xAC))
#define MD_UART0_MD_SLEEP_CTRL_ADDR	((UINT16P)(MD_UART0_BASE+0xB0))
#define MD_UART0_MD_MISC_CTRL_ADDR	((UINT16P)(MD_UART0_BASE+0xB4))
#define MD_UART0_MD_USE_DMA_ACK_ADDR	((UINT16P)(MD_UART0_BASE+0xB8))

// APB Module mdgdma
#define MD_P_DMA_BASE (0x80020000)
#define CODA_VERSION	((UINT32P)(MD_P_DMA_BASE+0x20150521))
#define R_GDMA_CODA_VERSION	((UINT32P)(MD_P_DMA_BASE+0x000))
#define R_GDMA_FDCSR0	((UINT32P)(MD_P_DMA_BASE+0x010))
#define R_GDMA_FDCSR1	((UINT32P)(MD_P_DMA_BASE+0x014))
#define R_GDMA_FDCR0	((UINT32P)(MD_P_DMA_BASE+0x020))
#define R_GDMA_FDSAR0	((UINT32P)(MD_P_DMA_BASE+0x024))
#define R_GDMA_FDDAR0	((UINT32P)(MD_P_DMA_BASE+0x028))
#define R_GDMA_FDSCPR0	((UINT32P)(MD_P_DMA_BASE+0x030))
#define R_GDMA_FDDCPR0	((UINT32P)(MD_P_DMA_BASE+0x034))
#define R_GDMA_FDCR1	((UINT32P)(MD_P_DMA_BASE+0x040))
#define R_GDMA_FDSAR1	((UINT32P)(MD_P_DMA_BASE+0x044))
#define R_GDMA_FDDAR1	((UINT32P)(MD_P_DMA_BASE+0x048))
#define R_GDMA_FDSCPR1	((UINT32P)(MD_P_DMA_BASE+0x050))
#define R_GDMA_FDDCPR1	((UINT32P)(MD_P_DMA_BASE+0x054))
#define R_GDMA_FDSAR1_DV_DUMMY	((UINT32P)(MD_P_DMA_BASE+0x044))
#define R_GDMA_FDCR2	((UINT32P)(MD_P_DMA_BASE+0x060))
#define R_GDMA_FDSAR2	((UINT32P)(MD_P_DMA_BASE+0x064))
#define R_GDMA_FDDAR2	((UINT32P)(MD_P_DMA_BASE+0x068))
#define R_GDMA_FDSCPR2	((UINT32P)(MD_P_DMA_BASE+0x070))
#define R_GDMA_FDDCPR2	((UINT32P)(MD_P_DMA_BASE+0x074))
#define R_GDMA_FDCR3	((UINT32P)(MD_P_DMA_BASE+0x080))
#define R_GDMA_FDSAR3	((UINT32P)(MD_P_DMA_BASE+0x084))
#define R_GDMA_FDDAR3	((UINT32P)(MD_P_DMA_BASE+0x088))
#define R_GDMA_FDSCPR3	((UINT32P)(MD_P_DMA_BASE+0x090))
#define R_GDMA_FDDCPR3	((UINT32P)(MD_P_DMA_BASE+0x094))
#define R_GDMA_HDCSR0	((UINT32P)(MD_P_DMA_BASE+0x100))
#define R_GDMA_HDCSR1	((UINT32P)(MD_P_DMA_BASE+0x104))
#define R_GDMA_HDCSR2	((UINT32P)(MD_P_DMA_BASE+0x108))
#define R_GDMA_HDCSR3	((UINT32P)(MD_P_DMA_BASE+0x10C))
#define R_GDMA_HDCSR4	((UINT32P)(MD_P_DMA_BASE+0x110))
#define R_GDMA_HDCSR5	((UINT32P)(MD_P_DMA_BASE+0x114))
#define R_GDMA_HDSR	((UINT32P)(MD_P_DMA_BASE+0x120))
#define R_GDMA_HDCPR	((UINT32P)(MD_P_DMA_BASE+0x124))
#define R_GDMA_HDCTRR0	((UINT32P)(MD_P_DMA_BASE+0x140))
#define R_GDMA_HDC0R0	((UINT32P)(MD_P_DMA_BASE+0x144))
#define R_GDMA_HDC1R0	((UINT32P)(MD_P_DMA_BASE+0x148))
#define R_GDMA_HPRGA0R0	((UINT32P)(MD_P_DMA_BASE+0x14C))
#define R_GDMA_HPRGA1R0	((UINT32P)(MD_P_DMA_BASE+0x150))
#define R_GDMA_HCCR0	((UINT32P)(MD_P_DMA_BASE+0x154))
#define R_GDMA_HDCPR0	((UINT32P)(MD_P_DMA_BASE+0x158))
#define R_GDMA_HDCTRR1	((UINT32P)(MD_P_DMA_BASE+0x160))
#define R_GDMA_HDC0R1	((UINT32P)(MD_P_DMA_BASE+0x164))
#define R_GDMA_HDC1R1	((UINT32P)(MD_P_DMA_BASE+0x168))
#define R_GDMA_HPRGA0R1	((UINT32P)(MD_P_DMA_BASE+0x16C))
#define R_GDMA_HPRGA1R1	((UINT32P)(MD_P_DMA_BASE+0x170))
#define R_GDMA_HCCR1	((UINT32P)(MD_P_DMA_BASE+0x174))
#define R_GDMA_HDCPR1	((UINT32P)(MD_P_DMA_BASE+0x178))
#define R_GDMA_HDCTRR2	((UINT32P)(MD_P_DMA_BASE+0x180))
#define R_GDMA_HDC0R2	((UINT32P)(MD_P_DMA_BASE+0x184))
#define R_GDMA_HDC1R2	((UINT32P)(MD_P_DMA_BASE+0x188))
#define R_GDMA_HPRGA0R2	((UINT32P)(MD_P_DMA_BASE+0x18C))
#define R_GDMA_HPRGA1R2	((UINT32P)(MD_P_DMA_BASE+0x190))
#define R_GDMA_HCCR2	((UINT32P)(MD_P_DMA_BASE+0x194))
#define R_GDMA_HDCPR2	((UINT32P)(MD_P_DMA_BASE+0x198))
#define R_GDMA_HDCTRR3	((UINT32P)(MD_P_DMA_BASE+0x1A0))
#define R_GDMA_HDC0R3	((UINT32P)(MD_P_DMA_BASE+0x1A4))
#define R_GDMA_HDC1R3	((UINT32P)(MD_P_DMA_BASE+0x1A8))
#define R_GDMA_HPRGA0R3	((UINT32P)(MD_P_DMA_BASE+0x1AC))
#define R_GDMA_HPRGA1R3	((UINT32P)(MD_P_DMA_BASE+0x1B0))
#define R_GDMA_HCCR3	((UINT32P)(MD_P_DMA_BASE+0x1B4))
#define R_GDMA_HDCPR3	((UINT32P)(MD_P_DMA_BASE+0x1B8))
#define R_GDMA_HDCTRR4	((UINT32P)(MD_P_DMA_BASE+0x1C0))
#define R_GDMA_HDC0R4	((UINT32P)(MD_P_DMA_BASE+0x1C4))
#define R_GDMA_HDC1R4	((UINT32P)(MD_P_DMA_BASE+0x1C8))
#define R_GDMA_HPRGA0R4	((UINT32P)(MD_P_DMA_BASE+0x1CC))
#define R_GDMA_HPRGA1R4	((UINT32P)(MD_P_DMA_BASE+0x1D0))
#define R_GDMA_HCCR4	((UINT32P)(MD_P_DMA_BASE+0x1D4))
#define R_GDMA_HDCPR4	((UINT32P)(MD_P_DMA_BASE+0x1D8))
#define R_GDMA_HDCTRR5	((UINT32P)(MD_P_DMA_BASE+0x1E0))
#define R_GDMA_HDC0R5	((UINT32P)(MD_P_DMA_BASE+0x1E4))
#define R_GDMA_HDC1R5	((UINT32P)(MD_P_DMA_BASE+0x1E8))
#define R_GDMA_HPRGA0R5	((UINT32P)(MD_P_DMA_BASE+0x1EC))
#define R_GDMA_HPRGA1R5	((UINT32P)(MD_P_DMA_BASE+0x1F0))
#define R_GDMA_HCCR5	((UINT32P)(MD_P_DMA_BASE+0x1F4))
#define R_GDMA_HDCPR5	((UINT32P)(MD_P_DMA_BASE+0x1F8))
#define R_GDMA_HDCTRR6	((UINT32P)(MD_P_DMA_BASE+0x200))
#define R_GDMA_HDC0R6	((UINT32P)(MD_P_DMA_BASE+0x204))
#define R_GDMA_HDC1R6	((UINT32P)(MD_P_DMA_BASE+0x208))
#define R_GDMA_HPRGA0R6	((UINT32P)(MD_P_DMA_BASE+0x20C))
#define R_GDMA_HPRGA1R6	((UINT32P)(MD_P_DMA_BASE+0x210))
#define R_GDMA_HCCR6	((UINT32P)(MD_P_DMA_BASE+0x214))
#define R_GDMA_HDCPR6	((UINT32P)(MD_P_DMA_BASE+0x218))
#define R_GDMA_HDCTRR7	((UINT32P)(MD_P_DMA_BASE+0x220))
#define R_GDMA_HDC0R7	((UINT32P)(MD_P_DMA_BASE+0x224))
#define R_GDMA_HDC1R7	((UINT32P)(MD_P_DMA_BASE+0x228))
#define R_GDMA_HPRGA0R7	((UINT32P)(MD_P_DMA_BASE+0x22C))
#define R_GDMA_HPRGA1R7	((UINT32P)(MD_P_DMA_BASE+0x230))
#define R_GDMA_HCCR7	((UINT32P)(MD_P_DMA_BASE+0x234))
#define R_GDMA_HDCPR7	((UINT32P)(MD_P_DMA_BASE+0x238))
#define R_GDMA_HDCTRR8	((UINT32P)(MD_P_DMA_BASE+0x240))
#define R_GDMA_HDC0R8	((UINT32P)(MD_P_DMA_BASE+0x244))
#define R_GDMA_HDC1R8	((UINT32P)(MD_P_DMA_BASE+0x248))
#define R_GDMA_HPRGA0R8	((UINT32P)(MD_P_DMA_BASE+0x24C))
#define R_GDMA_HPRGA1R8	((UINT32P)(MD_P_DMA_BASE+0x250))
#define R_GDMA_HCCR8	((UINT32P)(MD_P_DMA_BASE+0x254))
#define R_GDMA_HDCPR8	((UINT32P)(MD_P_DMA_BASE+0x258))
#define R_GDMA_HDCTRR9	((UINT32P)(MD_P_DMA_BASE+0x260))
#define R_GDMA_HDC0R9	((UINT32P)(MD_P_DMA_BASE+0x264))
#define R_GDMA_HDC1R9	((UINT32P)(MD_P_DMA_BASE+0x268))
#define R_GDMA_HPRGA0R9	((UINT32P)(MD_P_DMA_BASE+0x26C))
#define R_GDMA_HPRGA1R9	((UINT32P)(MD_P_DMA_BASE+0x270))
#define R_GDMA_HCCR9	((UINT32P)(MD_P_DMA_BASE+0x274))
#define R_GDMA_HDCPR9	((UINT32P)(MD_P_DMA_BASE+0x278))
#define R_GDMA_HDCTRR10	((UINT32P)(MD_P_DMA_BASE+0x280))
#define R_GDMA_HDC0R10	((UINT32P)(MD_P_DMA_BASE+0x284))
#define R_GDMA_HDC1R10	((UINT32P)(MD_P_DMA_BASE+0x288))
#define R_GDMA_HPRGA0R10	((UINT32P)(MD_P_DMA_BASE+0x28C))
#define R_GDMA_HPRGA1R10	((UINT32P)(MD_P_DMA_BASE+0x290))
#define R_GDMA_HCCR10	((UINT32P)(MD_P_DMA_BASE+0x294))
#define R_GDMA_HDCPR10	((UINT32P)(MD_P_DMA_BASE+0x298))
#define R_GDMA_VDCSR0	((UINT32P)(MD_P_DMA_BASE+0x300))
#define R_GDMA_VPRGAR0	((UINT32P)(MD_P_DMA_BASE+0x304))
#define R_GDMA_VFCTLR0	((UINT32P)(MD_P_DMA_BASE+0x310))
#define R_GDMA_VFSR0	((UINT32P)(MD_P_DMA_BASE+0x314))
#define R_GDMA_VFWPTR0	((UINT32P)(MD_P_DMA_BASE+0x318))
#define R_GDMA_VFRPTR0	((UINT32P)(MD_P_DMA_BASE+0x31C))
#define R_GDMA_VDCSR1	((UINT32P)(MD_P_DMA_BASE+0x320))
#define R_GDMA_VPRGAR1	((UINT32P)(MD_P_DMA_BASE+0x324))
#define R_GDMA_VFCTLR1	((UINT32P)(MD_P_DMA_BASE+0x330))
#define R_GDMA_VFSR1	((UINT32P)(MD_P_DMA_BASE+0x334))
#define R_GDMA_VFWPTR1	((UINT32P)(MD_P_DMA_BASE+0x338))
#define R_GDMA_VFRPTR1	((UINT32P)(MD_P_DMA_BASE+0x33C))
#define R_GDMA_VDCSR2	((UINT32P)(MD_P_DMA_BASE+0x340))
#define R_GDMA_VPRGAR2	((UINT32P)(MD_P_DMA_BASE+0x344))
#define R_GDMA_VFCTLR2	((UINT32P)(MD_P_DMA_BASE+0x350))
#define R_GDMA_VFSR2	((UINT32P)(MD_P_DMA_BASE+0x354))
#define R_GDMA_VFWPTR2	((UINT32P)(MD_P_DMA_BASE+0x358))
#define R_GDMA_VFRPTR2	((UINT32P)(MD_P_DMA_BASE+0x35C))
#define R_GDMA_VDCSR3	((UINT32P)(MD_P_DMA_BASE+0x360))
#define R_GDMA_VPRGAR3	((UINT32P)(MD_P_DMA_BASE+0x364))
#define R_GDMA_VFCTLR3	((UINT32P)(MD_P_DMA_BASE+0x370))
#define R_GDMA_VFSR3	((UINT32P)(MD_P_DMA_BASE+0x374))
#define R_GDMA_VFWPTR3	((UINT32P)(MD_P_DMA_BASE+0x378))
#define R_GDMA_VFRPTR3	((UINT32P)(MD_P_DMA_BASE+0x37C))
#define R_GDMA_GCTL	((UINT32P)(MD_P_DMA_BASE+0x400))
#define R_GDMA_GPMTR0	((UINT32P)(MD_P_DMA_BASE+0x410))
#define R_GDMA_GPMTR1	((UINT32P)(MD_P_DMA_BASE+0x414))
#define R_GDMA_GPMTR2	((UINT32P)(MD_P_DMA_BASE+0x418))
#define R_GDMA_GPMTR3	((UINT32P)(MD_P_DMA_BASE+0x41C))
#define R_GDMA_VDMAGPMTR	((UINT32P)(MD_P_DMA_BASE+0x420))
#define R_GDMA_VPMTR	((UINT32P)(MD_P_DMA_BASE+0x430))
#define R_GDMA_GSWLBTMR	((UINT32P)(MD_P_DMA_BASE+0x510))
#define R_GDMA_GDRR	((UINT32P)(MD_P_DMA_BASE+0x514))
#define R_GDMA_RSVD	((UINT32P)(MD_P_DMA_BASE+0x520))
#define R_GDMA_UCR	((UINT32P)(MD_P_DMA_BASE+0x530))
#define R_GDMA_GISAR0	((UINT32P)(MD_P_DMA_BASE+0x600))
#define R_GDMA_GISAR1	((UINT32P)(MD_P_DMA_BASE+0x604))
#define R_GDMA_GISAR2	((UINT32P)(MD_P_DMA_BASE+0x608))
#define R_GDMA_GISAR3	((UINT32P)(MD_P_DMA_BASE+0x60C))
#define R_GDMA_GISAR4	((UINT32P)(MD_P_DMA_BASE+0x610))
#define R_GDMA_GISAR5	((UINT32P)(MD_P_DMA_BASE+0x614))
#define R_GDMA_GISAR6	((UINT32P)(MD_P_DMA_BASE+0x618))
#define R_GDMA_GISAR7	((UINT32P)(MD_P_DMA_BASE+0x61C))
#define R_GDMA_GIMRK0	((UINT32P)(MD_P_DMA_BASE+0x620))
#define R_GDMA_GIMRK1	((UINT32P)(MD_P_DMA_BASE+0x624))
#define R_GDMA_GIMRK2	((UINT32P)(MD_P_DMA_BASE+0x628))
#define R_GDMA_GIMRK3	((UINT32P)(MD_P_DMA_BASE+0x62C))
#define R_GDMA_GIMRK4	((UINT32P)(MD_P_DMA_BASE+0x630))
#define R_GDMA_GIMRK5	((UINT32P)(MD_P_DMA_BASE+0x634))
#define R_GDMA_GIMRK6	((UINT32P)(MD_P_DMA_BASE+0x638))
#define R_GDMA_GIMRK7	((UINT32P)(MD_P_DMA_BASE+0x63C))
#define R_GDMA_GIMRKS0	((UINT32P)(MD_P_DMA_BASE+0x640))
#define R_GDMA_GIMRKC0	((UINT32P)(MD_P_DMA_BASE+0x644))
#define R_GDMA_ATIDSR	((UINT32P)(MD_P_DMA_BASE+0x700))
#define R_GDMA_TDCSR	((UINT32P)(MD_P_DMA_BASE+0x704))
#define R_GDMA_TDCR	((UINT32P)(MD_P_DMA_BASE+0x708))
#define R_GDMA_TDSAR	((UINT32P)(MD_P_DMA_BASE+0x70C))
#define R_GDMA_GPMTR4	((UINT32P)(MD_P_DMA_BASE+0x710))
#define R_GDMA_CRC32	((UINT32P)(MD_P_DMA_BASE+0x714))
#define R_GDMA_PCR	((UINT32P)(MD_P_DMA_BASE+0x740))
#define R_GDMA_LMCR	((UINT32P)(MD_P_DMA_BASE+0x744))
#define R_GDMA_F0RSAR0	((UINT32P)(MD_P_DMA_BASE+0x748))
#define R_GDMA_F0RLR0	((UINT32P)(MD_P_DMA_BASE+0x74c))
#define R_GDMA_F0RSAR1	((UINT32P)(MD_P_DMA_BASE+0x750))
#define R_GDMA_F0RLR1	((UINT32P)(MD_P_DMA_BASE+0x754))
#define R_GDMA_F0RSAR2	((UINT32P)(MD_P_DMA_BASE+0x758))
#define R_GDMA_F0RLR2	((UINT32P)(MD_P_DMA_BASE+0x75c))
#define R_GDMA_F0RSAR3	((UINT32P)(MD_P_DMA_BASE+0x760))
#define R_GDMA_F0RLR3	((UINT32P)(MD_P_DMA_BASE+0x764))
#define R_GDMA_F1RSAR0	((UINT32P)(MD_P_DMA_BASE+0x768))
#define R_GDMA_F1RLR0	((UINT32P)(MD_P_DMA_BASE+0x76c))
#define R_GDMA_F1RSAR1	((UINT32P)(MD_P_DMA_BASE+0x770))
#define R_GDMA_F1RLR1	((UINT32P)(MD_P_DMA_BASE+0x774))
#define R_GDMA_F1RSAR2	((UINT32P)(MD_P_DMA_BASE+0x778))
#define R_GDMA_F1RLR2	((UINT32P)(MD_P_DMA_BASE+0x77c))
#define R_GDMA_F1RSAR3	((UINT32P)(MD_P_DMA_BASE+0x780))
#define R_GDMA_F1RLR3	((UINT32P)(MD_P_DMA_BASE+0x784))
#define R_GDMA_F2RSAR0	((UINT32P)(MD_P_DMA_BASE+0x788))
#define R_GDMA_F2RLR0	((UINT32P)(MD_P_DMA_BASE+0x78c))
#define R_GDMA_F2RSAR1	((UINT32P)(MD_P_DMA_BASE+0x790))
#define R_GDMA_F2RLR1	((UINT32P)(MD_P_DMA_BASE+0x794))
#define R_GDMA_F2RSAR2	((UINT32P)(MD_P_DMA_BASE+0x798))
#define R_GDMA_F2RLR2	((UINT32P)(MD_P_DMA_BASE+0x79c))
#define R_GDMA_F2RSAR3	((UINT32P)(MD_P_DMA_BASE+0x7a0))
#define R_GDMA_F2RLR3	((UINT32P)(MD_P_DMA_BASE+0x7a4))
#define R_GDMA_F3RSAR0	((UINT32P)(MD_P_DMA_BASE+0x7a8))
#define R_GDMA_F3RLR0	((UINT32P)(MD_P_DMA_BASE+0x7ac))
#define R_GDMA_F3RSAR1	((UINT32P)(MD_P_DMA_BASE+0x7b0))
#define R_GDMA_F3RLR1	((UINT32P)(MD_P_DMA_BASE+0x7b4))
#define R_GDMA_F3RSAR2	((UINT32P)(MD_P_DMA_BASE+0x7b8))
#define R_GDMA_F3RLR2	((UINT32P)(MD_P_DMA_BASE+0x7bc))
#define R_GDMA_F3RSAR3	((UINT32P)(MD_P_DMA_BASE+0x7c0))
#define R_GDMA_F3RLR3	((UINT32P)(MD_P_DMA_BASE+0x7c4))
#define R_GDMA_GISAR8	((UINT32P)(MD_P_DMA_BASE+0x7c8))
#define R_GDMA_GIMRK8	((UINT32P)(MD_P_DMA_BASE+0x7cc))
#define R_GDMA_GIMRKS8	((UINT32P)(MD_P_DMA_BASE+0x7d0))
#define R_GDMA_GIMRKC8	((UINT32P)(MD_P_DMA_BASE+0x7d4))

// APB Module mdgptm
#define MD_GPT_BASE (0x80030000)
#define CODA_VERSION	((UINT32P)(MD_GPT_BASE+0x2011_0804))
#define R_MDGPTM_CODA_VERSION	((UINT32P)(MD_GPT_BASE+0x0000))
#define R_MDGPTM_CNT_VALUE1	((UINT32P)(MD_GPT_BASE+0x0010))
#define R_MDGPTM_PRESCALE1	((UINT32P)(MD_GPT_BASE+0x0014))
#define R_MDGPTM_CTRL1	((UINT32P)(MD_GPT_BASE+0x0018))
#define R_MDGPTM_DATA1	((UINT32P)(MD_GPT_BASE+0x001C))
#define R_MDGPTM_CNT_VALUE2	((UINT32P)(MD_GPT_BASE+0x0020))
#define R_MDGPTM_PRESCALE2	((UINT32P)(MD_GPT_BASE+0x0024))
#define R_MDGPTM_CTRL2	((UINT32P)(MD_GPT_BASE+0x0028))
#define R_MDGPTM_DATA2	((UINT32P)(MD_GPT_BASE+0x002C))
#define R_MDGPTM_CNT_VALUE3	((UINT32P)(MD_GPT_BASE+0x0030))
#define R_MDGPTM_PRESCALE3	((UINT32P)(MD_GPT_BASE+0x0034))
#define R_MDGPTM_CTRL3	((UINT32P)(MD_GPT_BASE+0x0038))
#define R_MDGPTM_DATA3	((UINT32P)(MD_GPT_BASE+0x003C))
#define R_MDGPTM_CNT_VALUE4	((UINT32P)(MD_GPT_BASE+0x0040))
#define R_MDGPTM_PRESCALE4	((UINT32P)(MD_GPT_BASE+0x0044))
#define R_MDGPTM_CTRL4	((UINT32P)(MD_GPT_BASE+0x0048))
#define R_MDGPTM_DATA4	((UINT32P)(MD_GPT_BASE+0x004C))
#define R_MDGPTM_CNT_VALUE5	((UINT32P)(MD_GPT_BASE+0x0050))
#define R_MDGPTM_PRESCALE5	((UINT32P)(MD_GPT_BASE+0x0054))
#define R_MDGPTM_CTRL5	((UINT32P)(MD_GPT_BASE+0x0058))
#define R_MDGPTM_DATA5	((UINT32P)(MD_GPT_BASE+0x005C))
#define R_MDGPTM_CNT_VALUE6	((UINT32P)(MD_GPT_BASE+0x0060))
#define R_MDGPTM_PRESCALE6	((UINT32P)(MD_GPT_BASE+0x0064))
#define R_MDGPTM_CTRL6	((UINT32P)(MD_GPT_BASE+0x0068))
#define R_MDGPTM_DATA6	((UINT32P)(MD_GPT_BASE+0x006C))
#define R_MDGPTM_DUMMY	((UINT32P)(MD_GPT_BASE+0x0100))

// APB Module usim
#define SIMIF1_BASE (0x80040000)
#define SIMIF1_CODA_VER	((UINT32P)(SIMIF1_BASE+0x2011_0921))
#define SIMIF1_R_USIM_CODA_VERSION	((UINT32P)(SIMIF1_BASE+0x0))
#define SIMIF1_R_USIM_CTRL	((UINT32P)(SIMIF1_BASE+0x10))
#define SIMIF1_R_USIM_CONF	((UINT32P)(SIMIF1_BASE+0x14))
#define SIMIF1_R_USIM_CONFSTA	((UINT32P)(SIMIF1_BASE+0x18))
#define SIMIF1_R_USIM_BRR	((UINT32P)(SIMIF1_BASE+0x1C))
#define SIMIF1_R_USIM_IRQEN	((UINT32P)(SIMIF1_BASE+0x20))
#define SIMIF1_R_USIM_STS	((UINT32P)(SIMIF1_BASE+0x24))
#define SIMIF1_R_USIM_RETRY	((UINT32P)(SIMIF1_BASE+0x30))
#define SIMIF1_R_USIM_TIDE	((UINT32P)(SIMIF1_BASE+0x34))
#define SIMIF1_R_USIM_DATA	((UINT32P)(SIMIF1_BASE+0x40))
#define SIMIF1_R_USIM_COUNT	((UINT32P)(SIMIF1_BASE+0x44))
#define SIMIF1_R_USIM_ATIME	((UINT32P)(SIMIF1_BASE+0x50))
#define SIMIF1_R_USIM_DTIME	((UINT32P)(SIMIF1_BASE+0x54))
#define SIMIF1_R_USIM_TOUT	((UINT32P)(SIMIF1_BASE+0x58))
#define SIMIF1_R_USIM_GTIME	((UINT32P)(SIMIF1_BASE+0x5C))
#define SIMIF1_R_USIM_ETIME	((UINT32P)(SIMIF1_BASE+0x60))
#define SIMIF1_R_USIM_EXT_TIME	((UINT32P)(SIMIF1_BASE+0x64))
#define SIMIF1_R_USIM_CGTIME	((UINT32P)(SIMIF1_BASE+0x68))
#define SIMIF1_R_USIM_COMDCTRL	((UINT32P)(SIMIF1_BASE+0x70))
#define SIMIF1_R_USIM_COMDLEN	((UINT32P)(SIMIF1_BASE+0x74))
#define SIMIF1_R_USIM_LEFTLEN	((UINT32P)(SIMIF1_BASE+0x78))
#define SIMIF1_R_USIM_LATCH1	((UINT32P)(SIMIF1_BASE+0x7C))
#define SIMIF1_R_USIM_LATCH2	((UINT32P)(SIMIF1_BASE+0x80))
#define SIMIF1_R_USIM_ATRSTA	((UINT32P)(SIMIF1_BASE+0x90))
#define SIMIF1_R_USIM_T0PTLSTA	((UINT32P)(SIMIF1_BASE+0x94))
#define SIMIF1_R_USIM_DBG	((UINT32P)(SIMIF1_BASE+0x98))
#define SIMIF1_R_USIM_DBGDATA	((UINT32P)(SIMIF1_BASE+0x9C))
#define SIMIF1_R_USIM_DMADATA	((UINT32P)(SIMIF1_BASE+0xA0))

// APB Module usim
#define SIMIF2_BASE (0x80050000)
#define SIMIF2_CODA_VER	((UINT32P)(SIMIF2_BASE+0x2011_0921))
#define SIMIF2_R_USIM_CODA_VERSION	((UINT32P)(SIMIF2_BASE+0x0))
#define SIMIF2_R_USIM_CTRL	((UINT32P)(SIMIF2_BASE+0x10))
#define SIMIF2_R_USIM_CONF	((UINT32P)(SIMIF2_BASE+0x14))
#define SIMIF2_R_USIM_CONFSTA	((UINT32P)(SIMIF2_BASE+0x18))
#define SIMIF2_R_USIM_BRR	((UINT32P)(SIMIF2_BASE+0x1C))
#define SIMIF2_R_USIM_IRQEN	((UINT32P)(SIMIF2_BASE+0x20))
#define SIMIF2_R_USIM_STS	((UINT32P)(SIMIF2_BASE+0x24))
#define SIMIF2_R_USIM_RETRY	((UINT32P)(SIMIF2_BASE+0x30))
#define SIMIF2_R_USIM_TIDE	((UINT32P)(SIMIF2_BASE+0x34))
#define SIMIF2_R_USIM_DATA	((UINT32P)(SIMIF2_BASE+0x40))
#define SIMIF2_R_USIM_COUNT	((UINT32P)(SIMIF2_BASE+0x44))
#define SIMIF2_R_USIM_ATIME	((UINT32P)(SIMIF2_BASE+0x50))
#define SIMIF2_R_USIM_DTIME	((UINT32P)(SIMIF2_BASE+0x54))
#define SIMIF2_R_USIM_TOUT	((UINT32P)(SIMIF2_BASE+0x58))
#define SIMIF2_R_USIM_GTIME	((UINT32P)(SIMIF2_BASE+0x5C))
#define SIMIF2_R_USIM_ETIME	((UINT32P)(SIMIF2_BASE+0x60))
#define SIMIF2_R_USIM_EXT_TIME	((UINT32P)(SIMIF2_BASE+0x64))
#define SIMIF2_R_USIM_CGTIME	((UINT32P)(SIMIF2_BASE+0x68))
#define SIMIF2_R_USIM_COMDCTRL	((UINT32P)(SIMIF2_BASE+0x70))
#define SIMIF2_R_USIM_COMDLEN	((UINT32P)(SIMIF2_BASE+0x74))
#define SIMIF2_R_USIM_LEFTLEN	((UINT32P)(SIMIF2_BASE+0x78))
#define SIMIF2_R_USIM_LATCH1	((UINT32P)(SIMIF2_BASE+0x7C))
#define SIMIF2_R_USIM_LATCH2	((UINT32P)(SIMIF2_BASE+0x80))
#define SIMIF2_R_USIM_ATRSTA	((UINT32P)(SIMIF2_BASE+0x90))
#define SIMIF2_R_USIM_T0PTLSTA	((UINT32P)(SIMIF2_BASE+0x94))
#define SIMIF2_R_USIM_DBG	((UINT32P)(SIMIF2_BASE+0x98))
#define SIMIF2_R_USIM_DBGDATA	((UINT32P)(SIMIF2_BASE+0x9C))
#define SIMIF2_R_USIM_DMADATA	((UINT32P)(SIMIF2_BASE+0xA0))

// APB Module mdperisys_misc
#define MD_PERI_MISC_BASE (0x80060000)
#define CODA_VER	((UINT32P)(MD_PERI_MISC_BASE+0x2015_0820))
#define R_MDPERI_MISC_CODA_VERSION	((UINT32P)(MD_PERI_MISC_BASE+0x0))
#define R_BUSMON_INT_EN	((UINT32P)(MD_PERI_MISC_BASE+0x20))
#define R_BUSMON_INT_STS	((UINT32P)(MD_PERI_MISC_BASE+0x24))
#define R_MDSYS_DOMAIN	((UINT32P)(MD_PERI_MISC_BASE+0x28))
#define R_MDSYS_DOMAIN2	((UINT32P)(MD_PERI_MISC_BASE+0x2C))
#define R_MD_REAL_TIME_CORE0	((UINT32P)(MD_PERI_MISC_BASE+0x40))
#define R_MD_REAL_TIME_CORE1	((UINT32P)(MD_PERI_MISC_BASE+0x44))
#define R_MD_REAL_TIME_CORE2	((UINT32P)(MD_PERI_MISC_BASE+0x48))
#define R_MD_REAL_TIME_CORE3	((UINT32P)(MD_PERI_MISC_BASE+0x4C))
#define R_MDMCUAPB2_MD_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x7C))
#define R_MDSYS_MD_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x80))
#define R_MDPERISYS1_MD_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x84))
#define R_MDPERISYS2_MD_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x88))
#define R_MDMCUAPB1_MD_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x8C))
#define R_MDSYS_AP_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x90))
#define R_MDPERISYS1_AP_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x94))
#define R_MDPERISYS2_AP_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x98))
#define R_MDMCUAPB_AP_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x9C))
#define R_MDSYS_TZ_PMS	((UINT32P)(MD_PERI_MISC_BASE+0xA0))
#define R_MDPERISYS1_TZ_PMS	((UINT32P)(MD_PERI_MISC_BASE+0xA4))
#define R_MDPERISYS2_TZ_PMS	((UINT32P)(MD_PERI_MISC_BASE+0xA8))
#define R_MDMCUAPB_TZ_PMS	((UINT32P)(MD_PERI_MISC_BASE+0xAC))
#define R_MDSYS_L1_PMS	((UINT32P)(MD_PERI_MISC_BASE+0xB0))
#define R_MDPERISYS1_L1_PMS	((UINT32P)(MD_PERI_MISC_BASE+0xB4))
#define R_MDPERISYS2_L1_PMS	((UINT32P)(MD_PERI_MISC_BASE+0xB8))
#define R_MDMCUAPB_L1_PMS	((UINT32P)(MD_PERI_MISC_BASE+0xBC))
#define R_MDSYS_REMAP	((UINT32P)(MD_PERI_MISC_BASE+0xC0))
#define R_L1SYS_MD_PMS	((UINT32P)(MD_PERI_MISC_BASE+0xC4))
#define R_L1SYS_AP_PMS	((UINT32P)(MD_PERI_MISC_BASE+0xC8))
#define R_L1SYS_TZ_PMS	((UINT32P)(MD_PERI_MISC_BASE+0xCC))
#define R_MDGDMA_SRAM_CTL	((UINT32P)(MD_PERI_MISC_BASE+0xD0))
#define R_TRACE_SRAM_CTL	((UINT32P)(MD_PERI_MISC_BASE+0xD4))
#define R_SDF_SRAM_CTL	((UINT32P)(MD_PERI_MISC_BASE+0xDC))
#define R_MDMCU_QOS_CTL	((UINT32P)(MD_PERI_MISC_BASE+0xF0))
#define R_RD_MDMCUAPB2_MD_PMS	((UINT32P)(MD_PERI_MISC_BASE+0xF4))
#define R_USIM_SYSTEM_MUX_SEL	((UINT32P)(MD_PERI_MISC_BASE+0xF8))
#define R_MDPERISYS_SRAM_CTL	((UINT32P)(MD_PERI_MISC_BASE+0xFC))
#define R_MD_AP_DUMMY	((UINT32P)(MD_PERI_MISC_BASE+0x100))
#define R_MDMCU_BOOTSLV_ADDR0	((UINT32P)(MD_PERI_MISC_BASE+0x104))
#define R_MDMCU_BOOTSLV_ADDR0_UPDATE	((UINT32P)(MD_PERI_MISC_BASE+0x108))
#define R_MDMCU_BOOTSLV_ADDR0_LOCK	((UINT32P)(MD_PERI_MISC_BASE+0x10C))
#define R_MDMCU_BOOTSLV_ADDR1	((UINT32P)(MD_PERI_MISC_BASE+0x110))
#define R_MDMCU_BOOTSLV_ADDR1_UPDATE	((UINT32P)(MD_PERI_MISC_BASE+0x114))
#define R_MDMCU_BOOTSLV_ADDR1_LOCK	((UINT32P)(MD_PERI_MISC_BASE+0x118))
#define R_MDMCU_BOOTSLV_ADDR2	((UINT32P)(MD_PERI_MISC_BASE+0x11C))
#define R_MDMCU_BOOTSLV_ADDR2_UPDATE	((UINT32P)(MD_PERI_MISC_BASE+0x120))
#define R_MDMCU_BOOTSLV_ADDR2_LOCK	((UINT32P)(MD_PERI_MISC_BASE+0x124))
#define R_MDMCU_BOOTSLV_ADDR3	((UINT32P)(MD_PERI_MISC_BASE+0x128))
#define R_MDMCU_BOOTSLV_ADDR3_UPDATE	((UINT32P)(MD_PERI_MISC_BASE+0x12C))
#define R_MDMCU_BOOTSLV_ADDR3_LOCK	((UINT32P)(MD_PERI_MISC_BASE+0x130))
#define R_RD_MDSYS_MD_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x134))
#define R_RD_MDPERISYS1_MD_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x138))
#define R_RD_MDPERISYS2_MD_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x13C))
#define R_RD_MDMCUAPB1_MD_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x140))
#define R_RD_MDSYS_AP_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x144))
#define R_RD_MDPERISYS1_AP_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x148))
#define R_RD_MDPERISYS2_AP_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x14C))
#define R_RD_MDMCUAPB_AP_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x150))
#define R_RD_MDSYS_TZ_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x154))
#define R_RD_MDPERISYS1_TZ_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x158))
#define R_RD_MDPERISYS2_TZ_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x15C))
#define R_RD_MDMCUAPB_TZ_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x160))
#define R_RD_MDSYS_L1_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x164))
#define R_RD_MDPERISYS1_L1_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x168))
#define R_RD_MDPERISYS2_L1_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x16C))
#define R_RD_MDMCUAPB_L1_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x170))
#define R_RD_L1SYS_MD_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x174))
#define R_RD_L1SYS_AP_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x178))
#define R_RD_L1SYS_TZ_PMS	((UINT32P)(MD_PERI_MISC_BASE+0x17C))
#define R_MDINFRADMA_MD2MDMCU_SB_MASK	((UINT32P)(MD_PERI_MISC_BASE+0x180))
#define R_BUSREC_SEL	((UINT32P)(MD_PERI_MISC_BASE+0x184))
#define R_MDINFRA_REGION_ADDRESS_R0	((UINT32P)(MD_PERI_MISC_BASE+0x188))
#define R_MDINFRA_REGION_ADDRESS_R1	((UINT32P)(MD_PERI_MISC_BASE+0x18C))
#define R_MDINFRA_REGION_ADDRESS_R2	((UINT32P)(MD_PERI_MISC_BASE+0x190))
#define R_MDINFRA_REGION_ADDRESS_R3	((UINT32P)(MD_PERI_MISC_BASE+0x194))
#define R_MDINFRA_REGION_ADDRESS_R4	((UINT32P)(MD_PERI_MISC_BASE+0x198))
#define R_MDINFRA_REGION_ADDRESS_R5	((UINT32P)(MD_PERI_MISC_BASE+0x19C))
#define R_MDINFRA_REGION_ADDRESS_R6	((UINT32P)(MD_PERI_MISC_BASE+0x1A0))
#define R_MDINFRA_REGION_ADDRESS_R7	((UINT32P)(MD_PERI_MISC_BASE+0x1A4))
#define R_MDINFRA_DOMAIN	((UINT32P)(MD_PERI_MISC_BASE+0x1A8))
#define R_MDINFRA_ENABLE_MPU	((UINT32P)(MD_PERI_MISC_BASE+0x1AC))
#define R_MDINFRA_MPU_DISABLE	((UINT32P)(MD_PERI_MISC_BASE+0x1B0))
#define R_MDINFRA_DEFAULT_BLOCK	((UINT32P)(MD_PERI_MISC_BASE+0x1B4))
#define R_MDINFRA_RW_R	((UINT32P)(MD_PERI_MISC_BASE+0x1B8))
#define R_MDMCU_REGION_ADDRESS_R0	((UINT32P)(MD_PERI_MISC_BASE+0x1BC))
#define R_MDMCU_REGION_ADDRESS_R1	((UINT32P)(MD_PERI_MISC_BASE+0x1C0))
#define R_MDMCU_REGION_ADDRESS_R2	((UINT32P)(MD_PERI_MISC_BASE+0x1C4))
#define R_MDMCU_REGION_ADDRESS_R3	((UINT32P)(MD_PERI_MISC_BASE+0x1C8))
#define R_MDMCU_REGION_ADDRESS_R4	((UINT32P)(MD_PERI_MISC_BASE+0x1CC))
#define R_MDMCU_REGION_ADDRESS_R5	((UINT32P)(MD_PERI_MISC_BASE+0x1D0))
#define R_MDMCU_REGION_ADDRESS_R6	((UINT32P)(MD_PERI_MISC_BASE+0x1D4))
#define R_MDMCU_REGION_ADDRESS_R7	((UINT32P)(MD_PERI_MISC_BASE+0x1D8))
#define R_MDMCU_DOMAIN	((UINT32P)(MD_PERI_MISC_BASE+0x1DC))
#define R_MDMCU_ENABLE_MPU	((UINT32P)(MD_PERI_MISC_BASE+0x1E0))
#define R_MDMCU_MPU_DISABLE	((UINT32P)(MD_PERI_MISC_BASE+0x1E4))
#define R_MDMCU_DEFAULT_BLOCK	((UINT32P)(MD_PERI_MISC_BASE+0x1E8))
#define R_MDMCU_RW_R	((UINT32P)(MD_PERI_MISC_BASE+0x1EC))
#define R_MDINFRA_DUMMY	((UINT32P)(MD_PERI_MISC_BASE+0x1F0))
#define R_MDMCU_ASSERT_TRIG	((UINT32P)(MD_PERI_MISC_BASE+0x1F4))
#define R_MDMCU_DUMMY	((UINT32P)(MD_PERI_MISC_BASE+0x1F8))
#define R_L1_AP_DUMMY	((UINT32P)(MD_PERI_MISC_BASE+0x200))
#define R_AP2MD_DUMMY	((UINT32P)(MD_PERI_MISC_BASE+0x300))
#define R_MDSYS_TOP_CTL_0	((UINT32P)(MD_PERI_MISC_BASE+0x400))
#define R_MDSYS_DDR_PHY_CTL	((UINT32P)(MD_PERI_MISC_BASE+0x404))
#define R_MDUART_DEBUG_SEL0	((UINT32P)(MD_PERI_MISC_BASE+0x408))
#define R_MDUART_DEBUG_SEL1	((UINT32P)(MD_PERI_MISC_BASE+0x40C))
#define R_DUMMY	((UINT32P)(MD_PERI_MISC_BASE+0x4000))

// APB Module mdcirq
#define MD_CIRQ_BASE (0xF0070000)
#define CODA_VER	((UINT32P)(MD_CIRQ_BASE+0x20150519))
#define R_MDCIRQ_ISAR_3100	((UINT32P)(MD_CIRQ_BASE+0x0))
#define R_MDCIRQ_ISAR_6332	((UINT32P)(MD_CIRQ_BASE+0x4))
#define R_MDCIRQ_ISAR_9564	((UINT32P)(MD_CIRQ_BASE+0x8))
#define R_MDCIRQ_ISAR_12796	((UINT32P)(MD_CIRQ_BASE+0xC))
#define R_MDCIRQ_ISAR_159128	((UINT32P)(MD_CIRQ_BASE+0x10))
#define R_MDCIRQ_ISAR_191160	((UINT32P)(MD_CIRQ_BASE+0x14))
#define R_MDCIRQ_ISAR_223192	((UINT32P)(MD_CIRQ_BASE+0x18))
#define R_MDCIRQ_ISAR_255224	((UINT32P)(MD_CIRQ_BASE+0x1C))
#define R_MDCIRQ_IMKR_3100	((UINT32P)(MD_CIRQ_BASE+0x20))
#define R_MDCIRQ_IMKR_6332	((UINT32P)(MD_CIRQ_BASE+0x24))
#define R_MDCIRQ_IMKR_9564	((UINT32P)(MD_CIRQ_BASE+0x28))
#define R_MDCIRQ_IMKR_12796	((UINT32P)(MD_CIRQ_BASE+0x2C))
#define R_MDCIRQ_IMKR_159128	((UINT32P)(MD_CIRQ_BASE+0x30))
#define R_MDCIRQ_IMKR_191160	((UINT32P)(MD_CIRQ_BASE+0x34))
#define R_MDCIRQ_IMKR_223192	((UINT32P)(MD_CIRQ_BASE+0x38))
#define R_MDCIRQ_IMKR_255224	((UINT32P)(MD_CIRQ_BASE+0x3C))
#define R_MDCIRQ_IMCR_3100	((UINT32P)(MD_CIRQ_BASE+0x40))
#define R_MDCIRQ_IMCR_6332	((UINT32P)(MD_CIRQ_BASE+0x44))
#define R_MDCIRQ_IMCR_9564	((UINT32P)(MD_CIRQ_BASE+0x48))
#define R_MDCIRQ_IMCR_12796	((UINT32P)(MD_CIRQ_BASE+0x4C))
#define R_MDCIRQ_IMCR_159128	((UINT32P)(MD_CIRQ_BASE+0x50))
#define R_MDCIRQ_IMCR_191160	((UINT32P)(MD_CIRQ_BASE+0x54))
#define R_MDCIRQ_IMCR_223192	((UINT32P)(MD_CIRQ_BASE+0x58))
#define R_MDCIRQ_IMCR_255224	((UINT32P)(MD_CIRQ_BASE+0x5C))
#define R_MDCIRQ_IMSR_3100	((UINT32P)(MD_CIRQ_BASE+0x60))
#define R_MDCIRQ_IMSR_6332	((UINT32P)(MD_CIRQ_BASE+0x64))
#define R_MDCIRQ_IMSR_9564	((UINT32P)(MD_CIRQ_BASE+0x68))
#define R_MDCIRQ_IMSR_12796	((UINT32P)(MD_CIRQ_BASE+0x6C))
#define R_MDCIRQ_IMSR_159128	((UINT32P)(MD_CIRQ_BASE+0x70))
#define R_MDCIRQ_IMSR_191160	((UINT32P)(MD_CIRQ_BASE+0x74))
#define R_MDCIRQ_IMSR_223192	((UINT32P)(MD_CIRQ_BASE+0x78))
#define R_MDCIRQ_IMSR_255224	((UINT32P)(MD_CIRQ_BASE+0x7C))
#define R_MDCIRQ_ISTR_3100	((UINT32P)(MD_CIRQ_BASE+0x80))
#define R_MDCIRQ_ISTR_6332	((UINT32P)(MD_CIRQ_BASE+0x84))
#define R_MDCIRQ_ISTR_9564	((UINT32P)(MD_CIRQ_BASE+0x88))
#define R_MDCIRQ_ISTR_12796	((UINT32P)(MD_CIRQ_BASE+0x8C))
#define R_MDCIRQ_ISTR_159128	((UINT32P)(MD_CIRQ_BASE+0x90))
#define R_MDCIRQ_ISTR_191160	((UINT32P)(MD_CIRQ_BASE+0x94))
#define R_MDCIRQ_ISTR_223192	((UINT32P)(MD_CIRQ_BASE+0x98))
#define R_MDCIRQ_ISTR_255224	((UINT32P)(MD_CIRQ_BASE+0x9C))
#define R_MDCIRQ_ISENR_3100	((UINT32P)(MD_CIRQ_BASE+0xA0))
#define R_MDCIRQ_ISENR_6332	((UINT32P)(MD_CIRQ_BASE+0xA4))
#define R_MDCIRQ_ISENR_9564	((UINT32P)(MD_CIRQ_BASE+0xA8))
#define R_MDCIRQ_ISENR_12796	((UINT32P)(MD_CIRQ_BASE+0xAC))
#define R_MDCIRQ_ISENR_159128	((UINT32P)(MD_CIRQ_BASE+0xB0))
#define R_MDCIRQ_ISENR_191160	((UINT32P)(MD_CIRQ_BASE+0xB4))
#define R_MDCIRQ_ISENR_223192	((UINT32P)(MD_CIRQ_BASE+0xB8))
#define R_MDCIRQ_ISENR_255224	((UINT32P)(MD_CIRQ_BASE+0xBC))
#define R_MDCIRQ_IBROCAT_3100	((UINT32P)(MD_CIRQ_BASE+0xC0))
#define R_MDCIRQ_IBROCAT_6332	((UINT32P)(MD_CIRQ_BASE+0xC4))
#define R_MDCIRQ_IBROCAT_9564	((UINT32P)(MD_CIRQ_BASE+0xC8))
#define R_MDCIRQ_IBROCAT_12796	((UINT32P)(MD_CIRQ_BASE+0xCC))
#define R_MDCIRQ_IBROCAT_159128	((UINT32P)(MD_CIRQ_BASE+0xD0))
#define R_MDCIRQ_IBROCAT_191160	((UINT32P)(MD_CIRQ_BASE+0xD4))
#define R_MDCIRQ_IBROCAT_223192	((UINT32P)(MD_CIRQ_BASE+0xD8))
#define R_MDCIRQ_IBROCAT_255224	((UINT32P)(MD_CIRQ_BASE+0xDC))
#define R_MDCIRQ_IVCTR_3100	((UINT32P)(MD_CIRQ_BASE+0xE0))
#define R_MDCIRQ_IVCTR_6332	((UINT32P)(MD_CIRQ_BASE+0xE4))
#define R_MDCIRQ_IVCTR_9564	((UINT32P)(MD_CIRQ_BASE+0xE8))
#define R_MDCIRQ_IVCTR_12796	((UINT32P)(MD_CIRQ_BASE+0xEC))
#define R_MDCIRQ_IVCTR_159128	((UINT32P)(MD_CIRQ_BASE+0xF0))
#define R_MDCIRQ_IVCTR_191160	((UINT32P)(MD_CIRQ_BASE+0xF4))
#define R_MDCIRQ_IVCTR_223192	((UINT32P)(MD_CIRQ_BASE+0xF8))
#define R_MDCIRQ_IVCTR_255224	((UINT32P)(MD_CIRQ_BASE+0xFC))
#define R_MDCIRQ_INT_TYPE_3100	((UINT32P)(MD_CIRQ_BASE+0x100))
#define R_MDCIRQ_INT_TYPE_6332	((UINT32P)(MD_CIRQ_BASE+0x104))
#define R_MDCIRQ_INT_TYPE_9564	((UINT32P)(MD_CIRQ_BASE+0x108))
#define R_MDCIRQ_INT_TYPE_12796	((UINT32P)(MD_CIRQ_BASE+0x10C))
#define R_MDCIRQ_INT_TYPE_159128	((UINT32P)(MD_CIRQ_BASE+0x110))
#define R_MDCIRQ_INT_TYPE_191160	((UINT32P)(MD_CIRQ_BASE+0x114))
#define R_MDCIRQ_INT_TYPE_223192	((UINT32P)(MD_CIRQ_BASE+0x118))
#define R_MDCIRQ_INT_TYPE_255224	((UINT32P)(MD_CIRQ_BASE+0x11C))
#define R_MDCIRQ_ISTR_CLEAR_3100	((UINT32P)(MD_CIRQ_BASE+0x120))
#define R_MDCIRQ_ISTR_CLEAR_6332	((UINT32P)(MD_CIRQ_BASE+0x124))
#define R_MDCIRQ_ISTR_CLEAR_9564	((UINT32P)(MD_CIRQ_BASE+0x128))
#define R_MDCIRQ_ISTR_CLEAR_12796	((UINT32P)(MD_CIRQ_BASE+0x12C))
#define R_MDCIRQ_ISTR_CLEAR_159128	((UINT32P)(MD_CIRQ_BASE+0x130))
#define R_MDCIRQ_ISTR_CLEAR_191160	((UINT32P)(MD_CIRQ_BASE+0x134))
#define R_MDCIRQ_ISTR_CLEAR_223192	((UINT32P)(MD_CIRQ_BASE+0x138))
#define R_MDCIRQ_ISTR_CLEAR_255224	((UINT32P)(MD_CIRQ_BASE+0x13C))
#define R_MDCIRQ_ISTR_SET_3100	((UINT32P)(MD_CIRQ_BASE+0x140))
#define R_MDCIRQ_ISTR_SET_6332	((UINT32P)(MD_CIRQ_BASE+0x144))
#define R_MDCIRQ_ISTR_SET_9564	((UINT32P)(MD_CIRQ_BASE+0x148))
#define R_MDCIRQ_ISTR_SET_12796	((UINT32P)(MD_CIRQ_BASE+0x14C))
#define R_MDCIRQ_ISTR_SET_159128	((UINT32P)(MD_CIRQ_BASE+0x150))
#define R_MDCIRQ_ISTR_SET_191160	((UINT32P)(MD_CIRQ_BASE+0x154))
#define R_MDCIRQ_ISTR_SET_223192	((UINT32P)(MD_CIRQ_BASE+0x158))
#define R_MDCIRQ_ISTR_SET_255224	((UINT32P)(MD_CIRQ_BASE+0x15C))
#define R_MDCIRQ_ISENR_CLEAR_3100	((UINT32P)(MD_CIRQ_BASE+0x160))
#define R_MDCIRQ_ISENR_CLEAR_6332	((UINT32P)(MD_CIRQ_BASE+0x164))
#define R_MDCIRQ_ISENR_CLEAR_9564	((UINT32P)(MD_CIRQ_BASE+0x168))
#define R_MDCIRQ_ISENR_CLEAR_12796	((UINT32P)(MD_CIRQ_BASE+0x16C))
#define R_MDCIRQ_ISENR_CLEAR_159128	((UINT32P)(MD_CIRQ_BASE+0x170))
#define R_MDCIRQ_ISENR_CLEAR_191160	((UINT32P)(MD_CIRQ_BASE+0x174))
#define R_MDCIRQ_ISENR_CLEAR_223192	((UINT32P)(MD_CIRQ_BASE+0x178))
#define R_MDCIRQ_ISENR_CLEAR_255224	((UINT32P)(MD_CIRQ_BASE+0x17C))
#define R_MDCIRQ_ISENR_SET_3100	((UINT32P)(MD_CIRQ_BASE+0x180))
#define R_MDCIRQ_ISENR_SET_6332	((UINT32P)(MD_CIRQ_BASE+0x184))
#define R_MDCIRQ_ISENR_SET_9564	((UINT32P)(MD_CIRQ_BASE+0x188))
#define R_MDCIRQ_ISENR_SET_12796	((UINT32P)(MD_CIRQ_BASE+0x18C))
#define R_MDCIRQ_ISENR_SET_159128	((UINT32P)(MD_CIRQ_BASE+0x190))
#define R_MDCIRQ_ISENR_SET_191160	((UINT32P)(MD_CIRQ_BASE+0x194))
#define R_MDCIRQ_ISENR_SET_223192	((UINT32P)(MD_CIRQ_BASE+0x198))
#define R_MDCIRQ_ISENR_SET_255224	((UINT32P)(MD_CIRQ_BASE+0x19C))
#define R_MDCIRQ_VPE_INC_SEND	((UINT32P)(MD_CIRQ_BASE+0x1A0))
#define R_MDCIRQ_VPE0_INTID_CURR	((UINT32P)(MD_CIRQ_BASE+0x200))
#define R_MDCIRQ_VPE1_INTID_CURR	((UINT32P)(MD_CIRQ_BASE+0x204))
#define R_MDCIRQ_VPE2_INTID_CURR	((UINT32P)(MD_CIRQ_BASE+0x208))
#define R_MDCIRQ_VPE3_INTID_CURR	((UINT32P)(MD_CIRQ_BASE+0x20C))
#define R_MDCIRQ_VPE4_INTID_CURR	((UINT32P)(MD_CIRQ_BASE+0x210))
#define R_MDCIRQ_VPE5_INTID_CURR	((UINT32P)(MD_CIRQ_BASE+0x214))
#define R_MDCIRQ_VPE6_INTID_CURR	((UINT32P)(MD_CIRQ_BASE+0x218))
#define R_MDCIRQ_VPE7_INTID_CURR	((UINT32P)(MD_CIRQ_BASE+0x21C))
#define R_MDCIRQ_VPE0_PRLV_CURR	((UINT32P)(MD_CIRQ_BASE+0x220))
#define R_MDCIRQ_VPE1_PRLV_CURR	((UINT32P)(MD_CIRQ_BASE+0x224))
#define R_MDCIRQ_VPE2_PRLV_CURR	((UINT32P)(MD_CIRQ_BASE+0x228))
#define R_MDCIRQ_VPE3_PRLV_CURR	((UINT32P)(MD_CIRQ_BASE+0x22C))
#define R_MDCIRQ_VPE4_PRLV_CURR	((UINT32P)(MD_CIRQ_BASE+0x230))
#define R_MDCIRQ_VPE5_PRLV_CURR	((UINT32P)(MD_CIRQ_BASE+0x234))
#define R_MDCIRQ_VPE6_PRLV_CURR	((UINT32P)(MD_CIRQ_BASE+0x238))
#define R_MDCIRQ_VPE7_PRLV_CURR	((UINT32P)(MD_CIRQ_BASE+0x23C))
#define R_MDCIRQ_VPE0_INTID_SPUR	((UINT32P)(MD_CIRQ_BASE+0x240))
#define R_MDCIRQ_VPE1_INTID_SPUR	((UINT32P)(MD_CIRQ_BASE+0x244))
#define R_MDCIRQ_VPE2_INTID_SPUR	((UINT32P)(MD_CIRQ_BASE+0x248))
#define R_MDCIRQ_VPE3_INTID_SPUR	((UINT32P)(MD_CIRQ_BASE+0x24C))
#define R_MDCIRQ_VPE4_INTID_SPUR	((UINT32P)(MD_CIRQ_BASE+0x250))
#define R_MDCIRQ_VPE5_INTID_SPUR	((UINT32P)(MD_CIRQ_BASE+0x254))
#define R_MDCIRQ_VPE6_INTID_SPUR	((UINT32P)(MD_CIRQ_BASE+0x258))
#define R_MDCIRQ_VPE7_INTID_SPUR	((UINT32P)(MD_CIRQ_BASE+0x25C))
#define R_MDCIRQ_VPE0_MIN_PRLV	((UINT32P)(MD_CIRQ_BASE+0x260))
#define R_MDCIRQ_VPE1_MIN_PRLV	((UINT32P)(MD_CIRQ_BASE+0x264))
#define R_MDCIRQ_VPE2_MIN_PRLV	((UINT32P)(MD_CIRQ_BASE+0x268))
#define R_MDCIRQ_VPE3_MIN_PRLV	((UINT32P)(MD_CIRQ_BASE+0x26C))
#define R_MDCIRQ_VPE4_MIN_PRLV	((UINT32P)(MD_CIRQ_BASE+0x270))
#define R_MDCIRQ_VPE5_MIN_PRLV	((UINT32P)(MD_CIRQ_BASE+0x274))
#define R_MDCIRQ_VPE6_MIN_PRLV	((UINT32P)(MD_CIRQ_BASE+0x278))
#define R_MDCIRQ_VPE7_MIN_PRLV	((UINT32P)(MD_CIRQ_BASE+0x27C))
#define R_MDCIRQ_VPE0_NMIID_CURR	((UINT32P)(MD_CIRQ_BASE+0x280))
#define R_MDCIRQ_VPE1_NMIID_CURR	((UINT32P)(MD_CIRQ_BASE+0x284))
#define R_MDCIRQ_VPE2_NMIID_CURR	((UINT32P)(MD_CIRQ_BASE+0x288))
#define R_MDCIRQ_VPE3_NMIID_CURR	((UINT32P)(MD_CIRQ_BASE+0x28C))
#define R_MDCIRQ_VPE4_NMIID_CURR	((UINT32P)(MD_CIRQ_BASE+0x290))
#define R_MDCIRQ_VPE5_NMIID_CURR	((UINT32P)(MD_CIRQ_BASE+0x294))
#define R_MDCIRQ_VPE6_NMIID_CURR	((UINT32P)(MD_CIRQ_BASE+0x298))
#define R_MDCIRQ_VPE7_NMIID_CURR	((UINT32P)(MD_CIRQ_BASE+0x29C))
#define R_MDCIRQ_VPE0_NMIID_SPUR	((UINT32P)(MD_CIRQ_BASE+0x2A0))
#define R_MDCIRQ_VPE1_NMIID_SPUR	((UINT32P)(MD_CIRQ_BASE+0x2A4))
#define R_MDCIRQ_VPE2_NMIID_SPUR	((UINT32P)(MD_CIRQ_BASE+0x2A8))
#define R_MDCIRQ_VPE3_NMIID_SPUR	((UINT32P)(MD_CIRQ_BASE+0x2AC))
#define R_MDCIRQ_VPE4_NMIID_SPUR	((UINT32P)(MD_CIRQ_BASE+0x2B0))
#define R_MDCIRQ_VPE5_NMIID_SPUR	((UINT32P)(MD_CIRQ_BASE+0x2B4))
#define R_MDCIRQ_VPE6_NMIID_SPUR	((UINT32P)(MD_CIRQ_BASE+0x2B8))
#define R_MDCIRQ_VPE7_NMIID_SPUR	((UINT32P)(MD_CIRQ_BASE+0x2BC))
#define R_MDCIRQ_PRLV_00	((UINT32P)(MD_CIRQ_BASE+0x300))
#define R_MDCIRQ_PRLV_04	((UINT32P)(MD_CIRQ_BASE+0x304))
#define R_MDCIRQ_PRLV_08	((UINT32P)(MD_CIRQ_BASE+0x308))
#define R_MDCIRQ_PRLV_12	((UINT32P)(MD_CIRQ_BASE+0x30C))
#define R_MDCIRQ_PRLV_16	((UINT32P)(MD_CIRQ_BASE+0x310))
#define R_MDCIRQ_PRLV_20	((UINT32P)(MD_CIRQ_BASE+0x314))
#define R_MDCIRQ_PRLV_24	((UINT32P)(MD_CIRQ_BASE+0x318))
#define R_MDCIRQ_PRLV_28	((UINT32P)(MD_CIRQ_BASE+0x31C))
#define R_MDCIRQ_PRLV_32	((UINT32P)(MD_CIRQ_BASE+0x320))
#define R_MDCIRQ_PRLV_36	((UINT32P)(MD_CIRQ_BASE+0x324))
#define R_MDCIRQ_PRLV_40	((UINT32P)(MD_CIRQ_BASE+0x328))
#define R_MDCIRQ_PRLV_44	((UINT32P)(MD_CIRQ_BASE+0x32C))
#define R_MDCIRQ_PRLV_48	((UINT32P)(MD_CIRQ_BASE+0x330))
#define R_MDCIRQ_PRLV_52	((UINT32P)(MD_CIRQ_BASE+0x334))
#define R_MDCIRQ_PRLV_56	((UINT32P)(MD_CIRQ_BASE+0x338))
#define R_MDCIRQ_PRLV_60	((UINT32P)(MD_CIRQ_BASE+0x33C))
#define R_MDCIRQ_PRLV_64	((UINT32P)(MD_CIRQ_BASE+0x340))
#define R_MDCIRQ_PRLV_68	((UINT32P)(MD_CIRQ_BASE+0x344))
#define R_MDCIRQ_PRLV_72	((UINT32P)(MD_CIRQ_BASE+0x348))
#define R_MDCIRQ_PRLV_76	((UINT32P)(MD_CIRQ_BASE+0x34C))
#define R_MDCIRQ_PRLV_80	((UINT32P)(MD_CIRQ_BASE+0x350))
#define R_MDCIRQ_PRLV_84	((UINT32P)(MD_CIRQ_BASE+0x354))
#define R_MDCIRQ_PRLV_88	((UINT32P)(MD_CIRQ_BASE+0x358))
#define R_MDCIRQ_PRLV_92	((UINT32P)(MD_CIRQ_BASE+0x35C))
#define R_MDCIRQ_PRLV_96	((UINT32P)(MD_CIRQ_BASE+0x360))
#define R_MDCIRQ_PRLV_100	((UINT32P)(MD_CIRQ_BASE+0x364))
#define R_MDCIRQ_PRLV_104	((UINT32P)(MD_CIRQ_BASE+0x368))
#define R_MDCIRQ_PRLV_108	((UINT32P)(MD_CIRQ_BASE+0x36C))
#define R_MDCIRQ_PRLV_112	((UINT32P)(MD_CIRQ_BASE+0x370))
#define R_MDCIRQ_PRLV_116	((UINT32P)(MD_CIRQ_BASE+0x374))
#define R_MDCIRQ_PRLV_120	((UINT32P)(MD_CIRQ_BASE+0x378))
#define R_MDCIRQ_PRLV_124	((UINT32P)(MD_CIRQ_BASE+0x37C))
#define R_MDCIRQ_PRLV_128	((UINT32P)(MD_CIRQ_BASE+0x380))
#define R_MDCIRQ_PRLV_132	((UINT32P)(MD_CIRQ_BASE+0x384))
#define R_MDCIRQ_PRLV_136	((UINT32P)(MD_CIRQ_BASE+0x388))
#define R_MDCIRQ_PRLV_140	((UINT32P)(MD_CIRQ_BASE+0x38C))
#define R_MDCIRQ_PRLV_144	((UINT32P)(MD_CIRQ_BASE+0x390))
#define R_MDCIRQ_PRLV_148	((UINT32P)(MD_CIRQ_BASE+0x394))
#define R_MDCIRQ_PRLV_152	((UINT32P)(MD_CIRQ_BASE+0x398))
#define R_MDCIRQ_PRLV_156	((UINT32P)(MD_CIRQ_BASE+0x39C))
#define R_MDCIRQ_PRLV_160	((UINT32P)(MD_CIRQ_BASE+0x3A0))
#define R_MDCIRQ_PRLV_164	((UINT32P)(MD_CIRQ_BASE+0x3A4))
#define R_MDCIRQ_PRLV_168	((UINT32P)(MD_CIRQ_BASE+0x3A8))
#define R_MDCIRQ_PRLV_172	((UINT32P)(MD_CIRQ_BASE+0x3AC))
#define R_MDCIRQ_PRLV_176	((UINT32P)(MD_CIRQ_BASE+0x3B0))
#define R_MDCIRQ_PRLV_180	((UINT32P)(MD_CIRQ_BASE+0x3B4))
#define R_MDCIRQ_PRLV_184	((UINT32P)(MD_CIRQ_BASE+0x3B8))
#define R_MDCIRQ_PRLV_188	((UINT32P)(MD_CIRQ_BASE+0x3BC))
#define R_MDCIRQ_PRLV_192	((UINT32P)(MD_CIRQ_BASE+0x3C0))
#define R_MDCIRQ_PRLV_196	((UINT32P)(MD_CIRQ_BASE+0x3C4))
#define R_MDCIRQ_PRLV_200	((UINT32P)(MD_CIRQ_BASE+0x3C8))
#define R_MDCIRQ_PRLV_204	((UINT32P)(MD_CIRQ_BASE+0x3CC))
#define R_MDCIRQ_PRLV_208	((UINT32P)(MD_CIRQ_BASE+0x3D0))
#define R_MDCIRQ_PRLV_212	((UINT32P)(MD_CIRQ_BASE+0x3D4))
#define R_MDCIRQ_PRLV_216	((UINT32P)(MD_CIRQ_BASE+0x3D8))
#define R_MDCIRQ_PRLV_220	((UINT32P)(MD_CIRQ_BASE+0x3DC))
#define R_MDCIRQ_PRLV_224	((UINT32P)(MD_CIRQ_BASE+0x3E0))
#define R_MDCIRQ_PRLV_228	((UINT32P)(MD_CIRQ_BASE+0x3E4))
#define R_MDCIRQ_PRLV_232	((UINT32P)(MD_CIRQ_BASE+0x3E8))
#define R_MDCIRQ_PRLV_236	((UINT32P)(MD_CIRQ_BASE+0x3EC))
#define R_MDCIRQ_PRLV_240	((UINT32P)(MD_CIRQ_BASE+0x3F0))
#define R_MDCIRQ_PRLV_244	((UINT32P)(MD_CIRQ_BASE+0x3F4))
#define R_MDCIRQ_PRLV_248	((UINT32P)(MD_CIRQ_BASE+0x3F8))
#define R_MDCIRQ_PRLV_252	((UINT32P)(MD_CIRQ_BASE+0x3FC))
#define R_MDCIRQ_VPE_IRQ_BIT	((UINT32P)(MD_CIRQ_BASE+0x500))
#define R_MDCIRQ_VPE0_IRQ_STATE	((UINT32P)(MD_CIRQ_BASE+0x504))
#define R_MDCIRQ_VPE1_IRQ_STATE	((UINT32P)(MD_CIRQ_BASE+0x508))
#define R_MDCIRQ_VPE2_IRQ_STATE	((UINT32P)(MD_CIRQ_BASE+0x50C))
#define R_MDCIRQ_VPE3_IRQ_STATE	((UINT32P)(MD_CIRQ_BASE+0x510))
#define R_MDCIRQ_VPE4_IRQ_STATE	((UINT32P)(MD_CIRQ_BASE+0x514))
#define R_MDCIRQ_VPE5_IRQ_STATE	((UINT32P)(MD_CIRQ_BASE+0x518))
#define R_MDCIRQ_VPE6_IRQ_STATE	((UINT32P)(MD_CIRQ_BASE+0x51C))
#define R_MDCIRQ_VPE7_IRQ_STATE	((UINT32P)(MD_CIRQ_BASE+0x520))
#define R_MDCIRQ_IRQ_GROUP_CFG_00	((UINT32P)(MD_CIRQ_BASE+0x600))
#define R_MDCIRQ_IRQ_GROUP_CFG_04	((UINT32P)(MD_CIRQ_BASE+0x604))
#define R_MDCIRQ_IRQ_GROUP_CFG_08	((UINT32P)(MD_CIRQ_BASE+0x608))
#define R_MDCIRQ_IRQ_GROUP_CFG_12	((UINT32P)(MD_CIRQ_BASE+0x60C))
#define R_MDCIRQ_IRQ_GROUP_CFG_16	((UINT32P)(MD_CIRQ_BASE+0x610))
#define R_MDCIRQ_IRQ_GROUP_CFG_20	((UINT32P)(MD_CIRQ_BASE+0x614))
#define R_MDCIRQ_IRQ_GROUP_CFG_24	((UINT32P)(MD_CIRQ_BASE+0x618))
#define R_MDCIRQ_IRQ_GROUP_CFG_28	((UINT32P)(MD_CIRQ_BASE+0x61C))
#define R_MDCIRQ_IRQ_GROUP_CFG_32	((UINT32P)(MD_CIRQ_BASE+0x620))
#define R_MDCIRQ_IRQ_GROUP_CFG_36	((UINT32P)(MD_CIRQ_BASE+0x624))
#define R_MDCIRQ_IRQ_GROUP_CFG_40	((UINT32P)(MD_CIRQ_BASE+0x628))
#define R_MDCIRQ_IRQ_GROUP_CFG_44	((UINT32P)(MD_CIRQ_BASE+0x62C))
#define R_MDCIRQ_IRQ_GROUP_CFG_48	((UINT32P)(MD_CIRQ_BASE+0x630))
#define R_MDCIRQ_IRQ_GROUP_CFG_52	((UINT32P)(MD_CIRQ_BASE+0x634))
#define R_MDCIRQ_IRQ_GROUP_CFG_56	((UINT32P)(MD_CIRQ_BASE+0x638))
#define R_MDCIRQ_IRQ_GROUP_CFG_60	((UINT32P)(MD_CIRQ_BASE+0x63C))
#define R_MDCIRQ_IRQ_GROUP_CFG_64	((UINT32P)(MD_CIRQ_BASE+0x640))
#define R_MDCIRQ_IRQ_GROUP_CFG_68	((UINT32P)(MD_CIRQ_BASE+0x644))
#define R_MDCIRQ_IRQ_GROUP_CFG_72	((UINT32P)(MD_CIRQ_BASE+0x648))
#define R_MDCIRQ_IRQ_GROUP_CFG_76	((UINT32P)(MD_CIRQ_BASE+0x64C))
#define R_MDCIRQ_IRQ_GROUP_CFG_80	((UINT32P)(MD_CIRQ_BASE+0x650))
#define R_MDCIRQ_IRQ_GROUP_CFG_84	((UINT32P)(MD_CIRQ_BASE+0x654))
#define R_MDCIRQ_IRQ_GROUP_CFG_88	((UINT32P)(MD_CIRQ_BASE+0x658))
#define R_MDCIRQ_IRQ_GROUP_CFG_92	((UINT32P)(MD_CIRQ_BASE+0x65C))
#define R_MDCIRQ_IRQ_GROUP_CFG_96	((UINT32P)(MD_CIRQ_BASE+0x660))
#define R_MDCIRQ_IRQ_GROUP_CFG_100	((UINT32P)(MD_CIRQ_BASE+0x664))
#define R_MDCIRQ_IRQ_GROUP_CFG_104	((UINT32P)(MD_CIRQ_BASE+0x668))
#define R_MDCIRQ_IRQ_GROUP_CFG_108	((UINT32P)(MD_CIRQ_BASE+0x66C))
#define R_MDCIRQ_IRQ_GROUP_CFG_112	((UINT32P)(MD_CIRQ_BASE+0x670))
#define R_MDCIRQ_IRQ_GROUP_CFG_116	((UINT32P)(MD_CIRQ_BASE+0x674))
#define R_MDCIRQ_IRQ_GROUP_CFG_120	((UINT32P)(MD_CIRQ_BASE+0x678))
#define R_MDCIRQ_IRQ_GROUP_CFG_124	((UINT32P)(MD_CIRQ_BASE+0x67C))
#define R_MDCIRQ_IRQ_GROUP_CFG_128	((UINT32P)(MD_CIRQ_BASE+0x680))
#define R_MDCIRQ_IRQ_GROUP_CFG_132	((UINT32P)(MD_CIRQ_BASE+0x684))
#define R_MDCIRQ_IRQ_GROUP_CFG_136	((UINT32P)(MD_CIRQ_BASE+0x688))
#define R_MDCIRQ_IRQ_GROUP_CFG_140	((UINT32P)(MD_CIRQ_BASE+0x68C))
#define R_MDCIRQ_IRQ_GROUP_CFG_144	((UINT32P)(MD_CIRQ_BASE+0x690))
#define R_MDCIRQ_IRQ_GROUP_CFG_148	((UINT32P)(MD_CIRQ_BASE+0x694))
#define R_MDCIRQ_IRQ_GROUP_CFG_152	((UINT32P)(MD_CIRQ_BASE+0x698))
#define R_MDCIRQ_IRQ_GROUP_CFG_156	((UINT32P)(MD_CIRQ_BASE+0x69C))
#define R_MDCIRQ_IRQ_GROUP_CFG_160	((UINT32P)(MD_CIRQ_BASE+0x6A0))
#define R_MDCIRQ_IRQ_GROUP_CFG_164	((UINT32P)(MD_CIRQ_BASE+0x6A4))
#define R_MDCIRQ_IRQ_GROUP_CFG_168	((UINT32P)(MD_CIRQ_BASE+0x6A8))
#define R_MDCIRQ_IRQ_GROUP_CFG_172	((UINT32P)(MD_CIRQ_BASE+0x6AC))
#define R_MDCIRQ_IRQ_GROUP_CFG_176	((UINT32P)(MD_CIRQ_BASE+0x6B0))
#define R_MDCIRQ_IRQ_GROUP_CFG_180	((UINT32P)(MD_CIRQ_BASE+0x6B4))
#define R_MDCIRQ_IRQ_GROUP_CFG_184	((UINT32P)(MD_CIRQ_BASE+0x6B8))
#define R_MDCIRQ_IRQ_GROUP_CFG_188	((UINT32P)(MD_CIRQ_BASE+0x6BC))
#define R_MDCIRQ_IRQ_GROUP_CFG_192	((UINT32P)(MD_CIRQ_BASE+0x6C0))
#define R_MDCIRQ_IRQ_GROUP_CFG_196	((UINT32P)(MD_CIRQ_BASE+0x6C4))
#define R_MDCIRQ_IRQ_GROUP_CFG_200	((UINT32P)(MD_CIRQ_BASE+0x6C8))
#define R_MDCIRQ_IRQ_GROUP_CFG_204	((UINT32P)(MD_CIRQ_BASE+0x6CC))
#define R_MDCIRQ_IRQ_GROUP_CFG_208	((UINT32P)(MD_CIRQ_BASE+0x6D0))
#define R_MDCIRQ_IRQ_GROUP_CFG_212	((UINT32P)(MD_CIRQ_BASE+0x6D4))
#define R_MDCIRQ_IRQ_GROUP_CFG_216	((UINT32P)(MD_CIRQ_BASE+0x6D8))
#define R_MDCIRQ_IRQ_GROUP_CFG_220	((UINT32P)(MD_CIRQ_BASE+0x6DC))
#define R_MDCIRQ_IRQ_GROUP_CFG_224	((UINT32P)(MD_CIRQ_BASE+0x6E0))
#define R_MDCIRQ_IRQ_GROUP_CFG_228	((UINT32P)(MD_CIRQ_BASE+0x6E4))
#define R_MDCIRQ_IRQ_GROUP_CFG_232	((UINT32P)(MD_CIRQ_BASE+0x6E8))
#define R_MDCIRQ_IRQ_GROUP_CFG_236	((UINT32P)(MD_CIRQ_BASE+0x6EC))
#define R_MDCIRQ_IRQ_GROUP_CFG_240	((UINT32P)(MD_CIRQ_BASE+0x6F0))
#define R_MDCIRQ_IRQ_GROUP_CFG_244	((UINT32P)(MD_CIRQ_BASE+0x6F4))
#define R_MDCIRQ_IRQ_GROUP_CFG_248	((UINT32P)(MD_CIRQ_BASE+0x6F8))
#define R_MDCIRQ_IRQ_GROUP_CFG_252	((UINT32P)(MD_CIRQ_BASE+0x6FC))
#define R_MDCIRQ_GROUP0_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x800))
#define R_MDCIRQ_GROUP1_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x804))
#define R_MDCIRQ_GROUP2_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x808))
#define R_MDCIRQ_GROUP3_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x80C))
#define R_MDCIRQ_GROUP4_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x810))
#define R_MDCIRQ_GROUP5_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x814))
#define R_MDCIRQ_GROUP6_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x818))
#define R_MDCIRQ_GROUP7_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x81C))
#define R_MDCIRQ_GROUP8_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x820))
#define R_MDCIRQ_GROUP9_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x824))
#define R_MDCIRQ_GROUP10_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x828))
#define R_MDCIRQ_GROUP11_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x82C))
#define R_MDCIRQ_GROUP12_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x830))
#define R_MDCIRQ_GROUP13_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x834))
#define R_MDCIRQ_GROUP14_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x838))
#define R_MDCIRQ_GROUP15_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x83C))
#define R_MDCIRQ_GROUP16_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x840))
#define R_MDCIRQ_GROUP17_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x844))
#define R_MDCIRQ_GROUP18_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x848))
#define R_MDCIRQ_GROUP19_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x84C))
#define R_MDCIRQ_GROUP20_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x850))
#define R_MDCIRQ_GROUP21_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x854))
#define R_MDCIRQ_GROUP22_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x858))
#define R_MDCIRQ_GROUP23_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x85C))
#define R_MDCIRQ_GROUP24_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x860))
#define R_MDCIRQ_GROUP25_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x864))
#define R_MDCIRQ_GROUP26_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x868))
#define R_MDCIRQ_GROUP27_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x86C))
#define R_MDCIRQ_GROUP28_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x870))
#define R_MDCIRQ_GROUP29_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x874))
#define R_MDCIRQ_GROUP30_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x878))
#define R_MDCIRQ_GROUP31_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x87C))
#define R_MDCIRQ_GROUP32_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x880))
#define R_MDCIRQ_GROUP33_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x884))
#define R_MDCIRQ_GROUP34_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x888))
#define R_MDCIRQ_GROUP35_M2V_CFG	((UINT32P)(MD_CIRQ_BASE+0x88C))
#define R_MDCIRQ_VPE0_SW_STACK_DEPTH_CFG	((UINT32P)(MD_CIRQ_BASE+0xA00))
#define R_MDCIRQ_VPE1_SW_STACK_DEPTH_CFG	((UINT32P)(MD_CIRQ_BASE+0xA04))
#define R_MDCIRQ_VPE2_SW_STACK_DEPTH_CFG	((UINT32P)(MD_CIRQ_BASE+0xA08))
#define R_MDCIRQ_VPE3_SW_STACK_DEPTH_CFG	((UINT32P)(MD_CIRQ_BASE+0xA0C))
#define R_MDCIRQ_VPE4_SW_STACK_DEPTH_CFG	((UINT32P)(MD_CIRQ_BASE+0xA10))
#define R_MDCIRQ_VPE5_SW_STACK_DEPTH_CFG	((UINT32P)(MD_CIRQ_BASE+0xA14))
#define R_MDCIRQ_VPE6_SW_STACK_DEPTH_CFG	((UINT32P)(MD_CIRQ_BASE+0xA18))
#define R_MDCIRQ_VPE7_SW_STACK_DEPTH_CFG	((UINT32P)(MD_CIRQ_BASE+0xA1C))
#define R_MDCIRQ_VPE0_TIMING_CHK_THRESHOLD	((UINT32P)(MD_CIRQ_BASE+0xA20))
#define R_MDCIRQ_VPE1_TIMING_CHK_THRESHOLD	((UINT32P)(MD_CIRQ_BASE+0xA24))
#define R_MDCIRQ_VPE2_TIMING_CHK_THRESHOLD	((UINT32P)(MD_CIRQ_BASE+0xA28))
#define R_MDCIRQ_VPE3_TIMING_CHK_THRESHOLD	((UINT32P)(MD_CIRQ_BASE+0xA2C))
#define R_MDCIRQ_VPE4_TIMING_CHK_THRESHOLD	((UINT32P)(MD_CIRQ_BASE+0xA30))
#define R_MDCIRQ_VPE5_TIMING_CHK_THRESHOLD	((UINT32P)(MD_CIRQ_BASE+0xA34))
#define R_MDCIRQ_VPE6_TIMING_CHK_THRESHOLD	((UINT32P)(MD_CIRQ_BASE+0xA38))
#define R_MDCIRQ_VPE7_TIMING_CHK_THRESHOLD	((UINT32P)(MD_CIRQ_BASE+0xA3C))
#define R_MDCIRQ_CORE0_TIMING_CHK_THRESHOLD	((UINT32P)(MD_CIRQ_BASE+0xA40))
#define R_MDCIRQ_CORE1_TIMING_CHK_THRESHOLD	((UINT32P)(MD_CIRQ_BASE+0xA44))
#define R_MDCIRQ_CORE2_TIMING_CHK_THRESHOLD	((UINT32P)(MD_CIRQ_BASE+0xA48))
#define R_MDCIRQ_CORE3_TIMING_CHK_THRESHOLD	((UINT32P)(MD_CIRQ_BASE+0xA4C))
#define R_MDCIRQ_VPE0_TIMING_CHK_FRC_COUNTER_MASK	((UINT32P)(MD_CIRQ_BASE+0xA50))
#define R_MDCIRQ_VPE1_TIMING_CHK_FRC_COUNTER_MASK	((UINT32P)(MD_CIRQ_BASE+0xA54))
#define R_MDCIRQ_VPE2_TIMING_CHK_FRC_COUNTER_MASK	((UINT32P)(MD_CIRQ_BASE+0xA58))
#define R_MDCIRQ_VPE3_TIMING_CHK_FRC_COUNTER_MASK	((UINT32P)(MD_CIRQ_BASE+0xA5C))
#define R_MDCIRQ_VPE4_TIMING_CHK_FRC_COUNTER_MASK	((UINT32P)(MD_CIRQ_BASE+0xA60))
#define R_MDCIRQ_VPE5_TIMING_CHK_FRC_COUNTER_MASK	((UINT32P)(MD_CIRQ_BASE+0xA64))
#define R_MDCIRQ_VPE6_TIMING_CHK_FRC_COUNTER_MASK	((UINT32P)(MD_CIRQ_BASE+0xA68))
#define R_MDCIRQ_VPE7_TIMING_CHK_FRC_COUNTER_MASK	((UINT32P)(MD_CIRQ_BASE+0xA6C))
#define R_MDCIRQ_CORE0_TIMING_CHK_FRC_COUNTER_MASK	((UINT32P)(MD_CIRQ_BASE+0xA70))
#define R_MDCIRQ_CORE1_TIMING_CHK_FRC_COUNTER_MASK	((UINT32P)(MD_CIRQ_BASE+0xA74))
#define R_MDCIRQ_CORE2_TIMING_CHK_FRC_COUNTER_MASK	((UINT32P)(MD_CIRQ_BASE+0xA78))
#define R_MDCIRQ_CORE3_TIMING_CHK_FRC_COUNTER_MASK	((UINT32P)(MD_CIRQ_BASE+0xA7C))
#define R_MDCIRQ_VPE0_TIMING_CHK_FRC_COUNTER_UNMASK	((UINT32P)(MD_CIRQ_BASE+0xA80))
#define R_MDCIRQ_VPE1_TIMING_CHK_FRC_COUNTER_UNMASK	((UINT32P)(MD_CIRQ_BASE+0xA84))
#define R_MDCIRQ_VPE2_TIMING_CHK_FRC_COUNTER_UNMASK	((UINT32P)(MD_CIRQ_BASE+0xA88))
#define R_MDCIRQ_VPE3_TIMING_CHK_FRC_COUNTER_UNMASK	((UINT32P)(MD_CIRQ_BASE+0xA8C))
#define R_MDCIRQ_VPE4_TIMING_CHK_FRC_COUNTER_UNMASK	((UINT32P)(MD_CIRQ_BASE+0xA90))
#define R_MDCIRQ_VPE5_TIMING_CHK_FRC_COUNTER_UNMASK	((UINT32P)(MD_CIRQ_BASE+0xA94))
#define R_MDCIRQ_VPE6_TIMING_CHK_FRC_COUNTER_UNMASK	((UINT32P)(MD_CIRQ_BASE+0xA98))
#define R_MDCIRQ_VPE7_TIMING_CHK_FRC_COUNTER_UNMASK	((UINT32P)(MD_CIRQ_BASE+0xA9C))
#define R_MDCIRQ_CORE0_TIMING_CHK_FRC_COUNTER_UNMASK	((UINT32P)(MD_CIRQ_BASE+0xAA0))
#define R_MDCIRQ_CORE1_TIMING_CHK_FRC_COUNTER_UNMASK	((UINT32P)(MD_CIRQ_BASE+0xAA4))
#define R_MDCIRQ_CORE2_TIMING_CHK_FRC_COUNTER_UNMASK	((UINT32P)(MD_CIRQ_BASE+0xAA8))
#define R_MDCIRQ_CORE3_TIMING_CHK_FRC_COUNTER_UNMASK	((UINT32P)(MD_CIRQ_BASE+0xAAC))
#define R_MDCIRQ_VPE0_TIMING_CHK_MAX_TIMING_SLOT	((UINT32P)(MD_CIRQ_BASE+0xAB0))
#define R_MDCIRQ_VPE1_TIMING_CHK_MAX_TIMING_SLOT	((UINT32P)(MD_CIRQ_BASE+0xAB4))
#define R_MDCIRQ_VPE2_TIMING_CHK_MAX_TIMING_SLOT	((UINT32P)(MD_CIRQ_BASE+0xAB8))
#define R_MDCIRQ_VPE3_TIMING_CHK_MAX_TIMING_SLOT	((UINT32P)(MD_CIRQ_BASE+0xABC))
#define R_MDCIRQ_VPE4_TIMING_CHK_MAX_TIMING_SLOT	((UINT32P)(MD_CIRQ_BASE+0xAC0))
#define R_MDCIRQ_VPE5_TIMING_CHK_MAX_TIMING_SLOT	((UINT32P)(MD_CIRQ_BASE+0xAC4))
#define R_MDCIRQ_VPE6_TIMING_CHK_MAX_TIMING_SLOT	((UINT32P)(MD_CIRQ_BASE+0xAC8))
#define R_MDCIRQ_VPE7_TIMING_CHK_MAX_TIMING_SLOT	((UINT32P)(MD_CIRQ_BASE+0xACC))
#define R_MDCIRQ_CORE0_TIMING_CHK_MAX_TIMING_SLOT	((UINT32P)(MD_CIRQ_BASE+0xAD0))
#define R_MDCIRQ_CORE1_TIMING_CHK_MAX_TIMING_SLOT	((UINT32P)(MD_CIRQ_BASE+0xAD4))
#define R_MDCIRQ_CORE2_TIMING_CHK_MAX_TIMING_SLOT	((UINT32P)(MD_CIRQ_BASE+0xAD8))
#define R_MDCIRQ_CORE3_TIMING_CHK_MAX_TIMING_SLOT	((UINT32P)(MD_CIRQ_BASE+0xADC))
#define R_MDCIRQ_VPE0_TIMING_CHK_FRC_COUNTER_CLEAR	((UINT32P)(MD_CIRQ_BASE+0xAE0))
#define R_MDCIRQ_VPE1_TIMING_CHK_FRC_COUNTER_CLEAR	((UINT32P)(MD_CIRQ_BASE+0xAE4))
#define R_MDCIRQ_VPE2_TIMING_CHK_FRC_COUNTER_CLEAR	((UINT32P)(MD_CIRQ_BASE+0xAE8))
#define R_MDCIRQ_VPE3_TIMING_CHK_FRC_COUNTER_CLEAR	((UINT32P)(MD_CIRQ_BASE+0xAEC))
#define R_MDCIRQ_VPE4_TIMING_CHK_FRC_COUNTER_CLEAR	((UINT32P)(MD_CIRQ_BASE+0xAF0))
#define R_MDCIRQ_VPE5_TIMING_CHK_FRC_COUNTER_CLEAR	((UINT32P)(MD_CIRQ_BASE+0xAF4))
#define R_MDCIRQ_VPE6_TIMING_CHK_FRC_COUNTER_CLEAR	((UINT32P)(MD_CIRQ_BASE+0xAF8))
#define R_MDCIRQ_VPE7_TIMING_CHK_FRC_COUNTER_CLEAR	((UINT32P)(MD_CIRQ_BASE+0xAFC))
#define R_MDCIRQ_CORE0_TIMING_CHK_FRC_COUNTER_CLEAR	((UINT32P)(MD_CIRQ_BASE+0xB00))
#define R_MDCIRQ_CORE1_TIMING_CHK_FRC_COUNTER_CLEAR	((UINT32P)(MD_CIRQ_BASE+0xB04))
#define R_MDCIRQ_CORE2_TIMING_CHK_FRC_COUNTER_CLEAR	((UINT32P)(MD_CIRQ_BASE+0xB08))
#define R_MDCIRQ_CORE3_TIMING_CHK_FRC_COUNTER_CLEAR	((UINT32P)(MD_CIRQ_BASE+0xB0C))
#define R_MDCIRQ_TIMING_CHK_INTERRUPT_STATUS	((UINT32P)(MD_CIRQ_BASE+0xB10))
#define R_MDCIRQ_YQ0_SET_REG	((UINT32P)(MD_CIRQ_BASE+0xB14))
#define R_MDCIRQ_YQ1_SET_REG	((UINT32P)(MD_CIRQ_BASE+0xB18))
#define R_MDCIRQ_YQ2_SET_REG	((UINT32P)(MD_CIRQ_BASE+0xB1C))
#define R_MDCIRQ_YQ3_SET_REG	((UINT32P)(MD_CIRQ_BASE+0xB20))
#define R_MDCIRQ_YQ0_CLEAR_REG	((UINT32P)(MD_CIRQ_BASE+0xB24))
#define R_MDCIRQ_YQ1_CLEAR_REG	((UINT32P)(MD_CIRQ_BASE+0xB28))
#define R_MDCIRQ_YQ2_CLEAR_REG	((UINT32P)(MD_CIRQ_BASE+0xB2C))
#define R_MDCIRQ_YQ3_CLEAR_REG	((UINT32P)(MD_CIRQ_BASE+0xB30))
#define R_MDCIRQ_YQ0_MASK_REG	((UINT32P)(MD_CIRQ_BASE+0xB34))
#define R_MDCIRQ_YQ1_MASK_REG	((UINT32P)(MD_CIRQ_BASE+0xB38))
#define R_MDCIRQ_YQ2_MASK_REG	((UINT32P)(MD_CIRQ_BASE+0xB3C))
#define R_MDCIRQ_YQ3_MASK_REG	((UINT32P)(MD_CIRQ_BASE+0xB40))
#define R_MDCIRQ_YQ0_VECTOR_REG	((UINT32P)(MD_CIRQ_BASE+0xB44))
#define R_MDCIRQ_YQ1_VECTOR_REG	((UINT32P)(MD_CIRQ_BASE+0xB48))
#define R_MDCIRQ_YQ2_VECTOR_REG	((UINT32P)(MD_CIRQ_BASE+0xB4C))
#define R_MDCIRQ_YQ3_VECTOR_REG	((UINT32P)(MD_CIRQ_BASE+0xB50))
#define R_MDCIRQ_YQ0_MASK_CLEAR_REG	((UINT32P)(MD_CIRQ_BASE+0xB54))
#define R_MDCIRQ_YQ1_MASK_CLEAR_REG	((UINT32P)(MD_CIRQ_BASE+0xB58))
#define R_MDCIRQ_YQ2_MASK_CLEAR_REG	((UINT32P)(MD_CIRQ_BASE+0xB5C))
#define R_MDCIRQ_YQ3_MASK_CLEAR_REG	((UINT32P)(MD_CIRQ_BASE+0xB60))
#define R_MDCIRQ_YQ0_MASK_SET_REG	((UINT32P)(MD_CIRQ_BASE+0xB64))
#define R_MDCIRQ_YQ1_MASK_SET_REG	((UINT32P)(MD_CIRQ_BASE+0xB68))
#define R_MDCIRQ_YQ2_MASK_SET_REG	((UINT32P)(MD_CIRQ_BASE+0xB6C))
#define R_MDCIRQ_YQ3_MASK_SET_REG	((UINT32P)(MD_CIRQ_BASE+0xB70))
#define R_MDCIRQ_YQ0_STATUS_REG	((UINT32P)(MD_CIRQ_BASE+0xB74))
#define R_MDCIRQ_YQ1_STATUS_REG	((UINT32P)(MD_CIRQ_BASE+0xB78))
#define R_MDCIRQ_YQ2_STATUS_REG	((UINT32P)(MD_CIRQ_BASE+0xB7C))
#define R_MDCIRQ_YQ3_STATUS_REG	((UINT32P)(MD_CIRQ_BASE+0xB80))
#define R_MDCIRQ_VPE0_IRQ_ACK	((UINT32P)(MD_CIRQ_BASE+0xC00))
#define R_MDCIRQ_VPE1_IRQ_ACK	((UINT32P)(MD_CIRQ_BASE+0xC04))
#define R_MDCIRQ_VPE2_IRQ_ACK	((UINT32P)(MD_CIRQ_BASE+0xC08))
#define R_MDCIRQ_VPE3_IRQ_ACK	((UINT32P)(MD_CIRQ_BASE+0xC0C))
#define R_MDCIRQ_VPE4_IRQ_ACK	((UINT32P)(MD_CIRQ_BASE+0xC10))
#define R_MDCIRQ_VPE5_IRQ_ACK	((UINT32P)(MD_CIRQ_BASE+0xC14))
#define R_MDCIRQ_VPE6_IRQ_ACK	((UINT32P)(MD_CIRQ_BASE+0xC18))
#define R_MDCIRQ_VPE7_IRQ_ACK	((UINT32P)(MD_CIRQ_BASE+0xC1C))
#define R_MDCIRQ_VPE0_IRQ_ID	((UINT32P)(MD_CIRQ_BASE+0xC20))
#define R_MDCIRQ_VPE1_IRQ_ID	((UINT32P)(MD_CIRQ_BASE+0xC24))
#define R_MDCIRQ_VPE2_IRQ_ID	((UINT32P)(MD_CIRQ_BASE+0xC28))
#define R_MDCIRQ_VPE3_IRQ_ID	((UINT32P)(MD_CIRQ_BASE+0xC2C))
#define R_MDCIRQ_VPE4_IRQ_ID	((UINT32P)(MD_CIRQ_BASE+0xC30))
#define R_MDCIRQ_VPE5_IRQ_ID	((UINT32P)(MD_CIRQ_BASE+0xC34))
#define R_MDCIRQ_VPE6_IRQ_ID	((UINT32P)(MD_CIRQ_BASE+0xC38))
#define R_MDCIRQ_VPE7_IRQ_ID	((UINT32P)(MD_CIRQ_BASE+0xC3C))
#define R_MDCIRQ_VPE0_IRQ_IDV	((UINT32P)(MD_CIRQ_BASE+0xC40))
#define R_MDCIRQ_VPE1_IRQ_IDV	((UINT32P)(MD_CIRQ_BASE+0xC44))
#define R_MDCIRQ_VPE2_IRQ_IDV	((UINT32P)(MD_CIRQ_BASE+0xC48))
#define R_MDCIRQ_VPE3_IRQ_IDV	((UINT32P)(MD_CIRQ_BASE+0xC4C))
#define R_MDCIRQ_VPE4_IRQ_IDV	((UINT32P)(MD_CIRQ_BASE+0xC50))
#define R_MDCIRQ_VPE5_IRQ_IDV	((UINT32P)(MD_CIRQ_BASE+0xC54))
#define R_MDCIRQ_VPE6_IRQ_IDV	((UINT32P)(MD_CIRQ_BASE+0xC58))
#define R_MDCIRQ_VPE7_IRQ_IDV	((UINT32P)(MD_CIRQ_BASE+0xC5C))
#define R_MDCIRQ_VPE0_IRQ_PRLV_ACK	((UINT32P)(MD_CIRQ_BASE+0xC60))
#define R_MDCIRQ_VPE1_IRQ_PRLV_ACK	((UINT32P)(MD_CIRQ_BASE+0xC64))
#define R_MDCIRQ_VPE2_IRQ_PRLV_ACK	((UINT32P)(MD_CIRQ_BASE+0xC68))
#define R_MDCIRQ_VPE3_IRQ_PRLV_ACK	((UINT32P)(MD_CIRQ_BASE+0xC6C))
#define R_MDCIRQ_VPE4_IRQ_PRLV_ACK	((UINT32P)(MD_CIRQ_BASE+0xC70))
#define R_MDCIRQ_VPE5_IRQ_PRLV_ACK	((UINT32P)(MD_CIRQ_BASE+0xC74))
#define R_MDCIRQ_VPE6_IRQ_PRLV_ACK	((UINT32P)(MD_CIRQ_BASE+0xC78))
#define R_MDCIRQ_VPE7_IRQ_PRLV_ACK	((UINT32P)(MD_CIRQ_BASE+0xC7C))
#define R_MDCIRQ_VPE0_NMI_ACK	((UINT32P)(MD_CIRQ_BASE+0xC80))
#define R_MDCIRQ_VPE1_NMI_ACK	((UINT32P)(MD_CIRQ_BASE+0xC84))
#define R_MDCIRQ_VPE2_NMI_ACK	((UINT32P)(MD_CIRQ_BASE+0xC88))
#define R_MDCIRQ_VPE3_NMI_ACK	((UINT32P)(MD_CIRQ_BASE+0xC8C))
#define R_MDCIRQ_VPE4_NMI_ACK	((UINT32P)(MD_CIRQ_BASE+0xC90))
#define R_MDCIRQ_VPE5_NMI_ACK	((UINT32P)(MD_CIRQ_BASE+0xC94))
#define R_MDCIRQ_VPE6_NMI_ACK	((UINT32P)(MD_CIRQ_BASE+0xC98))
#define R_MDCIRQ_VPE7_NMI_ACK	((UINT32P)(MD_CIRQ_BASE+0xC9C))
#define R_MDCIRQ_VPE0_NMI_ID	((UINT32P)(MD_CIRQ_BASE+0xCA0))
#define R_MDCIRQ_VPE1_NMI_ID	((UINT32P)(MD_CIRQ_BASE+0xCA4))
#define R_MDCIRQ_VPE2_NMI_ID	((UINT32P)(MD_CIRQ_BASE+0xCA8))
#define R_MDCIRQ_VPE3_NMI_ID	((UINT32P)(MD_CIRQ_BASE+0xCAC))
#define R_MDCIRQ_VPE4_NMI_ID	((UINT32P)(MD_CIRQ_BASE+0xCB0))
#define R_MDCIRQ_VPE5_NMI_ID	((UINT32P)(MD_CIRQ_BASE+0xCB4))
#define R_MDCIRQ_VPE6_NMI_ID	((UINT32P)(MD_CIRQ_BASE+0xCB8))
#define R_MDCIRQ_VPE7_NMI_ID	((UINT32P)(MD_CIRQ_BASE+0xCBC))
#define R_MDCIRQ_VPE0_NMI_IDV	((UINT32P)(MD_CIRQ_BASE+0xCC0))
#define R_MDCIRQ_VPE1_NMI_IDV	((UINT32P)(MD_CIRQ_BASE+0xCC4))
#define R_MDCIRQ_VPE2_NMI_IDV	((UINT32P)(MD_CIRQ_BASE+0xCC8))
#define R_MDCIRQ_VPE3_NMI_IDV	((UINT32P)(MD_CIRQ_BASE+0xCCC))
#define R_MDCIRQ_VPE4_NMI_IDV	((UINT32P)(MD_CIRQ_BASE+0xCD0))
#define R_MDCIRQ_VPE5_NMI_IDV	((UINT32P)(MD_CIRQ_BASE+0xCD4))
#define R_MDCIRQ_VPE6_NMI_IDV	((UINT32P)(MD_CIRQ_BASE+0xCD8))
#define R_MDCIRQ_VPE7_NMI_IDV	((UINT32P)(MD_CIRQ_BASE+0xCDC))
#define R_MDCIRQ_VPE0_NMI_PRLV_ACK	((UINT32P)(MD_CIRQ_BASE+0xCE0))
#define R_MDCIRQ_VPE1_NMI_PRLV_ACK	((UINT32P)(MD_CIRQ_BASE+0xCE4))
#define R_MDCIRQ_VPE2_NMI_PRLV_ACK	((UINT32P)(MD_CIRQ_BASE+0xCE8))
#define R_MDCIRQ_VPE3_NMI_PRLV_ACK	((UINT32P)(MD_CIRQ_BASE+0xCEC))
#define R_MDCIRQ_VPE4_NMI_PRLV_ACK	((UINT32P)(MD_CIRQ_BASE+0xCF0))
#define R_MDCIRQ_VPE5_NMI_PRLV_ACK	((UINT32P)(MD_CIRQ_BASE+0xCF4))
#define R_MDCIRQ_VPE6_NMI_PRLV_ACK	((UINT32P)(MD_CIRQ_BASE+0xCF8))
#define R_MDCIRQ_VPE7_NMI_PRLV_ACK	((UINT32P)(MD_CIRQ_BASE+0xCFC))
#define R_MDCIRQ_VPE0_TIMING_CHK	((UINT32P)(MD_CIRQ_BASE+0xD00))
#define R_MDCIRQ_VPE1_TIMING_CHK	((UINT32P)(MD_CIRQ_BASE+0xD04))
#define R_MDCIRQ_VPE2_TIMING_CHK	((UINT32P)(MD_CIRQ_BASE+0xD08))
#define R_MDCIRQ_VPE3_TIMING_CHK	((UINT32P)(MD_CIRQ_BASE+0xD0C))
#define R_MDCIRQ_VPE4_TIMING_CHK	((UINT32P)(MD_CIRQ_BASE+0xD10))
#define R_MDCIRQ_VPE5_TIMING_CHK	((UINT32P)(MD_CIRQ_BASE+0xD14))
#define R_MDCIRQ_VPE6_TIMING_CHK	((UINT32P)(MD_CIRQ_BASE+0xD18))
#define R_MDCIRQ_VPE7_TIMING_CHK	((UINT32P)(MD_CIRQ_BASE+0xD1C))
#define R_MDCIRQ_CORE0_TIMING_CHK	((UINT32P)(MD_CIRQ_BASE+0xD20))
#define R_MDCIRQ_CORE1_TIMING_CHK	((UINT32P)(MD_CIRQ_BASE+0xD24))
#define R_MDCIRQ_CORE2_TIMING_CHK	((UINT32P)(MD_CIRQ_BASE+0xD28))
#define R_MDCIRQ_CORE3_TIMING_CHK	((UINT32P)(MD_CIRQ_BASE+0xD2C))
#define R_MDCIRQ_VPE0_ISAR_3100	((UINT32P)(MD_CIRQ_BASE+0xD30))
#define R_MDCIRQ_VPE0_ISAR_6332	((UINT32P)(MD_CIRQ_BASE+0xD34))
#define R_MDCIRQ_VPE0_ISAR_9564	((UINT32P)(MD_CIRQ_BASE+0xD38))
#define R_MDCIRQ_VPE0_ISAR_12796	((UINT32P)(MD_CIRQ_BASE+0xD3C))
#define R_MDCIRQ_VPE0_ISAR_159128	((UINT32P)(MD_CIRQ_BASE+0xD40))
#define R_MDCIRQ_VPE0_ISAR_191160	((UINT32P)(MD_CIRQ_BASE+0xD44))
#define R_MDCIRQ_VPE0_ISAR_223192	((UINT32P)(MD_CIRQ_BASE+0xD48))
#define R_MDCIRQ_VPE0_ISAR_255224	((UINT32P)(MD_CIRQ_BASE+0xD4C))
#define R_MDCIRQ_VPE1_ISAR_3100	((UINT32P)(MD_CIRQ_BASE+0xD50))
#define R_MDCIRQ_VPE1_ISAR_6332	((UINT32P)(MD_CIRQ_BASE+0xD54))
#define R_MDCIRQ_VPE1_ISAR_9564	((UINT32P)(MD_CIRQ_BASE+0xD58))
#define R_MDCIRQ_VPE1_ISAR_12796	((UINT32P)(MD_CIRQ_BASE+0xD5C))
#define R_MDCIRQ_VPE1_ISAR_159128	((UINT32P)(MD_CIRQ_BASE+0xD60))
#define R_MDCIRQ_VPE1_ISAR_191160	((UINT32P)(MD_CIRQ_BASE+0xD64))
#define R_MDCIRQ_VPE1_ISAR_223192	((UINT32P)(MD_CIRQ_BASE+0xD68))
#define R_MDCIRQ_VPE1_ISAR_255224	((UINT32P)(MD_CIRQ_BASE+0xD6C))
#define R_MDCIRQ_VPE2_ISAR_3100	((UINT32P)(MD_CIRQ_BASE+0xD70))
#define R_MDCIRQ_VPE2_ISAR_6332	((UINT32P)(MD_CIRQ_BASE+0xD74))
#define R_MDCIRQ_VPE2_ISAR_9564	((UINT32P)(MD_CIRQ_BASE+0xD78))
#define R_MDCIRQ_VPE2_ISAR_12796	((UINT32P)(MD_CIRQ_BASE+0xD7C))
#define R_MDCIRQ_VPE2_ISAR_159128	((UINT32P)(MD_CIRQ_BASE+0xD80))
#define R_MDCIRQ_VPE2_ISAR_191160	((UINT32P)(MD_CIRQ_BASE+0xD84))
#define R_MDCIRQ_VPE2_ISAR_223192	((UINT32P)(MD_CIRQ_BASE+0xD88))
#define R_MDCIRQ_VPE2_ISAR_255224	((UINT32P)(MD_CIRQ_BASE+0xD8C))
#define R_MDCIRQ_VPE3_ISAR_3100	((UINT32P)(MD_CIRQ_BASE+0xD90))
#define R_MDCIRQ_VPE3_ISAR_6332	((UINT32P)(MD_CIRQ_BASE+0xD94))
#define R_MDCIRQ_VPE3_ISAR_9564	((UINT32P)(MD_CIRQ_BASE+0xD98))
#define R_MDCIRQ_VPE3_ISAR_12796	((UINT32P)(MD_CIRQ_BASE+0xD9C))
#define R_MDCIRQ_VPE3_ISAR_159128	((UINT32P)(MD_CIRQ_BASE+0xDA0))
#define R_MDCIRQ_VPE3_ISAR_191160	((UINT32P)(MD_CIRQ_BASE+0xDA4))
#define R_MDCIRQ_VPE3_ISAR_223192	((UINT32P)(MD_CIRQ_BASE+0xDA8))
#define R_MDCIRQ_VPE3_ISAR_255224	((UINT32P)(MD_CIRQ_BASE+0xDAC))
#define R_MDCIRQ_VPE4_ISAR_3100	((UINT32P)(MD_CIRQ_BASE+0xDB0))
#define R_MDCIRQ_VPE4_ISAR_6332	((UINT32P)(MD_CIRQ_BASE+0xDB4))
#define R_MDCIRQ_VPE4_ISAR_9564	((UINT32P)(MD_CIRQ_BASE+0xDB8))
#define R_MDCIRQ_VPE4_ISAR_12796	((UINT32P)(MD_CIRQ_BASE+0xDBC))
#define R_MDCIRQ_VPE4_ISAR_159128	((UINT32P)(MD_CIRQ_BASE+0xDC0))
#define R_MDCIRQ_VPE4_ISAR_191160	((UINT32P)(MD_CIRQ_BASE+0xDC4))
#define R_MDCIRQ_VPE4_ISAR_223192	((UINT32P)(MD_CIRQ_BASE+0xDC8))
#define R_MDCIRQ_VPE4_ISAR_255224	((UINT32P)(MD_CIRQ_BASE+0xDCC))
#define R_MDCIRQ_VPE5_ISAR_3100	((UINT32P)(MD_CIRQ_BASE+0xDD0))
#define R_MDCIRQ_VPE5_ISAR_6332	((UINT32P)(MD_CIRQ_BASE+0xDD4))
#define R_MDCIRQ_VPE5_ISAR_9564	((UINT32P)(MD_CIRQ_BASE+0xDD8))
#define R_MDCIRQ_VPE5_ISAR_12796	((UINT32P)(MD_CIRQ_BASE+0xDDC))
#define R_MDCIRQ_VPE5_ISAR_159128	((UINT32P)(MD_CIRQ_BASE+0xDE0))
#define R_MDCIRQ_VPE5_ISAR_191160	((UINT32P)(MD_CIRQ_BASE+0xDE4))
#define R_MDCIRQ_VPE5_ISAR_223192	((UINT32P)(MD_CIRQ_BASE+0xDE8))
#define R_MDCIRQ_VPE5_ISAR_255224	((UINT32P)(MD_CIRQ_BASE+0xDEC))
#define R_MDCIRQ_VPE6_ISAR_3100	((UINT32P)(MD_CIRQ_BASE+0xDF0))
#define R_MDCIRQ_VPE6_ISAR_6332	((UINT32P)(MD_CIRQ_BASE+0xDF4))
#define R_MDCIRQ_VPE6_ISAR_9564	((UINT32P)(MD_CIRQ_BASE+0xDF8))
#define R_MDCIRQ_VPE6_ISAR_12796	((UINT32P)(MD_CIRQ_BASE+0xDFC))
#define R_MDCIRQ_VPE6_ISAR_159128	((UINT32P)(MD_CIRQ_BASE+0xE00))
#define R_MDCIRQ_VPE6_ISAR_191160	((UINT32P)(MD_CIRQ_BASE+0xE04))
#define R_MDCIRQ_VPE6_ISAR_223192	((UINT32P)(MD_CIRQ_BASE+0xE08))
#define R_MDCIRQ_VPE6_ISAR_255224	((UINT32P)(MD_CIRQ_BASE+0xE0C))
#define R_MDCIRQ_VPE7_ISAR_3100	((UINT32P)(MD_CIRQ_BASE+0xE10))
#define R_MDCIRQ_VPE7_ISAR_6332	((UINT32P)(MD_CIRQ_BASE+0xE14))
#define R_MDCIRQ_VPE7_ISAR_9564	((UINT32P)(MD_CIRQ_BASE+0xE18))
#define R_MDCIRQ_VPE7_ISAR_12796	((UINT32P)(MD_CIRQ_BASE+0xE1C))
#define R_MDCIRQ_VPE7_ISAR_159128	((UINT32P)(MD_CIRQ_BASE+0xE20))
#define R_MDCIRQ_VPE7_ISAR_191160	((UINT32P)(MD_CIRQ_BASE+0xE24))
#define R_MDCIRQ_VPE7_ISAR_223192	((UINT32P)(MD_CIRQ_BASE+0xE28))
#define R_MDCIRQ_VPE7_ISAR_255224	((UINT32P)(MD_CIRQ_BASE+0xE2C))
#define R_MDCIRQ_HW_IRQ_MASK_3100	((UINT32P)(MD_CIRQ_BASE+0xE30))
#define R_MDCIRQ_HW_IRQ_MASK_6332	((UINT32P)(MD_CIRQ_BASE+0xE34))
#define R_MDCIRQ_HW_IRQ_MASK_9564	((UINT32P)(MD_CIRQ_BASE+0xE38))
#define R_MDCIRQ_HW_IRQ_MASK_12796	((UINT32P)(MD_CIRQ_BASE+0xE3C))
#define R_MDCIRQ_HW_IRQ_MASK_159128	((UINT32P)(MD_CIRQ_BASE+0xE40))
#define R_MDCIRQ_HW_IRQ_MASK_191160	((UINT32P)(MD_CIRQ_BASE+0xE44))
#define R_MDCIRQ_HW_IRQ_MASK_223192	((UINT32P)(MD_CIRQ_BASE+0xE48))
#define R_MDCIRQ_HW_IRQ_MASK_255224	((UINT32P)(MD_CIRQ_BASE+0xE4C))
#define R_MDCIRQ_DUMMY	((UINT32P)(MD_CIRQ_BASE+0xE98))
#define R_MDCIRQ_DV_DUMMY	((UINT32P)(MD_CIRQ_BASE+0xE98))

// APB Module dbgmon_par
#define MDPAR_DBGMON_BASE (0x800B0000)
#define R_DBGMON_FLAGSEL0	((UINT32P)(MDPAR_DBGMON_BASE+0x000))
#define R_DBGMON_FLAGSEL1	((UINT32P)(MDPAR_DBGMON_BASE+0x004))
#define R_DBGMON_MODSEL0	((UINT32P)(MDPAR_DBGMON_BASE+0x008))
#define R_DBGMON_MODSEL1	((UINT32P)(MDPAR_DBGMON_BASE+0x00c))
#define R_DBGMON_SUBSEL0	((UINT32P)(MDPAR_DBGMON_BASE+0x010))
#define R_DBGMON_SUBSEL1	((UINT32P)(MDPAR_DBGMON_BASE+0x014))
#define R_DBGMON_FLAGMON0	((UINT32P)(MDPAR_DBGMON_BASE+0x020))
#define R_DBGMON_FLAGMON1	((UINT32P)(MDPAR_DBGMON_BASE+0x024))
#define R_DBGMON_DUMMY	((UINT32P)(MDPAR_DBGMON_BASE+0x0fc))

// APB Module mdperisys_clkctl
#define MD_PERI_CLK_CTl_BASE (0x800C0000)
#define CODA_VER	((UINT32P)(MD_PERI_CLK_CTl_BASE+0x2014_0411))
#define R_MDPERI_CLKCTL_CODA_VERSION	((UINT32P)(MD_PERI_CLK_CTl_BASE+0x0))
#define R_DUMMY	((UINT32P)(MD_PERI_CLK_CTl_BASE+0x4000))

// APB Module md_topsm
#define MD_TOPSM_BASE (0xF00D0000)
#define CODA_VER	((UINT32P)(MD_TOPSM_BASE+0x2015_0811))
#define R_MDTOPSM_CODA_VERSION	((UINT32P)(MD_TOPSM_BASE+0x0))
#define R_RM_CLK_SETTLE	((UINT32P)(MD_TOPSM_BASE+0x4))
#define R_RM_TMR_TRG0	((UINT32P)(MD_TOPSM_BASE+0x10))
#define R_RM_TMR_TRG1	((UINT32P)(MD_TOPSM_BASE+0x14))
#define R_RM_TMR_PWR0	((UINT32P)(MD_TOPSM_BASE+0x18))
#define R_RM_TMR_PWR1	((UINT32P)(MD_TOPSM_BASE+0x1C))
#define R_RM_TMR_PWR2	((UINT32P)(MD_TOPSM_BASE+0x20))
#define R_RM_PERI_CON1	((UINT32P)(MD_TOPSM_BASE+0x30))
#define R_RM_PERI_CON2	((UINT32P)(MD_TOPSM_BASE+0x34))
#define R_RM_PERI_CON3	((UINT32P)(MD_TOPSM_BASE+0x38))
#define R_PERI_SLEEP_MASK	((UINT32P)(MD_TOPSM_BASE+0x3C))
#define R_RM_TMR_SSTA	((UINT32P)(MD_TOPSM_BASE+0x40))
#define R_TOPSM_DBG	((UINT32P)(MD_TOPSM_BASE+0x50))
#define R_TOPSM_CTI	((UINT32P)(MD_TOPSM_BASE+0x54))
#define R_FRC_CON	((UINT32P)(MD_TOPSM_BASE+0x80))
#define R_FRC_F32K_FM	((UINT32P)(MD_TOPSM_BASE+0x84))
#define R_FRC_VAL_R	((UINT32P)(MD_TOPSM_BASE+0x88))
#define R_FRC_SYNC_VAL_2G_H	((UINT32P)(MD_TOPSM_BASE+0x90))
#define R_FRC_SYNC_VAL_2G_MISC	((UINT32P)(MD_TOPSM_BASE+0x94))
#define R_FRC_SYNC_VAL_3G_H	((UINT32P)(MD_TOPSM_BASE+0x98))
#define R_FRC_SYNC_VAL_3G_MISC	((UINT32P)(MD_TOPSM_BASE+0x9C))
#define R_FRC_SYNC_VAL_TDD_H	((UINT32P)(MD_TOPSM_BASE+0xA0))
#define R_FRC_SYNC_VAL_TDD_MISC	((UINT32P)(MD_TOPSM_BASE+0xA4))
#define R_LTE_TIMER_SYNC_CTRL	((UINT32P)(MD_TOPSM_BASE+0xA8))
#define R_LTE_TIMER_SYNC_VAL_L	((UINT32P)(MD_TOPSM_BASE+0xAC))
#define R_FM_CON	((UINT32P)(MD_TOPSM_BASE+0xB0))
#define R_FM_CAL	((UINT32P)(MD_TOPSM_BASE+0xB4))
#define R_FM_T0	((UINT32P)(MD_TOPSM_BASE+0xB8))
#define R_FM_T1	((UINT32P)(MD_TOPSM_BASE+0xBC))
#define R_LTE_TIMER_SYNC_VAL_H	((UINT32P)(MD_TOPSM_BASE+0xC0))
#define R_GPS_SYNC_TIME	((UINT32P)(MD_TOPSM_BASE+0xC4))
#define R_GPS_SYNC_CTL	((UINT32P)(MD_TOPSM_BASE+0xC8))
#define R_GPS_SYNC_SEL	((UINT32P)(MD_TOPSM_BASE+0xCC))
#define R_F32K_CNT	((UINT32P)(MD_TOPSM_BASE+0x104))
#define R_SLP_TCM_MEM_PD1	((UINT32P)(MD_TOPSM_BASE+0x120))
#define R_SLP_TCM_MEM_PD2	((UINT32P)(MD_TOPSM_BASE+0x124))
#define R_SLP_TCM_MEM_PD3	((UINT32P)(MD_TOPSM_BASE+0x128))
#define R_SLP_TCM_MEM_PD4	((UINT32P)(MD_TOPSM_BASE+0x12C))
#define R_SLP_TCM_MEM_PD5	((UINT32P)(MD_TOPSM_BASE+0x130))
#define R_SLP_TCM_MEM_PD6	((UINT32P)(MD_TOPSM_BASE+0x134))
#define R_SLP_TCM_MEM_PD7	((UINT32P)(MD_TOPSM_BASE+0x138))
#define R_SLP_TCM_MEM_PD8	((UINT32P)(MD_TOPSM_BASE+0x13C))
#define R_SLP_TCM_MEM_PD9	((UINT32P)(MD_TOPSM_BASE+0x140))
#define R_SLP_TCM_MEM_PD10	((UINT32P)(MD_TOPSM_BASE+0x144))
#define R_SLP_TCM_MEM_PD11	((UINT32P)(MD_TOPSM_BASE+0x148))
#define R_SLP_TCM_MEM_PD12	((UINT32P)(MD_TOPSM_BASE+0x14C))
#define R_SW_PD_PSMCUSYS_SLP_SRAM_1	((UINT32P)(MD_TOPSM_BASE+0x160))
#define R_SW_PD_PSMCUSYS_SLP_SRAM_2	((UINT32P)(MD_TOPSM_BASE+0x164))
#define R_SW_PD_PSMCUSYS_SLP_SRAM_3	((UINT32P)(MD_TOPSM_BASE+0x168))
#define R_SW_PD_PSMCUSYS_SLP_SRAM_4	((UINT32P)(MD_TOPSM_BASE+0x16C))
#define R_SW_PD_PSMCUSYS_SLP_SRAM_5	((UINT32P)(MD_TOPSM_BASE+0x170))
#define R_SW_PD_PSMCUSYS_SLP_SRAM_6	((UINT32P)(MD_TOPSM_BASE+0x174))
#define R_SW_PD_PSMCUSYS_SLP_SRAM_7	((UINT32P)(MD_TOPSM_BASE+0x178))
#define R_SW_PD_PSMCUSYS_SLP_SRAM_8	((UINT32P)(MD_TOPSM_BASE+0x17C))
#define R_SW_PD_PSMCUSYS_SLP_SRAM_9	((UINT32P)(MD_TOPSM_BASE+0x180))
#define R_SW_PD_PSMCUSYS_SLP_SRAM_10	((UINT32P)(MD_TOPSM_BASE+0x184))
#define R_SW_PD_PSMCUSYS_SLP_SRAM_11	((UINT32P)(MD_TOPSM_BASE+0x188))
#define R_SW_PD_PSMCUSYS_SLP_SRAM_12	((UINT32P)(MD_TOPSM_BASE+0x18C))
#define R_SW_PD_FOR_SRAM_1	((UINT32P)(MD_TOPSM_BASE+0x190))
#define R_CCF_CLK_CON	((UINT32P)(MD_TOPSM_BASE+0x200))
#define R_F32K_CK_SEL_OPTION	((UINT32P)(MD_TOPSM_BASE+0x204))
#define R_SAL_1	((UINT32P)(MD_TOPSM_BASE+0x208))
#define R_SAL_2	((UINT32P)(MD_TOPSM_BASE+0x20C))
#define R_SW_RESET_LPM_COUNTER	((UINT32P)(MD_TOPSM_BASE+0x210))
#define R_SETTLE_ASSER	((UINT32P)(MD_TOPSM_BASE+0x300))
#define R_SW_DBGC_SYSCLK	((UINT32P)(MD_TOPSM_BASE+0x304))
#define R_SW_DBGC_PLL0	((UINT32P)(MD_TOPSM_BASE+0x308))
#define R_SW_DBGC_PLL1	((UINT32P)(MD_TOPSM_BASE+0x30C))
#define R_SW_DBGC_PLL2	((UINT32P)(MD_TOPSM_BASE+0x310))
#define R_SW_DBGC_PLL3	((UINT32P)(MD_TOPSM_BASE+0x314))
#define R_SW_DBGC_PLL4	((UINT32P)(MD_TOPSM_BASE+0x318))
#define R_SW_DBGC_PLL5	((UINT32P)(MD_TOPSM_BASE+0x31C))
#define R_SW_DBGC_PLL6	((UINT32P)(MD_TOPSM_BASE+0x320))
#define R_SW_DBGC_PLL7	((UINT32P)(MD_TOPSM_BASE+0x324))
#define R_SW_DBGC_PLL8	((UINT32P)(MD_TOPSM_BASE+0x328))
#define R_SW_DBGC_PLL9	((UINT32P)(MD_TOPSM_BASE+0x32C))
#define R_SW_DBGC_PWR0	((UINT32P)(MD_TOPSM_BASE+0x400))
#define R_SW_DBGC_PWR1	((UINT32P)(MD_TOPSM_BASE+0x404))
#define R_SW_DBGC_PWR2	((UINT32P)(MD_TOPSM_BASE+0x408))
#define R_SW_DBGC_PWR3	((UINT32P)(MD_TOPSM_BASE+0x40C))
#define R_SW_DBGC_PWR4	((UINT32P)(MD_TOPSM_BASE+0x410))
#define R_SW_DBGC_PWR5	((UINT32P)(MD_TOPSM_BASE+0x414))
#define R_SW_DBGC_PWR6	((UINT32P)(MD_TOPSM_BASE+0x418))
#define R_SW_DBGC_PWR7	((UINT32P)(MD_TOPSM_BASE+0x41C))
#define R_SW_DBGC_PWR8	((UINT32P)(MD_TOPSM_BASE+0x420))
#define R_FAKE_RDY	((UINT32P)(MD_TOPSM_BASE+0x500))
#define R_COUNTER_SRCCLK_EN_0	((UINT32P)(MD_TOPSM_BASE+0x504))
#define R_COUNTER_SRCCLK_EN_1	((UINT32P)(MD_TOPSM_BASE+0x508))
#define R_COUNTER_SRCCLK_EN_2	((UINT32P)(MD_TOPSM_BASE+0x50C))
#define R_COUNTER_SRCCLK_EN_3	((UINT32P)(MD_TOPSM_BASE+0x510))
#define R_COUNTER_SRCCLK_EN_4	((UINT32P)(MD_TOPSM_BASE+0x514))
#define R_COUNTER_SRCCLK_EN_5	((UINT32P)(MD_TOPSM_BASE+0x518))
#define R_COUNTER_SRCCLK_EN_6	((UINT32P)(MD_TOPSM_BASE+0x51C))
#define R_COUNTER_SRCCLK_EN_7	((UINT32P)(MD_TOPSM_BASE+0x520))
#define R_COUNTER_SRCCLK_EN_8	((UINT32P)(MD_TOPSM_BASE+0x524))
#define R_COUNTER_SRCCLK_EN_9	((UINT32P)(MD_TOPSM_BASE+0x528))
#define R_WITHOUT_SYSCLK_COUNTER	((UINT32P)(MD_TOPSM_BASE+0x52C))
#define R_HANDSHAKE_FIXEDLATENCY	((UINT32P)(MD_TOPSM_BASE+0x600))
#define R_VDD2LDO	((UINT32P)(MD_TOPSM_BASE+0x604))
#define R_LDO2VDD	((UINT32P)(MD_TOPSM_BASE+0x608))
#define R_LATENCY_FOR_MODE_TRANSITION	((UINT32P)(MD_TOPSM_BASE+0x60c))
#define R_PWR_FRQ_SETTLE	((UINT32P)(MD_TOPSM_BASE+0x610))
#define R_DEST_LEVEL	((UINT32P)(MD_TOPSM_BASE+0x614))
#define R_VOCAL	((UINT32P)(MD_TOPSM_BASE+0x618))
#define R_POWER_MODE	((UINT32P)(MD_TOPSM_BASE+0x61C))
#define R_CLK_DIS_MODE_TRAN	((UINT32P)(MD_TOPSM_BASE+0x620))
#define R_LDO2VDD_FOR_SLEEP	((UINT32P)(MD_TOPSM_BASE+0x624))
#define R_LDOC_STATE	((UINT32P)(MD_TOPSM_BASE+0x628))
#define R_LEVEL_ADJ_STATE	((UINT32P)(MD_TOPSM_BASE+0x62C))
#define R_PRE_WFI	((UINT32P)(MD_TOPSM_BASE+0x630))
#define R_LDO_MONITOR	((UINT32P)(MD_TOPSM_BASE+0x634))
#define R_IBIAS_ADJ	((UINT32P)(MD_TOPSM_BASE+0x638))
#define R_RM_LEVEL_ADJ_INT_LV_CLR	((UINT32P)(MD_TOPSM_BASE+0x63C))
#define R_RM_LEVEL_ADJ_INT_LV_MASK	((UINT32P)(MD_TOPSM_BASE+0x640))
#define R_LDO_UPDATE	((UINT32P)(MD_TOPSM_BASE+0x644))
#define R_LEVEL_UP_DOWN	((UINT32P)(MD_TOPSM_BASE+0x648))
#define R_LEVEL_SOURCE	((UINT32P)(MD_TOPSM_BASE+0x64C))
#define R_SW_DIRECT_VOL	((UINT32P)(MD_TOPSM_BASE+0x650))
#define R_SW_DIRECT_FRE	((UINT32P)(MD_TOPSM_BASE+0x654))
#define R_LDO_OCPROT	((UINT32P)(MD_TOPSM_BASE+0x658))
#define R_RM_PWR0_CON	((UINT32P)(MD_TOPSM_BASE+0x800))
#define R_RM_PWR1_CON	((UINT32P)(MD_TOPSM_BASE+0x804))
#define R_RM_PWR2_CON	((UINT32P)(MD_TOPSM_BASE+0x808))
#define R_RM_PWR3_CON	((UINT32P)(MD_TOPSM_BASE+0x80C))
#define R_RM_PWR4_CON	((UINT32P)(MD_TOPSM_BASE+0x810))
#define R_RM_PWR5_CON	((UINT32P)(MD_TOPSM_BASE+0x814))
#define R_RM_PWR6_CON	((UINT32P)(MD_TOPSM_BASE+0x818))
#define R_RM_PWR7_CON	((UINT32P)(MD_TOPSM_BASE+0x81C))
#define R_RM_PWR8_CON	((UINT32P)(MD_TOPSM_BASE+0x820))
#define R_RM_PWR9_CON	((UINT32P)(MD_TOPSM_BASE+0x824))
#define R_RM_PWR10_CON	((UINT32P)(MD_TOPSM_BASE+0x828))
#define R_RM_PWR11_CON	((UINT32P)(MD_TOPSM_BASE+0x82C))
#define R_RM_PWR_STA	((UINT32P)(MD_TOPSM_BASE+0x830))
#define R_RM_PWR_PER0	((UINT32P)(MD_TOPSM_BASE+0x834))
#define R_RM_PWR_PER1	((UINT32P)(MD_TOPSM_BASE+0x838))
#define R_RM_PLL_MASK_TIMER_REQ_0	((UINT32P)(MD_TOPSM_BASE+0x840))
#define R_RM_PLL_MASK_TIMER_REQ_1	((UINT32P)(MD_TOPSM_BASE+0x844))
#define R_RM_PLL_MASK_TIMER_REQ_2	((UINT32P)(MD_TOPSM_BASE+0x848))
#define R_RM_PLL_MASK_TIMER_REQ_3	((UINT32P)(MD_TOPSM_BASE+0x84C))
#define R_RM_PLL_MASK_TOPSM_REQ_0	((UINT32P)(MD_TOPSM_BASE+0x850))
#define R_RM_PLL_MASK_TOPSM_REQ_1	((UINT32P)(MD_TOPSM_BASE+0x854))
#define R_RM_PLL_MASK_TOPSM_REQ_2	((UINT32P)(MD_TOPSM_BASE+0x858))
#define R_RM_PLL_MASK_TOPSM_REQ_3	((UINT32P)(MD_TOPSM_BASE+0x85C))
#define R_RM_SM_PWR0	((UINT32P)(MD_TOPSM_BASE+0x860))
#define R_RM_SM_PWR1	((UINT32P)(MD_TOPSM_BASE+0x864))
#define R_RM_SM_PWR2	((UINT32P)(MD_TOPSM_BASE+0x868))
#define R_RM_SM_TRG_MASK	((UINT32P)(MD_TOPSM_BASE+0x870))
#define R_RM_SM_SYSCLK_MASK	((UINT32P)(MD_TOPSM_BASE+0x878))
#define R_DBG_RM_SM_MASK	((UINT32P)(MD_TOPSM_BASE+0x880))
#define R_RM_SM_MASK	((UINT32P)(MD_TOPSM_BASE+0x890))
#define R_SM_SW_WAKEUP	((UINT32P)(MD_TOPSM_BASE+0x8A0))
#define R_SM_REQ_MASK	((UINT32P)(MD_TOPSM_BASE+0x8B0))
#define R_SM_SLV_REQ_IRQ	((UINT32P)(MD_TOPSM_BASE+0x8C0))
#define R_SM_MAS_RDY_IRQ	((UINT32P)(MD_TOPSM_BASE+0x8D0))
#define R_SM_SLV_REQ_STA	((UINT32P)(MD_TOPSM_BASE+0x8E0))
#define R_SM_MAS_RDY_STA	((UINT32P)(MD_TOPSM_BASE+0x8F0))
#define R_SM_TRIG_SETTLE	((UINT32P)(MD_TOPSM_BASE+0x900))
#define R_SM_MAS_PERI_SLEEP_ACK	((UINT32P)(MD_TOPSM_BASE+0x904))
#define R_SW_CLK_FORCE_ON_FLAG	((UINT32P)(MD_TOPSM_BASE+0xA04))
#define R_SW_PWR_FORCE_ON_FLAG	((UINT32P)(MD_TOPSM_BASE+0xA10))
#define R_SW_CLK_STA	((UINT32P)(MD_TOPSM_BASE+0xA20))
#define R_SW_PWR_STA	((UINT32P)(MD_TOPSM_BASE+0xA24))
#define R_MDTOPSM_SW_PROTECT_REQ	((UINT32P)(MD_TOPSM_BASE+0xA28))
#define R_MCF_CNT_BASE	((UINT32P)(MD_TOPSM_BASE+0xA30))
#define R_INDIV_CLK_PROTECT_ACK_MASK	((UINT32P)(MD_TOPSM_BASE+0xA34))
#define R_PROTECT_ACK_MASK	((UINT32P)(MD_TOPSM_BASE+0xA38))
#define R_MDTOPSM_SW_PROTECT_RDY	((UINT32P)(MD_TOPSM_BASE+0xA3C))
#define R_MD_PEER_WAKEUP_1	((UINT32P)(MD_TOPSM_BASE+0xB00))
#define R_MD_PEER_WAKEUP_2	((UINT32P)(MD_TOPSM_BASE+0xB04))
#define R_MD_DBG_SEL	((UINT32P)(MD_TOPSM_BASE+0xB10))
#define R_BOOT_FROM_TCM	((UINT32P)(MD_TOPSM_BASE+0xB14))
#define R_DBG_FLAG_LATCH_1	((UINT32P)(MD_TOPSM_BASE+0xB18))
#define R_DBG_FLAG_LATCH_2	((UINT32P)(MD_TOPSM_BASE+0xB1C))
#define R_MDTOPSM_DUMMY0_REG	((UINT32P)(MD_TOPSM_BASE+0xC00))
#define R_MDTOPSM_DUMMY1_REG	((UINT32P)(MD_TOPSM_BASE+0xC04))
#define R_MDTOPSM_DUMMY2_REG	((UINT32P)(MD_TOPSM_BASE+0xC08))
#define R_MDTOPSM_DUMMY3_REG	((UINT32P)(MD_TOPSM_BASE+0xC0C))
#define R_MDTOPSM_DUMMY4_REG	((UINT32P)(MD_TOPSM_BASE+0xC10))
#define R_MDTOPSM_DUMMY5_REG	((UINT32P)(MD_TOPSM_BASE+0xC14))
#define R_MDTOPSM_DUMMY6_REG	((UINT32P)(MD_TOPSM_BASE+0xC18))
#define R_MDTOPSM_DUMMY7_REG	((UINT32P)(MD_TOPSM_BASE+0xC1C))
#define R_MDTOPSM_DUMMY8_REG	((UINT32P)(MD_TOPSM_BASE+0xC20))
#define R_MDTOPSM_DUMMY9_REG	((UINT32P)(MD_TOPSM_BASE+0xC24))

// APB Module ostimer
#define MD_OST_BASE (0xF00E0000)
#define MD_OST_CODA_VER	((UINT32P)(MD_OST_BASE+0x2015_0611))
#define MD_OST_R_OSTIMER_CODE_VERSION	((UINT32P)(MD_OST_BASE+0x0))
#define MD_OST_R_OST_CON	((UINT32P)(MD_OST_BASE+0x10))
#define MD_OST_R_OST_CMD	((UINT32P)(MD_OST_BASE+0x14))
#define MD_OST_R_OST_STA	((UINT32P)(MD_OST_BASE+0x18))
#define MD_OST_R_OST_FRM	((UINT32P)(MD_OST_BASE+0x1C))
#define MD_OST_R_OST_PAUSE_DUR	((UINT32P)(MD_OST_BASE+0x20))
#define MD_OST_R_OST_UFN	((UINT32P)(MD_OST_BASE+0x24))
#define MD_OST_R_OST_AFN	((UINT32P)(MD_OST_BASE+0x28))
#define MD_OST_R_OST_AFN_DLY	((UINT32P)(MD_OST_BASE+0x2C))
#define MD_OST_R_OST_UFN_R	((UINT32P)(MD_OST_BASE+0x30))
#define MD_OST_R_OST_AFN_R	((UINT32P)(MD_OST_BASE+0x34))
#define MD_OST_R_OST_TIMER_CNT_R	((UINT32P)(MD_OST_BASE+0x38))
#define MD_OST_R_OST_INT_MASK	((UINT32P)(MD_OST_BASE+0x40))
#define MD_OST_R_OSTIMER_TRIG_WATCH_DOG_RESET	((UINT32P)(MD_OST_BASE+0x44))
#define MD_OST_R_OST_ISR	((UINT32P)(MD_OST_BASE+0x50))
#define MD_OST_R_OST_F32K_1_EVENT_MASK	((UINT32P)(MD_OST_BASE+0x58))
#define MD_OST_R_OST_F32K_2_EVENT_MASK	((UINT32P)(MD_OST_BASE+0x5C))
#define MD_OST_R_OST_F32K_3_EVENT_MASK	((UINT32P)(MD_OST_BASE+0x60))
#define MD_OST_R_OST_F32K_1_WAKEUP_STA	((UINT32P)(MD_OST_BASE+0x64))
#define MD_OST_R_OST_F32K_2_WAKEUP_STA	((UINT32P)(MD_OST_BASE+0x68))
#define MD_OST_R_OST_F32K_3_WAKEUP_STA	((UINT32P)(MD_OST_BASE+0x6C))
#define MD_OST_R_OST_NON_F32K_1_EVENT_MASK	((UINT32P)(MD_OST_BASE+0x70))
#define MD_OST_R_OST_NON_F32K_2_EVENT_MASK	((UINT32P)(MD_OST_BASE+0x74))
#define MD_OST_R_OST_NON_F32K_1_WAKEUP_STA	((UINT32P)(MD_OST_BASE+0x78))
#define MD_OST_R_OST_NON_F32K_2_WAKEUP_STA	((UINT32P)(MD_OST_BASE+0x7C))
#define MD_OST_R_OST_DBG_WAKEUP	((UINT32P)(MD_OST_BASE+0x80))
#define MD_OST_R_OST_DBG_SEL	((UINT32P)(MD_OST_BASE+0xF0))
#define MD_OST_R_OST_SLEEP_WO_WFI_REG	((UINT32P)(MD_OST_BASE+0x100))
#define MD_OST_R_OST_DEBUG_COUNTER_FINAL_PAUSE_END	((UINT32P)(MD_OST_BASE+0x104))
#define MD_OST_R_OST_DEBUG_COUNTER_FINAL_PAUSE_CPL	((UINT32P)(MD_OST_BASE+0x108))
#define MD_OST_R_OST_DEBUG_COUNTER_PAUSE_ABORT	((UINT32P)(MD_OST_BASE+0x10C))
#define MD_OST_R_OST_DEBUG_COUNTER_PAUSE_INTERRUPT	((UINT32P)(MD_OST_BASE+0x110))
#define MD_OST_R_OST_DBG_FLAG_LATCH_1	((UINT32P)(MD_OST_BASE+0x120))
#define MD_OST_R_OST_DBG_FLAG_LATCH_2	((UINT32P)(MD_OST_BASE+0x124))
#define MD_OST_R_OST_DUMMY0_REG	((UINT32P)(MD_OST_BASE+0x200))
#define MD_OST_R_OST_DUMMY1_REG	((UINT32P)(MD_OST_BASE+0x204))
#define MD_OST_R_OST_DUMMY2_REG	((UINT32P)(MD_OST_BASE+0x208))
#define MD_OST_R_OST_DUMMY3_REG	((UINT32P)(MD_OST_BASE+0x20C))
#define MD_OST_R_OST_DUMMY4_REG	((UINT32P)(MD_OST_BASE+0x210))
#define MD_OST_R_OST_DUMMY5_REG	((UINT32P)(MD_OST_BASE+0x214))
#define MD_OST_R_OST_DUMMY6_REG	((UINT32P)(MD_OST_BASE+0x218))
#define MD_OST_R_OST_DUMMY7_REG	((UINT32P)(MD_OST_BASE+0x21C))
#define MD_OST_R_OST_DUMMY8_REG	((UINT32P)(MD_OST_BASE+0x220))
#define MD_OST_R_OST_DUMMY9_REG	((UINT32P)(MD_OST_BASE+0x224))

// APB Module mdrgu
#define MD_RGU_BASE (0xF00F0000)
#define CODA_VER	((UINT32P)(MD_RGU_BASE+0x2014_0317))
#define R_CODA_VERSION	((UINT32P)(MD_RGU_BASE+0x0))
#define R_WDTCR	((UINT32P)(MD_RGU_BASE+0x100))
#define R_WDTRR	((UINT32P)(MD_RGU_BASE+0x110))
#define R_WDTER_MDPERI	((UINT32P)(MD_RGU_BASE+0x114))
#define R_WDTER_MDMCU	((UINT32P)(MD_RGU_BASE+0x118))
#define R_WDTER_MDINFRA	((UINT32P)(MD_RGU_BASE+0x11C))
#define R_WDTER_LTEL2	((UINT32P)(MD_RGU_BASE+0x120))
#define R_WDTER_HSPAL2	((UINT32P)(MD_RGU_BASE+0x124))
#define R_WDTSR	((UINT32P)(MD_RGU_BASE+0x134))
#define R_SRSTR_MDPERI	((UINT32P)(MD_RGU_BASE+0x144))
#define R_SRSTR_MDMCU	((UINT32P)(MD_RGU_BASE+0x148))
#define R_SRSTR_MDINFRA	((UINT32P)(MD_RGU_BASE+0x14C))
#define R_SRSTR_LTEL2	((UINT32P)(MD_RGU_BASE+0x150))
#define R_SRSTR_HSPAL2	((UINT32P)(MD_RGU_BASE+0x154))
#define R_RESET_UNLOCK	((UINT32P)(MD_RGU_BASE+0x168))
#define R_DUMMY	((UINT32P)(MD_RGU_BASE+0x16C))
#define R_APWDTER_MDPERI	((UINT32P)(MD_RGU_BASE+0x170))
#define R_APWDTER_MDMCU	((UINT32P)(MD_RGU_BASE+0x174))
#define R_APWDTER_MDINFRA	((UINT32P)(MD_RGU_BASE+0x178))
#define R_APWDTER_LTEL2	((UINT32P)(MD_RGU_BASE+0x17C))
#define R_APWDTER_HSPAL2	((UINT32P)(MD_RGU_BASE+0x180))
#define R_CHECK_BIT_SET	((UINT32P)(MD_RGU_BASE+0x184))
#define R_CHECK_BIT_CLR	((UINT32P)(MD_RGU_BASE+0x188))
#define R_KICK_BIT_SET	((UINT32P)(MD_RGU_BASE+0x18C))
#define R_KICK_BIT_CLR	((UINT32P)(MD_RGU_BASE+0x190))
#define R_CHECK_BIT_STS	((UINT32P)(MD_RGU_BASE+0x194))
#define R_KICK_BIT_STS	((UINT32P)(MD_RGU_BASE+0x198))
#define R_VPE0_KICK_FRC_VAL	((UINT32P)(MD_RGU_BASE+0x19C))
#define R_VPE1_KICK_FRC_VAL	((UINT32P)(MD_RGU_BASE+0x1A0))
#define R_VPE2_KICK_FRC_VAL	((UINT32P)(MD_RGU_BASE+0x1A4))
#define R_VPE3_KICK_FRC_VAL	((UINT32P)(MD_RGU_BASE+0x1A8))
#define R_VPE4_KICK_FRC_VAL	((UINT32P)(MD_RGU_BASE+0x1AC))
#define R_VPE5_KICK_FRC_VAL	((UINT32P)(MD_RGU_BASE+0x1B0))
#define R_VPE6_KICK_FRC_VAL	((UINT32P)(MD_RGU_BASE+0x1B4))
#define R_VPE7_KICK_FRC_VAL	((UINT32P)(MD_RGU_BASE+0x1B8))
#define R_RESTART_FRC_VAL	((UINT32P)(MD_RGU_BASE+0x1BC))
#define R_WDT_COUNTER	((UINT32P)(MD_RGU_BASE+0x1C0))
#define R_AUXWDT_COUNTER	((UINT32P)(MD_RGU_BASE+0x1C4))
#define R_CODA_VERSION_WDT	((UINT32P)(MD_RGU_BASE+0x200))
#define R_SRCMR	((UINT32P)(MD_RGU_BASE+0x300))
#define R_SRCMR_SWDT	((UINT32P)(MD_RGU_BASE+0x304))
#define R_SRBER_MDPERI	((UINT32P)(MD_RGU_BASE+0x308))
#define R_SRBER_MDMCU	((UINT32P)(MD_RGU_BASE+0x30C))
#define R_SRBER_MDINFRA	((UINT32P)(MD_RGU_BASE+0x310))
#define R_SRBER_LTEL2	((UINT32P)(MD_RGU_BASE+0x314))
#define R_SRBER_HSPAL2	((UINT32P)(MD_RGU_BASE+0x318))
#define R_WDTIR	((UINT32P)(MD_RGU_BASE+0x33C))
#define R_WDTIR_AUX	((UINT32P)(MD_RGU_BASE+0x340))
#define R_WDT_DUMMY	((UINT32P)(MD_RGU_BASE+0x358))

// APB Module md_i2c
#define MD_I2C_BASE (0x80100000)
#define R_I2C_DATA_PORT	((UINT16P)(MD_I2C_BASE+0x00))
#define R_I2C_SLAVE_ADDR	((UINT16P)(MD_I2C_BASE+0x04))
#define R_I2C_INTERRUPT_MASK	((UINT16P)(MD_I2C_BASE+0x08))
#define R_I2C_INTERRUPT_STATUS	((UINT16P)(MD_I2C_BASE+0x0C))
#define R_I2C_CONTROL	((UINT16P)(MD_I2C_BASE+0x10))
#define R_I2C_TRANSFER_LENGTH	((UINT16P)(MD_I2C_BASE+0x14))
#define R_I2C_TRANSAC_LENGTH	((UINT16P)(MD_I2C_BASE+0x18))
#define R_I2C_DELAY_LENGTH	((UINT16P)(MD_I2C_BASE+0x1C))
#define R_I2C_TIMING	((UINT16P)(MD_I2C_BASE+0x20))
#define R_I2C_START	((UINT16P)(MD_I2C_BASE+0x24))
#define R_I2C_FIFOSTAT	((UINT16P)(MD_I2C_BASE+0x30))
#define R_I2C_FIFOTHRESH	((UINT16P)(MD_I2C_BASE+0x34))
#define R_I2C_FIFOADDRCLR	((UINT16P)(MD_I2C_BASE+0x38))
#define R_I2C_IO_CONFIG	((UINT16P)(MD_I2C_BASE+0x40))
#define R_I2C_MULTIMAS	((UINT16P)(MD_I2C_BASE+0x44))
#define R_I2C_HS	((UINT16P)(MD_I2C_BASE+0x48))
#define R_I2C_SOFTRESET	((UINT16P)(MD_I2C_BASE+0x50))
#define R_I2C_SPARE	((UINT16P)(MD_I2C_BASE+0x60))
#define R_I2C_DEBUG_STATUS	((UINT16P)(MD_I2C_BASE+0x64))
#define R_I2C_DEBUG_CTRL	((UINT16P)(MD_I2C_BASE+0x68))
#define R_I2C_TRANSFER_LENGTH_AUX	((UINT16P)(MD_I2C_BASE+0x6C))
#define R_I2C_ADVANCE_READ_DATA_TIMING	((UINT16P)(MD_I2C_BASE+0x70))
#define R_I2C_TIMEOUT_TIMING	((UINT16P)(MD_I2C_BASE+0x74))
#define R_I2C_VERSION_CODE	((UINT16P)(MD_I2C_BASE+0x78))
#define R_I2C_DATA_PORT	((UINT32P)(MD_I2C_BASE+0x00))
#define R_I2C_SLAVE_ADDR	((UINT32P)(MD_I2C_BASE+0x04))
#define R_I2C_INTERRUPT_MASK	((UINT32P)(MD_I2C_BASE+0x08))
#define R_I2C_INTERRUPT_STATUS	((UINT32P)(MD_I2C_BASE+0x0C))
#define R_I2C_CONTROL	((UINT32P)(MD_I2C_BASE+0x10))
#define R_I2C_TRANSFER_LENGTH	((UINT32P)(MD_I2C_BASE+0x14))
#define R_I2C_TRANSAC_LENGTH	((UINT32P)(MD_I2C_BASE+0x18))
#define R_I2C_DELAY_LENGTH	((UINT32P)(MD_I2C_BASE+0x1C))
#define R_I2C_TIMING	((UINT32P)(MD_I2C_BASE+0x20))
#define R_I2C_START	((UINT32P)(MD_I2C_BASE+0x24))
#define R_I2C_FIFOSTAT	((UINT32P)(MD_I2C_BASE+0x30))
#define R_I2C_FIFOTHRESH	((UINT32P)(MD_I2C_BASE+0x34))
#define R_I2C_FIFOADDRCLR	((UINT32P)(MD_I2C_BASE+0x38))
#define R_I2C_IO_CONFIG	((UINT32P)(MD_I2C_BASE+0x40))
#define R_I2C_MULTIMAS	((UINT32P)(MD_I2C_BASE+0x44))
#define R_I2C_HS	((UINT32P)(MD_I2C_BASE+0x48))
#define R_I2C_SOFTRESET	((UINT32P)(MD_I2C_BASE+0x50))
#define R_I2C_SPARE	((UINT32P)(MD_I2C_BASE+0x60))
#define R_I2C_DEBUG_STATUS	((UINT32P)(MD_I2C_BASE+0x64))
#define R_I2C_DEBUG_CTRL	((UINT32P)(MD_I2C_BASE+0x68))
#define R_I2C_TRANSFER_LENGTH_AUX	((UINT32P)(MD_I2C_BASE+0x6C))
#define R_I2C_ADVANCE_READ_DATA_TIMING	((UINT32P)(MD_I2C_BASE+0x70))
#define R_I2C_TIMEOUT_TIMING	((UINT32P)(MD_I2C_BASE+0x74))
#define R_I2C_VERSION_CODE	((UINT32P)(MD_I2C_BASE+0x78))

// APB Module md_eint_apb
#define MD_EINT_BASE (0x80110000)
#define R_GPIOMUX_MD_CODA_VERSION	((UINT32P)(MD_EINT_BASE+0x0))
#define R_GPIOMUX_MDEINT_SRC_0003	((UINT32P)(MD_EINT_BASE+0x1000))
#define R_GPIOMUX_MDEINT_SRC_0407	((UINT32P)(MD_EINT_BASE+0x1004))
#define R_GPIOMUX_MDEINT_SRC_0811	((UINT32P)(MD_EINT_BASE+0x1008))
#define R_GPIOMUX_MDEINT_SRC_1215	((UINT32P)(MD_EINT_BASE+0x100C))
#define R_GPIOMUX_MDEINT_DBNCEN_0015	((UINT32P)(MD_EINT_BASE+0x1100))
#define R_GPIOMUX_MDEINT_DBNCEN_0015_SET	((UINT32P)(MD_EINT_BASE+0x1104))
#define R_GPIOMUX_MDEINT_DBNCEN_0015_CLR	((UINT32P)(MD_EINT_BASE+0x1108))
#define R_GPIOMUX_MDEINT_POL_0015	((UINT32P)(MD_EINT_BASE+0x1180))
#define R_GPIOMUX_MDEINT_POL_0015_SET	((UINT32P)(MD_EINT_BASE+0x1184))
#define R_GPIOMUX_MDEINT_POL_0015_CLR	((UINT32P)(MD_EINT_BASE+0x1188))
#define R_GPIOMUX_MDEINT_TYPE_0015	((UINT32P)(MD_EINT_BASE+0x1200))
#define R_GPIOMUX_MDEINT_TYPE_0015_SET	((UINT32P)(MD_EINT_BASE+0x1204))
#define R_GPIOMUX_MDEINT_TYPE_0015_CLR	((UINT32P)(MD_EINT_BASE+0x1208))
#define R_GPIOMUX_MDEINT_IRQEN_0015	((UINT32P)(MD_EINT_BASE+0x1280))
#define R_GPIOMUX_MDEINT_IRQEN_0015_SET	((UINT32P)(MD_EINT_BASE+0x1284))
#define R_GPIOMUX_MDEINT_IRQEN_0015_CLR	((UINT32P)(MD_EINT_BASE+0x1288))
#define R_GPIOMUX_MDEINT_IRQSTS_0015	((UINT32P)(MD_EINT_BASE+0x1300))
#define R_GPIOMUX_MDEINT_DBNCSTS_0015	((UINT32P)(MD_EINT_BASE+0x1380))
#define R_GPIOMUX_MDEINT0_DUR	((UINT32P)(MD_EINT_BASE+0x1400))
#define R_GPIOMUX_MDEINT1_DUR	((UINT32P)(MD_EINT_BASE+0x1404))
#define R_GPIOMUX_MDEINT2_DUR	((UINT32P)(MD_EINT_BASE+0x1408))
#define R_GPIOMUX_MDEINT3_DUR	((UINT32P)(MD_EINT_BASE+0x140C))
#define R_GPIOMUX_MDEINT4_DUR	((UINT32P)(MD_EINT_BASE+0x1410))
#define R_GPIOMUX_MDEINT5_DUR	((UINT32P)(MD_EINT_BASE+0x1414))
#define R_GPIOMUX_MDEINT6_DUR	((UINT32P)(MD_EINT_BASE+0x1418))
#define R_GPIOMUX_MDEINT7_DUR	((UINT32P)(MD_EINT_BASE+0x141C))
#define R_GPIOMUX_MDEINT8_DUR	((UINT32P)(MD_EINT_BASE+0x1420))
#define R_GPIOMUX_MDEINT9_DUR	((UINT32P)(MD_EINT_BASE+0x1424))
#define R_GPIOMUX_MDEINT10_DUR	((UINT32P)(MD_EINT_BASE+0x1428))
#define R_GPIOMUX_MDEINT11_DUR	((UINT32P)(MD_EINT_BASE+0x142C))
#define R_GPIOMUX_MDEINT12_DUR	((UINT32P)(MD_EINT_BASE+0x1430))
#define R_GPIOMUX_MDEINT13_DUR	((UINT32P)(MD_EINT_BASE+0x1434))
#define R_GPIOMUX_MDEINT14_DUR	((UINT32P)(MD_EINT_BASE+0x1438))
#define R_GPIOMUX_MDEINT15_DUR	((UINT32P)(MD_EINT_BASE+0x143C))
#define R_GPIOMUX_MDEINT_DIRQ0	((UINT32P)(MD_EINT_BASE+0x1800))
#define R_GPIOMUX_MDEINT_DIRQ1	((UINT32P)(MD_EINT_BASE+0x1804))
#define R_GPIOMUX_MDEINT_DIRQ2	((UINT32P)(MD_EINT_BASE+0x1808))
#define R_GPIOMUX_MDEINT_DIRQ3	((UINT32P)(MD_EINT_BASE+0x180C))
#define R_GPIOMUX_MDEINT_OWN_0015	((UINT32P)(MD_EINT_BASE+0x2000))
#define R_GPIOMUX_MD_DUMMY	((UINT32P)(MD_EINT_BASE+0x2100))
#define CODA_VER	((UINT32P)(MD_EINT_BASE+0x2012_0718))

// APB Module mdsys_clkctl
#define MD_CLKCTL_BASE (0x80120000)
#define CODA_VER	((UINT32P)(MD_CLKCTL_BASE+0x2015_0818))
#define R_CODA_VERSION	((UINT32P)(MD_CLKCTL_BASE+0x0))
#define R_DCM_SHR_SET_CTL	((UINT32P)(MD_CLKCTL_BASE+0x4))
#define R_LTEL2_BUS_DCM_CTL	((UINT32P)(MD_CLKCTL_BASE+0x10))
#define R_MDDMA_BUS_DCM_CTL	((UINT32P)(MD_CLKCTL_BASE+0x14))
#define R_MDREG_BUS_DCM_CTL	((UINT32P)(MD_CLKCTL_BASE+0x18))
#define R_MODULE_BUS2X_DCM_CTL	((UINT32P)(MD_CLKCTL_BASE+0x1C))
#define R_MODULE_BUS1X_DCM_CTL	((UINT32P)(MD_CLKCTL_BASE+0x20))
#define R_HSPAL2_CKEN	((UINT32P)(MD_CLKCTL_BASE+0x60))
#define R_MDINFRA_CKEN_SET	((UINT32P)(MD_CLKCTL_BASE+0x70))
#define R_MDINFRA_CKEN_CLR	((UINT32P)(MD_CLKCTL_BASE+0x74))
#define R_MDINFRA_CKEN	((UINT32P)(MD_CLKCTL_BASE+0x78))
#define R_MDPERI_CKEN_SET	((UINT32P)(MD_CLKCTL_BASE+0x80))
#define R_MDPERI_CKEN_CLR	((UINT32P)(MD_CLKCTL_BASE+0x84))
#define R_MDPERI_CKEN	((UINT32P)(MD_CLKCTL_BASE+0x88))
#define R_ARM7_CKEN	((UINT32P)(MD_CLKCTL_BASE+0x90))
#define R_MDMCUSYS_CKEN_SET	((UINT32P)(MD_CLKCTL_BASE+0xA0))
#define R_MDMCUSYS_CKEN_CLR	((UINT32P)(MD_CLKCTL_BASE+0xA4))
#define R_MDMCUSYS_CKEN	((UINT32P)(MD_CLKCTL_BASE+0xA8))
#define R_LTEL2_CKEN	((UINT32P)(MD_CLKCTL_BASE+0xB0))
#define R_HSPAL2_DCM_MASK	((UINT32P)(MD_CLKCTL_BASE+0x100))
#define R_MDINFRA_DCM_MASK_SET	((UINT32P)(MD_CLKCTL_BASE+0x110))
#define R_MDINFRA_DCM_MASK_CLR	((UINT32P)(MD_CLKCTL_BASE+0x114))
#define R_MDINFRA_DCM_MASK	((UINT32P)(MD_CLKCTL_BASE+0x118))
#define R_MDPERI_DCM_MASK_SET	((UINT32P)(MD_CLKCTL_BASE+0x120))
#define R_MDPERI_DCM_MASK_CLR	((UINT32P)(MD_CLKCTL_BASE+0x124))
#define R_MDPERI_DCM_MASK	((UINT32P)(MD_CLKCTL_BASE+0x128))
#define R_FUNC_MASK_SET	((UINT32P)(MD_CLKCTL_BASE+0x130))
#define R_FUNC_MASK_CLR	((UINT32P)(MD_CLKCTL_BASE+0x134))
#define R_FUNC_MASK	((UINT32P)(MD_CLKCTL_BASE+0x138))
#define R_L2DCM_LPM_CTL	((UINT32P)(MD_CLKCTL_BASE+0x200))
#define R_L2DCM_LPM_STS0	((UINT32P)(MD_CLKCTL_BASE+0x208))
#define R_L2DCM_LPM_STS1	((UINT32P)(MD_CLKCTL_BASE+0x20C))
#define R_L2DCM_LPM_STS2	((UINT32P)(MD_CLKCTL_BASE+0x210))
#define R_L2DCM_LPM_STS3	((UINT32P)(MD_CLKCTL_BASE+0x214))
#define R_L2DCM_LPM_STS4	((UINT32P)(MD_CLKCTL_BASE+0x218))
#define R_L2DCM_LPM_STS5	((UINT32P)(MD_CLKCTL_BASE+0x21C))
#define R_MDMCU_AO_CLK_CTL	((UINT32P)(MD_CLKCTL_BASE+0x240))
#define R_MDSYSCLKCTL_DUMMY	((UINT32P)(MD_CLKCTL_BASE+0xF00))
#define R_MDSYSCLKCTL_STATUS	((UINT32P)(MD_CLKCTL_BASE+0xF04))

// APB Module md_global_con
#define MD_GLOBAL_CON_DCM_BASE (0x80130000)
#define CODA_VER	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x2015_0817))
#define R_CODA_VERSION	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x0))
#define R_MDMCU_DCM_CTL0	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x10))
#define R_MDMCU_DCM_CTL1	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x14))
#define R_BUS_DCM_CTL0	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x18))
#define R_BUS_DCM_CTL1	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x1C))
#define R_ARM7_DCM_CTL0	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x20))
#define R_ARM7_DCM_CTL1	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x24))
#define R_L1MCU_DCM_CTL0	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x28))
#define R_L1MCU_DCM_CTL1	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x2C))
#define R_MDMCU_DCM_IDLE_MASK	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x40))
#define R_MDMCU_DCM_ENABLE_MASK	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x44))
#define R_BUS_DCM_MASK	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x48))
#define R_ARM7_DCM_MASK	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x4C))
#define R_L1MCU_DCM_MASK	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x50))
#define R_L1DCM_LPM_CTL	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x80))
#define R_L1DCM_LPM_STS0	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x88))
#define R_L1DCM_LPM_STS1	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x8C))
#define R_L1DCM_LPM_STS2	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x90))
#define R_L1DCM_LPM_STS3	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x94))
#define R_L1DCM_LPM_STS4	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x98))
#define R_L1DCM_LPM_STS5	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x9C))
#define R_DCM_STS0	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x100))
#define R_DCM_STS1	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x104))
#define R_DCM_STS2	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x108))
#define R_DCM_STS3	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x10C))
#define R_L1SYS_L2DCM_BUS2X_CON	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x400))
#define R_CHIP_CONFIG0	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x800))
#define R_CHIP_CONFIG1	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0x804))
#define R_MD2SPM_DVFS_CON	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0xC00))
#define R_MD2SPM_DVFS_CON_SET	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0xC04))
#define R_MD2SPM_DVFS_CON_CLR	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0xC08))
#define R_SPM2MD_DVFS_CON	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0xC0C))
#define R_MD2SPM_DVFS2_CON	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0xC10))
#define R_MD2SPM_DVFS2_CON_SET	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0xC14))
#define R_MD2SPM_DVFS2_CON_CLR	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0xC18))
#define R_MD_TOP_DUMMY	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0xF00))
#define R_MD_TOP_STATUS	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0xF04))
#define R_MD2AP_BOOT_LOG_0	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0xF10))
#define R_MD2AP_BOOT_LOG_1	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0xF14))
#define R_MD2AP_BOOT_LOG_2	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0xF18))
#define R_MD2AP_BOOT_LOG_3	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0xF1C))
#define R_MD2AP_BOOT_LOG_4	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0xF20))
#define R_MD2AP_BOOT_LOG_5	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0xF24))
#define R_MD2AP_BOOT_LOG_6	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0xF28))
#define R_MD2AP_BOOT_LOG_7	((UINT32P)(MD_GLOBAL_CON_DCM_BASE+0xF2C))

// APB Module md_pllmixed
#define MD_PLL_MIXEDSYS_BASE (0x80140000)
#define CODA_VER	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x2015_0828))
#define R_CODA_VERSION	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x0))
#define R_DCXO_PLL_SETTLE_CTL	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x4))
#define R_DCXO_RDY_WO_ACK	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x8))
#define R_DCXO_MODE_CTL	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0xC))
#define R_PLL_ON_CTL	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x10))
#define R_PLL_SW_CTL0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x14))
#define R_PLL_SW_CTL1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x18))
#define R_PLL_SW_CTL2	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x1C))
#define R_PLL_SW_CTL3	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x20))
#define R_PLL_DLY_CTL0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x30))
#define R_PLL_DLY_CTL1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x34))
#define R_PLL_DLY_CTL2	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x38))
#define R_MDMCUPLL_CTL0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x40))
#define R_MDMCUPLL_CTL1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x44))
#define R_MDINFRAPLL_CTL0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x48))
#define R_MDINFRAPLL_CTL1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x4C))
#define R_MD2GPLL_CTL0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x50))
#define R_MD2GPLL_CTL1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x54))
#define R_DFEPLL_CTL0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x58))
#define R_DFEPLL_CTL1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x5C))
#define R_LTXBPLL_CTL0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x60))
#define R_LTXBPLL_CTL1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x64))
#define R_MPCPLL_CTL0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x68))
#define R_MPCPLL_CTL1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x6C))
#define R_CSPLL_CTL0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x70))
#define R_CSPLL_CTL1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x74))
#define R_RAKEPLL_CTL0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x78))
#define R_RAKEPLL_CTL1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x7C))
#define R_EQPLL_CTL0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x80))
#define R_EQPLL_CTL1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x84))
#define R_BRPPLL_CTL0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x88))
#define R_BRPPLL_CTL1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x8C))
#define R_IMCPLL_CTL0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x90))
#define R_IMCPLL_CTL1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x94))
#define R_ICCPLL_CTL0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x98))
#define R_ICCPLL_CTL1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x9C))
#define R_INTFPLL_CTL0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0xA0))
#define R_INTFPLL_CTL1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0xA4))
#define R_PLL_FHCTL_RST	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x200))
#define R_CONN_DSNS_INTF	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x204))
#define R_PLL_ABNORM_GEARHP_IRQ	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x300))
#define R_PLL_ABNORM_GEARHP_MASK	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x304))
#define R_PLL_REQ_WO_DCXO_IRQ	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x308))
#define R_PLL_REQ_WO_DCXO_MASK	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x30C))
#define R_PLL_REQ_ABNORM_STS	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x310))
#define R_PLL_HP_RDY_IRQ	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x314))
#define R_PLL_HP_RDY_IRQ_MASK	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x318))
#define R_MDMCUPLL_FHCTL	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x400))
#define R_MDMCUPLL_FRDDS_LMT	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x404))
#define R_MDMCUPLL_SW_GEAR	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x408))
#define R_MDINFRAPLL_FHCTL	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x410))
#define R_MDINFRAPLL_FRDDS_LMT	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x414))
#define R_MDINFRAPLL_SW_GEAR	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x418))
#define R_DFEPLL_FHCTL	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x430))
#define R_DFEPLL_FRDDS_LMT	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x434))
#define R_DFEPLL_SW_GEAR	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x438))
#define R_LTXBPLL_FHCTL	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x440))
#define R_LTXBPLL_FRDDS_LMT	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x444))
#define R_LTXBPLL_SW_GEAR	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x448))
#define R_MPCPLL_FHCTL	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x450))
#define R_MPCPLL_FRDDS_LMT	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x454))
#define R_MPCPLL_SW_GEAR	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x458))
#define R_CSPLL_FHCTL	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x460))
#define R_CSPLL_FRDDS_LMT	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x464))
#define R_CSPLL_SW_GEAR	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x468))
#define R_RAKEPLL_FHCTL	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x470))
#define R_RAKEPLL_FRDDS_LMT	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x474))
#define R_RAKEPLL_SW_GEAR	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x478))
#define R_EQPLL_FHCTL	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x480))
#define R_EQPLL_FRDDS_LMT	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x484))
#define R_EQPLL_SW_GEAR	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x488))
#define R_BRPPLL_FHCTL	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x490))
#define R_BRPPLL_FRDDS_LMT	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x494))
#define R_BRPPLL_SW_GEAR	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x498))
#define R_IMCPLL_FHCTL	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x4A0))
#define R_IMCPLL_FRDDS_LMT	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x4A4))
#define R_IMCPLL_SW_GEAR	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x4A8))
#define R_ICCPLL_FHCTL	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x4B0))
#define R_ICCPLL_FRDDS_LMT	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x4B4))
#define R_ICCPLL_SW_GEAR	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x4B8))
#define R_INTFPLL_FHCTL	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x4C0))
#define R_INTFPLL_FRDDS_LMT	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x4C4))
#define R_INTFPLL_SW_GEAR	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x4C8))
#define R_MDMCUPLL_GEAR_SET0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x500))
#define R_MDMCUPLL_GEAR_SET1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x504))
#define R_MDMCUPLL_GEAR_SET2	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x508))
#define R_MDMCUPLL_GEAR_SET3	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x50C))
#define R_MDINFRAPLL_GEAR_SET0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x540))
#define R_MDINFRAPLL_GEAR_SET1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x544))
#define R_MDINFRAPLL_GEAR_SET2	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x548))
#define R_MDINFRAPLL_GEAR_SET3	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x54C))
#define R_DFEPLL_GEAR_SET0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x5C0))
#define R_DFEPLL_GEAR_SET1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x5C4))
#define R_DFEPLL_GEAR_SET2	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x5C8))
#define R_DFEPLL_GEAR_SET3	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x5CC))
#define R_LTXBPLL_GEAR_SET0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x600))
#define R_LTXBPLL_GEAR_SET1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x604))
#define R_LTXBPLL_GEAR_SET2	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x608))
#define R_LTXBPLL_GEAR_SET3	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x60C))
#define R_MPCPLL_GEAR_SET0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x640))
#define R_MPCPLL_GEAR_SET1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x644))
#define R_MPCPLL_GEAR_SET2	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x648))
#define R_MPCPLL_GEAR_SET3	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x64C))
#define R_CSPLL_GEAR_SET0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x680))
#define R_CSPLL_GEAR_SET1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x684))
#define R_CSPLL_GEAR_SET2	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x688))
#define R_CSPLL_GEAR_SET3	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x68C))
#define R_RAKEPLL_GEAR_SET0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x6C0))
#define R_RAKEPLL_GEAR_SET1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x6C4))
#define R_RAKEPLL_GEAR_SET2	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x6C8))
#define R_RAKEPLL_GEAR_SET3	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x6CC))
#define R_EQPLL_GEAR_SET0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x700))
#define R_EQPLL_GEAR_SET1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x704))
#define R_EQPLL_GEAR_SET2	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x708))
#define R_EQPLL_GEAR_SET3	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x70C))
#define R_BRPPLL_GEAR_SET0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x840))
#define R_BRPPLL_GEAR_SET1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x844))
#define R_BRPPLL_GEAR_SET2	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x848))
#define R_BRPPLL_GEAR_SET3	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x84C))
#define R_BRPPLL_GEAR_SET4	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x850))
#define R_BRPPLL_GEAR_SET5	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x854))
#define R_IMCPLL_GEAR_SET0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x880))
#define R_IMCPLL_GEAR_SET1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x884))
#define R_IMCPLL_GEAR_SET2	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x888))
#define R_IMCPLL_GEAR_SET3	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x88C))
#define R_IMCPLL_GEAR_SET4	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x890))
#define R_IMCPLL_GEAR_SET5	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x894))
#define R_ICCPLL_GEAR_SET0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x8C0))
#define R_ICCPLL_GEAR_SET1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x8C4))
#define R_ICCPLL_GEAR_SET2	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x8C8))
#define R_ICCPLL_GEAR_SET3	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x8CC))
#define R_INTFPLL_GEAR_SET0	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x900))
#define R_INTFPLL_GEAR_SET1	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x904))
#define R_INTFPLL_GEAR_SET2	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x908))
#define R_INTFPLL_GEAR_SET3	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0x90C))
#define R_MDMCUPLL_STS	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0xC00))
#define R_MDINFRAPLL_STS	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0xC04))
#define R_MD2GPLL_STS	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0xC08))
#define R_DFEPLL_STS	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0xC0C))
#define R_LTXBPLL_STS	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0xC10))
#define R_MPCPLL_STS	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0xC14))
#define R_CSPLL_STS	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0xC18))
#define R_RAKEPLL_STS	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0xC1C))
#define R_EQPLL_STS	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0xC20))
#define R_BRPPLL_STS	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0xC24))
#define R_IMCPLL_STS	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0xC28))
#define R_ICCPLL_STS	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0xC2C))
#define R_INTFPLL_STS	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0xC30))
#define R_MDPLL1_STS	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0xC40))
#define R_PLL_DUMMY	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0xF00))
#define R_PLL_STATUS	((UINT32P)(MD_PLL_MIXEDSYS_BASE+0xF04))

// APB Module md_clksw
#define MD_CLKSW_BASE (0x80150000)
#define CODA_VER	((UINT32P)(MD_CLKSW_BASE+0x2015_0818))
#define R_CODA_VERSION	((UINT32P)(MD_CLKSW_BASE+0x0))
#define R_MD_SLEEP_CNT	((UINT32P)(MD_CLKSW_BASE+0x4))
#define R_MDTOPSM_SW_CTL	((UINT32P)(MD_CLKSW_BASE+0x10))
#define R_L1TOPSM_SW_CTL	((UINT32P)(MD_CLKSW_BASE+0x14))
#define R_CKOFF_CTL	((UINT32P)(MD_CLKSW_BASE+0x1C))
#define R_CLKON_CTL	((UINT32P)(MD_CLKSW_BASE+0x20))
#define R_CLKSEL_CTL	((UINT32P)(MD_CLKSW_BASE+0x24))
#define R_DVFS_CKSEL_CTL	((UINT32P)(MD_CLKSW_BASE+0x28))
#define R_EXTCK_CTL	((UINT32P)(MD_CLKSW_BASE+0x2C))
#define R_BUS_FLEXCKGEN_SEL	((UINT32P)(MD_CLKSW_BASE+0x30))
#define R_DBG_FLEXCKGEN_SEL	((UINT32P)(MD_CLKSW_BASE+0x34))
#define R_MD2G_FLEXCKGEN_SEL	((UINT32P)(MD_CLKSW_BASE+0x38))
#define R_DFE_FLEXCKGEN_SEL	((UINT32P)(MD_CLKSW_BASE+0x3C))
#define R_LTXB_FLEXCKGEN_SEL	((UINT32P)(MD_CLKSW_BASE+0x40))
#define R_MPC_FLEXCKGEN_SEL	((UINT32P)(MD_CLKSW_BASE+0x44))
#define R_CS_FLEXCKGEN_SEL	((UINT32P)(MD_CLKSW_BASE+0x48))
#define R_RAKE_FLEXCKGEN_SEL	((UINT32P)(MD_CLKSW_BASE+0x4C))
#define R_EQ_FLEXCKGEN_SEL	((UINT32P)(MD_CLKSW_BASE+0x50))
#define R_BRP_FLEXCKGEN_SEL	((UINT32P)(MD_CLKSW_BASE+0x54))
#define R_IMC_FLEXCKGEN_SEL	((UINT32P)(MD_CLKSW_BASE+0x58))
#define R_ICC_FLEXCKGEN_SEL	((UINT32P)(MD_CLKSW_BASE+0x5C))
#define R_INTF_FLEXCKGEN_SEL	((UINT32P)(MD_CLKSW_BASE+0x60))
#define R_BUS_FLEXCKGEN_STS	((UINT32P)(MD_CLKSW_BASE+0x80))
#define R_DBG_FLEXCKGEN_STS	((UINT32P)(MD_CLKSW_BASE+0x84))
#define R_MD2G_FLEXCKGEN_STS	((UINT32P)(MD_CLKSW_BASE+0x88))
#define R_DFE_FLEXCKGEN_STS	((UINT32P)(MD_CLKSW_BASE+0x8C))
#define R_LTXB_FLEXCKGEN_STS	((UINT32P)(MD_CLKSW_BASE+0x90))
#define R_MPC_FLEXCKGEN_STS	((UINT32P)(MD_CLKSW_BASE+0x94))
#define R_CS_FLEXCKGEN_STS	((UINT32P)(MD_CLKSW_BASE+0x98))
#define R_RAKE_FLEXCKGEN_STS	((UINT32P)(MD_CLKSW_BASE+0x9C))
#define R_EQ_FLEXCKGEN_STS	((UINT32P)(MD_CLKSW_BASE+0xA0))
#define R_BRP_FLEXCKGEN_STS	((UINT32P)(MD_CLKSW_BASE+0xA4))
#define R_IMC_FLEXCKGEN_STS	((UINT32P)(MD_CLKSW_BASE+0xA8))
#define R_ICC_FLEXCKGEN_STS	((UINT32P)(MD_CLKSW_BASE+0xAC))
#define R_INTF_FLEXCKGEN_STS	((UINT32P)(MD_CLKSW_BASE+0xB0))
#define R_CKMUX_STS	((UINT32P)(MD_CLKSW_BASE+0xC0))
#define R_PLL_STS	((UINT32P)(MD_CLKSW_BASE+0xD0))
#define R_CKMON_CTL	((UINT32P)(MD_CLKSW_BASE+0x100))
#define R_FREQ_METER_CTL	((UINT32P)(MD_CLKSW_BASE+0x104))
#define R_FREQ_METER_XTAL_CNT	((UINT32P)(MD_CLKSW_BASE+0x108))
#define R_FREQ_METER_CKMON_CNT	((UINT32P)(MD_CLKSW_BASE+0x10C))
#define R_FREQ_METER_H	((UINT32P)(MD_CLKSW_BASE+0x110))
#define R_FREQ_METER_L	((UINT32P)(MD_CLKSW_BASE+0x114))
#define R_ASPD_CLK_CTL	((UINT32P)(MD_CLKSW_BASE+0x200))
#define R_CLK_DUMMY	((UINT32P)(MD_CLKSW_BASE+0xF00))
#define R_CLK_STATUS	((UINT32P)(MD_CLKSW_BASE+0xF04))

// APB Module ostimer
#define A7_OST_BASE (0xF0160000)
#define A7_OST_CODA_VER	((UINT32P)(A7_OST_BASE+0x2015_0611))
#define A7_OST_R_OSTIMER_CODE_VERSION	((UINT32P)(A7_OST_BASE+0x0))
#define A7_OST_R_OST_CON	((UINT32P)(A7_OST_BASE+0x10))
#define A7_OST_R_OST_CMD	((UINT32P)(A7_OST_BASE+0x14))
#define A7_OST_R_OST_STA	((UINT32P)(A7_OST_BASE+0x18))
#define A7_OST_R_OST_FRM	((UINT32P)(A7_OST_BASE+0x1C))
#define A7_OST_R_OST_PAUSE_DUR	((UINT32P)(A7_OST_BASE+0x20))
#define A7_OST_R_OST_UFN	((UINT32P)(A7_OST_BASE+0x24))
#define A7_OST_R_OST_AFN	((UINT32P)(A7_OST_BASE+0x28))
#define A7_OST_R_OST_AFN_DLY	((UINT32P)(A7_OST_BASE+0x2C))
#define A7_OST_R_OST_UFN_R	((UINT32P)(A7_OST_BASE+0x30))
#define A7_OST_R_OST_AFN_R	((UINT32P)(A7_OST_BASE+0x34))
#define A7_OST_R_OST_TIMER_CNT_R	((UINT32P)(A7_OST_BASE+0x38))
#define A7_OST_R_OST_INT_MASK	((UINT32P)(A7_OST_BASE+0x40))
#define A7_OST_R_OSTIMER_TRIG_WATCH_DOG_RESET	((UINT32P)(A7_OST_BASE+0x44))
#define A7_OST_R_OST_ISR	((UINT32P)(A7_OST_BASE+0x50))
#define A7_OST_R_OST_F32K_1_EVENT_MASK	((UINT32P)(A7_OST_BASE+0x58))
#define A7_OST_R_OST_F32K_2_EVENT_MASK	((UINT32P)(A7_OST_BASE+0x5C))
#define A7_OST_R_OST_F32K_3_EVENT_MASK	((UINT32P)(A7_OST_BASE+0x60))
#define A7_OST_R_OST_F32K_1_WAKEUP_STA	((UINT32P)(A7_OST_BASE+0x64))
#define A7_OST_R_OST_F32K_2_WAKEUP_STA	((UINT32P)(A7_OST_BASE+0x68))
#define A7_OST_R_OST_F32K_3_WAKEUP_STA	((UINT32P)(A7_OST_BASE+0x6C))
#define A7_OST_R_OST_NON_F32K_1_EVENT_MASK	((UINT32P)(A7_OST_BASE+0x70))
#define A7_OST_R_OST_NON_F32K_2_EVENT_MASK	((UINT32P)(A7_OST_BASE+0x74))
#define A7_OST_R_OST_NON_F32K_1_WAKEUP_STA	((UINT32P)(A7_OST_BASE+0x78))
#define A7_OST_R_OST_NON_F32K_2_WAKEUP_STA	((UINT32P)(A7_OST_BASE+0x7C))
#define A7_OST_R_OST_DBG_WAKEUP	((UINT32P)(A7_OST_BASE+0x80))
#define A7_OST_R_OST_DBG_SEL	((UINT32P)(A7_OST_BASE+0xF0))
#define A7_OST_R_OST_SLEEP_WO_WFI_REG	((UINT32P)(A7_OST_BASE+0x100))
#define A7_OST_R_OST_DEBUG_COUNTER_FINAL_PAUSE_END	((UINT32P)(A7_OST_BASE+0x104))
#define A7_OST_R_OST_DEBUG_COUNTER_FINAL_PAUSE_CPL	((UINT32P)(A7_OST_BASE+0x108))
#define A7_OST_R_OST_DEBUG_COUNTER_PAUSE_ABORT	((UINT32P)(A7_OST_BASE+0x10C))
#define A7_OST_R_OST_DEBUG_COUNTER_PAUSE_INTERRUPT	((UINT32P)(A7_OST_BASE+0x110))
#define A7_OST_R_OST_DBG_FLAG_LATCH_1	((UINT32P)(A7_OST_BASE+0x120))
#define A7_OST_R_OST_DBG_FLAG_LATCH_2	((UINT32P)(A7_OST_BASE+0x124))
#define A7_OST_R_OST_DUMMY0_REG	((UINT32P)(A7_OST_BASE+0x200))
#define A7_OST_R_OST_DUMMY1_REG	((UINT32P)(A7_OST_BASE+0x204))
#define A7_OST_R_OST_DUMMY2_REG	((UINT32P)(A7_OST_BASE+0x208))
#define A7_OST_R_OST_DUMMY3_REG	((UINT32P)(A7_OST_BASE+0x20C))
#define A7_OST_R_OST_DUMMY4_REG	((UINT32P)(A7_OST_BASE+0x210))
#define A7_OST_R_OST_DUMMY5_REG	((UINT32P)(A7_OST_BASE+0x214))
#define A7_OST_R_OST_DUMMY6_REG	((UINT32P)(A7_OST_BASE+0x218))
#define A7_OST_R_OST_DUMMY7_REG	((UINT32P)(A7_OST_BASE+0x21C))
#define A7_OST_R_OST_DUMMY8_REG	((UINT32P)(A7_OST_BASE+0x220))
#define A7_OST_R_OST_DUMMY9_REG	((UINT32P)(A7_OST_BASE+0x224))

// APB Module md_lite_gptimer
#define MD_LITE_GPT_BASE (0x80170000)
#define MD_LITE_GPTIMER1_CON	((UINT32P)(MD_LITE_GPT_BASE+0x00))
#define MD_LITE_GPTIMER1_DAT	((UINT32P)(MD_LITE_GPT_BASE+0x04))
#define MD_LITE_GPTIMER2_CON	((UINT32P)(MD_LITE_GPT_BASE+0x08))
#define MD_LITE_GPTIMER2_DAT	((UINT32P)(MD_LITE_GPT_BASE+0x0C))
#define MD_LITE_GPTIMER_STA	((UINT32P)(MD_LITE_GPT_BASE+0x10))
#define MD_LITE_GPTIMER1_PRESCALER	((UINT32P)(MD_LITE_GPT_BASE+0x14))
#define MD_LITE_GPTIMER2_PRESCALER	((UINT32P)(MD_LITE_GPT_BASE+0x18))
#define MD_LITE_GPTIMER3_CON	((UINT32P)(MD_LITE_GPT_BASE+0x1C))
#define MD_LITE_GPTIMER3_DAT	((UINT32P)(MD_LITE_GPT_BASE+0x20))
#define MD_LITE_GPTIMER3_PRESCALER	((UINT32P)(MD_LITE_GPT_BASE+0x24))
#define MD_LITE_GPTIMER4_CON	((UINT32P)(MD_LITE_GPT_BASE+0x28))
#define MD_LITE_GPTIMER4_DAT	((UINT32P)(MD_LITE_GPT_BASE+0x2C))
#define MD_LITE_GPTIMER_EN_STA	((UINT32P)(MD_LITE_GPT_BASE+0x30))
#define MD_LITE_WAKEUP_EVENT_CLR	((UINT32P)(MD_LITE_GPT_BASE+0x34))
#define MD_LITE_GPTIMER1_DAT_RD	((UINT32P)(MD_LITE_GPT_BASE+0x38))
#define MD_LITE_GPTIMER2_DAT_RD	((UINT32P)(MD_LITE_GPT_BASE+0x3C))

// APB Module pccif
#define MD_PS2A7_PCCIF_BASE (0x80180000)
#define MD_PS2A7_PCCIF_MD2MD_CCIF_AP_CTL	((UINT32P)(MD_PS2A7_PCCIF_BASE+0x000))
#define MD_PS2A7_PCCIF_MD2MD_CCIF_AP_BSY	((UINT32P)(MD_PS2A7_PCCIF_BASE+0x004))
#define MD_PS2A7_PCCIF_MD2MD_CCIF_AP_START	((UINT32P)(MD_PS2A7_PCCIF_BASE+0x008))
#define MD_PS2A7_PCCIF_MD2MD_CCIF_AP_WCH	((UINT32P)(MD_PS2A7_PCCIF_BASE+0x00c))
#define MD_PS2A7_PCCIF_MD2MD_CCIF_AP_DAT	((UINT32P)(MD_PS2A7_PCCIF_BASE+0x100))
#define MD_PS2A7_PCCIF_MD2MD_CCIF_AP_RCH	((UINT32P)(MD_PS2A7_PCCIF_BASE+0x010))
#define MD_PS2A7_PCCIF_MD2MD_CCIF_AP_ACK	((UINT32P)(MD_PS2A7_PCCIF_BASE+0x014))
#define MD_PS2A7_PCCIF_MD2MD_CCIF_AP_IRQ0_M	((UINT32P)(MD_PS2A7_PCCIF_BASE+0x020))
#define MD_PS2A7_PCCIF_MD2MD_CCIF_AP_IRQ1_M	((UINT32P)(MD_PS2A7_PCCIF_BASE+0x024))
#define MD_PS2A7_PCCIF_MD2MD_CCIF_AP_IRQ2_M	((UINT32P)(MD_PS2A7_PCCIF_BASE+0x028))
#define MD_PS2A7_PCCIF_MD2MD_CCIF_AP_IRQ3_M	((UINT32P)(MD_PS2A7_PCCIF_BASE+0x02c))
#define MD_PS2A7_PCCIF_MD2MD_CCIF_MD_CTL	((UINT32P)(MD_PS2A7_PCCIF_BASE+0x000))
#define MD_PS2A7_PCCIF_MD2MD_CCIF_MD_BSY	((UINT32P)(MD_PS2A7_PCCIF_BASE+0x004))
#define MD_PS2A7_PCCIF_MD2MD_CCIF_MD_START	((UINT32P)(MD_PS2A7_PCCIF_BASE+0x008))
#define MD_PS2A7_PCCIF_MD2MD_CCIF_MD_WCH	((UINT32P)(MD_PS2A7_PCCIF_BASE+0x00c))
#define MD_PS2A7_PCCIF_MD2MD_CCIF_MD_DAT	((UINT32P)(MD_PS2A7_PCCIF_BASE+0x100))
#define MD_PS2A7_PCCIF_MD2MD_CCIF_MD_RCH	((UINT32P)(MD_PS2A7_PCCIF_BASE+0x010))
#define MD_PS2A7_PCCIF_MD2MD_CCIF_MD_ACK	((UINT32P)(MD_PS2A7_PCCIF_BASE+0x014))
#define MD_PS2A7_PCCIF_MD2MD_CCIF_MD_IRQ0_M	((UINT32P)(MD_PS2A7_PCCIF_BASE+0x020))
#define MD_PS2A7_PCCIF_MD2MD_CCIF_MD_IRQ1_M	((UINT32P)(MD_PS2A7_PCCIF_BASE+0x024))
#define MD_PS2A7_PCCIF_MD2MD_CCIF_MD_IRQ2_M	((UINT32P)(MD_PS2A7_PCCIF_BASE+0x028))
#define MD_PS2A7_PCCIF_MD2MD_CCIF_MD_IRQ3_M	((UINT32P)(MD_PS2A7_PCCIF_BASE+0x02c))

// APB Module pccif
#define MD_A72PS_PCCIF_BASE (0x80190000)
#define MD_A72PS_PCCIF_MD2MD_CCIF_AP_CTL	((UINT32P)(MD_A72PS_PCCIF_BASE+0x000))
#define MD_A72PS_PCCIF_MD2MD_CCIF_AP_BSY	((UINT32P)(MD_A72PS_PCCIF_BASE+0x004))
#define MD_A72PS_PCCIF_MD2MD_CCIF_AP_START	((UINT32P)(MD_A72PS_PCCIF_BASE+0x008))
#define MD_A72PS_PCCIF_MD2MD_CCIF_AP_WCH	((UINT32P)(MD_A72PS_PCCIF_BASE+0x00c))
#define MD_A72PS_PCCIF_MD2MD_CCIF_AP_DAT	((UINT32P)(MD_A72PS_PCCIF_BASE+0x100))
#define MD_A72PS_PCCIF_MD2MD_CCIF_AP_RCH	((UINT32P)(MD_A72PS_PCCIF_BASE+0x010))
#define MD_A72PS_PCCIF_MD2MD_CCIF_AP_ACK	((UINT32P)(MD_A72PS_PCCIF_BASE+0x014))
#define MD_A72PS_PCCIF_MD2MD_CCIF_AP_IRQ0_M	((UINT32P)(MD_A72PS_PCCIF_BASE+0x020))
#define MD_A72PS_PCCIF_MD2MD_CCIF_AP_IRQ1_M	((UINT32P)(MD_A72PS_PCCIF_BASE+0x024))
#define MD_A72PS_PCCIF_MD2MD_CCIF_AP_IRQ2_M	((UINT32P)(MD_A72PS_PCCIF_BASE+0x028))
#define MD_A72PS_PCCIF_MD2MD_CCIF_AP_IRQ3_M	((UINT32P)(MD_A72PS_PCCIF_BASE+0x02c))
#define MD_A72PS_PCCIF_MD2MD_CCIF_MD_CTL	((UINT32P)(MD_A72PS_PCCIF_BASE+0x000))
#define MD_A72PS_PCCIF_MD2MD_CCIF_MD_BSY	((UINT32P)(MD_A72PS_PCCIF_BASE+0x004))
#define MD_A72PS_PCCIF_MD2MD_CCIF_MD_START	((UINT32P)(MD_A72PS_PCCIF_BASE+0x008))
#define MD_A72PS_PCCIF_MD2MD_CCIF_MD_WCH	((UINT32P)(MD_A72PS_PCCIF_BASE+0x00c))
#define MD_A72PS_PCCIF_MD2MD_CCIF_MD_DAT	((UINT32P)(MD_A72PS_PCCIF_BASE+0x100))
#define MD_A72PS_PCCIF_MD2MD_CCIF_MD_RCH	((UINT32P)(MD_A72PS_PCCIF_BASE+0x010))
#define MD_A72PS_PCCIF_MD2MD_CCIF_MD_ACK	((UINT32P)(MD_A72PS_PCCIF_BASE+0x014))
#define MD_A72PS_PCCIF_MD2MD_CCIF_MD_IRQ0_M	((UINT32P)(MD_A72PS_PCCIF_BASE+0x020))
#define MD_A72PS_PCCIF_MD2MD_CCIF_MD_IRQ1_M	((UINT32P)(MD_A72PS_PCCIF_BASE+0x024))
#define MD_A72PS_PCCIF_MD2MD_CCIF_MD_IRQ2_M	((UINT32P)(MD_A72PS_PCCIF_BASE+0x028))
#define MD_A72PS_PCCIF_MD2MD_CCIF_MD_IRQ3_M	((UINT32P)(MD_A72PS_PCCIF_BASE+0x02c))

// APB Module md_mbist_config
#define MDPERI_MBIST_CONFIG_BASE (0x801A0000)
#define MDPERI_MBIST_CONFIG_MD_MBIST_START_0_ADDR	((UINT32P)(MDPERI_MBIST_CONFIG_BASE+0x0000))
#define MDPERI_MBIST_CONFIG_MD_MBIST_HOLD_ADDR	((UINT32P)(MDPERI_MBIST_CONFIG_BASE+0x0004))
#define MDPERI_MBIST_CONFIG_MD_MBIST_BACKGROUND_ADDR	((UINT32P)(MDPERI_MBIST_CONFIG_BASE+0x0008))
#define MDPERI_MBIST_CONFIG_MD_MBIST_BSEL_ADDR	((UINT32P)(MDPERI_MBIST_CONFIG_BASE+0x000C))
#define MDPERI_MBIST_CONFIG_MD_MBIST_DONE_SEL_ADDR	((UINT32P)(MDPERI_MBIST_CONFIG_BASE+0x0010))
#define MDPERI_MBIST_CONFIG_MD_MBIST_FAIL_SEL_ADDR	((UINT32P)(MDPERI_MBIST_CONFIG_BASE+0x0014))
#define MDPERI_MBIST_CONFIG_MD_MBIST_DONE_MASK_0_ADDR	((UINT32P)(MDPERI_MBIST_CONFIG_BASE+0x0018))
#define MDPERI_MBIST_CONFIG_MD_MBIST_FAIL_MASK_0_ADDR	((UINT32P)(MDPERI_MBIST_CONFIG_BASE+0x001C))
#define MDPERI_MBIST_CONFIG_MD_MBIST_FAIL_MASK_1_ADDR	((UINT32P)(MDPERI_MBIST_CONFIG_BASE+0x0020))
#define MDPERI_MBIST_CONFIG_MD_MBIST_DONE_0_ADDR	((UINT32P)(MDPERI_MBIST_CONFIG_BASE+0x0024))
#define MDPERI_MBIST_CONFIG_MD_MBIST_FAIL_0_ADDR	((UINT32P)(MDPERI_MBIST_CONFIG_BASE+0x0030))
#define MDPERI_MBIST_CONFIG_MD_MBIST_FAIL_1_ADDR	((UINT32P)(MDPERI_MBIST_CONFIG_BASE+0x0034))
#define MDPERI_MBIST_CONFIG_MD_MBIST_FAIL_2_ADDR	((UINT32P)(MDPERI_MBIST_CONFIG_BASE+0x0038))
#define MDPERI_MBIST_CONFIG_MD_DELSEL_0_ADDR	((UINT32P)(MDPERI_MBIST_CONFIG_BASE+0x003C))
#define MDPERI_MBIST_CONFIG_MD_DELSEL_1_ADDR	((UINT32P)(MDPERI_MBIST_CONFIG_BASE+0x0040))
#define MDPERI_MBIST_CONFIG_MD_MBIST_RESETB_ADDR	((UINT32P)(MDPERI_MBIST_CONFIG_BASE+0x0044))
#define MDPERI_MBIST_CONFIG_MD_MBIST_REPAIR_OK_0_ADDR	((UINT32P)(MDPERI_MBIST_CONFIG_BASE+0x0048))
#define MDPERI_MBIST_CONFIG_MD_MBIST_REPAIR_OK_1_ADDR	((UINT32P)(MDPERI_MBIST_CONFIG_BASE+0x004C))
#define MDPERI_MBIST_CONFIG_MD_MBIST_REPAIR_FAIL_0_ADDR	((UINT32P)(MDPERI_MBIST_CONFIG_BASE+0x0050))
#define MDPERI_MBIST_CONFIG_MD_MBIST_REPAIR_FAIL_1_ADDR	((UINT32P)(MDPERI_MBIST_CONFIG_BASE+0x0054))
#define MDPERI_MBIST_CONFIG_MD_MBIST_SLEEP_CONTROL_ADDR	((UINT32P)(MDPERI_MBIST_CONFIG_BASE+0x0058))
#define MDPERI_MBIST_CONFIG_MD_MBIST_FUSE_ADDR	((UINT32P)(MDPERI_MBIST_CONFIG_BASE+0x005C))

// APB Module sdf
#define MD_SDF_TOP_BASE (0x801B0000)
#define R_SDF_CS	((UINT32P)(MD_SDF_TOP_BASE+0x0))
#define R_SDF_SIGMSK	((UINT32P)(MD_SDF_TOP_BASE+0x4))
#define R_SDF_BYTE_SEL	((UINT32P)(MD_SDF_TOP_BASE+0x8))
#define R_FIFO_STATUS	((UINT32P)(MD_SDF_TOP_BASE+0xC))
#define R_SW_DBG_DATA	((UINT32P)(MD_SDF_TOP_BASE+0x10))
#define R_SW_DBG_TRIG	((UINT32P)(MD_SDF_TOP_BASE+0x14))
#define R_SDF_DMY	((UINT32P)(MD_SDF_TOP_BASE+0xFC))
#define R_SDF_DV_DMY	((UINT32P)(MD_SDF_TOP_BASE+0xFC))

// APB Module psmcu_misc
#define PSMCU_MISC_BASE (0x80200000)
#define R_MDMCU_MISC_CODA_VERSION	((UINT32P)(PSMCU_MISC_BASE+0x0))
#define R_PSMCU_DUMMY_REG	((UINT32P)(PSMCU_MISC_BASE+0x4))
#define R_CR4_SLAVE_CONTROL	((UINT32P)(PSMCU_MISC_BASE+0x8))
#define R_CR4_PREFETCH_CONTROL	((UINT32P)(PSMCU_MISC_BASE+0xC))
#define R_CR4_PREFETCH_STATUS	((UINT32P)(PSMCU_MISC_BASE+0x10))
#define R_PSMCU_CM_TOTAL_CNT	((UINT32P)(PSMCU_MISC_BASE+0x14))
#define R_PSMCU_PF_TOTAL_CNT	((UINT32P)(PSMCU_MISC_BASE+0x18))
#define R_PSMCU_HIT_CNT	((UINT32P)(PSMCU_MISC_BASE+0x1C))
#define R_PSMCU_CON_HIT_CNT	((UINT32P)(PSMCU_MISC_BASE+0x20))
#define R_PSMCU_PF_CM_LAST_ADDR	((UINT32P)(PSMCU_MISC_BASE+0x24))
#define R_PSMCU_PF_LAST_ADDR_BYP	((UINT32P)(PSMCU_MISC_BASE+0x28))
#define R_PSMCU_PF_LAST_ADDR_PRE	((UINT32P)(PSMCU_MISC_BASE+0x2C))
#define R_PSMCU_EVENT_CNT_CTRL	((UINT32P)(PSMCU_MISC_BASE+0x30))
#define R_PSMCU_32BIT_EVENT_CNT_SEL_0	((UINT32P)(PSMCU_MISC_BASE+0x34))
#define R_PSMCU_32BIT_EVENT_CNT_SEL_1	((UINT32P)(PSMCU_MISC_BASE+0x38))
#define R_PSMCU_EVENT_OVERFLOW_INT_MASK	((UINT32P)(PSMCU_MISC_BASE+0x3C))
#define R_PSMCU_EVENT_INT_STATUS	((UINT32P)(PSMCU_MISC_BASE+0x40))
#define R_EVNT_PERFORMANCE_COUNTER_0	((UINT32P)(PSMCU_MISC_BASE+0x44))
#define R_EVNT_PERFORMANCE_COUNTER_1	((UINT32P)(PSMCU_MISC_BASE+0x48))
#define R_EVNT_PERFORMANCE_COUNTER_2	((UINT32P)(PSMCU_MISC_BASE+0x4C))
#define R_EVNT_PERFORMANCE_COUNTER_3	((UINT32P)(PSMCU_MISC_BASE+0x50))
#define R_EVNT_PERFORMANCE_COUNTER_4	((UINT32P)(PSMCU_MISC_BASE+0x54))
#define R_EVNT_PERFORMANCE_COUNTER_5	((UINT32P)(PSMCU_MISC_BASE+0x58))
#define R_EVNT_PERFORMANCE_COUNTER_6	((UINT32P)(PSMCU_MISC_BASE+0x5C))
#define R_EVNT_PERFORMANCE_COUNTER_7	((UINT32P)(PSMCU_MISC_BASE+0x60))
#define R_EVNT_PERFORMANCE_40BIT_COUNTER_0	((UINT32P)(PSMCU_MISC_BASE+0x64))
#define R_EVNT_PERFORMANCE_40BIT_COUNTER_0_CARRY	((UINT32P)(PSMCU_MISC_BASE+0x68))
#define R_EVNT_PERFORMANCE_40BIT_COUNTER_1	((UINT32P)(PSMCU_MISC_BASE+0x6C))
#define R_EVNT_PERFORMANCE_40BIT_COUNTER_1_CARRY	((UINT32P)(PSMCU_MISC_BASE+0x70))
#define R_PCMON_ASM_MEM_DELSEL	((UINT32P)(PSMCU_MISC_BASE+0x74))
#define R_ELM_APB_ERR_REG	((UINT32P)(PSMCU_MISC_BASE+0x78))
#define R_PSMCU_BUS_TOP_CTRL_REG0	((UINT32P)(PSMCU_MISC_BASE+0x7C))
#define R_PSMCU_BUS_TOP_CTRL_REG1	((UINT32P)(PSMCU_MISC_BASE+0x80))
#define R_PSMCU_BUS_TOP_STATUS_REG0	((UINT32P)(PSMCU_MISC_BASE+0x84))
#define R_PSMCU_BUS_TOP_STATUS_REG1	((UINT32P)(PSMCU_MISC_BASE+0x88))
#define R_PSMCU_BUS_TOP_STATUS_REG2	((UINT32P)(PSMCU_MISC_BASE+0x8C))
#define R_PSMCU_BUS_TOP_STATUS_REG3	((UINT32P)(PSMCU_MISC_BASE+0x90))
#define R_PSMCU_BUS_TOP_STATUS_REG4	((UINT32P)(PSMCU_MISC_BASE+0x94))
#define R_PSMCU_BRIDGE_CTRL_REG0	((UINT32P)(PSMCU_MISC_BASE+0x98))
#define R_PSMCU_BRIDGE_BUS_STATUS_REG0	((UINT32P)(PSMCU_MISC_BASE+0x9C))
#define R_PSMCU_BRIDGE_BUS_STATUS_REG1	((UINT32P)(PSMCU_MISC_BASE+0xA0))
#define R_PSMCU_BRIDGE_BUS_STATUS_REG2	((UINT32P)(PSMCU_MISC_BASE+0xA4))
#define R_MASK_PSMCU_WAKEUP_INFRA_DCM	((UINT32P)(PSMCU_MISC_BASE+0xA8))
#define R_MASK_PSMCU_DCM_ENABLE	((UINT32P)(PSMCU_MISC_BASE+0xAC))
#define R_MASK_PSMCU_DCM_IDLE	((UINT32P)(PSMCU_MISC_BASE+0xB0))
#define R_MASK_PSMCU2EMI_BUS_BUSY_ST	((UINT32P)(PSMCU_MISC_BASE+0xB4))
#define R_MASK_PSMCU2REG_BUS_BUSY_ST	((UINT32P)(PSMCU_MISC_BASE+0xB8))
#define R_PSMCU2EMI_SLPPROTECT_ERR_EN	((UINT32P)(PSMCU_MISC_BASE+0xBC))
#define R_PSMCU2EMI_SLPPROTECT_ERR_ST	((UINT32P)(PSMCU_MISC_BASE+0xD0))
#define R_PSMCU2REG_SLPPROTECT_ERR_EN	((UINT32P)(PSMCU_MISC_BASE+0xD4))
#define R_PSMCU2REG_SLPPROTECT_ERR_ST	((UINT32P)(PSMCU_MISC_BASE+0xD8))
#define R_PSMCU2EMI_SLPPROTECT_ERR_ADDR_ST	((UINT32P)(PSMCU_MISC_BASE+0xDC))
#define R_PSMCU2REG_SLPPROTECT_ERR_ADDR_ST	((UINT32P)(PSMCU_MISC_BASE+0xE0))
#define R_PSMCU_DCM_STALL_CTRL	((UINT32P)(PSMCU_MISC_BASE+0xE4))
#define R_PSMCU_DCM_DIV_CTRL	((UINT32P)(PSMCU_MISC_BASE+0xE8))
#define R_BUSREC_SWITCH	((UINT32P)(PSMCU_MISC_BASE+0xEC))
#define CODA_VER	((UINT32P)(PSMCU_MISC_BASE+0x20140516))
#define R_MDMCU_MISC_CODA_VERSION	((UINT32P)(PSMCU_MISC_BASE+0x0))
#define R_DUMMY_REGISTER	((UINT32P)(PSMCU_MISC_BASE+0x4))
#define R_CR4_SLAVE_CONTROL	((UINT32P)(PSMCU_MISC_BASE+0x8))
#define R_CR4_PREFETCH_CONTROL	((UINT32P)(PSMCU_MISC_BASE+0xC))
#define R_CR4_PREFETCH_STATUS	((UINT32P)(PSMCU_MISC_BASE+0x10))
#define R_PSMCU_CM_TOTAL_CNT	((UINT32P)(PSMCU_MISC_BASE+0x14))
#define R_PSMCU_PF_TOTAL_CNT	((UINT32P)(PSMCU_MISC_BASE+0x18))
#define R_PSMCU_HIT_CNT	((UINT32P)(PSMCU_MISC_BASE+0x1C))
#define R_PSMCU_CON_HIT_CNT	((UINT32P)(PSMCU_MISC_BASE+0x20))
#define R_PSMCU_PF_CM_LAST_ADDR	((UINT32P)(PSMCU_MISC_BASE+0x24))
#define R_PSMCU_PF_LAST_ADDR_BYP	((UINT32P)(PSMCU_MISC_BASE+0x28))
#define R_PSMCU_PF_LAST_ADDR_PRE	((UINT32P)(PSMCU_MISC_BASE+0x2C))
#define R_PSMCU_EVENT_CNT_CTRL	((UINT32P)(PSMCU_MISC_BASE+0x30))
#define R_PSMCU_32BIT_EVENT_CNT_SEL_0	((UINT32P)(PSMCU_MISC_BASE+0x34))
#define R_PSMCU_32BIT_EVENT_CNT_SEL_1	((UINT32P)(PSMCU_MISC_BASE+0x38))
#define R_PSMCU_EVENT_OVERFLOW_INT_MASK	((UINT32P)(PSMCU_MISC_BASE+0x3C))
#define R_PSMCU_EVENT_INT_STATUS	((UINT32P)(PSMCU_MISC_BASE+0x40))
#define R_EVNT_PERFORMANCE_COUNTER_0	((UINT32P)(PSMCU_MISC_BASE+0x44))
#define R_EVNT_PERFORMANCE_COUNTER_1	((UINT32P)(PSMCU_MISC_BASE+0x48))
#define R_EVNT_PERFORMANCE_COUNTER_2	((UINT32P)(PSMCU_MISC_BASE+0x4C))
#define R_EVNT_PERFORMANCE_COUNTER_3	((UINT32P)(PSMCU_MISC_BASE+0x50))
#define R_EVNT_PERFORMANCE_COUNTER_4	((UINT32P)(PSMCU_MISC_BASE+0x54))
#define R_EVNT_PERFORMANCE_COUNTER_5	((UINT32P)(PSMCU_MISC_BASE+0x58))
#define R_EVNT_PERFORMANCE_COUNTER_6	((UINT32P)(PSMCU_MISC_BASE+0x5C))
#define R_EVNT_PERFORMANCE_COUNTER_7	((UINT32P)(PSMCU_MISC_BASE+0x60))
#define R_EVNT_PERFORMANCE_40BIT_COUNTER_0	((UINT32P)(PSMCU_MISC_BASE+0x64))
#define R_EVNT_PERFORMANCE_40BIT_COUNTER_0_CARRY	((UINT32P)(PSMCU_MISC_BASE+0x68))
#define R_EVNT_PERFORMANCE_40BIT_COUNTER_1	((UINT32P)(PSMCU_MISC_BASE+0x6C))
#define R_EVNT_PERFORMANCE_40BIT_COUNTER_1_CARRY	((UINT32P)(PSMCU_MISC_BASE+0x70))
#define R_PCMON_ASM_MEM_DELSEL	((UINT32P)(PSMCU_MISC_BASE+0x74))
#define R_ELM_APB_ERR_REG	((UINT32P)(PSMCU_MISC_BASE+0x78))
#define R_PSMCU_BUS_TOP_CTRL_REG0	((UINT32P)(PSMCU_MISC_BASE+0x7C))
#define R_PSMCU_BUS_TOP_CTRL_REG1	((UINT32P)(PSMCU_MISC_BASE+0x80))
#define R_PSMCU_BUS_TOP_STATUS_REG0	((UINT32P)(PSMCU_MISC_BASE+0x84))
#define R_PSMCU_BUS_TOP_STATUS_REG1	((UINT32P)(PSMCU_MISC_BASE+0x88))
#define R_PSMCU_BUS_TOP_STATUS_REG2	((UINT32P)(PSMCU_MISC_BASE+0x8C))
#define R_PSMCU_BUS_TOP_STATUS_REG3	((UINT32P)(PSMCU_MISC_BASE+0x90))
#define R_PSMCU_BUS_TOP_STATUS_REG4	((UINT32P)(PSMCU_MISC_BASE+0x94))
#define R_PSMCU_BRIDGE_CTRL_REG0	((UINT32P)(PSMCU_MISC_BASE+0x98))
#define R_PSMCU_BRIDGE_BUS_STATUS_REG0	((UINT32P)(PSMCU_MISC_BASE+0x9C))
#define R_PSMCU_BRIDGE_BUS_STATUS_REG1	((UINT32P)(PSMCU_MISC_BASE+0xA0))
#define R_PSMCU_BRIDGE_BUS_STATUS_REG2	((UINT32P)(PSMCU_MISC_BASE+0xA4))
#define R_MASK_PSMCU_WAKEUP_INFRA_DCM	((UINT32P)(PSMCU_MISC_BASE+0xA8))
#define R_MASK_PSMCU_DCM_ENABLE	((UINT32P)(PSMCU_MISC_BASE+0xAC))
#define R_MASK_PSMCU_DCM_IDLE	((UINT32P)(PSMCU_MISC_BASE+0xB0))
#define R_MASK_PSMCU2EMI_BUS_BUSY_ST	((UINT32P)(PSMCU_MISC_BASE+0xB4))
#define R_MASK_PSMCU2REG_BUS_BUSY_ST	((UINT32P)(PSMCU_MISC_BASE+0xB8))
#define R_PSMCU2EMI_SLPPROTECT_ERR_EN	((UINT32P)(PSMCU_MISC_BASE+0xBC))
#define R_PSMCU2EMI_SLPPROTECT_ERR_ST	((UINT32P)(PSMCU_MISC_BASE+0xD0))
#define R_PSMCU2REG_SLPPROTECT_ERR_EN	((UINT32P)(PSMCU_MISC_BASE+0xD4))
#define R_PSMCU2REG_SLPPROTECT_ERR_ST	((UINT32P)(PSMCU_MISC_BASE+0xD8))
#define R_PSMCU2EMI_SLPPROTECT_ERR_ADDR_ST	((UINT32P)(PSMCU_MISC_BASE+0xDC))
#define R_PSMCU2REG_SLPPROTECT_ERR_ADDR_ST	((UINT32P)(PSMCU_MISC_BASE+0xE0))
#define R_PSMCU_DCM_STALL_CTRL	((UINT32P)(PSMCU_MISC_BASE+0xE4))
#define R_PSMCU_DCM_DIV_CTRL	((UINT32P)(PSMCU_MISC_BASE+0xE8))
#define R_BUSREC_SWITCH	((UINT32P)(PSMCU_MISC_BASE+0xEC))

// APB Module aximon
#define PSMCU_BUSMON_BASE (0x80210000)
#define PSMCU_BUSMON_CODA_VER	((UINT32P)(PSMCU_BUSMON_BASE+0x2014_0808))
#define PSMCU_BUSMON_R_CODA_VERSION	((UINT32P)(PSMCU_BUSMON_BASE+0x0))
#define PSMCU_BUSMON_R_DMY_REG	((UINT32P)(PSMCU_BUSMON_BASE+0x4))
#define PSMCU_BUSMON_R_AXIMON_CTL	((UINT32P)(PSMCU_BUSMON_BASE+0x10))
#define PSMCU_BUSMON_R_AXIMON_TST	((UINT32P)(PSMCU_BUSMON_BASE+0x14))
#define PSMCU_BUSMON_R_AXIMON_STS	((UINT32P)(PSMCU_BUSMON_BASE+0x18))
#define PSMCU_BUSMON_R_AXIMON_INT	((UINT32P)(PSMCU_BUSMON_BASE+0x20))
#define PSMCU_BUSMON_R_AXIMON_INT_MSK	((UINT32P)(PSMCU_BUSMON_BASE+0x24))
#define PSMCU_BUSMON_R_IP0_AXIMON_TG	((UINT32P)(PSMCU_BUSMON_BASE+0x30))
#define PSMCU_BUSMON_R_IP0_AXIMON_TMR	((UINT32P)(PSMCU_BUSMON_BASE+0x34))
#define PSMCU_BUSMON_R_IP0_AXIMON_ADDR	((UINT32P)(PSMCU_BUSMON_BASE+0x40))
#define PSMCU_BUSMON_R_IP0_AXIMON_ADDRMSK	((UINT32P)(PSMCU_BUSMON_BASE+0x44))
#define PSMCU_BUSMON_R_IP0_AXIMON_DATAL	((UINT32P)(PSMCU_BUSMON_BASE+0x50))
#define PSMCU_BUSMON_R_IP0_AXIMON_DATAH	((UINT32P)(PSMCU_BUSMON_BASE+0x54))
#define PSMCU_BUSMON_R_IP0_AXIMON_DATAMSKL	((UINT32P)(PSMCU_BUSMON_BASE+0x58))
#define PSMCU_BUSMON_R_IP0_AXIMON_DATAMSKH	((UINT32P)(PSMCU_BUSMON_BASE+0x5C))
#define PSMCU_BUSMON_R_IP1_AXIMON_TG	((UINT32P)(PSMCU_BUSMON_BASE+0x60))
#define PSMCU_BUSMON_R_IP1_AXIMON_TMR	((UINT32P)(PSMCU_BUSMON_BASE+0x64))
#define PSMCU_BUSMON_R_IP1_AXIMON_ADDR	((UINT32P)(PSMCU_BUSMON_BASE+0x70))
#define PSMCU_BUSMON_R_IP1_AXIMON_ADDRMSK	((UINT32P)(PSMCU_BUSMON_BASE+0x74))
#define PSMCU_BUSMON_R_IP1_AXIMON_DATAL	((UINT32P)(PSMCU_BUSMON_BASE+0x80))
#define PSMCU_BUSMON_R_IP1_AXIMON_DATAH	((UINT32P)(PSMCU_BUSMON_BASE+0x84))
#define PSMCU_BUSMON_R_IP1_AXIMON_DATAMSKL	((UINT32P)(PSMCU_BUSMON_BASE+0x88))
#define PSMCU_BUSMON_R_IP1_AXIMON_DATAMSKH	((UINT32P)(PSMCU_BUSMON_BASE+0x8C))
#define PSMCU_BUSMON_R_IP0_AXIMON_ID_CTL	((UINT32P)(PSMCU_BUSMON_BASE+0x90))
#define PSMCU_BUSMON_R_IP1_AXIMON_ID_CTL	((UINT32P)(PSMCU_BUSMON_BASE+0x94))
#define PSMCU_BUSMON_R_TOT_BUS_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x100))
#define PSMCU_BUSMON_R_IP0_NON_OV_TRANS_NUM	((UINT32P)(PSMCU_BUSMON_BASE+0x200))
#define PSMCU_BUSMON_R_IP0_OV_TRANS_NUM	((UINT32P)(PSMCU_BUSMON_BASE+0x204))
#define PSMCU_BUSMON_R_IP0_NON_WGT_TRANS_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x208))
#define PSMCU_BUSMON_R_IP0_WGT_TRANS_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x20C))
#define PSMCU_BUSMON_R_IP0_MAX_TRANS_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x210))
#define PSMCU_BUSMON_R_IP0_MAX_OST_TRANS_NUM	((UINT32P)(PSMCU_BUSMON_BASE+0x214))
#define PSMCU_BUSMON_R_IP0_AW_TOT_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x220))
#define PSMCU_BUSMON_R_IP0_AW_MAX_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x224))
#define PSMCU_BUSMON_R_IP0_AW2W_TOT_MST_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x230))
#define PSMCU_BUSMON_R_IP0_AW2W_MAX_MST_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x234))
#define PSMCU_BUSMON_R_IP0_AW2W_TOT_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x238))
#define PSMCU_BUSMON_R_IP0_AW2W_MAX_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x23C))
#define PSMCU_BUSMON_R_IP0_AW2W_MAX_WT_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x240))
#define PSMCU_BUSMON_R_IP0_W_TOT_MST_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x250))
#define PSMCU_BUSMON_R_IP0_W_MAX_MST_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x254))
#define PSMCU_BUSMON_R_IP0_W_TOT_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x258))
#define PSMCU_BUSMON_R_IP0_W_MAX_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x25C))
#define PSMCU_BUSMON_R_IP0_W_TOT_DATA_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x260))
#define PSMCU_BUSMON_R_IP0_W_TOT_DATA_CNT	((UINT32P)(PSMCU_BUSMON_BASE+0x264))
#define PSMCU_BUSMON_R_IP0_W2B_TOT_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x270))
#define PSMCU_BUSMON_R_IP0_W2B_MAX_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x274))
#define PSMCU_BUSMON_R_IP0_AR_TOT_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x280))
#define PSMCU_BUSMON_R_IP0_AR_MAX_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x284))
#define PSMCU_BUSMON_R_IP0_AR2R_TOT_MST_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x290))
#define PSMCU_BUSMON_R_IP0_AR2R_MAX_MST_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x294))
#define PSMCU_BUSMON_R_IP0_AR2R_TOT_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x298))
#define PSMCU_BUSMON_R_IP0_AR2R_MAX_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x29C))
#define PSMCU_BUSMON_R_IP0_AR2R_MAX_WT_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x2A0))
#define PSMCU_BUSMON_R_IP0_R_TOT_MST_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x2B0))
#define PSMCU_BUSMON_R_IP0_R_MAX_MST_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x2B4))
#define PSMCU_BUSMON_R_IP0_R_TOT_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x2B8))
#define PSMCU_BUSMON_R_IP0_R_MAX_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x2BC))
#define PSMCU_BUSMON_R_IP0_R_TOT_DATA_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x2C0))
#define PSMCU_BUSMON_R_IP0_R_TOT_DATA_CNT	((UINT32P)(PSMCU_BUSMON_BASE+0x2C4))
#define PSMCU_BUSMON_R_IP0_SNAP_INFO0	((UINT32P)(PSMCU_BUSMON_BASE+0x300))
#define PSMCU_BUSMON_R_IP0_SNAP_INFO1	((UINT32P)(PSMCU_BUSMON_BASE+0x304))
#define PSMCU_BUSMON_R_IP0_SNAP_INFO2	((UINT32P)(PSMCU_BUSMON_BASE+0x308))
#define PSMCU_BUSMON_R_IP0_SNAP_INFO3	((UINT32P)(PSMCU_BUSMON_BASE+0x30C))
#define PSMCU_BUSMON_R_IP0_SNAP_INFO4	((UINT32P)(PSMCU_BUSMON_BASE+0x310))
#define PSMCU_BUSMON_R_IP0_SNAP_INFO5	((UINT32P)(PSMCU_BUSMON_BASE+0x314))
#define PSMCU_BUSMON_R_IP0_SNAP_INFO6	((UINT32P)(PSMCU_BUSMON_BASE+0x318))
#define PSMCU_BUSMON_R_IP0_SNAP_INFO7	((UINT32P)(PSMCU_BUSMON_BASE+0x31C))
#define PSMCU_BUSMON_R_IP0_SNAP_QID	((UINT32P)(PSMCU_BUSMON_BASE+0x320))
#define PSMCU_BUSMON_R_IP1_NON_OV_TRANS_NUM	((UINT32P)(PSMCU_BUSMON_BASE+0x400))
#define PSMCU_BUSMON_R_IP1_OV_TRANS_NUM	((UINT32P)(PSMCU_BUSMON_BASE+0x404))
#define PSMCU_BUSMON_R_IP1_NON_WGT_TRANS_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x408))
#define PSMCU_BUSMON_R_IP1_WGT_TRANS_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x40C))
#define PSMCU_BUSMON_R_IP1_MAX_TRANS_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x410))
#define PSMCU_BUSMON_R_IP1_MAX_OST_TRANS_NUM	((UINT32P)(PSMCU_BUSMON_BASE+0x414))
#define PSMCU_BUSMON_R_IP1_AW_TOT_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x420))
#define PSMCU_BUSMON_R_IP1_AW_MAX_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x424))
#define PSMCU_BUSMON_R_IP1_AW2W_TOT_MST_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x430))
#define PSMCU_BUSMON_R_IP1_AW2W_MAX_MST_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x434))
#define PSMCU_BUSMON_R_IP1_AW2W_TOT_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x438))
#define PSMCU_BUSMON_R_IP1_AW2W_MAX_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x43C))
#define PSMCU_BUSMON_R_IP1_AW2W_MAX_WT_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x440))
#define PSMCU_BUSMON_R_IP1_W_TOT_MST_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x450))
#define PSMCU_BUSMON_R_IP1_W_MAX_MST_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x454))
#define PSMCU_BUSMON_R_IP1_W_TOT_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x458))
#define PSMCU_BUSMON_R_IP1_W_MAX_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x45C))
#define PSMCU_BUSMON_R_IP1_W_TOT_DATA_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x460))
#define PSMCU_BUSMON_R_IP1_W_TOT_DATA_CNT	((UINT32P)(PSMCU_BUSMON_BASE+0x464))
#define PSMCU_BUSMON_R_IP1_W2B_TOT_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x470))
#define PSMCU_BUSMON_R_IP1_W2B_MAX_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x474))
#define PSMCU_BUSMON_R_IP1_AR_TOT_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x480))
#define PSMCU_BUSMON_R_IP1_AR_MAX_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x484))
#define PSMCU_BUSMON_R_IP1_AR2R_TOT_MST_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x490))
#define PSMCU_BUSMON_R_IP1_AR2R_MAX_MST_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x494))
#define PSMCU_BUSMON_R_IP1_AR2R_TOT_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x498))
#define PSMCU_BUSMON_R_IP1_AR2R_MAX_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x49C))
#define PSMCU_BUSMON_R_IP1_AR2R_MAX_WT_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x4A0))
#define PSMCU_BUSMON_R_IP1_R_TOT_MST_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x4B0))
#define PSMCU_BUSMON_R_IP1_R_MAX_MST_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x4B4))
#define PSMCU_BUSMON_R_IP1_R_TOT_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x4B8))
#define PSMCU_BUSMON_R_IP1_R_MAX_DEV_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x4BC))
#define PSMCU_BUSMON_R_IP1_R_TOT_DATA_CYC	((UINT32P)(PSMCU_BUSMON_BASE+0x4C0))
#define PSMCU_BUSMON_R_IP1_R_TOT_DATA_CNT	((UINT32P)(PSMCU_BUSMON_BASE+0x4C4))
#define PSMCU_BUSMON_R_IP1_SNAP_INFO0	((UINT32P)(PSMCU_BUSMON_BASE+0x500))
#define PSMCU_BUSMON_R_IP1_SNAP_INFO1	((UINT32P)(PSMCU_BUSMON_BASE+0x504))
#define PSMCU_BUSMON_R_IP1_SNAP_INFO2	((UINT32P)(PSMCU_BUSMON_BASE+0x508))
#define PSMCU_BUSMON_R_IP1_SNAP_INFO3	((UINT32P)(PSMCU_BUSMON_BASE+0x50C))
#define PSMCU_BUSMON_R_IP1_SNAP_INFO4	((UINT32P)(PSMCU_BUSMON_BASE+0x510))
#define PSMCU_BUSMON_R_IP1_SNAP_INFO5	((UINT32P)(PSMCU_BUSMON_BASE+0x514))
#define PSMCU_BUSMON_R_IP1_SNAP_INFO6	((UINT32P)(PSMCU_BUSMON_BASE+0x518))
#define PSMCU_BUSMON_R_IP1_SNAP_INFO7	((UINT32P)(PSMCU_BUSMON_BASE+0x51C))
#define PSMCU_BUSMON_R_IP1_SNAP_QID	((UINT32P)(PSMCU_BUSMON_BASE+0x520))
#define PSMCU_BUSMON_R_DBG_CTL0	((UINT32P)(PSMCU_BUSMON_BASE+0x600))
#define PSMCU_BUSMON_R_DBG_CTL1	((UINT32P)(PSMCU_BUSMON_BASE+0x604))
#define PSMCU_BUSMON_R_DBG_CTL2	((UINT32P)(PSMCU_BUSMON_BASE+0x608))

// APB Module etm_pc_monitor
#define MD_PCM_BASE (0x80220000)
#define R_PCMON_CONTROL_REG0	((UINT32P)(MD_PCM_BASE+0x0))
#define R_PCMON_CONTROL_REG1	((UINT32P)(MD_PCM_BASE+0x4))
#define R_PCMON_ETMDABASE_REG	((UINT32P)(MD_PCM_BASE+0x8))
#define R_PCMON_ETMDAMASK_REG	((UINT32P)(MD_PCM_BASE+0xc))
#define R_PCMON_RECORD_STATUS	((UINT32P)(MD_PCM_BASE+0x10))
#define R_PCMON_ETMIA_PC_D2	((UINT32P)(MD_PCM_BASE+0x20))
#define R_PCMON_ETMIA_CID_D2	((UINT32P)(MD_PCM_BASE+0x24))
#define R_PCMON_ETMIA_PC_D1	((UINT32P)(MD_PCM_BASE+0x28))
#define R_PCMON_ETMIA_CID_D1	((UINT32P)(MD_PCM_BASE+0x2C))
#define R_PCMON_ETMIA_PC	((UINT32P)(MD_PCM_BASE+0x30))
#define R_PCMON_ETMIA_CID	((UINT32P)(MD_PCM_BASE+0x34))
#define R_PCMON_ETMDA_PC_D1	((UINT32P)(MD_PCM_BASE+0x38))
#define R_PCMON_ETMDA_DA_D1	((UINT32P)(MD_PCM_BASE+0x3C))
#define R_PCMON_ETMDA_PC	((UINT32P)(MD_PCM_BASE+0x40))
#define R_PCMON_ETMDA_DA	((UINT32P)(MD_PCM_BASE+0x44))
#define R_PCMON_DUMMY_REG	((UINT32P)(MD_PCM_BASE+0xFC))

// APB Module psmcu_mbist_config
#define PSMCU_MBIST_CONFIG_BASE (0x80240000)
#define MBIST_START_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x0))
#define MBIST_HOLD_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x4))
#define MBIST_BACKGROUND_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x8))
#define MBIST_BSEL_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0xC))
#define MBIST_DONE_SEL_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x10))
#define MBIST_FAIL_SEL_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x14))
#define MBIST_DONE_MASK_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x18))
#define MBIST_FAIL_MASK_0_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x1C))
#define MBIST_FAIL_MASK_1_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x20))
#define MBIST_FAIL_MASK_2_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x24))
#define MBIST_FAIL_MASK_3_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x28))
#define MBIST_FAIL_MASK_4_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x2C))
#define MBIST_FAIL_MASK_5_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x30))
#define MBIST_FAIL_MASK_6_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x34))
#define MBIST_FAIL_MASK_7_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x38))
#define MBIST_DONE_0_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x3C))
#define MBIST_FAIL_0_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x40))
#define MBIST_FAIL_1_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x44))
#define MBIST_FAIL_2_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x48))
#define MBIST_FAIL_3_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x4C))
#define MBIST_FAIL_4_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x50))
#define MBIST_RESETB_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x54))
#define MBIST_DIAG_DEBUG_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x58))
#define MBIST_DIAG_SCANOUT_SEL_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x5C))
#define MBIST_DIAG_SCANOUT_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x60))
#define MBIST_SPARE_REG_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x64))
#define MBIST_MODE_CG_CON_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x68))
#define MBIST_SLP_TEST_REG_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x6C))
#define MBIST_REPAIR_REG_0_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x70))
#define MBIST_REPAIR_REG_1_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x74))
#define MBIST_REPAIR_REG_3_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x78))
#define MBIST_REPAIR_REG_4_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x7C))
#define MBIST_REPAIR_REG_5_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x80))
#define MBIST_REPAIR_REG_6_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x84))
#define MBIST_REPAIR_REG_7_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x88))
#define MBIST_BOOTSLAVE_SIGN_REG_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x8C))
#define MBIST_BOOTSLAVE_MISR_REG_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x90))
#define MBIST_PRE_FUSE_REG_ADDR	((UINT32P)(PSMCU_MBIST_CONFIG_BASE+0x94))

// APB Module elm_top
#define MD_ELM_BASE (0x80250000)
#define CODA_VER	((UINT32P)(MD_ELM_BASE+0x2014_0617))
#define R_ELM_CODA_VERSION	((UINT32P)(MD_ELM_BASE+0x0))
#define R_ELM_CLK_REG	((UINT32P)(MD_ELM_BASE+0x4))
#define R_ELM_EN_REG	((UINT32P)(MD_ELM_BASE+0x8))
#define R_ELM_CTRL_REG	((UINT32P)(MD_ELM_BASE+0xC))
#define R_LAT_CNT_CTRL_REG	((UINT32P)(MD_ELM_BASE+0x10))
#define R_AXIR_SPECIAL_CNT1_CTRL_REG	((UINT32P)(MD_ELM_BASE+0x14))
#define R_AXIR_SPECIAL_CNT2_CTRL_REG	((UINT32P)(MD_ELM_BASE+0x18))
#define R_AXIR_SPECIAL_CNT3_CTRL_REG	((UINT32P)(MD_ELM_BASE+0x1C))
#define R_AXIR_SPECIAL_CNT4_CTRL_REG	((UINT32P)(MD_ELM_BASE+0x20))
#define R_AXIW_SPECIAL_CNT1_CTRL_REG	((UINT32P)(MD_ELM_BASE+0x24))
#define R_AXIW_SPECIAL_CNT2_CTRL_REG	((UINT32P)(MD_ELM_BASE+0x28))
#define R_AXIW_SPECIAL_CNT3_CTRL_REG	((UINT32P)(MD_ELM_BASE+0x2C))
#define R_AXIW_SPECIAL_CNT4_CTRL_REG	((UINT32P)(MD_ELM_BASE+0x30))
#define R_ELM_RD_TRANS_CNT	((UINT32P)(MD_ELM_BASE+0x34))
#define R_ELM_WR_TRANS_CNT	((UINT32P)(MD_ELM_BASE+0x38))
#define R_ELM_RD_LAT_CNT	((UINT32P)(MD_ELM_BASE+0x3C))
#define R_ELM_WR_LAT_CNT	((UINT32P)(MD_ELM_BASE+0x40))
#define R_ELM_RD_WORD_CNT	((UINT32P)(MD_ELM_BASE+0x44))
#define R_ELM_WR_WORD_CNT	((UINT32P)(MD_ELM_BASE+0x48))
#define R_ELM_SPECIAL_CNT1	((UINT32P)(MD_ELM_BASE+0x4C))
#define R_ELM_SPECIAL_CNT2	((UINT32P)(MD_ELM_BASE+0x50))
#define R_ELM_SPECIAL_CNT3	((UINT32P)(MD_ELM_BASE+0x54))
#define R_ELM_SPECIAL_CNT4	((UINT32P)(MD_ELM_BASE+0x58))
#define R_ELM_OVERRUN_CNT_ST	((UINT32P)(MD_ELM_BASE+0x5C))
#define R_ELM_TO_ASM_CNT1	((UINT32P)(MD_ELM_BASE+0x60))
#define R_ELM_TO_ASM_CNT2	((UINT32P)(MD_ELM_BASE+0x64))
#define R_ELM_TO_ASM_CNT3	((UINT32P)(MD_ELM_BASE+0x68))
#define R_ELM_TO_ASM_CNT4	((UINT32P)(MD_ELM_BASE+0x6C))
#define R_ELM_SWITCH_STATUS	((UINT32P)(MD_ELM_BASE+0x70))
#define R_AXIR_SPECIAL_CNT5_CTRL_REG	((UINT32P)(MD_ELM_BASE+0x74))
#define R_AXIR_SPECIAL_CNT6_CTRL_REG	((UINT32P)(MD_ELM_BASE+0x78))
#define R_AXIW_SPECIAL_CNT5_CTRL_REG	((UINT32P)(MD_ELM_BASE+0x7C))
#define R_AXIW_SPECIAL_CNT6_CTRL_REG	((UINT32P)(MD_ELM_BASE+0x80))
#define R_ELM_SPECIAL_CNT5	((UINT32P)(MD_ELM_BASE+0x84))
#define R_ELM_SPECIAL_CNT6	((UINT32P)(MD_ELM_BASE+0x88))
#define R_ELM_RD_TRANS_TH	((UINT32P)(MD_ELM_BASE+0x8C))
#define R_ELM_WR_TRANS_TH	((UINT32P)(MD_ELM_BASE+0x90))
#define R_ELM_RD_LAT_TH	((UINT32P)(MD_ELM_BASE+0x94))
#define R_ELM_WR_LAT_TH	((UINT32P)(MD_ELM_BASE+0x98))
#define R_ELM_RD_WORD_TH	((UINT32P)(MD_ELM_BASE+0x9C))
#define R_ELM_WR_WORD_TH	((UINT32P)(MD_ELM_BASE+0xA0))
#define R_ELM_RD_WR_WORD_TH	((UINT32P)(MD_ELM_BASE+0xA4))
#define R_ELM_LAT_WC_CTRL	((UINT32P)(MD_ELM_BASE+0xA8))
#define R_ELM_INT_STATUS	((UINT32P)(MD_ELM_BASE+0xAC))
#define R_ELM_INT_MASK	((UINT32P)(MD_ELM_BASE+0xB0))
#define R_ELM_TO_ASM_CNT5	((UINT32P)(MD_ELM_BASE+0xB4))
#define R_ELM_TO_ASM_CNT6	((UINT32P)(MD_ELM_BASE+0xB8))
#define R_ELM_LAT_PERIOD	((UINT32P)(MD_ELM_BASE+0xBC))
#define R_ELM_WC_PERIOD	((UINT32P)(MD_ELM_BASE+0xC0))
#define R_ELM_R_WORST_LAT	((UINT32P)(MD_ELM_BASE+0xC4))
#define R_ELM_W_WORST_LAT	((UINT32P)(MD_ELM_BASE+0xC8))
#define R_ELM_R_WORST_WC	((UINT32P)(MD_ELM_BASE+0xCC))
#define R_ELM_W_WORST_WC	((UINT32P)(MD_ELM_BASE+0xD0))
#define R_ELM_RW_WORST_WC	((UINT32P)(MD_ELM_BASE+0xD4))
#define R_DUMMY_TEST	((UINT32P)(MD_ELM_BASE+0x8C))

// APB Module abm
#define MD_ABM_BASE (0x80260000)
#define R_ABM_GEN_CONFIG	((UINT32P)(MD_ABM_BASE+0x0))
#define R_ABM_MODE_CONFIG	((UINT32P)(MD_ABM_BASE+0x4))
#define R_ABM_L2ISAR	((UINT32P)(MD_ABM_BASE+0x10))
#define R_ABM_L2IMKR	((UINT32P)(MD_ABM_BASE+0x14))
#define R_ABM_L2IMCR	((UINT32P)(MD_ABM_BASE+0x18))
#define R_ABM_L2IMSR	((UINT32P)(MD_ABM_BASE+0x1C))
#define R_ABM_GCR_SWLA_TRIG	((UINT32P)(MD_ABM_BASE+0x20))
#define R_ABM_GCR_TC0_CONTEXT_ID	((UINT32P)(MD_ABM_BASE+0x24))
#define R_ABM_GCR_TC1_CONTEXT_ID	((UINT32P)(MD_ABM_BASE+0x28))
#define R_ABM_GCR_TC2_CONTEXT_ID	((UINT32P)(MD_ABM_BASE+0x2C))
#define R_ABM_GCR_TC3_CONTEXT_ID	((UINT32P)(MD_ABM_BASE+0x30))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO0	((UINT32P)(MD_ABM_BASE+0x40))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO1	((UINT32P)(MD_ABM_BASE+0x44))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO2	((UINT32P)(MD_ABM_BASE+0x48))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO3	((UINT32P)(MD_ABM_BASE+0x4C))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO4	((UINT32P)(MD_ABM_BASE+0x50))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO5	((UINT32P)(MD_ABM_BASE+0x54))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO6	((UINT32P)(MD_ABM_BASE+0x58))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO7	((UINT32P)(MD_ABM_BASE+0x5C))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO0	((UINT32P)(MD_ABM_BASE+0x70))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO1	((UINT32P)(MD_ABM_BASE+0x74))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO2	((UINT32P)(MD_ABM_BASE+0x78))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO3	((UINT32P)(MD_ABM_BASE+0x7C))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO4	((UINT32P)(MD_ABM_BASE+0x80))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO5	((UINT32P)(MD_ABM_BASE+0x84))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO6	((UINT32P)(MD_ABM_BASE+0x88))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO7	((UINT32P)(MD_ABM_BASE+0x8C))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO0	((UINT32P)(MD_ABM_BASE+0xA0))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO1	((UINT32P)(MD_ABM_BASE+0xA4))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO2	((UINT32P)(MD_ABM_BASE+0xA8))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO3	((UINT32P)(MD_ABM_BASE+0xAC))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO4	((UINT32P)(MD_ABM_BASE+0xB0))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO5	((UINT32P)(MD_ABM_BASE+0xB4))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO6	((UINT32P)(MD_ABM_BASE+0xB8))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO7	((UINT32P)(MD_ABM_BASE+0xBC))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO0	((UINT32P)(MD_ABM_BASE+0xD0))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO1	((UINT32P)(MD_ABM_BASE+0xD4))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO2	((UINT32P)(MD_ABM_BASE+0xD8))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO3	((UINT32P)(MD_ABM_BASE+0xDC))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO4	((UINT32P)(MD_ABM_BASE+0xE0))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO5	((UINT32P)(MD_ABM_BASE+0xE4))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO6	((UINT32P)(MD_ABM_BASE+0xE8))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO7	((UINT32P)(MD_ABM_BASE+0xEC))
#define R_ABM_PROFILE_EN	((UINT32P)(MD_ABM_BASE+0x200))
#define R_TC0_TC_ID	((UINT32P)(MD_ABM_BASE+0x210))
#define R_TC1_TC_ID	((UINT32P)(MD_ABM_BASE+0x214))
#define R_TC2_TC_ID	((UINT32P)(MD_ABM_BASE+0x218))
#define R_TC3_TC_ID	((UINT32P)(MD_ABM_BASE+0x21C))
#define R_CORE_ID	((UINT32P)(MD_ABM_BASE+0x220))
#define R_MCU_PC	((UINT32P)(MD_ABM_BASE+0x230))
#define R_TC0_MCU_PMC0	((UINT32P)(MD_ABM_BASE+0x250))
#define R_TC0_MCU_PMC1	((UINT32P)(MD_ABM_BASE+0x254))
#define R_TC1_MCU_PMC0	((UINT32P)(MD_ABM_BASE+0x258))
#define R_TC1_MCU_PMC1	((UINT32P)(MD_ABM_BASE+0x25C))
#define R_TC2_MCU_PMC0	((UINT32P)(MD_ABM_BASE+0x260))
#define R_TC2_MCU_PMC1	((UINT32P)(MD_ABM_BASE+0x264))
#define R_TC3_MCU_PMC0	((UINT32P)(MD_ABM_BASE+0x268))
#define R_TC3_MCU_PMC1	((UINT32P)(MD_ABM_BASE+0x26C))
#define R_MCU_ELM_CNT0	((UINT32P)(MD_ABM_BASE+0x290))
#define R_MCU_ELM_CNT1	((UINT32P)(MD_ABM_BASE+0x294))
#define R_MCU_ELM_CNT2	((UINT32P)(MD_ABM_BASE+0x298))
#define R_MCU_ELM_CNT3	((UINT32P)(MD_ABM_BASE+0x29C))
#define R_MCU_ELM_CNT4	((UINT32P)(MD_ABM_BASE+0x2A0))
#define R_MCU_ELM_CNT5	((UINT32P)(MD_ABM_BASE+0x2A4))
#define R_IOCU_ELM_CNT0	((UINT32P)(MD_ABM_BASE+0x2A8))
#define R_IOCU_ELM_CNT1	((UINT32P)(MD_ABM_BASE+0x2AC))
#define R_IOCU_ELM_CNT2	((UINT32P)(MD_ABM_BASE+0x2B0))
#define R_IOCU_ELM_CNT3	((UINT32P)(MD_ABM_BASE+0x2B4))
#define R_IOCU_ELM_CNT4	((UINT32P)(MD_ABM_BASE+0x2B8))
#define R_IOCU_ELM_CNT5	((UINT32P)(MD_ABM_BASE+0x2BC))
#define R_ABM_DBG1	((UINT32P)(MD_ABM_BASE+0x2E0))
#define R_ABM_DBG2	((UINT32P)(MD_ABM_BASE+0x2E4))
#define R_ABM_DBG3	((UINT32P)(MD_ABM_BASE+0x2E8))
#define R_ABM_DBG4	((UINT32P)(MD_ABM_BASE+0x2EC))
#define R_ABM_DBG5	((UINT32P)(MD_ABM_BASE+0x2F0))
#define R_ABM_DBG6	((UINT32P)(MD_ABM_BASE+0x2F4))
#define R_ABM_DBG7	((UINT32P)(MD_ABM_BASE+0x2F8))
#define R_ABM_DBG8	((UINT32P)(MD_ABM_BASE+0x2FC))
#define R_ABM_DBG9	((UINT32P)(MD_ABM_BASE+0x300))
#define R_ABM_DBG10	((UINT32P)(MD_ABM_BASE+0x304))
#define R_ABM_DBG11	((UINT32P)(MD_ABM_BASE+0x308))
#define R_ABM_DBG12	((UINT32P)(MD_ABM_BASE+0x30C))
#define R_ABM_VERSION	((UINT32P)(MD_ABM_BASE+0x330))
#define R_ABM_TR_HEAD	((UINT32P)(MD_ABM_BASE+0x340))
#define R_ABM_TRACER_SAMPLE_RATE	((UINT32P)(MD_ABM_BASE+0x344))
#define R_ABM_PDI_HEADER	((UINT32P)(MD_ABM_BASE+0x348))
#define R_ABM_PDI_CNT	((UINT32P)(MD_ABM_BASE+0x34C))
#define R_ABM_TIME_STAMP	((UINT32P)(MD_ABM_BASE+0x350))
#define R_ABM_SRAM_MAX_BUF_SIZE	((UINT32P)(MD_ABM_BASE+0x360))
#define R_ABM_LOG_BUF_BASEADDR	((UINT32P)(MD_ABM_BASE+0x364))
#define R_ABM_LOG_BUF_SIZE	((UINT32P)(MD_ABM_BASE+0x368))
#define R_ABM_WRAP_CNT	((UINT32P)(MD_ABM_BASE+0x36C))
#define R_ABM_SRAM_STATUS	((UINT32P)(MD_ABM_BASE+0x380))
#define R_ABM_SRAM_DBG	((UINT32P)(MD_ABM_BASE+0x384))
#define R_ABM_SRAM_DBG_ADDR	((UINT32P)(MD_ABM_BASE+0x3A0))
#define R_ABM_SRAM_DBG_DATA	((UINT32P)(MD_ABM_BASE+0x3A4))
#define R_ABM_BUF_RD_PTR	((UINT32P)(MD_ABM_BASE+0x3A8))
#define R_ABM_BUF_WR_PTR	((UINT32P)(MD_ABM_BASE+0x3AC))
#define R_ABM_BUF_ALT_THRESH	((UINT32P)(MD_ABM_BASE+0x3B0))
#define R_ABM_REM_LOG_BUF_SIZE	((UINT32P)(MD_ABM_BASE+0x3B4))
#define R_ABM_SPM_CONFIG	((UINT32P)(MD_ABM_BASE+0x3D0))
#define R_ABM_AXI_CONFIG	((UINT32P)(MD_ABM_BASE+0x3F0))
#define R_ABM_SELF_TEST_EN	((UINT32P)(MD_ABM_BASE+0x400))
#define R_ABM_SEL_TEST_KEY	((UINT32P)(MD_ABM_BASE+0x404))
#define R_ABM_DUMMY	((UINT32P)(MD_ABM_BASE+0x410))
#define R_ABM_GEN_CONFIG_1	((UINT32P)(MD_ABM_BASE+0x1000))
#define R_ABM_MODE_CONFIG_1	((UINT32P)(MD_ABM_BASE+0x1004))
#define R_ABM_L2ISAR_1	((UINT32P)(MD_ABM_BASE+0x1010))
#define R_ABM_L2IMKR_1	((UINT32P)(MD_ABM_BASE+0x1014))
#define R_ABM_L2IMCR_1	((UINT32P)(MD_ABM_BASE+0x1018))
#define R_ABM_L2IMSR_1	((UINT32P)(MD_ABM_BASE+0x101C))
#define R_ABM_GCR_SWLA_TRIG_1	((UINT32P)(MD_ABM_BASE+0x1020))
#define R_ABM_GCR_TC0_CONTEXT_ID_1	((UINT32P)(MD_ABM_BASE+0x1024))
#define R_ABM_GCR_TC1_CONTEXT_ID_1	((UINT32P)(MD_ABM_BASE+0x1028))
#define R_ABM_GCR_TC2_CONTEXT_ID_1	((UINT32P)(MD_ABM_BASE+0x102C))
#define R_ABM_GCR_TC3_CONTEXT_ID_1	((UINT32P)(MD_ABM_BASE+0x1030))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO0_1	((UINT32P)(MD_ABM_BASE+0x1040))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO1_1	((UINT32P)(MD_ABM_BASE+0x1044))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO2_1	((UINT32P)(MD_ABM_BASE+0x1048))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO3_1	((UINT32P)(MD_ABM_BASE+0x104C))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO4_1	((UINT32P)(MD_ABM_BASE+0x1050))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO5_1	((UINT32P)(MD_ABM_BASE+0x1054))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO6_1	((UINT32P)(MD_ABM_BASE+0x1058))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO7_1	((UINT32P)(MD_ABM_BASE+0x105C))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO0_1	((UINT32P)(MD_ABM_BASE+0x1070))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO1_1	((UINT32P)(MD_ABM_BASE+0x1074))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO2_1	((UINT32P)(MD_ABM_BASE+0x1078))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO3_1	((UINT32P)(MD_ABM_BASE+0x107C))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO4_1	((UINT32P)(MD_ABM_BASE+0x1080))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO5_1	((UINT32P)(MD_ABM_BASE+0x1084))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO6_1	((UINT32P)(MD_ABM_BASE+0x1088))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO7_1	((UINT32P)(MD_ABM_BASE+0x108C))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO0_1	((UINT32P)(MD_ABM_BASE+0x10A0))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO1_1	((UINT32P)(MD_ABM_BASE+0x10A4))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO2_1	((UINT32P)(MD_ABM_BASE+0x10A8))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO3_1	((UINT32P)(MD_ABM_BASE+0x10AC))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO4_1	((UINT32P)(MD_ABM_BASE+0x10B0))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO5_1	((UINT32P)(MD_ABM_BASE+0x10B4))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO6_1	((UINT32P)(MD_ABM_BASE+0x10B8))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO7_1	((UINT32P)(MD_ABM_BASE+0x10BC))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO0_1	((UINT32P)(MD_ABM_BASE+0x10D0))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO1_1	((UINT32P)(MD_ABM_BASE+0x10D4))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO2_1	((UINT32P)(MD_ABM_BASE+0x10D8))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO3_1	((UINT32P)(MD_ABM_BASE+0x10DC))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO4_1	((UINT32P)(MD_ABM_BASE+0x10E0))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO5_1	((UINT32P)(MD_ABM_BASE+0x10E4))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO6_1	((UINT32P)(MD_ABM_BASE+0x10E8))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO7_1	((UINT32P)(MD_ABM_BASE+0x10EC))
#define R_ABM_PROFILE_EN_1	((UINT32P)(MD_ABM_BASE+0x1200))
#define R_TC0_TC_ID_1	((UINT32P)(MD_ABM_BASE+0x1210))
#define R_TC1_TC_ID_1	((UINT32P)(MD_ABM_BASE+0x1214))
#define R_TC2_TC_ID_1	((UINT32P)(MD_ABM_BASE+0x1218))
#define R_TC3_TC_ID_1	((UINT32P)(MD_ABM_BASE+0x121C))
#define R_CORE_ID_1	((UINT32P)(MD_ABM_BASE+0x1220))
#define R_MCU_PC_1	((UINT32P)(MD_ABM_BASE+0x1230))
#define R_TC0_MCU_PMC0_1	((UINT32P)(MD_ABM_BASE+0x1250))
#define R_TC0_MCU_PMC1_1	((UINT32P)(MD_ABM_BASE+0x1254))
#define R_TC1_MCU_PMC0_1	((UINT32P)(MD_ABM_BASE+0x1258))
#define R_TC1_MCU_PMC1_1	((UINT32P)(MD_ABM_BASE+0x125C))
#define R_TC2_MCU_PMC0_1	((UINT32P)(MD_ABM_BASE+0x1260))
#define R_TC2_MCU_PMC1_1	((UINT32P)(MD_ABM_BASE+0x1264))
#define R_TC3_MCU_PMC0_1	((UINT32P)(MD_ABM_BASE+0x1268))
#define R_TC3_MCU_PMC1_1	((UINT32P)(MD_ABM_BASE+0x126C))
#define R_MCU_ELM_CNT0_1	((UINT32P)(MD_ABM_BASE+0x1290))
#define R_MCU_ELM_CNT1_1	((UINT32P)(MD_ABM_BASE+0x1294))
#define R_MCU_ELM_CNT2_1	((UINT32P)(MD_ABM_BASE+0x1298))
#define R_MCU_ELM_CNT3_1	((UINT32P)(MD_ABM_BASE+0x129C))
#define R_MCU_ELM_CNT4_1	((UINT32P)(MD_ABM_BASE+0x12A0))
#define R_MCU_ELM_CNT5_1	((UINT32P)(MD_ABM_BASE+0x12A4))
#define R_IOCU_ELM_CNT0_1	((UINT32P)(MD_ABM_BASE+0x12A8))
#define R_IOCU_ELM_CNT1_1	((UINT32P)(MD_ABM_BASE+0x12AC))
#define R_IOCU_ELM_CNT2_1	((UINT32P)(MD_ABM_BASE+0x12B0))
#define R_IOCU_ELM_CNT3_1	((UINT32P)(MD_ABM_BASE+0x12B4))
#define R_IOCU_ELM_CNT4_1	((UINT32P)(MD_ABM_BASE+0x12B8))
#define R_IOCU_ELM_CNT5_1	((UINT32P)(MD_ABM_BASE+0x12BC))
#define R_ABM_DBG1_1	((UINT32P)(MD_ABM_BASE+0x12E0))
#define R_ABM_DBG2_1	((UINT32P)(MD_ABM_BASE+0x12E4))
#define R_ABM_DBG3_1	((UINT32P)(MD_ABM_BASE+0x12E8))
#define R_ABM_DBG4_1	((UINT32P)(MD_ABM_BASE+0x12EC))
#define R_ABM_DBG5_1	((UINT32P)(MD_ABM_BASE+0x12F0))
#define R_ABM_DBG6_1	((UINT32P)(MD_ABM_BASE+0x12F4))
#define R_ABM_DBG7_1	((UINT32P)(MD_ABM_BASE+0x12F8))
#define R_ABM_DBG8_1	((UINT32P)(MD_ABM_BASE+0x12FC))
#define R_ABM_DBG9_1	((UINT32P)(MD_ABM_BASE+0x1300))
#define R_ABM_DBG10_1	((UINT32P)(MD_ABM_BASE+0x1304))
#define R_ABM_DBG11_1	((UINT32P)(MD_ABM_BASE+0x1308))
#define R_ABM_DBG12_1	((UINT32P)(MD_ABM_BASE+0x130C))
#define R_ABM_VERSION_1	((UINT32P)(MD_ABM_BASE+0x1330))
#define R_ABM_TR_HEAD_1	((UINT32P)(MD_ABM_BASE+0x1340))
#define R_ABM_TRACER_SAMPLE_RATE_1	((UINT32P)(MD_ABM_BASE+0x1344))
#define R_ABM_PDI_HEADER_1	((UINT32P)(MD_ABM_BASE+0x1348))
#define R_ABM_PDI_CNT_1	((UINT32P)(MD_ABM_BASE+0x134C))
#define R_ABM_TIME_STAMP_1	((UINT32P)(MD_ABM_BASE+0x1350))
#define R_ABM_SRAM_MAX_BUF_SIZE_1	((UINT32P)(MD_ABM_BASE+0x1360))
#define R_ABM_LOG_BUF_BASEADDR_1	((UINT32P)(MD_ABM_BASE+0x1364))
#define R_ABM_LOG_BUF_SIZE_1	((UINT32P)(MD_ABM_BASE+0x1368))
#define R_ABM_WRAP_CNT_1	((UINT32P)(MD_ABM_BASE+0x136C))
#define R_ABM_SRAM_STATUS_1	((UINT32P)(MD_ABM_BASE+0x1380))
#define R_ABM_SRAM_DBG_1	((UINT32P)(MD_ABM_BASE+0x1384))
#define R_ABM_SRAM_DBG_ADDR_1	((UINT32P)(MD_ABM_BASE+0x13A0))
#define R_ABM_SRAM_DBG_DATA_1	((UINT32P)(MD_ABM_BASE+0x13A4))
#define R_ABM_BUF_RD_PTR_1	((UINT32P)(MD_ABM_BASE+0x13A8))
#define R_ABM_BUF_WR_PTR_1	((UINT32P)(MD_ABM_BASE+0x13AC))
#define R_ABM_BUF_ALT_THRESH_1	((UINT32P)(MD_ABM_BASE+0x13B0))
#define R_ABM_REM_LOG_BUF_SIZE_1	((UINT32P)(MD_ABM_BASE+0x13B4))
#define R_ABM_SPM_CONFIG_1	((UINT32P)(MD_ABM_BASE+0x13D0))
#define R_ABM_AXI_CONFIG_1	((UINT32P)(MD_ABM_BASE+0x13F0))
#define R_ABM_SELF_TEST_EN_1	((UINT32P)(MD_ABM_BASE+0x1400))
#define R_ABM_SEL_TEST_KEY_1	((UINT32P)(MD_ABM_BASE+0x1404))
#define R_ABM_DUMMY_1	((UINT32P)(MD_ABM_BASE+0x1410))
#define R_ABM_GEN_CONFIG_2	((UINT32P)(MD_ABM_BASE+0x2000))
#define R_ABM_MODE_CONFIG_2	((UINT32P)(MD_ABM_BASE+0x2004))
#define R_ABM_L2ISAR_2	((UINT32P)(MD_ABM_BASE+0x2010))
#define R_ABM_L2IMKR_2	((UINT32P)(MD_ABM_BASE+0x2014))
#define R_ABM_L2IMCR_2	((UINT32P)(MD_ABM_BASE+0x2018))
#define R_ABM_L2IMSR_2	((UINT32P)(MD_ABM_BASE+0x201C))
#define R_ABM_GCR_SWLA_TRIG_2	((UINT32P)(MD_ABM_BASE+0x2020))
#define R_ABM_GCR_TC0_CONTEXT_ID_2	((UINT32P)(MD_ABM_BASE+0x2024))
#define R_ABM_GCR_TC1_CONTEXT_ID_2	((UINT32P)(MD_ABM_BASE+0x2028))
#define R_ABM_GCR_TC2_CONTEXT_ID_2	((UINT32P)(MD_ABM_BASE+0x202C))
#define R_ABM_GCR_TC3_CONTEXT_ID_2	((UINT32P)(MD_ABM_BASE+0x2030))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO0_2	((UINT32P)(MD_ABM_BASE+0x2040))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO1_2	((UINT32P)(MD_ABM_BASE+0x2044))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO2_2	((UINT32P)(MD_ABM_BASE+0x2048))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO3_2	((UINT32P)(MD_ABM_BASE+0x204C))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO4_2	((UINT32P)(MD_ABM_BASE+0x2050))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO5_2	((UINT32P)(MD_ABM_BASE+0x2054))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO6_2	((UINT32P)(MD_ABM_BASE+0x2058))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO7_2	((UINT32P)(MD_ABM_BASE+0x205C))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO0_2	((UINT32P)(MD_ABM_BASE+0x2070))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO1_2	((UINT32P)(MD_ABM_BASE+0x2074))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO2_2	((UINT32P)(MD_ABM_BASE+0x2078))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO3_2	((UINT32P)(MD_ABM_BASE+0x207C))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO4_2	((UINT32P)(MD_ABM_BASE+0x2080))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO5_2	((UINT32P)(MD_ABM_BASE+0x2084))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO6_2	((UINT32P)(MD_ABM_BASE+0x2088))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO7_2	((UINT32P)(MD_ABM_BASE+0x208C))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO0_2	((UINT32P)(MD_ABM_BASE+0x20A0))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO1_2	((UINT32P)(MD_ABM_BASE+0x20A4))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO2_2	((UINT32P)(MD_ABM_BASE+0x20A8))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO3_2	((UINT32P)(MD_ABM_BASE+0x20AC))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO4_2	((UINT32P)(MD_ABM_BASE+0x20B0))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO5_2	((UINT32P)(MD_ABM_BASE+0x20B4))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO6_2	((UINT32P)(MD_ABM_BASE+0x20B8))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO7_2	((UINT32P)(MD_ABM_BASE+0x20BC))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO0_2	((UINT32P)(MD_ABM_BASE+0x20D0))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO1_2	((UINT32P)(MD_ABM_BASE+0x20D4))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO2_2	((UINT32P)(MD_ABM_BASE+0x20D8))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO3_2	((UINT32P)(MD_ABM_BASE+0x20DC))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO4_2	((UINT32P)(MD_ABM_BASE+0x20E0))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO5_2	((UINT32P)(MD_ABM_BASE+0x20E4))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO6_2	((UINT32P)(MD_ABM_BASE+0x20E8))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO7_2	((UINT32P)(MD_ABM_BASE+0x20EC))
#define R_ABM_PROFILE_EN_2	((UINT32P)(MD_ABM_BASE+0x2200))
#define R_TC0_TC_ID_2	((UINT32P)(MD_ABM_BASE+0x2210))
#define R_TC1_TC_ID_2	((UINT32P)(MD_ABM_BASE+0x2214))
#define R_TC2_TC_ID_2	((UINT32P)(MD_ABM_BASE+0x2218))
#define R_TC3_TC_ID_2	((UINT32P)(MD_ABM_BASE+0x221C))
#define R_CORE_ID_2	((UINT32P)(MD_ABM_BASE+0x2220))
#define R_MCU_PC_2	((UINT32P)(MD_ABM_BASE+0x2230))
#define R_TC0_MCU_PMC0_2	((UINT32P)(MD_ABM_BASE+0x2250))
#define R_TC0_MCU_PMC1_2	((UINT32P)(MD_ABM_BASE+0x2254))
#define R_TC1_MCU_PMC0_2	((UINT32P)(MD_ABM_BASE+0x2258))
#define R_TC1_MCU_PMC1_2	((UINT32P)(MD_ABM_BASE+0x225C))
#define R_TC2_MCU_PMC0_2	((UINT32P)(MD_ABM_BASE+0x2260))
#define R_TC2_MCU_PMC1_2	((UINT32P)(MD_ABM_BASE+0x2264))
#define R_TC3_MCU_PMC0_2	((UINT32P)(MD_ABM_BASE+0x2268))
#define R_TC3_MCU_PMC1_2	((UINT32P)(MD_ABM_BASE+0x226C))
#define R_MCU_ELM_CNT0_2	((UINT32P)(MD_ABM_BASE+0x2290))
#define R_MCU_ELM_CNT1_2	((UINT32P)(MD_ABM_BASE+0x2294))
#define R_MCU_ELM_CNT2_2	((UINT32P)(MD_ABM_BASE+0x2298))
#define R_MCU_ELM_CNT3_2	((UINT32P)(MD_ABM_BASE+0x229C))
#define R_MCU_ELM_CNT4_2	((UINT32P)(MD_ABM_BASE+0x22A0))
#define R_MCU_ELM_CNT5_2	((UINT32P)(MD_ABM_BASE+0x22A4))
#define R_IOCU_ELM_CNT0_2	((UINT32P)(MD_ABM_BASE+0x22A8))
#define R_IOCU_ELM_CNT1_2	((UINT32P)(MD_ABM_BASE+0x22AC))
#define R_IOCU_ELM_CNT2_2	((UINT32P)(MD_ABM_BASE+0x22B0))
#define R_IOCU_ELM_CNT3_2	((UINT32P)(MD_ABM_BASE+0x22B4))
#define R_IOCU_ELM_CNT4_2	((UINT32P)(MD_ABM_BASE+0x22B8))
#define R_IOCU_ELM_CNT5_2	((UINT32P)(MD_ABM_BASE+0x22BC))
#define R_ABM_DBG1_2	((UINT32P)(MD_ABM_BASE+0x22E0))
#define R_ABM_DBG2_2	((UINT32P)(MD_ABM_BASE+0x22E4))
#define R_ABM_DBG3_2	((UINT32P)(MD_ABM_BASE+0x22E8))
#define R_ABM_DBG4_2	((UINT32P)(MD_ABM_BASE+0x22EC))
#define R_ABM_DBG5_2	((UINT32P)(MD_ABM_BASE+0x22F0))
#define R_ABM_DBG6_2	((UINT32P)(MD_ABM_BASE+0x22F4))
#define R_ABM_DBG7_2	((UINT32P)(MD_ABM_BASE+0x22F8))
#define R_ABM_DBG8_2	((UINT32P)(MD_ABM_BASE+0x22FC))
#define R_ABM_DBG9_2	((UINT32P)(MD_ABM_BASE+0x2300))
#define R_ABM_DBG10_2	((UINT32P)(MD_ABM_BASE+0x2304))
#define R_ABM_DBG11_2	((UINT32P)(MD_ABM_BASE+0x2308))
#define R_ABM_DBG12_2	((UINT32P)(MD_ABM_BASE+0x230C))
#define R_ABM_VERSION_2	((UINT32P)(MD_ABM_BASE+0x2330))
#define R_ABM_TR_HEAD_2	((UINT32P)(MD_ABM_BASE+0x2340))
#define R_ABM_TRACER_SAMPLE_RATE_2	((UINT32P)(MD_ABM_BASE+0x2344))
#define R_ABM_PDI_HEADER_2	((UINT32P)(MD_ABM_BASE+0x2348))
#define R_ABM_PDI_CNT_2	((UINT32P)(MD_ABM_BASE+0x234C))
#define R_ABM_TIME_STAMP_2	((UINT32P)(MD_ABM_BASE+0x2350))
#define R_ABM_SRAM_MAX_BUF_SIZE_2	((UINT32P)(MD_ABM_BASE+0x2360))
#define R_ABM_LOG_BUF_BASEADDR_2	((UINT32P)(MD_ABM_BASE+0x2364))
#define R_ABM_LOG_BUF_SIZE_2	((UINT32P)(MD_ABM_BASE+0x2368))
#define R_ABM_WRAP_CNT_2	((UINT32P)(MD_ABM_BASE+0x236C))
#define R_ABM_SRAM_STATUS_2	((UINT32P)(MD_ABM_BASE+0x2380))
#define R_ABM_SRAM_DBG_2	((UINT32P)(MD_ABM_BASE+0x2384))
#define R_ABM_SRAM_DBG_ADDR_2	((UINT32P)(MD_ABM_BASE+0x23A0))
#define R_ABM_SRAM_DBG_DATA_2	((UINT32P)(MD_ABM_BASE+0x23A4))
#define R_ABM_BUF_RD_PTR_2	((UINT32P)(MD_ABM_BASE+0x23A8))
#define R_ABM_BUF_WR_PTR_2	((UINT32P)(MD_ABM_BASE+0x23AC))
#define R_ABM_BUF_ALT_THRESH_2	((UINT32P)(MD_ABM_BASE+0x23B0))
#define R_ABM_REM_LOG_BUF_SIZE_2	((UINT32P)(MD_ABM_BASE+0x23B4))
#define R_ABM_SPM_CONFIG_2	((UINT32P)(MD_ABM_BASE+0x23D0))
#define R_ABM_AXI_CONFIG_2	((UINT32P)(MD_ABM_BASE+0x23F0))
#define R_ABM_SELF_TEST_EN_2	((UINT32P)(MD_ABM_BASE+0x2400))
#define R_ABM_SEL_TEST_KEY_2	((UINT32P)(MD_ABM_BASE+0x2404))
#define R_ABM_DUMMY_2	((UINT32P)(MD_ABM_BASE+0x2410))
#define R_ABM_GEN_CONFIG_3	((UINT32P)(MD_ABM_BASE+0x3000))
#define R_ABM_MODE_CONFIG_3	((UINT32P)(MD_ABM_BASE+0x3004))
#define R_ABM_L2ISAR_3	((UINT32P)(MD_ABM_BASE+0x3010))
#define R_ABM_L2IMKR_3	((UINT32P)(MD_ABM_BASE+0x3014))
#define R_ABM_L2IMCR_3	((UINT32P)(MD_ABM_BASE+0x3018))
#define R_ABM_L2IMSR_3	((UINT32P)(MD_ABM_BASE+0x301C))
#define R_ABM_GCR_SWLA_TRIG_3	((UINT32P)(MD_ABM_BASE+0x3020))
#define R_ABM_GCR_TC0_CONTEXT_ID_3	((UINT32P)(MD_ABM_BASE+0x3024))
#define R_ABM_GCR_TC1_CONTEXT_ID_3	((UINT32P)(MD_ABM_BASE+0x3028))
#define R_ABM_GCR_TC2_CONTEXT_ID_3	((UINT32P)(MD_ABM_BASE+0x302C))
#define R_ABM_GCR_TC3_CONTEXT_ID_3	((UINT32P)(MD_ABM_BASE+0x3030))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO0_3	((UINT32P)(MD_ABM_BASE+0x3040))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO1_3	((UINT32P)(MD_ABM_BASE+0x3044))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO2_3	((UINT32P)(MD_ABM_BASE+0x3048))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO3_3	((UINT32P)(MD_ABM_BASE+0x304C))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO4_3	((UINT32P)(MD_ABM_BASE+0x3050))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO5_3	((UINT32P)(MD_ABM_BASE+0x3054))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO6_3	((UINT32P)(MD_ABM_BASE+0x3058))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO7_3	((UINT32P)(MD_ABM_BASE+0x305C))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO0_3	((UINT32P)(MD_ABM_BASE+0x3070))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO1_3	((UINT32P)(MD_ABM_BASE+0x3074))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO2_3	((UINT32P)(MD_ABM_BASE+0x3078))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO3_3	((UINT32P)(MD_ABM_BASE+0x307C))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO4_3	((UINT32P)(MD_ABM_BASE+0x3080))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO5_3	((UINT32P)(MD_ABM_BASE+0x3084))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO6_3	((UINT32P)(MD_ABM_BASE+0x3088))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO7_3	((UINT32P)(MD_ABM_BASE+0x308C))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO0_3	((UINT32P)(MD_ABM_BASE+0x30A0))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO1_3	((UINT32P)(MD_ABM_BASE+0x30A4))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO2_3	((UINT32P)(MD_ABM_BASE+0x30A8))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO3_3	((UINT32P)(MD_ABM_BASE+0x30AC))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO4_3	((UINT32P)(MD_ABM_BASE+0x30B0))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO5_3	((UINT32P)(MD_ABM_BASE+0x30B4))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO6_3	((UINT32P)(MD_ABM_BASE+0x30B8))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO7_3	((UINT32P)(MD_ABM_BASE+0x30BC))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO0_3	((UINT32P)(MD_ABM_BASE+0x30D0))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO1_3	((UINT32P)(MD_ABM_BASE+0x30D4))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO2_3	((UINT32P)(MD_ABM_BASE+0x30D8))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO3_3	((UINT32P)(MD_ABM_BASE+0x30DC))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO4_3	((UINT32P)(MD_ABM_BASE+0x30E0))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO5_3	((UINT32P)(MD_ABM_BASE+0x30E4))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO6_3	((UINT32P)(MD_ABM_BASE+0x30E8))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO7_3	((UINT32P)(MD_ABM_BASE+0x30EC))
#define R_ABM_PROFILE_EN_3	((UINT32P)(MD_ABM_BASE+0x3200))
#define R_TC0_TC_ID_3	((UINT32P)(MD_ABM_BASE+0x3210))
#define R_TC1_TC_ID_3	((UINT32P)(MD_ABM_BASE+0x3214))
#define R_TC2_TC_ID_3	((UINT32P)(MD_ABM_BASE+0x3218))
#define R_TC3_TC_ID_3	((UINT32P)(MD_ABM_BASE+0x321C))
#define R_CORE_ID_3	((UINT32P)(MD_ABM_BASE+0x3220))
#define R_MCU_PC_3	((UINT32P)(MD_ABM_BASE+0x3230))
#define R_TC0_MCU_PMC0_3	((UINT32P)(MD_ABM_BASE+0x3250))
#define R_TC0_MCU_PMC1_3	((UINT32P)(MD_ABM_BASE+0x3254))
#define R_TC1_MCU_PMC0_3	((UINT32P)(MD_ABM_BASE+0x3258))
#define R_TC1_MCU_PMC1_3	((UINT32P)(MD_ABM_BASE+0x325C))
#define R_TC2_MCU_PMC0_3	((UINT32P)(MD_ABM_BASE+0x3260))
#define R_TC2_MCU_PMC1_3	((UINT32P)(MD_ABM_BASE+0x3264))
#define R_TC3_MCU_PMC0_3	((UINT32P)(MD_ABM_BASE+0x3268))
#define R_TC3_MCU_PMC1_3	((UINT32P)(MD_ABM_BASE+0x326C))
#define R_MCU_ELM_CNT0_3	((UINT32P)(MD_ABM_BASE+0x3290))
#define R_MCU_ELM_CNT1_3	((UINT32P)(MD_ABM_BASE+0x3294))
#define R_MCU_ELM_CNT2_3	((UINT32P)(MD_ABM_BASE+0x3298))
#define R_MCU_ELM_CNT3_3	((UINT32P)(MD_ABM_BASE+0x329C))
#define R_MCU_ELM_CNT4_3	((UINT32P)(MD_ABM_BASE+0x32A0))
#define R_MCU_ELM_CNT5_3	((UINT32P)(MD_ABM_BASE+0x32A4))
#define R_IOCU_ELM_CNT0_3	((UINT32P)(MD_ABM_BASE+0x32A8))
#define R_IOCU_ELM_CNT1_3	((UINT32P)(MD_ABM_BASE+0x32AC))
#define R_IOCU_ELM_CNT2_3	((UINT32P)(MD_ABM_BASE+0x32B0))
#define R_IOCU_ELM_CNT3_3	((UINT32P)(MD_ABM_BASE+0x32B4))
#define R_IOCU_ELM_CNT4_3	((UINT32P)(MD_ABM_BASE+0x32B8))
#define R_IOCU_ELM_CNT5_3	((UINT32P)(MD_ABM_BASE+0x32BC))
#define R_ABM_DBG1_3	((UINT32P)(MD_ABM_BASE+0x32E0))
#define R_ABM_DBG2_3	((UINT32P)(MD_ABM_BASE+0x32E4))
#define R_ABM_DBG3_3	((UINT32P)(MD_ABM_BASE+0x32E8))
#define R_ABM_DBG4_3	((UINT32P)(MD_ABM_BASE+0x32EC))
#define R_ABM_DBG5_3	((UINT32P)(MD_ABM_BASE+0x32F0))
#define R_ABM_DBG6_3	((UINT32P)(MD_ABM_BASE+0x32F4))
#define R_ABM_DBG7_3	((UINT32P)(MD_ABM_BASE+0x32F8))
#define R_ABM_DBG8_3	((UINT32P)(MD_ABM_BASE+0x32FC))
#define R_ABM_DBG9_3	((UINT32P)(MD_ABM_BASE+0x3300))
#define R_ABM_DBG10_3	((UINT32P)(MD_ABM_BASE+0x3304))
#define R_ABM_DBG11_3	((UINT32P)(MD_ABM_BASE+0x3308))
#define R_ABM_DBG12_3	((UINT32P)(MD_ABM_BASE+0x330C))
#define R_ABM_VERSION_3	((UINT32P)(MD_ABM_BASE+0x3330))
#define R_ABM_TR_HEAD_3	((UINT32P)(MD_ABM_BASE+0x3340))
#define R_ABM_TRACER_SAMPLE_RATE_3	((UINT32P)(MD_ABM_BASE+0x3344))
#define R_ABM_PDI_HEADER_3	((UINT32P)(MD_ABM_BASE+0x3348))
#define R_ABM_PDI_CNT_3	((UINT32P)(MD_ABM_BASE+0x334C))
#define R_ABM_TIME_STAMP_3	((UINT32P)(MD_ABM_BASE+0x3350))
#define R_ABM_SRAM_MAX_BUF_SIZE_3	((UINT32P)(MD_ABM_BASE+0x3360))
#define R_ABM_LOG_BUF_BASEADDR_3	((UINT32P)(MD_ABM_BASE+0x3364))
#define R_ABM_LOG_BUF_SIZE_3	((UINT32P)(MD_ABM_BASE+0x3368))
#define R_ABM_WRAP_CNT_3	((UINT32P)(MD_ABM_BASE+0x336C))
#define R_ABM_SRAM_STATUS_3	((UINT32P)(MD_ABM_BASE+0x3380))
#define R_ABM_SRAM_DBG_3	((UINT32P)(MD_ABM_BASE+0x3384))
#define R_ABM_SRAM_DBG_ADDR_3	((UINT32P)(MD_ABM_BASE+0x33A0))
#define R_ABM_SRAM_DBG_DATA_3	((UINT32P)(MD_ABM_BASE+0x33A4))
#define R_ABM_BUF_RD_PTR_3	((UINT32P)(MD_ABM_BASE+0x33A8))
#define R_ABM_BUF_WR_PTR_3	((UINT32P)(MD_ABM_BASE+0x33AC))
#define R_ABM_BUF_ALT_THRESH_3	((UINT32P)(MD_ABM_BASE+0x33B0))
#define R_ABM_REM_LOG_BUF_SIZE_3	((UINT32P)(MD_ABM_BASE+0x33B4))
#define R_ABM_SPM_CONFIG_3	((UINT32P)(MD_ABM_BASE+0x33D0))
#define R_ABM_AXI_CONFIG_3	((UINT32P)(MD_ABM_BASE+0x33F0))
#define R_ABM_SELF_TEST_EN_3	((UINT32P)(MD_ABM_BASE+0x3400))
#define R_ABM_SEL_TEST_KEY_3	((UINT32P)(MD_ABM_BASE+0x3404))
#define R_ABM_DUMMY_3	((UINT32P)(MD_ABM_BASE+0x3410))
#define R_ABM_GEN_CONFIG_4	((UINT32P)(MD_ABM_BASE+0x4000))
#define R_ABM_MODE_CONFIG_4	((UINT32P)(MD_ABM_BASE+0x4004))
#define R_ABM_L2ISAR_4	((UINT32P)(MD_ABM_BASE+0x4010))
#define R_ABM_L2IMKR_4	((UINT32P)(MD_ABM_BASE+0x4014))
#define R_ABM_L2IMCR_4	((UINT32P)(MD_ABM_BASE+0x4018))
#define R_ABM_L2IMSR_4	((UINT32P)(MD_ABM_BASE+0x401C))
#define R_ABM_GCR_SWLA_TRIG_4	((UINT32P)(MD_ABM_BASE+0x4020))
#define R_ABM_GCR_TC0_CONTEXT_ID_4	((UINT32P)(MD_ABM_BASE+0x4024))
#define R_ABM_GCR_TC1_CONTEXT_ID_4	((UINT32P)(MD_ABM_BASE+0x4028))
#define R_ABM_GCR_TC2_CONTEXT_ID_4	((UINT32P)(MD_ABM_BASE+0x402C))
#define R_ABM_GCR_TC3_CONTEXT_ID_4	((UINT32P)(MD_ABM_BASE+0x4030))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO0_4	((UINT32P)(MD_ABM_BASE+0x4040))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO1_4	((UINT32P)(MD_ABM_BASE+0x4044))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO2_4	((UINT32P)(MD_ABM_BASE+0x4048))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO3_4	((UINT32P)(MD_ABM_BASE+0x404C))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO4_4	((UINT32P)(MD_ABM_BASE+0x4050))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO5_4	((UINT32P)(MD_ABM_BASE+0x4054))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO6_4	((UINT32P)(MD_ABM_BASE+0x4058))
#define R_ABM_GCR_TC0_PROFILE_ADDON_INFO7_4	((UINT32P)(MD_ABM_BASE+0x405C))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO0_4	((UINT32P)(MD_ABM_BASE+0x4070))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO1_4	((UINT32P)(MD_ABM_BASE+0x4074))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO2_4	((UINT32P)(MD_ABM_BASE+0x4078))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO3_4	((UINT32P)(MD_ABM_BASE+0x407C))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO4_4	((UINT32P)(MD_ABM_BASE+0x4080))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO5_4	((UINT32P)(MD_ABM_BASE+0x4084))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO6_4	((UINT32P)(MD_ABM_BASE+0x4088))
#define R_ABM_GCR_TC1_PROFILE_ADDON_INFO7_4	((UINT32P)(MD_ABM_BASE+0x408C))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO0_4	((UINT32P)(MD_ABM_BASE+0x40A0))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO1_4	((UINT32P)(MD_ABM_BASE+0x40A4))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO2_4	((UINT32P)(MD_ABM_BASE+0x40A8))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO3_4	((UINT32P)(MD_ABM_BASE+0x40AC))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO4_4	((UINT32P)(MD_ABM_BASE+0x40B0))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO5_4	((UINT32P)(MD_ABM_BASE+0x40B4))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO6_4	((UINT32P)(MD_ABM_BASE+0x40B8))
#define R_ABM_GCR_TC2_PROFILE_ADDON_INFO7_4	((UINT32P)(MD_ABM_BASE+0x40BC))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO0_4	((UINT32P)(MD_ABM_BASE+0x40D0))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO1_4	((UINT32P)(MD_ABM_BASE+0x40D4))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO2_4	((UINT32P)(MD_ABM_BASE+0x40D8))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO3_4	((UINT32P)(MD_ABM_BASE+0x40DC))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO4_4	((UINT32P)(MD_ABM_BASE+0x40E0))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO5_4	((UINT32P)(MD_ABM_BASE+0x40E4))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO6_4	((UINT32P)(MD_ABM_BASE+0x40E8))
#define R_ABM_GCR_TC3_PROFILE_ADDON_INFO7_4	((UINT32P)(MD_ABM_BASE+0x40EC))
#define R_ABM_PROFILE_EN_4	((UINT32P)(MD_ABM_BASE+0x4200))
#define R_TC0_TC_ID_4	((UINT32P)(MD_ABM_BASE+0x4210))
#define R_TC1_TC_ID_4	((UINT32P)(MD_ABM_BASE+0x4214))
#define R_TC2_TC_ID_4	((UINT32P)(MD_ABM_BASE+0x4218))
#define R_TC3_TC_ID_4	((UINT32P)(MD_ABM_BASE+0x421C))
#define R_CORE_ID_4	((UINT32P)(MD_ABM_BASE+0x4220))
#define R_MCU_PC_4	((UINT32P)(MD_ABM_BASE+0x4230))
#define R_TC0_MCU_PMC0_4	((UINT32P)(MD_ABM_BASE+0x4250))
#define R_TC0_MCU_PMC1_4	((UINT32P)(MD_ABM_BASE+0x4254))
#define R_TC1_MCU_PMC0_4	((UINT32P)(MD_ABM_BASE+0x4258))
#define R_TC1_MCU_PMC1_4	((UINT32P)(MD_ABM_BASE+0x425C))
#define R_TC2_MCU_PMC0_4	((UINT32P)(MD_ABM_BASE+0x4260))
#define R_TC2_MCU_PMC1_4	((UINT32P)(MD_ABM_BASE+0x4264))
#define R_TC3_MCU_PMC0_4	((UINT32P)(MD_ABM_BASE+0x4268))
#define R_TC3_MCU_PMC1_4	((UINT32P)(MD_ABM_BASE+0x426C))
#define R_MCU_ELM_CNT0_4	((UINT32P)(MD_ABM_BASE+0x4290))
#define R_MCU_ELM_CNT1_4	((UINT32P)(MD_ABM_BASE+0x4294))
#define R_MCU_ELM_CNT2_4	((UINT32P)(MD_ABM_BASE+0x4298))
#define R_MCU_ELM_CNT3_4	((UINT32P)(MD_ABM_BASE+0x429C))
#define R_MCU_ELM_CNT4_4	((UINT32P)(MD_ABM_BASE+0x42A0))
#define R_MCU_ELM_CNT5_4	((UINT32P)(MD_ABM_BASE+0x42A4))
#define R_IOCU_ELM_CNT0_4	((UINT32P)(MD_ABM_BASE+0x42A8))
#define R_IOCU_ELM_CNT1_4	((UINT32P)(MD_ABM_BASE+0x42AC))
#define R_IOCU_ELM_CNT2_4	((UINT32P)(MD_ABM_BASE+0x42B0))
#define R_IOCU_ELM_CNT3_4	((UINT32P)(MD_ABM_BASE+0x42B4))
#define R_IOCU_ELM_CNT4_4	((UINT32P)(MD_ABM_BASE+0x42B8))
#define R_IOCU_ELM_CNT5_4	((UINT32P)(MD_ABM_BASE+0x42BC))
#define R_ABM_DBG1_4	((UINT32P)(MD_ABM_BASE+0x42E0))
#define R_ABM_DBG2_4	((UINT32P)(MD_ABM_BASE+0x42E4))
#define R_ABM_DBG3_4	((UINT32P)(MD_ABM_BASE+0x42E8))
#define R_ABM_DBG4_4	((UINT32P)(MD_ABM_BASE+0x42EC))
#define R_ABM_DBG5_4	((UINT32P)(MD_ABM_BASE+0x42F0))
#define R_ABM_DBG6_4	((UINT32P)(MD_ABM_BASE+0x42F4))
#define R_ABM_DBG7_4	((UINT32P)(MD_ABM_BASE+0x42F8))
#define R_ABM_DBG8_4	((UINT32P)(MD_ABM_BASE+0x42FC))
#define R_ABM_DBG9_4	((UINT32P)(MD_ABM_BASE+0x4300))
#define R_ABM_DBG10_4	((UINT32P)(MD_ABM_BASE+0x4304))
#define R_ABM_DBG11_4	((UINT32P)(MD_ABM_BASE+0x4308))
#define R_ABM_DBG12_4	((UINT32P)(MD_ABM_BASE+0x430C))
#define R_ABM_VERSION_4	((UINT32P)(MD_ABM_BASE+0x4330))
#define R_ABM_TR_HEAD_4	((UINT32P)(MD_ABM_BASE+0x4340))
#define R_ABM_TRACER_SAMPLE_RATE_4	((UINT32P)(MD_ABM_BASE+0x4344))
#define R_ABM_PDI_HEADER_4	((UINT32P)(MD_ABM_BASE+0x4348))
#define R_ABM_PDI_CNT_4	((UINT32P)(MD_ABM_BASE+0x434C))
#define R_ABM_TIME_STAMP_4	((UINT32P)(MD_ABM_BASE+0x4350))
#define R_ABM_SRAM_MAX_BUF_SIZE_4	((UINT32P)(MD_ABM_BASE+0x4360))
#define R_ABM_LOG_BUF_BASEADDR_4	((UINT32P)(MD_ABM_BASE+0x4364))
#define R_ABM_LOG_BUF_SIZE_4	((UINT32P)(MD_ABM_BASE+0x4368))
#define R_ABM_WRAP_CNT_4	((UINT32P)(MD_ABM_BASE+0x436C))
#define R_ABM_SRAM_STATUS_4	((UINT32P)(MD_ABM_BASE+0x4380))
#define R_ABM_SRAM_DBG_4	((UINT32P)(MD_ABM_BASE+0x4384))
#define R_ABM_SRAM_DBG_ADDR_4	((UINT32P)(MD_ABM_BASE+0x43A0))
#define R_ABM_SRAM_DBG_DATA_4	((UINT32P)(MD_ABM_BASE+0x43A4))
#define R_ABM_BUF_RD_PTR_4	((UINT32P)(MD_ABM_BASE+0x43A8))
#define R_ABM_BUF_WR_PTR_4	((UINT32P)(MD_ABM_BASE+0x43AC))
#define R_ABM_BUF_ALT_THRESH_4	((UINT32P)(MD_ABM_BASE+0x43B0))
#define R_ABM_REM_LOG_BUF_SIZE_4	((UINT32P)(MD_ABM_BASE+0x43B4))
#define R_ABM_SPM_CONFIG_4	((UINT32P)(MD_ABM_BASE+0x43D0))
#define R_ABM_AXI_CONFIG_4	((UINT32P)(MD_ABM_BASE+0x43F0))
#define R_ABM_SELF_TEST_EN_4	((UINT32P)(MD_ABM_BASE+0x4400))
#define R_ABM_SEL_TEST_KEY_4	((UINT32P)(MD_ABM_BASE+0x4404))
#define R_ABM_DUMMY_4	((UINT32P)(MD_ABM_BASE+0x4410))
#define R_ABM_INT_STATUS	((UINT32P)(MD_ABM_BASE+0x5000))

// APB Module ipsec
#define MD_SOE_BASE (0x80310000)
#define CODA_VER	((UINT32P)(MD_SOE_BASE+0x20140910))
#define R_CODA_VERSION	((UINT32P)(MD_SOE_BASE+0x0))
#define R_SOE_CR	((UINT32P)(MD_SOE_BASE+0x4))
#define R_SOE_KTSAR	((UINT32P)(MD_SOE_BASE+0x8))
#define R_SOE_QCSR	((UINT32P)(MD_SOE_BASE+0xC))
#define R_SOE_QSAR	((UINT32P)(MD_SOE_BASE+0x10))
#define R_SOE_QCPR	((UINT32P)(MD_SOE_BASE+0x14))
#define R_SOE_STMR	((UINT32P)(MD_SOE_BASE+0x18))
#define R_SOE_L2ISAR	((UINT32P)(MD_SOE_BASE+0x1C))
#define R_SOE_L2IMKR	((UINT32P)(MD_SOE_BASE+0x20))
#define R_SOE_L2IMCR	((UINT32P)(MD_SOE_BASE+0x24))
#define R_SOE_L2IMSR	((UINT32P)(MD_SOE_BASE+0x28))
#define R_SOE_SRAM_DELSEL	((UINT32P)(MD_SOE_BASE+0x2C))
#define R_DUMMY_0	((UINT32P)(MD_SOE_BASE+0x30))
#define R_DV_DUMMY_0	((UINT32P)(MD_SOE_BASE+0x30))
#define R_SOE_MCG_FEN	((UINT32P)(MD_SOE_BASE+0x34))
#define R_BUS_CFG	((UINT32P)(MD_SOE_BASE+0x38))
#define R_BUS_CHNL_DIS	((UINT32P)(MD_SOE_BASE+0x3C))
#define R_BUS_HIGH_PRI	((UINT32P)(MD_SOE_BASE+0x40))
#define R_BUS_LINEAR_BST	((UINT32P)(MD_SOE_BASE+0x44))
#define R_BUS_WSTRB_EN	((UINT32P)(MD_SOE_BASE+0x48))
#define R_BUS_STA	((UINT32P)(MD_SOE_BASE+0x4C))
#define R_BUS_DBG_INFO	((UINT32P)(MD_SOE_BASE+0x50))
#define R_BUS_DBG_RDATA	((UINT32P)(MD_SOE_BASE+0x54))
#define R_BUS_DBG_WADDR	((UINT32P)(MD_SOE_BASE+0x58))
#define R_BUS_DBG_WDATA	((UINT32P)(MD_SOE_BASE+0x5C))
#define R_BUS_CHNL_IDLE	((UINT32P)(MD_SOE_BASE+0x60))
#define R_SOE_BASIC_DMA_SAR	((UINT32P)(MD_SOE_BASE+0x64))
#define R_SOE_BASIC_DMA_DAR	((UINT32P)(MD_SOE_BASE+0x68))
#define R_SOE_BASIC_DMA_LEN	((UINT32P)(MD_SOE_BASE+0x6C))
#define R_SOE_BASIC_DMA_CR	((UINT32P)(MD_SOE_BASE+0x70))
#define R_SOE_KEY_0	((UINT32P)(MD_SOE_BASE+0x74))
#define R_SOE_KEY_1	((UINT32P)(MD_SOE_BASE+0x78))
#define R_SOE_KEY_2	((UINT32P)(MD_SOE_BASE+0x7C))
#define R_SOE_KEY_3	((UINT32P)(MD_SOE_BASE+0x80))
#define R_SOE_KEY_4	((UINT32P)(MD_SOE_BASE+0x84))
#define R_SOE_KEY_5	((UINT32P)(MD_SOE_BASE+0x88))
#define R_SOE_KEY_6	((UINT32P)(MD_SOE_BASE+0x8C))
#define R_SOE_KEY_7	((UINT32P)(MD_SOE_BASE+0x90))
#define R_SOE_ICV_0	((UINT32P)(MD_SOE_BASE+0x94))
#define R_SOE_ICV_1	((UINT32P)(MD_SOE_BASE+0x98))
#define R_SOE_ICV_2	((UINT32P)(MD_SOE_BASE+0x9C))
#define R_SOE_ICV_3	((UINT32P)(MD_SOE_BASE+0xA0))
#define R_SOE_ICV_4	((UINT32P)(MD_SOE_BASE+0xA4))
#define R_SOE_ICV_5	((UINT32P)(MD_SOE_BASE+0xA8))
#define R_SOE_ICV_6	((UINT32P)(MD_SOE_BASE+0xAC))
#define R_SOE_ICV_7	((UINT32P)(MD_SOE_BASE+0xB0))

// APB Module aximon
#define MD_INFRA_BUSMON_BASE (0x80320000)
#define MD_INFRA_BUSMON_CODA_VER	((UINT32P)(MD_INFRA_BUSMON_BASE+0x2014_0808))
#define MD_INFRA_BUSMON_R_CODA_VERSION	((UINT32P)(MD_INFRA_BUSMON_BASE+0x0))
#define MD_INFRA_BUSMON_R_DMY_REG	((UINT32P)(MD_INFRA_BUSMON_BASE+0x4))
#define MD_INFRA_BUSMON_R_AXIMON_CTL	((UINT32P)(MD_INFRA_BUSMON_BASE+0x10))
#define MD_INFRA_BUSMON_R_AXIMON_TST	((UINT32P)(MD_INFRA_BUSMON_BASE+0x14))
#define MD_INFRA_BUSMON_R_AXIMON_STS	((UINT32P)(MD_INFRA_BUSMON_BASE+0x18))
#define MD_INFRA_BUSMON_R_AXIMON_INT	((UINT32P)(MD_INFRA_BUSMON_BASE+0x20))
#define MD_INFRA_BUSMON_R_AXIMON_INT_MSK	((UINT32P)(MD_INFRA_BUSMON_BASE+0x24))
#define MD_INFRA_BUSMON_R_IP0_AXIMON_TG	((UINT32P)(MD_INFRA_BUSMON_BASE+0x30))
#define MD_INFRA_BUSMON_R_IP0_AXIMON_TMR	((UINT32P)(MD_INFRA_BUSMON_BASE+0x34))
#define MD_INFRA_BUSMON_R_IP0_AXIMON_ADDR	((UINT32P)(MD_INFRA_BUSMON_BASE+0x40))
#define MD_INFRA_BUSMON_R_IP0_AXIMON_ADDRMSK	((UINT32P)(MD_INFRA_BUSMON_BASE+0x44))
#define MD_INFRA_BUSMON_R_IP0_AXIMON_DATAL	((UINT32P)(MD_INFRA_BUSMON_BASE+0x50))
#define MD_INFRA_BUSMON_R_IP0_AXIMON_DATAH	((UINT32P)(MD_INFRA_BUSMON_BASE+0x54))
#define MD_INFRA_BUSMON_R_IP0_AXIMON_DATAMSKL	((UINT32P)(MD_INFRA_BUSMON_BASE+0x58))
#define MD_INFRA_BUSMON_R_IP0_AXIMON_DATAMSKH	((UINT32P)(MD_INFRA_BUSMON_BASE+0x5C))
#define MD_INFRA_BUSMON_R_IP1_AXIMON_TG	((UINT32P)(MD_INFRA_BUSMON_BASE+0x60))
#define MD_INFRA_BUSMON_R_IP1_AXIMON_TMR	((UINT32P)(MD_INFRA_BUSMON_BASE+0x64))
#define MD_INFRA_BUSMON_R_IP1_AXIMON_ADDR	((UINT32P)(MD_INFRA_BUSMON_BASE+0x70))
#define MD_INFRA_BUSMON_R_IP1_AXIMON_ADDRMSK	((UINT32P)(MD_INFRA_BUSMON_BASE+0x74))
#define MD_INFRA_BUSMON_R_IP1_AXIMON_DATAL	((UINT32P)(MD_INFRA_BUSMON_BASE+0x80))
#define MD_INFRA_BUSMON_R_IP1_AXIMON_DATAH	((UINT32P)(MD_INFRA_BUSMON_BASE+0x84))
#define MD_INFRA_BUSMON_R_IP1_AXIMON_DATAMSKL	((UINT32P)(MD_INFRA_BUSMON_BASE+0x88))
#define MD_INFRA_BUSMON_R_IP1_AXIMON_DATAMSKH	((UINT32P)(MD_INFRA_BUSMON_BASE+0x8C))
#define MD_INFRA_BUSMON_R_IP0_AXIMON_ID_CTL	((UINT32P)(MD_INFRA_BUSMON_BASE+0x90))
#define MD_INFRA_BUSMON_R_IP1_AXIMON_ID_CTL	((UINT32P)(MD_INFRA_BUSMON_BASE+0x94))
#define MD_INFRA_BUSMON_R_TOT_BUS_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x100))
#define MD_INFRA_BUSMON_R_IP0_NON_OV_TRANS_NUM	((UINT32P)(MD_INFRA_BUSMON_BASE+0x200))
#define MD_INFRA_BUSMON_R_IP0_OV_TRANS_NUM	((UINT32P)(MD_INFRA_BUSMON_BASE+0x204))
#define MD_INFRA_BUSMON_R_IP0_NON_WGT_TRANS_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x208))
#define MD_INFRA_BUSMON_R_IP0_WGT_TRANS_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x20C))
#define MD_INFRA_BUSMON_R_IP0_MAX_TRANS_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x210))
#define MD_INFRA_BUSMON_R_IP0_MAX_OST_TRANS_NUM	((UINT32P)(MD_INFRA_BUSMON_BASE+0x214))
#define MD_INFRA_BUSMON_R_IP0_AW_TOT_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x220))
#define MD_INFRA_BUSMON_R_IP0_AW_MAX_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x224))
#define MD_INFRA_BUSMON_R_IP0_AW2W_TOT_MST_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x230))
#define MD_INFRA_BUSMON_R_IP0_AW2W_MAX_MST_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x234))
#define MD_INFRA_BUSMON_R_IP0_AW2W_TOT_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x238))
#define MD_INFRA_BUSMON_R_IP0_AW2W_MAX_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x23C))
#define MD_INFRA_BUSMON_R_IP0_AW2W_MAX_WT_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x240))
#define MD_INFRA_BUSMON_R_IP0_W_TOT_MST_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x250))
#define MD_INFRA_BUSMON_R_IP0_W_MAX_MST_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x254))
#define MD_INFRA_BUSMON_R_IP0_W_TOT_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x258))
#define MD_INFRA_BUSMON_R_IP0_W_MAX_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x25C))
#define MD_INFRA_BUSMON_R_IP0_W_TOT_DATA_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x260))
#define MD_INFRA_BUSMON_R_IP0_W_TOT_DATA_CNT	((UINT32P)(MD_INFRA_BUSMON_BASE+0x264))
#define MD_INFRA_BUSMON_R_IP0_W2B_TOT_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x270))
#define MD_INFRA_BUSMON_R_IP0_W2B_MAX_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x274))
#define MD_INFRA_BUSMON_R_IP0_AR_TOT_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x280))
#define MD_INFRA_BUSMON_R_IP0_AR_MAX_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x284))
#define MD_INFRA_BUSMON_R_IP0_AR2R_TOT_MST_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x290))
#define MD_INFRA_BUSMON_R_IP0_AR2R_MAX_MST_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x294))
#define MD_INFRA_BUSMON_R_IP0_AR2R_TOT_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x298))
#define MD_INFRA_BUSMON_R_IP0_AR2R_MAX_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x29C))
#define MD_INFRA_BUSMON_R_IP0_AR2R_MAX_WT_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x2A0))
#define MD_INFRA_BUSMON_R_IP0_R_TOT_MST_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x2B0))
#define MD_INFRA_BUSMON_R_IP0_R_MAX_MST_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x2B4))
#define MD_INFRA_BUSMON_R_IP0_R_TOT_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x2B8))
#define MD_INFRA_BUSMON_R_IP0_R_MAX_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x2BC))
#define MD_INFRA_BUSMON_R_IP0_R_TOT_DATA_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x2C0))
#define MD_INFRA_BUSMON_R_IP0_R_TOT_DATA_CNT	((UINT32P)(MD_INFRA_BUSMON_BASE+0x2C4))
#define MD_INFRA_BUSMON_R_IP0_SNAP_INFO0	((UINT32P)(MD_INFRA_BUSMON_BASE+0x300))
#define MD_INFRA_BUSMON_R_IP0_SNAP_INFO1	((UINT32P)(MD_INFRA_BUSMON_BASE+0x304))
#define MD_INFRA_BUSMON_R_IP0_SNAP_INFO2	((UINT32P)(MD_INFRA_BUSMON_BASE+0x308))
#define MD_INFRA_BUSMON_R_IP0_SNAP_INFO3	((UINT32P)(MD_INFRA_BUSMON_BASE+0x30C))
#define MD_INFRA_BUSMON_R_IP0_SNAP_INFO4	((UINT32P)(MD_INFRA_BUSMON_BASE+0x310))
#define MD_INFRA_BUSMON_R_IP0_SNAP_INFO5	((UINT32P)(MD_INFRA_BUSMON_BASE+0x314))
#define MD_INFRA_BUSMON_R_IP0_SNAP_INFO6	((UINT32P)(MD_INFRA_BUSMON_BASE+0x318))
#define MD_INFRA_BUSMON_R_IP0_SNAP_INFO7	((UINT32P)(MD_INFRA_BUSMON_BASE+0x31C))
#define MD_INFRA_BUSMON_R_IP0_SNAP_QID	((UINT32P)(MD_INFRA_BUSMON_BASE+0x320))
#define MD_INFRA_BUSMON_R_IP1_NON_OV_TRANS_NUM	((UINT32P)(MD_INFRA_BUSMON_BASE+0x400))
#define MD_INFRA_BUSMON_R_IP1_OV_TRANS_NUM	((UINT32P)(MD_INFRA_BUSMON_BASE+0x404))
#define MD_INFRA_BUSMON_R_IP1_NON_WGT_TRANS_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x408))
#define MD_INFRA_BUSMON_R_IP1_WGT_TRANS_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x40C))
#define MD_INFRA_BUSMON_R_IP1_MAX_TRANS_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x410))
#define MD_INFRA_BUSMON_R_IP1_MAX_OST_TRANS_NUM	((UINT32P)(MD_INFRA_BUSMON_BASE+0x414))
#define MD_INFRA_BUSMON_R_IP1_AW_TOT_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x420))
#define MD_INFRA_BUSMON_R_IP1_AW_MAX_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x424))
#define MD_INFRA_BUSMON_R_IP1_AW2W_TOT_MST_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x430))
#define MD_INFRA_BUSMON_R_IP1_AW2W_MAX_MST_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x434))
#define MD_INFRA_BUSMON_R_IP1_AW2W_TOT_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x438))
#define MD_INFRA_BUSMON_R_IP1_AW2W_MAX_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x43C))
#define MD_INFRA_BUSMON_R_IP1_AW2W_MAX_WT_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x440))
#define MD_INFRA_BUSMON_R_IP1_W_TOT_MST_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x450))
#define MD_INFRA_BUSMON_R_IP1_W_MAX_MST_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x454))
#define MD_INFRA_BUSMON_R_IP1_W_TOT_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x458))
#define MD_INFRA_BUSMON_R_IP1_W_MAX_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x45C))
#define MD_INFRA_BUSMON_R_IP1_W_TOT_DATA_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x460))
#define MD_INFRA_BUSMON_R_IP1_W_TOT_DATA_CNT	((UINT32P)(MD_INFRA_BUSMON_BASE+0x464))
#define MD_INFRA_BUSMON_R_IP1_W2B_TOT_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x470))
#define MD_INFRA_BUSMON_R_IP1_W2B_MAX_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x474))
#define MD_INFRA_BUSMON_R_IP1_AR_TOT_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x480))
#define MD_INFRA_BUSMON_R_IP1_AR_MAX_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x484))
#define MD_INFRA_BUSMON_R_IP1_AR2R_TOT_MST_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x490))
#define MD_INFRA_BUSMON_R_IP1_AR2R_MAX_MST_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x494))
#define MD_INFRA_BUSMON_R_IP1_AR2R_TOT_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x498))
#define MD_INFRA_BUSMON_R_IP1_AR2R_MAX_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x49C))
#define MD_INFRA_BUSMON_R_IP1_AR2R_MAX_WT_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x4A0))
#define MD_INFRA_BUSMON_R_IP1_R_TOT_MST_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x4B0))
#define MD_INFRA_BUSMON_R_IP1_R_MAX_MST_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x4B4))
#define MD_INFRA_BUSMON_R_IP1_R_TOT_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x4B8))
#define MD_INFRA_BUSMON_R_IP1_R_MAX_DEV_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x4BC))
#define MD_INFRA_BUSMON_R_IP1_R_TOT_DATA_CYC	((UINT32P)(MD_INFRA_BUSMON_BASE+0x4C0))
#define MD_INFRA_BUSMON_R_IP1_R_TOT_DATA_CNT	((UINT32P)(MD_INFRA_BUSMON_BASE+0x4C4))
#define MD_INFRA_BUSMON_R_IP1_SNAP_INFO0	((UINT32P)(MD_INFRA_BUSMON_BASE+0x500))
#define MD_INFRA_BUSMON_R_IP1_SNAP_INFO1	((UINT32P)(MD_INFRA_BUSMON_BASE+0x504))
#define MD_INFRA_BUSMON_R_IP1_SNAP_INFO2	((UINT32P)(MD_INFRA_BUSMON_BASE+0x508))
#define MD_INFRA_BUSMON_R_IP1_SNAP_INFO3	((UINT32P)(MD_INFRA_BUSMON_BASE+0x50C))
#define MD_INFRA_BUSMON_R_IP1_SNAP_INFO4	((UINT32P)(MD_INFRA_BUSMON_BASE+0x510))
#define MD_INFRA_BUSMON_R_IP1_SNAP_INFO5	((UINT32P)(MD_INFRA_BUSMON_BASE+0x514))
#define MD_INFRA_BUSMON_R_IP1_SNAP_INFO6	((UINT32P)(MD_INFRA_BUSMON_BASE+0x518))
#define MD_INFRA_BUSMON_R_IP1_SNAP_INFO7	((UINT32P)(MD_INFRA_BUSMON_BASE+0x51C))
#define MD_INFRA_BUSMON_R_IP1_SNAP_QID	((UINT32P)(MD_INFRA_BUSMON_BASE+0x520))
#define MD_INFRA_BUSMON_R_DBG_CTL0	((UINT32P)(MD_INFRA_BUSMON_BASE+0x600))
#define MD_INFRA_BUSMON_R_DBG_CTL1	((UINT32P)(MD_INFRA_BUSMON_BASE+0x604))
#define MD_INFRA_BUSMON_R_DBG_CTL2	((UINT32P)(MD_INFRA_BUSMON_BASE+0x608))

// APB Module md_uart
#define MD_UART1_BASE (0x80330000)
#define MD_UART1_MD_RBR_THR_DLL_ADDR	((UINT16P)(MD_UART1_BASE+0x00))
#define MD_UART1_MD_IER_DLM_ADDR	((UINT16P)(MD_UART1_BASE+0x04))
#define MD_UART1_MD_IIR_FCR_EFR_ADDR	((UINT16P)(MD_UART1_BASE+0x08))
#define MD_UART1_MD_LCR_ADDR	((UINT16P)(MD_UART1_BASE+0x0C))
#define MD_UART1_MD_MCR_XON1_ADDR	((UINT16P)(MD_UART1_BASE+0x10))
#define MD_UART1_MD_LSR_XON2_ADDR	((UINT16P)(MD_UART1_BASE+0x14))
#define MD_UART1_MD_MSR_XOFF1_ADDR	((UINT16P)(MD_UART1_BASE+0x18))
#define MD_UART1_MD_SCR_XOFF2_ADDR	((UINT16P)(MD_UART1_BASE+0x1C))
#define MD_UART1_MD_AUTOBAUD_EN_ADDR	((UINT16P)(MD_UART1_BASE+0x20))
#define MD_UART1_MD_RATE_STEP_ADDR	((UINT16P)(MD_UART1_BASE+0x24))
#define MD_UART1_MD_STEP_COUNT_ADDR	((UINT16P)(MD_UART1_BASE+0x28))
#define MD_UART1_MD_SAMPLE_COUNT_ADDR	((UINT16P)(MD_UART1_BASE+0x2C))
#define MD_UART1_MD_AUTOBAUD_DATA_ADDR	((UINT16P)(MD_UART1_BASE+0x30))
#define MD_UART1_MD_RATE_FIX_ADDR	((UINT16P)(MD_UART1_BASE+0x34))
#define MD_UART1_MD_AUTOBAUD_RATE_ADDR	((UINT16P)(MD_UART1_BASE+0x38))
#define MD_UART1_MD_GUARD_ADDR	((UINT16P)(MD_UART1_BASE+0x3C))
#define MD_UART1_MD_ESC_CHAR_ADDR	((UINT16P)(MD_UART1_BASE+0x40))
#define MD_UART1_MD_ESC_EN_ADDR	((UINT16P)(MD_UART1_BASE+0x44))
#define MD_UART1_MD_SLEEP_EN_ADDR	((UINT16P)(MD_UART1_BASE+0x48))
#define MD_UART1_MD_RXDMA_EN_ADDR	((UINT16P)(MD_UART1_BASE+0x4C))
#define MD_UART1_MD_RXTRIG_ADDR	((UINT16P)(MD_UART1_BASE+0x50))
#define MD_UART1_MD_FRACDIV_L_TX_ADDR	((UINT16P)(MD_UART1_BASE+0x54))
#define MD_UART1_MD_FRACDIV_M_TX_ADDR	((UINT16P)(MD_UART1_BASE+0x58))
#define MD_UART1_MD_FRACDIV_M_TX_ADDR_DV_DUMMY	((UINT16P)(MD_UART1_BASE+0x58))
#define MD_UART1_MD_FCR_ADDR	((UINT16P)(MD_UART1_BASE+0x5C))
#define MD_UART1_MD_DEBUG_ADDR	((UINT16P)(MD_UART1_BASE+0x60))
#define MD_UART1_MD_DEBUG_1_ADDR	((UINT16P)(MD_UART1_BASE+0x64))
#define MD_UART1_MD_DEBUG_2_ADDR	((UINT16P)(MD_UART1_BASE+0x68))
#define MD_UART1_MD_DEBUG_3_ADDR	((UINT16P)(MD_UART1_BASE+0x6c))
#define MD_UART1_MD_DEBUG_4_ADDR	((UINT16P)(MD_UART1_BASE+0x70))
#define MD_UART1_MD_DEBUG_5_ADDR	((UINT16P)(MD_UART1_BASE+0x74))
#define MD_UART1_MD_DEBUG_6_ADDR	((UINT16P)(MD_UART1_BASE+0x78))
#define MD_UART1_MD_DEBUG_7_ADDR	((UINT16P)(MD_UART1_BASE+0x7c))
#define MD_UART1_MD_DEBUG_8_ADDR	((UINT16P)(MD_UART1_BASE+0x80))
#define MD_UART1_MD_FRACDIV_L_RX_ADDR	((UINT16P)(MD_UART1_BASE+0x84))
#define MD_UART1_MD_FRACDIV_M_RX_ADDR	((UINT16P)(MD_UART1_BASE+0x88))
#define MD_UART1_MD_DLL_ADDR	((UINT16P)(MD_UART1_BASE+0x90))
#define MD_UART1_MD_DLM_ADDR	((UINT16P)(MD_UART1_BASE+0x94))
#define MD_UART1_MD_EFR_ADDR	((UINT16P)(MD_UART1_BASE+0x98))
#define MD_UART1_MD_FEATURE_SEL_ADDR	((UINT16P)(MD_UART1_BASE+0x9C))
#define MD_UART1_MD_XON1_ADDR	((UINT16P)(MD_UART1_BASE+0xA0))
#define MD_UART1_MD_XON2_ADDR	((UINT16P)(MD_UART1_BASE+0xA4))
#define MD_UART1_MD_XOFF1_ADDR	((UINT16P)(MD_UART1_BASE+0xA8))
#define MD_UART1_MD_XOFF2_ADDR	((UINT16P)(MD_UART1_BASE+0xAC))
#define MD_UART1_MD_SLEEP_CTRL_ADDR	((UINT16P)(MD_UART1_BASE+0xB0))
#define MD_UART1_MD_MISC_CTRL_ADDR	((UINT16P)(MD_UART1_BASE+0xB4))
#define MD_UART1_MD_USE_DMA_ACK_ADDR	((UINT16P)(MD_UART1_BASE+0xB8))

// APB Module md_uart
#define MD_UART2_BASE (0x80340000)
#define MD_UART2_MD_RBR_THR_DLL_ADDR	((UINT16P)(MD_UART2_BASE+0x00))
#define MD_UART2_MD_IER_DLM_ADDR	((UINT16P)(MD_UART2_BASE+0x04))
#define MD_UART2_MD_IIR_FCR_EFR_ADDR	((UINT16P)(MD_UART2_BASE+0x08))
#define MD_UART2_MD_LCR_ADDR	((UINT16P)(MD_UART2_BASE+0x0C))
#define MD_UART2_MD_MCR_XON1_ADDR	((UINT16P)(MD_UART2_BASE+0x10))
#define MD_UART2_MD_LSR_XON2_ADDR	((UINT16P)(MD_UART2_BASE+0x14))
#define MD_UART2_MD_MSR_XOFF1_ADDR	((UINT16P)(MD_UART2_BASE+0x18))
#define MD_UART2_MD_SCR_XOFF2_ADDR	((UINT16P)(MD_UART2_BASE+0x1C))
#define MD_UART2_MD_AUTOBAUD_EN_ADDR	((UINT16P)(MD_UART2_BASE+0x20))
#define MD_UART2_MD_RATE_STEP_ADDR	((UINT16P)(MD_UART2_BASE+0x24))
#define MD_UART2_MD_STEP_COUNT_ADDR	((UINT16P)(MD_UART2_BASE+0x28))
#define MD_UART2_MD_SAMPLE_COUNT_ADDR	((UINT16P)(MD_UART2_BASE+0x2C))
#define MD_UART2_MD_AUTOBAUD_DATA_ADDR	((UINT16P)(MD_UART2_BASE+0x30))
#define MD_UART2_MD_RATE_FIX_ADDR	((UINT16P)(MD_UART2_BASE+0x34))
#define MD_UART2_MD_AUTOBAUD_RATE_ADDR	((UINT16P)(MD_UART2_BASE+0x38))
#define MD_UART2_MD_GUARD_ADDR	((UINT16P)(MD_UART2_BASE+0x3C))
#define MD_UART2_MD_ESC_CHAR_ADDR	((UINT16P)(MD_UART2_BASE+0x40))
#define MD_UART2_MD_ESC_EN_ADDR	((UINT16P)(MD_UART2_BASE+0x44))
#define MD_UART2_MD_SLEEP_EN_ADDR	((UINT16P)(MD_UART2_BASE+0x48))
#define MD_UART2_MD_RXDMA_EN_ADDR	((UINT16P)(MD_UART2_BASE+0x4C))
#define MD_UART2_MD_RXTRIG_ADDR	((UINT16P)(MD_UART2_BASE+0x50))
#define MD_UART2_MD_FRACDIV_L_TX_ADDR	((UINT16P)(MD_UART2_BASE+0x54))
#define MD_UART2_MD_FRACDIV_M_TX_ADDR	((UINT16P)(MD_UART2_BASE+0x58))
#define MD_UART2_MD_FRACDIV_M_TX_ADDR_DV_DUMMY	((UINT16P)(MD_UART2_BASE+0x58))
#define MD_UART2_MD_FCR_ADDR	((UINT16P)(MD_UART2_BASE+0x5C))
#define MD_UART2_MD_DEBUG_ADDR	((UINT16P)(MD_UART2_BASE+0x60))
#define MD_UART2_MD_DEBUG_1_ADDR	((UINT16P)(MD_UART2_BASE+0x64))
#define MD_UART2_MD_DEBUG_2_ADDR	((UINT16P)(MD_UART2_BASE+0x68))
#define MD_UART2_MD_DEBUG_3_ADDR	((UINT16P)(MD_UART2_BASE+0x6c))
#define MD_UART2_MD_DEBUG_4_ADDR	((UINT16P)(MD_UART2_BASE+0x70))
#define MD_UART2_MD_DEBUG_5_ADDR	((UINT16P)(MD_UART2_BASE+0x74))
#define MD_UART2_MD_DEBUG_6_ADDR	((UINT16P)(MD_UART2_BASE+0x78))
#define MD_UART2_MD_DEBUG_7_ADDR	((UINT16P)(MD_UART2_BASE+0x7c))
#define MD_UART2_MD_DEBUG_8_ADDR	((UINT16P)(MD_UART2_BASE+0x80))
#define MD_UART2_MD_FRACDIV_L_RX_ADDR	((UINT16P)(MD_UART2_BASE+0x84))
#define MD_UART2_MD_FRACDIV_M_RX_ADDR	((UINT16P)(MD_UART2_BASE+0x88))
#define MD_UART2_MD_DLL_ADDR	((UINT16P)(MD_UART2_BASE+0x90))
#define MD_UART2_MD_DLM_ADDR	((UINT16P)(MD_UART2_BASE+0x94))
#define MD_UART2_MD_EFR_ADDR	((UINT16P)(MD_UART2_BASE+0x98))
#define MD_UART2_MD_FEATURE_SEL_ADDR	((UINT16P)(MD_UART2_BASE+0x9C))
#define MD_UART2_MD_XON1_ADDR	((UINT16P)(MD_UART2_BASE+0xA0))
#define MD_UART2_MD_XON2_ADDR	((UINT16P)(MD_UART2_BASE+0xA4))
#define MD_UART2_MD_XOFF1_ADDR	((UINT16P)(MD_UART2_BASE+0xA8))
#define MD_UART2_MD_XOFF2_ADDR	((UINT16P)(MD_UART2_BASE+0xAC))
#define MD_UART2_MD_SLEEP_CTRL_ADDR	((UINT16P)(MD_UART2_BASE+0xB0))
#define MD_UART2_MD_MISC_CTRL_ADDR	((UINT16P)(MD_UART2_BASE+0xB4))
#define MD_UART2_MD_USE_DMA_ACK_ADDR	((UINT16P)(MD_UART2_BASE+0xB8))

// APB Module md_mbist_config
#define MDINFRA_MBIST_CONFIG_BASE (0x80350000)
#define MDINFRA_MBIST_CONFIG_MD_MBIST_START_0_ADDR	((UINT32P)(MDINFRA_MBIST_CONFIG_BASE+0x0000))
#define MDINFRA_MBIST_CONFIG_MD_MBIST_HOLD_ADDR	((UINT32P)(MDINFRA_MBIST_CONFIG_BASE+0x0004))
#define MDINFRA_MBIST_CONFIG_MD_MBIST_BACKGROUND_ADDR	((UINT32P)(MDINFRA_MBIST_CONFIG_BASE+0x0008))
#define MDINFRA_MBIST_CONFIG_MD_MBIST_BSEL_ADDR	((UINT32P)(MDINFRA_MBIST_CONFIG_BASE+0x000C))
#define MDINFRA_MBIST_CONFIG_MD_MBIST_DONE_SEL_ADDR	((UINT32P)(MDINFRA_MBIST_CONFIG_BASE+0x0010))
#define MDINFRA_MBIST_CONFIG_MD_MBIST_FAIL_SEL_ADDR	((UINT32P)(MDINFRA_MBIST_CONFIG_BASE+0x0014))
#define MDINFRA_MBIST_CONFIG_MD_MBIST_DONE_MASK_0_ADDR	((UINT32P)(MDINFRA_MBIST_CONFIG_BASE+0x0018))
#define MDINFRA_MBIST_CONFIG_MD_MBIST_FAIL_MASK_0_ADDR	((UINT32P)(MDINFRA_MBIST_CONFIG_BASE+0x001C))
#define MDINFRA_MBIST_CONFIG_MD_MBIST_FAIL_MASK_1_ADDR	((UINT32P)(MDINFRA_MBIST_CONFIG_BASE+0x0020))
#define MDINFRA_MBIST_CONFIG_MD_MBIST_DONE_0_ADDR	((UINT32P)(MDINFRA_MBIST_CONFIG_BASE+0x0024))
#define MDINFRA_MBIST_CONFIG_MD_MBIST_FAIL_0_ADDR	((UINT32P)(MDINFRA_MBIST_CONFIG_BASE+0x0030))
#define MDINFRA_MBIST_CONFIG_MD_MBIST_FAIL_1_ADDR	((UINT32P)(MDINFRA_MBIST_CONFIG_BASE+0x0034))
#define MDINFRA_MBIST_CONFIG_MD_MBIST_FAIL_2_ADDR	((UINT32P)(MDINFRA_MBIST_CONFIG_BASE+0x0038))
#define MDINFRA_MBIST_CONFIG_MD_DELSEL_0_ADDR	((UINT32P)(MDINFRA_MBIST_CONFIG_BASE+0x003C))
#define MDINFRA_MBIST_CONFIG_MD_DELSEL_1_ADDR	((UINT32P)(MDINFRA_MBIST_CONFIG_BASE+0x0040))
#define MDINFRA_MBIST_CONFIG_MD_MBIST_RESETB_ADDR	((UINT32P)(MDINFRA_MBIST_CONFIG_BASE+0x0044))
#define MDINFRA_MBIST_CONFIG_MD_MBIST_REPAIR_OK_0_ADDR	((UINT32P)(MDINFRA_MBIST_CONFIG_BASE+0x0048))
#define MDINFRA_MBIST_CONFIG_MD_MBIST_REPAIR_OK_1_ADDR	((UINT32P)(MDINFRA_MBIST_CONFIG_BASE+0x004C))
#define MDINFRA_MBIST_CONFIG_MD_MBIST_REPAIR_FAIL_0_ADDR	((UINT32P)(MDINFRA_MBIST_CONFIG_BASE+0x0050))
#define MDINFRA_MBIST_CONFIG_MD_MBIST_REPAIR_FAIL_1_ADDR	((UINT32P)(MDINFRA_MBIST_CONFIG_BASE+0x0054))
#define MDINFRA_MBIST_CONFIG_MD_MBIST_SLEEP_CONTROL_ADDR	((UINT32P)(MDINFRA_MBIST_CONFIG_BASE+0x0058))
#define MDINFRA_MBIST_CONFIG_MD_MBIST_FUSE_ADDR	((UINT32P)(MDINFRA_MBIST_CONFIG_BASE+0x005C))

// APB Module md_mbist_config
#define MDSYS_MBIST_CONFIG_BASE (0x80360000)
#define MDSYS_MBIST_CONFIG_MD_MBIST_START_0_ADDR	((UINT32P)(MDSYS_MBIST_CONFIG_BASE+0x0000))
#define MDSYS_MBIST_CONFIG_MD_MBIST_HOLD_ADDR	((UINT32P)(MDSYS_MBIST_CONFIG_BASE+0x0004))
#define MDSYS_MBIST_CONFIG_MD_MBIST_BACKGROUND_ADDR	((UINT32P)(MDSYS_MBIST_CONFIG_BASE+0x0008))
#define MDSYS_MBIST_CONFIG_MD_MBIST_BSEL_ADDR	((UINT32P)(MDSYS_MBIST_CONFIG_BASE+0x000C))
#define MDSYS_MBIST_CONFIG_MD_MBIST_DONE_SEL_ADDR	((UINT32P)(MDSYS_MBIST_CONFIG_BASE+0x0010))
#define MDSYS_MBIST_CONFIG_MD_MBIST_FAIL_SEL_ADDR	((UINT32P)(MDSYS_MBIST_CONFIG_BASE+0x0014))
#define MDSYS_MBIST_CONFIG_MD_MBIST_DONE_MASK_0_ADDR	((UINT32P)(MDSYS_MBIST_CONFIG_BASE+0x0018))
#define MDSYS_MBIST_CONFIG_MD_MBIST_FAIL_MASK_0_ADDR	((UINT32P)(MDSYS_MBIST_CONFIG_BASE+0x001C))
#define MDSYS_MBIST_CONFIG_MD_MBIST_FAIL_MASK_1_ADDR	((UINT32P)(MDSYS_MBIST_CONFIG_BASE+0x0020))
#define MDSYS_MBIST_CONFIG_MD_MBIST_DONE_0_ADDR	((UINT32P)(MDSYS_MBIST_CONFIG_BASE+0x0024))
#define MDSYS_MBIST_CONFIG_MD_MBIST_FAIL_0_ADDR	((UINT32P)(MDSYS_MBIST_CONFIG_BASE+0x0030))
#define MDSYS_MBIST_CONFIG_MD_MBIST_FAIL_1_ADDR	((UINT32P)(MDSYS_MBIST_CONFIG_BASE+0x0034))
#define MDSYS_MBIST_CONFIG_MD_MBIST_FAIL_2_ADDR	((UINT32P)(MDSYS_MBIST_CONFIG_BASE+0x0038))
#define MDSYS_MBIST_CONFIG_MD_DELSEL_0_ADDR	((UINT32P)(MDSYS_MBIST_CONFIG_BASE+0x003C))
#define MDSYS_MBIST_CONFIG_MD_DELSEL_1_ADDR	((UINT32P)(MDSYS_MBIST_CONFIG_BASE+0x0040))
#define MDSYS_MBIST_CONFIG_MD_MBIST_RESETB_ADDR	((UINT32P)(MDSYS_MBIST_CONFIG_BASE+0x0044))
#define MDSYS_MBIST_CONFIG_MD_MBIST_REPAIR_OK_0_ADDR	((UINT32P)(MDSYS_MBIST_CONFIG_BASE+0x0048))
#define MDSYS_MBIST_CONFIG_MD_MBIST_REPAIR_OK_1_ADDR	((UINT32P)(MDSYS_MBIST_CONFIG_BASE+0x004C))
#define MDSYS_MBIST_CONFIG_MD_MBIST_REPAIR_FAIL_0_ADDR	((UINT32P)(MDSYS_MBIST_CONFIG_BASE+0x0050))
#define MDSYS_MBIST_CONFIG_MD_MBIST_REPAIR_FAIL_1_ADDR	((UINT32P)(MDSYS_MBIST_CONFIG_BASE+0x0054))
#define MDSYS_MBIST_CONFIG_MD_MBIST_SLEEP_CONTROL_ADDR	((UINT32P)(MDSYS_MBIST_CONFIG_BASE+0x0058))
#define MDSYS_MBIST_CONFIG_MD_MBIST_FUSE_ADDR	((UINT32P)(MDSYS_MBIST_CONFIG_BASE+0x005C))

// APB Module smi_md8x1_sub
#define MDSMICFG_BASE (0x803A0000)
#define SMI_MD8X1_SUB_CAPABILITY	((UINT32P)(MDSMICFG_BASE+0x000))
#define SMI_MD8X1_SUB_CON	((UINT32P)(MDSMICFG_BASE+0x010))
#define SMI_MD8X1_SUB_CON_SET	((UINT32P)(MDSMICFG_BASE+0x014))
#define SMI_MD8X1_SUB_CON_CLR	((UINT32P)(MDSMICFG_BASE+0x018))
#define SMI_MD8X1_SUB_ABIST_CON	((UINT32P)(MDSMICFG_BASE+0x020))
#define SMI_MD8X1_SUB_BWF_CTRL	((UINT32P)(MDSMICFG_BASE+0x100))
#define SMI_MD8X1_SUB_BWF_M0	((UINT32P)(MDSMICFG_BASE+0x104))
#define SMI_MD8X1_SUB_BWF_M1	((UINT32P)(MDSMICFG_BASE+0x108))
#define SMI_MD8X1_SUB_BWF_M2	((UINT32P)(MDSMICFG_BASE+0x10c))
#define SMI_MD8X1_SUB_BWF_M3	((UINT32P)(MDSMICFG_BASE+0x110))
#define SMI_MD8X1_SUB_BWF_M4	((UINT32P)(MDSMICFG_BASE+0x114))
#define SMI_MD8X1_SUB_BWF_M5	((UINT32P)(MDSMICFG_BASE+0x118))
#define SMI_MD8X1_SUB_BWF_M6	((UINT32P)(MDSMICFG_BASE+0x11C))
#define SMI_MD8X1_SUB_BWF_M7	((UINT32P)(MDSMICFG_BASE+0x120))
#define SMI_MD8X1_SUB_IRQ_STATUS	((UINT32P)(MDSMICFG_BASE+0x170))
#define SMI_MD8X1_SUB_INT_ASSERT_ID	((UINT32P)(MDSMICFG_BASE+0x174))
#define SMI_MD8X1_SUB_MON_ENA	((UINT32P)(MDSMICFG_BASE+0x1a0))
#define SMI_MD8X1_SUB_MON_CLR	((UINT32P)(MDSMICFG_BASE+0x1a4))
#define SMI_MD8X1_SUB_MON_TYPE	((UINT32P)(MDSMICFG_BASE+0x1ac))
#define SMI_MD8X1_SUB_MON_CON	((UINT32P)(MDSMICFG_BASE+0x1b0))
#define SMI_MD8X1_SUB_MON_ACT_CNT	((UINT32P)(MDSMICFG_BASE+0x1c0))
#define SMI_MD8X1_SUB_MON_REQ_CNT	((UINT32P)(MDSMICFG_BASE+0x1c4))
#define SMI_MD8X1_SUB_MON_IDL_CNT	((UINT32P)(MDSMICFG_BASE+0x1c8))
#define SMI_MD8X1_SUB_MON_BEA_CNT	((UINT32P)(MDSMICFG_BASE+0x1cc))
#define SMI_MD8X1_SUB_MON_BYT_CNT	((UINT32P)(MDSMICFG_BASE+0x1d0))
#define SMI_MD8X1_SUB_MON_CP_CNT	((UINT32P)(MDSMICFG_BASE+0x1d4))
#define SMI_MD8X1_SUB_MON_DP_CNT	((UINT32P)(MDSMICFG_BASE+0x1d8))
#define SMI_MD8X1_SUB_MON_CDP_MAX	((UINT32P)(MDSMICFG_BASE+0x1dc))
#define SMI_MD8X1_SUB_MON_COS_MAX	((UINT32P)(MDSMICFG_BASE+0x1e0))
#define SMI_MD8X1_SUB_MON_BUS_REQ0	((UINT32P)(MDSMICFG_BASE+0x1f0))
#define SMI_MD8X1_SUB_MON_BUS_REQ1	((UINT32P)(MDSMICFG_BASE+0x1f4))
#define SMI_MD8X1_SUB_MON_BUS_REQ2	((UINT32P)(MDSMICFG_BASE+0x1f8))
#define SMI_MD8X1_SUB_MON_BUS_REQ3	((UINT32P)(MDSMICFG_BASE+0x1fc))
#define SMI_MD8X1_SUB_BUS_SEL	((UINT32P)(MDSMICFG_BASE+0x220))
#define SMI_MD8X1_SUB_CUR_BUS	((UINT32P)(MDSMICFG_BASE+0x224))
#define SMI_MD8X1_SUB_WRR_REG0	((UINT32P)(MDSMICFG_BASE+0x228))
#define SMI_MD8X1_SUB_WRR_REG1	((UINT32P)(MDSMICFG_BASE+0x22c))
#define SMI_MD8X1_SUB_READ_FIFO_TH	((UINT32P)(MDSMICFG_BASE+0x230))
#define SMI_MD8X1_SUB_M4U_TH	((UINT32P)(MDSMICFG_BASE+0x234))
#define SMI_MD8X1_SUB_FIFO_TH2	((UINT32P)(MDSMICFG_BASE+0x238))
#define SMI_MD8X1_SUB_PREULTRA_MASK0	((UINT32P)(MDSMICFG_BASE+0x23C))
#define SMI_MD8X1_SUB_PREULTRA_MASK1	((UINT32P)(MDSMICFG_BASE+0x240))
#define SMI_MD8X1_SUB_DCM	((UINT32P)(MDSMICFG_BASE+0x300))
#define SMI_MD8X1_SUB_ELA_REG	((UINT32P)(MDSMICFG_BASE+0x304))
#define SMI_MD8X1_SUB_COMMON_HIST_REC_0	((UINT32P)(MDSMICFG_BASE+0x500))
#define SMI_MD8X1_SUB_COMMON_HIST_REC_1	((UINT32P)(MDSMICFG_BASE+0x504))
#define SMI_MD8X1_SUB_COMMON_HIST_REC_2	((UINT32P)(MDSMICFG_BASE+0x508))
#define SMI_MD8X1_SUB_COMMON_HIST_REC_3	((UINT32P)(MDSMICFG_BASE+0x50C))
#define SMI_MD8X1_SUB_COMMON_HIST_REC_4	((UINT32P)(MDSMICFG_BASE+0x510))
#define SMI_MD8X1_SUB_COMMON_HIST_REC_5	((UINT32P)(MDSMICFG_BASE+0x514))
#define SMI_MD8X1_SUB_COMMON_HIST_REC_6	((UINT32P)(MDSMICFG_BASE+0x518))
#define SMI_MD8X1_SUB_COMMON_HIST_REC_7	((UINT32P)(MDSMICFG_BASE+0x51c))
#define SMI_MD8X1_SUB_COMMON_HIST_REC_8	((UINT32P)(MDSMICFG_BASE+0x520))
#define SMI_MD8X1_SUB_COMMON_HIST_REC_9	((UINT32P)(MDSMICFG_BASE+0x524))
#define SMI_MD8X1_SUB_COMMON_HIST_REC_10	((UINT32P)(MDSMICFG_BASE+0x528))
#define SMI_MD8X1_SUB_D_VIO_CON0	((UINT32P)(MDSMICFG_BASE+0x550))
#define SMI_MD8X1_SUB_D_VIO_CON1	((UINT32P)(MDSMICFG_BASE+0x554))
#define SMI_MD8X1_SUB_D_VIO_CON2	((UINT32P)(MDSMICFG_BASE+0x558))
#define SMI_MD8X1_SUB_D_VIO_CON3	((UINT32P)(MDSMICFG_BASE+0x55C))
#define SMI_MD8X1_SUB_D_VIO_STA0	((UINT32P)(MDSMICFG_BASE+0x560))
#define SMI_MD8X1_SUB_D_VIO_STA1	((UINT32P)(MDSMICFG_BASE+0x564))
#define SMI_MD8X1_SUB_D_VIO_STA2	((UINT32P)(MDSMICFG_BASE+0x568))
#define SMI_MD8X1_SUB_D_VIO_STA3	((UINT32P)(MDSMICFG_BASE+0x56C))
#define SMI_MD8X1_SUB_VIO_DBG0	((UINT32P)(MDSMICFG_BASE+0x570))
#define SMI_MD8X1_SUB_VIO_DBG1	((UINT32P)(MDSMICFG_BASE+0x574))
#define SMI_MD8X1_SUB_SECUR_CON0	((UINT32P)(MDSMICFG_BASE+0x5C0))
#define SMI_MD8X1_SUB_SECUR_CON1	((UINT32P)(MDSMICFG_BASE+0x5C4))
#define SMI_MD8X1_SUB_SECUR_CON2	((UINT32P)(MDSMICFG_BASE+0x5C8))
#define SMI_MD8X1_SUB_SECUR_CON3	((UINT32P)(MDSMICFG_BASE+0x5CC))
#define SMI_MD8X1_SUB_SECUR_CON4	((UINT32P)(MDSMICFG_BASE+0x5D0))
#define SMI_MD8X1_SUB_SECUR_CON5	((UINT32P)(MDSMICFG_BASE+0x5D4))
#define SMI_MD8X1_SUB_SECUR_CON6	((UINT32P)(MDSMICFG_BASE+0x5D8))
#define SMI_MD8X1_SUB_SECUR_CON7	((UINT32P)(MDSMICFG_BASE+0x5DC))
#define SMI_MD8X1_SUB_SECUR_CON8	((UINT32P)(MDSMICFG_BASE+0x5E0))
#define SMI_MD8X1_SUB_SECUR_CON9	((UINT32P)(MDSMICFG_BASE+0x5E4))
#define SMI_MD8X1_SUB_SECUR_CON_G3D	((UINT32P)(MDSMICFG_BASE+0x5E8))

// APB Module mdinfra_misc
#define MDINFRA_MISC_BASE (0x803B0000)
#define CODA_VER	((UINT32P)(MDINFRA_MISC_BASE+0x20150814))
#define R_MDINFRA_MISC_CODA_VERSION	((UINT32P)(MDINFRA_MISC_BASE+0x0))
#define R_DUMMY_REGISTER	((UINT32P)(MDINFRA_MISC_BASE+0x4))
#define R_DUMMY_REGISTER_HI	((UINT32P)(MDINFRA_MISC_BASE+0x8))
#define R_H2X_REGISTERS	((UINT32P)(MDINFRA_MISC_BASE+0xC))
#define R_SI_REGISTERS	((UINT32P)(MDINFRA_MISC_BASE+0x10))
#define R_ABL_REGISTERS	((UINT32P)(MDINFRA_MISC_BASE+0x14))
#define R_ASD_REGISTERS	((UINT32P)(MDINFRA_MISC_BASE+0x18))
#define R_H2S_REGISTERS	((UINT32P)(MDINFRA_MISC_BASE+0x1C))
#define R_S2P_REGISTERS	((UINT32P)(MDINFRA_MISC_BASE+0x20))
#define R_ASM_REGISTERS	((UINT32P)(MDINFRA_MISC_BASE+0x24))
#define R_AHB_F2S_S2F_REGISTERS	((UINT32P)(MDINFRA_MISC_BASE+0x28))
#define R_X2H_REGISTERS	((UINT32P)(MDINFRA_MISC_BASE+0x2C))
#define R_AXI_ASLICE_REGISTERS	((UINT32P)(MDINFRA_MISC_BASE+0x30))
#define R_AHB_SLICE_BRIDGE_REGISTERS	((UINT32P)(MDINFRA_MISC_BASE+0x34))
#define R_MI_REGISTERS	((UINT32P)(MDINFRA_MISC_BASE+0x38))
#define R_AXI_QOS_THRE_REGISTER	((UINT32P)(MDINFRA_MISC_BASE+0x3C))
#define R_AHB_QOS_THRE_REGISTER	((UINT32P)(MDINFRA_MISC_BASE+0x40))
#define R_AXI_GALS_REGISTERS	((UINT32P)(MDINFRA_MISC_BASE+0x44))
#define R_AHB_GALS_REGISTERS	((UINT32P)(MDINFRA_MISC_BASE+0x48))
#define R_MISC_REGISTERS	((UINT32P)(MDINFRA_MISC_BASE+0x100))
#define R_DEC_ERR_STATUS_REGISTERS	((UINT32P)(MDINFRA_MISC_BASE+0x104))
#define R_DEC_ERR_STATUS0	((UINT32P)(MDINFRA_MISC_BASE+0x108))
#define R_DEC_ERR_STATUS1	((UINT32P)(MDINFRA_MISC_BASE+0x10C))
#define R_PWRPROTECT_ERR_REGISTERS	((UINT32P)(MDINFRA_MISC_BASE+0x110))
#define R_PWRPROTECT_ERR_STATUS0	((UINT32P)(MDINFRA_MISC_BASE+0x114))
#define R_PWRPROTECT_ERR_STATUS1	((UINT32P)(MDINFRA_MISC_BASE+0x118))
#define R_MDDMA_BUS_IDLE_STATUS_A	((UINT32P)(MDINFRA_MISC_BASE+0x120))
#define R_MDDMA_BUS_IDLE_STATUS_B	((UINT32P)(MDINFRA_MISC_BASE+0x124))
#define R_MDREG_BUS_IDLE_STATUS_A	((UINT32P)(MDINFRA_MISC_BASE+0x128))
#define R_MDREG_BUS_IDLE_STATUS_B	((UINT32P)(MDINFRA_MISC_BASE+0x12C))
#define R_MPU_VIO_WT_ADDR	((UINT32P)(MDINFRA_MISC_BASE+0x130))
#define R_MPU_VIO_WT_STATUS	((UINT32P)(MDINFRA_MISC_BASE+0x134))
#define R_MPU_VIO_RD_ADDR	((UINT32P)(MDINFRA_MISC_BASE+0x138))
#define R_MPU_VIO_RD_STATUS	((UINT32P)(MDINFRA_MISC_BASE+0x13C))
#define R_MPU_VIO_RO	((UINT32P)(MDINFRA_MISC_BASE+0x140))
#define R_IOCU_ALIGN_VIO_ADDR	((UINT32P)(MDINFRA_MISC_BASE+0x144))
#define R_IOCU_ALIGN_VIO_STATUS	((UINT32P)(MDINFRA_MISC_BASE+0x148))
#define R_AHB_REC_ADDR_A	((UINT32P)(MDINFRA_MISC_BASE+0x14C))
#define R_AHB_REC_ADDR_B	((UINT32P)(MDINFRA_MISC_BASE+0x150))
#define R_AHB_REC_RW_AB	((UINT32P)(MDINFRA_MISC_BASE+0x154))
#define R_MDINFRA_SW_PWRPROTECT_REQ	((UINT32P)(MDINFRA_MISC_BASE+0x180))
#define R_MDINFRA_HW_PWRPROTECT_MASK_B	((UINT32P)(MDINFRA_MISC_BASE+0x184))
#define R_MDINFRA_PWRPROTECT_RDY	((UINT32P)(MDINFRA_MISC_BASE+0x188))
#define R_MDINFRA_MBIST_SLEEP_TEST	((UINT32P)(MDINFRA_MISC_BASE+0x200))
#define R_MDINFRA_SOE_DELSEL	((UINT32P)(MDINFRA_MISC_BASE+0x204))
#define R_MDINFRA_PPC_DELSEL_SP0	((UINT32P)(MDINFRA_MISC_BASE+0x208))
#define R_MDINFRA_PPC_DELSEL_SP1	((UINT32P)(MDINFRA_MISC_BASE+0x20C))
#define R_MDINFRA_PPC_DELSEL_2P	((UINT32P)(MDINFRA_MISC_BASE+0x210))
#define R_MDINFRA_PCCIF_DELSEL	((UINT32P)(MDINFRA_MISC_BASE+0x214))
#define R_MDINFRA_ABM_DELSEL	((UINT32P)(MDINFRA_MISC_BASE+0x218))
#define R_MDINFRASYS_RESERVED_IN	((UINT32P)(MDINFRA_MISC_BASE+0x21C))
#define R_DV_DUMMY_REGISTER	((UINT32P)(MDINFRA_MISC_BASE+0x300))

// APB Module bus_recorder
#define MD_BUS_RECODER_BASE (0x803C0000)
#define CODA_VER	((UINT32P)(MD_BUS_RECODER_BASE+0x20141107))
#define R_CODA_VERSION	((UINT32P)(MD_BUS_RECODER_BASE+0x0))
#define R_RECORDER_CTL	((UINT32P)(MD_BUS_RECODER_BASE+0x4))
#define R_RECORDER_TEST	((UINT32P)(MD_BUS_RECODER_BASE+0x8))
#define R_WR_BUFF_CNT	((UINT32P)(MD_BUS_RECODER_BASE+0x10))
#define R_WR_GRP1_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x20))
#define R_WR_GRP1_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x24))
#define R_WR_GRP2_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x28))
#define R_WR_GRP2_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2C))
#define R_WR_GRP3_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x30))
#define R_WR_GRP3_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x34))
#define R_WR_GRP4_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x38))
#define R_WR_GRP4_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x3C))
#define R_WR_GRP5_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x40))
#define R_WR_GRP5_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x44))
#define R_WR_GRP6_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x48))
#define R_WR_GRP6_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x4C))
#define R_WR_GRP7_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x50))
#define R_WR_GRP7_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x54))
#define R_WR_GRP8_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x58))
#define R_WR_GRP8_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x5C))
#define R_WR_GRP9_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x60))
#define R_WR_GRP9_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x64))
#define R_WR_GRP10_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x68))
#define R_WR_GRP10_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x6C))
#define R_WR_GRP11_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x70))
#define R_WR_GRP11_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x74))
#define R_WR_GRP12_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x78))
#define R_WR_GRP12_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x7C))
#define R_WR_GRP13_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x80))
#define R_WR_GRP13_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x84))
#define R_WR_GRP14_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x88))
#define R_WR_GRP14_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x8C))
#define R_WR_GRP15_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x90))
#define R_WR_GRP15_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x94))
#define R_WR_GRP16_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x98))
#define R_WR_GRP16_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x9C))
#define R_WR_GRP17_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xA0))
#define R_WR_GRP17_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xA4))
#define R_WR_GRP18_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xA8))
#define R_WR_GRP18_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xAC))
#define R_WR_GRP19_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xB0))
#define R_WR_GRP19_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xB4))
#define R_WR_GRP20_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xB8))
#define R_WR_GRP20_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xBC))
#define R_WR_GRP21_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xC0))
#define R_WR_GRP21_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xC4))
#define R_WR_GRP22_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xC8))
#define R_WR_GRP22_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xCC))
#define R_WR_GRP23_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xD0))
#define R_WR_GRP23_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xD4))
#define R_WR_GRP24_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xD8))
#define R_WR_GRP24_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xDC))
#define R_WR_GRP25_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xE0))
#define R_WR_GRP25_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xE4))
#define R_WR_GRP26_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xE8))
#define R_WR_GRP26_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xEC))
#define R_WR_GRP27_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xF0))
#define R_WR_GRP27_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xF4))
#define R_WR_GRP28_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xF8))
#define R_WR_GRP28_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0xFC))
#define R_WR_GRP29_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x100))
#define R_WR_GRP29_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x104))
#define R_WR_GRP30_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x108))
#define R_WR_GRP30_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x10C))
#define R_WR_GRP31_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x110))
#define R_WR_GRP31_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x114))
#define R_WR_GRP32_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x118))
#define R_WR_GRP32_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x11C))
#define R_RD_BUFF_CNT	((UINT32P)(MD_BUS_RECODER_BASE+0x210))
#define R_RD_GRP1_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x220))
#define R_RD_GRP1_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x224))
#define R_RD_GRP2_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x228))
#define R_RD_GRP2_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x22C))
#define R_RD_GRP3_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x230))
#define R_RD_GRP3_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x234))
#define R_RD_GRP4_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x238))
#define R_RD_GRP4_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x23C))
#define R_RD_GRP5_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x240))
#define R_RD_GRP5_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x244))
#define R_RD_GRP6_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x248))
#define R_RD_GRP6_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x24C))
#define R_RD_GRP7_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x250))
#define R_RD_GRP7_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x254))
#define R_RD_GRP8_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x258))
#define R_RD_GRP8_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x25C))
#define R_RD_GRP9_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x260))
#define R_RD_GRP9_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x264))
#define R_RD_GRP10_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x268))
#define R_RD_GRP10_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x26C))
#define R_RD_GRP11_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x270))
#define R_RD_GRP11_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x274))
#define R_RD_GRP12_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x278))
#define R_RD_GRP12_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x27C))
#define R_RD_GRP13_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x280))
#define R_RD_GRP13_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x284))
#define R_RD_GRP14_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x288))
#define R_RD_GRP14_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x28C))
#define R_RD_GRP15_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x290))
#define R_RD_GRP15_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x294))
#define R_RD_GRP16_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x298))
#define R_RD_GRP16_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x29C))
#define R_RD_GRP17_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2A0))
#define R_RD_GRP17_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2A4))
#define R_RD_GRP18_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2A8))
#define R_RD_GRP18_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2AC))
#define R_RD_GRP19_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2B0))
#define R_RD_GRP19_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2B4))
#define R_RD_GRP20_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2B8))
#define R_RD_GRP20_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2BC))
#define R_RD_GRP21_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2C0))
#define R_RD_GRP21_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2C4))
#define R_RD_GRP22_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2C8))
#define R_RD_GRP22_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2CC))
#define R_RD_GRP23_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2D0))
#define R_RD_GRP23_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2D4))
#define R_RD_GRP24_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2D8))
#define R_RD_GRP24_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2DC))
#define R_RD_GRP25_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2E0))
#define R_RD_GRP25_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2E4))
#define R_RD_GRP26_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2E8))
#define R_RD_GRP26_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2EC))
#define R_RD_GRP27_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2F0))
#define R_RD_GRP27_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2F4))
#define R_RD_GRP28_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2F8))
#define R_RD_GRP28_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x2FC))
#define R_RD_GRP29_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x300))
#define R_RD_GRP29_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x304))
#define R_RD_GRP30_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x308))
#define R_RD_GRP30_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x30C))
#define R_RD_GRP31_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x310))
#define R_RD_GRP31_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x314))
#define R_RD_GRP32_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x318))
#define R_RD_GRP32_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x31C))
#define R_CURR_WR_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x400))
#define R_CURR_WR_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x404))
#define R_CURR_WR_CTRL_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x408))
#define R_CURR_RD_ID_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x410))
#define R_CURR_RD_ADDR_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x414))
#define R_CURR_RD_CTRL_STS	((UINT32P)(MD_BUS_RECODER_BASE+0x418))

// APB Module ppc
#define MD_PPC_TOP_BASE (0x803D0000)
#define R_PPC_SOFT_RST	((UINT32P)(MD_PPC_TOP_BASE+0x00))
#define R_PPC_CTRL	((UINT32P)(MD_PPC_TOP_BASE+0x04))
#define R_PPC_TPG_CTRL	((UINT32P)(MD_PPC_TOP_BASE+0x08))
#define R_PPC_START	((UINT32P)(MD_PPC_TOP_BASE+0x0C))
#define R_PPC_SRAM_2P_STOP_NUM	((UINT32P)(MD_PPC_TOP_BASE+0x10))
#define R_PPC_SRAM_2P_STOP_NUM_DV_DUMMY_16B	((UINT32P)(MD_PPC_TOP_BASE+0x10))
#define R_PPC_W_SRAM_2P_CLK_NUM	((UINT32P)(MD_PPC_TOP_BASE+0x14))
#define R_PPC_INT_EN	((UINT32P)(MD_PPC_TOP_BASE+0x18))
#define R_PPC_INT_STATUS	((UINT32P)(MD_PPC_TOP_BASE+0x1C))
#define R_PPC_STATUS	((UINT32P)(MD_PPC_TOP_BASE+0x20))
#define R_PPC_FREERUN_CLK_EN	((UINT32P)(MD_PPC_TOP_BASE+0x24))
#define R_PPC_TPG_DATA0	((UINT32P)(MD_PPC_TOP_BASE+0x100))
#define R_PPC_TPG_DATA1	((UINT32P)(MD_PPC_TOP_BASE+0x104))
#define R_PPC_TPG_DATA2	((UINT32P)(MD_PPC_TOP_BASE+0x108))
#define R_PPC_TPG_DATA3	((UINT32P)(MD_PPC_TOP_BASE+0x10C))
#define R_PPC_TPG_DATA4	((UINT32P)(MD_PPC_TOP_BASE+0x110))
#define R_PPC_TPG_DATA5	((UINT32P)(MD_PPC_TOP_BASE+0x114))
#define R_PPC_TPG_DATA6	((UINT32P)(MD_PPC_TOP_BASE+0x118))
#define R_PPC_TPG_DATA7	((UINT32P)(MD_PPC_TOP_BASE+0x11C))
#define R_PPC_TPG_DATA8	((UINT32P)(MD_PPC_TOP_BASE+0x120))
#define R_PPC_TPG_DATA9	((UINT32P)(MD_PPC_TOP_BASE+0x124))
#define R_PPC_TPG_DATA10	((UINT32P)(MD_PPC_TOP_BASE+0x128))
#define R_PPC_TPG_DATA11	((UINT32P)(MD_PPC_TOP_BASE+0x12C))
#define R_PPC_TPG_DATA12	((UINT32P)(MD_PPC_TOP_BASE+0x130))
#define R_PPC_TPG_DATA13	((UINT32P)(MD_PPC_TOP_BASE+0x134))
#define R_PPC_TPG_DATA14	((UINT32P)(MD_PPC_TOP_BASE+0x138))
#define R_PPC_TPG_DATA15	((UINT32P)(MD_PPC_TOP_BASE+0x13C))
#define R_PPC_TPG_DATA16	((UINT32P)(MD_PPC_TOP_BASE+0x140))
#define R_PPC_TPG_DATA17	((UINT32P)(MD_PPC_TOP_BASE+0x144))
#define R_PPC_TPG_DATA18	((UINT32P)(MD_PPC_TOP_BASE+0x148))
#define R_PPC_TPG_DATA19	((UINT32P)(MD_PPC_TOP_BASE+0x14C))
#define R_PPC_TPG_DATA20	((UINT32P)(MD_PPC_TOP_BASE+0x150))
#define R_PPC_TPG_DATA21	((UINT32P)(MD_PPC_TOP_BASE+0x154))
#define R_PPC_TPG_DATA22	((UINT32P)(MD_PPC_TOP_BASE+0x158))
#define R_PPC_TPG_DATA23	((UINT32P)(MD_PPC_TOP_BASE+0x15C))
#define R_PPC_TPG_DATA24	((UINT32P)(MD_PPC_TOP_BASE+0x160))
#define R_PPC_TPG_DATA25	((UINT32P)(MD_PPC_TOP_BASE+0x164))
#define R_PPC_TPG_DATA26	((UINT32P)(MD_PPC_TOP_BASE+0x168))
#define R_PPC_TPG_DATA27	((UINT32P)(MD_PPC_TOP_BASE+0x16C))
#define R_PPC_TPG_DATA28	((UINT32P)(MD_PPC_TOP_BASE+0x170))
#define R_PPC_TPG_DATA29	((UINT32P)(MD_PPC_TOP_BASE+0x174))
#define R_PPC_TPG_DATA30	((UINT32P)(MD_PPC_TOP_BASE+0x178))
#define R_PPC_TPG_DATA31	((UINT32P)(MD_PPC_TOP_BASE+0x17C))
#define R_PPC_TPG_DATA32	((UINT32P)(MD_PPC_TOP_BASE+0x180))
#define R_PPC_TPG_DATA33	((UINT32P)(MD_PPC_TOP_BASE+0x184))
#define R_PPC_TPG_DATA34	((UINT32P)(MD_PPC_TOP_BASE+0x188))
#define R_PPC_TPG_DATA35	((UINT32P)(MD_PPC_TOP_BASE+0x18C))
#define R_PPC_TPG_DATA36	((UINT32P)(MD_PPC_TOP_BASE+0x190))
#define R_PPC_TPG_DATA37	((UINT32P)(MD_PPC_TOP_BASE+0x194))
#define R_PPC_TPG_DATA38	((UINT32P)(MD_PPC_TOP_BASE+0x198))
#define R_PPC_TPG_DATA39	((UINT32P)(MD_PPC_TOP_BASE+0x19C))
#define R_PPC_TPG_DATA40	((UINT32P)(MD_PPC_TOP_BASE+0x1A0))
#define R_PPC_TPG_DATA41	((UINT32P)(MD_PPC_TOP_BASE+0x1A4))
#define R_PPC_TPG_DATA42	((UINT32P)(MD_PPC_TOP_BASE+0x1A8))
#define R_PPC_TPG_DATA43	((UINT32P)(MD_PPC_TOP_BASE+0x1AC))
#define R_PPC_TPG_DATA44	((UINT32P)(MD_PPC_TOP_BASE+0x1B0))
#define R_PPC_TPG_DATA45	((UINT32P)(MD_PPC_TOP_BASE+0x1B4))
#define R_PPC_TPG_DATA46	((UINT32P)(MD_PPC_TOP_BASE+0x1B8))
#define R_PPC_TPG_DATA47	((UINT32P)(MD_PPC_TOP_BASE+0x1BC))
#define R_PPC_TPG_DATA48	((UINT32P)(MD_PPC_TOP_BASE+0x1C0))
#define R_PPC_TPG_DATA49	((UINT32P)(MD_PPC_TOP_BASE+0x1C4))
#define R_PPC_TPG_DATA50	((UINT32P)(MD_PPC_TOP_BASE+0x1C8))
#define R_PPC_TPG_DATA51	((UINT32P)(MD_PPC_TOP_BASE+0x1CC))
#define R_PPC_TPG_DATA52	((UINT32P)(MD_PPC_TOP_BASE+0x1D0))
#define R_PPC_TPG_DATA53	((UINT32P)(MD_PPC_TOP_BASE+0x1D4))
#define R_PPC_TPG_DATA54	((UINT32P)(MD_PPC_TOP_BASE+0x1D8))
#define R_PPC_TPG_DATA55	((UINT32P)(MD_PPC_TOP_BASE+0x1DC))
#define R_PPC_TPG_DATA56	((UINT32P)(MD_PPC_TOP_BASE+0x1E0))
#define R_PPC_TPG_DATA57	((UINT32P)(MD_PPC_TOP_BASE+0x1E4))
#define R_PPC_TPG_DATA58	((UINT32P)(MD_PPC_TOP_BASE+0x1E8))
#define R_PPC_TPG_DATA59	((UINT32P)(MD_PPC_TOP_BASE+0x1EC))
#define R_PPC_TPG_DATA60	((UINT32P)(MD_PPC_TOP_BASE+0x1F0))
#define R_PPC_TPG_DATA61	((UINT32P)(MD_PPC_TOP_BASE+0x1F4))
#define R_PPC_TPG_DATA62	((UINT32P)(MD_PPC_TOP_BASE+0x1F8))
#define R_PPC_TPG_DATA63	((UINT32P)(MD_PPC_TOP_BASE+0x1FC))
#define R_PPC_SRAM_2P_THRESHOLD	((UINT32P)(MD_PPC_TOP_BASE+0x1000))
#define R_PPC_DATADECOMP_CTRL	((UINT32P)(MD_PPC_TOP_BASE+0x1004))
#define R_PPC_DATADECOMP_CTRL_CLK_NUM	((UINT32P)(MD_PPC_TOP_BASE+0x1008))
#define R_PPC_SYNC_PRE	((UINT32P)(MD_PPC_TOP_BASE+0x100C))
#define R_PPC_INT_STATUS_208M	((UINT32P)(MD_PPC_TOP_BASE+0x1010))
#define R_PPC_STATUS_208M	((UINT32P)(MD_PPC_TOP_BASE+0x1014))
#define R_PPC_DFE_INTERFACE_CNT	((UINT32P)(MD_PPC_TOP_BASE+0x1018))
#define R_PPC_DFE_CRC32_CH0	((UINT32P)(MD_PPC_TOP_BASE+0x101C))
#define R_PPC_DFE_CRC32_CH1	((UINT32P)(MD_PPC_TOP_BASE+0x1020))
#define R_PPC_DFE_CRC32_CH2	((UINT32P)(MD_PPC_TOP_BASE+0x1024))
#define R_PPC_DFE_CRC32_CH3	((UINT32P)(MD_PPC_TOP_BASE+0x1028))
#define R_PPC_MON_DATA0	((UINT32P)(MD_PPC_TOP_BASE+0x2000))
#define R_PPC_MON_DATA1	((UINT32P)(MD_PPC_TOP_BASE+0x2004))
#define R_PPC_MON_DATA2	((UINT32P)(MD_PPC_TOP_BASE+0x2008))
#define R_PPC_MON_DATA3	((UINT32P)(MD_PPC_TOP_BASE+0x200C))
#define R_PPC_MON_DATA4	((UINT32P)(MD_PPC_TOP_BASE+0x2010))
#define R_PPC_MON_DATA5	((UINT32P)(MD_PPC_TOP_BASE+0x2014))
#define R_PPC_MON_DATA6	((UINT32P)(MD_PPC_TOP_BASE+0x2018))
#define R_PPC_MON_DATA7	((UINT32P)(MD_PPC_TOP_BASE+0x201C))
#define R_PPC_MON_DATA8	((UINT32P)(MD_PPC_TOP_BASE+0x2020))
#define R_PPC_MON_DATA9	((UINT32P)(MD_PPC_TOP_BASE+0x2024))
#define R_PPC_MON_DATA10	((UINT32P)(MD_PPC_TOP_BASE+0x2028))
#define R_PPC_MON_DATA11	((UINT32P)(MD_PPC_TOP_BASE+0x202C))
#define R_PPC_MON_DATA12	((UINT32P)(MD_PPC_TOP_BASE+0x2030))
#define R_PPC_MON_DATA13	((UINT32P)(MD_PPC_TOP_BASE+0x2034))
#define R_PPC_MON_DATA14	((UINT32P)(MD_PPC_TOP_BASE+0x2038))
#define R_PPC_MON_DATA15	((UINT32P)(MD_PPC_TOP_BASE+0x203C))
#define R_PPC_MON_DATA16	((UINT32P)(MD_PPC_TOP_BASE+0x2040))
#define R_PPC_MON_DATA17	((UINT32P)(MD_PPC_TOP_BASE+0x2044))
#define R_PPC_MON_DATA18	((UINT32P)(MD_PPC_TOP_BASE+0x2048))
#define R_PPC_MON_DATA19	((UINT32P)(MD_PPC_TOP_BASE+0x204C))
#define R_PPC_MON_DATA20	((UINT32P)(MD_PPC_TOP_BASE+0x2050))
#define R_PPC_MON_DATA21	((UINT32P)(MD_PPC_TOP_BASE+0x2054))
#define R_PPC_MON_DATA22	((UINT32P)(MD_PPC_TOP_BASE+0x2058))
#define R_PPC_MON_DATA23	((UINT32P)(MD_PPC_TOP_BASE+0x205C))
#define R_PPC_MON_DATA24	((UINT32P)(MD_PPC_TOP_BASE+0x2060))
#define R_PPC_MON_DATA25	((UINT32P)(MD_PPC_TOP_BASE+0x2064))
#define R_PPC_MON_DATA26	((UINT32P)(MD_PPC_TOP_BASE+0x2068))
#define R_PPC_MON_DATA27	((UINT32P)(MD_PPC_TOP_BASE+0x206C))
#define R_PPC_MON_DATA28	((UINT32P)(MD_PPC_TOP_BASE+0x2070))
#define R_PPC_MON_DATA29	((UINT32P)(MD_PPC_TOP_BASE+0x2074))
#define R_PPC_MON_DATA30	((UINT32P)(MD_PPC_TOP_BASE+0x2078))
#define R_PPC_MON_DATA31	((UINT32P)(MD_PPC_TOP_BASE+0x207C))
#define R_PPC_MON_DATA32	((UINT32P)(MD_PPC_TOP_BASE+0x2080))
#define R_PPC_MON_DATA33	((UINT32P)(MD_PPC_TOP_BASE+0x2084))
#define R_PPC_MON_DATA34	((UINT32P)(MD_PPC_TOP_BASE+0x2088))
#define R_PPC_MON_DATA35	((UINT32P)(MD_PPC_TOP_BASE+0x208C))
#define R_PPC_MON_DATA36	((UINT32P)(MD_PPC_TOP_BASE+0x2090))
#define R_PPC_MON_DATA37	((UINT32P)(MD_PPC_TOP_BASE+0x2094))
#define R_PPC_MON_DATA38	((UINT32P)(MD_PPC_TOP_BASE+0x2098))
#define R_PPC_MON_DATA39	((UINT32P)(MD_PPC_TOP_BASE+0x209C))
#define R_PPC_MON_DATA40	((UINT32P)(MD_PPC_TOP_BASE+0x20A0))
#define R_PPC_MON_DATA41	((UINT32P)(MD_PPC_TOP_BASE+0x20A4))
#define R_PPC_MON_DATA42	((UINT32P)(MD_PPC_TOP_BASE+0x20A8))
#define R_PPC_MON_DATA43	((UINT32P)(MD_PPC_TOP_BASE+0x20AC))
#define R_PPC_MON_DATA44	((UINT32P)(MD_PPC_TOP_BASE+0x20B0))
#define R_PPC_MON_DATA45	((UINT32P)(MD_PPC_TOP_BASE+0x20B4))
#define R_PPC_MON_DATA46	((UINT32P)(MD_PPC_TOP_BASE+0x20B8))
#define R_PPC_MON_DATA47	((UINT32P)(MD_PPC_TOP_BASE+0x20BC))
#define R_PPC_MON_DATA48	((UINT32P)(MD_PPC_TOP_BASE+0x20C0))
#define R_PPC_MON_DATA49	((UINT32P)(MD_PPC_TOP_BASE+0x20C4))
#define R_PPC_MON_DATA50	((UINT32P)(MD_PPC_TOP_BASE+0x20C8))
#define R_PPC_MON_DATA51	((UINT32P)(MD_PPC_TOP_BASE+0x20CC))
#define R_PPC_MON_DATA52	((UINT32P)(MD_PPC_TOP_BASE+0x20D0))
#define R_PPC_MON_DATA53	((UINT32P)(MD_PPC_TOP_BASE+0x20D4))
#define R_PPC_MON_DATA54	((UINT32P)(MD_PPC_TOP_BASE+0x20D8))
#define R_PPC_MON_DATA55	((UINT32P)(MD_PPC_TOP_BASE+0x20DC))
#define R_PPC_MON_DATA56	((UINT32P)(MD_PPC_TOP_BASE+0x20E0))
#define R_PPC_MON_DATA57	((UINT32P)(MD_PPC_TOP_BASE+0x20E4))
#define R_PPC_MON_DATA58	((UINT32P)(MD_PPC_TOP_BASE+0x20E8))
#define R_PPC_MON_DATA59	((UINT32P)(MD_PPC_TOP_BASE+0x20EC))
#define R_PPC_MON_DATA60	((UINT32P)(MD_PPC_TOP_BASE+0x20F0))
#define R_PPC_MON_DATA61	((UINT32P)(MD_PPC_TOP_BASE+0x20F4))
#define R_PPC_MON_DATA62	((UINT32P)(MD_PPC_TOP_BASE+0x20F8))
#define R_PPC_MON_DATA63	((UINT32P)(MD_PPC_TOP_BASE+0x20FC))

// APB Module arm7_wdt
#define A7_WDT_BASE (0xf0400000)
#define CODA_VER	((UINT32P)(A7_WDT_BASE+0x2014_0527))
#define R_CODA_VERSION	((UINT32P)(A7_WDT_BASE+0x0))
#define R_WDTCR	((UINT32P)(A7_WDT_BASE+0x100))
#define R_WDTIR	((UINT32P)(A7_WDT_BASE+0x110))
#define R_WDTRR	((UINT32P)(A7_WDT_BASE+0x114))
#define R_WDTSR	((UINT32P)(A7_WDT_BASE+0x130))
#define R_DUMMY	((UINT32P)(A7_WDT_BASE+0x190))
#define CODA_VER_WDT	((UINT32P)(A7_WDT_BASE+0x2014_0916))
#define R_CODA_VERSION_WDT	((UINT32P)(A7_WDT_BASE+0x4000))
#define R_WDT_DUMMY	((UINT32P)(A7_WDT_BASE+0x4190))
#define R_SRCMR_SWDT	((UINT32P)(A7_WDT_BASE+0x4304))

// APB Module a7_mbist_config
#define A7_MBIST_CONFIG_BASE (0xf0410000)

// APB Module a7cirq
#define A7_CIRQ_BASE (0xf0420000)
#define R_A7CIRQ_ISAR_3100	((UINT32P)(A7_CIRQ_BASE+0x0000))
#define R_A7CIRQ_IMKR_3100	((UINT32P)(A7_CIRQ_BASE+0x0004))
#define R_A7CIRQ_IMCR_3100	((UINT32P)(A7_CIRQ_BASE+0x0008))
#define R_A7CIRQ_IMSR_3100	((UINT32P)(A7_CIRQ_BASE+0x000c))
#define R_A7CIRQ_ISTR_3100	((UINT32P)(A7_CIRQ_BASE+0x0010))
#define R_A7CIRQ_ISENR_3100	((UINT32P)(A7_CIRQ_BASE+0x0014))
#define R_A7CIRQ_FIQCONR	((UINT32P)(A7_CIRQ_BASE+0x0018))
#define R_A7CIRQ_IVCTR_3100	((UINT32P)(A7_CIRQ_BASE+0x001c))
#define R_A7CIRQ_INTID_CURR	((UINT32P)(A7_CIRQ_BASE+0x0020))
#define R_A7CIRQ_PRLV_CURR	((UINT32P)(A7_CIRQ_BASE+0x0024))
#define R_A7CIRQ_INTID_BEST	((UINT32P)(A7_CIRQ_BASE+0x0028))
#define R_A7CIRQ_PRLV_BEST	((UINT32P)(A7_CIRQ_BASE+0x002c))
#define R_A7CIRQ_INTID_SPUR	((UINT32P)(A7_CIRQ_BASE+0x0030))
#define R_A7CIRQ_CTRL_REG	((UINT32P)(A7_CIRQ_BASE+0x0034))
#define R_A7CIRQ_DBG_REG	((UINT32P)(A7_CIRQ_BASE+0x0038))
#define R_A7CIRQ_SW_PRIACK	((UINT32P)(A7_CIRQ_BASE+0x003c))
#define R_A7CIRQ_MIN_PRLV	((UINT32P)(A7_CIRQ_BASE+0x0040))
#define R_A7CIRQ_PRLV_00	((UINT32P)(A7_CIRQ_BASE+0x0044))
#define R_A7CIRQ_PRLV_01	((UINT32P)(A7_CIRQ_BASE+0x0048))
#define R_A7CIRQ_PRLV_02	((UINT32P)(A7_CIRQ_BASE+0x004c))
#define R_A7CIRQ_PRLV_03	((UINT32P)(A7_CIRQ_BASE+0x0050))
#define R_A7CIRQ_PRLV_04	((UINT32P)(A7_CIRQ_BASE+0x0054))
#define R_A7CIRQ_PRLV_05	((UINT32P)(A7_CIRQ_BASE+0x0058))
#define R_A7CIRQ_PRLV_06	((UINT32P)(A7_CIRQ_BASE+0x005c))
#define R_A7CIRQ_PRLV_07	((UINT32P)(A7_CIRQ_BASE+0x0060))
#define R_A7CIRQ_PRLV_08	((UINT32P)(A7_CIRQ_BASE+0x0064))
#define R_A7CIRQ_PRLV_09	((UINT32P)(A7_CIRQ_BASE+0x0068))
#define R_A7CIRQ_PRLV_10	((UINT32P)(A7_CIRQ_BASE+0x006c))
#define R_A7CIRQ_PRLV_11	((UINT32P)(A7_CIRQ_BASE+0x0070))
#define R_A7CIRQ_PRLV_12	((UINT32P)(A7_CIRQ_BASE+0x0074))
#define R_A7CIRQ_PRLV_13	((UINT32P)(A7_CIRQ_BASE+0x0078))
#define R_A7CIRQ_PRLV_14	((UINT32P)(A7_CIRQ_BASE+0x007c))
#define R_A7CIRQ_PRLV_15	((UINT32P)(A7_CIRQ_BASE+0x0080))
#define R_A7CIRQ_PRLV_16	((UINT32P)(A7_CIRQ_BASE+0x0084))
#define R_A7CIRQ_PRLV_17	((UINT32P)(A7_CIRQ_BASE+0x0088))
#define R_A7CIRQ_PRLV_18	((UINT32P)(A7_CIRQ_BASE+0x008c))
#define R_A7CIRQ_PRLV_19	((UINT32P)(A7_CIRQ_BASE+0x0090))
#define R_A7CIRQ_PRLV_20	((UINT32P)(A7_CIRQ_BASE+0x0094))
#define R_A7CIRQ_PRLV_21	((UINT32P)(A7_CIRQ_BASE+0x0098))
#define R_A7CIRQ_PRLV_22	((UINT32P)(A7_CIRQ_BASE+0x009c))
#define R_A7CIRQ_PRLV_23	((UINT32P)(A7_CIRQ_BASE+0x00a0))
#define R_A7CIRQ_PRLV_24	((UINT32P)(A7_CIRQ_BASE+0x00a4))
#define R_A7CIRQ_PRLV_25	((UINT32P)(A7_CIRQ_BASE+0x00a8))
#define R_A7CIRQ_PRLV_26	((UINT32P)(A7_CIRQ_BASE+0x00ac))
#define R_A7CIRQ_PRLV_27	((UINT32P)(A7_CIRQ_BASE+0x00b0))
#define R_A7CIRQ_PRLV_28	((UINT32P)(A7_CIRQ_BASE+0x00b4))
#define R_A7CIRQ_PRLV_29	((UINT32P)(A7_CIRQ_BASE+0x00b8))
#define R_A7CIRQ_PRLV_30	((UINT32P)(A7_CIRQ_BASE+0x00bc))
#define R_A7CIRQ_PRLV_31	((UINT32P)(A7_CIRQ_BASE+0x00c0))
#define R_A7CIRQ_DUMMY	((UINT32P)(A7_CIRQ_BASE+0x00c4))

// APB Module pf_bsictrl_apb1
#define PF_BSI_APB1_BASE (0x80200000)
#define R_PFBSI_APB1_CW_DEFAULT	((UINT32P)(PF_BSI_APB1_BASE+0x0))
#define R_PFBSI_APB1_BUF_EN_SHIFT	((UINT32P)(PF_BSI_APB1_BASE+0x4))
#define R_PFBSI_APB1_MISC	((UINT32P)(PF_BSI_APB1_BASE+0x8))
#define R_PFBSI_APB1_DUMMY	((UINT32P)(PF_BSI_APB1_BASE+0xC))
#define CODA_VER	((UINT32P)(PF_BSI_APB1_BASE+0x20130501))

// APB Module pf_bsictrlapb2crf
#define PF_BSI_APB2_BASE (0x80201000)
#define R_PFBSI_APB2_IMM_CTRL	((UINT32P)(PF_BSI_APB2_BASE+0x0))
#define R_PFBSI_APB2_IMM_WDATA	((UINT32P)(PF_BSI_APB2_BASE+0x4))
#define R_PFBSI_APB2_RDINT	((UINT32P)(PF_BSI_APB2_BASE+0x8))
#define R_PFBSI_APB2_IMM_RDATA_3100	((UINT32P)(PF_BSI_APB2_BASE+0xC))
#define R_PFBSI_APB2_IMM_RDATA_3532	((UINT32P)(PF_BSI_APB2_BASE+0x10))
#define R_PFBSI_APB2_SCH_CTRL	((UINT32P)(PF_BSI_APB2_BASE+0x14))
#define R_PFBSI_APB2_SCH_RDATA0_3100	((UINT32P)(PF_BSI_APB2_BASE+0x18))
#define R_PFBSI_APB2_SCH_RDATA0_3532	((UINT32P)(PF_BSI_APB2_BASE+0x1C))
#define R_PFBSI_APB2_SCH_RDATA1_3100	((UINT32P)(PF_BSI_APB2_BASE+0x20))
#define R_PFBSI_APB2_SCH_RDATA1_3532	((UINT32P)(PF_BSI_APB2_BASE+0x24))
#define R_PFBSI_APB2_TX_GLO_OS0	((UINT32P)(PF_BSI_APB2_BASE+0x28))
#define R_PFBSI_APB2_RX_GLO_OS0	((UINT32P)(PF_BSI_APB2_BASE+0x2C))
#define R_PFBSI_APB2_TX_GLO_OS1	((UINT32P)(PF_BSI_APB2_BASE+0x30))
#define R_PFBSI_APB2_RX_GLO_OS1	((UINT32P)(PF_BSI_APB2_BASE+0x34))
#define R_PFBSI_APB2_SCH_START_3100	((UINT32P)(PF_BSI_APB2_BASE+0x38))
#define R_PFBSI_APB2_SCH_START_6332	((UINT32P)(PF_BSI_APB2_BASE+0x3C))
#define R_PFBSI_APB2_SCH_STOP_3100	((UINT32P)(PF_BSI_APB2_BASE+0x40))
#define R_PFBSI_APB2_SCH_STOP_6332	((UINT32P)(PF_BSI_APB2_BASE+0x44))
#define R_PFBSI_APB2_SCH_STATUS_3100	((UINT32P)(PF_BSI_APB2_BASE+0x48))
#define R_PFBSI_APB2_SCH_STATUS_6332	((UINT32P)(PF_BSI_APB2_BASE+0x4C))
#define R_PFBSI_APB2_IND_ADDR	((UINT32P)(PF_BSI_APB2_BASE+0x50))
#define R_PFBSI_APB2_IND_DATA	((UINT32P)(PF_BSI_APB2_BASE+0x54))
#define R_PFBSI_APB2_IND_RD	((UINT32P)(PF_BSI_APB2_BASE+0x58))
#define R_PFBSI_APB2_CLSNINT_CTRL	((UINT32P)(PF_BSI_APB2_BASE+0x5C))
#define R_PFBSI_APB2_CLSNINT_SCH3100	((UINT32P)(PF_BSI_APB2_BASE+0x60))
#define R_PFBSI_APB2_CLSNINT_SCH6332	((UINT32P)(PF_BSI_APB2_BASE+0x64))
#define R_PFBSI_APB2_SRAM_DELSEL	((UINT32P)(PF_BSI_APB2_BASE+0x68))
#define R_PFBSI_APB2_MBIST_BACKGROUND	((UINT32P)(PF_BSI_APB2_BASE+0x6C))
#define R_PFBSI_APB2_POR_EN	((UINT32P)(PF_BSI_APB2_BASE+0x70))
#define R_PFBSI_APB2_IDC_CNT	((UINT32P)(PF_BSI_APB2_BASE+0x74))
#define R_PFBSI_APB2_IDC_CNT_CTRL	((UINT32P)(PF_BSI_APB2_BASE+0x78))
#define CODA_VER	((UINT32P)(PF_BSI_APB2_BASE+0x20120921))

// APB Module mml1_bsispi
#define RFIC1_BSISPI_BASE (0x80202000)
#define RFIC1_BSISPI_R_BSISPI_CODA_VERSION	((UINT32P)(RFIC1_BSISPI_BASE+0x0))
#define RFIC1_BSISPI_R_BSISPI_PORT_PARAM	((UINT32P)(RFIC1_BSISPI_BASE+0x10))
#define RFIC1_BSISPI_R_BSISPI_SW_MODE	((UINT32P)(RFIC1_BSISPI_BASE+0x14))
#define RFIC1_BSISPI_R_BSISPI_CLSNINT	((UINT32P)(RFIC1_BSISPI_BASE+0x18))
#define RFIC1_BSISPI_R_BSISPI_IC0_PARAM1	((UINT32P)(RFIC1_BSISPI_BASE+0x20))
#define RFIC1_BSISPI_R_BSISPI_IC0_PARAM2	((UINT32P)(RFIC1_BSISPI_BASE+0x24))
#define RFIC1_BSISPI_R_BSISPI_IC1_PARAM1	((UINT32P)(RFIC1_BSISPI_BASE+0x28))
#define RFIC1_BSISPI_R_BSISPI_IC1_PARAM2	((UINT32P)(RFIC1_BSISPI_BASE+0x2C))
#define RFIC1_BSISPI_R_BSISPI_LOG_WPTR	((UINT32P)(RFIC1_BSISPI_BASE+0x30))
#define RFIC1_BSISPI_R_BSISPI_SRAM_DELSEL	((UINT32P)(RFIC1_BSISPI_BASE+0x40))
#define RFIC1_BSISPI_CODA_VER	((UINT32P)(RFIC1_BSISPI_BASE+0x20120628))

// APB Module mml1_bsispi
#define RFIC2_BSISPI_BASE (0x80203000)
#define RFIC2_BSISPI_R_BSISPI_CODA_VERSION	((UINT32P)(RFIC2_BSISPI_BASE+0x0))
#define RFIC2_BSISPI_R_BSISPI_PORT_PARAM	((UINT32P)(RFIC2_BSISPI_BASE+0x10))
#define RFIC2_BSISPI_R_BSISPI_SW_MODE	((UINT32P)(RFIC2_BSISPI_BASE+0x14))
#define RFIC2_BSISPI_R_BSISPI_CLSNINT	((UINT32P)(RFIC2_BSISPI_BASE+0x18))
#define RFIC2_BSISPI_R_BSISPI_IC0_PARAM1	((UINT32P)(RFIC2_BSISPI_BASE+0x20))
#define RFIC2_BSISPI_R_BSISPI_IC0_PARAM2	((UINT32P)(RFIC2_BSISPI_BASE+0x24))
#define RFIC2_BSISPI_R_BSISPI_IC1_PARAM1	((UINT32P)(RFIC2_BSISPI_BASE+0x28))
#define RFIC2_BSISPI_R_BSISPI_IC1_PARAM2	((UINT32P)(RFIC2_BSISPI_BASE+0x2C))
#define RFIC2_BSISPI_R_BSISPI_LOG_WPTR	((UINT32P)(RFIC2_BSISPI_BASE+0x30))
#define RFIC2_BSISPI_R_BSISPI_SRAM_DELSEL	((UINT32P)(RFIC2_BSISPI_BASE+0x40))
#define RFIC2_BSISPI_CODA_VER	((UINT32P)(RFIC2_BSISPI_BASE+0x20120628))

// APB Module mml1_bsispi
#define MIPI0_BSISPI_BASE (0x80205000)
#define MIPI0_BSISPI_R_BSISPI_CODA_VERSION	((UINT32P)(MIPI0_BSISPI_BASE+0x0))
#define MIPI0_BSISPI_R_BSISPI_PORT_PARAM	((UINT32P)(MIPI0_BSISPI_BASE+0x10))
#define MIPI0_BSISPI_R_BSISPI_SW_MODE	((UINT32P)(MIPI0_BSISPI_BASE+0x14))
#define MIPI0_BSISPI_R_BSISPI_CLSNINT	((UINT32P)(MIPI0_BSISPI_BASE+0x18))
#define MIPI0_BSISPI_R_BSISPI_IC0_PARAM1	((UINT32P)(MIPI0_BSISPI_BASE+0x20))
#define MIPI0_BSISPI_R_BSISPI_IC0_PARAM2	((UINT32P)(MIPI0_BSISPI_BASE+0x24))
#define MIPI0_BSISPI_R_BSISPI_IC1_PARAM1	((UINT32P)(MIPI0_BSISPI_BASE+0x28))
#define MIPI0_BSISPI_R_BSISPI_IC1_PARAM2	((UINT32P)(MIPI0_BSISPI_BASE+0x2C))
#define MIPI0_BSISPI_R_BSISPI_LOG_WPTR	((UINT32P)(MIPI0_BSISPI_BASE+0x30))
#define MIPI0_BSISPI_R_BSISPI_SRAM_DELSEL	((UINT32P)(MIPI0_BSISPI_BASE+0x40))
#define MIPI0_BSISPI_CODA_VER	((UINT32P)(MIPI0_BSISPI_BASE+0x20120628))

// APB Module mml1_bsispi
#define MIPI1_BSISPI_BASE (0x80206000)
#define MIPI1_BSISPI_R_BSISPI_CODA_VERSION	((UINT32P)(MIPI1_BSISPI_BASE+0x0))
#define MIPI1_BSISPI_R_BSISPI_PORT_PARAM	((UINT32P)(MIPI1_BSISPI_BASE+0x10))
#define MIPI1_BSISPI_R_BSISPI_SW_MODE	((UINT32P)(MIPI1_BSISPI_BASE+0x14))
#define MIPI1_BSISPI_R_BSISPI_CLSNINT	((UINT32P)(MIPI1_BSISPI_BASE+0x18))
#define MIPI1_BSISPI_R_BSISPI_IC0_PARAM1	((UINT32P)(MIPI1_BSISPI_BASE+0x20))
#define MIPI1_BSISPI_R_BSISPI_IC0_PARAM2	((UINT32P)(MIPI1_BSISPI_BASE+0x24))
#define MIPI1_BSISPI_R_BSISPI_IC1_PARAM1	((UINT32P)(MIPI1_BSISPI_BASE+0x28))
#define MIPI1_BSISPI_R_BSISPI_IC1_PARAM2	((UINT32P)(MIPI1_BSISPI_BASE+0x2C))
#define MIPI1_BSISPI_R_BSISPI_LOG_WPTR	((UINT32P)(MIPI1_BSISPI_BASE+0x30))
#define MIPI1_BSISPI_R_BSISPI_SRAM_DELSEL	((UINT32P)(MIPI1_BSISPI_BASE+0x40))
#define MIPI1_BSISPI_CODA_VER	((UINT32P)(MIPI1_BSISPI_BASE+0x20120628))

// APB Module idc_suart
#define IDC_SUART_BASE (0x80207000)
#define R_IDCSUART_RBR_THR_DLL_ADDR	((UINT32P)(IDC_SUART_BASE+0x00))
#define R_IDCSUART_IER_DLM_ADDR	((UINT32P)(IDC_SUART_BASE+0x04))
#define R_IDCSUART_IIR_FCR_EFR_ADDR	((UINT32P)(IDC_SUART_BASE+0x08))
#define R_IDCSUART_LCR_ADDR	((UINT32P)(IDC_SUART_BASE+0x0C))
#define R_IDCSUART_MCR_XON1_ADDR	((UINT32P)(IDC_SUART_BASE+0x10))
#define R_IDCSUART_LSR_XON2_ADDR	((UINT32P)(IDC_SUART_BASE+0x14))
#define R_IDCSUART_MSR_XOFF1_ADDR	((UINT32P)(IDC_SUART_BASE+0x18))
#define R_IDCSUART_SCR_XOFF2_ADDR	((UINT32P)(IDC_SUART_BASE+0x1C))
#define R_IDCSUART_AUTOBAUD_EN_ADDR	((UINT32P)(IDC_SUART_BASE+0x20))
#define R_IDCSUART_RATE_STEP_ADDR	((UINT32P)(IDC_SUART_BASE+0x24))
#define R_IDCSUART_STEP_COUNT_ADDR	((UINT32P)(IDC_SUART_BASE+0x28))
#define R_IDCSUART_SAMPLE_COUNT_ADDR	((UINT32P)(IDC_SUART_BASE+0x2C))
#define R_IDCSUART_AUTOBAUD_DATA_ADDR	((UINT32P)(IDC_SUART_BASE+0x30))
#define R_IDCSUART_RATE_FIX_ADDR	((UINT32P)(IDC_SUART_BASE+0x34))
#define R_IDCSUART_AUTOBAUD_RATE_ADDR	((UINT32P)(IDC_SUART_BASE+0x38))
#define R_IDCSUART_GUARD_ADDR	((UINT32P)(IDC_SUART_BASE+0x3C))
#define R_IDCSUART_ESC_CHAR_ADDR	((UINT32P)(IDC_SUART_BASE+0x40))
#define R_IDCSUART_ESC_EN_ADDR	((UINT32P)(IDC_SUART_BASE+0x44))
#define R_IDCSUART_SLEEP_EN_ADDR	((UINT32P)(IDC_SUART_BASE+0x48))
#define R_IDCSUART_RXDMA_EN_ADDR	((UINT32P)(IDC_SUART_BASE+0x4C))
#define R_IDCSUART_RXTRIG_ADDR	((UINT32P)(IDC_SUART_BASE+0x50))
#define R_IDCSUART_RXTIMEOUT_ADDR	((UINT32P)(IDC_SUART_BASE+0x54))
#define R_IDCSUART_RXDMA_CTRL_ADDR	((UINT32P)(IDC_SUART_BASE+0x58))
#define R_IDCSUART_DUMMY	((UINT32P)(IDC_SUART_BASE+0x5c))
#define R_IDCSUART_START_PRI	((UINT32P)(IDC_SUART_BASE+0x60))
#define R_IDCSUART_START_PRI_BITEN	((UINT32P)(IDC_SUART_BASE+0x64))
#define R_IDCSUART_START_PAT	((UINT32P)(IDC_SUART_BASE+0x68))
#define R_IDCSUART_START_PAT_BITEN	((UINT32P)(IDC_SUART_BASE+0x6c))
#define R_IDCSUART_FINISH_PRI	((UINT32P)(IDC_SUART_BASE+0x70))
#define R_IDCSUART_FINISH_PRI_BITEN	((UINT32P)(IDC_SUART_BASE+0x74))
#define R_IDCSUART_FINISH_PAT	((UINT32P)(IDC_SUART_BASE+0x78))
#define R_IDCSUART_FINISH_PAT_BITEN	((UINT32P)(IDC_SUART_BASE+0x7c))

// APB Module mml1_peri_misc
#define MDM_PSYS_MISC_BASE (0x8020D000)
#define MDM_PSYS_DEBUG_MON	((UINT32P)(MDM_PSYS_MISC_BASE+0x0))
#define MDM_PSYS_SRAM_SLEEP_CTRL	((UINT32P)(MDM_PSYS_MISC_BASE+0x10))
#define MDM_PSYS_BPIOUT_OR_CTRL	((UINT32P)(MDM_PSYS_MISC_BASE+0x100))
#define MDM_PSYS_BPIOUT_AND_CTRL	((UINT32P)(MDM_PSYS_MISC_BASE+0x104))
#define MDM_PSYS_HCLK_CKEN	((UINT32P)(MDM_PSYS_MISC_BASE+0x200))
#define MDM_PSYS_BSISPI_CKEN	((UINT32P)(MDM_PSYS_MISC_BASE+0x204))
#define MDM_PSYS_AUXADC_PDN	((UINT32P)(MDM_PSYS_MISC_BASE+0x208))
#define MDM_PSYS_DUMMY	((UINT32P)(MDM_PSYS_MISC_BASE+0x800))

// APB Module mml1_peri_mbist
#define MDM_PSYS_MBISTCON_BASE (0x8020E000)
#define MDM_PSYS_MBIST_START_ADDR	((UINT32P)(MDM_PSYS_MBISTCON_BASE+0x0))
#define MDM_PSYS_MBIST_HOLD_ADDR	((UINT32P)(MDM_PSYS_MBISTCON_BASE+0x4))
#define MDM_PSYS_MBIST_BACKGROUND_ADDR	((UINT32P)(MDM_PSYS_MBISTCON_BASE+0x8))
#define MDM_PSYS_MBIST_BSEL_ADDR	((UINT32P)(MDM_PSYS_MBISTCON_BASE+0xC))
#define MDM_PSYS_MBIST_DONE_SEL_ADDR	((UINT32P)(MDM_PSYS_MBISTCON_BASE+0x10))
#define MDM_PSYS_MBIST_FAIL_SEL_ADDR	((UINT32P)(MDM_PSYS_MBISTCON_BASE+0x14))
#define MDM_PSYS_MBIST_DONE_MASK_ADDR	((UINT32P)(MDM_PSYS_MBISTCON_BASE+0x18))
#define MDM_PSYS_MBIST_FAIL_MASK_ADDR	((UINT32P)(MDM_PSYS_MBISTCON_BASE+0x1C))
#define MDM_PSYS_MBIST_DONE_ADDR	((UINT32P)(MDM_PSYS_MBISTCON_BASE+0x20))
#define MDM_PSYS_MBIST_FAIL_ADDR	((UINT32P)(MDM_PSYS_MBISTCON_BASE+0x24))
#define MDM_PSYS_MBIST_RESETB_ADDR	((UINT32P)(MDM_PSYS_MBISTCON_BASE+0x28))
#define MDM_PSYS_MBIST_DIAG_DEBUG_ADDR	((UINT32P)(MDM_PSYS_MBISTCON_BASE+0x2C))
#define MDM_PSYS_MBIST_DIAG_SCANOUT_SEL_ADDR	((UINT32P)(MDM_PSYS_MBISTCON_BASE+0x30))
#define MDM_PSYS_MBIST_DIAG_SCANOUT_ADDR	((UINT32P)(MDM_PSYS_MBISTCON_BASE+0x34))
#define MDM_PSYS_MBIST_SPARE_REG_ADDR	((UINT32P)(MDM_PSYS_MBISTCON_BASE+0x38))
#define MDM_PSYS_MBIST_MODE_CG_CON_ADDR	((UINT32P)(MDM_PSYS_MBISTCON_BASE+0x3C))

// APB Module mixed
#define MD1_ABB_MIXEDSYS_BASE (0x8020C000)

// APB Module mixed
#define MD2_ABB_MIXEDSYS_BASE (0x8020C000)

// APB Module idma
#define IDMA_BASE (0x82000000)

// APB Module ahb2dspio
#define AHB2DSPIO_BASE (0x82800000)

// APB Module md2gsys_confg
#define MD2G_CONFG_BASE (0x82C00000)
#define MD2GSYS_CG_CON0	((UINT32P)(MD2G_CONFG_BASE+0x0000))
#define MD2GSYS_CG_SET0	((UINT32P)(MD2G_CONFG_BASE+0x0010))
#define MD2GSYS_CG_CLR0	((UINT32P)(MD2G_CONFG_BASE+0x0020))
#define MD2GSYS_CG_CON2	((UINT32P)(MD2G_CONFG_BASE+0x0008))
#define MD2GSYS_CG_SET2	((UINT32P)(MD2G_CONFG_BASE+0x0018))
#define MD2GSYS_CG_CLR2	((UINT32P)(MD2G_CONFG_BASE+0x0028))
#define MD2GSYS_CG_CON4	((UINT32P)(MD2G_CONFG_BASE+0x0030))
#define MD2GSYS_CG_SET4	((UINT32P)(MD2G_CONFG_BASE+0x0034))
#define MD2GSYS_CG_CLR4	((UINT32P)(MD2G_CONFG_BASE+0x0038))
#define MD2GSYS_CG_MASK0	((UINT32P)(MD2G_CONFG_BASE+0x0080))
#define MD2GSYS_CG_MASK2	((UINT32P)(MD2G_CONFG_BASE+0x0088))
#define DSPCLK_CON	((UINT32P)(MD2G_CONFG_BASE+0x0040))
#define SLOWDN_CON	((UINT32P)(MD2G_CONFG_BASE+0x0044))
#define SLOWDN_CNT0	((UINT32P)(MD2G_CONFG_BASE+0x0048))
#define SLOWDN_CNT1	((UINT32P)(MD2G_CONFG_BASE+0x004c))
#define HW_DCM_CON0	((UINT32P)(MD2G_CONFG_BASE+0x0050))
#define HW_DCM_CON1	((UINT32P)(MD2G_CONFG_BASE+0x0054))
#define HWCG_BYPASS	((UINT32P)(MD2G_CONFG_BASE+0x0058))
#define HWCG_CON	((UINT32P)(MD2G_CONFG_BASE+0x005c))
#define MD2GSYS_CG_SWTO26M	((UINT32P)(MD2G_CONFG_BASE+0x0060))
#define MD2GSYS_DELSEL0	((UINT32P)(MD2G_CONFG_BASE+0x0100))
#define MD2GSYS_DELSEL1	((UINT32P)(MD2G_CONFG_BASE+0x0104))
#define MD2GSYS_DELSEL2	((UINT32P)(MD2G_CONFG_BASE+0x0108))
#define MD2GSYS_DELSEL3	((UINT32P)(MD2G_CONFG_BASE+0x010c))
#define MD2GSYS_DELSEL4	((UINT32P)(MD2G_CONFG_BASE+0x0110))
#define MD2GSYS_AXI_STA0	((UINT32P)(MD2G_CONFG_BASE+0x0200))
#define MD2GSYS_AXI_CON0	((UINT32P)(MD2G_CONFG_BASE+0x0204))
#define MD2GSYS_AHB_STA0	((UINT32P)(MD2G_CONFG_BASE+0x0210))
#define MD2GSYS_AHB_CON0	((UINT32P)(MD2G_CONFG_BASE+0x0214))
#define MD2GSYS_APB_STA0	((UINT32P)(MD2G_CONFG_BASE+0x0220))
#define MD2GSYS_APB_CON0	((UINT32P)(MD2G_CONFG_BASE+0x0224))
#define MD2GSYS_DBG_CON0	((UINT32P)(MD2G_CONFG_BASE+0x0300))
#define MD2GSYS_IRDMA_DBG	((UINT32P)(MD2G_CONFG_BASE+0x0304))
#define MD2GSYS_SPARE0	((UINT32P)(MD2G_CONFG_BASE+0x0308))

// APB Module apc
#define APC_BASE (0x82C30000)
#define APC_PFA0	((UINT32P)(APC_BASE+0x00))
#define APC_PFA1	((UINT32P)(APC_BASE+0x04))
#define APC_PFA2	((UINT32P)(APC_BASE+0x08))
#define APC_PFA3	((UINT32P)(APC_BASE+0x0C))
#define APC_SCAL0L	((UINT16P)(APC_BASE+0x10))
#define APC_SCAL0R	((UINT16P)(APC_BASE+0x14))
#define APC_OFFSET0	((UINT16P)(APC_BASE+0x18))
#define APC_PFB0	((UINT32P)(APC_BASE+0x20))
#define APC_PFB1	((UINT32P)(APC_BASE+0x24))
#define APC_PFB2	((UINT32P)(APC_BASE+0x28))
#define APC_PFB3	((UINT32P)(APC_BASE+0x2C))
#define APC_SCAL1L	((UINT16P)(APC_BASE+0x30))
#define APC_SCAL1R	((UINT16P)(APC_BASE+0x34))
#define APC_OFFSET1	((UINT16P)(APC_BASE+0x38))
#define APC_PFC0	((UINT32P)(APC_BASE+0x40))
#define APC_PFC1	((UINT32P)(APC_BASE+0x44))
#define APC_PFC2	((UINT32P)(APC_BASE+0x48))
#define APC_PFC3	((UINT32P)(APC_BASE+0x4C))
#define APC_SCAL2L	((UINT16P)(APC_BASE+0x50))
#define APC_SCAL2R	((UINT16P)(APC_BASE+0x54))
#define APC_OFFSET2	((UINT16P)(APC_BASE+0x58))
#define APC_PFD0	((UINT32P)(APC_BASE+0x60))
#define APC_PFD1	((UINT32P)(APC_BASE+0x64))
#define APC_PFD2	((UINT32P)(APC_BASE+0x68))
#define APC_PFD3	((UINT32P)(APC_BASE+0x6C))
#define APC_SCAL3L	((UINT16P)(APC_BASE+0x70))
#define APC_SCAL3R	((UINT16P)(APC_BASE+0x74))
#define APC_OFFSET3	((UINT16P)(APC_BASE+0x78))
#define APC_PFE0	((UINT32P)(APC_BASE+0x80))
#define APC_PFE1	((UINT32P)(APC_BASE+0x84))
#define APC_PFE2	((UINT32P)(APC_BASE+0x88))
#define APC_PFE3	((UINT32P)(APC_BASE+0x8C))
#define APC_SCAL4L	((UINT16P)(APC_BASE+0x90))
#define APC_SCAL4R	((UINT16P)(APC_BASE+0x94))
#define APC_OFFSET4	((UINT16P)(APC_BASE+0x98))
#define APC_PFF0	((UINT32P)(APC_BASE+0xA0))
#define APC_PFF1	((UINT32P)(APC_BASE+0xA4))
#define APC_PFF2	((UINT32P)(APC_BASE+0xA8))
#define APC_PFF3	((UINT32P)(APC_BASE+0xAC))
#define APC_SCAL5L	((UINT16P)(APC_BASE+0xB0))
#define APC_SCAL5R	((UINT16P)(APC_BASE+0xB4))
#define APC_OFFSET5	((UINT16P)(APC_BASE+0xB8))
#define APC_PFG0	((UINT32P)(APC_BASE+0xC0))
#define APC_PFG1	((UINT32P)(APC_BASE+0xC4))
#define APC_PFG2	((UINT32P)(APC_BASE+0xC8))
#define APC_PFG3	((UINT32P)(APC_BASE+0xCC))
#define APC_SCAL6L	((UINT16P)(APC_BASE+0xD0))
#define APC_SCAL6R	((UINT16P)(APC_BASE+0xD4))
#define APC_OFFSET6	((UINT16P)(APC_BASE+0xD8))
#define APC_PFH0	((UINT32P)(APC_BASE+0xE0))
#define APC_PFH1	((UINT32P)(APC_BASE+0xE4))
#define APC_PFH2	((UINT32P)(APC_BASE+0xE8))
#define APC_PFH3	((UINT32P)(APC_BASE+0xEC))
#define APC_SCAL7L	((UINT16P)(APC_BASE+0xF0))
#define APC_SCAL7R	((UINT16P)(APC_BASE+0xF4))
#define APC_OFFSET7	((UINT16P)(APC_BASE+0xF8))
#define APC_CON	((UINT32P)(APC_BASE+0x100))

// APB Module csd_acc
#define CSD_ACC_BASE (0x82C70000)
#define CSD_RA0_CON	((UINT32P)(CSD_ACC_BASE+0x0000))
#define CSD_RA0_STA	((UINT32P)(CSD_ACC_BASE+0x0004))
#define CSD_RA0_DI	((UINT32P)(CSD_ACC_BASE+0x0008))
#define CSD_RA0_DO	((UINT32P)(CSD_ACC_BASE+0x000c))
#define CSD_RA1_6K_12K_ULDI0	((UINT32P)(CSD_ACC_BASE+0x0100))
#define CSD_RA1_6K_12K_ULDI1	((UINT32P)(CSD_ACC_BASE+0x0104))
#define CSD_RA1_6K_12K_ULSTUS	((UINT32P)(CSD_ACC_BASE+0x0108))
#define CSD_RA1_6K_12K_ULDO0	((UINT32P)(CSD_ACC_BASE+0x010c))
#define CSD_RA1_6K_12K_ULDO1	((UINT32P)(CSD_ACC_BASE+0x0110))
#define CSD_RA1_6K_12K_DLDI0	((UINT32P)(CSD_ACC_BASE+0x0200))
#define CSD_RA1_6K_12K_DLDI1	((UINT32P)(CSD_ACC_BASE+0x0204))
#define CSD_RA1_6K_12K_DLDO0	((UINT32P)(CSD_ACC_BASE+0x0208))
#define CSD_RA1_6K_12K_DLDO1	((UINT32P)(CSD_ACC_BASE+0x020c))
#define CSD_RA1_6K_12K_DLSTUS	((UINT32P)(CSD_ACC_BASE+0x0210))
#define CSD_RA1_3P6K_ULDI0	((UINT32P)(CSD_ACC_BASE+0x0300))
#define CSD_RA1_3P6K_ULSTUS	((UINT32P)(CSD_ACC_BASE+0x0304))
#define CSD_RA1_3P6K_ULDO0	((UINT32P)(CSD_ACC_BASE+0x0308))
#define CSD_RA1_3P6K_ULDO1	((UINT32P)(CSD_ACC_BASE+0x030c))
#define CSD_RA1_3P6K_DLDI0	((UINT32P)(CSD_ACC_BASE+0x0400))
#define CSD_RA1_3P6K_DLDI1	((UINT32P)(CSD_ACC_BASE+0x0404))
#define CSD_RA1_3P6K_DLDO0	((UINT32P)(CSD_ACC_BASE+0x0408))
#define CSD_RA1_3P6K_DLSTUS	((UINT32P)(CSD_ACC_BASE+0x040c))
#define CSD_FAX_BR1_DI	((UINT32P)(CSD_ACC_BASE+0x0500))
#define CSD_FAX_BR1_DO	((UINT32P)(CSD_ACC_BASE+0x0504))
#define CSD_FAX_BR2_DI	((UINT32P)(CSD_ACC_BASE+0x0510))
#define CSD_FAX_BR2_DO	((UINT32P)(CSD_ACC_BASE+0x0514))

// APB Module share
#define SHARE_D1_BASE (0x82CA0000)
#define SHARE_D1_SHARE_DSP2CTL	((UINT16P)(SHARE_D1_BASE+0x00))
#define SHARE_D1_SHARE_M2D2I1	((UINT16P)(SHARE_D1_BASE+0x04))
#define SHARE_D1_SHARE_M2D2I2	((UINT16P)(SHARE_D1_BASE+0x08))
#define SHARE_D1_SHARE_D22MCTL	((UINT16P)(SHARE_D1_BASE+0x0c))
#define SHARE_D1_SHARE_D22MSTA	((UINT16P)(SHARE_D1_BASE+0x10))
#define SHARE_D1_SHARE_D22MTID	((UINT16P)(SHARE_D1_BASE+0x14))
#define SHARE_D1_SHARE_2TDMAEN	((UINT16P)(SHARE_D1_BASE+0x18))
#define SHARE_D1_SHARE_2TDMAT1	((UINT16P)(SHARE_D1_BASE+0x1c))
#define SHARE_D1_SHARE_2TDMAT2	((UINT16P)(SHARE_D1_BASE+0x20))
#define SHARE_D1_SHARE_2TDMAT3	((UINT16P)(SHARE_D1_BASE+0x24))
#define SHARE_D1_SHARE_DSP2DBG	((UINT16P)(SHARE_D1_BASE+0x28))
#define SHARE_D1_SHARE_DSP2PWDN	((UINT16P)(SHARE_D1_BASE+0x48))
#define SHARE_D1_SHARE_DSP2CKR	((UINT16P)(SHARE_D1_BASE+0x4c))
#define SHARE_D1_SHARE_D22MDAT2	((UINT16P)(SHARE_D1_BASE+0x58))
#define SHARE_D1_SHARE_D22MDAT3	((UINT16P)(SHARE_D1_BASE+0x5c))
#define SHARE_D1_SHARE_D22MDAT4	((UINT16P)(SHARE_D1_BASE+0x60))
#define SHARE_D1_SHARE_D22MDAT5	((UINT16P)(SHARE_D1_BASE+0x64))
#define SHARE_D1_SHARE_D22MDAT6	((UINT16P)(SHARE_D1_BASE+0x68))
#define SHARE_D1_SHARE_D22MDAT7	((UINT16P)(SHARE_D1_BASE+0x6c))
#define SHARE_D1_SHARE_DSP2OPT	((UINT16P)(SHARE_D1_BASE+0x74))
#define SHARE_D1_SHARE_D2M_WAKEUP_CTL	((UINT16P)(SHARE_D1_BASE+0x78))
#define SHARE_D1_SHARE_D2M_WAKEUP_STA	((UINT16P)(SHARE_D1_BASE+0x7C))
#define SHARE_D1_SHREG_DSP2CTL	((UINT32P)(SHARE_D1_BASE+0x0))
#define SHARE_D1_SHREG_M2D2I1	((UINT32P)(SHARE_D1_BASE+0x4))
#define SHARE_D1_SHREG_M2D2I2	((UINT32P)(SHARE_D1_BASE+0x8))
#define SHARE_D1_SHREG_D22MTID	((UINT32P)(SHARE_D1_BASE+0x14))
#define SHARE_D1_SHREG_2TDMAEN	((UINT32P)(SHARE_D1_BASE+0x18))
#define SHARE_D1_SHREG_2TDMAT1	((UINT32P)(SHARE_D1_BASE+0x1C))
#define SHARE_D1_SHREG_2TDMAT2	((UINT32P)(SHARE_D1_BASE+0x20))
#define SHARE_D1_SHREG_2TDMAT3	((UINT32P)(SHARE_D1_BASE+0x24))
#define SHARE_D1_SHREG_2PWDNSRC	((UINT32P)(SHARE_D1_BASE+0x2C))
#define SHARE_D1_SHREG_2PWDNCON	((UINT32P)(SHARE_D1_BASE+0x30))
#define SHARE_D1_SHREG_D2PC	((UINT32P)(SHARE_D1_BASE+0x34))
#define SHARE_D1_SHREG_D2CNTR	((UINT32P)(SHARE_D1_BASE+0x38))
#define SHARE_D1_SHREG_DSP2OPT2	((UINT32P)(SHARE_D1_BASE+0x3C))
#define SHARE_D1_SHREG_D2M_TASK2	((UINT32P)(SHARE_D1_BASE+0x48))
#define SHARE_D1_SHREG_D2M_TASK3	((UINT32P)(SHARE_D1_BASE+0x4C))
#define SHARE_D1_SHREG_D2M_TASK4	((UINT32P)(SHARE_D1_BASE+0x50))
#define SHARE_D1_SHREG_D2M_TASK5	((UINT32P)(SHARE_D1_BASE+0x54))
#define SHARE_D1_SHREG_D2M_TASK6	((UINT32P)(SHARE_D1_BASE+0x58))
#define SHARE_D1_SHREG_D2M_TASK7	((UINT32P)(SHARE_D1_BASE+0x5C))
#define SHARE_D1_SHREG_D2M_WAKEUP_TRIG	((UINT32P)(SHARE_D1_BASE+0x60))

// APB Module irdma
#define IRDMA_BASE (0x82CB0000)
#define IRDMA_IR_CMD	((UINT32P)(IRDMA_BASE+0x0))
#define IRDMA_IR_TASK	((UINT32P)(IRDMA_BASE+0x4))
#define IRDMA_EM_ADDRU	((UINT32P)(IRDMA_BASE+0x8))
#define IRDMA_EM_ADDRL	((UINT32P)(IRDMA_BASE+0xC))
#define IRDMA_PMDM_ADDR	((UINT32P)(IRDMA_BASE+0x10))
#define IRDMA_HI_PER_OPT	((UINT32P)(IRDMA_BASE+0x14))
#define IRDMA_QUE_STA	((UINT32P)(IRDMA_BASE+0x18))
#define IRDMA_CMD_ID0_STA	((UINT32P)(IRDMA_BASE+0x1C))
#define IRDMA_CMD_ID1_STA	((UINT32P)(IRDMA_BASE+0x20))
#define IRDMA_CMD_ID2_STA	((UINT32P)(IRDMA_BASE+0x24))
#define IRDMA_CMD_ID3_STA	((UINT32P)(IRDMA_BASE+0x28))
#define IRDMA_CMD_ID4_STA	((UINT32P)(IRDMA_BASE+0x2C))
#define IRDMA_MPU_CON0_R0	((UINT32P)(IRDMA_BASE+0x34))
#define IRDMA_MPU_CON1_R0	((UINT32P)(IRDMA_BASE+0x38))
#define IRDMA_MPU_CON0_R1	((UINT32P)(IRDMA_BASE+0x3C))
#define IRDMA_MPU_CON1_R1	((UINT32P)(IRDMA_BASE+0x40))
#define IRDMA_MPU_CON0_R2	((UINT32P)(IRDMA_BASE+0x44))
#define IRDMA_MPU_CON1_R2	((UINT32P)(IRDMA_BASE+0x48))
#define IRDMA_MPU_CON0_R3	((UINT32P)(IRDMA_BASE+0x4C))
#define IRDMA_MPU_CON1_R3	((UINT32P)(IRDMA_BASE+0x50))
#define IRDMA_MPU_EML	((UINT32P)(IRDMA_BASE+0x64))
#define IRDMA_MPU_EMU	((UINT32P)(IRDMA_BASE+0x68))
#define IRDMA_MPU_INT	((UINT32P)(IRDMA_BASE+0x6C))
#define IRDMA_MPU_TASK	((UINT32P)(IRDMA_BASE+0x70))
#define IRDMA_INT_CON	((UINT32P)(IRDMA_BASE+0x74))
#define IRDMA_INT_STATUS	((UINT32P)(IRDMA_BASE+0x78))
#define IRDMA_STA	((UINT16P)(IRDMA_BASE+0x00))
#define IRDMA_DBG_OPT	((UINT16P)(IRDMA_BASE+0x04))
#define IRDMA_DBG1	((UINT16P)(IRDMA_BASE+0x08))
#define IRDMA_DBG2	((UINT16P)(IRDMA_BASE+0x0c))

// APB Module patch
#define PATCH_BASE (0x82CC0000)
#define PATCH_P0	((UINT16P)(PATCH_BASE+0x000))
#define PATCH_A0	((UINT16P)(PATCH_BASE+0x004))
#define PATCH_I0L	((UINT16P)(PATCH_BASE+0x008))
#define PATCH_I0H	((UINT16P)(PATCH_BASE+0x00c))
#define PATCH_P1	((UINT16P)(PATCH_BASE+0x010))
#define PATCH_A1	((UINT16P)(PATCH_BASE+0x014))
#define PATCH_I1L	((UINT16P)(PATCH_BASE+0x018))
#define PATCH_I1H	((UINT16P)(PATCH_BASE+0x01c))
#define PATCH_EN1L	((UINT16P)(PATCH_BASE+0x100))
#define PATCH_EN1H	((UINT16P)(PATCH_BASE+0x104))
#define TRAP_CFG	((UINT16P)(PATCH_BASE+0x150))
#define TRAP_STA	((UINT16P)(PATCH_BASE+0x154))
#define TRAP_DA0	((UINT16P)(PATCH_BASE+0x158))
#define TRAP_DD0	((UINT16P)(PATCH_BASE+0x15c))
#define TRAP_DC0	((UINT16P)(PATCH_BASE+0x160))
#define TRAP_DA1	((UINT16P)(PATCH_BASE+0x164))
#define TRAP_DD1	((UINT16P)(PATCH_BASE+0x168))
#define TRAP_DC1	((UINT16P)(PATCH_BASE+0x16c))
#define TRAP_DA2	((UINT16P)(PATCH_BASE+0x170))
#define TRAP_DD2	((UINT16P)(PATCH_BASE+0x174))
#define TRAP_DC2	((UINT16P)(PATCH_BASE+0x178))
#define PATCH_EN2	((UINT32P)(PATCH_BASE+0x0))
#define PATCH_EN3	((UINT32P)(PATCH_BASE+0x4))
#define PATCH2	((UINT32P)(PATCH_BASE+0x8))
#define PATCH3	((UINT32P)(PATCH_BASE+0xC))
#define PATCH4	((UINT32P)(PATCH_BASE+0x10))
#define PATCH5	((UINT32P)(PATCH_BASE+0x14))
#define PATCH6	((UINT32P)(PATCH_BASE+0x18))
#define PATCH7	((UINT32P)(PATCH_BASE+0x1C))
#define PATCH8	((UINT32P)(PATCH_BASE+0x20))
#define PATCH9	((UINT32P)(PATCH_BASE+0x24))
#define PATCH10	((UINT32P)(PATCH_BASE+0x28))
#define PATCH11	((UINT32P)(PATCH_BASE+0x2C))
#define PATCH12	((UINT32P)(PATCH_BASE+0x30))
#define PATCH13	((UINT32P)(PATCH_BASE+0x34))
#define PATCH14	((UINT32P)(PATCH_BASE+0x38))
#define PATCH15	((UINT32P)(PATCH_BASE+0x3C))

// APB Module mdafe
#define MDAFE_BASE (0x82CD0000)
#define MDAFE_MCU_CON0	((UINT32P)(MDAFE_BASE+0x0080))
#define MDAFE_MCU_CON1	((UINT32P)(MDAFE_BASE+0x0084))
#define MDAFE_IRQ_CON1	((UINT32P)(MDAFE_BASE+0x0034))
#define MDAFE_PCM_CON0	((UINT32P)(MDAFE_BASE+0x0014))
#define MDAFE_CONN0	((UINT32P)(MDAFE_BASE+0x00A0))
#define MDAFE_VMCU_CON0	((UINT32P)(MDAFE_BASE+0x0000))
#define MDAFE_VMCU_CON1	((UINT32P)(MDAFE_BASE+0x000C))
#define MDAFE_AMCU_CON0	((UINT32P)(MDAFE_BASE+0x0020))
#define MDAFE_AMCU_CON1	((UINT32P)(MDAFE_BASE+0x0024))

// APB Module bfe
#define BFE_BASE (0x82CE0000)

// APB Module modem_confg
#define MODEM_LITE_CONFG_BASE (0x83000000)
#define MODEM_LITE_CONFG_MODEM_CG_CON0	((UINT32P)(MODEM_LITE_CONFG_BASE+0x0000))
#define MODEM_LITE_CONFG_MODEM_CG_CON1	((UINT32P)(MODEM_LITE_CONFG_BASE+0x0004))
#define MODEM_LITE_CONFG_MODEM_CG_CON2	((UINT32P)(MODEM_LITE_CONFG_BASE+0x0008))
#define MODEM_LITE_CONFG_MODEM_CG_CON3	((UINT32P)(MODEM_LITE_CONFG_BASE+0x000C))
#define MODEM_LITE_CONFG_MODEM_CG_CON4	((UINT32P)(MODEM_LITE_CONFG_BASE+0x0088))
#define MODEM_LITE_CONFG_MODEM_CG_CLR0	((UINT32P)(MODEM_LITE_CONFG_BASE+0x0010))
#define MODEM_LITE_CONFG_MODEM_CG_CLR1	((UINT32P)(MODEM_LITE_CONFG_BASE+0x0014))
#define MODEM_LITE_CONFG_MODEM_CG_CLR2	((UINT32P)(MODEM_LITE_CONFG_BASE+0x0018))
#define MODEM_LITE_CONFG_MODEM_CG_CLR3	((UINT32P)(MODEM_LITE_CONFG_BASE+0x001C))
#define MODEM_LITE_CONFG_MODEM_CG_CLR4	((UINT32P)(MODEM_LITE_CONFG_BASE+0x0098))
#define MODEM_LITE_CONFG_MODEM_CG_SET0	((UINT32P)(MODEM_LITE_CONFG_BASE+0x0020))
#define MODEM_LITE_CONFG_MODEM_CG_SET1	((UINT32P)(MODEM_LITE_CONFG_BASE+0x0024))
#define MODEM_LITE_CONFG_MODEM_CG_SET2	((UINT32P)(MODEM_LITE_CONFG_BASE+0x0028))
#define MODEM_LITE_CONFG_MODEM_CG_SET3	((UINT32P)(MODEM_LITE_CONFG_BASE+0x002C))
#define MODEM_LITE_CONFG_MODEM_CG_SET4	((UINT32P)(MODEM_LITE_CONFG_BASE+0x00A8))
#define MODEM_LITE_CONFG_MODEM_CLOCK_CON	((UINT32P)(MODEM_LITE_CONFG_BASE+0x0040))
#define MODEM_LITE_CONFG_MODEM_MEM_CON	((UINT32P)(MODEM_LITE_CONFG_BASE+0x0048))
#define MODEM_LITE_CONFG_HSPA_MEM_CON	((UINT32P)(MODEM_LITE_CONFG_BASE+0x004C))
#define MODEM_LITE_CONFG_MPERI_APB_R2T	((UINT32P)(MODEM_LITE_CONFG_BASE+0x0100))
#define MODEM_LITE_CONFG_MPERI_APB_W2T	((UINT32P)(MODEM_LITE_CONFG_BASE+0x0104))
#define MODEM_LITE_CONFG_MPERI_APB3_SEL	((UINT32P)(MODEM_LITE_CONFG_BASE+0x0108))
#define MODEM_LITE_CONFG_MODEM_SPARE_APB0	((UINT32P)(MODEM_LITE_CONFG_BASE+0x0200))
#define MODEM_LITE_CONFG_MODEM_SPARE_APB1	((UINT32P)(MODEM_LITE_CONFG_BASE+0x0204))
#define MODEM_LITE_CONFG_MODEM_BOND_OPTION	((UINT32P)(MODEM_LITE_CONFG_BASE+0x0280))
#define MODEM_LITE_CONFG_MODEM_DBG_SEL	((UINT32P)(MODEM_LITE_CONFG_BASE+0x0284))
#define MODEM_LITE_CONFG_MPERI_PWR_AWARE	((UINT32P)(MODEM_LITE_CONFG_BASE+0x0400))
#define MODEM_LITE_CONFG_MODEM_BUS_CONFG	((UINT32P)(MODEM_LITE_CONFG_BASE+0x0404))
#define MODEM_LITE_CONFG_MODEM_BUS_STA	((UINT32P)(MODEM_LITE_CONFG_BASE+0x0408))
#define MODEM_LITE_CONFG_HSPA_BUS_CON	((UINT32P)(MODEM_LITE_CONFG_BASE+0x040C))

// APB Module topsm
#define MODEM_LITE_TOPSM_BASE (0x83010000)
#define MODEM_LITE_TOPSM_RM_CLK_SETTLE	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0000))
#define MODEM_LITE_TOPSM_RM_TMRPWR_SETTLE	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0004))
#define MODEM_LITE_TOPSM_RM_TMR_TRG0	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0010))
#define MODEM_LITE_TOPSM_RM_TMR_TRG1	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0014))
#define MODEM_LITE_TOPSM_RM_TMR_PWR0	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0018))
#define MODEM_LITE_TOPSM_RM_TMR_PWR1	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x001c))
#define MODEM_LITE_TOPSM_RM_PERI_CON	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0030))
#define MODEM_LITE_TOPSM_RM_TMR_SSTA	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0040))
#define MODEM_LITE_TOPSM_TOPSM_DBG	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0050))
#define MODEM_LITE_TOPSM_FRC_SYNC1_STA	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0070))
#define MODEM_LITE_TOPSM_FRC_SYNC2_STA	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0074))
#define MODEM_LITE_TOPSM_FRC_CON	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0080))
#define MODEM_LITE_TOPSM_FRC_F32K_FM	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0084))
#define MODEM_LITE_TOPSM_FRC_VAL_R	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0088))
#define MODEM_LITE_TOPSM_FRC_SYNC1L	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0090))
#define MODEM_LITE_TOPSM_FRC_SYNC1H	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0094))
#define MODEM_LITE_TOPSM_FRC_SYNC2L	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0098))
#define MODEM_LITE_TOPSM_FRC_SYNC2H	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x009C))
#define MODEM_LITE_TOPSM_FM_CON	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x00A0))
#define MODEM_LITE_TOPSM_FM_CAL	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x00A4))
#define MODEM_LITE_TOPSM_FM_T0	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x00A8))
#define MODEM_LITE_TOPSM_FM_T1	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x00AC))
#define MODEM_LITE_TOPSM_FPGA_FRC_VAL_R	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0100))
#define MODEM_LITE_TOPSM_F32K_CNT	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0104))
#define MODEM_LITE_TOPSM_CCF_CLK_CON	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0200))
#define MODEM_LITE_TOPSM_GPS_SYNC_CON0	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0300))
#define MODEM_LITE_TOPSM_GPS_SYNC_CON1	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0304))
#define MODEM_LITE_TOPSM_TD_SYNC_CON0	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0310))
#define MODEM_LITE_TOPSM_TD_SYNC_CON1	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0314))
#define MODEM_LITE_TOPSM_RM_PWR_CON0	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0800))
#define MODEM_LITE_TOPSM_RM_PWR_CON1	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0804))
#define MODEM_LITE_TOPSM_RM_PWR_CON2	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0808))
#define MODEM_LITE_TOPSM_RM_PWR_CON3	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x080c))
#define MODEM_LITE_TOPSM_RM_PWR_CON4	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0810))
#define MODEM_LITE_TOPSM_RM_PWR_CON5	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0814))
#define MODEM_LITE_TOPSM_RM_PWR_CON6	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0818))
#define MODEM_LITE_TOPSM_RM_PWR_CON7	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x081C))
#define MODEM_LITE_TOPSM_RM_PWR_STA	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0820))
#define MODEM_LITE_TOPSM_RM_PWR_PER0	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0824))
#define MODEM_LITE_TOPSM_RM_PWR_PER1	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0828))
#define MODEM_LITE_TOPSM_RM_PLL_MASK0	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0830))
#define MODEM_LITE_TOPSM_RM_PLL_MASK1	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0834))
#define MODEM_LITE_TOPSM_RM_PLL_MASK2	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0838))
#define MODEM_LITE_TOPSM_RM_PLL_MASK3	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x083c))
#define MODEM_LITE_TOPSM_RM_SM_PLL_MASK0	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0840))
#define MODEM_LITE_TOPSM_RM_SM_PLL_MASK1	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0844))
#define MODEM_LITE_TOPSM_RM_SM_PWR	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0850))
#define MODEM_LITE_TOPSM_RM_SM_TRG	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0860))
#define MODEM_LITE_TOPSM_DBG_RM_SM_MASK	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0880))
#define MODEM_LITE_TOPSM_RM_SM_MASK	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0890))
#define MODEM_LITE_TOPSM_SM_SW_WAKEUP	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x08a0))
#define MODEM_LITE_TOPSM_SM_REQ_MASK	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x08b0))
#define MODEM_LITE_TOPSM_SM_SLV_REQ_IRQ	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x08c0))
#define MODEM_LITE_TOPSM_SM_MAS_RDY_IRQ	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x08d0))
#define MODEM_LITE_TOPSM_SM_SLV_REQ_STA	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x08e0))
#define MODEM_LITE_TOPSM_SM_MAS_RDY_STA	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x08f0))
#define MODEM_LITE_TOPSM_SM_TRIG_SETTLE0	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0900))
#define MODEM_LITE_TOPSM_SM_TRIG_SETTLE1	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0904))
#define MODEM_LITE_TOPSM_SW_CLK_FORCE_ON_FLAG	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0a00))
#define MODEM_LITE_TOPSM_SW_CLK_FORCE_ON_SET	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0a04))
#define MODEM_LITE_TOPSM_SW_CLK_FORCE_ON_CLR	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0a08))
#define MODEM_LITE_TOPSM_SW_PWR_FORCE_ON_FLAG	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0a10))
#define MODEM_LITE_TOPSM_SW_PWR_FORCE_ON_SET	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0a14))
#define MODEM_LITE_TOPSM_SW_PWR_FORCE_ON_CLR	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0a18))
#define MODEM_LITE_TOPSM_SW_CLK_STA	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0a20))
#define MODEM_LITE_TOPSM_SW_PWR_STA	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0a24))
#define MODEM_LITE_TOPSM_MCF_CNT_BASE	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0a30))
#define MODEM_LITE_TOPSM_RM_SM_SYSCLK_MASK	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0a40))
#define MODEM_LITE_TOPSM_INDIV_CLK_PROTECT_ACK_MASK	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0a34))
#define MODEM_LITE_TOPSM_PROTECT_ACK_MASK	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0a38))
#define MODEM_LITE_TOPSM_R_MD_PEER_WAKEUP	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0b00))
#define MODEM_LITE_TOPSM_R_LTE_TIMER_SYNC_CTRL	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0ba8))
#define MODEM_LITE_TOPSM_R_LTE_TIMER_SYNC_VAL_L	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0bac))
#define MODEM_LITE_TOPSM_R_LTE_TIMER_SYNC_VAL_H	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x00c0))
#define MODEM_LITE_TOPSM_MML1_PERISYS_MEM_CTRL	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x00cc))
#define MODEM_LITE_TOPSM_TOPSM_DBG_FLAG_SEL	((UINT32P)(MODEM_LITE_TOPSM_BASE+0x0a1c))

// APB Module tdma
#define TDMA_BASE (0x83020000)
#define TDMA_TQCOUNT	((UINT32P)(TDMA_BASE+0x0000))
#define TDMA_TQWRAP	((UINT32P)(TDMA_BASE+0x0004))
#define TDMA_TQWRAPI	((UINT32P)(TDMA_BASE+0x0008))
#define TDMA_EVTVAL1	((UINT32P)(TDMA_BASE+0x000c))
#define TDMA_DTIRQ	((UINT32P)(TDMA_BASE+0x0010))
#define TDMA_CTIRQ1	((UINT32P)(TDMA_BASE+0x0014))
#define TDMA_CTIRQ2	((UINT32P)(TDMA_BASE+0x0018))
#define TDMA_CTIRQ3	((UINT32P)(TDMA_BASE+0x001c))
#define TDMA_AFCEV0	((UINT32P)(TDMA_BASE+0x0020))
#define TDMA_AFCEV1	((UINT32P)(TDMA_BASE+0x0024))
#define TDMA_AFCEV2	((UINT32P)(TDMA_BASE+0x0028))
#define TDMA_AFCEV3	((UINT32P)(TDMA_BASE+0x002c))
#define TDMA_BDLON0	((UINT32P)(TDMA_BASE+0x0030))
#define TDMA_BDLOFF0	((UINT32P)(TDMA_BASE+0x0034))
#define TDMA_BDLON1	((UINT32P)(TDMA_BASE+0x0038))
#define TDMA_BDLOFF1	((UINT32P)(TDMA_BASE+0x003c))
#define TDMA_BDLON2	((UINT32P)(TDMA_BASE+0x0040))
#define TDMA_BDLOFF2	((UINT32P)(TDMA_BASE+0x0044))
#define TDMA_BDLON3	((UINT32P)(TDMA_BASE+0x0048))
#define TDMA_BDLOFF3	((UINT32P)(TDMA_BASE+0x004c))
#define TDMA_BDLON4	((UINT32P)(TDMA_BASE+0x0050))
#define TDMA_BDLOFF4	((UINT32P)(TDMA_BASE+0x0054))
#define TDMA_BDLON5	((UINT32P)(TDMA_BASE+0x0058))
#define TDMA_BDLOFF5	((UINT32P)(TDMA_BASE+0x005c))
#define TDMA_BULON0	((UINT32P)(TDMA_BASE+0x0060))
#define TDMA_BULOFF0	((UINT32P)(TDMA_BASE+0x0064))
#define TDMA_BULON1	((UINT32P)(TDMA_BASE+0x0068))
#define TDMA_BULOFF1	((UINT32P)(TDMA_BASE+0x006c))
#define TDMA_BULON2	((UINT32P)(TDMA_BASE+0x0070))
#define TDMA_BULOFF2	((UINT32P)(TDMA_BASE+0x0074))
#define TDMA_BULON3	((UINT32P)(TDMA_BASE+0x0078))
#define TDMA_BULOFF3	((UINT32P)(TDMA_BASE+0x007c))
#define TDMA_APCEV0	((UINT32P)(TDMA_BASE+0x0090))
#define TDMA_APCEV1	((UINT32P)(TDMA_BASE+0x0094))
#define TDMA_APCEV2	((UINT32P)(TDMA_BASE+0x0098))
#define TDMA_APCEV3	((UINT32P)(TDMA_BASE+0x009c))
#define TDMA_APCEV4	((UINT32P)(TDMA_BASE+0x00a0))
#define TDMA_APCEV5	((UINT32P)(TDMA_BASE+0x00a4))
#define TDMA_APCEV6	((UINT32P)(TDMA_BASE+0x00a8))
#define TDMA_APCEV7	((UINT32P)(TDMA_BASE+0x00ac))
#define TDMA_BSIEV0	((UINT32P)(TDMA_BASE+0x00b0))
#define TDMA_BSIEV1	((UINT32P)(TDMA_BASE+0x00b4))
#define TDMA_BSIEV2	((UINT32P)(TDMA_BASE+0x00b8))
#define TDMA_BSIEV3	((UINT32P)(TDMA_BASE+0x00bc))
#define TDMA_BSIEV4	((UINT32P)(TDMA_BASE+0x00c0))
#define TDMA_BSIEV5	((UINT32P)(TDMA_BASE+0x00c4))
#define TDMA_BSIEV6	((UINT32P)(TDMA_BASE+0x00c8))
#define TDMA_BSIEV7	((UINT32P)(TDMA_BASE+0x00cc))
#define TDMA_BSIEV8	((UINT32P)(TDMA_BASE+0x00d0))
#define TDMA_BSIEV9	((UINT32P)(TDMA_BASE+0x00d4))
#define TDMA_BSIEV10	((UINT32P)(TDMA_BASE+0x00d8))
#define TDMA_BSIEV11	((UINT32P)(TDMA_BASE+0x00dc))
#define TDMA_BSIEV12	((UINT32P)(TDMA_BASE+0x00e0))
#define TDMA_BSIEV13	((UINT32P)(TDMA_BASE+0x00e4))
#define TDMA_BSIEV14	((UINT32P)(TDMA_BASE+0x00e8))
#define TDMA_BSIEV15	((UINT32P)(TDMA_BASE+0x00ec))
#define TDMA_BSIEV16	((UINT32P)(TDMA_BASE+0x00f0))
#define TDMA_BSIEV17	((UINT32P)(TDMA_BASE+0x00f4))
#define TDMA_BSIEV18	((UINT32P)(TDMA_BASE+0x00f8))
#define TDMA_BSIEV19	((UINT32P)(TDMA_BASE+0x00fc))
#define TDMA_BPIEV0	((UINT32P)(TDMA_BASE+0x0100))
#define TDMA_BPIEV1	((UINT32P)(TDMA_BASE+0x0104))
#define TDMA_BPIEV2	((UINT32P)(TDMA_BASE+0x0108))
#define TDMA_BPIEV3	((UINT32P)(TDMA_BASE+0x010c))
#define TDMA_BPIEV4	((UINT32P)(TDMA_BASE+0x0110))
#define TDMA_BPIEV5	((UINT32P)(TDMA_BASE+0x0114))
#define TDMA_BPIEV6	((UINT32P)(TDMA_BASE+0x0118))
#define TDMA_BPIEV7	((UINT32P)(TDMA_BASE+0x011c))
#define TDMA_BPIEV8	((UINT32P)(TDMA_BASE+0x0120))
#define TDMA_BPIEV9	((UINT32P)(TDMA_BASE+0x0124))
#define TDMA_BPIEV10	((UINT32P)(TDMA_BASE+0x0128))
#define TDMA_BPIEV11	((UINT32P)(TDMA_BASE+0x012c))
#define TDMA_BPIEV12	((UINT32P)(TDMA_BASE+0x0130))
#define TDMA_BPIEV13	((UINT32P)(TDMA_BASE+0x0134))
#define TDMA_BPIEV14	((UINT32P)(TDMA_BASE+0x0138))
#define TDMA_BPIEV15	((UINT32P)(TDMA_BASE+0x013c))
#define TDMA_BPIEV16	((UINT32P)(TDMA_BASE+0x0140))
#define TDMA_BPIEV17	((UINT32P)(TDMA_BASE+0x0144))
#define TDMA_BPIEV18	((UINT32P)(TDMA_BASE+0x0148))
#define TDMA_BPIEV19	((UINT32P)(TDMA_BASE+0x014c))
#define TDMA_ENABLE0	((UINT32P)(TDMA_BASE+0x0150))
#define TDMA_ENABLE1	((UINT32P)(TDMA_BASE+0x0154))
#define TDMA_ENABLE2	((UINT32P)(TDMA_BASE+0x0158))
#define TDMA_ENABLE3	((UINT32P)(TDMA_BASE+0x015c))
#define TDMA_ENABLE4	((UINT32P)(TDMA_BASE+0x0160))
#define TDMA_ENABLE5	((UINT32P)(TDMA_BASE+0x0164))
#define TDMA_ENABLE6	((UINT32P)(TDMA_BASE+0x0168))
#define TDMA_ENABLE7	((UINT32P)(TDMA_BASE+0x016c))
#define TDMA_TOICON	((UINT32P)(TDMA_BASE+0x0170))
#define TDMA_TQBIAS	((UINT32P)(TDMA_BASE+0x0174))
#define TDMA_DTXCON	((UINT32P)(TDMA_BASE+0x0180))
#define TDMA_RXINT	((UINT32P)(TDMA_BASE+0x0184))
#define TDMA_BDLCON	((UINT32P)(TDMA_BASE+0x0188))
#define TDMA_BULCON1	((UINT32P)(TDMA_BASE+0x018c))
#define TDMA_BULCON2	((UINT32P)(TDMA_BASE+0x0190))
#define TDMA_FB_FLAG	((UINT32P)(TDMA_BASE+0x0194))
#define TDMA_FB_CLRI	((UINT32P)(TDMA_BASE+0x0198))
#define TDMA_BPIEV20	((UINT32P)(TDMA_BASE+0x01a0))
#define TDMA_BPIEV21	((UINT32P)(TDMA_BASE+0x01a4))
#define TDMA_BPIEV22	((UINT32P)(TDMA_BASE+0x01a8))
#define TDMA_BPIEV23	((UINT32P)(TDMA_BASE+0x01ac))
#define TDMA_BPIEV24	((UINT32P)(TDMA_BASE+0x01b0))
#define TDMA_BPIEV25	((UINT32P)(TDMA_BASE+0x01b4))
#define TDMA_BPIEV26	((UINT32P)(TDMA_BASE+0x01b8))
#define TDMA_BPIEV27	((UINT32P)(TDMA_BASE+0x01bc))
#define TDMA_BPIEV28	((UINT32P)(TDMA_BASE+0x01c0))
#define TDMA_BPIEV29	((UINT32P)(TDMA_BASE+0x01c4))
#define TDMA_BPIEV30	((UINT32P)(TDMA_BASE+0x01c8))
#define TDMA_BPIEV31	((UINT32P)(TDMA_BASE+0x01cc))
#define TDMA_BPIEV32	((UINT32P)(TDMA_BASE+0x01d0))
#define TDMA_BPIEV33	((UINT32P)(TDMA_BASE+0x01d4))
#define TDMA_BPIEV34	((UINT32P)(TDMA_BASE+0x01d8))
#define TDMA_BPIEV35	((UINT32P)(TDMA_BASE+0x01dc))
#define TDMA_BPIEV36	((UINT32P)(TDMA_BASE+0x01e0))
#define TDMA_BPIEV37	((UINT32P)(TDMA_BASE+0x01e4))
#define TDMA_BPIEV38	((UINT32P)(TDMA_BASE+0x01e8))
#define TDMA_BPIEV39	((UINT32P)(TDMA_BASE+0x01ec))
#define TDMA_BPIEV40	((UINT32P)(TDMA_BASE+0x01f0))
#define TDMA_BPIEV41	((UINT32P)(TDMA_BASE+0x01f4))
#define TDMA_PAUSEM	((UINT32P)(TDMA_BASE+0x0200))
#define TDMA_PAUSEL	((UINT32P)(TDMA_BASE+0x0204))
#define TDMA_CLK_SETTLE	((UINT32P)(TDMA_BASE+0x0208))
#define TDMA_FINAL_PAUSEM	((UINT32P)(TDMA_BASE+0x020c))
#define TDMA_FINAL_PAUSEL	((UINT32P)(TDMA_BASE+0x0210))
#define TDMA_QBIT_START	((UINT32P)(TDMA_BASE+0x0214))
#define TDMA_SMCONTROL	((UINT32P)(TDMA_BASE+0x0218))
#define TDMA_SMSTATUS	((UINT32P)(TDMA_BASE+0x021c))
#define TDMA_FM_DURATION	((UINT32P)(TDMA_BASE+0x0220))
#define TDMA_FM_RESULTM	((UINT32P)(TDMA_BASE+0x0224))
#define TDMA_FM_RESULTL	((UINT32P)(TDMA_BASE+0x0228))
#define TDMA_SMCONFIG	((UINT32P)(TDMA_BASE+0x022c))
#define TDMA_RTCCOUNT	((UINT32P)(TDMA_BASE+0x0230))
#define TDMA_TQWRAP_SM	((UINT32P)(TDMA_BASE+0x0234))
#define WAKE_PLL_SETTING	((UINT32P)(TDMA_BASE+0x0238))
#define TDMA_TQINIT_SM	((UINT32P)(TDMA_BASE+0x023c))
#define TDMA_SW_WAKE_CON	((UINT32P)(TDMA_BASE+0x0240))
#define TDMA_CLK_FINAL_SETTLE	((UINT32P)(TDMA_BASE+0x0244))
#define TDMA_RTC_SAMPLE	((UINT32P)(TDMA_BASE+0x0248))
#define TDMA_RTC_SAMPLE2	((UINT32P)(TDMA_BASE+0x024c))
#define TDMA_PDN_SEQUENCE	((UINT32P)(TDMA_BASE+0x0250))
#define TDMA_PDN_DURATION	((UINT32P)(TDMA_BASE+0x0254))
#define TDMA_RST_DURATION	((UINT32P)(TDMA_BASE+0x0258))
#define TDMA_PDN_CONTROL	((UINT32P)(TDMA_BASE+0x025c))
#define TDMA_PDN_SEQUENCE2	((UINT32P)(TDMA_BASE+0x0260))
#define TDMA_WRAP_CNT	((UINT32P)(TDMA_BASE+0x0264))
#define WAKE_UPLL_SETTING	((UINT32P)(TDMA_BASE+0x0268))
#define GSM2WCDMA_TQCNT	((UINT32P)(TDMA_BASE+0x0300))
#define WCDMA2GSM_SYNC1_TQCNT	((UINT32P)(TDMA_BASE+0x0304))
#define GSM2FRC_TQCNT	((UINT32P)(TDMA_BASE+0x0308))
#define GSM2FRC_IMM	((UINT32P)(TDMA_BASE+0x030c))
#define TDMA_DSPSPROM_HWPD	((UINT32P)(TDMA_BASE+0x0310))
#define TDMA_DSPSPROM_SWPD	((UINT32P)(TDMA_BASE+0x0314))
#define TDMA_FHSTR0	((UINT32P)(TDMA_BASE+0x0320))
#define TDMA_FHSTR1	((UINT32P)(TDMA_BASE+0x0324))
#define TDMA_FHSTR2	((UINT32P)(TDMA_BASE+0x0328))
#define TDMA_FHSTR3	((UINT32P)(TDMA_BASE+0x032c))
#define TDMA_FHSTR4	((UINT32P)(TDMA_BASE+0x0330))
#define TDMA_FHSTR5	((UINT32P)(TDMA_BASE+0x0334))
#define TDMA_FHSTR6	((UINT32P)(TDMA_BASE+0x0338))
#define TDMA_FHSTR7	((UINT32P)(TDMA_BASE+0x033c))
#define TDMA_BDLON6	((UINT32P)(TDMA_BASE+0x0340))
#define TDMA_BDLOFF6	((UINT32P)(TDMA_BASE+0x0344))
#define TDMA_BDLON7	((UINT32P)(TDMA_BASE+0x0348))
#define TDMA_BDLOFF7	((UINT32P)(TDMA_BASE+0x034c))
#define TDMA_BULON4	((UINT32P)(TDMA_BASE+0x0350))
#define TDMA_BULOFF4	((UINT32P)(TDMA_BASE+0x0354))
#define TDMA_BULON5	((UINT32P)(TDMA_BASE+0x0358))
#define TDMA_BULOFF5	((UINT32P)(TDMA_BASE+0x035c))
#define TDMA_BULON6	((UINT32P)(TDMA_BASE+0x0360))
#define TDMA_BULOFF6	((UINT32P)(TDMA_BASE+0x0364))
#define TDMA_BSIEV20	((UINT32P)(TDMA_BASE+0x0370))
#define TDMA_BSIEV21	((UINT32P)(TDMA_BASE+0x0374))
#define TDMA_BSIEV22	((UINT32P)(TDMA_BASE+0x0378))
#define TDMA_BSIEV23	((UINT32P)(TDMA_BASE+0x037c))
#define TDMA_BSIEV24	((UINT32P)(TDMA_BASE+0x0380))
#define TDMA_BSIEV25	((UINT32P)(TDMA_BASE+0x0384))
#define TDMA_BSIEV26	((UINT32P)(TDMA_BASE+0x0388))
#define TDMA_BSIEV27	((UINT32P)(TDMA_BASE+0x038c))
#define TDMA_BSIEV28	((UINT32P)(TDMA_BASE+0x0390))
#define TDMA_BSIEV29	((UINT32P)(TDMA_BASE+0x0394))
#define TDMA_BSIEV30	((UINT32P)(TDMA_BASE+0x0398))
#define TDMA_BSIEV31	((UINT32P)(TDMA_BASE+0x039c))
#define TDMA_BSIEV32	((UINT32P)(TDMA_BASE+0x03a0))
#define TDMA_BSIEV33	((UINT32P)(TDMA_BASE+0x03a4))
#define TDMA_BSIEV34	((UINT32P)(TDMA_BASE+0x03a8))
#define TDMA_BSIEV35	((UINT32P)(TDMA_BASE+0x03ac))
#define TDMA_RD_BSIEV0	((UINT32P)(TDMA_BASE+0x03b0))
#define TDMA_BSIEV36	((UINT32P)(TDMA_BASE+0x03c0))
#define TDMA_BSIEV37	((UINT32P)(TDMA_BASE+0x03c4))
#define TDMA_BSIEV38	((UINT32P)(TDMA_BASE+0x03c8))
#define TDMA_BSIEV39	((UINT32P)(TDMA_BASE+0x03cc))
#define TDMA_BSIEV40	((UINT32P)(TDMA_BASE+0x03d0))
#define TDMA_BSIEV41	((UINT32P)(TDMA_BASE+0x03d4))
#define TDMA_SW_EVTVAL	((UINT32P)(TDMA_BASE+0x03f0))
#define TDMA_BFE_EVTVAL	((UINT32P)(TDMA_BASE+0x03f4))
#define TDMA_AUXEV0	((UINT32P)(TDMA_BASE+0x0400))
#define TDMA_AUXEV1	((UINT32P)(TDMA_BASE+0x0404))
#define TDMA_AUX_GSM_TX0	((UINT32P)(TDMA_BASE+0x0408))
#define TDMA_AUX_GSM_TX1	((UINT32P)(TDMA_BASE+0x040c))
#define TDMA_AUX_GSM_TX2	((UINT32P)(TDMA_BASE+0x0410))
#define TDMA_AUX_GSM_TX3	((UINT32P)(TDMA_BASE+0x0414))
#define TDMA_AUX_GSM_TX4	((UINT32P)(TDMA_BASE+0x0418))
#define TDMA_AUX_GSM_TX5	((UINT32P)(TDMA_BASE+0x041c))
#define TDMA_AFCEV4	((UINT32P)(TDMA_BASE+0x0420))
#define TDMA_AFCEV5	((UINT32P)(TDMA_BASE+0x0424))
#define TDMA_RWGEN_EV0	((UINT32P)(TDMA_BASE+0x0430))
#define TDMA_RWGEN_EV1	((UINT32P)(TDMA_BASE+0x0434))
#define TDMA_GBL_CON	((UINT32P)(TDMA_BASE+0x04f0))
#define TDMA_TRXEN_OFFSET	((UINT32P)(TDMA_BASE+0x04f4))
#define TDMA_SM_CON	((UINT32P)(TDMA_BASE+0x0500))
#define TDMA_SM_PROT_TIME	((UINT32P)(TDMA_BASE+0x0504))
#define TDMA_SM_PAUSE_TIME	((UINT32P)(TDMA_BASE+0x0508))
#define TDMA_SM_STA	((UINT32P)(TDMA_BASE+0x050c))
#define TDMA_SM_CNF	((UINT32P)(TDMA_BASE+0x0510))
#define TDMA_SM_SW_WAKE_CON	((UINT32P)(TDMA_BASE+0x0514))
#define TDMA_SM_SLEEP_WRAP	((UINT32P)(TDMA_BASE+0x0518))
#define TDMA_SM_TQ_FRAC	((UINT32P)(TDMA_BASE+0x051c))
#define TDMA_SM_TQCOUNT_F32K_INT	((UINT32P)(TDMA_BASE+0x0520))
#define TDMA_SM_TQCOUNT_F32K_FRAC	((UINT32P)(TDMA_BASE+0x0524))
#define TDMA_SM_FRM_COUNT_F32K	((UINT32P)(TDMA_BASE+0x0528))
#define TDMA_SM_QBIT_START	((UINT32P)(TDMA_BASE+0x052c))
#define TDMA_SM_FRM_QBIT_START	((UINT32P)(TDMA_BASE+0x0530))
#define TDMA_SM_INT_QBIT_START	((UINT32P)(TDMA_BASE+0x0534))
#define TDMA_SM_TQINIT	((UINT32P)(TDMA_BASE+0x0538))
#define TDMA_SM_FINAL_PAUSE_DUR	((UINT32P)(TDMA_BASE+0x053c))
#define TDMA_SM_PRESLP_CNT	((UINT32P)(TDMA_BASE+0x0540))
#define TDMA_SM_INT_FRM_START	((UINT32P)(TDMA_BASE+0x0544))
#define TDMA_SM_FRM_F32K_START	((UINT32P)(TDMA_BASE+0x0548))
#define TDMA_SM_INT_F32K_START	((UINT32P)(TDMA_BASE+0x054c))
#define TDMA_SM_DEBUG	((UINT32P)(TDMA_BASE+0x05f0))
#define TDMA_BULCON3	((UINT32P)(TDMA_BASE+0x0600))
#define TDMA_BDLCON2	((UINT32P)(TDMA_BASE+0x0604))
#define TDMA_BPIEV42	((UINT32P)(TDMA_BASE+0x0620))
#define TDMA_BPIEV43	((UINT32P)(TDMA_BASE+0x0624))
#define TDMA_BPIEV44	((UINT32P)(TDMA_BASE+0x0628))
#define TDMA_BPIEV45	((UINT32P)(TDMA_BASE+0x062c))
#define TDMA_BPIEV46	((UINT32P)(TDMA_BASE+0x0630))
#define TDMA_BPIEV47	((UINT32P)(TDMA_BASE+0x0634))
#define TDMA_BPIEV48	((UINT32P)(TDMA_BASE+0x0638))
#define GSM2TDD_TQCNT	((UINT32P)(TDMA_BASE+0x0700))
#define GSM2LTE_TQCNT	((UINT32P)(TDMA_BASE+0x0704))
#define TDMA_BSIEV42	((UINT32P)(TDMA_BASE+0x0800))
#define TDMA_BSIEV43	((UINT32P)(TDMA_BASE+0x0804))
#define TDMA_BSIEV44	((UINT32P)(TDMA_BASE+0x0808))
#define TDMA_BSIEV45	((UINT32P)(TDMA_BASE+0x080c))
#define TDMA_BSIEV46	((UINT32P)(TDMA_BASE+0x0810))
#define TDMA_BSIEV47	((UINT32P)(TDMA_BASE+0x0814))
#define TDMA_BSIEV48	((UINT32P)(TDMA_BASE+0x0818))
#define TDMA_BSIEV49	((UINT32P)(TDMA_BASE+0x081c))
#define TDMA_BSIEV50	((UINT32P)(TDMA_BASE+0x0820))
#define TDMA_BSIEV51	((UINT32P)(TDMA_BASE+0x0824))
#define TDMA_BSIEV52	((UINT32P)(TDMA_BASE+0x0828))
#define TDMA_BSIEV53	((UINT32P)(TDMA_BASE+0x082c))
#define TDMA_BSIEV54	((UINT32P)(TDMA_BASE+0x0830))
#define TDMA_BSIEV55	((UINT32P)(TDMA_BASE+0x0834))
#define TDMA_BSIEV56	((UINT32P)(TDMA_BASE+0x0838))
#define TDMA_BSIEV57	((UINT32P)(TDMA_BASE+0x083c))
#define TDMA_BSIEV58	((UINT32P)(TDMA_BASE+0x0840))
#define TDMA_BSIEV59	((UINT32P)(TDMA_BASE+0x0844))
#define TDMA_BSIEV60	((UINT32P)(TDMA_BASE+0x0848))
#define TDMA_BSIEV61	((UINT32P)(TDMA_BASE+0x084c))
#define TDMA_BSIEV62	((UINT32P)(TDMA_BASE+0x0850))
#define TDMA_BSIEV63	((UINT32P)(TDMA_BASE+0x0854))
#define TDMA_BSIEV64	((UINT32P)(TDMA_BASE+0x0858))
#define TDMA_BSIEV65	((UINT32P)(TDMA_BASE+0x085c))
#define TDMA_BSIEV66	((UINT32P)(TDMA_BASE+0x0860))
#define TDMA_BSIEV67	((UINT32P)(TDMA_BASE+0x0864))
#define TDMA_BSIEV68	((UINT32P)(TDMA_BASE+0x0868))
#define TDMA_BSIEV69	((UINT32P)(TDMA_BASE+0x086c))
#define TDMA_BSIEV70	((UINT32P)(TDMA_BASE+0x0870))
#define TDMA_BSIEV71	((UINT32P)(TDMA_BASE+0x0874))
#define TDMA_BSIEV72	((UINT32P)(TDMA_BASE+0x0878))
#define TDMA_BSIEV73	((UINT32P)(TDMA_BASE+0x087c))
#define TDMA_BSIEV74	((UINT32P)(TDMA_BASE+0x0880))
#define TDMA_BSIEV75	((UINT32P)(TDMA_BASE+0x0884))
#define TDMA_BSIEV76	((UINT32P)(TDMA_BASE+0x0888))
#define TDMA_BSIEV77	((UINT32P)(TDMA_BASE+0x088c))
#define TDMA_BSIEV78	((UINT32P)(TDMA_BASE+0x0890))
#define TDMA_BSIEV79	((UINT32P)(TDMA_BASE+0x0894))
#define TDMA_BSIEV80	((UINT32P)(TDMA_BASE+0x0898))
#define TDMA_BSIEV81	((UINT32P)(TDMA_BASE+0x089c))
#define TDMA_BSIEV82	((UINT32P)(TDMA_BASE+0x08a0))
#define TDMA_BSIEV83	((UINT32P)(TDMA_BASE+0x08a4))
#define TDMA_BSIEV84	((UINT32P)(TDMA_BASE+0x08a8))
#define TDMA_BSIEV85	((UINT32P)(TDMA_BASE+0x08ac))
#define TDMA_BSIEV86	((UINT32P)(TDMA_BASE+0x08b0))
#define TDMA_BSIEV87	((UINT32P)(TDMA_BASE+0x08b4))
#define TDMA_BSIEV88	((UINT32P)(TDMA_BASE+0x08b8))
#define TDMA_BSIEV89	((UINT32P)(TDMA_BASE+0x08bc))
#define TDMA_BSIEV90	((UINT32P)(TDMA_BASE+0x08c0))
#define TDMA_BSIEV91	((UINT32P)(TDMA_BASE+0x08c4))
#define TDMA_BSIEV92	((UINT32P)(TDMA_BASE+0x08c8))
#define TDMA_BSIEV93	((UINT32P)(TDMA_BASE+0x08cc))
#define TDMA_BSIEV94	((UINT32P)(TDMA_BASE+0x08d0))
#define TDMA_BSIEV95	((UINT32P)(TDMA_BASE+0x08d4))
#define TDMA_BSIEV96	((UINT32P)(TDMA_BASE+0x08d8))
#define TDMA_BSIEV97	((UINT32P)(TDMA_BASE+0x08dc))
#define TDMA_BSIEV98	((UINT32P)(TDMA_BASE+0x08e0))
#define TDMA_BSIEV99	((UINT32P)(TDMA_BASE+0x08e4))
#define TDMA_BSIEV100	((UINT32P)(TDMA_BASE+0x08e8))
#define TDMA_BSIEV101	((UINT32P)(TDMA_BASE+0x08ec))
#define TDMA_BSIEV102	((UINT32P)(TDMA_BASE+0x08f0))
#define TDMA_BSIEV103	((UINT32P)(TDMA_BASE+0x08f4))
#define TDMA_BSIEV104	((UINT32P)(TDMA_BASE+0x08f8))
#define TDMA_BSIEV105	((UINT32P)(TDMA_BASE+0x08fc))
#define TDMA_BSIEV106	((UINT32P)(TDMA_BASE+0x0900))
#define TDMA_BSIEV107	((UINT32P)(TDMA_BASE+0x0904))
#define TDMA_BSIEV108	((UINT32P)(TDMA_BASE+0x0908))
#define TDMA_BSIEV109	((UINT32P)(TDMA_BASE+0x090c))
#define TDMA_BSIEV110	((UINT32P)(TDMA_BASE+0x0910))
#define TDMA_BSIEV111	((UINT32P)(TDMA_BASE+0x0914))
#define TDMA_BSIEV112	((UINT32P)(TDMA_BASE+0x0918))
#define TDMA_BSIEV113	((UINT32P)(TDMA_BASE+0x091c))
#define TDMA_BSIEV114	((UINT32P)(TDMA_BASE+0x0920))
#define TDMA_BSIEV115	((UINT32P)(TDMA_BASE+0x0924))
#define TDMA_BSIEV116	((UINT32P)(TDMA_BASE+0x0928))
#define TDMA_BSIEV117	((UINT32P)(TDMA_BASE+0x092c))
#define TDMA_BSIEV118	((UINT32P)(TDMA_BASE+0x0930))
#define TDMA_BSIEV119	((UINT32P)(TDMA_BASE+0x0934))
#define TDMA_BSIEV120	((UINT32P)(TDMA_BASE+0x0938))
#define TDMA_BSIEV121	((UINT32P)(TDMA_BASE+0x093c))
#define TDMA_BSIEV122	((UINT32P)(TDMA_BASE+0x0940))
#define TDMA_BSIEV123	((UINT32P)(TDMA_BASE+0x0944))
#define TDMA_BSIEV124	((UINT32P)(TDMA_BASE+0x0948))
#define TDMA_BSIEV125	((UINT32P)(TDMA_BASE+0x094c))
#define TDMA_BSIEV126	((UINT32P)(TDMA_BASE+0x0950))
#define TDMA_BSIEV127	((UINT32P)(TDMA_BASE+0x0954))
#define TDMA_BSIEV128	((UINT32P)(TDMA_BASE+0x0958))
#define TDMA_BSIEV129	((UINT32P)(TDMA_BASE+0x095c))
#define TDMA_BSIEV130	((UINT32P)(TDMA_BASE+0x0960))
#define TDMA_BSIEV131	((UINT32P)(TDMA_BASE+0x0964))
#define TDMA_BSIEV132	((UINT32P)(TDMA_BASE+0x0968))
#define TDMA_BSIEV133	((UINT32P)(TDMA_BASE+0x096c))
#define TDMA_BSIEV134	((UINT32P)(TDMA_BASE+0x0970))
#define TDMA_BSIEV135	((UINT32P)(TDMA_BASE+0x0974))
#define TDMA_BSIEV136	((UINT32P)(TDMA_BASE+0x0978))
#define TDMA_BSIEV137	((UINT32P)(TDMA_BASE+0x097c))
#define TDMA_BSIEV138	((UINT32P)(TDMA_BASE+0x0980))
#define TDMA_BSIEV139	((UINT32P)(TDMA_BASE+0x0984))
#define TDMA_BSIEV140	((UINT32P)(TDMA_BASE+0x0988))
#define TDMA_BSIEV141	((UINT32P)(TDMA_BASE+0x098c))
#define TDMA_BSIEV142	((UINT32P)(TDMA_BASE+0x0990))
#define TDMA_BSIEV143	((UINT32P)(TDMA_BASE+0x0994))
#define TDMA_BSIEV144	((UINT32P)(TDMA_BASE+0x0998))
#define TDMA_BSIEV145	((UINT32P)(TDMA_BASE+0x099c))
#define TDMA_BSIEV146	((UINT32P)(TDMA_BASE+0x09a0))
#define TDMA_BSIEV147	((UINT32P)(TDMA_BASE+0x09a4))
#define TDMA_BSIEV148	((UINT32P)(TDMA_BASE+0x09a8))
#define TDMA_BSIEV149	((UINT32P)(TDMA_BASE+0x09ac))
#define TDMA_BSIEV150	((UINT32P)(TDMA_BASE+0x09b0))
#define TDMA_BSIEV151	((UINT32P)(TDMA_BASE+0x09b4))
#define TDMA_BSIEV152	((UINT32P)(TDMA_BASE+0x09b8))
#define TDMA_BSIEV153	((UINT32P)(TDMA_BASE+0x09bc))
#define TDMA_BSIEV154	((UINT32P)(TDMA_BASE+0x09c0))
#define TDMA_BSIEV155	((UINT32P)(TDMA_BASE+0x09c4))
#define TDMA_BSIEV156	((UINT32P)(TDMA_BASE+0x09c8))
#define TDMA_BSIEV157	((UINT32P)(TDMA_BASE+0x09cc))
#define TDMA_BSIEV158	((UINT32P)(TDMA_BASE+0x09d0))
#define TDMA_BSIEV159	((UINT32P)(TDMA_BASE+0x09d4))
#define TDMA_ENABLE8	((UINT32P)(TDMA_BASE+0x09f0))
#define TDMA_ENABLE9	((UINT32P)(TDMA_BASE+0x09f4))
#define TDMA_ENABLE10	((UINT32P)(TDMA_BASE+0x09f8))
#define TDMA_ENABLE11	((UINT32P)(TDMA_BASE+0x09fc))

// APB Module share
#define SHREG2_BASE (0x83030000)
#define SHREG2_SHARE_DSP2CTL	((UINT16P)(SHREG2_BASE+0x00))
#define SHREG2_SHARE_M2D2I1	((UINT16P)(SHREG2_BASE+0x04))
#define SHREG2_SHARE_M2D2I2	((UINT16P)(SHREG2_BASE+0x08))
#define SHREG2_SHARE_D22MCTL	((UINT16P)(SHREG2_BASE+0x0c))
#define SHREG2_SHARE_D22MSTA	((UINT16P)(SHREG2_BASE+0x10))
#define SHREG2_SHARE_D22MTID	((UINT16P)(SHREG2_BASE+0x14))
#define SHREG2_SHARE_2TDMAEN	((UINT16P)(SHREG2_BASE+0x18))
#define SHREG2_SHARE_2TDMAT1	((UINT16P)(SHREG2_BASE+0x1c))
#define SHREG2_SHARE_2TDMAT2	((UINT16P)(SHREG2_BASE+0x20))
#define SHREG2_SHARE_2TDMAT3	((UINT16P)(SHREG2_BASE+0x24))
#define SHREG2_SHARE_DSP2DBG	((UINT16P)(SHREG2_BASE+0x28))
#define SHREG2_SHARE_DSP2PWDN	((UINT16P)(SHREG2_BASE+0x48))
#define SHREG2_SHARE_DSP2CKR	((UINT16P)(SHREG2_BASE+0x4c))
#define SHREG2_SHARE_D22MDAT2	((UINT16P)(SHREG2_BASE+0x58))
#define SHREG2_SHARE_D22MDAT3	((UINT16P)(SHREG2_BASE+0x5c))
#define SHREG2_SHARE_D22MDAT4	((UINT16P)(SHREG2_BASE+0x60))
#define SHREG2_SHARE_D22MDAT5	((UINT16P)(SHREG2_BASE+0x64))
#define SHREG2_SHARE_D22MDAT6	((UINT16P)(SHREG2_BASE+0x68))
#define SHREG2_SHARE_D22MDAT7	((UINT16P)(SHREG2_BASE+0x6c))
#define SHREG2_SHARE_DSP2OPT	((UINT16P)(SHREG2_BASE+0x74))
#define SHREG2_SHARE_D2M_WAKEUP_CTL	((UINT16P)(SHREG2_BASE+0x78))
#define SHREG2_SHARE_D2M_WAKEUP_STA	((UINT16P)(SHREG2_BASE+0x7C))
#define SHREG2_SHREG_DSP2CTL	((UINT32P)(SHREG2_BASE+0x0))
#define SHREG2_SHREG_M2D2I1	((UINT32P)(SHREG2_BASE+0x4))
#define SHREG2_SHREG_M2D2I2	((UINT32P)(SHREG2_BASE+0x8))
#define SHREG2_SHREG_D22MTID	((UINT32P)(SHREG2_BASE+0x14))
#define SHREG2_SHREG_2TDMAEN	((UINT32P)(SHREG2_BASE+0x18))
#define SHREG2_SHREG_2TDMAT1	((UINT32P)(SHREG2_BASE+0x1C))
#define SHREG2_SHREG_2TDMAT2	((UINT32P)(SHREG2_BASE+0x20))
#define SHREG2_SHREG_2TDMAT3	((UINT32P)(SHREG2_BASE+0x24))
#define SHREG2_SHREG_2PWDNSRC	((UINT32P)(SHREG2_BASE+0x2C))
#define SHREG2_SHREG_2PWDNCON	((UINT32P)(SHREG2_BASE+0x30))
#define SHREG2_SHREG_D2PC	((UINT32P)(SHREG2_BASE+0x34))
#define SHREG2_SHREG_D2CNTR	((UINT32P)(SHREG2_BASE+0x38))
#define SHREG2_SHREG_DSP2OPT2	((UINT32P)(SHREG2_BASE+0x3C))
#define SHREG2_SHREG_D2M_TASK2	((UINT32P)(SHREG2_BASE+0x48))
#define SHREG2_SHREG_D2M_TASK3	((UINT32P)(SHREG2_BASE+0x4C))
#define SHREG2_SHREG_D2M_TASK4	((UINT32P)(SHREG2_BASE+0x50))
#define SHREG2_SHREG_D2M_TASK5	((UINT32P)(SHREG2_BASE+0x54))
#define SHREG2_SHREG_D2M_TASK6	((UINT32P)(SHREG2_BASE+0x58))
#define SHREG2_SHREG_D2M_TASK7	((UINT32P)(SHREG2_BASE+0x5C))
#define SHREG2_SHREG_D2M_WAKEUP_TRIG	((UINT32P)(SHREG2_BASE+0x60))

// APB Module divider
#define DIVIDER_BASE (0x83040000)
#define DIV_CON	((UINT32P)(DIVIDER_BASE+0x00))
#define DIV_DIVIDENDL	((UINT32P)(DIVIDER_BASE+0x04))
#define DIV_DIVISORL	((UINT32P)(DIVIDER_BASE+0x08))
#define DIV_QUOTIENTL	((UINT32P)(DIVIDER_BASE+0x0c))
#define DIV_REMAINDERL	((UINT32P)(DIVIDER_BASE+0x10))
#define DIV_DIVIDENDM	((UINT32P)(DIVIDER_BASE+0x14))
#define DIV_DIVISORM	((UINT32P)(DIVIDER_BASE+0x18))
#define DIV_QUOTIENTM	((UINT32P)(DIVIDER_BASE+0x1c))
#define DIV_REMAINDERM	((UINT32P)(DIVIDER_BASE+0x20))

// APB Module fcs
#define FCS_BASE (0x83050000)
#define FCS_DATA	((UINT16P)(FCS_BASE+0x0000))
#define FCS_DLEN	((UINT16P)(FCS_BASE+0x0004))
#define FCS_PAR1	((UINT16P)(FCS_BASE+0x0008))
#define FCS_PAR2	((UINT16P)(FCS_BASE+0x000C))
#define FCS_STAT	((UINT16P)(FCS_BASE+0x0010))
#define FCS_RST	((UINT16P)(FCS_BASE+0x0014))

// APB Module gcu
#define GCU_BASE (0x83060000)
#define GCU_CON	((UINT32P)(GCU_BASE+0x0000))
#define GCU_STA	((UINT32P)(GCU_BASE+0x0004))
#define GCU_SKEY0	((UINT32P)(GCU_BASE+0x0008))
#define GCU_SKEY1	((UINT32P)(GCU_BASE+0x000c))
#define GCU_MKEY	((UINT32P)(GCU_BASE+0x0010))
#define GCU_CKEY	((UINT32P)(GCU_BASE+0x0014))
#define GCU_SKEY2	((UINT32P)(GCU_BASE+0x0018))
#define GCU_SKEY3	((UINT32P)(GCU_BASE+0x001c))

// APB Module dual_bsi
#define BSI_2G_BASE (0x83070000)
#define BSI_2G_GSM_BSI_CON	((UINT32P)(BSI_2G_BASE+0x0000))
#define BSI_2G_GSM_BSI_ENA0	((UINT32P)(BSI_2G_BASE+0x0B00))
#define BSI_2G_GSM_BSI_ENA1	((UINT32P)(BSI_2G_BASE+0x0B04))
#define BSI_2G_GSM_BSI_ENA2	((UINT32P)(BSI_2G_BASE+0x0B08))
#define BSI_2G_GSM_BSI_ENA3	((UINT32P)(BSI_2G_BASE+0x0B0C))
#define BSI_2G_GSM_BSI_ENA4	((UINT32P)(BSI_2G_BASE+0x0B10))
#define BSI_2G_GSM_BSI_ACTUPT	((UINT32P)(BSI_2G_BASE+0x0B20))
#define BSI_2G_GSM_BSI_TXDATA_CON	((UINT32P)(BSI_2G_BASE+0x0B24))
#define BSI_2G_DUAL_BSI_PORT_MODE	((UINT32P)(BSI_2G_BASE+0x0B28))
#define BSI_2G_UMTS_BSI_CON	((UINT32P)(BSI_2G_BASE+0x1008))
#define BSI_2G_UMTS_BSI_ENA0	((UINT32P)(BSI_2G_BASE+0x1B00))
#define BSI_2G_UMTS_BSI_ENA1	((UINT32P)(BSI_2G_BASE+0x1B04))
#define BSI_2G_UMTS_BSI_ENA2	((UINT32P)(BSI_2G_BASE+0x1B08))
#define BSI_2G_UMTS_BSI_ENA3	((UINT32P)(BSI_2G_BASE+0x1B0C))
#define BSI_2G_UMTS_BSI_AGC0_CON	((UINT32P)(BSI_2G_BASE+0x1B10))
#define BSI_2G_UMTS_BSI_PGA_CON	((UINT32P)(BSI_2G_BASE+0x1B14))
#define BSI_2G_UMTS_BSI_PA_CON	((UINT32P)(BSI_2G_BASE+0x1B18))
#define BSI_2G_UMTS_BSI_RDCON	((UINT32P)(BSI_2G_BASE+0x1B1C))
#define BSI_2G_UMTS_BSI_RDADDR_CON	((UINT32P)(BSI_2G_BASE+0x1B20))
#define BSI_2G_UMTS_BSI_RDADDR	((UINT32P)(BSI_2G_BASE+0x1B24))
#define BSI_2G_UMTS_BSI_RDDAT_L	((UINT32P)(BSI_2G_BASE+0x1B28))
#define BSI_2G_UMTS_BSI_RDDAT_H	((UINT32P)(BSI_2G_BASE+0x1B2C))
#define BSI_2G_TXUPC_BSI_RDCON	((UINT32P)(BSI_2G_BASE+0x1B30))
#define BSI_2G_TXUPC_BSI_RDADDR_CON	((UINT32P)(BSI_2G_BASE+0x1B34))
#define BSI_2G_TXUPC_BSI_RDADDR	((UINT32P)(BSI_2G_BASE+0x1B38))
#define BSI_2G_TXUPC_BSI_RDDAT_L	((UINT32P)(BSI_2G_BASE+0x1B3C))
#define BSI_2G_TXUPC_BSI_RDDAT_H	((UINT32P)(BSI_2G_BASE+0x1B40))
#define BSI_2G_GSM_BSI_RDCON	((UINT32P)(BSI_2G_BASE+0x1B44))
#define BSI_2G_GSM_BSI_RDADDR_CON	((UINT32P)(BSI_2G_BASE+0x1B48))
#define BSI_2G_GSM_BSI_RDADDR	((UINT32P)(BSI_2G_BASE+0x1B4C))
#define BSI_2G_GSM_BSI_RDDAT_L	((UINT32P)(BSI_2G_BASE+0x1B50))
#define BSI_2G_GSM_BSI_RDDAT_H	((UINT32P)(BSI_2G_BASE+0x1B54))
#define BSI_2G_BSI_IMM_WD_RDY	((UINT32P)(BSI_2G_BASE+0x1B58))
#define BSI_2G_UMTS_BSI_ERR_DET_EVT_SET0	((UINT32P)(BSI_2G_BASE+0x1B5C))
#define BSI_2G_UMTS_BSI_ERR_DET_EVT_SET1	((UINT32P)(BSI_2G_BASE+0x1B60))
#define BSI_2G_UMTS_BSI_ERR_DET_EVT_SET2	((UINT32P)(BSI_2G_BASE+0x1B64))
#define BSI_2G_UMTS_BSI_ERR_DET_EVT_SET3	((UINT32P)(BSI_2G_BASE+0x1B68))
#define BSI_2G_UMTS_BSI_ERR_DET_EVT_CLR0	((UINT32P)(BSI_2G_BASE+0x1B6C))
#define BSI_2G_UMTS_BSI_ERR_DET_EVT_CLR1	((UINT32P)(BSI_2G_BASE+0x1B70))
#define BSI_2G_UMTS_BSI_ERR_DET_EVT_CLR2	((UINT32P)(BSI_2G_BASE+0x1B74))
#define BSI_2G_UMTS_BSI_ERR_DET_EVT_CLR3	((UINT32P)(BSI_2G_BASE+0x1B78))
#define BSI_2G_UMTS_BSI_ERR_DET_EVT_TYPE0	((UINT32P)(BSI_2G_BASE+0x1B7C))
#define BSI_2G_UMTS_BSI_ERR_DET_EVT_TYPE1	((UINT32P)(BSI_2G_BASE+0x1B80))
#define BSI_2G_UMTS_BSI_ERR_DET_EVT_TYPE2	((UINT32P)(BSI_2G_BASE+0x1B84))
#define BSI_2G_UMTS_BSI_ERR_DET_EVT_TYPE3	((UINT32P)(BSI_2G_BASE+0x1B88))
#define BSI_2G_UMTS_BSI_ERR_DET_STA	((UINT32P)(BSI_2G_BASE+0x1B8C))
#define BSI_2G_UMTS_BSI_ERR_DET	((UINT32P)(BSI_2G_BASE+0x1B90))
#define BSI_2G_UMTS_BSI_UMTS_ID0	((UINT32P)(BSI_2G_BASE+0x1B94))
#define BSI_2G_UMTS_BSI_UMTS_ID1	((UINT32P)(BSI_2G_BASE+0x1B98))
#define BSI_2G_UMTS_BSI_UMTS_ID2	((UINT32P)(BSI_2G_BASE+0x1B9C))
#define BSI_2G_UMTS_BSI_UMTS_ID3	((UINT32P)(BSI_2G_BASE+0x1BA0))
#define BSI_2G_UMTS_BSI_GSM_ID0	((UINT32P)(BSI_2G_BASE+0x1BA4))
#define BSI_2G_UMTS_BSI_GSM_ID1	((UINT32P)(BSI_2G_BASE+0x1BA8))
#define BSI_2G_UMTS_BSI_GSM_ID2	((UINT32P)(BSI_2G_BASE+0x1BAC))
#define BSI_2G_UMTS_BSI_GSM_ID3	((UINT32P)(BSI_2G_BASE+0x1BB0))
#define BSI_2G_UMTS_BSI_GSM_ID4	((UINT32P)(BSI_2G_BASE+0x1BB4))
#define BSI_2G_UMTS_BSI_AFC_SHIFT	((UINT32P)(BSI_2G_BASE+0x1BC0))
#define BSI_2G_UMTS_BSI_AFC_MASK	((UINT32P)(BSI_2G_BASE+0x1BC4))
#define BSI_2G_UMTS_BSI_AFC_VALUE	((UINT32P)(BSI_2G_BASE+0x1BC8))
#define BSI_2G_UMTS_BSI_AFC_CON	((UINT32P)(BSI_2G_BASE+0x1BCC))
#define BSI_2G_UMTS_BSI_AFC_CW	((UINT32P)(BSI_2G_BASE+0x1BD0))
#define BSI_2G_UMTS_BSI_MIPI_CON	((UINT32P)(BSI_2G_BASE+0x1BD4))
#define BSI_2G_GSM_BSI_MIPI_BURST_EN0	((UINT32P)(BSI_2G_BASE+0x1BD8))
#define BSI_2G_GSM_BSI_MIPI_BURST_EN1	((UINT32P)(BSI_2G_BASE+0x1BDC))
#define BSI_2G_GSM_BSI_MIPI_BURST_EN2	((UINT32P)(BSI_2G_BASE+0x1BE0))
#define BSI_2G_GSM_BSI_MIPI_BURST_EN3	((UINT32P)(BSI_2G_BASE+0x1BE4))
#define BSI_2G_GSM_BSI_MIPI_BURST_EN4	((UINT32P)(BSI_2G_BASE+0x1BE8))
#define BSI_2G_UMTS_BSI_MIPI_BURST_EN0	((UINT32P)(BSI_2G_BASE+0x1BEC))
#define BSI_2G_UMTS_BSI_MIPI_BURST_EN1	((UINT32P)(BSI_2G_BASE+0x1BF0))
#define BSI_2G_UMTS_BSI_MIPI_BURST_EN2	((UINT32P)(BSI_2G_BASE+0x1BF4))
#define BSI_2G_UMTS_BSI_MIPI_BURST_EN3	((UINT32P)(BSI_2G_BASE+0x1BF8))
#define BSI_2G_UMTS_BSI_AGC1_CON	((UINT32P)(BSI_2G_BASE+0x1BFC))
#define BSI_2G_BSI_PMIC_CON	((UINT32P)(BSI_2G_BASE+0x1C00))
#define BSI_2G_BSI_PMIC_DATA	((UINT32P)(BSI_2G_BASE+0x1C04))
#define BSI_2G_UMTS_BSI_PA_CON1	((UINT32P)(BSI_2G_BASE+0x1C10))

// APB Module dual_bpi
#define BPI_2G_BASE (0x83080000)
#define BPI_2G_GSM_BPI_BUF0	((UINT32P)(BPI_2G_BASE+0x004))
#define BPI_2G_GSM_BPI_BUF1	((UINT32P)(BPI_2G_BASE+0x008))
#define BPI_2G_GSM_BPI_BUF2	((UINT32P)(BPI_2G_BASE+0x00C))
#define BPI_2G_GSM_BPI_BUF3	((UINT32P)(BPI_2G_BASE+0x010))
#define BPI_2G_GSM_BPI_BUF4	((UINT32P)(BPI_2G_BASE+0x014))
#define BPI_2G_GSM_BPI_BUF5	((UINT32P)(BPI_2G_BASE+0x018))
#define BPI_2G_GSM_BPI_BUF6	((UINT32P)(BPI_2G_BASE+0x01C))
#define BPI_2G_GSM_BPI_BUF7	((UINT32P)(BPI_2G_BASE+0x020))
#define BPI_2G_GSM_BPI_BUF8	((UINT32P)(BPI_2G_BASE+0x024))
#define BPI_2G_GSM_BPI_BUF9	((UINT32P)(BPI_2G_BASE+0x028))
#define BPI_2G_GSM_BPI_BUF10	((UINT32P)(BPI_2G_BASE+0x02C))
#define BPI_2G_GSM_BPI_BUF11	((UINT32P)(BPI_2G_BASE+0x030))
#define BPI_2G_GSM_BPI_BUF12	((UINT32P)(BPI_2G_BASE+0x034))
#define BPI_2G_GSM_BPI_BUF13	((UINT32P)(BPI_2G_BASE+0x038))
#define BPI_2G_GSM_BPI_BUF14	((UINT32P)(BPI_2G_BASE+0x03C))
#define BPI_2G_GSM_BPI_BUF15	((UINT32P)(BPI_2G_BASE+0x040))
#define BPI_2G_GSM_BPI_BUF16	((UINT32P)(BPI_2G_BASE+0x044))
#define BPI_2G_GSM_BPI_BUF17	((UINT32P)(BPI_2G_BASE+0x048))
#define BPI_2G_GSM_BPI_BUF18	((UINT32P)(BPI_2G_BASE+0x04C))
#define BPI_2G_GSM_BPI_BUF19	((UINT32P)(BPI_2G_BASE+0x050))
#define BPI_2G_GSM_BPI_BUF20	((UINT32P)(BPI_2G_BASE+0x054))
#define BPI_2G_GSM_BPI_BUF21	((UINT32P)(BPI_2G_BASE+0x058))
#define BPI_2G_GSM_BPI_BUF22	((UINT32P)(BPI_2G_BASE+0x05C))
#define BPI_2G_GSM_BPI_BUF23	((UINT32P)(BPI_2G_BASE+0x060))
#define BPI_2G_GSM_BPI_BUF24	((UINT32P)(BPI_2G_BASE+0x064))
#define BPI_2G_GSM_BPI_BUF25	((UINT32P)(BPI_2G_BASE+0x068))
#define BPI_2G_GSM_BPI_BUF26	((UINT32P)(BPI_2G_BASE+0x06C))
#define BPI_2G_GSM_BPI_BUF27	((UINT32P)(BPI_2G_BASE+0x070))
#define BPI_2G_GSM_BPI_BUF28	((UINT32P)(BPI_2G_BASE+0x074))
#define BPI_2G_GSM_BPI_BUF29	((UINT32P)(BPI_2G_BASE+0x078))
#define BPI_2G_GSM_BPI_BUF30	((UINT32P)(BPI_2G_BASE+0x07C))
#define BPI_2G_GSM_BPI_BUF31	((UINT32P)(BPI_2G_BASE+0x080))
#define BPI_2G_GSM_BPI_BUF32	((UINT32P)(BPI_2G_BASE+0x084))
#define BPI_2G_GSM_BPI_BUFI	((UINT32P)(BPI_2G_BASE+0x0AC))
#define BPI_2G_GSM_BPI_ENA0	((UINT32P)(BPI_2G_BASE+0x0B0))
#define BPI_2G_GSM_BPI_ENA1	((UINT32P)(BPI_2G_BASE+0x0B4))
#define BPI_2G_GSM_BPI_MASK	((UINT32P)(BPI_2G_BASE+0x0B8))
#define BPI_2G_GSM_BPI_ACTUPT	((UINT32P)(BPI_2G_BASE+0x0BC))
#define BPI_2G_UMTS_BPI_BUF0	((UINT32P)(BPI_2G_BASE+0x104))
#define BPI_2G_UMTS_BPI_BUF1	((UINT32P)(BPI_2G_BASE+0x108))
#define BPI_2G_UMTS_BPI_BUF2	((UINT32P)(BPI_2G_BASE+0x10C))
#define BPI_2G_UMTS_BPI_BUF3	((UINT32P)(BPI_2G_BASE+0x110))
#define BPI_2G_UMTS_BPI_BUF4	((UINT32P)(BPI_2G_BASE+0x114))
#define BPI_2G_UMTS_BPI_BUF5	((UINT32P)(BPI_2G_BASE+0x118))
#define BPI_2G_UMTS_BPI_BUF6	((UINT32P)(BPI_2G_BASE+0x11C))
#define BPI_2G_UMTS_BPI_BUF7	((UINT32P)(BPI_2G_BASE+0x120))
#define BPI_2G_UMTS_BPI_BUF8	((UINT32P)(BPI_2G_BASE+0x124))
#define BPI_2G_UMTS_BPI_BUF9	((UINT32P)(BPI_2G_BASE+0x128))
#define BPI_2G_UMTS_BPI_BUF10	((UINT32P)(BPI_2G_BASE+0x12C))
#define BPI_2G_UMTS_BPI_BUF11	((UINT32P)(BPI_2G_BASE+0x130))
#define BPI_2G_UMTS_BPI_BUF12	((UINT32P)(BPI_2G_BASE+0x134))
#define BPI_2G_UMTS_BPI_BUF13	((UINT32P)(BPI_2G_BASE+0x138))
#define BPI_2G_UMTS_BPI_BUF14	((UINT32P)(BPI_2G_BASE+0x13C))
#define BPI_2G_UMTS_BPI_BUF15	((UINT32P)(BPI_2G_BASE+0x140))
#define BPI_2G_UMTS_BPI_BUF16	((UINT32P)(BPI_2G_BASE+0x144))
#define BPI_2G_UMTS_BPI_BUF17	((UINT32P)(BPI_2G_BASE+0x148))
#define BPI_2G_UMTS_BPI_BUF18	((UINT32P)(BPI_2G_BASE+0x14C))
#define BPI_2G_UMTS_BPI_BUF19	((UINT32P)(BPI_2G_BASE+0x150))
#define BPI_2G_UMTS_BPI_BUF20	((UINT32P)(BPI_2G_BASE+0x154))
#define BPI_2G_UMTS_BPI_BUF21	((UINT32P)(BPI_2G_BASE+0x158))
#define BPI_2G_UMTS_BPI_BUF22	((UINT32P)(BPI_2G_BASE+0x15C))
#define BPI_2G_UMTS_BPI_BUF23	((UINT32P)(BPI_2G_BASE+0x160))
#define BPI_2G_UMTS_BPI_BUF24	((UINT32P)(BPI_2G_BASE+0x164))
#define BPI_2G_UMTS_BPI_BUF25	((UINT32P)(BPI_2G_BASE+0x168))
#define BPI_2G_UMTS_BPI_BUF26	((UINT32P)(BPI_2G_BASE+0x16C))
#define BPI_2G_UMTS_BPI_BUF27	((UINT32P)(BPI_2G_BASE+0x170))
#define BPI_2G_UMTS_BPI_BUF28	((UINT32P)(BPI_2G_BASE+0x174))
#define BPI_2G_UMTS_BPI_BUF29	((UINT32P)(BPI_2G_BASE+0x178))
#define BPI_2G_UMTS_TXUPC_BPI_DISABLE	((UINT32P)(BPI_2G_BASE+0x190))
#define BPI_2G_UMTS_BPI_BUFTXI	((UINT32P)(BPI_2G_BASE+0x1A0))
#define BPI_2G_UMTS_BPI_BUFRXI	((UINT32P)(BPI_2G_BASE+0x1A4))
#define BPI_2G_UMTS_BPI_BUFRXDI	((UINT32P)(BPI_2G_BASE+0x1A8))
#define BPI_2G_UMTS_BPI_DEDICATION0	((UINT32P)(BPI_2G_BASE+0x1B0))
#define BPI_2G_UMTS_BPI_DEDICATION1	((UINT32P)(BPI_2G_BASE+0x1B4))
#define BPI_2G_UMTS_BPI_ENA0	((UINT32P)(BPI_2G_BASE+0x1B8))
#define BPI_2G_UMTS_BPI_MASK	((UINT32P)(BPI_2G_BASE+0x1C0))
#define BPI_2G_UMTS_BPI_ERR_DET	((UINT32P)(BPI_2G_BASE+0x200))
#define BPI_2G_UMTS_BPI_UMTS_ID	((UINT32P)(BPI_2G_BASE+0x204))
#define BPI_2G_UMTS_BPI_GSM_IDL	((UINT32P)(BPI_2G_BASE+0x208))
#define BPI_2G_UMTS_BPI_GSM_IDH	((UINT32P)(BPI_2G_BASE+0x20C))
#define BPI_2G_UMTS_BPI_BUS_OUT	((UINT32P)(BPI_2G_BASE+0x210))
#define BPI_2G_UMTS_BPI_UMTS_ERR_START	((UINT32P)(BPI_2G_BASE+0x214))
#define BPI_2G_UMTS_BPI_UMTS_ERR_END	((UINT32P)(BPI_2G_BASE+0x218))
#define BPI_2G_UMTS_BPI_GSM_ERR_START_L	((UINT32P)(BPI_2G_BASE+0x21C))
#define BPI_2G_UMTS_BPI_GSM_ERR_START_H	((UINT32P)(BPI_2G_BASE+0x220))
#define BPI_2G_UMTS_BPI_GSM_ERR_END_L	((UINT32P)(BPI_2G_BASE+0x224))
#define BPI_2G_UMTS_BPI_GSM_ERR_END_H	((UINT32P)(BPI_2G_BASE+0x228))

// APB Module afc
#define AFC_2G_BASE (0x83090000)
#define AFC_2G_AFC_CON	((UINT16P)(AFC_2G_BASE+0x00))
#define AFC_2G_AFC_BUF0	((UINT16P)(AFC_2G_BASE+0x04))
#define AFC_2G_AFC_BUF1	((UINT16P)(AFC_2G_BASE+0x08))
#define AFC_2G_AFC_BUF2	((UINT16P)(AFC_2G_BASE+0x0C))
#define AFC_2G_AFC_BUF3	((UINT16P)(AFC_2G_BASE+0x10))
#define AFC_2G_AFC_DUR	((UINT16P)(AFC_2G_BASE+0x14))
#define AFC_2G_AFC_UMTS_CON	((UINT16P)(AFC_2G_BASE+0x18))
#define AFC_2G_AFC_UMTS_IM_DAT	((UINT16P)(AFC_2G_BASE+0x1C))
#define AFC_2G_AFC_DAC	((UINT16P)(AFC_2G_BASE+0x20))

// APB Module tddsys
#define TDD_BASE (0x84000000)
#define tdd_pmu_pwr_con_misc_offs_2nd	((UINT16P)(TDD_BASE+0x0000001c))
#define tdd_halt_cfg_addr	((UINT16P)(TDD_BASE+0x00000000))
#define tdd_halt_status_addr	((UINT16P)(TDD_BASE+0x00000002))
#define tdd_dual_talk_cfg_addr	((UINT16P)(TDD_BASE+0x00000004))
#define tdd_spi_gpo_sel_reg1_addr	((UINT16P)(TDD_BASE+0x00000006))
#define tdd_spi_gpo_sel_reg2_addr	((UINT16P)(TDD_BASE+0x00000008))
#define tdd_spi_gpo_sel_reg3_addr	((UINT16P)(TDD_BASE+0x0000000a))
#define tdd_twog_status_mdsys_addr	((UINT16P)(TDD_BASE+0x0000000c))
#define tdd_threeg_status_mdsys_addr	((UINT16P)(TDD_BASE+0x0000000e))
#define tdd_scif_async_clk_freq_addr	((UINT16P)(TDD_BASE+0x00000010))
#define tdd_scif_async_clk_status_addr	((UINT16P)(TDD_BASE+0x00000012))
#define tdd_pmu_debug0_addr	((UINT16P)(TDD_BASE+0x00000014))
#define tdd_pmu_debug1_addr	((UINT16P)(TDD_BASE+0x00000016))
#define tdd_pmu_sft_rst_addr	((UINT16P)(TDD_BASE+0x00000018))
#define tdd_pmu_pwr_con_misc_addr	((UINT16P)(TDD_BASE+0x0000001a))
#define tdd_pmu_pwr_con_misc_2nd_addr	((UINT16P)(TDD_BASE+0x0000001c))
#define tdd_mbist_ctrl_addr	((UINT16P)(TDD_BASE+0x0000001e))
#define tdd_low_power_ctrl_addr	((UINT16P)(TDD_BASE+0x00000020))
#define tdd_scif_async_opt_dis_addr	((UINT16P)(TDD_BASE+0x000003de))
#define tdd_halt_rst_mask0_addr	((UINT16P)(TDD_BASE+0x000003e0))
#define tdd_halt_rst_mask1_addr	((UINT16P)(TDD_BASE+0x000003e2))
#define tdd_halt_rst_mask2_addr	((UINT16P)(TDD_BASE+0x000003e4))
#define tdd_ignore_invld_access_dis_addr	((UINT16P)(TDD_BASE+0x000003e6))
#define tdd_ignore_invld_access_addr	((UINT16P)(TDD_BASE+0x000003e8))
#define tdd_ignored_ahb_addr_hi_addr	((UINT16P)(TDD_BASE+0x000003ea))
#define tdd_ignored_ahb_addr_low_addr	((UINT16P)(TDD_BASE+0x000003ec))
#define tdd_debug_sel1_addr	((UINT16P)(TDD_BASE+0x000003ee))
#define tdd_debug_sel2_addr	((UINT16P)(TDD_BASE+0x000003f0))
#define tdd_debug_sel_pg1_addr	((UINT16P)(TDD_BASE+0x000003f2))
#define tdd_debug_sel_pg2_addr	((UINT16P)(TDD_BASE+0x000003f4))
#define tdd_debug_port_hi_addr	((UINT16P)(TDD_BASE+0x000003f6))
#define tdd_debug_port_lo_addr	((UINT16P)(TDD_BASE+0x000003f8))
#define tdd_hold_delay_thresh_addr	((UINT16P)(TDD_BASE+0x000003fa))
#define tdd_fix_idle_dcm_addr	((UINT16P)(TDD_BASE+0x000003fc))
#define tdd_hold_120m_write_addr	((UINT16P)(TDD_BASE+0x000003fe))
#define tdd_zsp_debug_reg_addr	((UINT16P)(TDD_BASE+0x00000400))
#define tdd_host_hsk_reg1_addr	((UINT16P)(TDD_BASE+0x00000406))
#define tdd_host_hsk_reg2_addr	((UINT16P)(TDD_BASE+0x00000408))
#define tdd_dsp_hsk_reg1_addr	((UINT16P)(TDD_BASE+0x0000040a))
#define tdd_dsp_hsk_reg2_addr	((UINT16P)(TDD_BASE+0x0000040c))
#define tdd_scif_endian_cfg_addr	((UINT16P)(TDD_BASE+0x0000040e))
#define tdd_wake_up_2g_int_addr	((UINT16P)(TDD_BASE+0x00000410))
#define tdd_wake_up_2g_int_mask_addr	((UINT16P)(TDD_BASE+0x00000412))
#define tdd_scif_int_status_addr	((UINT16P)(TDD_BASE+0x00000414))
#define tdd_dsp_int_status_addr	((UINT16P)(TDD_BASE+0x00000416))
#define tdd_scif_int_mask_addr	((UINT16P)(TDD_BASE+0x00000418))
#define tdd_dsp_int_mask_addr	((UINT16P)(TDD_BASE+0x0000041a))
#define tdd_tcu_hw_int_reg_addr	((UINT16P)(TDD_BASE+0x0000041c))
#define tdd_tcu_int_mask_addr	((UINT16P)(TDD_BASE+0x0000041e))
#define tdd_scif_int_pol_addr	((UINT16P)(TDD_BASE+0x00000420))
#define tdd_clk_ratio_cfg_reg_addr	((UINT16P)(TDD_BASE+0x00000422))
#define tdd_armsub_sft_rst_reg_addr	((UINT16P)(TDD_BASE+0x00000426))
#define tdd_armsub_clk_en_reg_addr	((UINT16P)(TDD_BASE+0x00000428))
#define tdd_realtime_reg_addr	((UINT16P)(TDD_BASE+0x0000042a))
#define tdd_m_bpi_spi_status_addr	((UINT16P)(TDD_BASE+0x0000042c))
#define tdd_clk_test_sel_reg_addr	((UINT16P)(TDD_BASE+0x00000430))
#define tdd_zsp_cfg_reg_addr	((UINT16P)(TDD_BASE+0x00000432))
#define tdd_clk_freq_status_addr	((UINT16P)(TDD_BASE+0x0000044e))
#define tdd_m_bpi_cfg_addr	((UINT16P)(TDD_BASE+0x00000450))
#define tdd_ignore_timing_latch_type_addr	((UINT16P)(TDD_BASE+0x00000452))
#define tdd_multi_mode_tcu_sync_timing_info_reg3_addr	((UINT16P)(TDD_BASE+0x00000454))
#define tdd_multi_mode_tcu_sync_timing_info_reg2_addr	((UINT16P)(TDD_BASE+0x00000456))
#define tdd_multi_mode_tcu_sync_timing_info_reg1_addr	((UINT16P)(TDD_BASE+0x00000458))
#define tdd_tcu_sync_timing_info_reg3_addr	((UINT16P)(TDD_BASE+0x0000045a))
#define tdd_tcu_sync_timing_info_reg2_addr	((UINT16P)(TDD_BASE+0x0000045c))
#define tdd_tcu_sync_timing_info_reg1_addr	((UINT16P)(TDD_BASE+0x0000045e))
#define tdd_spi_conflict_start_time_addr	((UINT16P)(TDD_BASE+0x0000046a))
#define tdd_spi_conflict_start_sfn_addr	((UINT16P)(TDD_BASE+0x0000046c))
#define tdd_conflict_start_time_addr	((UINT16P)(TDD_BASE+0x0000046e))
#define tdd_conflict_stop_time_addr	((UINT16P)(TDD_BASE+0x00000470))
#define tdd_conflict_start_sfn_addr	((UINT16P)(TDD_BASE+0x00000472))
#define tdd_conflict_stop_sfn_addr	((UINT16P)(TDD_BASE+0x00000474))
#define tdd_m_bpi_sts_addr_cfg_addr	((UINT16P)(TDD_BASE+0x00000476))
#define tdd_mem_delsel_reg1_addr	((UINT16P)(TDD_BASE+0x000004a0))
#define tdd_mem_delsel_reg2_addr	((UINT16P)(TDD_BASE+0x000004a2))
#define tdd_mem_delsel_reg3_addr	((UINT16P)(TDD_BASE+0x000004a4))
#define tdd_mem_delsel_reg4_addr	((UINT16P)(TDD_BASE+0x000004a6))
#define tdd_mem_delsel_reg5_addr	((UINT16P)(TDD_BASE+0x000004a8))
#define tdd_mem_delsel_reg6_addr	((UINT16P)(TDD_BASE+0x000004aa))
#define tdd_mem_delsel_reg7_addr	((UINT16P)(TDD_BASE+0x000004ac))
#define tdd_mem_delsel_reg8_addr	((UINT16P)(TDD_BASE+0x000004ae))
#define tdd_mem_delsel_reg9_addr	((UINT16P)(TDD_BASE+0x000004b0))
#define tdd_mem_delsel_reg10_addr	((UINT16P)(TDD_BASE+0x000004b2))
#define tdd_mem_delsel_reg11_addr	((UINT16P)(TDD_BASE+0x000004b4))
#define tdd_mem_delsel_reg12_addr	((UINT16P)(TDD_BASE+0x000004b6))
#define tdd_mem_delsel_reg13_addr	((UINT16P)(TDD_BASE+0x000004b8))
#define tdd_mem_delsel_reg14_addr	((UINT16P)(TDD_BASE+0x000004ba))
#define tdd_mem_delsel_reg15_addr	((UINT16P)(TDD_BASE+0x000004bc))
#define tdd_mem_delsel_reg16_addr	((UINT16P)(TDD_BASE+0x000004be))
#define tdd_mem_delsel_reg17_addr	((UINT16P)(TDD_BASE+0x000004c0))
#define tdd_mem_delsel_reg18_addr	((UINT16P)(TDD_BASE+0x000004c2))
#define tdd_mem_delsel_reg19_addr	((UINT16P)(TDD_BASE+0x000004c4))
#define tdd_mem_delsel_reg20_addr	((UINT16P)(TDD_BASE+0x000004c6))
#define tdd_mem_delsel_reg21_addr	((UINT16P)(TDD_BASE+0x000004c8))
#define tdd_mem_delsel_reg22_addr	((UINT16P)(TDD_BASE+0x000004ca))
#define tdd_mem_delsel_reg23_addr	((UINT16P)(TDD_BASE+0x000004cc))
#define tdd_mem_delsel_reg24_addr	((UINT16P)(TDD_BASE+0x000004ce))
#define tdd_mem_delsel_reg25_addr	((UINT16P)(TDD_BASE+0x000004d0))
#define tdd_mem_delsel_reg26_addr	((UINT16P)(TDD_BASE+0x000004d2))
#define tdd_mem_delsel_reg27_addr	((UINT16P)(TDD_BASE+0x000004d4))
#define tdd_mem_delsel_reg28_addr	((UINT16P)(TDD_BASE+0x000004d6))
#define tdd_mem_delsel_reg29_addr	((UINT16P)(TDD_BASE+0x000004d8))
#define tdd_mem_delsel_reg30_addr	((UINT16P)(TDD_BASE+0x000004da))
#define tdd_mem_delsel_reg31_addr	((UINT16P)(TDD_BASE+0x000004dc))
#define tdd_mem_delsel_reg32_addr	((UINT16P)(TDD_BASE+0x000004de))
#define tdd_mem_delsel_reg33_addr	((UINT16P)(TDD_BASE+0x000004e0))
#define tdd_mem_delsel_reg34_addr	((UINT16P)(TDD_BASE+0x000004e2))
#define tdd_mem_delsel_reg35_addr	((UINT16P)(TDD_BASE+0x000004e4))
#define tdd_ibuf_addr	((UINT16P)(TDD_BASE+0x00000800))
#define tdd_obuf_addr	((UINT16P)(TDD_BASE+0x00000802))
#define tdd_cipher_cfg_reg_addr	((UINT16P)(TDD_BASE+0x00000804))
#define tdd_cipher_cnt_reg1_addr	((UINT16P)(TDD_BASE+0x00000806))
#define tdd_cipher_cnt_reg2_addr	((UINT16P)(TDD_BASE+0x00000808))
#define tdd_f9_fresh_reg1_addr	((UINT16P)(TDD_BASE+0x0000080a))
#define tdd_f9_fresh_reg2_addr	((UINT16P)(TDD_BASE+0x0000080c))
#define tdd_cipher_key1_reg_addr	((UINT16P)(TDD_BASE+0x0000080e))
#define tdd_cipher_key2_reg_addr	((UINT16P)(TDD_BASE+0x00000810))
#define tdd_cipher_key3_reg_addr	((UINT16P)(TDD_BASE+0x00000812))
#define tdd_cipher_key4_reg_addr	((UINT16P)(TDD_BASE+0x00000814))
#define tdd_cipher_key5_reg_addr	((UINT16P)(TDD_BASE+0x00000816))
#define tdd_cipher_key6_reg_addr	((UINT16P)(TDD_BASE+0x00000818))
#define tdd_cipher_key7_reg_addr	((UINT16P)(TDD_BASE+0x0000081a))
#define tdd_cipher_key8_reg_addr	((UINT16P)(TDD_BASE+0x0000081c))
#define tdd_cipher_len_reg1_addr	((UINT16P)(TDD_BASE+0x0000081e))
#define tdd_cipher_len_reg2_addr	((UINT16P)(TDD_BASE+0x00000820))
#define tdd_f9_mac_reg1_addr	((UINT16P)(TDD_BASE+0x00000822))
#define tdd_f9_mac_reg2_addr	((UINT16P)(TDD_BASE+0x00000824))
#define tdd_cipher_sta_reg_addr	((UINT16P)(TDD_BASE+0x00000826))
#define tdd_cipher_int_reg_addr	((UINT16P)(TDD_BASE+0x00000828))
#define tdd_cipher_int_clr_addr	((UINT16P)(TDD_BASE+0x0000082a))
#define tdd_cipher_int_msk_addr	((UINT16P)(TDD_BASE+0x0000082c))
#define tdd_all_data_endian	((UINT16P)(TDD_BASE+0x00000001))
#define tdd_endian_little8	((UINT16P)(TDD_BASE+0x00000000))
#define tdd_endian_big8	((UINT16P)(TDD_BASE+0x00000001))
#define tdd_endian_little16	((UINT16P)(TDD_BASE+0x00000002))
#define tdd_endian_big16	((UINT16P)(TDD_BASE+0x00000003))
#define tdd_engine_f8	((UINT16P)(TDD_BASE+0x00000000))
#define tdd_engine_f9	((UINT16P)(TDD_BASE+0x00000001))
#define tdd_engine_en	((UINT16P)(TDD_BASE+0x00000001))
#define tdd_mbist_start_0_addr	((UINT16P)(TDD_BASE+0x00050000))
#define tdd_mbist_start_1_addr	((UINT16P)(TDD_BASE+0x00050004))
#define tdd_mbist_hold_addr	((UINT16P)(TDD_BASE+0x00050008))
#define tdd_mbist_background_addr	((UINT16P)(TDD_BASE+0x0005000c))
#define tdd_mbist_bsel_addr	((UINT16P)(TDD_BASE+0x00050010))
#define tdd_mbist_done_sel_addr	((UINT16P)(TDD_BASE+0x00050014))
#define tdd_mbist_fail_sel_addr	((UINT16P)(TDD_BASE+0x00050018))
#define tdd_mbist_done_0_addr	((UINT16P)(TDD_BASE+0x0005001c))
#define tdd_mbist_done_1_addr	((UINT16P)(TDD_BASE+0x00050020))
#define tdd_mbist_fail_0_addr	((UINT16P)(TDD_BASE+0x00050024))
#define tdd_mbist_fail_1_addr	((UINT16P)(TDD_BASE+0x00050028))
#define tdd_mbist_fail_2_addr	((UINT16P)(TDD_BASE+0x0005002c))
#define tdd_mbist_fail_3_addr	((UINT16P)(TDD_BASE+0x00050030))
#define tdd_mbist_fail_4_addr	((UINT16P)(TDD_BASE+0x00050034))
#define tdd_group4_sign_addr	((UINT16P)(TDD_BASE+0x00050038))
#define tdd_group5_sign_addr	((UINT16P)(TDD_BASE+0x0005003c))
#define tdd_group6_sign_addr	((UINT16P)(TDD_BASE+0x00050040))
#define tdd_group27_sign_addr	((UINT16P)(TDD_BASE+0x00050044))
#define tdd_group41_sign_addr	((UINT16P)(TDD_BASE+0x00050048))
#define tdd_group42_sign_addr	((UINT16P)(TDD_BASE+0x0005004c))
#define tdd_group43_sign1_addr	((UINT16P)(TDD_BASE+0x00050050))
#define tdd_group43_sign2_addr	((UINT16P)(TDD_BASE+0x00050054))
#define tdd_group56_sign1a_addr	((UINT16P)(TDD_BASE+0x00050058))
#define tdd_group56_sign2a_addr	((UINT16P)(TDD_BASE+0x0005005c))
#define tdd_mbist_resetb_addr	((UINT16P)(TDD_BASE+0x00050068))
#define tdd_mbist_rp_ok_addr	((UINT16P)(TDD_BASE+0x00050060))
#define tdd_mbist_rp_fail_addr	((UINT16P)(TDD_BASE+0x00050064))
#define tdd_sleep_inv_addr	((UINT16P)(TDD_BASE+0x0005006c))
#define tdd_sleep_w_addr	((UINT16P)(TDD_BASE+0x00050070))
#define tdd_sleep_r_addr	((UINT16P)(TDD_BASE+0x00050074))
#define tdd_csce_cfg	((UINT16P)(TDD_BASE+0x0011f080))
#define tdd_csce_int_sts	((UINT16P)(TDD_BASE+0x0011f084))
#define tdd_csce_int_msk	((UINT16P)(TDD_BASE+0x0011f088))
#define tdd_csce_int_clr	((UINT16P)(TDD_BASE+0x0011f08c))
#define tdd_csce_start	((UINT16P)(TDD_BASE+0x0011f090))
#define tdd_cs1_cfg	((UINT16P)(TDD_BASE+0x0011f094))
#define tdd_cs1_sdc_sel	((UINT16P)(TDD_BASE+0x0011f098))
#define tdd_ceu_cfg	((UINT16P)(TDD_BASE+0x0011f09c))
#define tdd_ceu_thm_off	((UINT16P)(TDD_BASE+0x0011f0a0))
#define tdd_ceu_thn_off	((UINT16P)(TDD_BASE+0x0011f0a4))
#define tdd_ceu_ps_cfg	((UINT16P)(TDD_BASE+0x0011f0a8))
#define tdd_ceu_cell0_cfg0	((UINT16P)(TDD_BASE+0x0011f0ac))
#define tdd_ceu_cell0_cfg1	((UINT16P)(TDD_BASE+0x0011f0b0))
#define tdd_ceu_cell0_path_pos	((UINT16P)(TDD_BASE+0x0011f0b4))
#define tdd_ceu_cell1_cfg0	((UINT16P)(TDD_BASE+0x0011f0b8))
#define tdd_ceu_cell1_cfg1	((UINT16P)(TDD_BASE+0x0011f0bc))
#define tdd_ceu_cell1_path_pos	((UINT16P)(TDD_BASE+0x0011f0c0))
#define tdd_ceu_cell2_cfg0	((UINT16P)(TDD_BASE+0x0011f0c4))
#define tdd_ceu_cell2_cfg1	((UINT16P)(TDD_BASE+0x0011f0c8))
#define tdd_ceu_cell2_path_pos	((UINT16P)(TDD_BASE+0x0011f0cc))
#define tdd_ceu_cell3_cfg0	((UINT16P)(TDD_BASE+0x0011f0d0))
#define tdd_ceu_cell3_cfg1	((UINT16P)(TDD_BASE+0x0011f0d4))
#define tdd_ceu_cell3_path_pos	((UINT16P)(TDD_BASE+0x0011f0d8))
#define tdd_mmc_cfg	((UINT16P)(TDD_BASE+0x0011f0e0))
#define tdd_mmc_mamap0	((UINT16P)(TDD_BASE+0x0011f0e4))
#define tdd_mmc_mamap1	((UINT16P)(TDD_BASE+0x0011f0e8))
#define tdd_mmc_mamap2	((UINT16P)(TDD_BASE+0x0011f0ec))
#define tdd_mmc_mamap3	((UINT16P)(TDD_BASE+0x0011f0f0))
#define tdd_msc_cfg	((UINT16P)(TDD_BASE+0x0011f0f8))
#define tdd_msc_sdc_map	((UINT16P)(TDD_BASE+0x0011f0fc))
#define tdd_ttu_cfg	((UINT16P)(TDD_BASE+0x0011f100))
#define tdd_ttu_thmn_off	((UINT16P)(TDD_BASE+0x0011f104))
#define tdd_ttu_beta	((UINT16P)(TDD_BASE+0x0011f108))
#define tdd_ttu_cell0_cfg0	((UINT16P)(TDD_BASE+0x0011f10c))
#define tdd_ttu_cell0_cfg1	((UINT16P)(TDD_BASE+0x0011f110))
#define tdd_ttu_cell0_path_pos0	((UINT16P)(TDD_BASE+0x0011f114))
#define tdd_ttu_cell0_path_pos1	((UINT16P)(TDD_BASE+0x0011f118))
#define tdd_ttu_cell1_cfg0	((UINT16P)(TDD_BASE+0x0011f11c))
#define tdd_ttu_cell1_cfg1	((UINT16P)(TDD_BASE+0x0011f120))
#define tdd_ttu_cell1_path_pos0	((UINT16P)(TDD_BASE+0x0011f124))
#define tdd_ttu_cell1_path_pos1	((UINT16P)(TDD_BASE+0x0011f128))
#define tdd_ttu_cell2_cfg0	((UINT16P)(TDD_BASE+0x0011f12c))
#define tdd_ttu_cell2_cfg1	((UINT16P)(TDD_BASE+0x0011f130))
#define tdd_ttu_cell2_path_pos0	((UINT16P)(TDD_BASE+0x0011f134))
#define tdd_ttu_cell2_path_pos1	((UINT16P)(TDD_BASE+0x0011f138))
#define tdd_ttu_cell3_cfg0	((UINT16P)(TDD_BASE+0x0011f13c))
#define tdd_ttu_cell3_cfg1	((UINT16P)(TDD_BASE+0x0011f140))
#define tdd_ttu_cell3_path_pos0	((UINT16P)(TDD_BASE+0x0011f144))
#define tdd_ttu_cell3_path_pos1	((UINT16P)(TDD_BASE+0x0011f148))
#define tdd_csce_tim_cnt	((UINT16P)(TDD_BASE+0x0011f14c))
#define tdd_cs1_maxpw_reg0	((UINT16P)(TDD_BASE+0x0011f150))
#define tdd_cs1_maxpw_reg1	((UINT16P)(TDD_BASE+0x0011f154))
#define tdd_cs1_maxpos_reg0	((UINT16P)(TDD_BASE+0x0011f158))
#define tdd_cs1_maxpos_reg1	((UINT16P)(TDD_BASE+0x0011f15c))
#define tdd_cs1_maxsdc_reg	((UINT16P)(TDD_BASE+0x0011f160))
#define tdd_sts_reg0	((UINT16P)(TDD_BASE+0x0011f164))
#define tdd_sts_reg1	((UINT16P)(TDD_BASE+0x0011f168))
#define tdd_eco_reg0	((UINT16P)(TDD_BASE+0x0011f170))
#define tdd_eco_reg1	((UINT16P)(TDD_BASE+0x0011f174))
#define tdd_test_data	((UINT16P)(TDD_BASE+0x0011f16c))
#define tdd_test_reset	((UINT16P)(TDD_BASE+0x0011f17c))
#define tdd_ctd_start_addr	((UINT16P)(TDD_BASE+0x0011f240))
#define tdd_ctd_scch1_detect_addr	((UINT16P)(TDD_BASE+0x0011f242))
#define tdd_ctd_scch2_detect_addr	((UINT16P)(TDD_BASE+0x0011f244))
#define tdd_ctd_scch3_detect_addr	((UINT16P)(TDD_BASE+0x0011f246))
#define tdd_ctd_scch4_detect_addr	((UINT16P)(TDD_BASE+0x0011f248))
#define tdd_ctd_fpach_detect_addr	((UINT16P)(TDD_BASE+0x0011f24a))
#define tdd_ctd_pich_detect_addr	((UINT16P)(TDD_BASE+0x0011f24c))
#define tdd_ctd_int_mask_addr	((UINT16P)(TDD_BASE+0x0011f24e))
#define tdd_ctd_int_reg_addr	((UINT16P)(TDD_BASE+0x0011f250))
#define tdd_ctd_cc1_tfci_size_addr	((UINT16P)(TDD_BASE+0x0011f252))
#define tdd_ctd_cc1_tpc_size_addr	((UINT16P)(TDD_BASE+0x0011f254))
#define tdd_ctd_cc1_tfci_indicator_addr	((UINT16P)(TDD_BASE+0x0011f256))
#define tdd_ctd_cc1_tpc_ss_indicator1_addr	((UINT16P)(TDD_BASE+0x0011f258))
#define tdd_ctd_cc1_tpc_ss_indicator2_addr	((UINT16P)(TDD_BASE+0x0011f25a))
#define tdd_ctd_cc1_tpc_ss_indicator3_addr	((UINT16P)(TDD_BASE+0x0011f25c))
#define tdd_ctd_cc1_tpc_ss_indicator4_addr	((UINT16P)(TDD_BASE+0x0011f25e))
#define tdd_ctd_cc1_code_active_indicator1_addr	((UINT16P)(TDD_BASE+0x0011f260))
#define tdd_ctd_cc1_code_active_indicator2_addr	((UINT16P)(TDD_BASE+0x0011f262))
#define tdd_ctd_cc1_code_active_indicator3_addr	((UINT16P)(TDD_BASE+0x0011f264))
#define tdd_ctd_cc1_code_active_indicator4_addr	((UINT16P)(TDD_BASE+0x0011f266))
#define tdd_ctd_cc1_code_active_indicator5_addr	((UINT16P)(TDD_BASE+0x0011f268))
#define tdd_ctd_cc2_tfci_size_addr	((UINT16P)(TDD_BASE+0x0011f26a))
#define tdd_ctd_cc2_tpc_size_addr	((UINT16P)(TDD_BASE+0x0011f26c))
#define tdd_ctd_cc2_tfci_indicator_addr	((UINT16P)(TDD_BASE+0x0011f26e))
#define tdd_ctd_cc2_tpc_ss_indicator1_addr	((UINT16P)(TDD_BASE+0x0011f270))
#define tdd_ctd_cc2_tpc_ss_indicator2_addr	((UINT16P)(TDD_BASE+0x0011f272))
#define tdd_ctd_cc2_tpc_ss_indicator3_addr	((UINT16P)(TDD_BASE+0x0011f274))
#define tdd_ctd_cc2_tpc_ss_indicator4_addr	((UINT16P)(TDD_BASE+0x0011f276))
#define tdd_ctd_cc2_code_active_indicator1_addr	((UINT16P)(TDD_BASE+0x0011f278))
#define tdd_ctd_cc2_code_active_indicator2_addr	((UINT16P)(TDD_BASE+0x0011f27a))
#define tdd_ctd_cc2_code_active_indicator3_addr	((UINT16P)(TDD_BASE+0x0011f27c))
#define tdd_ctd_cc2_code_active_indicator4_addr	((UINT16P)(TDD_BASE+0x0011f27e))
#define tdd_ctd_cc2_code_active_indicator5_addr	((UINT16P)(TDD_BASE+0x0011f280))
#define tdd_ctd_cc1_sf_addr	((UINT16P)(TDD_BASE+0x0011f282))
#define tdd_ctd_cc2_sf_addr	((UINT16P)(TDD_BASE+0x0011f284))
#define tdd_ctd_cc1_ts_jda_index_addr	((UINT16P)(TDD_BASE+0x0011f286))
#define tdd_ctd_cc2_ts_jda_index_addr	((UINT16P)(TDD_BASE+0x0011f288))
#define tdd_ctd_pdsch_code_active_addr	((UINT16P)(TDD_BASE+0x0011f28a))
#define tdd_ctd_pdsch_code_active_num_addr	((UINT16P)(TDD_BASE+0x0011f28c))
#define tdd_ctd_pdsch_ts_num_addr	((UINT16P)(TDD_BASE+0x0011f28e))
#define tdd_ctd_rearrage_format_addr	((UINT16P)(TDD_BASE+0x0011f290))
#define tdd_ctd_jda_scaling_addr	((UINT16P)(TDD_BASE+0x0011f292))
#define tdd_ctd_trch_num_addr	((UINT16P)(TDD_BASE+0x0011f294))
#define tdd_ctd_trch1_config_addr	((UINT16P)(TDD_BASE+0x0011f296))
#define tdd_ctd_trch2_config_addr	((UINT16P)(TDD_BASE+0x0011f298))
#define tdd_ctd_trch3_config_addr	((UINT16P)(TDD_BASE+0x0011f29a))
#define tdd_ctd_trch4_config_addr	((UINT16P)(TDD_BASE+0x0011f29c))
#define tdd_ctd_trch5_config_addr	((UINT16P)(TDD_BASE+0x0011f29e))
#define tdd_ctd_trch6_config_addr	((UINT16P)(TDD_BASE+0x0011f2a0))
#define tdd_ctd_trch7_config_addr	((UINT16P)(TDD_BASE+0x0011f2a2))
#define tdd_ctd_trch8_config_addr	((UINT16P)(TDD_BASE+0x0011f2a4))
#define tdd_ctd_fpach_pos_addr	((UINT16P)(TDD_BASE+0x0011f2a6))
#define tdd_ctd_pich_pos_addr	((UINT16P)(TDD_BASE+0x0011f2a8))
#define tdd_ctd_scch1_pos_addr	((UINT16P)(TDD_BASE+0x0011f2aa))
#define tdd_ctd_scch2_pos_addr	((UINT16P)(TDD_BASE+0x0011f2ac))
#define tdd_ctd_scch3_pos_addr	((UINT16P)(TDD_BASE+0x0011f2ae))
#define tdd_ctd_scch4_pos_addr	((UINT16P)(TDD_BASE+0x0011f2b0))
#define tdd_ctd_tb_size1_addr	((UINT16P)(TDD_BASE+0x0011f2b2))
#define tdd_ctd_tb_size2_addr	((UINT16P)(TDD_BASE+0x0011f2b4))
#define tdd_ctd_tb_size3_addr	((UINT16P)(TDD_BASE+0x0011f2b6))
#define tdd_ctd_tb_size4_addr	((UINT16P)(TDD_BASE+0x0011f2b8))
#define tdd_ctd_tb_size5_addr	((UINT16P)(TDD_BASE+0x0011f2ba))
#define tdd_ctd_tb_size6_addr	((UINT16P)(TDD_BASE+0x0011f2bc))
#define tdd_ctd_tb_size7_addr	((UINT16P)(TDD_BASE+0x0011f2be))
#define tdd_ctd_tb_size8_addr	((UINT16P)(TDD_BASE+0x0011f2c0))
#define tdd_ctd_trch_dec_mode_addr	((UINT16P)(TDD_BASE+0x0011f2c2))
#define tdd_ctd_trch_valid_addr	((UINT16P)(TDD_BASE+0x0011f2c4))
#define tdd_ctd_tb_num_crc_zero1_addr	((UINT16P)(TDD_BASE+0x0011f2c6))
#define tdd_ctd_tb_num_crc_zero2_addr	((UINT16P)(TDD_BASE+0x0011f2c8))
#define tdd_ctd_tb_num_crc_zero3_addr	((UINT16P)(TDD_BASE+0x0011f2ca))
#define tdd_ctd_tb_num_crc_zero4_addr	((UINT16P)(TDD_BASE+0x0011f2cc))
#define tdd_ctd_tb_num_crc_zero5_addr	((UINT16P)(TDD_BASE+0x0011f2ce))
#define tdd_ctd_tb_num_crc_zero6_addr	((UINT16P)(TDD_BASE+0x0011f2d0))
#define tdd_ctd_tb_num_crc_zero7_addr	((UINT16P)(TDD_BASE+0x0011f2d2))
#define tdd_ctd_tb_num_crc_zero8_addr	((UINT16P)(TDD_BASE+0x0011f2d4))
#define tdd_ctd_code_block_num_size1_addr	((UINT16P)(TDD_BASE+0x0011f2d6))
#define tdd_ctd_code_block_num_size2_addr	((UINT16P)(TDD_BASE+0x0011f2d8))
#define tdd_ctd_code_block_num_size3_addr	((UINT16P)(TDD_BASE+0x0011f2da))
#define tdd_ctd_code_block_num_size4_addr	((UINT16P)(TDD_BASE+0x0011f2dc))
#define tdd_ctd_code_block_num_size5_addr	((UINT16P)(TDD_BASE+0x0011f2de))
#define tdd_ctd_code_block_num_size6_addr	((UINT16P)(TDD_BASE+0x0011f2e0))
#define tdd_ctd_code_block_num_size7_addr	((UINT16P)(TDD_BASE+0x0011f2e2))
#define tdd_ctd_code_block_num_size8_addr	((UINT16P)(TDD_BASE+0x0011f2e4))
#define tdd_ctd_ue_id_addr	((UINT16P)(TDD_BASE+0x0011f2e6))
#define tdd_ctd_veterbi_config_addr	((UINT16P)(TDD_BASE+0x0011f2e8))
#define tdd_ctd_eco0_addr	((UINT16P)(TDD_BASE+0x0011f2ea))
#define tdd_ctd_eco1_addr	((UINT16P)(TDD_BASE+0x0011f2ec))
#define tdd_ctd_debug_reg0_addr	((UINT16P)(TDD_BASE+0x0011f2ee))
#define tdd_ctd_debug_reg1_addr	((UINT16P)(TDD_BASE+0x0011f2f0))
#define tdd_ctd_trch1_rm_init_addr	((UINT16P)(TDD_BASE+0x0011f2f2))
#define tdd_ctd_trch1_ni_abs_addr	((UINT16P)(TDD_BASE+0x0011f2f4))
#define tdd_ctd_trch2_rm_init_addr	((UINT16P)(TDD_BASE+0x0011f2f6))
#define tdd_ctd_trch2_ni_abs_addr	((UINT16P)(TDD_BASE+0x0011f2f8))
#define tdd_ctd_trch3_rm_init_addr	((UINT16P)(TDD_BASE+0x0011f2fa))
#define tdd_ctd_trch3_ni_abs_addr	((UINT16P)(TDD_BASE+0x0011f2fc))
#define tdd_ctd_trch4_rm_init_addr	((UINT16P)(TDD_BASE+0x0011f2fe))
#define tdd_ctd_trch4_ni_abs_addr	((UINT16P)(TDD_BASE+0x0011f300))
#define tdd_ctd_trch5_rm_init_addr	((UINT16P)(TDD_BASE+0x0011f302))
#define tdd_ctd_trch5_ni_abs_addr	((UINT16P)(TDD_BASE+0x0011f304))
#define tdd_ctd_trch6_rm_init_addr	((UINT16P)(TDD_BASE+0x0011f306))
#define tdd_ctd_trch6_ni_abs_addr	((UINT16P)(TDD_BASE+0x0011f308))
#define tdd_ctd_trch7_rm_init_addr	((UINT16P)(TDD_BASE+0x0011f30a))
#define tdd_ctd_trch7_ni_abs_addr	((UINT16P)(TDD_BASE+0x0011f30c))
#define tdd_ctd_trch8_rm_init_addr	((UINT16P)(TDD_BASE+0x0011f30e))
#define tdd_ctd_trch8_ni_abs_addr	((UINT16P)(TDD_BASE+0x0011f310))
#define tdd_ctd_pdsch_rm2_sys_einit_addr	((UINT16P)(TDD_BASE+0x0011f312))
#define tdd_ctd_pdsch_rm2_p1_einit_addr	((UINT16P)(TDD_BASE+0x0011f314))
#define tdd_ctd_pdsch_rm2_p2_einit_addr	((UINT16P)(TDD_BASE+0x0011f316))
#define tdd_ctd_pdsch_rm2_nsys_addr	((UINT16P)(TDD_BASE+0x0011f318))
#define tdd_ctd_pdsch_rm2_np1_addr	((UINT16P)(TDD_BASE+0x0011f31a))
#define tdd_ctd_pdsch_rm2_np2_addr	((UINT16P)(TDD_BASE+0x0011f31c))
#define tdd_ctd_pdsch_rm2_ntsys_addr	((UINT16P)(TDD_BASE+0x0011f31e))
#define tdd_ctd_pdsch_rm2_ntp1_addr	((UINT16P)(TDD_BASE+0x0011f320))
#define tdd_ctd_pdsch_rm2_ntp2_addr	((UINT16P)(TDD_BASE+0x0011f322))
#define tdd_ctd_trch1_rm_init1_addr	((UINT16P)(TDD_BASE+0x0011f324))
#define tdd_ctd_trch2_rm_init1_addr	((UINT16P)(TDD_BASE+0x0011f326))
#define tdd_ctd_trch3_rm_init1_addr	((UINT16P)(TDD_BASE+0x0011f328))
#define tdd_ctd_trch4_rm_init1_addr	((UINT16P)(TDD_BASE+0x0011f32a))
#define tdd_ctd_trch5_rm_init1_addr	((UINT16P)(TDD_BASE+0x0011f32c))
#define tdd_ctd_trch6_rm_init1_addr	((UINT16P)(TDD_BASE+0x0011f32e))
#define tdd_ctd_trch7_rm_init1_addr	((UINT16P)(TDD_BASE+0x0011f330))
#define tdd_ctd_trch8_rm_init1_addr	((UINT16P)(TDD_BASE+0x0011f332))
#define tdd_ctd_pdsch_rm2_collect_col_addr	((UINT16P)(TDD_BASE+0x0011f334))
#define tdd_ctd_trch_rm_mode_addr	((UINT16P)(TDD_BASE+0x0011f336))
#define tdd_ctd_pdsch_modular_mode_addr	((UINT16P)(TDD_BASE+0x0011f338))
#define tdd_ctd_pdsch_sdram_addr_base_addr	((UINT16P)(TDD_BASE+0x0011f33a))
#define tdd_ctd_pdsch_28m_mode_addr	((UINT16P)(TDD_BASE+0x0011f33c))
#define tdd_ctd_pdsch_combine_mode_addr	((UINT16P)(TDD_BASE+0x0011f33e))
#define tdd_ctd_special_einit_addr	((UINT16P)(TDD_BASE+0x0011f340))
#define tdd_ctd_special_eminus_addr	((UINT16P)(TDD_BASE+0x0011f342))
#define tdd_ctd_special_eplus_addr	((UINT16P)(TDD_BASE+0x0011f344))
#define tdd_ctd_cctrch_2nd_mode_addr	((UINT16P)(TDD_BASE+0x0011f346))
#define tdd_ctd_trch1_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f348))
#define tdd_ctd_trch2_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f34a))
#define tdd_ctd_trch3_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f34c))
#define tdd_ctd_trch4_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f34e))
#define tdd_ctd_trch5_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f350))
#define tdd_ctd_trch6_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f352))
#define tdd_ctd_trch7_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f354))
#define tdd_ctd_trch8_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f356))
#define tdd_ctd_trch1_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f358))
#define tdd_ctd_trch2_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f35a))
#define tdd_ctd_trch3_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f35c))
#define tdd_ctd_trch4_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f35e))
#define tdd_ctd_trch5_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f360))
#define tdd_ctd_trch6_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f362))
#define tdd_ctd_trch7_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f364))
#define tdd_ctd_trch8_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f366))
#define tdd_ctd_fpach_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f368))
#define tdd_ctd_scch1_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f36a))
#define tdd_ctd_scch2_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f36c))
#define tdd_ctd_scch3_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f36e))
#define tdd_ctd_scch4_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f370))
#define tdd_ctd_jda_ts1_active_addr	((UINT16P)(TDD_BASE+0x0011f372))
#define tdd_ctd_jda_ts2_active_addr	((UINT16P)(TDD_BASE+0x0011f374))
#define tdd_ctd_jda_ts3_active_addr	((UINT16P)(TDD_BASE+0x0011f376))
#define tdd_ctd_jda_ts4_active_addr	((UINT16P)(TDD_BASE+0x0011f378))
#define tdd_ctd_jda_ts5_active_addr	((UINT16P)(TDD_BASE+0x0011f37a))
#define tdd_ctd_jda_ts6_active_addr	((UINT16P)(TDD_BASE+0x0011f37c))
#define tdd_ctd_jda_ts7_active_addr	((UINT16P)(TDD_BASE+0x0011f37e))
#define tdd_ctd_jda_ts8_active_addr	((UINT16P)(TDD_BASE+0x0011f380))
#define tdd_ctd_jda_ts9_active_addr	((UINT16P)(TDD_BASE+0x0011f382))
#define tdd_ctd_jda_ts10_active_addr	((UINT16P)(TDD_BASE+0x0011f384))
#define tdd_ctd_jda_ts1_active_num_addr	((UINT16P)(TDD_BASE+0x0011f386))
#define tdd_ctd_jda_ts2_active_num_addr	((UINT16P)(TDD_BASE+0x0011f388))
#define tdd_ctd_jda_ts3_active_num_addr	((UINT16P)(TDD_BASE+0x0011f38a))
#define tdd_ctd_jda_ts4_active_num_addr	((UINT16P)(TDD_BASE+0x0011f38c))
#define tdd_ctd_jda_ts5_active_num_addr	((UINT16P)(TDD_BASE+0x0011f38e))
#define tdd_ctd_jda_ts6_active_num_addr	((UINT16P)(TDD_BASE+0x0011f390))
#define tdd_ctd_jda_ts7_active_num_addr	((UINT16P)(TDD_BASE+0x0011f392))
#define tdd_ctd_jda_ts8_active_num_addr	((UINT16P)(TDD_BASE+0x0011f394))
#define tdd_ctd_jda_ts9_active_num_addr	((UINT16P)(TDD_BASE+0x0011f396))
#define tdd_ctd_jda_ts10_active_num_addr	((UINT16P)(TDD_BASE+0x0011f398))
#define tdd_ctd_mpmc_addr_low_addr	((UINT16P)(TDD_BASE+0x0011f39a))
#define tdd_ctd_mpmc_addr_high_addr	((UINT16P)(TDD_BASE+0x0011f39c))
#define tdd_ctd_mpmc_read_addr	((UINT16P)(TDD_BASE+0x0011f39e))
#define tdd_ctd_jda_done_index_addr	((UINT16P)(TDD_BASE+0x0011f3a0))
#define tdd_ctd_debug_mode_addr	((UINT16P)(TDD_BASE+0x0011f3a2))
#define tdd_ctd_a_memory_addr_addr	((UINT16P)(TDD_BASE+0x0011f3a4))
#define tdd_ctd_a_memory_wdata_addr	((UINT16P)(TDD_BASE+0x0011f3a6))
#define tdd_ctd_a_memory_ptr_addr	((UINT16P)(TDD_BASE+0x0011f3a8))
#define tdd_ctd_a_memory_write_addr	((UINT16P)(TDD_BASE+0x0011f3aa))
#define tdd_ctd_b_memory_addr_addr	((UINT16P)(TDD_BASE+0x0011f3ac))
#define tdd_ctd_b_memory_rdata_addr	((UINT16P)(TDD_BASE+0x0011f3ae))
#define tdd_ctd_b_memory_read_addr	((UINT16P)(TDD_BASE+0x0011f3b0))
#define tdd_ctd_mpmc_write_addr	((UINT16P)(TDD_BASE+0x0011f3b2))
#define tdd_ctd_mpmc_write_data_addr	((UINT16P)(TDD_BASE+0x0011f3b4))
#define tdd_ctd_mpmc_read_data_addr	((UINT16P)(TDD_BASE+0x0011f3b6))
#define tdd_ctd_trch_done_addr	((UINT16P)(TDD_BASE+0x0011f3b8))
#define tdd_ctd_spec_vitd_result0_addr	((UINT16P)(TDD_BASE+0x0011f3ba))
#define tdd_ctd_spec_vitd_result1_addr	((UINT16P)(TDD_BASE+0x0011f3bc))
#define tdd_ctd_spec_vitd_index_addr	((UINT16P)(TDD_BASE+0x0011f3c0))
#define tdd_ctd_turbo_config_addr	((UINT16P)(TDD_BASE+0x0011f3c2))
#define tdd_CH0_CTRL	((UINT16P)(TDD_BASE+0x0011f700))
#define tdd_CH0_STATUS	((UINT16P)(TDD_BASE+0x0011f702))
#define tdd_CH0_INT_MASK	((UINT16P)(TDD_BASE+0x0011f704))
#define tdd_CH0_INT_CNT	((UINT16P)(TDD_BASE+0x0011f706))
#define tdd_CH0_DATA_LENGTH	((UINT16P)(TDD_BASE+0x0011f708))
#define tdd_CH0_G1_CONFIG	((UINT16P)(TDD_BASE+0x0011f70a))
#define tdd_CH0_G1_ADDRESS	((UINT16P)(TDD_BASE+0x0011f70c))
#define tdd_CH0_G1_L1_CNT	((UINT16P)(TDD_BASE+0x0011f70e))
#define tdd_CH0_G1_L1_STEP	((UINT16P)(TDD_BASE+0x0011f710))
#define tdd_CH0_G1_L2_CNT	((UINT16P)(TDD_BASE+0x0011f712))
#define tdd_CH0_G1_L2_STEP	((UINT16P)(TDD_BASE+0x0011f714))
#define tdd_CH0_REQ_SIZE	((UINT16P)(TDD_BASE+0x0011f716))
#define tdd_CH0_LAST_REQ_SIZE	((UINT16P)(TDD_BASE+0x0011f718))
#define tdd_CH0_G2_CONFIG	((UINT16P)(TDD_BASE+0x0011f71a))
#define tdd_CH0_G2_ADDRESS	((UINT16P)(TDD_BASE+0x0011f71c))
#define tdd_CH0_G2_L1_CNT	((UINT16P)(TDD_BASE+0x0011f71e))
#define tdd_CH0_G2_L1_STEP	((UINT16P)(TDD_BASE+0x0011f720))
#define tdd_CH0_G2_L2_CNT	((UINT16P)(TDD_BASE+0x0011f722))
#define tdd_CH0_G2_L2_STEP	((UINT16P)(TDD_BASE+0x0011f724))
#define tdd_CH0_NEXT_S_ADDRESS	((UINT16P)(TDD_BASE+0x0011f726))
#define tdd_CH0_NEXT_D_ADDRESS	((UINT16P)(TDD_BASE+0x0011f728))
#define tdd_CH0_DMAC_DEBUG	((UINT16P)(TDD_BASE+0x0011f72a))
#define tdd_CH0_G1_ADDR_HI	((UINT16P)(TDD_BASE+0x0011f72c))
#define tdd_CH0_G2_ADDR_HI	((UINT16P)(TDD_BASE+0x0011f72e))
#define tdd_CH1_CTRL	((UINT16P)(TDD_BASE+0x0011f740))
#define tdd_CH1_STATUS	((UINT16P)(TDD_BASE+0x0011f742))
#define tdd_CH1_INT_MASK	((UINT16P)(TDD_BASE+0x0011f744))
#define tdd_CH1_INT_CNT	((UINT16P)(TDD_BASE+0x0011f746))
#define tdd_CH1_DATA_LENGTH	((UINT16P)(TDD_BASE+0x0011f748))
#define tdd_CH1_G1_CONFIG	((UINT16P)(TDD_BASE+0x0011f74a))
#define tdd_CH1_G1_ADDRESS	((UINT16P)(TDD_BASE+0x0011f74c))
#define tdd_CH1_G1_L1_CNT	((UINT16P)(TDD_BASE+0x0011f74e))
#define tdd_CH1_G1_L1_STEP	((UINT16P)(TDD_BASE+0x0011f750))
#define tdd_CH1_G1_L2_CNT	((UINT16P)(TDD_BASE+0x0011f752))
#define tdd_CH1_G1_L2_STEP	((UINT16P)(TDD_BASE+0x0011f754))
#define tdd_CH1_REQ_SIZE	((UINT16P)(TDD_BASE+0x0011f756))
#define tdd_CH1_LAST_REQ_SIZE	((UINT16P)(TDD_BASE+0x0011f758))
#define tdd_CH1_G2_CONFIG	((UINT16P)(TDD_BASE+0x0011f75a))
#define tdd_CH1_G2_ADDRESS	((UINT16P)(TDD_BASE+0x0011f75c))
#define tdd_CH1_G2_L1_CNT	((UINT16P)(TDD_BASE+0x0011f75e))
#define tdd_CH1_G2_L1_STEP	((UINT16P)(TDD_BASE+0x0011f760))
#define tdd_CH1_G2_L2_CNT	((UINT16P)(TDD_BASE+0x0011f762))
#define tdd_CH1_G2_L2_STEP	((UINT16P)(TDD_BASE+0x0011f764))
#define tdd_CH1_NEXT_S_ADDRESS	((UINT16P)(TDD_BASE+0x0011f766))
#define tdd_CH1_NEXT_D_ADDRESS	((UINT16P)(TDD_BASE+0x0011f768))
#define tdd_CH1_DMAC_DEBUG	((UINT16P)(TDD_BASE+0x0011f76a))
#define tdd_CH1_G1_ADDR_HI	((UINT16P)(TDD_BASE+0x0011f76c))
#define tdd_CH1_G2_ADDR_HI	((UINT16P)(TDD_BASE+0x0011f76e))
#define tdd_CH2_CTRL	((UINT16P)(TDD_BASE+0x0011f780))
#define tdd_CH2_STATUS	((UINT16P)(TDD_BASE+0x0011f782))
#define tdd_CH2_INT_MASK	((UINT16P)(TDD_BASE+0x0011f784))
#define tdd_CH2_INT_CNT	((UINT16P)(TDD_BASE+0x0011f786))
#define tdd_CH2_DATA_LENGTH	((UINT16P)(TDD_BASE+0x0011f788))
#define tdd_CH2_G1_CONFIG	((UINT16P)(TDD_BASE+0x0011f78a))
#define tdd_CH2_G1_ADDRESS	((UINT16P)(TDD_BASE+0x0011f78c))
#define tdd_CH2_G1_L1_CNT	((UINT16P)(TDD_BASE+0x0011f78e))
#define tdd_CH2_G1_L1_STEP	((UINT16P)(TDD_BASE+0x0011f790))
#define tdd_CH2_G1_L2_CNT	((UINT16P)(TDD_BASE+0x0011f792))
#define tdd_CH2_G1_L2_STEP	((UINT16P)(TDD_BASE+0x0011f794))
#define tdd_CH2_REQ_SIZE	((UINT16P)(TDD_BASE+0x0011f796))
#define tdd_CH2_LAST_REQ_SIZE	((UINT16P)(TDD_BASE+0x0011f798))
#define tdd_CH2_G2_CONFIG	((UINT16P)(TDD_BASE+0x0011f79a))
#define tdd_CH2_G2_ADDRESS	((UINT16P)(TDD_BASE+0x0011f79c))
#define tdd_CH2_G2_L1_CNT	((UINT16P)(TDD_BASE+0x0011f79e))
#define tdd_CH2_G2_L1_STEP	((UINT16P)(TDD_BASE+0x0011f7a0))
#define tdd_CH2_G2_L2_CNT	((UINT16P)(TDD_BASE+0x0011f7a2))
#define tdd_CH2_G2_L2_STEP	((UINT16P)(TDD_BASE+0x0011f7a4))
#define tdd_CH2_NEXT_S_ADDRESS	((UINT16P)(TDD_BASE+0x0011f7a6))
#define tdd_CH2_NEXT_D_ADDRESS	((UINT16P)(TDD_BASE+0x0011f7a8))
#define tdd_CH2_DMAC_DEBUG	((UINT16P)(TDD_BASE+0x0011f7aa))
#define tdd_CH2_G1_ADDR_HI	((UINT16P)(TDD_BASE+0x0011f7ac))
#define tdd_CH2_G2_ADDR_HI	((UINT16P)(TDD_BASE+0x0011f7ae))
#define tdd_CH3_CTRL	((UINT16P)(TDD_BASE+0x0011f7c0))
#define tdd_CH3_STATUS	((UINT16P)(TDD_BASE+0x0011f7c2))
#define tdd_CH3_INT_MASK	((UINT16P)(TDD_BASE+0x0011f7c4))
#define tdd_CH3_INT_CNT	((UINT16P)(TDD_BASE+0x0011f7c6))
#define tdd_CH3_DATA_LENGTH	((UINT16P)(TDD_BASE+0x0011f7c8))
#define tdd_CH3_G1_CONFIG	((UINT16P)(TDD_BASE+0x0011f7ca))
#define tdd_CH3_G1_ADDRESS	((UINT16P)(TDD_BASE+0x0011f7cc))
#define tdd_CH3_G1_L1_CNT	((UINT16P)(TDD_BASE+0x0011f7ce))
#define tdd_CH3_G1_L1_STEP	((UINT16P)(TDD_BASE+0x0011f7d0))
#define tdd_CH3_G1_L2_CNT	((UINT16P)(TDD_BASE+0x0011f7d2))
#define tdd_CH3_G1_L2_STEP	((UINT16P)(TDD_BASE+0x0011f7d4))
#define tdd_CH3_REQ_SIZE	((UINT16P)(TDD_BASE+0x0011f7d6))
#define tdd_CH3_LAST_REQ_SIZE	((UINT16P)(TDD_BASE+0x0011f7d8))
#define tdd_CH3_G2_CONFIG	((UINT16P)(TDD_BASE+0x0011f7da))
#define tdd_CH3_G2_ADDRESS	((UINT16P)(TDD_BASE+0x0011f7dc))
#define tdd_CH3_G2_L1_CNT	((UINT16P)(TDD_BASE+0x0011f7de))
#define tdd_CH3_G2_L1_STEP	((UINT16P)(TDD_BASE+0x0011f7e0))
#define tdd_CH3_G2_L2_CNT	((UINT16P)(TDD_BASE+0x0011f7e2))
#define tdd_CH3_G2_L2_STEP	((UINT16P)(TDD_BASE+0x0011f7e4))
#define tdd_CH3_NEXT_S_ADDRESS	((UINT16P)(TDD_BASE+0x0011f7e6))
#define tdd_CH3_NEXT_D_ADDRESS	((UINT16P)(TDD_BASE+0x0011f7e8))
#define tdd_CH3_DMAC_DEBUG	((UINT16P)(TDD_BASE+0x0011f7ea))
#define tdd_CH3_G1_ADDR_HI	((UINT16P)(TDD_BASE+0x0011f7ec))
#define tdd_CH3_G2_ADDR_HI	((UINT16P)(TDD_BASE+0x0011f7ee))
#define tdd_jda_ctl_reg	((UINT16P)(TDD_BASE+0x0011f180))
#define tdd_jda_mode_reg	((UINT16P)(TDD_BASE+0x0011f182))
#define tdd_jda_int_sts_reg	((UINT16P)(TDD_BASE+0x0011f184))
#define tdd_jda_int_msk_reg	((UINT16P)(TDD_BASE+0x0011f186))
#define tdd_jda_int_clr_reg	((UINT16P)(TDD_BASE+0x0011f188))
#define tdd_sf_mode_reg	((UINT16P)(TDD_BASE+0x0011f18a))
#define tdd_pcode_1_reg	((UINT16P)(TDD_BASE+0x0011f18c))
#define tdd_pcode_2_reg	((UINT16P)(TDD_BASE+0x0011f18e))
#define tdd_pcode_3_reg	((UINT16P)(TDD_BASE+0x0011f190))
#define tdd_pcode_4_reg	((UINT16P)(TDD_BASE+0x0011f192))
#define tdd_pcode_5_reg	((UINT16P)(TDD_BASE+0x0011f194))
#define tdd_pcode_6_reg	((UINT16P)(TDD_BASE+0x0011f196))
#define tdd_pcode_7_reg	((UINT16P)(TDD_BASE+0x0011f198))
#define tdd_pcode_8_reg	((UINT16P)(TDD_BASE+0x0011f19a))
#define tdd_pcode_9_reg	((UINT16P)(TDD_BASE+0x0011f19c))
#define tdd_pcode_10_reg	((UINT16P)(TDD_BASE+0x0011f19e))
#define tdd_pcode_11_reg	((UINT16P)(TDD_BASE+0x0011f1a0))
#define tdd_pcode_12_reg	((UINT16P)(TDD_BASE+0x0011f1a2))
#define tdd_pcode_13_reg	((UINT16P)(TDD_BASE+0x0011f1a4))
#define tdd_pcode_14_reg	((UINT16P)(TDD_BASE+0x0011f1a6))
#define tdd_pcode_15_reg	((UINT16P)(TDD_BASE+0x0011f1a8))
#define tdd_pcode_16_reg	((UINT16P)(TDD_BASE+0x0011f1aa))
#define tdd_own_code_bmp_reg	((UINT16P)(TDD_BASE+0x0011f1ac))
#define tdd_k_other_code_reg	((UINT16P)(TDD_BASE+0x0011f1ae))
#define tdd_rake_scaling_reg	((UINT16P)(TDD_BASE+0x0011f1b0))
#define tdd_mb_offset_reg	((UINT16P)(TDD_BASE+0x0011f1b2))
#define tdd_mmse_reg	((UINT16P)(TDD_BASE+0x0011f1b4))
#define tdd_jd_auto_scale_en_reg	((UINT16P)(TDD_BASE+0x0011f1b6))
#define tdd_jd_auto_scale_target_reg	((UINT16P)(TDD_BASE+0x0011f1b8))
#define tdd_jd_scaling_reg	((UINT16P)(TDD_BASE+0x0011f1ba))
#define tdd_pich_flag_reg	((UINT16P)(TDD_BASE+0x0011f1bc))
#define tdd_pich_code_reg	((UINT16P)(TDD_BASE+0x0011f1be))
#define tdd_rx_slot_index_reg	((UINT16P)(TDD_BASE+0x0011f1c0))
#define tdd_cctd_pdsch_mode_reg	((UINT16P)(TDD_BASE+0x0011f1c2))
#define tdd_cctd_hspdsch_code_reg	((UINT16P)(TDD_BASE+0x0011f1c4))
#define tdd_sir_calc_en_reg	((UINT16P)(TDD_BASE+0x0011f1c6))
#define tdd_sir_code_1_reg	((UINT16P)(TDD_BASE+0x0011f1c8))
#define tdd_sir_code_1_type_reg	((UINT16P)(TDD_BASE+0x0011f1ca))
#define tdd_sir_code_2_reg	((UINT16P)(TDD_BASE+0x0011f1cc))
#define tdd_sir_code_2_type_reg	((UINT16P)(TDD_BASE+0x0011f1ce))
#define tdd_mean_amp_1_reg	((UINT16P)(TDD_BASE+0x0011f1d0))
#define tdd_n_sqr_sum_1_l_reg	((UINT16P)(TDD_BASE+0x0011f1d2))
#define tdd_n_sqr_sum_1_m_reg	((UINT16P)(TDD_BASE+0x0011f1d4))
#define tdd_n_sqr_sum_1_h_reg	((UINT16P)(TDD_BASE+0x0011f1d6))
#define tdd_mean_amp_2_reg	((UINT16P)(TDD_BASE+0x0011f1d8))
#define tdd_n_sqr_sum_2_l_reg	((UINT16P)(TDD_BASE+0x0011f1da))
#define tdd_n_sqr_sum_2_m_reg	((UINT16P)(TDD_BASE+0x0011f1dc))
#define tdd_n_sqr_sug	((UINT16P)(TDD_BASE+0x0011f1de))
#define tdd_jd_afc_en_reg	((UINT16P)(TDD_BASE+0x0011f1e0))
#define tdd_jd_afc_code_reg	((UINT16P)(TDD_BASE+0x0011f1e2))
#define tdd_jd_afc_sym_num_reg	((UINT16P)(TDD_BASE+0x0011f1e4))
#define tdd_jd_afc_pn_1__rl_reg	((UINT16P)(TDD_BASE+0x0011f1e6))
#define tdd_jd_afc_pn_1_im_reg	((UINT16P)(TDD_BASE+0x0011f1e8))
#define tdd_jd_afc_sn_1_rl_reg	((UINT16P)(TDD_BASE+0x0011f1ea))
#define tdd_jd_afc_sn_1_im_reg	((UINT16P)(TDD_BASE+0x0011f1ec))
#define tdd_jd_afc_pn_2__rl_reg	((UINT16P)(TDD_BASE+0x0011f1ee))
#define tdd_jd_afc_pn_2_im_reg	((UINT16P)(TDD_BASE+0x0011f1f0))
#define tdd_jd_afc_sn_2_rl_reg	((UINT16P)(TDD_BASE+0x0011f1f2))
#define tdd_jd_afc_sn_2_im_reg	((UINT16P)(TDD_BASE+0x0011f1f4))
#define tdd_sb_pat_num_1_reg	((UINT16P)(TDD_BASE+0x0011f1f6))
#define tdd_sb_pat_num_2_regr	((UINT16P)(TDD_BASE+0x0011f1f8))
#define tdd_sir_code_3_reg	((UINT16P)(TDD_BASE+0x0011f1fa))
#define tdd_mean_amp_3_reg	((UINT16P)(TDD_BASE+0x0011f1fc))
#define tdd_n_sqr_sum_3_l_reg	((UINT16P)(TDD_BASE+0x0011f1fe))
#define tdd_n_sqr_sum_3_m_reg	((UINT16P)(TDD_BASE+0x0011f200))
#define tdd_n_sqr_sum_3_h_reg	((UINT16P)(TDD_BASE+0x0011f202))
#define tdd_rim_obsv_chip_reg	((UINT16P)(TDD_BASE+0x0011f204))
#define tdd_obsv_data1_reg	((UINT16P)(TDD_BASE+0x0011f206))
#define tdd_obsv_data2_reg	((UINT16P)(TDD_BASE+0x0011f208))
#define tdd_rim_chksum_reg	((UINT16P)(TDD_BASE+0x0011f20a))
#define tdd_rake_chksum_i_reg	((UINT16P)(TDD_BASE+0x0011f20c))
#define tdd_ctdmem_chksum_reg	((UINT16P)(TDD_BASE+0x0011f20e))
#define tdd_rim_sample_point_reg	((UINT16P)(TDD_BASE+0x0011f210))
#define tdd_e_hich_code_reg	((UINT16P)(TDD_BASE+0x0011f212))
#define tdd_sir_code_4_reg	((UINT16P)(TDD_BASE+0x0011f214))
#define tdd_sir_code_5_reg	((UINT16P)(TDD_BASE+0x0011f216))
#define tdd_sir_code_6_reg	((UINT16P)(TDD_BASE+0x0011f218))
#define tdd_digital_cfg	((UINT16P)(TDD_BASE+0x0011f23e))
#define tdd_sysmode_ctrl_reg_addr	((UINT16P)(TDD_BASE+0x0011f4c0))
#define tdd_pmu_int_sts_reg_addr	((UINT16P)(TDD_BASE+0x0011f4c2))
#define tdd_pmu_int_msk_reg_addr	((UINT16P)(TDD_BASE+0x0011f4c4))
#define tdd_pmu_int_clr_reg_addr	((UINT16P)(TDD_BASE+0x0011f4c6))
#define tdd_sync_wake_frm_num_addr	((UINT16P)(TDD_BASE+0x0011f4c8))
#define tdd_sync_wake_cyc_num_addr	((UINT16P)(TDD_BASE+0x0011f4ca))
#define tdd_waitclk_setup_cyc_addr	((UINT16P)(TDD_BASE+0x0011f4cc))
#define tdd_mem_on_setup_cyc_addr	((UINT16P)(TDD_BASE+0x0011f4ce))
#define tdd_wakeup_status_addr	((UINT16P)(TDD_BASE+0x0011f4d0))
#define tdd_sfn_control_reg_addr	((UINT16P)(TDD_BASE+0x0011f4d2))
#define tdd_sfn_load_value_reg_addr	((UINT16P)(TDD_BASE+0x0011f4d4))
#define tdd_sfn_reg_addr	((UINT16P)(TDD_BASE+0x0011f4ea))
#define tdd_sleep_sf_cnt_ctrl_reg_addr	((UINT16P)(TDD_BASE+0x0011f4d8))
#define tdd_sleep_sf_cnt_load_value_addr	((UINT16P)(TDD_BASE+0x0011f4da))
#define tdd_sleep_sf_cnt_reg_addr	((UINT16P)(TDD_BASE+0x0011f4ec))
#define tdd_gauging_ctrl_reg_addr	((UINT16P)(TDD_BASE+0x0011f4dc))
#define tdd_cnt_high_lsb_reg_addr	((UINT16P)(TDD_BASE+0x0011f4e2))
#define tdd_cnt_high_msb_reg_addr	((UINT16P)(TDD_BASE+0x0011f4e4))
#define tdd_cnt_32_reg_addr	((UINT16P)(TDD_BASE+0x0011f4e0))
#define tdd_ratio_integer_reg_addr	((UINT16P)(TDD_BASE+0x0011f4e6))
#define tdd_ratio_fraction_reg_addr	((UINT16P)(TDD_BASE+0x0011f4e8))
#define tdd_pmu_debug_reg_addr	((UINT16P)(TDD_BASE+0x0011f4f0))
#define tdd_pmu_status_addr	((UINT16P)(TDD_BASE+0x0011f4f2))
#define tdd_pmu_state_swclkf2s_setup_addr	((UINT16P)(TDD_BASE+0x0011f4f4))
#define tdd_halt_setup_cyc_addr	((UINT16P)(TDD_BASE+0x0011f4f8))
#define tdd_rxe_ctrl_addr	((UINT16P)(TDD_BASE+0x0011f000))
#define tdd_rxe_isr_addr	((UINT16P)(TDD_BASE+0x0011f002))
#define tdd_rxe_imr_addr	((UINT16P)(TDD_BASE+0x0011f004))
#define tdd_rxe_icr_addr	((UINT16P)(TDD_BASE+0x0011f006))
#define tdd_dco_ctrl_addr	((UINT16P)(TDD_BASE+0x0011f008))
#define tdd_dco_ts_en_addr	((UINT16P)(TDD_BASE+0x0011f00a))
#define tdd_dco_ts_pro_en_addr	((UINT16P)(TDD_BASE+0x0011f00c))
#define tdd_dcoe1_start_pos_addr	((UINT16P)(TDD_BASE+0x0011f00e))
#define tdd_dcoe2_start_pos_addr	((UINT16P)(TDD_BASE+0x0011f010))
#define tdd_dcoe2_len_addr	((UINT16P)(TDD_BASE+0x0011f012))
#define tdd_dcoe2_len_inv_addr	((UINT16P)(TDD_BASE+0x0011f014))
#define tdd_dcoe3_start_pos_addr	((UINT16P)(TDD_BASE+0x0011f016))
#define tdd_dcoe3_len_addr	((UINT16P)(TDD_BASE+0x0011f018))
#define tdd_dcoe3_len_inv_addr	((UINT16P)(TDD_BASE+0x0011f01a))
#define tdd_dcoe_before_rrc_i_addr	((UINT16P)(TDD_BASE+0x0011f01c))
#define tdd_dcoe_before_rrc_q_addr	((UINT16P)(TDD_BASE+0x0011f01e))
#define tdd_dcoe1_i_addr	((UINT16P)(TDD_BASE+0x0011f020))
#define tdd_dcoe1_q_addr	((UINT16P)(TDD_BASE+0x0011f022))
#define tdd_dcoe2_i_addr	((UINT16P)(TDD_BASE+0x0011f024))
#define tdd_dcoe2_q_addr	((UINT16P)(TDD_BASE+0x0011f026))
#define tdd_dcoe3_i_addr	((UINT16P)(TDD_BASE+0x0011f028))
#define tdd_dcoe3_q_addr	((UINT16P)(TDD_BASE+0x0011f02a))
#define tdd_dcoe2_i_pro_addr	((UINT16P)(TDD_BASE+0x0011f02c))
#define tdd_dcoe2_q_pro_addr	((UINT16P)(TDD_BASE+0x0011f02e))
#define tdd_dcoe3_i_pro_addr	((UINT16P)(TDD_BASE+0x0011f030))
#define tdd_dcoe3_q_pro_addr	((UINT16P)(TDD_BASE+0x0011f032))
#define tdd_rxe_filter_init_addr	((UINT16P)(TDD_BASE+0x0011f034))
#define tdd_rxe_filter_latency_addr	((UINT16P)(TDD_BASE+0x0011f036))
#define tdd_rxe_rrc_coef_index_addr	((UINT16P)(TDD_BASE+0x0011f038))
#define tdd_rxe_rrc_coef_entry_addr	((UINT16P)(TDD_BASE+0x0011f03a))
#define tdd_rxe_rc_coef_index_addr	((UINT16P)(TDD_BASE+0x0011f03c))
#define tdd_rxe_rc_coef_entry_addr	((UINT16P)(TDD_BASE+0x0011f03e))
#define tdd_rxe_rssi_ts_en_addr	((UINT16P)(TDD_BASE+0x0011f040))
#define tdd_rxe_rssi_start_pos_addr	((UINT16P)(TDD_BASE+0x0011f042))
#define tdd_rxe_rssi_ts_index_addr	((UINT16P)(TDD_BASE+0x0011f046))
#define tdd_rxe_rssi_before_rrc_ts_pwr_addr	((UINT16P)(TDD_BASE+0x0011f048))
#define tdd_rxe_rssi_after_rrc_ts_pwr_addr	((UINT16P)(TDD_BASE+0x0011f04a))
#define tdd_rxe_dagc_cfg_addr	((UINT16P)(TDD_BASE+0x0011f04c))
#define tdd_rxe_digital_shift_num_addr	((UINT16P)(TDD_BASE+0x0011f04e))
#define tdd_jda_ts_en_addr	((UINT16P)(TDD_BASE+0x0011f050))
#define tdd_rxe_idle_trans_data_ctrl_addr	((UINT16P)(TDD_BASE+0x0011f052))
#define tdd_rxe_redundant1_addr	((UINT16P)(TDD_BASE+0x0011f054))
#define tdd_rxe_redundant2_addr	((UINT16P)(TDD_BASE+0x0011f056))
#define tdd_rxe_debug_en_addr	((UINT16P)(TDD_BASE+0x0011f058))
#define tdd_rxe_debug_cfg_addr	((UINT16P)(TDD_BASE+0x0011f05a))
#define tdd_rxe_debug_filter_out_checksum_addr	((UINT16P)(TDD_BASE+0x0011f05c))
#define tdd_rxe_debug_in_i_checksum_addr	((UINT16P)(TDD_BASE+0x0011f05e))
#define tdd_rxe_debug_in_q_checksum_addr	((UINT16P)(TDD_BASE+0x0011f060))
#define tdd_spi_sts_reg_addr	((UINT16P)(TDD_BASE+0x0011f580))
#define tdd_spi_isr_reg_addr	((UINT16P)(TDD_BASE+0x0011f582))
#define tdd_spi_imr_reg_addr	((UINT16P)(TDD_BASE+0x0011f584))
#define tdd_spi_icr_reg_addr	((UINT16P)(TDD_BASE+0x0011f586))
#define tdd_mixedsys_ctrl_reg_addr	((UINT16P)(TDD_BASE+0x0011f588))
#define tdd_mixedsys_addr_reg_addr	((UINT16P)(TDD_BASE+0x0011f58a))
#define tdd_mixedsys_data_reg_addr	((UINT16P)(TDD_BASE+0x0011f58c))
#define tdd_spi_5_wires_format1_reg_addr	((UINT16P)(TDD_BASE+0x0011f58e))
#define tdd_spi_5_wires_format2_reg_addr	((UINT16P)(TDD_BASE+0x0011f590))
#define tdd_spi_ot_ctrl_reg_addr	((UINT16P)(TDD_BASE+0x0011f592))
#define tdd_spi_ot_format1_reg_addr	((UINT16P)(TDD_BASE+0x0011f594))
#define tdd_spi_ot_format2_reg_addr	((UINT16P)(TDD_BASE+0x0011f596))
#define tdd_spi_ot_tx_normal_data_high_reg_addr	((UINT16P)(TDD_BASE+0x0011f598))
#define tdd_spi_ot_tx_normal_data_low_reg_addr	((UINT16P)(TDD_BASE+0x0011f59a))
#define tdd_spi_ot_rx_data_high_reg_addr	((UINT16P)(TDD_BASE+0x0011f59c))
#define tdd_spi_ot_rx_data_low_reg_addr	((UINT16P)(TDD_BASE+0x0011f59e))
#define tdd_mixedsys_conflict_time_reg_addr	((UINT16P)(TDD_BASE+0x0011f5a0))
#define tdd_mixedsys_conflict_sf_cnt_reg_addr	((UINT16P)(TDD_BASE+0x0011f5a2))
#define tdd_clock_enable_0	((UINT16P)(TDD_BASE+0x0011f5c0))
#define tdd_clock_enable_1	((UINT16P)(TDD_BASE+0x0011f5c2))
#define tdd_clock_enable_2	((UINT16P)(TDD_BASE+0x0011f5c4))
#define tdd_clock_enable_3	((UINT16P)(TDD_BASE+0x0011f5c6))
#define tdd_reset_enable_0	((UINT16P)(TDD_BASE+0x0011f5c8))
#define tdd_reset_enable_1	((UINT16P)(TDD_BASE+0x0011f5ca))
#define tdd_mem_switch_ctrl_0	((UINT16P)(TDD_BASE+0x0011f5cc))
#define tdd_mem_switch_ctrl_1	((UINT16P)(TDD_BASE+0x0011f5ce))
#define tdd_dsp_access_bank	((UINT16P)(TDD_BASE+0x0011f5d4))
#define tdd_clk_hwctrl	((UINT16P)(TDD_BASE+0x0011f5d6))
#define tdd_clk_hwinit	((UINT16P)(TDD_BASE+0x0011f5d8))
#define tdd_int_sts	((UINT16P)(TDD_BASE+0x0011f5da))
#define tdd_int_msk	((UINT16P)(TDD_BASE+0x0011f5dc))
#define tdd_int_connection	((UINT16P)(TDD_BASE+0x0011f5de))
#define tdd_int_connection2	((UINT16P)(TDD_BASE+0x0011f5e0))
#define tdd_mixedsys_rx_start_tcu_ctrl_reg_addr	((UINT16P)(TDD_BASE+0x0011f520))
#define tdd_mixedsys_tx_start_tcu_ctrl_reg_addr	((UINT16P)(TDD_BASE+0x0011f522))
#define tdd_tcu_spi_conflict_start_time_reg_addr	((UINT16P)(TDD_BASE+0x0011f524))
#define tdd_tcu_spi_conflict_start_sf_cnt_reg_addr	((UINT16P)(TDD_BASE+0x0011f526))
#define tdd_tcu_ctrl_reg_addr	((UINT16P)(TDD_BASE+0x0011f540))
#define tdd_tcu_sts_reg_addr	((UINT16P)(TDD_BASE+0x0011f542))
#define tdd_tcu_isr_reg_addr	((UINT16P)(TDD_BASE+0x0011f544))
#define tdd_tcu_imr_reg_addr	((UINT16P)(TDD_BASE+0x0011f546))
#define tdd_tcu_icr_reg_addr	((UINT16P)(TDD_BASE+0x0011f548))
#define tdd_tcu_subframe_offset_reg_addr	((UINT16P)(TDD_BASE+0x0011f54a))
#define tdd_tcu_sync_offset_reg_addr	((UINT16P)(TDD_BASE+0x0011f54e))
#define tdd_tcu_cfg0_reg_addr	((UINT16P)(TDD_BASE+0x0011f550))
#define tdd_tcu_cfg1_reg_addr	((UINT16P)(TDD_BASE+0x0011f552))
#define tdd_tcu_cfg2_reg_addr	((UINT16P)(TDD_BASE+0x0011f554))
#define tdd_tcu_rtime_reg_addr	((UINT16P)(TDD_BASE+0x0011f556))
#define tdd_tcu_sw_int_prog_reg_addr	((UINT16P)(TDD_BASE+0x0011f558))
#define tdd_tcu_ts_offset_reg_addr	((UINT16P)(TDD_BASE+0x0011f55a))
#define tdd_tcu_subframe_index_reg_addr	((UINT16P)(TDD_BASE+0x0011f55c))
#define tdd_tcu_isr2_reg_addr	((UINT16P)(TDD_BASE+0x0011f55e))
#define tdd_tcu_imr2_reg_addr	((UINT16P)(TDD_BASE+0x0011f560))
#define tdd_tcu_icr2_reg_addr	((UINT16P)(TDD_BASE+0x0011f562))
#define tdd_tcu_rrc_latency_reg_addr	((UINT16P)(TDD_BASE+0x0011f564))
#define tdd_tcu_rtime_recorded_reg_addr	((UINT16P)(TDD_BASE+0x0011f566))
#define tdd_tcu_sync_offset_recorded_reg_addr	((UINT16P)(TDD_BASE+0x0011f568))
#define tdd_tcu_subframe_index_recorded_reg_addr	((UINT16P)(TDD_BASE+0x0011f56a))
#define tdd_tcu_dual_mode_sync_format_reg_addr	((UINT16P)(TDD_BASE+0x0011f56c))
#define tdd_tcu_subframe_cnt_reg_addr	((UINT16P)(TDD_BASE+0x0011f56e))
#define tdd_tcu_slot_chip_info_reg_addr	((UINT16P)(TDD_BASE+0x0011f570))
#define tdd_tcu_uppts_shift_start_cfg_reg_addr	((UINT16P)(TDD_BASE+0x0011f572))
#define tdd_tcu_uppts_shift_stop_cfg_reg_addr	((UINT16P)(TDD_BASE+0x0011f574))
#define tdd_tcu_antenna_conflict_start_time_reg_addr	((UINT16P)(TDD_BASE+0x0011f576))
#define tdd_tcu_antenna_conflict_stop_time_reg_addr	((UINT16P)(TDD_BASE+0x0011f578))
#define tdd_tcu_redudant1_reg_addr	((UINT16P)(TDD_BASE+0x0011f57a))
#define tdd_tcu_redudant2_reg_addr	((UINT16P)(TDD_BASE+0x0011f57c))
#define tdd_tcu_cfg_wr_enable_reg_addr	((UINT16P)(TDD_BASE+0x0011f57e))
#define tdd_timer_int_reg	((UINT16P)(TDD_BASE+0x0011f500))
#define tdd_timer_int_mask	((UINT16P)(TDD_BASE+0x0011f502))
#define tdd_timer_int_clr	((UINT16P)(TDD_BASE+0x0011f504))
#define tdd_timer_wdog_lock	((UINT16P)(TDD_BASE+0x0011f506))
#define tdd_timer0_load_low	((UINT16P)(TDD_BASE+0x0011f508))
#define tdd_timer0_load_high	((UINT16P)(TDD_BASE+0x0011f50a))
#define tdd_timer0_cfg	((UINT16P)(TDD_BASE+0x0011f50c))
#define tdd_timer0_cnt_low	((UINT16P)(TDD_BASE+0x0011f50e))
#define tdd_timer0_cnt_high	((UINT16P)(TDD_BASE+0x0011f510))
#define tdd_timer1_load_low	((UINT16P)(TDD_BASE+0x0011f512))
#define tdd_timer1_load_high	((UINT16P)(TDD_BASE+0x0011f514))
#define tdd_timer1_cfg	((UINT16P)(TDD_BASE+0x0011f516))
#define tdd_timer1_cnt_low	((UINT16P)(TDD_BASE+0x0011f518))
#define tdd_timer1_cnt_high	((UINT16P)(TDD_BASE+0x0011f51a))
#define tdd_timer2_load_low	((UINT16P)(TDD_BASE+0x0011f51c))
#define tdd_timer2_load_high	((UINT16P)(TDD_BASE+0x0011f51e))
#define tdd_timer2_cfg	((UINT16P)(TDD_BASE+0x0011f520))
#define tdd_timer2_cnt_low	((UINT16P)(TDD_BASE+0x0011f522))
#define tdd_timer2_cnt_high	((UINT16P)(TDD_BASE+0x0011f524))
#define tdd_timer3_load_low	((UINT16P)(TDD_BASE+0x0011f526))
#define tdd_timer3_load_high	((UINT16P)(TDD_BASE+0x0011f528))
#define tdd_timer3_cfg	((UINT16P)(TDD_BASE+0x0011f52a))
#define tdd_timer3_cnt_low	((UINT16P)(TDD_BASE+0x0011f52c))
#define tdd_timer3_cnt_high	((UINT16P)(TDD_BASE+0x0011f52e))
#define tdd_wdog_load_low	((UINT16P)(TDD_BASE+0x0011f530))
#define tdd_wdog_load_high	((UINT16P)(TDD_BASE+0x0011f532))
#define tdd_wdog_cfg	((UINT16P)(TDD_BASE+0x0011f534))
#define tdd_wdog_cnt_low	((UINT16P)(TDD_BASE+0x0011f536))
#define tdd_wdog_cnt_high	((UINT16P)(TDD_BASE+0x0011f538))
#define tdd_txe_ctc_start_reg	((UINT16P)(TDD_BASE+0x0011f410))
#define tdd_cctrch_start_en_reg	((UINT16P)(TDD_BASE+0x0011f412))
#define tdd_cctrch1_contrl_reg	((UINT16P)(TDD_BASE+0x0011f414))
#define tdd_cctrch2_contrl_reg	((UINT16P)(TDD_BASE+0x0011f416))
#define tdd_cctrch3_contrl_reg	((UINT16P)(TDD_BASE+0x0011f418))
#define tdd_reg0a	((UINT16P)(TDD_BASE+0x0011f41a))
#define tdd_cctrch1_ch_en1_reg	((UINT16P)(TDD_BASE+0x0011f41c))
#define tdd_cctrch1_ch_en2_reg	((UINT16P)(TDD_BASE+0x0011f41e))
#define tdd_cctrch2_ch_en1_reg	((UINT16P)(TDD_BASE+0x0011f420))
#define tdd_cctrch2_ch_en2_reg	((UINT16P)(TDD_BASE+0x0011f422))
#define tdd_cctrch3_ch_en1_reg	((UINT16P)(TDD_BASE+0x0011f424))
#define tdd_cctrch3_ch_en2_reg	((UINT16P)(TDD_BASE+0x0011f426))
#define tdd_cctrch1_data_len_reg	((UINT16P)(TDD_BASE+0x0011f428))
#define tdd_cctrch2_data_len_reg	((UINT16P)(TDD_BASE+0x0011f42a))
#define tdd_cctrch3_data_len_reg	((UINT16P)(TDD_BASE+0x0011f42c))
#define tdd_cctrch1_tfci_eucch_data_reg	((UINT16P)(TDD_BASE+0x0011f42e))
#define tdd_cctrch2_tfci_eucch_data_reg	((UINT16P)(TDD_BASE+0x0011f430))
#define tdd_cctrch3_tfci_eucch_data_reg	((UINT16P)(TDD_BASE+0x0011f432))
#define tdd_cctrch1_tfci_eucch_ctl_reg	((UINT16P)(TDD_BASE+0x0011f434))
#define tdd_cctrch1_eucch_s_reg	((UINT16P)(TDD_BASE+0x0011f436))
#define tdd_cctrch2_tfci_eucch_ctl_reg	((UINT16P)(TDD_BASE+0x0011f438))
#define tdd_cctrch2_eucch_s_reg	((UINT16P)(TDD_BASE+0x0011f43a))
#define tdd_cctrch3_tfci_eucch_ctl_reg	((UINT16P)(TDD_BASE+0x0011f43c))
#define tdd_cctrch3_eucch_s_reg	((UINT16P)(TDD_BASE+0x0011f43e))
#define tdd_hssich_cfg_reg	((UINT16P)(TDD_BASE+0x0011f440))
#define tdd_hssich_tpc_ss_data_reg	((UINT16P)(TDD_BASE+0x0011f442))
#define tdd_hssich_k_shift_c_sum_w_reg	((UINT16P)(TDD_BASE+0x0011f444))
#define tdd_hssich_ma_scale_reg	((UINT16P)(TDD_BASE+0x0011f446))
#define tdd_hssich_data_scale_reg	((UINT16P)(TDD_BASE+0x0011f448))
#define tdd_cell_scr_code_reg	((UINT16P)(TDD_BASE+0x0011f44a))
#define tdd_code_id_reg	((UINT16P)(TDD_BASE+0x0011f44c))
#define tdd_uppts_data_scale_filter_reg	((UINT16P)(TDD_BASE+0x0011f44e))
#define tdd_uppts_data_scale_reg	((UINT16P)(TDD_BASE+0x0011f450))
#define tdd_ts1_c_sum_reg	((UINT16P)(TDD_BASE+0x0011f452))
#define tdd_ts2_c_sum_reg	((UINT16P)(TDD_BASE+0x0011f454))
#define tdd_ts3_c_sum_reg	((UINT16P)(TDD_BASE+0x0011f456))
#define tdd_ts4_c_sum_reg	((UINT16P)(TDD_BASE+0x0011f458))
#define tdd_ts5_c_sum_reg	((UINT16P)(TDD_BASE+0x0011f45a))
#define tdd_ts1_tpc_ss_len_reg	((UINT16P)(TDD_BASE+0x0011f45c))
#define tdd_ts2_tpc_ss_len_reg	((UINT16P)(TDD_BASE+0x0011f45e))
#define tdd_ts3_tpc_ss_len_reg	((UINT16P)(TDD_BASE+0x0011f460))
#define tdd_ts4_tpc_ss_len_reg	((UINT16P)(TDD_BASE+0x0011f462))
#define tdd_ts5_tpc_ss_len_reg	((UINT16P)(TDD_BASE+0x0011f464))
#define tdd_txe_mem_endian_cfg_reg	((UINT16P)(TDD_BASE+0x0011f466))
#define tdd_int_status_reg	((UINT16P)(TDD_BASE+0x0011f468))
#define tdd_int_mask_reg	((UINT16P)(TDD_BASE+0x0011f46a))
#define tdd_int_clr_reg	((UINT16P)(TDD_BASE+0x0011f46c))
#define tdd_reg5e	((UINT16P)(TDD_BASE+0x0011f46e))
#define tdd_memory_entry_reg	((UINT16P)(TDD_BASE+0x0011f470))
#define tdd_memory_sel_reg	((UINT16P)(TDD_BASE+0x0011f472))
#define tdd_memory_entry_access_flush_reg	((UINT16P)(TDD_BASE+0x0011f474))
#define tdd_memory_offset_addr_ctrl_reg	((UINT16P)(TDD_BASE+0x0011f476))
#define tdd_comb_data_checksum_reg	((UINT16P)(TDD_BASE+0x0011f478))
#define tdd_data_iq_out_checksum_reg	((UINT16P)(TDD_BASE+0x0011f47a))
#define tdd_tbe_cfg_reg	((UINT16P)(TDD_BASE+0x0011f47c))
#define tdd_tbe_status_reg	((UINT16P)(TDD_BASE+0x0011f47e))
#define tdd_txe_filter_index	((UINT16P)(TDD_BASE+0x0011f488))
#define tdd_txe_filter_data	((UINT16P)(TDD_BASE+0x0011f48a))
#define tdd_txe_up_pos_cfg	((UINT16P)(TDD_BASE+0x0011f490))
#define tdd_txe_ts_pos_cfg	((UINT16P)(TDD_BASE+0x0011f492))
#define tdd_paddr_uartdr	((UINT16P)(TDD_BASE+0x0011f660))
#define tdd_paddr_uartrsr	((UINT16P)(TDD_BASE+0x0011f662))
#define tdd_paddr_uartecr	((UINT16P)(TDD_BASE+0x0011f662))
#define tdd_paddr_uartfr	((UINT16P)(TDD_BASE+0x0011f664))
#define tdd_paddr_uartilpr	((UINT16P)(TDD_BASE+0x0011f666))
#define tdd_paddr_uartibrd	((UINT16P)(TDD_BASE+0x0011f668))
#define tdd_paddr_uartfbrd	((UINT16P)(TDD_BASE+0x0011f66a))
#define tdd_paddr_uartlcrh_new	((UINT16P)(TDD_BASE+0x0011f66c))
#define tdd_paddr_uartcr_new	((UINT16P)(TDD_BASE+0x0011f66e))
#define tdd_paddr_uartifls	((UINT16P)(TDD_BASE+0x0011f670))
#define tdd_paddr_uartimsc	((UINT16P)(TDD_BASE+0x0011f672))
#define tdd_paddr_uartris	((UINT16P)(TDD_BASE+0x0011f674))
#define tdd_paddr_uartmis	((UINT16P)(TDD_BASE+0x0011f676))
#define tdd_paddr_uarticr	((UINT16P)(TDD_BASE+0x0011f678))
#define tdd_paddr_uartdmacr	((UINT16P)(TDD_BASE+0x0011f67a))
#define tdd_iqif_ctrl_reg_addr	((UINT16P)(TDD_BASE+0x0011f400))
#define tdd_iqif_checksum_reg_addr	((UINT16P)(TDD_BASE+0x0011f402))
#define tdd_iqif_rxe_sample_ctrl_addr	((UINT16P)(TDD_BASE+0x0011f404))
#define tdd_iqif_fifo_status_addr	((UINT16P)(TDD_BASE+0x0011f406))
#define tdd_iqif_reg_load_addr	((UINT16P)(TDD_BASE+0x0011f408))
#define tdd_iqif_rxe_tailing_ctrl_addr	((UINT16P)(TDD_BASE+0x0011f40a))
#define tdd_BU_CTRL0	((UINT16P)(TDD_BASE+0x00060000))
#define tdd_BU_CTRL1	((UINT16P)(TDD_BASE+0x00060004))
#define tdd_BU_CTRL2	((UINT16P)(TDD_BASE+0x00060008))
#define tdd_BU_CTRL3	((UINT16P)(TDD_BASE+0x0006000c))
#define tdd_BU_COUNT0	((UINT16P)(TDD_BASE+0x00060010))
#define tdd_BU_COUNT1	((UINT16P)(TDD_BASE+0x00060014))
#define tdd_BU_COUNT2	((UINT16P)(TDD_BASE+0x00060018))
#define tdd_BU_COUNT3	((UINT16P)(TDD_BASE+0x0006001c))
#define tdd_BU_CTRLG	((UINT16P)(TDD_BASE+0x00060020))
#define tdd_scif_120m_base	((UINT16P)(TDD_BASE+0x0000))
#define tdd_scif_48m_base	((UINT16P)(TDD_BASE+0x0400))
#define tdd_dp_base	((UINT16P)(TDD_BASE+0x1000))
#define tdd_zspi_base	((UINT16P)(TDD_BASE+0x10000))
#define tdd_zspd_base	((UINT16P)(TDD_BASE+0x30000))
#define tdd_cipher_base	((UINT16P)(TDD_BASE+0x0800))
#define tdd_mbist_cfg_base	((UINT16P)(TDD_BASE+0x050000))
#define tdd_csce_base	((UINT16P)(TDD_BASE+0x11f080))
#define tdd_ctd_base	((UINT16P)(TDD_BASE+0x11f240))
#define tdd_DMAC_BASE	((UINT16P)(TDD_BASE+0xFB80))
#define tdd_jda_base	((UINT16P)(TDD_BASE+0x11f180))
#define tdd_pmu_base	((UINT16P)(TDD_BASE+0x11f4c0))
#define tdd_rxe_base	((UINT16P)(TDD_BASE+0x11f000))
#define tdd_mix_bsi_base	((UINT16P)(TDD_BASE+0x11f580))
#define tdd_sysc_base	((UINT16P)(TDD_BASE+0x11f5c0))
#define tdd_tcu_base	((UINT16P)(TDD_BASE+0x11f520))
#define tdd_timer_base	((UINT16P)(TDD_BASE+0x11f500))
#define tdd_txe_base	((UINT16P)(TDD_BASE+0x11f410))
#define tdd_uart_base	((UINT16P)(TDD_BASE+0x11f660))
#define tdd_iqif_base	((UINT16P)(TDD_BASE+0x11f400))
#define tdd_dsp_base	((UINT16P)(TDD_BASE+0x160000))
#define tdd_sysmemc_base	((UINT16P)(TDD_BASE+0x10e000))
#define tdd_BU_UTIL_BASE	((UINT16P)(TDD_BASE+0x60000))

// APB Module ltel2_ul_sbdma
#define L2ULSBDMA_BASE (0x85000000)
#define CODA_VER	((UINT32P)(L2ULSBDMA_BASE+0x20140526))
#define R_UL_SBDMA_CODA_VERSION	((UINT32P)(L2ULSBDMA_BASE+0x0))
#define R_UL_START_ADDR_0	((UINT32P)(L2ULSBDMA_BASE+0x100))
#define R_UL_START_ADDR_1	((UINT32P)(L2ULSBDMA_BASE+0x104))
#define R_UL_START_ADDR_2	((UINT32P)(L2ULSBDMA_BASE+0x108))
#define R_UL_START_ADDR_3	((UINT32P)(L2ULSBDMA_BASE+0x10C))
#define R_UL_START_ADDR_4	((UINT32P)(L2ULSBDMA_BASE+0x110))
#define R_UL_START_ADDR_5	((UINT32P)(L2ULSBDMA_BASE+0x114))
#define R_UL_START_ADDR_6	((UINT32P)(L2ULSBDMA_BASE+0x118))
#define R_UL_START_ADDR_7	((UINT32P)(L2ULSBDMA_BASE+0x11C))
#define R_UL_START_ADDR_8	((UINT32P)(L2ULSBDMA_BASE+0x120))
#define R_UL_START_ADDR_9	((UINT32P)(L2ULSBDMA_BASE+0x124))
#define R_UL_CURRENT_ADDR_0	((UINT32P)(L2ULSBDMA_BASE+0x128))
#define R_UL_CURRENT_ADDR_1	((UINT32P)(L2ULSBDMA_BASE+0x12C))
#define R_UL_CURRENT_ADDR_2	((UINT32P)(L2ULSBDMA_BASE+0x130))
#define R_UL_CURRENT_ADDR_3	((UINT32P)(L2ULSBDMA_BASE+0x134))
#define R_UL_CURRENT_ADDR_4	((UINT32P)(L2ULSBDMA_BASE+0x138))
#define R_UL_CURRENT_ADDR_5	((UINT32P)(L2ULSBDMA_BASE+0x13C))
#define R_UL_CURRENT_ADDR_6	((UINT32P)(L2ULSBDMA_BASE+0x140))
#define R_UL_CURRENT_ADDR_7	((UINT32P)(L2ULSBDMA_BASE+0x144))
#define R_UL_CURRENT_ADDR_8	((UINT32P)(L2ULSBDMA_BASE+0x148))
#define R_UL_CURRENT_ADDR_9	((UINT32P)(L2ULSBDMA_BASE+0x14C))
#define R_UL_STATUS	((UINT32P)(L2ULSBDMA_BASE+0x150))
#define R_UL_START_CMD	((UINT32P)(L2ULSBDMA_BASE+0x154))
#define R_UL_RESUME_CMD	((UINT32P)(L2ULSBDMA_BASE+0x158))
#define R_UL_STOP_CMD	((UINT32P)(L2ULSBDMA_BASE+0x15C))
#define R_ERROR	((UINT32P)(L2ULSBDMA_BASE+0x160))
#define R_SW_TEST_EN	((UINT32P)(L2ULSBDMA_BASE+0x164))
#define R_SW_TEST_CMD	((UINT32P)(L2ULSBDMA_BASE+0x168))
#define R_SW_TEST_ACK	((UINT32P)(L2ULSBDMA_BASE+0x16C))
#define R_SW_TEST_RESRC_RDY	((UINT32P)(L2ULSBDMA_BASE+0x170))
#define R_CFG	((UINT32P)(L2ULSBDMA_BASE+0x174))
#define R_DUMMY_0	((UINT32P)(L2ULSBDMA_BASE+0x180))
#define R_DUMMY_1	((UINT32P)(L2ULSBDMA_BASE+0x184))
#define R_DUMMY_2	((UINT32P)(L2ULSBDMA_BASE+0x188))
#define R_DUMMY_3	((UINT32P)(L2ULSBDMA_BASE+0x18C))
#define R_DEBUG_REG_LCMU_0	((UINT32P)(L2ULSBDMA_BASE+0x190))
#define R_DEBUG_REG_LCMU_1	((UINT32P)(L2ULSBDMA_BASE+0x194))
#define R_DEBUG_REG_LCMU_2	((UINT32P)(L2ULSBDMA_BASE+0x198))
#define R_DEBUG_REG_LCMU_3	((UINT32P)(L2ULSBDMA_BASE+0x19C))
#define R_DEBUG_REG_LCMU_4	((UINT32P)(L2ULSBDMA_BASE+0x1A0))
#define R_DEBUG_REG_LCMU_5	((UINT32P)(L2ULSBDMA_BASE+0x1A4))
#define R_DEBUG_REG_LCMU_6	((UINT32P)(L2ULSBDMA_BASE+0x1A8))
#define R_DEBUG_REG_LCMU_7	((UINT32P)(L2ULSBDMA_BASE+0x1AC))
#define R_DEBUG_REG_LCMU_8	((UINT32P)(L2ULSBDMA_BASE+0x1B0))
#define R_DEBUG_REG_LDMU_0	((UINT32P)(L2ULSBDMA_BASE+0x1B4))
#define R_DEBUG_REG_LDMU_1	((UINT32P)(L2ULSBDMA_BASE+0x1B8))
#define R_DEBUG_REG_LDMU_2	((UINT32P)(L2ULSBDMA_BASE+0x1BC))
#define R_DEBUG_REG_LDMU_3	((UINT32P)(L2ULSBDMA_BASE+0x1C0))
#define R_DEBUG_REG_LDMU_4	((UINT32P)(L2ULSBDMA_BASE+0x1C4))
#define R_DEBUG_REG_LDMU_5	((UINT32P)(L2ULSBDMA_BASE+0x1C8))
#define R_DEBUG_REG_LDMU_6	((UINT32P)(L2ULSBDMA_BASE+0x1CC))
#define R_DEBUG_REG_LDMU_7	((UINT32P)(L2ULSBDMA_BASE+0x1D0))
#define R_DEBUG_REG_LDMU_8	((UINT32P)(L2ULSBDMA_BASE+0x1D4))
#define R_DEBUG_REG_LDMU_9	((UINT32P)(L2ULSBDMA_BASE+0x1D8))
#define R_DEBUG_REG_LDMU_10	((UINT32P)(L2ULSBDMA_BASE+0x1DC))
#define R_DEBUG_REG_LDMU_11	((UINT32P)(L2ULSBDMA_BASE+0x1E0))
#define R_DEBUG_REG_LDMU_12	((UINT32P)(L2ULSBDMA_BASE+0x1E4))
#define R_DEBUG_REG_LDMU_13	((UINT32P)(L2ULSBDMA_BASE+0x1E8))
#define R_DEBUG_REG_LDMU_14	((UINT32P)(L2ULSBDMA_BASE+0x1EC))
#define R_DEBUG_REG_LDMU_15	((UINT32P)(L2ULSBDMA_BASE+0x1F0))
#define R_DEBUG_REG_LDMA_0	((UINT32P)(L2ULSBDMA_BASE+0x1F4))
#define R_DEBUG_REG_LDMA_1	((UINT32P)(L2ULSBDMA_BASE+0x1F8))
#define R_DEBUG_REG_LDMA_2	((UINT32P)(L2ULSBDMA_BASE+0x1FC))
#define R_DEBUG_REG_REG_CTL_0	((UINT32P)(L2ULSBDMA_BASE+0x200))
#define R_DEBUG_REG_REG_CTL_1	((UINT32P)(L2ULSBDMA_BASE+0x204))
#define R_DEBUG_REG_REG_CTL_2	((UINT32P)(L2ULSBDMA_BASE+0x208))
#define R_DEBUG_REG_REG_CTL_3	((UINT32P)(L2ULSBDMA_BASE+0x20C))
#define R_HPQTCR	((UINT32P)(L2ULSBDMA_BASE+0x210))
#define R_LPQTCR	((UINT32P)(L2ULSBDMA_BASE+0x214))
#define R_HPQR	((UINT32P)(L2ULSBDMA_BASE+0x218))
#define R_TCR0	((UINT32P)(L2ULSBDMA_BASE+0x21C))
#define R_TCR1	((UINT32P)(L2ULSBDMA_BASE+0x220))
#define R_TCR2	((UINT32P)(L2ULSBDMA_BASE+0x224))
#define R_TCR3	((UINT32P)(L2ULSBDMA_BASE+0x228))
#define R_TCR4	((UINT32P)(L2ULSBDMA_BASE+0x22C))
#define R_TCR5	((UINT32P)(L2ULSBDMA_BASE+0x230))
#define R_TCR6	((UINT32P)(L2ULSBDMA_BASE+0x234))
#define R_TCR7	((UINT32P)(L2ULSBDMA_BASE+0x238))
#define R_TCR_CMD	((UINT32P)(L2ULSBDMA_BASE+0x23C))
#define R_CHECKSUM_CHANNEL_ENABLE	((UINT32P)(L2ULSBDMA_BASE+0x240))
#define R_PHEAD_AUTO_GEN_EN	((UINT32P)(L2ULSBDMA_BASE+0x244))
#define R_DEBUG_REG_LDMA_3	((UINT32P)(L2ULSBDMA_BASE+0x248))
#define R_DV_DUMMY_REG	((UINT32P)(L2ULSBDMA_BASE+0x180))

// APB Module ltel2_ul_hbdma
#define L2ULHBDMA_BASE (0x85010000)
#define UL_HBDMA_CODA_VER	((UINT32P)(L2ULHBDMA_BASE+0x20140717))
#define R_UL_HBDMA_CODA_VERSION	((UINT32P)(L2ULHBDMA_BASE+0x000))
#define R_UL_HBDMA_CONFIG	((UINT32P)(L2ULHBDMA_BASE+0x004))
#define R_UL_HBDMA_CH0_BYTE_CNT	((UINT32P)(L2ULHBDMA_BASE+0x008))
#define R_UL_HBDMA_CH1_BYTE_CNT	((UINT32P)(L2ULHBDMA_BASE+0x00C))
#define R_UL_HBDMA_CH2_BYTE_CNT	((UINT32P)(L2ULHBDMA_BASE+0x010))
#define R_UL_HBDMA_CH3_BYTE_CNT	((UINT32P)(L2ULHBDMA_BASE+0x014))
#define R_UL_HBDMA_CH4_BYTE_CNT	((UINT32P)(L2ULHBDMA_BASE+0x018))
#define R_UL_HBDMA_CH5_BYTE_CNT	((UINT32P)(L2ULHBDMA_BASE+0x01C))
#define R_UL_HBDMA_CH6_BYTE_CNT	((UINT32P)(L2ULHBDMA_BASE+0x020))
#define R_UL_HBDMA_CH7_BYTE_CNT	((UINT32P)(L2ULHBDMA_BASE+0x024))
#define R_UL_HBDMA_CH8_BYTE_CNT	((UINT32P)(L2ULHBDMA_BASE+0x028))
#define R_UL_HBDMA_CH9_BYTE_CNT	((UINT32P)(L2ULHBDMA_BASE+0x02C))
#define R_UL_HBDMA_CH0_SIT_INDEX	((UINT32P)(L2ULHBDMA_BASE+0x030))
#define R_UL_HBDMA_CH1_SIT_INDEX	((UINT32P)(L2ULHBDMA_BASE+0x034))
#define R_UL_HBDMA_CH2_SIT_INDEX	((UINT32P)(L2ULHBDMA_BASE+0x038))
#define R_UL_HBDMA_CH3_SIT_INDEX	((UINT32P)(L2ULHBDMA_BASE+0x03C))
#define R_UL_HBDMA_CH4_SIT_INDEX	((UINT32P)(L2ULHBDMA_BASE+0x040))
#define R_UL_HBDMA_CH5_SIT_INDEX	((UINT32P)(L2ULHBDMA_BASE+0x044))
#define R_UL_HBDMA_CH6_SIT_INDEX	((UINT32P)(L2ULHBDMA_BASE+0x048))
#define R_UL_HBDMA_CH7_SIT_INDEX	((UINT32P)(L2ULHBDMA_BASE+0x04C))
#define R_UL_HBDMA_CH8_SIT_INDEX	((UINT32P)(L2ULHBDMA_BASE+0x050))
#define R_UL_HBDMA_CH9_SIT_INDEX	((UINT32P)(L2ULHBDMA_BASE+0x054))
#define R_UL_HBDMA_CH0_SUB_VALUE	((UINT32P)(L2ULHBDMA_BASE+0x058))
#define R_UL_HBDMA_CH1_SUB_VALUE	((UINT32P)(L2ULHBDMA_BASE+0x05C))
#define R_UL_HBDMA_CH2_SUB_VALUE	((UINT32P)(L2ULHBDMA_BASE+0x060))
#define R_UL_HBDMA_CH3_SUB_VALUE	((UINT32P)(L2ULHBDMA_BASE+0x064))
#define R_UL_HBDMA_CH4_SUB_VALUE	((UINT32P)(L2ULHBDMA_BASE+0x068))
#define R_UL_HBDMA_CH5_SUB_VALUE	((UINT32P)(L2ULHBDMA_BASE+0x06C))
#define R_UL_HBDMA_CH6_SUB_VALUE	((UINT32P)(L2ULHBDMA_BASE+0x070))
#define R_UL_HBDMA_CH7_SUB_VALUE	((UINT32P)(L2ULHBDMA_BASE+0x074))
#define R_UL_HBDMA_CH8_SUB_VALUE	((UINT32P)(L2ULHBDMA_BASE+0x078))
#define R_UL_HBDMA_CH9_SUB_VALUE	((UINT32P)(L2ULHBDMA_BASE+0x07C))
#define R_DEBUG_REG_0	((UINT32P)(L2ULHBDMA_BASE+0x080))
#define R_DEBUG_REG_1	((UINT32P)(L2ULHBDMA_BASE+0x084))
#define R_DEBUG_REG_2	((UINT32P)(L2ULHBDMA_BASE+0x088))
#define R_UL_HBDMA_CH0_SIT_INDEX_RESTORE	((UINT32P)(L2ULHBDMA_BASE+0x8C))
#define R_UL_HBDMA_CH1_SIT_INDEX_RESTORE	((UINT32P)(L2ULHBDMA_BASE+0x90))
#define R_UL_HBDMA_CH2_SIT_INDEX_RESTORE	((UINT32P)(L2ULHBDMA_BASE+0x94))
#define R_UL_HBDMA_CH3_SIT_INDEX_RESTORE	((UINT32P)(L2ULHBDMA_BASE+0x98))
#define R_UL_HBDMA_CH4_SIT_INDEX_RESTORE	((UINT32P)(L2ULHBDMA_BASE+0x9C))
#define R_UL_HBDMA_CH5_SIT_INDEX_RESTORE	((UINT32P)(L2ULHBDMA_BASE+0xA0))
#define R_UL_HBDMA_CH6_SIT_INDEX_RESTORE	((UINT32P)(L2ULHBDMA_BASE+0xA4))
#define R_UL_HBDMA_CH7_SIT_INDEX_RESTORE	((UINT32P)(L2ULHBDMA_BASE+0xA8))
#define R_UL_HBDMA_CH8_SIT_INDEX_RESTORE	((UINT32P)(L2ULHBDMA_BASE+0xAC))
#define R_UL_HBDMA_CH9_SIT_INDEX_RESTORE	((UINT32P)(L2ULHBDMA_BASE+0xB0))
#define R_DV_DUMMY_REG	((UINT32P)(L2ULHBDMA_BASE+0x058))

// APB Module ltel2_dl_sbdma
#define L2DLSBDMA_BASE (0x85020000)
#define CODA_VER	((UINT32P)(L2DLSBDMA_BASE+0x20140520))
#define R_DL_SBDMA_CODA_VERSION	((UINT32P)(L2DLSBDMA_BASE+0x0))
#define R_DL_START_ADDR_0	((UINT32P)(L2DLSBDMA_BASE+0x100))
#define R_DL_START_ADDR_1	((UINT32P)(L2DLSBDMA_BASE+0x104))
#define R_DL_START_ADDR_2	((UINT32P)(L2DLSBDMA_BASE+0x108))
#define R_DL_START_ADDR_3	((UINT32P)(L2DLSBDMA_BASE+0x10C))
#define R_DL_CURRENT_ADDR_0	((UINT32P)(L2DLSBDMA_BASE+0x114))
#define R_DL_CURRENT_ADDR_1	((UINT32P)(L2DLSBDMA_BASE+0x118))
#define R_DL_CURRENT_ADDR_2	((UINT32P)(L2DLSBDMA_BASE+0x11C))
#define R_DL_CURRENT_ADDR_3	((UINT32P)(L2DLSBDMA_BASE+0x120))
#define R_DL_STATUS	((UINT32P)(L2DLSBDMA_BASE+0x124))
#define R_DL_START_CMD	((UINT32P)(L2DLSBDMA_BASE+0x128))
#define R_DL_RESUME_CMD	((UINT32P)(L2DLSBDMA_BASE+0x12C))
#define R_DL_STOP_CMD	((UINT32P)(L2DLSBDMA_BASE+0x130))
#define R_ERROR	((UINT32P)(L2DLSBDMA_BASE+0x134))
#define R_CFG	((UINT32P)(L2DLSBDMA_BASE+0x138))
#define R_DL_RBUF_EN	((UINT32P)(L2DLSBDMA_BASE+0x13C))
#define R_DL_RBUF_BASE_0	((UINT32P)(L2DLSBDMA_BASE+0x140))
#define R_DL_RBUF_BASE_1	((UINT32P)(L2DLSBDMA_BASE+0x144))
#define R_DL_RBUF_BASE_2	((UINT32P)(L2DLSBDMA_BASE+0x148))
#define R_DL_RBUF_BASE_3	((UINT32P)(L2DLSBDMA_BASE+0x14C))
#define R_DL_RBUF_BASE_4	((UINT32P)(L2DLSBDMA_BASE+0x150))
#define R_DL_RBUF_BASE_5	((UINT32P)(L2DLSBDMA_BASE+0x154))
#define R_DL_RBUF_BASE_6	((UINT32P)(L2DLSBDMA_BASE+0x158))
#define R_DL_RBUF_BASE_7	((UINT32P)(L2DLSBDMA_BASE+0x15C))
#define R_DL_RBUF_SIZE_0	((UINT32P)(L2DLSBDMA_BASE+0x160))
#define R_DL_RBUF_SIZE_1	((UINT32P)(L2DLSBDMA_BASE+0x164))
#define R_DL_RBUF_SIZE_2	((UINT32P)(L2DLSBDMA_BASE+0x168))
#define R_DL_RBUF_SIZE_3	((UINT32P)(L2DLSBDMA_BASE+0x16C))
#define R_DL_RBUF_SIZE_4	((UINT32P)(L2DLSBDMA_BASE+0x170))
#define R_DL_RBUF_SIZE_5	((UINT32P)(L2DLSBDMA_BASE+0x174))
#define R_DL_RBUF_SIZE_6	((UINT32P)(L2DLSBDMA_BASE+0x178))
#define R_DL_RBUF_SIZE_7	((UINT32P)(L2DLSBDMA_BASE+0x17C))
#define R_DL_RBUF_WRI_OFS_0	((UINT32P)(L2DLSBDMA_BASE+0x180))
#define R_DL_RBUF_WRI_OFS_1	((UINT32P)(L2DLSBDMA_BASE+0x184))
#define R_DL_RBUF_WRI_OFS_2	((UINT32P)(L2DLSBDMA_BASE+0x188))
#define R_DL_RBUF_WRI_OFS_3	((UINT32P)(L2DLSBDMA_BASE+0x18C))
#define R_DL_RBUF_WRI_OFS_4	((UINT32P)(L2DLSBDMA_BASE+0x190))
#define R_DL_RBUF_WRI_OFS_5	((UINT32P)(L2DLSBDMA_BASE+0x194))
#define R_DL_RBUF_WRI_OFS_6	((UINT32P)(L2DLSBDMA_BASE+0x198))
#define R_DL_RBUF_WRI_OFS_7	((UINT32P)(L2DLSBDMA_BASE+0x19C))
#define R_DL_RBUF_WRI_OFS_INI_0	((UINT32P)(L2DLSBDMA_BASE+0x1A0))
#define R_DL_RBUF_WRI_OFS_INI_1	((UINT32P)(L2DLSBDMA_BASE+0x1A4))
#define R_DL_RBUF_WRI_OFS_INI_2	((UINT32P)(L2DLSBDMA_BASE+0x1A8))
#define R_DL_RBUF_WRI_OFS_INI_3	((UINT32P)(L2DLSBDMA_BASE+0x1AC))
#define R_DL_RBUF_WRI_OFS_INI_4	((UINT32P)(L2DLSBDMA_BASE+0x1B0))
#define R_DL_RBUF_WRI_OFS_INI_5	((UINT32P)(L2DLSBDMA_BASE+0x1B4))
#define R_DL_RBUF_WRI_OFS_INI_6	((UINT32P)(L2DLSBDMA_BASE+0x1B8))
#define R_DL_RBUF_WRI_OFS_INI_7	((UINT32P)(L2DLSBDMA_BASE+0x1BC))
#define R_DL_PIT_BASE_0	((UINT32P)(L2DLSBDMA_BASE+0x1C0))
#define R_DL_PIT_BASE_1	((UINT32P)(L2DLSBDMA_BASE+0x1C4))
#define R_DL_PIT_BASE_2	((UINT32P)(L2DLSBDMA_BASE+0x1C8))
#define R_DL_PIT_BASE_3	((UINT32P)(L2DLSBDMA_BASE+0x1CC))
#define R_DL_PIT_BASE_4	((UINT32P)(L2DLSBDMA_BASE+0x1D0))
#define R_DL_PIT_BASE_5	((UINT32P)(L2DLSBDMA_BASE+0x1D4))
#define R_DL_PIT_BASE_6	((UINT32P)(L2DLSBDMA_BASE+0x1D8))
#define R_DL_PIT_BASE_7	((UINT32P)(L2DLSBDMA_BASE+0x1DC))
#define R_DL_PIT_ENTRY_NUM_0	((UINT32P)(L2DLSBDMA_BASE+0x1E0))
#define R_DL_PIT_ENTRY_NUM_1	((UINT32P)(L2DLSBDMA_BASE+0x1E4))
#define R_DL_PIT_ENTRY_NUM_2	((UINT32P)(L2DLSBDMA_BASE+0x1E8))
#define R_DL_PIT_ENTRY_NUM_3	((UINT32P)(L2DLSBDMA_BASE+0x1EC))
#define R_DL_PIT_ENTRY_NUM_4	((UINT32P)(L2DLSBDMA_BASE+0x1F0))
#define R_DL_PIT_ENTRY_NUM_5	((UINT32P)(L2DLSBDMA_BASE+0x1F4))
#define R_DL_PIT_ENTRY_NUM_6	((UINT32P)(L2DLSBDMA_BASE+0x1F8))
#define R_DL_PIT_ENTRY_NUM_7	((UINT32P)(L2DLSBDMA_BASE+0x1FC))
#define R_DL_PIT_WRI_IDX_0	((UINT32P)(L2DLSBDMA_BASE+0x200))
#define R_DL_PIT_WRI_IDX_1	((UINT32P)(L2DLSBDMA_BASE+0x204))
#define R_DL_PIT_WRI_IDX_2	((UINT32P)(L2DLSBDMA_BASE+0x208))
#define R_DL_PIT_WRI_IDX_3	((UINT32P)(L2DLSBDMA_BASE+0x20C))
#define R_DL_PIT_WRI_IDX_4	((UINT32P)(L2DLSBDMA_BASE+0x210))
#define R_DL_PIT_WRI_IDX_5	((UINT32P)(L2DLSBDMA_BASE+0x214))
#define R_DL_PIT_WRI_IDX_6	((UINT32P)(L2DLSBDMA_BASE+0x218))
#define R_DL_PIT_WRI_IDX_7	((UINT32P)(L2DLSBDMA_BASE+0x21C))
#define R_DL_PIT_WRI_IDX_INI_0	((UINT32P)(L2DLSBDMA_BASE+0x220))
#define R_DL_PIT_WRI_IDX_INI_1	((UINT32P)(L2DLSBDMA_BASE+0x224))
#define R_DL_PIT_WRI_IDX_INI_2	((UINT32P)(L2DLSBDMA_BASE+0x228))
#define R_DL_PIT_WRI_IDX_INI_3	((UINT32P)(L2DLSBDMA_BASE+0x22C))
#define R_DL_PIT_WRI_IDX_INI_4	((UINT32P)(L2DLSBDMA_BASE+0x230))
#define R_DL_PIT_WRI_IDX_INI_5	((UINT32P)(L2DLSBDMA_BASE+0x234))
#define R_DL_PIT_WRI_IDX_INI_6	((UINT32P)(L2DLSBDMA_BASE+0x23C))
#define R_DL_PIT_WRI_IDX_INI_7	((UINT32P)(L2DLSBDMA_BASE+0x240))
#define R_RBUF_START	((UINT32P)(L2DLSBDMA_BASE+0x244))
#define R_DUMMY_0	((UINT32P)(L2DLSBDMA_BASE+0x248))
#define R_DUMMY_1	((UINT32P)(L2DLSBDMA_BASE+0x24C))
#define R_DUMMY_2	((UINT32P)(L2DLSBDMA_BASE+0x250))
#define R_DUMMY_3	((UINT32P)(L2DLSBDMA_BASE+0x254))
#define R_DEBUG_REG_LDMU_0	((UINT32P)(L2DLSBDMA_BASE+0x258))
#define R_DEBUG_REG_LDMU_1	((UINT32P)(L2DLSBDMA_BASE+0x25C))
#define R_DEBUG_REG_LDMU_2	((UINT32P)(L2DLSBDMA_BASE+0x260))
#define R_DEBUG_REG_LDMU_3	((UINT32P)(L2DLSBDMA_BASE+0x264))
#define R_DEBUG_REG_LDMU_4	((UINT32P)(L2DLSBDMA_BASE+0x268))
#define R_DEBUG_REG_LDMU_5	((UINT32P)(L2DLSBDMA_BASE+0x26C))
#define R_DEBUG_REG_LDMU_6	((UINT32P)(L2DLSBDMA_BASE+0x270))
#define R_DEBUG_REG_LDMU_7	((UINT32P)(L2DLSBDMA_BASE+0x274))
#define R_DEBUG_REG_LDMU_8	((UINT32P)(L2DLSBDMA_BASE+0x278))
#define R_DEBUG_REG_LDMU_9	((UINT32P)(L2DLSBDMA_BASE+0x27C))
#define R_DEBUG_REG_LDMU_10	((UINT32P)(L2DLSBDMA_BASE+0x280))
#define R_DEBUG_REG_LDMU_11	((UINT32P)(L2DLSBDMA_BASE+0x284))
#define R_DEBUG_REG_LDMA_0	((UINT32P)(L2DLSBDMA_BASE+0x288))
#define R_DEBUG_REG_LDMA_1	((UINT32P)(L2DLSBDMA_BASE+0x28C))
#define R_DEBUG_REG_LDMA_2	((UINT32P)(L2DLSBDMA_BASE+0x290))
#define R_DEBUG_REG_LDMA_3	((UINT32P)(L2DLSBDMA_BASE+0x294))
#define R_DEBUG_REG_LDMA_4	((UINT32P)(L2DLSBDMA_BASE+0x298))
#define R_DEBUG_REG_LDMA_5	((UINT32P)(L2DLSBDMA_BASE+0x29C))
#define R_DEBUG_REG_LDMA_6	((UINT32P)(L2DLSBDMA_BASE+0x300))
#define R_DEBUG_REG_REG_CTL_0	((UINT32P)(L2DLSBDMA_BASE+0x304))
#define R_DV_DUMMY_REG	((UINT32P)(L2DLSBDMA_BASE+0x248))

// APB Module ltel2_dl_hbdma
#define L2DLHBDMA_BASE (0x85030000)
#define CODA_VER	((UINT32P)(L2DLHBDMA_BASE+0x2014_0508))
#define R_LTEL2_DL_HBDMA_CODA_VERSION	((UINT32P)(L2DLHBDMA_BASE+0x0))
#define R_REASSEMBLE_TABLE_SIZE	((UINT32P)(L2DLHBDMA_BASE+0x4))
#define R_REASSEMBLE_TABLE_ADD_ENTRY_SRB0	((UINT32P)(L2DLHBDMA_BASE+0xC))
#define R_REASSEMBLE_TABLE_ADD_ENTRY_SRB1	((UINT32P)(L2DLHBDMA_BASE+0x10))
#define R_REASSEMBLE_TABLE_ADD_ENTRY_DRB0	((UINT32P)(L2DLHBDMA_BASE+0x14))
#define R_REASSEMBLE_TABLE_ADD_ENTRY_DRB1	((UINT32P)(L2DLHBDMA_BASE+0x18))
#define R_REASSEMBLE_TABLE_ADD_ENTRY_DRB2	((UINT32P)(L2DLHBDMA_BASE+0x1C))
#define R_REASSEMBLE_TABLE_ADD_ENTRY_DRB3	((UINT32P)(L2DLHBDMA_BASE+0x20))
#define R_REASSEMBLE_TABLE_ADD_ENTRY_DRB4	((UINT32P)(L2DLHBDMA_BASE+0x24))
#define R_REASSEMBLE_TABLE_ADD_ENTRY_DRB5	((UINT32P)(L2DLHBDMA_BASE+0x28))
#define R_REASSEMBLE_TABLE_ADD_ENTRY_DRB6	((UINT32P)(L2DLHBDMA_BASE+0x2C))
#define R_REASSEMBLE_TABLE_ADD_ENTRY_DRB7	((UINT32P)(L2DLHBDMA_BASE+0x30))
#define R_REASSEMBLE_TABLE_ADD_ENTRY_MTCH	((UINT32P)(L2DLHBDMA_BASE+0x34))
#define R_REASSEMBLE_TABLE_ADD_ENTRY_MCCH	((UINT32P)(L2DLHBDMA_BASE+0x38))
#define R_REASSEMBLE_TABLE_STOP_CTL	((UINT32P)(L2DLHBDMA_BASE+0x3C))
#define R_REASSEMBLE_TABLE_RESUME_CTL	((UINT32P)(L2DLHBDMA_BASE+0x40))
#define R_REASSEMBLE_TABLE_RESET_CTL	((UINT32P)(L2DLHBDMA_BASE+0x44))
#define R_CHANNEL_STATUS	((UINT32P)(L2DLHBDMA_BASE+0x48))
#define R_CHANNEL_ACTIVE_STATUS	((UINT32P)(L2DLHBDMA_BASE+0x4C))
#define R_REASSEMBLE_TABLE_SRB0_CURR_IDX	((UINT32P)(L2DLHBDMA_BASE+0x50))
#define R_REASSEMBLE_TABLE_SRB1_CURR_IDX	((UINT32P)(L2DLHBDMA_BASE+0x54))
#define R_REASSEMBLE_TABLE_DRB0_CURR_IDX	((UINT32P)(L2DLHBDMA_BASE+0x58))
#define R_REASSEMBLE_TABLE_DRB1_CURR_IDX	((UINT32P)(L2DLHBDMA_BASE+0x5C))
#define R_REASSEMBLE_TABLE_DRB2_CURR_IDX	((UINT32P)(L2DLHBDMA_BASE+0x60))
#define R_REASSEMBLE_TABLE_DRB3_CURR_IDX	((UINT32P)(L2DLHBDMA_BASE+0x64))
#define R_REASSEMBLE_TABLE_DRB4_CURR_IDX	((UINT32P)(L2DLHBDMA_BASE+0x68))
#define R_REASSEMBLE_TABLE_DRB5_CURR_IDX	((UINT32P)(L2DLHBDMA_BASE+0x6C))
#define R_REASSEMBLE_TABLE_DRB6_CURR_IDX	((UINT32P)(L2DLHBDMA_BASE+0x70))
#define R_REASSEMBLE_TABLE_DRB7_CURR_IDX	((UINT32P)(L2DLHBDMA_BASE+0x74))
#define R_REASSEMBLE_TABLE_MTCH_CURR_IDX	((UINT32P)(L2DLHBDMA_BASE+0x78))
#define R_REASSEMBLE_TABLE_MCCH_CURR_IDX	((UINT32P)(L2DLHBDMA_BASE+0x7C))
#define R_REASSEMBLE_TABLE_CONDITION	((UINT32P)(L2DLHBDMA_BASE+0x80))
#define R_REASSEMBLE_TABLE_SRB0_CURR_ENTRY_CNT	((UINT32P)(L2DLHBDMA_BASE+0x84))
#define R_REASSEMBLE_TABLE_SRB1_CURR_ENTRY_CNT	((UINT32P)(L2DLHBDMA_BASE+0x88))
#define R_REASSEMBLE_TABLE_DRB0_CURR_ENTRY_CNT	((UINT32P)(L2DLHBDMA_BASE+0x8C))
#define R_REASSEMBLE_TABLE_DRB1_CURR_ENTRY_CNT	((UINT32P)(L2DLHBDMA_BASE+0x90))
#define R_REASSEMBLE_TABLE_DRB2_CURR_ENTRY_CNT	((UINT32P)(L2DLHBDMA_BASE+0x94))
#define R_REASSEMBLE_TABLE_DRB3_CURR_ENTRY_CNT	((UINT32P)(L2DLHBDMA_BASE+0x98))
#define R_REASSEMBLE_TABLE_DRB4_CURR_ENTRY_CNT	((UINT32P)(L2DLHBDMA_BASE+0x9C))
#define R_REASSEMBLE_TABLE_DRB5_CURR_ENTRY_CNT	((UINT32P)(L2DLHBDMA_BASE+0xA0))
#define R_REASSEMBLE_TABLE_DRB6_CURR_ENTRY_CNT	((UINT32P)(L2DLHBDMA_BASE+0xA4))
#define R_REASSEMBLE_TABLE_DRB7_CURR_ENTRY_CNT	((UINT32P)(L2DLHBDMA_BASE+0xA8))
#define R_REASSEMBLE_TABLE_MTCH_CURR_ENTRY_CNT	((UINT32P)(L2DLHBDMA_BASE+0xAC))
#define R_REASSEMBLE_TABLE_MCCH_CURR_ENTRY_CNT	((UINT32P)(L2DLHBDMA_BASE+0xB0))
#define R_PDCP_FIFO_EMPTY_SRB	((UINT32P)(L2DLHBDMA_BASE+0xB4))
#define R_PDCP_FIFO_EMPTY_DRB	((UINT32P)(L2DLHBDMA_BASE+0xB8))
#define R_PDCP_FIFO_EMPTY_MTCH	((UINT32P)(L2DLHBDMA_BASE+0xBC))
#define R_PDCP_FIFO_EMPTY_MCCH	((UINT32P)(L2DLHBDMA_BASE+0xC0))
#define R_PDCP_FIFO_EMPTY_SRB_CNT	((UINT32P)(L2DLHBDMA_BASE+0xC4))
#define R_PDCP_FIFO_EMPTY_DRB_CNT	((UINT32P)(L2DLHBDMA_BASE+0xC8))
#define R_PDCP_FIFO_EMPTY_MTCH_CNT	((UINT32P)(L2DLHBDMA_BASE+0xCC))
#define R_PDCP_FIFO_EMPTY_MCCH_CNT	((UINT32P)(L2DLHBDMA_BASE+0xD0))
#define R_HW_BUF_ERR_CHK_CTL	((UINT32P)(L2DLHBDMA_BASE+0xD4))
#define R_REASSEMBLE_TABLE_STATE	((UINT32P)(L2DLHBDMA_BASE+0xD8))
#define R_ARBITER_STATE	((UINT32P)(L2DLHBDMA_BASE+0xDC))
#define R_SRB_HW_PROCESS_STATE	((UINT32P)(L2DLHBDMA_BASE+0xE0))
#define R_DRB_MBMS_HW_PROCESS_STATE	((UINT32P)(L2DLHBDMA_BASE+0xE4))
#define R_RBUF_MODE	((UINT32P)(L2DLHBDMA_BASE+0xE8))
#define R_RBUF_REM_SIZE_CH0	((UINT32P)(L2DLHBDMA_BASE+0xEC))
#define R_RBUF_REM_SIZE_CH1	((UINT32P)(L2DLHBDMA_BASE+0xF0))
#define R_RBUF_REM_SIZE_CH2	((UINT32P)(L2DLHBDMA_BASE+0xF4))
#define R_RBUF_REM_SIZE_CH3	((UINT32P)(L2DLHBDMA_BASE+0xF8))
#define R_RBUF_REM_SIZE_CH4	((UINT32P)(L2DLHBDMA_BASE+0xFC))
#define R_RBUF_REM_SIZE_CH5	((UINT32P)(L2DLHBDMA_BASE+0x100))
#define R_RBUF_REM_SIZE_CH6	((UINT32P)(L2DLHBDMA_BASE+0x104))
#define R_RBUF_REM_SIZE_CH7	((UINT32P)(L2DLHBDMA_BASE+0x108))
#define R_RBUF_MAX_PKT_SIZE	((UINT32P)(L2DLHBDMA_BASE+0x10C))
#define R_PIT_REM_ENTRY_NUM_CH0	((UINT32P)(L2DLHBDMA_BASE+0x12C))
#define R_PIT_REM_ENTRY_NUM_CH1	((UINT32P)(L2DLHBDMA_BASE+0x130))
#define R_PIT_REM_ENTRY_NUM_CH2	((UINT32P)(L2DLHBDMA_BASE+0x134))
#define R_PIT_REM_ENTRY_NUM_CH3	((UINT32P)(L2DLHBDMA_BASE+0x138))
#define R_PIT_REM_ENTRY_NUM_CH4	((UINT32P)(L2DLHBDMA_BASE+0x13C))
#define R_PIT_REM_ENTRY_NUM_CH5	((UINT32P)(L2DLHBDMA_BASE+0x140))
#define R_PIT_REM_ENTRY_NUM_CH6	((UINT32P)(L2DLHBDMA_BASE+0x144))
#define R_PIT_REM_ENTRY_NUM_CH7	((UINT32P)(L2DLHBDMA_BASE+0x148))
#define R_DRB_MODE_SWI_STATUS	((UINT32P)(L2DLHBDMA_BASE+0x14C))
#define R_DRB_MAPPED_RBUF_CH	((UINT32P)(L2DLHBDMA_BASE+0x150))
#define R_RBUF_DST_REM_SIZE_CH0	((UINT32P)(L2DLHBDMA_BASE+0x154))
#define R_RBUF_DST_REM_SIZE_CH1	((UINT32P)(L2DLHBDMA_BASE+0x160))
#define R_RBUF_DST_REM_SIZE_CH2	((UINT32P)(L2DLHBDMA_BASE+0x164))
#define R_RBUF_DST_REM_SIZE_CH3	((UINT32P)(L2DLHBDMA_BASE+0x168))
#define R_RBUF_DST_REM_SIZE_CH4	((UINT32P)(L2DLHBDMA_BASE+0x16C))
#define R_RBUF_DST_REM_SIZE_CH5	((UINT32P)(L2DLHBDMA_BASE+0x170))
#define R_RBUF_DST_REM_SIZE_CH6	((UINT32P)(L2DLHBDMA_BASE+0x174))
#define R_RBUF_DST_REM_SIZE_CH7	((UINT32P)(L2DLHBDMA_BASE+0x178))
#define R_PHEAD_AUTO_REM_EN	((UINT32P)(L2DLHBDMA_BASE+0x180))
#define R_CURR_RBUF_MODE	((UINT32P)(L2DLHBDMA_BASE+0x184))
#define R_DUMMY_REG0	((UINT32P)(L2DLHBDMA_BASE+0x1F0))
#define R_REASSEMBLE_TABLE_RESTORE_CTL	((UINT32P)(L2DLHBDMA_BASE+0x200))
#define R_REASSEMBLE_TABLE_SRB0_CURR_IDX_RESTORE	((UINT32P)(L2DLHBDMA_BASE+0x204))
#define R_REASSEMBLE_TABLE_SRB1_CURR_IDX_RESTORE	((UINT32P)(L2DLHBDMA_BASE+0x208))
#define R_REASSEMBLE_TABLE_DRB0_CURR_IDX_RESTORE	((UINT32P)(L2DLHBDMA_BASE+0x20C))
#define R_REASSEMBLE_TABLE_DRB1_CURR_IDX_RESTORE	((UINT32P)(L2DLHBDMA_BASE+0x210))
#define R_REASSEMBLE_TABLE_DRB2_CURR_IDX_RESTORE	((UINT32P)(L2DLHBDMA_BASE+0x214))
#define R_REASSEMBLE_TABLE_DRB3_CURR_IDX_RESTORE	((UINT32P)(L2DLHBDMA_BASE+0x218))
#define R_REASSEMBLE_TABLE_DRB4_CURR_IDX_RESTORE	((UINT32P)(L2DLHBDMA_BASE+0x21C))
#define R_REASSEMBLE_TABLE_DRB5_CURR_IDX_RESTORE	((UINT32P)(L2DLHBDMA_BASE+0x220))
#define R_REASSEMBLE_TABLE_DRB6_CURR_IDX_RESTORE	((UINT32P)(L2DLHBDMA_BASE+0x224))
#define R_REASSEMBLE_TABLE_DRB7_CURR_IDX_RESTORE	((UINT32P)(L2DLHBDMA_BASE+0x228))
#define R_REASSEMBLE_TABLE_MTCH_CURR_IDX_RESTORE	((UINT32P)(L2DLHBDMA_BASE+0x22C))
#define R_REASSEMBLE_TABLE_MCCH_CURR_IDX_RESTORE	((UINT32P)(L2DLHBDMA_BASE+0x230))
#define R_DEBUG_REG_SRB_HB_0	((UINT32P)(L2DLHBDMA_BASE+0x240))
#define R_DEBUG_REG_SRB_HB_1	((UINT32P)(L2DLHBDMA_BASE+0x244))
#define R_DEBUG_REG_SRB_HB_2	((UINT32P)(L2DLHBDMA_BASE+0x248))
#define R_DEBUG_REG_DRB_HB_0	((UINT32P)(L2DLHBDMA_BASE+0x250))
#define R_DEBUG_REG_DRB_HB_1	((UINT32P)(L2DLHBDMA_BASE+0x254))
#define R_DEBUG_REG_DRB_HB_2	((UINT32P)(L2DLHBDMA_BASE+0x258))
#define R_DEBUG_REG_DMA_INTF	((UINT32P)(L2DLHBDMA_BASE+0x260))
#define R_RBUF_DST_PIT_ENTRY_CH0	((UINT32P)(L2DLHBDMA_BASE+0x270))
#define R_RBUF_DST_PIT_ENTRY_CH1	((UINT32P)(L2DLHBDMA_BASE+0x274))
#define R_RBUF_DST_PIT_ENTRY_CH2	((UINT32P)(L2DLHBDMA_BASE+0x278))
#define R_RBUF_DST_PIT_ENTRY_CH3	((UINT32P)(L2DLHBDMA_BASE+0x27c))
#define R_RBUF_DST_PIT_ENTRY_CH4	((UINT32P)(L2DLHBDMA_BASE+0x280))
#define R_RBUF_DST_PIT_ENTRY_CH5	((UINT32P)(L2DLHBDMA_BASE+0x284))
#define R_RBUF_DST_PIT_ENTRY_CH6	((UINT32P)(L2DLHBDMA_BASE+0x288))
#define R_RBUF_DST_PIT_ENTRY_CH7	((UINT32P)(L2DLHBDMA_BASE+0x28c))
#define R_DRB_RGPD_DST_CNT	((UINT32P)(L2DLHBDMA_BASE+0x290))
#define R_PROCESS_ID_HISTORY_0	((UINT32P)(L2DLHBDMA_BASE+0x294))
#define R_PROCESS_ID_HISTORY_1	((UINT32P)(L2DLHBDMA_BASE+0x298))
#define R_ARBI_THRESHOLD	((UINT32P)(L2DLHBDMA_BASE+0x2a4))
#define R_ARBI_CNT	((UINT32P)(L2DLHBDMA_BASE+0x2a8))
#define R_RLC_LI_MODE	((UINT32P)(L2DLHBDMA_BASE+0x2ac))
#define R_DV_DUMMY_REG	((UINT32P)(L2DLHBDMA_BASE+0x1F0))
#define R_REASSEMBLE_TABLE_BASE_ADDR_SRB0	((UINT32P)(L2DLHBDMA_BASE+0x300))
#define R_REASSEMBLE_TABLE_BASE_ADDR_SRB1	((UINT32P)(L2DLHBDMA_BASE+0x304))
#define R_REASSEMBLE_TABLE_BASE_ADDR_DRB0	((UINT32P)(L2DLHBDMA_BASE+0x308))
#define R_REASSEMBLE_TABLE_BASE_ADDR_DRB1	((UINT32P)(L2DLHBDMA_BASE+0x30c))
#define R_REASSEMBLE_TABLE_BASE_ADDR_DRB2	((UINT32P)(L2DLHBDMA_BASE+0x310))
#define R_REASSEMBLE_TABLE_BASE_ADDR_DRB3	((UINT32P)(L2DLHBDMA_BASE+0x314))
#define R_REASSEMBLE_TABLE_BASE_ADDR_DRB4	((UINT32P)(L2DLHBDMA_BASE+0x318))
#define R_REASSEMBLE_TABLE_BASE_ADDR_DRB5	((UINT32P)(L2DLHBDMA_BASE+0x31c))
#define R_REASSEMBLE_TABLE_BASE_ADDR_DRB6	((UINT32P)(L2DLHBDMA_BASE+0x320))
#define R_REASSEMBLE_TABLE_BASE_ADDR_DRB7	((UINT32P)(L2DLHBDMA_BASE+0x324))
#define R_REASSEMBLE_TABLE_BASE_ADDR_MTCH	((UINT32P)(L2DLHBDMA_BASE+0x328))
#define R_REASSEMBLE_TABLE_BASE_ADDR_MCCH	((UINT32P)(L2DLHBDMA_BASE+0x32c))

// APB Module ltel2_pseu_phy
#define L2PSEUPHY_BASE (0x85050000)
#define LTEL2_PPHY_CODA_VER	((UINT32P)(L2PSEUPHY_BASE+0x2014_0605))
#define R_LTEL2_PSEU_PHY_CODA_VERSION	((UINT32P)(L2PSEUPHY_BASE+0x0))
#define R_LTEL2_LMAC_TEST_EN	((UINT32P)(L2PSEUPHY_BASE+0x4))
#define R_LTEL2_UL_LMAC_TEST_CONTROL0	((UINT32P)(L2PSEUPHY_BASE+0x8))
#define R_LTEL2_UL_LMAC_TEST_CONTROL1	((UINT32P)(L2PSEUPHY_BASE+0xC))
#define R_LTEL2_UL_LMAC_TEST_DMA_ADDR	((UINT32P)(L2PSEUPHY_BASE+0x10))
#define R_LTEL2_UL_LMAC_TEST_COMMAND	((UINT32P)(L2PSEUPHY_BASE+0x14))
#define R_LTEL2_UL_LMAC_TEST_STATUS	((UINT32P)(L2PSEUPHY_BASE+0x18))
#define R_LTEL2_UL_LMAC_TEST_DATA	((UINT32P)(L2PSEUPHY_BASE+0x1C))
#define R_LTEL2_UL_LMAC_TEST_CRC	((UINT32P)(L2PSEUPHY_BASE+0x20))
#define R_LTEL2_UL_LMAC_TEST_FIFO_STS	((UINT32P)(L2PSEUPHY_BASE+0x24))
#define R_LTEL2_UL_LMAC_TEST_FSM_STS	((UINT32P)(L2PSEUPHY_BASE+0x28))
#define R_DUMMY	((UINT32P)(L2PSEUPHY_BASE+0x40))
#define R_LTEL2_DL_LMAC_CMD_CTL	((UINT32P)(L2PSEUPHY_BASE+0x50))
#define R_LTEL2_DL_LMAC_CMD_DATA0	((UINT32P)(L2PSEUPHY_BASE+0x54))
#define R_LTEL2_DL_LMAC_CMD_DATA1	((UINT32P)(L2PSEUPHY_BASE+0x58))
#define R_LTEL2_DL_LMAC_CMD_STS	((UINT32P)(L2PSEUPHY_BASE+0x5C))
#define R_LTEL2_DL_LMAC_TEST_COMMAND	((UINT32P)(L2PSEUPHY_BASE+0x60))
#define R_LTEL2_DL_LMAC_TEST_BURST_CONTROL0	((UINT32P)(L2PSEUPHY_BASE+0x64))
#define R_LTEL2_DL_LMAC_TEST_BURST_CONTROL1	((UINT32P)(L2PSEUPHY_BASE+0x68))
#define R_LTEL2_DL_LMAC_TEST_STATUS	((UINT32P)(L2PSEUPHY_BASE+0x6C))
#define R_LTEL2_DL_LMAC_TEST_FIFO_STS	((UINT32P)(L2PSEUPHY_BASE+0x70))
#define R_LTEL2_DL_LMAC_TEST_FSM_STS	((UINT32P)(L2PSEUPHY_BASE+0x74))
#define R_LTEL2_DL_LMAC_TEST_DEBUG0	((UINT32P)(L2PSEUPHY_BASE+0x78))
#define R_LTEL2_DL_LMAC_TEST_DEBUG1	((UINT32P)(L2PSEUPHY_BASE+0x7C))

// APB Module ltel2_hwlog
#define L2HWLOG_BASE (0x85058000)
#define CODA_VER_HWLOG	((UINT32P)(L2HWLOG_BASE+0x2014_0603))
#define R_LTEL2_HWLOG_CODA_VERSION	((UINT32P)(L2HWLOG_BASE+0x0))
#define R_LTEL2_HWLOG_EN	((UINT32P)(L2HWLOG_BASE+0x4))
#define R_LTEL2_HWLOG_CONTROL0	((UINT32P)(L2HWLOG_BASE+0x8))
#define R_LTEL2_HWLOG_CONTROL1	((UINT32P)(L2HWLOG_BASE+0xC))
#define R_LTEL2_HWLOG_CONTROL2	((UINT32P)(L2HWLOG_BASE+0x10))
#define R_LTEL2_HWLOG_COMMAND	((UINT32P)(L2HWLOG_BASE+0x14))
#define R_LTEL2_HWLOG_STATUS0	((UINT32P)(L2HWLOG_BASE+0x18))
#define R_LTEL2_HWLOG_STATUS1	((UINT32P)(L2HWLOG_BASE+0x1C))
#define R_LTEL2_HWLOG_STATUS2	((UINT32P)(L2HWLOG_BASE+0x20))
#define R_LTEL2_HWLOG_TEST0	((UINT32P)(L2HWLOG_BASE+0x24))
#define R_LTEL2_HWLOG_TEST1	((UINT32P)(L2HWLOG_BASE+0x28))
#define R_LTEL2_HWLOG_TEST2	((UINT32P)(L2HWLOG_BASE+0x2C))
#define R_LTEL2_HWLOG_TEST3	((UINT32P)(L2HWLOG_BASE+0x30))
#define R_LTEL2_HWLOG_TEST4	((UINT32P)(L2HWLOG_BASE+0x34))
#define R_LTEL2_HWLOG_TEST5	((UINT32P)(L2HWLOG_BASE+0x38))
#define R_LTEL2_HWLOG_TEST_COMMAND	((UINT32P)(L2HWLOG_BASE+0x3C))
#define R_LTEL2_HWLOG_DEBUG0	((UINT32P)(L2HWLOG_BASE+0x40))
#define R_LTEL2_HWLOG_DEBUG1	((UINT32P)(L2HWLOG_BASE+0x44))
#define R_LTEL2_HWLOG_DELSEL	((UINT32P)(L2HWLOG_BASE+0x48))
#define R_LTEL2_HWLOG_DUMMY	((UINT32P)(L2HWLOG_BASE+0x4C))

// APB Module ltel2_so_indma
#define L2SOINDMA_BASE (0x85060000)
#define CODA_VER	((UINT32P)(L2SOINDMA_BASE+0x20111026))
#define R_SO_INDMA_CODA_VERSION	((UINT32P)(L2SOINDMA_BASE+0x0))
#define R_SO_START_ADDR_0	((UINT32P)(L2SOINDMA_BASE+0x100))
#define R_SO_START_ADDR_1	((UINT32P)(L2SOINDMA_BASE+0x104))
#define R_SO_START_ADDR_2	((UINT32P)(L2SOINDMA_BASE+0x108))
#define R_SO_START_ADDR_3	((UINT32P)(L2SOINDMA_BASE+0x10C))
#define R_SO_CURRENT_ADDR_0	((UINT32P)(L2SOINDMA_BASE+0x110))
#define R_SO_CURRENT_ADDR_1	((UINT32P)(L2SOINDMA_BASE+0x114))
#define R_SO_CURRENT_ADDR_2	((UINT32P)(L2SOINDMA_BASE+0x118))
#define R_SO_CURRENT_ADDR_3	((UINT32P)(L2SOINDMA_BASE+0x11C))
#define R_SO_STATUS	((UINT32P)(L2SOINDMA_BASE+0x120))
#define R_SO_START_CMD	((UINT32P)(L2SOINDMA_BASE+0x124))
#define R_SO_RESUME_CMD	((UINT32P)(L2SOINDMA_BASE+0x128))
#define R_SO_STOP_CMD	((UINT32P)(L2SOINDMA_BASE+0x12C))
#define R_ERROR	((UINT32P)(L2SOINDMA_BASE+0x130))
#define R_CFG	((UINT32P)(L2SOINDMA_BASE+0x134))
#define R_DUMMY_0	((UINT32P)(L2SOINDMA_BASE+0x180))
#define R_DUMMY_1	((UINT32P)(L2SOINDMA_BASE+0x184))
#define R_DUMMY_2	((UINT32P)(L2SOINDMA_BASE+0x188))
#define R_DUMMY_3	((UINT32P)(L2SOINDMA_BASE+0x18C))
#define R_DEBUG_REG_LCMU_0	((UINT32P)(L2SOINDMA_BASE+0x190))
#define R_DEBUG_REG_LCMU_1	((UINT32P)(L2SOINDMA_BASE+0x194))
#define R_DEBUG_REG_LCMU_2	((UINT32P)(L2SOINDMA_BASE+0x198))
#define R_DEBUG_REG_LDMU_0	((UINT32P)(L2SOINDMA_BASE+0x19C))
#define R_DEBUG_REG_LDMU_1	((UINT32P)(L2SOINDMA_BASE+0x1A0))
#define R_DEBUG_REG_LDMU_2	((UINT32P)(L2SOINDMA_BASE+0x1A4))
#define R_DEBUG_REG_LDMU_3	((UINT32P)(L2SOINDMA_BASE+0x1A8))
#define R_DEBUG_REG_LDMU_4	((UINT32P)(L2SOINDMA_BASE+0x1AC))
#define R_DEBUG_REG_LDMU_5	((UINT32P)(L2SOINDMA_BASE+0x1B0))
#define R_DEBUG_REG_LDMU_6	((UINT32P)(L2SOINDMA_BASE+0x1B4))
#define R_DEBUG_REG_LDMU_7	((UINT32P)(L2SOINDMA_BASE+0x1B8))
#define R_DEBUG_REG_LDMU_8	((UINT32P)(L2SOINDMA_BASE+0x1BC))
#define R_DEBUG_REG_LDMU_9	((UINT32P)(L2SOINDMA_BASE+0x1C0))
#define R_DEBUG_REG_LDMU_10	((UINT32P)(L2SOINDMA_BASE+0x1C4))
#define R_DEBUG_REG_LDMU_11	((UINT32P)(L2SOINDMA_BASE+0x1C8))
#define R_DEBUG_REG_LDMU_12	((UINT32P)(L2SOINDMA_BASE+0x1CC))
#define R_DEBUG_REG_LDMU_13	((UINT32P)(L2SOINDMA_BASE+0x1D0))
#define R_DEBUG_REG_LDMU_14	((UINT32P)(L2SOINDMA_BASE+0x1D4))
#define R_DEBUG_REG_LDMU_15	((UINT32P)(L2SOINDMA_BASE+0x1D8))
#define R_DEBUG_REG_LDMA_0	((UINT32P)(L2SOINDMA_BASE+0x1DC))
#define R_DEBUG_REG_LDMA_1	((UINT32P)(L2SOINDMA_BASE+0x1E0))
#define R_DEBUG_REG_LDMA_2	((UINT32P)(L2SOINDMA_BASE+0x1E4))
#define R_DEBUG_REG_REG_CTL_0	((UINT32P)(L2SOINDMA_BASE+0x1E8))
#define R_DEBUG_REG_REG_CTL_1	((UINT32P)(L2SOINDMA_BASE+0x1EC))
#define R_DEBUG_REG_REG_CTL_2	((UINT32P)(L2SOINDMA_BASE+0x1F0))
#define R_DEBUG_REG_REG_CTL_3	((UINT32P)(L2SOINDMA_BASE+0x1F4))
#define R_DV_DUMMY_REG	((UINT32P)(L2SOINDMA_BASE+0x180))

// APB Module ltel2_so_outdma
#define L2SOOUTDMA_BASE (0x85070000)
#define CODA_VER	((UINT32P)(L2SOOUTDMA_BASE+0x20120430))
#define R_SO_OUTDMA_CODA_VERSION	((UINT32P)(L2SOOUTDMA_BASE+0x0))
#define R_ERROR	((UINT32P)(L2SOOUTDMA_BASE+0x100))
#define R_CFG	((UINT32P)(L2SOOUTDMA_BASE+0x104))
#define R_DUMMY_0	((UINT32P)(L2SOOUTDMA_BASE+0x108))
#define R_DUMMY_1	((UINT32P)(L2SOOUTDMA_BASE+0x10C))
#define R_DUMMY_2	((UINT32P)(L2SOOUTDMA_BASE+0x110))
#define R_DUMMY_3	((UINT32P)(L2SOOUTDMA_BASE+0x114))
#define R_DEBUG_REG_LDMU_0	((UINT32P)(L2SOOUTDMA_BASE+0x118))
#define R_DEBUG_REG_LDMU_1	((UINT32P)(L2SOOUTDMA_BASE+0x11C))
#define R_DEBUG_REG_LDMU_2	((UINT32P)(L2SOOUTDMA_BASE+0x120))
#define R_DEBUG_REG_LDMU_3	((UINT32P)(L2SOOUTDMA_BASE+0x124))
#define R_DEBUG_REG_LDMU_4	((UINT32P)(L2SOOUTDMA_BASE+0x128))
#define R_DEBUG_REG_LDMU_5	((UINT32P)(L2SOOUTDMA_BASE+0x12C))
#define R_DEBUG_REG_LDMU_6	((UINT32P)(L2SOOUTDMA_BASE+0x130))
#define R_DEBUG_REG_LDMU_7	((UINT32P)(L2SOOUTDMA_BASE+0x134))
#define R_DEBUG_REG_LDMU_8	((UINT32P)(L2SOOUTDMA_BASE+0x138))
#define R_DEBUG_REG_LDMU_9	((UINT32P)(L2SOOUTDMA_BASE+0x13C))
#define R_DEBUG_REG_LDMU_10	((UINT32P)(L2SOOUTDMA_BASE+0x140))
#define R_DEBUG_REG_LDMU_11	((UINT32P)(L2SOOUTDMA_BASE+0x144))
#define R_DEBUG_REG_LDMU_12	((UINT32P)(L2SOOUTDMA_BASE+0x148))
#define R_DEBUG_REG_LDMA_0	((UINT32P)(L2SOOUTDMA_BASE+0x14C))
#define R_DEBUG_REG_LDMA_1	((UINT32P)(L2SOOUTDMA_BASE+0x150))
#define R_DEBUG_REG_LDMA_2	((UINT32P)(L2SOOUTDMA_BASE+0x154))
#define R_DEBUG_REG_LDMA_3	((UINT32P)(L2SOOUTDMA_BASE+0x158))
#define R_DEBUG_REG_LDMA_4	((UINT32P)(L2SOOUTDMA_BASE+0x15C))
#define R_DEBUG_REG_LDMA_5	((UINT32P)(L2SOOUTDMA_BASE+0x160))
#define R_DEBUG_REG_LDMA_6	((UINT32P)(L2SOOUTDMA_BASE+0x164))
#define R_DEBUG_REG_LDMA_7	((UINT32P)(L2SOOUTDMA_BASE+0x168))
#define R_DEBUG_REG_REG_CTL_0	((UINT32P)(L2SOOUTDMA_BASE+0x16C))
#define R_DEBUG_REG_REG_CTL_1	((UINT32P)(L2SOOUTDMA_BASE+0x170))
#define R_CHECKSUM_CHANNEL_ENABLE	((UINT32P)(L2SOOUTDMA_BASE+0x174))
#define R_SO_START_ADDR_0	((UINT32P)(L2SOOUTDMA_BASE+0x178))
#define R_SO_START_ADDR_1	((UINT32P)(L2SOOUTDMA_BASE+0x17C))
#define R_SO_START_ADDR_2	((UINT32P)(L2SOOUTDMA_BASE+0x180))
#define R_SO_START_ADDR_3	((UINT32P)(L2SOOUTDMA_BASE+0x184))
#define R_SO_START_ADDR_4	((UINT32P)(L2SOOUTDMA_BASE+0x188))
#define R_SO_START_ADDR_5	((UINT32P)(L2SOOUTDMA_BASE+0x18C))
#define R_SO_START_ADDR_6	((UINT32P)(L2SOOUTDMA_BASE+0x190))
#define R_SO_START_ADDR_7	((UINT32P)(L2SOOUTDMA_BASE+0x194))
#define R_SO_CURRENT_ADDR_0	((UINT32P)(L2SOOUTDMA_BASE+0x198))
#define R_SO_CURRENT_ADDR_1	((UINT32P)(L2SOOUTDMA_BASE+0x19C))
#define R_SO_CURRENT_ADDR_2	((UINT32P)(L2SOOUTDMA_BASE+0x1A0))
#define R_SO_CURRENT_ADDR_3	((UINT32P)(L2SOOUTDMA_BASE+0x1A4))
#define R_SO_CURRENT_ADDR_4	((UINT32P)(L2SOOUTDMA_BASE+0x1A8))
#define R_SO_CURRENT_ADDR_5	((UINT32P)(L2SOOUTDMA_BASE+0x1AC))
#define R_SO_CURRENT_ADDR_6	((UINT32P)(L2SOOUTDMA_BASE+0x1B0))
#define R_SO_CURRENT_ADDR_7	((UINT32P)(L2SOOUTDMA_BASE+0x1B4))
#define R_SO_STATUS	((UINT32P)(L2SOOUTDMA_BASE+0x1B8))
#define R_SO_START_CMD	((UINT32P)(L2SOOUTDMA_BASE+0x1BC))
#define R_SO_RESUME_CMD	((UINT32P)(L2SOOUTDMA_BASE+0x1C0))
#define R_SO_STOP_CMD	((UINT32P)(L2SOOUTDMA_BASE+0x1C4))
#define R_DEBUG_ID_EN	((UINT32P)(L2SOOUTDMA_BASE+0x1C8))
#define R_DV_DUMMY_REG	((UINT32P)(L2SOOUTDMA_BASE+0x108))

// APB Module ltel2_ul_lmac
#define L2ULLMAC_BASE (0x85080000)
#define CODA_VER	((UINT32P)(L2ULLMAC_BASE+0x2015_0505))
#define R_LTEL2_UL_LMAC_CODA_VERSION	((UINT32P)(L2ULLMAC_BASE+0x0))
#define R_LTEL2_UL_LMAC_UPD_POINTER0	((UINT32P)(L2ULLMAC_BASE+0x4))
#define R_LTEL2_UL_LMAC_UPD_POINTER1	((UINT32P)(L2ULLMAC_BASE+0x8))
#define R_LTEL2_UL_LMAC_UPD_POINTER2	((UINT32P)(L2ULLMAC_BASE+0xC))
#define R_LTEL2_UL_LMAC_UPD_POINTER3	((UINT32P)(L2ULLMAC_BASE+0x10))
#define R_LTEL2_UL_LMAC_UPD_POINTER4	((UINT32P)(L2ULLMAC_BASE+0x14))
#define R_LTEL2_UL_LMAC_UPD_POINTER5	((UINT32P)(L2ULLMAC_BASE+0x18))
#define R_LTEL2_UL_LMAC_UPD_POINTER6	((UINT32P)(L2ULLMAC_BASE+0x1C))
#define R_LTEL2_UL_LMAC_UPD_POINTER7	((UINT32P)(L2ULLMAC_BASE+0x20))
#define R_LTEL2_UL_LMAC_TRIGGER	((UINT32P)(L2ULLMAC_BASE+0x24))
#define R_LTEL2_UL_LMAC_TX_ABORT	((UINT32P)(L2ULLMAC_BASE+0x28))
#define R_LTEL2_UL_LMAC_CONTROL	((UINT32P)(L2ULLMAC_BASE+0x2C))
#define R_LTEL2_UL_LMAC_STATUS	((UINT32P)(L2ULLMAC_BASE+0x30))
#define R_LTEL2_UL_LMAC_UL_FIFO_PTR	((UINT32P)(L2ULLMAC_BASE+0x34))
#define R_LTEL2_UL_LMAC_DELSEL	((UINT32P)(L2ULLMAC_BASE+0x38))
#define R_LTEL2_UL_LMAC_REQUEST_FIFO	((UINT32P)(L2ULLMAC_BASE+0x3C))
#define R_LTEL2_UL_LMAC_REQUEST_INDICATOR	((UINT32P)(L2ULLMAC_BASE+0x40))
#define R_LTEL2_UL_LMAC_DEBUG0	((UINT32P)(L2ULLMAC_BASE+0x44))
#define R_LTEL2_UL_LMAC_DEBUG1	((UINT32P)(L2ULLMAC_BASE+0x48))
#define R_LTEL2_UL_LMAC_ERROR_INT	((UINT32P)(L2ULLMAC_BASE+0x4C))
#define R_LTEL2_UL_LMAC_DMA_ULTRA_TH	((UINT32P)(L2ULLMAC_BASE+0x50))
#define R_LTEL2_UL_LMAC_DUMMY	((UINT32P)(L2ULLMAC_BASE+0x54))
#define R_LTEL2_UL_LMAC_PRBS31_CTRL0	((UINT32P)(L2ULLMAC_BASE+0x58))
#define R_LTEL2_UL_LMAC_PRBS31_CTRL1	((UINT32P)(L2ULLMAC_BASE+0x5C))
#define R_LTEL2_UL_LMAC_PRBS31_CTRL2	((UINT32P)(L2ULLMAC_BASE+0x60))
#define R_LTEL2_UL_LMAC_PRBS31_STS0	((UINT32P)(L2ULLMAC_BASE+0x64))
#define R_LTEL2_UL_LMAC_CMD_FIFO_CTRL0	((UINT32P)(L2ULLMAC_BASE+0x68))
#define R_LTEL2_UL_LMAC_CMD_FIFO_CTRL1	((UINT32P)(L2ULLMAC_BASE+0x6C))
#define R_LTEL2_UL_LMAC_CONTROL1	((UINT32P)(L2ULLMAC_BASE+0x70))
#define R_LTEL2_UL_LMAC_DEBUG2	((UINT32P)(L2ULLMAC_BASE+0x74))
#define R_LTEL2_UL_LMAC_DEBUG3	((UINT32P)(L2ULLMAC_BASE+0x78))
#define R_LTEL2_UL_LMAC_PRBS31_RETX_SEED0	((UINT32P)(L2ULLMAC_BASE+0x7c))
#define R_LTEL2_UL_LMAC_PRBS31_RETX_SEED1	((UINT32P)(L2ULLMAC_BASE+0x80))
#define R_LTEL2_UL_LMAC_PRBS31_RETX_SEED2	((UINT32P)(L2ULLMAC_BASE+0x84))
#define R_LTEL2_UL_LMAC_PRBS31_RETX_SEED3	((UINT32P)(L2ULLMAC_BASE+0x88))
#define R_LTEL2_UL_LMAC_PRBS31_RETX_SEED4	((UINT32P)(L2ULLMAC_BASE+0x8c))
#define R_LTEL2_UL_LMAC_PRBS31_RETX_SEED5	((UINT32P)(L2ULLMAC_BASE+0x90))
#define R_LTEL2_UL_LMAC_PRBS31_RETX_SEED6	((UINT32P)(L2ULLMAC_BASE+0x94))
#define R_LTEL2_UL_LMAC_PRBS31_RETX_SEED7	((UINT32P)(L2ULLMAC_BASE+0x98))
#define R_LTEL2_UL_LMAC_PRBS31_NEXT_SEED	((UINT32P)(L2ULLMAC_BASE+0x9c))

// APB Module ltel2_dl_lmac
#define L2DLLMAC_BASE (0x85090000)
#define CODA_VER	((UINT32P)(L2DLLMAC_BASE+0x2015_0519))
#define R_CODA_VERSION	((UINT32P)(L2DLLMAC_BASE+0x0))
#define R_DMY_REG	((UINT32P)(L2DLLMAC_BASE+0x4))
#define R_DMY_REG_DV_DUMMY	((UINT32P)(L2DLLMAC_BASE+0x4))
#define R_DMA_TRG	((UINT32P)(L2DLLMAC_BASE+0x10))
#define R_HT_ST_ADDR	((UINT32P)(L2DLLMAC_BASE+0x20))
#define R_HT_CTL	((UINT32P)(L2DLLMAC_BASE+0x24))
#define R_HT_HDR_MAX	((UINT32P)(L2DLLMAC_BASE+0x28))
#define R_MOT_ST_ADDR	((UINT32P)(L2DLLMAC_BASE+0x30))
#define R_MOT_CTL	((UINT32P)(L2DLLMAC_BASE+0x34))
#define R_MOT_HDR_MAX	((UINT32P)(L2DLLMAC_BASE+0x38))
#define R_SWO_CTL_STS	((UINT32P)(L2DLLMAC_BASE+0x3C))
#define R_HT0_SWO_STS	((UINT32P)(L2DLLMAC_BASE+0x40))
#define R_HT1_SWO_STS	((UINT32P)(L2DLLMAC_BASE+0x44))
#define R_HT2_SWO_STS	((UINT32P)(L2DLLMAC_BASE+0x48))
#define R_HT3_SWO_STS	((UINT32P)(L2DLLMAC_BASE+0x4C))
#define R_HT4_SWO_STS	((UINT32P)(L2DLLMAC_BASE+0x50))
#define R_HT5_SWO_STS	((UINT32P)(L2DLLMAC_BASE+0x54))
#define R_HT6_SWO_STS	((UINT32P)(L2DLLMAC_BASE+0x58))
#define R_HT7_SWO_STS	((UINT32P)(L2DLLMAC_BASE+0x5C))
#define R_HT0_SWO_CLR	((UINT32P)(L2DLLMAC_BASE+0x60))
#define R_HT1_SWO_CLR	((UINT32P)(L2DLLMAC_BASE+0x64))
#define R_HT2_SWO_CLR	((UINT32P)(L2DLLMAC_BASE+0x68))
#define R_HT3_SWO_CLR	((UINT32P)(L2DLLMAC_BASE+0x6C))
#define R_HT4_SWO_CLR	((UINT32P)(L2DLLMAC_BASE+0x70))
#define R_HT5_SWO_CLR	((UINT32P)(L2DLLMAC_BASE+0x74))
#define R_HT6_SWO_CLR	((UINT32P)(L2DLLMAC_BASE+0x78))
#define R_HT7_SWO_CLR	((UINT32P)(L2DLLMAC_BASE+0x7C))
#define R_MOT_SWO_STS	((UINT32P)(L2DLLMAC_BASE+0x80))
#define R_MOT_SWO_CLR	((UINT32P)(L2DLLMAC_BASE+0x84))
#define R_DLSCH_HDR_TYP	((UINT32P)(L2DLLMAC_BASE+0x90))
#define R_MCH_HDR_TYP	((UINT32P)(L2DLLMAC_BASE+0x94))
#define R_DMA_CTL	((UINT32P)(L2DLLMAC_BASE+0x98))
#define R_DMA_STS0	((UINT32P)(L2DLLMAC_BASE+0xA0))
#define R_DMA_STS1	((UINT32P)(L2DLLMAC_BASE+0xA4))
#define R_CHK_STS	((UINT32P)(L2DLLMAC_BASE+0xA8))
#define R_CTB_ST_ADDR	((UINT32P)(L2DLLMAC_BASE+0xB0))
#define R_CTB_CTL	((UINT32P)(L2DLLMAC_BASE+0xB4))
#define R_CTB_SWO_STS	((UINT32P)(L2DLLMAC_BASE+0xC0))
#define R_CTB_SWO_CLR	((UINT32P)(L2DLLMAC_BASE+0xC4))
#define R_CTL_DROP_STS	((UINT32P)(L2DLLMAC_BASE+0xC8))
#define R_SRAM_CTL	((UINT32P)(L2DLLMAC_BASE+0xD0))
#define R_SRAM_WDATA	((UINT32P)(L2DLLMAC_BASE+0xD4))
#define R_SRAM_RDATA	((UINT32P)(L2DLLMAC_BASE+0xD8))
#define R_TST_ALLOC_CTL	((UINT32P)(L2DLLMAC_BASE+0xE0))
#define R_TST_ALLOC_STS	((UINT32P)(L2DLLMAC_BASE+0xE4))
#define R_STRCB_SRAM_WDATA0	((UINT32P)(L2DLLMAC_BASE+0xE8))
#define R_STRCB_SRAM_WDATA1	((UINT32P)(L2DLLMAC_BASE+0xEC))
#define R_STRCB_SRAM_WDATA2	((UINT32P)(L2DLLMAC_BASE+0xF0))
#define R_STRCB_SRAM_RDATA0	((UINT32P)(L2DLLMAC_BASE+0xF4))
#define R_STRCB_SRAM_RDATA1	((UINT32P)(L2DLLMAC_BASE+0xF8))
#define R_STRCB_SRAM_RDATA2	((UINT32P)(L2DLLMAC_BASE+0xFC))
#define R_FIFO_THLD0	((UINT32P)(L2DLLMAC_BASE+0x100))
#define R_FIFO_THLD1	((UINT32P)(L2DLLMAC_BASE+0x104))
#define R_FIFO_THLD2	((UINT32P)(L2DLLMAC_BASE+0x108))
#define R_HT0_SWO_ALLOC	((UINT32P)(L2DLLMAC_BASE+0x110))
#define R_HT1_SWO_ALLOC	((UINT32P)(L2DLLMAC_BASE+0x114))
#define R_HT2_SWO_ALLOC	((UINT32P)(L2DLLMAC_BASE+0x118))
#define R_HT3_SWO_ALLOC	((UINT32P)(L2DLLMAC_BASE+0x11C))
#define R_HT4_SWO_ALLOC	((UINT32P)(L2DLLMAC_BASE+0x120))
#define R_HT5_SWO_ALLOC	((UINT32P)(L2DLLMAC_BASE+0x124))
#define R_HT6_SWO_ALLOC	((UINT32P)(L2DLLMAC_BASE+0x128))
#define R_HT7_SWO_ALLOC	((UINT32P)(L2DLLMAC_BASE+0x12C))
#define R_HT0_SWO_EARLY	((UINT32P)(L2DLLMAC_BASE+0x130))
#define R_HT1_SWO_EARLY	((UINT32P)(L2DLLMAC_BASE+0x134))
#define R_HT2_SWO_EARLY	((UINT32P)(L2DLLMAC_BASE+0x138))
#define R_HT3_SWO_EARLY	((UINT32P)(L2DLLMAC_BASE+0x13C))
#define R_HT4_SWO_EARLY	((UINT32P)(L2DLLMAC_BASE+0x140))
#define R_HT5_SWO_EARLY	((UINT32P)(L2DLLMAC_BASE+0x144))
#define R_HT6_SWO_EARLY	((UINT32P)(L2DLLMAC_BASE+0x148))
#define R_HT7_SWO_EARLY	((UINT32P)(L2DLLMAC_BASE+0x14C))
#define R_HT0_SWO_EARLY_CLR	((UINT32P)(L2DLLMAC_BASE+0x150))
#define R_HT1_SWO_EARLY_CLR	((UINT32P)(L2DLLMAC_BASE+0x154))
#define R_HT2_SWO_EARLY_CLR	((UINT32P)(L2DLLMAC_BASE+0x158))
#define R_HT3_SWO_EARLY_CLR	((UINT32P)(L2DLLMAC_BASE+0x15C))
#define R_HT4_SWO_EARLY_CLR	((UINT32P)(L2DLLMAC_BASE+0x160))
#define R_HT5_SWO_EARLY_CLR	((UINT32P)(L2DLLMAC_BASE+0x164))
#define R_HT6_SWO_EARLY_CLR	((UINT32P)(L2DLLMAC_BASE+0x168))
#define R_HT7_SWO_EARLY_CLR	((UINT32P)(L2DLLMAC_BASE+0x16C))
#define R_MOT_SWO_ALLOC	((UINT32P)(L2DLLMAC_BASE+0x170))
#define R_MOT_SWO_EARLY	((UINT32P)(L2DLLMAC_BASE+0x174))
#define R_MOT_SWO_EARLY_CLR	((UINT32P)(L2DLLMAC_BASE+0x178))
#define R_MIMO_MOT_MAP0	((UINT32P)(L2DLLMAC_BASE+0x17C))
#define R_MIMO_MOT_MAP1	((UINT32P)(L2DLLMAC_BASE+0x180))
#define R_MIMO_HT_MAP0	((UINT32P)(L2DLLMAC_BASE+0x190))
#define R_MIMO_HT_MAP1	((UINT32P)(L2DLLMAC_BASE+0x194))
#define R_MIMO_HT_MAP2	((UINT32P)(L2DLLMAC_BASE+0x198))
#define R_MIMO_HT_MAP3	((UINT32P)(L2DLLMAC_BASE+0x19C))
#define R_MIMO_HT_MAP4	((UINT32P)(L2DLLMAC_BASE+0x1A0))
#define R_MIMO_HT_MAP5	((UINT32P)(L2DLLMAC_BASE+0x1A4))
#define R_MIMO_HT_MAP6	((UINT32P)(L2DLLMAC_BASE+0x1A8))
#define R_MIMO_HT_MAP7	((UINT32P)(L2DLLMAC_BASE+0x1AC))
#define R_MIMO_HT_MAP8	((UINT32P)(L2DLLMAC_BASE+0x1B0))
#define R_MIMO_HT_MAP9	((UINT32P)(L2DLLMAC_BASE+0x1B4))
#define R_MIMO_HT_MAP10	((UINT32P)(L2DLLMAC_BASE+0x1B8))
#define R_MIMO_HT_MAP11	((UINT32P)(L2DLLMAC_BASE+0x1BC))
#define R_MIMO_HT_MAP12	((UINT32P)(L2DLLMAC_BASE+0x1C0))
#define R_MIMO_HT_MAP13	((UINT32P)(L2DLLMAC_BASE+0x1C4))
#define R_MIMO_HT_MAP14	((UINT32P)(L2DLLMAC_BASE+0x1C8))
#define R_MIMO_HT_MAP15	((UINT32P)(L2DLLMAC_BASE+0x1CC))
#define R_MIMO_HT_MAP16	((UINT32P)(L2DLLMAC_BASE+0x1D0))
#define R_MIMO_HT_MAP17	((UINT32P)(L2DLLMAC_BASE+0x1D4))
#define R_MIMO_HT_MAP18	((UINT32P)(L2DLLMAC_BASE+0x1D8))
#define R_MIMO_HT_MAP19	((UINT32P)(L2DLLMAC_BASE+0x1DC))
#define R_MIMO_HT_MAP20	((UINT32P)(L2DLLMAC_BASE+0x1E0))
#define R_MIMO_HT_MAP21	((UINT32P)(L2DLLMAC_BASE+0x1E4))
#define R_MIMO_HT_MAP22	((UINT32P)(L2DLLMAC_BASE+0x1E8))
#define R_MIMO_HT_MAP23	((UINT32P)(L2DLLMAC_BASE+0x1EC))
#define R_MIMO_HT_MAP24	((UINT32P)(L2DLLMAC_BASE+0x1F0))
#define R_MIMO_HT_MAP25	((UINT32P)(L2DLLMAC_BASE+0x1F4))
#define R_MIMO_HT_MAP26	((UINT32P)(L2DLLMAC_BASE+0x1F8))
#define R_MIMO_HT_MAP27	((UINT32P)(L2DLLMAC_BASE+0x1FC))
#define R_MIMO_HT_MAP28	((UINT32P)(L2DLLMAC_BASE+0x200))
#define R_MIMO_HT_MAP29	((UINT32P)(L2DLLMAC_BASE+0x204))
#define R_MIMO_HT_MAP30	((UINT32P)(L2DLLMAC_BASE+0x208))
#define R_MIMO_HT_MAP31	((UINT32P)(L2DLLMAC_BASE+0x20C))
#define R_MIMO_HT_PROC_BUSY0	((UINT32P)(L2DLLMAC_BASE+0x210))
#define R_MIMO_HT_PROC_BUSY1	((UINT32P)(L2DLLMAC_BASE+0x214))
#define R_MIMO_HT_PROC_BUSY2	((UINT32P)(L2DLLMAC_BASE+0x218))
#define R_MIMO_HT_PROC_BUSY3	((UINT32P)(L2DLLMAC_BASE+0x21C))
#define R_TB_ALL_FSH	((UINT32P)(L2DLLMAC_BASE+0x220))
#define R_SRAM_DELSEL0	((UINT32P)(L2DLLMAC_BASE+0x230))
#define R_SRAM_DELSEL1	((UINT32P)(L2DLLMAC_BASE+0x234))
#define R_SRAM_DELSEL2	((UINT32P)(L2DLLMAC_BASE+0x238))
#define R_SRAM_DELSEL3	((UINT32P)(L2DLLMAC_BASE+0x23C))
#define R_CHK_ENG_CTL	((UINT32P)(L2DLLMAC_BASE+0x240))
#define R_CHK_CMD_DATA0	((UINT32P)(L2DLLMAC_BASE+0x244))
#define R_CHK_CMD_DATA1	((UINT32P)(L2DLLMAC_BASE+0x248))
#define R_ALLOC_DROP_CNT0	((UINT32P)(L2DLLMAC_BASE+0x24C))
#define R_ALLOC_DROP_CNT1	((UINT32P)(L2DLLMAC_BASE+0x250))
#define R_ALLOC_DROP_CNT2	((UINT32P)(L2DLLMAC_BASE+0x254))
#define R_ALLOC_DROP_CNT3	((UINT32P)(L2DLLMAC_BASE+0x258))
#define R_MIMO_DBG_STS0	((UINT32P)(L2DLLMAC_BASE+0x300))
#define R_MIMO_DBG_STS1	((UINT32P)(L2DLLMAC_BASE+0x304))
#define R_MIMO_DBG_STS2	((UINT32P)(L2DLLMAC_BASE+0x308))
#define R_MIMO_DBG_STS3	((UINT32P)(L2DLLMAC_BASE+0x30C))
#define R_MIMO_DBG_STS4	((UINT32P)(L2DLLMAC_BASE+0x310))
#define R_MIMO_DBG_STS5	((UINT32P)(L2DLLMAC_BASE+0x314))
#define R_MIMO_DBG_STS6	((UINT32P)(L2DLLMAC_BASE+0x318))
#define R_MIMO_DBG_STS7	((UINT32P)(L2DLLMAC_BASE+0x31C))
#define R_MIMO_DBG_STS8	((UINT32P)(L2DLLMAC_BASE+0x320))
#define R_MIMO_DBG_STS9	((UINT32P)(L2DLLMAC_BASE+0x324))
#define R_MIMO_DBG_STS10	((UINT32P)(L2DLLMAC_BASE+0x328))
#define R_MIMO_DBG_STS11	((UINT32P)(L2DLLMAC_BASE+0x32C))
#define R_MIMO_DBG_STS12	((UINT32P)(L2DLLMAC_BASE+0x330))
#define R_MIMO_DBG_STS13	((UINT32P)(L2DLLMAC_BASE+0x334))
#define R_MIMO_DBG_STS14	((UINT32P)(L2DLLMAC_BASE+0x338))
#define R_MIMO_DBG_STS15	((UINT32P)(L2DLLMAC_BASE+0x33C))

// APB Module ltel2_ca_lmac_sim
#define L2CALMAC_BASE (0x85098000)
#define CODA_VER	((UINT32P)(L2CALMAC_BASE+0x2012_0606))
#define REG_L2CALMAC_CODA_VERSION	((UINT32P)(L2CALMAC_BASE+0x0))
#define REG_L2CALMAC_DMY_REG	((UINT32P)(L2CALMAC_BASE+0x4))
#define REG_L2CALMAC_DMA_TRG	((UINT32P)(L2CALMAC_BASE+0x10))
#define REG_L2CALMAC_HT_ST_ADDR	((UINT32P)(L2CALMAC_BASE+0x20))
#define REG_L2CALMAC_HT_CTL	((UINT32P)(L2CALMAC_BASE+0x24))
#define REG_L2CALMAC_HT_HDR_MAX	((UINT32P)(L2CALMAC_BASE+0x28))
#define REG_L2CALMAC_MOT_ST_ADDR	((UINT32P)(L2CALMAC_BASE+0x30))
#define REG_L2CALMAC_MOT_CTL	((UINT32P)(L2CALMAC_BASE+0x34))
#define REG_L2CALMAC_MOT_HDR_MAX	((UINT32P)(L2CALMAC_BASE+0x38))
#define REG_L2CALMAC_TBL_SWO_STS0	((UINT32P)(L2CALMAC_BASE+0x40))
#define REG_L2CALMAC_TBL_SWO_STS1	((UINT32P)(L2CALMAC_BASE+0x44))
#define REG_L2CALMAC_TBL_SWO_CLR0	((UINT32P)(L2CALMAC_BASE+0x48))
#define REG_L2CALMAC_TBL_SWO_CLR1	((UINT32P)(L2CALMAC_BASE+0x4C))
#define REG_L2CALMAC_DLSCH_HDR_TYP	((UINT32P)(L2CALMAC_BASE+0x50))
#define REG_L2CALMAC_MCH_HDR_TYP	((UINT32P)(L2CALMAC_BASE+0x54))
#define REG_L2CALMAC_DMA_CTL	((UINT32P)(L2CALMAC_BASE+0x60))
#define REG_L2CALMAC_DMA_STS	((UINT32P)(L2CALMAC_BASE+0x64))
#define REG_L2CALMAC_BID_CTL	((UINT32P)(L2CALMAC_BASE+0x68))
#define REG_L2CALMAC_COF_DATA	((UINT32P)(L2CALMAC_BASE+0x70))
#define REG_L2CALMAC_COF_STS	((UINT32P)(L2CALMAC_BASE+0x74))
#define REG_L2CALMAC_CTB_ST_ADDR	((UINT32P)(L2CALMAC_BASE+0x80))
#define REG_L2CALMAC_CTB_CTL	((UINT32P)(L2CALMAC_BASE+0x84))
#define REG_L2CALMAC_CTB_SWO_STS	((UINT32P)(L2CALMAC_BASE+0x90))
#define REG_L2CALMAC_CTB_SWO_CLR	((UINT32P)(L2CALMAC_BASE+0x94))
#define REG_L2CALMAC_CTL_DROP_STS	((UINT32P)(L2CALMAC_BASE+0xA0))
#define REG_L2CALMAC_MOT_SWO_STS	((UINT32P)(L2CALMAC_BASE+0xB0))
#define REG_L2CALMAC_MOT_SWO_CLR	((UINT32P)(L2CALMAC_BASE+0xB4))
#define REG_L2CALMAC_SRAM_CTL	((UINT32P)(L2CALMAC_BASE+0xE0))
#define REG_L2CALMAC_SRAM_WDATA	((UINT32P)(L2CALMAC_BASE+0xE4))
#define REG_L2CALMAC_SRAM_RDATA	((UINT32P)(L2CALMAC_BASE+0xE8))
#define REG_L2CALMAC_TST_ALLOC_CTL	((UINT32P)(L2CALMAC_BASE+0xF0))
#define REG_L2CALMAC_TST_ALLOC_STS	((UINT32P)(L2CALMAC_BASE+0xF4))
#define REG_L2CALMAC_FIFO_THLD0	((UINT32P)(L2CALMAC_BASE+0x100))
#define REG_L2CALMAC_FIFO_THLD1	((UINT32P)(L2CALMAC_BASE+0x104))
#define REG_L2CALMAC_SRAM_DELSEL	((UINT32P)(L2CALMAC_BASE+0x200))
#define REG_L2CALMAC_CHK_STS0	((UINT32P)(L2CALMAC_BASE+0x300))
#define REG_L2CALMAC_CHK_STS1	((UINT32P)(L2CALMAC_BASE+0x304))

// APB Module ltel2_ul_fifomng
#define L2ULFIFOMNG_BASE (0x850A0000)
#define CODA_VER	((UINT32P)(L2ULFIFOMNG_BASE+0x2014_0327))
#define R_CODA_VERSION	((UINT32P)(L2ULFIFOMNG_BASE+0x0))
#define R_SRAM_DELSEL	((UINT32P)(L2ULFIFOMNG_BASE+0x4))
#define R_DMY_REG	((UINT32P)(L2ULFIFOMNG_BASE+0x8))
#define R_DMAW_STS	((UINT32P)(L2ULFIFOMNG_BASE+0x10))
#define R_DMAR_STS	((UINT32P)(L2ULFIFOMNG_BASE+0x14))
#define R_SECW_STS	((UINT32P)(L2ULFIFOMNG_BASE+0x18))
#define R_SECR_STS	((UINT32P)(L2ULFIFOMNG_BASE+0x1C))
#define R_PKT_CNT0	((UINT32P)(L2ULFIFOMNG_BASE+0x40))
#define R_PKT_CNT1	((UINT32P)(L2ULFIFOMNG_BASE+0x44))
#define R_PKT_CNT2	((UINT32P)(L2ULFIFOMNG_BASE+0x48))
#define R_PKT_STS	((UINT32P)(L2ULFIFOMNG_BASE+0x4C))
#define R_DV_DUMMY_REG	((UINT32P)(L2ULFIFOMNG_BASE+0x8))

// APB Module ltel2_dl_fifomng
#define L2DLFIFOMNG_BASE (0x850A4000)
#define CODA_VER	((UINT32P)(L2DLFIFOMNG_BASE+0x2014_0327))
#define R_CODA_VERSION	((UINT32P)(L2DLFIFOMNG_BASE+0x0))
#define R_SRAM_DELSEL	((UINT32P)(L2DLFIFOMNG_BASE+0x4))
#define R_DMY_REG	((UINT32P)(L2DLFIFOMNG_BASE+0x8))
#define R_DMAW_STS	((UINT32P)(L2DLFIFOMNG_BASE+0x10))
#define R_DMAR_STS	((UINT32P)(L2DLFIFOMNG_BASE+0x14))
#define R_SECW_STS	((UINT32P)(L2DLFIFOMNG_BASE+0x18))
#define R_SECR_STS	((UINT32P)(L2DLFIFOMNG_BASE+0x1C))
#define R_PKT_CNT0	((UINT32P)(L2DLFIFOMNG_BASE+0x40))
#define R_PKT_CNT1	((UINT32P)(L2DLFIFOMNG_BASE+0x44))
#define R_PKT_CNT2	((UINT32P)(L2DLFIFOMNG_BASE+0x48))
#define R_PKT_STS	((UINT32P)(L2DLFIFOMNG_BASE+0x4C))
#define R_DV_DUMMY_REG	((UINT32P)(L2DLFIFOMNG_BASE+0x8))

// APB Module ltel2_so_fifomng
#define L2SOFIFOMNG_BASE (0x850A8000)
#define CODA_VER	((UINT32P)(L2SOFIFOMNG_BASE+0x2014_0327))
#define R_CODA_VERSION	((UINT32P)(L2SOFIFOMNG_BASE+0x0))
#define R_SRAM_DELSEL	((UINT32P)(L2SOFIFOMNG_BASE+0x4))
#define R_DMY_REG	((UINT32P)(L2SOFIFOMNG_BASE+0x8))
#define R_DMAW_STS	((UINT32P)(L2SOFIFOMNG_BASE+0x10))
#define R_DMAR_STS	((UINT32P)(L2SOFIFOMNG_BASE+0x14))
#define R_SECW_STS	((UINT32P)(L2SOFIFOMNG_BASE+0x18))
#define R_SECR_STS	((UINT32P)(L2SOFIFOMNG_BASE+0x1C))
#define R_CFG	((UINT32P)(L2SOFIFOMNG_BASE+0x20))
#define R_DV_DUMMY_REG	((UINT32P)(L2SOFIFOMNG_BASE+0x8))

// APB Module ltel2_sec
#define L2SEC_BASE (0x850B0000)
#define CODA_VER	((UINT32P)(L2SEC_BASE+0x2014_0520))
#define R_CODA_VERSION	((UINT32P)(L2SEC_BASE+0x0))
#define R_KT_ACC_CTL	((UINT32P)(L2SEC_BASE+0x4))
#define R_KT_ACC_D0	((UINT32P)(L2SEC_BASE+0x8))
#define R_KT_ACC_D1	((UINT32P)(L2SEC_BASE+0xC))
#define R_KT_ACC_D2	((UINT32P)(L2SEC_BASE+0x10))
#define R_KT_ACC_D3	((UINT32P)(L2SEC_BASE+0x14))
#define R_KT_SRAM_DELSEL	((UINT32P)(L2SEC_BASE+0x18))
#define R_DUMMY_0	((UINT32P)(L2SEC_BASE+0x1C))
#define R_DEBUG_REG_0	((UINT32P)(L2SEC_BASE+0x20))
#define R_DEBUG_REG_1	((UINT32P)(L2SEC_BASE+0x24))
#define R_DV_DUMMY_REG	((UINT32P)(L2SEC_BASE+0x1C))

// APB Module ltel2_ul_secctl
#define L2ULSECCTL_BASE (0x850B4000)
#define CODA_VER	((UINT32P)(L2ULSECCTL_BASE+0x2014_05_02))
#define R_CODA_VERSION	((UINT32P)(L2ULSECCTL_BASE+0x0))
#define R_UL_KEY_INDEX_0	((UINT32P)(L2ULSECCTL_BASE+0x4))
#define R_UL_KEY_INDEX_1	((UINT32P)(L2ULSECCTL_BASE+0x8))
#define R_UL_KEY_INDEX_2	((UINT32P)(L2ULSECCTL_BASE+0xC))
#define R_UL_KEY_INDEX_3	((UINT32P)(L2ULSECCTL_BASE+0x10))
#define R_UL_KEY_INDEX_4	((UINT32P)(L2ULSECCTL_BASE+0x14))
#define R_UL_KEY_INDEX_5	((UINT32P)(L2ULSECCTL_BASE+0x18))
#define R_UL_KEY_INDEX_6	((UINT32P)(L2ULSECCTL_BASE+0x1C))
#define R_UL_KEY_INDEX_7	((UINT32P)(L2ULSECCTL_BASE+0x20))
#define R_UL_KEY_INDEX_8	((UINT32P)(L2ULSECCTL_BASE+0x24))
#define R_UL_KEY_INDEX_9	((UINT32P)(L2ULSECCTL_BASE+0x28))
#define R_UL_BEARER_0	((UINT32P)(L2ULSECCTL_BASE+0x2C))
#define R_UL_BEARER_1	((UINT32P)(L2ULSECCTL_BASE+0x30))
#define R_UL_BEARER_2	((UINT32P)(L2ULSECCTL_BASE+0x34))
#define R_UL_BEARER_3	((UINT32P)(L2ULSECCTL_BASE+0x38))
#define R_UL_BEARER_4	((UINT32P)(L2ULSECCTL_BASE+0x3C))
#define R_UL_BEARER_5	((UINT32P)(L2ULSECCTL_BASE+0x40))
#define R_UL_BEARER_6	((UINT32P)(L2ULSECCTL_BASE+0x44))
#define R_UL_BEARER_7	((UINT32P)(L2ULSECCTL_BASE+0x48))
#define R_UL_BEARER_8	((UINT32P)(L2ULSECCTL_BASE+0x4C))
#define R_UL_BEARER_9	((UINT32P)(L2ULSECCTL_BASE+0x50))
#define R_UL_SN_MODE_2	((UINT32P)(L2ULSECCTL_BASE+0x54))
#define R_UL_SN_MODE_3	((UINT32P)(L2ULSECCTL_BASE+0x58))
#define R_UL_SN_MODE_4	((UINT32P)(L2ULSECCTL_BASE+0x5C))
#define R_UL_SN_MODE_5	((UINT32P)(L2ULSECCTL_BASE+0x60))
#define R_UL_SN_MODE_6	((UINT32P)(L2ULSECCTL_BASE+0x64))
#define R_UL_SN_MODE_7	((UINT32P)(L2ULSECCTL_BASE+0x68))
#define R_UL_SN_MODE_8	((UINT32P)(L2ULSECCTL_BASE+0x6C))
#define R_UL_SN_MODE_9	((UINT32P)(L2ULSECCTL_BASE+0x70))
#define R_UL_HFN_0	((UINT32P)(L2ULSECCTL_BASE+0x74))
#define R_UL_HFN_1	((UINT32P)(L2ULSECCTL_BASE+0x78))
#define R_UL_HFN_2	((UINT32P)(L2ULSECCTL_BASE+0x7C))
#define R_UL_HFN_3	((UINT32P)(L2ULSECCTL_BASE+0x80))
#define R_UL_HFN_4	((UINT32P)(L2ULSECCTL_BASE+0x84))
#define R_UL_HFN_5	((UINT32P)(L2ULSECCTL_BASE+0x88))
#define R_UL_HFN_6	((UINT32P)(L2ULSECCTL_BASE+0x8C))
#define R_UL_HFN_7	((UINT32P)(L2ULSECCTL_BASE+0x90))
#define R_UL_HFN_8	((UINT32P)(L2ULSECCTL_BASE+0x94))
#define R_UL_HFN_9	((UINT32P)(L2ULSECCTL_BASE+0x98))
#define R_UL_SN_0	((UINT32P)(L2ULSECCTL_BASE+0x9C))
#define R_UL_SN_1	((UINT32P)(L2ULSECCTL_BASE+0xA0))
#define R_UL_SN_2	((UINT32P)(L2ULSECCTL_BASE+0xA4))
#define R_UL_SN_3	((UINT32P)(L2ULSECCTL_BASE+0xA8))
#define R_UL_SN_4	((UINT32P)(L2ULSECCTL_BASE+0xAC))
#define R_UL_SN_5	((UINT32P)(L2ULSECCTL_BASE+0xB0))
#define R_UL_SN_6	((UINT32P)(L2ULSECCTL_BASE+0xB4))
#define R_UL_SN_7	((UINT32P)(L2ULSECCTL_BASE+0xB8))
#define R_UL_SN_8	((UINT32P)(L2ULSECCTL_BASE+0xBC))
#define R_UL_SN_9	((UINT32P)(L2ULSECCTL_BASE+0xC0))
#define R_UL_CIPHER_EN_0	((UINT32P)(L2ULSECCTL_BASE+0xC4))
#define R_UL_CIPHER_EN_1	((UINT32P)(L2ULSECCTL_BASE+0xC8))
#define R_UL_CIPHER_EN_2	((UINT32P)(L2ULSECCTL_BASE+0xCC))
#define R_UL_CIPHER_EN_3	((UINT32P)(L2ULSECCTL_BASE+0xD0))
#define R_UL_CIPHER_EN_4	((UINT32P)(L2ULSECCTL_BASE+0xD4))
#define R_UL_CIPHER_EN_5	((UINT32P)(L2ULSECCTL_BASE+0xD8))
#define R_UL_CIPHER_EN_6	((UINT32P)(L2ULSECCTL_BASE+0xDC))
#define R_UL_CIPHER_EN_7	((UINT32P)(L2ULSECCTL_BASE+0xE0))
#define R_UL_CIPHER_EN_8	((UINT32P)(L2ULSECCTL_BASE+0xE4))
#define R_UL_CIPHER_EN_9	((UINT32P)(L2ULSECCTL_BASE+0xE8))
#define R_UL_DIRECTION	((UINT32P)(L2ULSECCTL_BASE+0xEC))
#define R_DUMMY_0	((UINT32P)(L2ULSECCTL_BASE+0xF0))
#define R_DEBUG_REG_0	((UINT32P)(L2ULSECCTL_BASE+0xF4))
#define R_DEBUG_REG_1	((UINT32P)(L2ULSECCTL_BASE+0xF8))
#define R_DV_DUMMY_REG	((UINT32P)(L2ULSECCTL_BASE+0xF0))

// APB Module ltel2_dl_secctl
#define L2DLSECCTL_BASE (0x850B8000)
#define CODA_VER	((UINT32P)(L2DLSECCTL_BASE+0x2014_05_07))
#define R_CODA_VERSION	((UINT32P)(L2DLSECCTL_BASE+0x0))
#define R_DL_KEY_INDEX_0	((UINT32P)(L2DLSECCTL_BASE+0x4))
#define R_DL_KEY_INDEX_1	((UINT32P)(L2DLSECCTL_BASE+0x8))
#define R_DL_KEY_INDEX_2	((UINT32P)(L2DLSECCTL_BASE+0xC))
#define R_DL_KEY_INDEX_3	((UINT32P)(L2DLSECCTL_BASE+0x10))
#define R_DL_KEY_INDEX_4	((UINT32P)(L2DLSECCTL_BASE+0x14))
#define R_DL_KEY_INDEX_5	((UINT32P)(L2DLSECCTL_BASE+0x18))
#define R_DL_KEY_INDEX_6	((UINT32P)(L2DLSECCTL_BASE+0x1C))
#define R_DL_KEY_INDEX_7	((UINT32P)(L2DLSECCTL_BASE+0x20))
#define R_DL_KEY_INDEX_8	((UINT32P)(L2DLSECCTL_BASE+0x24))
#define R_DL_KEY_INDEX_9	((UINT32P)(L2DLSECCTL_BASE+0x28))
#define R_DL_BEARER_0	((UINT32P)(L2DLSECCTL_BASE+0x2C))
#define R_DL_BEARER_1	((UINT32P)(L2DLSECCTL_BASE+0x30))
#define R_DL_BEARER_2	((UINT32P)(L2DLSECCTL_BASE+0x34))
#define R_DL_BEARER_3	((UINT32P)(L2DLSECCTL_BASE+0x38))
#define R_DL_BEARER_4	((UINT32P)(L2DLSECCTL_BASE+0x3C))
#define R_DL_BEARER_5	((UINT32P)(L2DLSECCTL_BASE+0x40))
#define R_DL_BEARER_6	((UINT32P)(L2DLSECCTL_BASE+0x44))
#define R_DL_BEARER_7	((UINT32P)(L2DLSECCTL_BASE+0x48))
#define R_DL_BEARER_8	((UINT32P)(L2DLSECCTL_BASE+0x4C))
#define R_DL_BEARER_9	((UINT32P)(L2DLSECCTL_BASE+0x50))
#define R_DL_UMAM_MODE_2	((UINT32P)(L2DLSECCTL_BASE+0x54))
#define R_DL_UMAM_MODE_3	((UINT32P)(L2DLSECCTL_BASE+0x58))
#define R_DL_UMAM_MODE_4	((UINT32P)(L2DLSECCTL_BASE+0x5C))
#define R_DL_UMAM_MODE_5	((UINT32P)(L2DLSECCTL_BASE+0x60))
#define R_DL_UMAM_MODE_6	((UINT32P)(L2DLSECCTL_BASE+0x64))
#define R_DL_UMAM_MODE_7	((UINT32P)(L2DLSECCTL_BASE+0x68))
#define R_DL_UMAM_MODE_8	((UINT32P)(L2DLSECCTL_BASE+0x6C))
#define R_DL_UMAM_MODE_9	((UINT32P)(L2DLSECCTL_BASE+0x70))
#define R_DL_HFN_0	((UINT32P)(L2DLSECCTL_BASE+0x74))
#define R_DL_HFN_1	((UINT32P)(L2DLSECCTL_BASE+0x78))
#define R_DL_HFN_2	((UINT32P)(L2DLSECCTL_BASE+0x7C))
#define R_DL_HFN_3	((UINT32P)(L2DLSECCTL_BASE+0x80))
#define R_DL_HFN_4	((UINT32P)(L2DLSECCTL_BASE+0x84))
#define R_DL_HFN_5	((UINT32P)(L2DLSECCTL_BASE+0x88))
#define R_DL_HFN_6	((UINT32P)(L2DLSECCTL_BASE+0x8C))
#define R_DL_HFN_7	((UINT32P)(L2DLSECCTL_BASE+0x90))
#define R_DL_HFN_8	((UINT32P)(L2DLSECCTL_BASE+0x94))
#define R_DL_HFN_9	((UINT32P)(L2DLSECCTL_BASE+0x98))
#define R_DL_NEXT_SN_0	((UINT32P)(L2DLSECCTL_BASE+0x9C))
#define R_DL_NEXT_SN_1	((UINT32P)(L2DLSECCTL_BASE+0xA0))
#define R_DL_NEXT_SN_2	((UINT32P)(L2DLSECCTL_BASE+0xA4))
#define R_DL_NEXT_SN_3	((UINT32P)(L2DLSECCTL_BASE+0xA8))
#define R_DL_NEXT_SN_4	((UINT32P)(L2DLSECCTL_BASE+0xAC))
#define R_DL_NEXT_SN_5	((UINT32P)(L2DLSECCTL_BASE+0xB0))
#define R_DL_NEXT_SN_6	((UINT32P)(L2DLSECCTL_BASE+0xB4))
#define R_DL_NEXT_SN_7	((UINT32P)(L2DLSECCTL_BASE+0xB8))
#define R_DL_NEXT_SN_8	((UINT32P)(L2DLSECCTL_BASE+0xBC))
#define R_DL_NEXT_SN_9	((UINT32P)(L2DLSECCTL_BASE+0xC0))
#define R_DL_CIPHER_EN_0	((UINT32P)(L2DLSECCTL_BASE+0xC4))
#define R_DL_CIPHER_EN_1	((UINT32P)(L2DLSECCTL_BASE+0xC8))
#define R_DL_CIPHER_EN_2	((UINT32P)(L2DLSECCTL_BASE+0xCC))
#define R_DL_CIPHER_EN_3	((UINT32P)(L2DLSECCTL_BASE+0xD0))
#define R_DL_CIPHER_EN_4	((UINT32P)(L2DLSECCTL_BASE+0xD4))
#define R_DL_CIPHER_EN_5	((UINT32P)(L2DLSECCTL_BASE+0xD8))
#define R_DL_CIPHER_EN_6	((UINT32P)(L2DLSECCTL_BASE+0xDC))
#define R_DL_CIPHER_EN_7	((UINT32P)(L2DLSECCTL_BASE+0xE0))
#define R_DL_CIPHER_EN_8	((UINT32P)(L2DLSECCTL_BASE+0xE4))
#define R_DL_CIPHER_EN_9	((UINT32P)(L2DLSECCTL_BASE+0xE8))
#define R_DL_DIRECTION	((UINT32P)(L2DLSECCTL_BASE+0xEC))
#define R_DL_REA_ST_DIS_2	((UINT32P)(L2DLSECCTL_BASE+0xF0))
#define R_DL_REA_ST_DIS_3	((UINT32P)(L2DLSECCTL_BASE+0xF4))
#define R_DL_REA_ST_DIS_4	((UINT32P)(L2DLSECCTL_BASE+0xF8))
#define R_DL_REA_ST_DIS_5	((UINT32P)(L2DLSECCTL_BASE+0xFC))
#define R_DL_REA_ST_DIS_6	((UINT32P)(L2DLSECCTL_BASE+0x100))
#define R_DL_REA_ST_DIS_7	((UINT32P)(L2DLSECCTL_BASE+0x104))
#define R_DL_REA_ST_DIS_8	((UINT32P)(L2DLSECCTL_BASE+0x108))
#define R_DL_REA_ST_DIS_9	((UINT32P)(L2DLSECCTL_BASE+0x10C))
#define R_DL_LS_SN_2	((UINT32P)(L2DLSECCTL_BASE+0x110))
#define R_DL_LS_SN_3	((UINT32P)(L2DLSECCTL_BASE+0x114))
#define R_DL_LS_SN_4	((UINT32P)(L2DLSECCTL_BASE+0x118))
#define R_DL_LS_SN_5	((UINT32P)(L2DLSECCTL_BASE+0x11C))
#define R_DL_LS_SN_6	((UINT32P)(L2DLSECCTL_BASE+0x120))
#define R_DL_LS_SN_7	((UINT32P)(L2DLSECCTL_BASE+0x124))
#define R_DL_LS_SN_8	((UINT32P)(L2DLSECCTL_BASE+0x128))
#define R_DL_LS_SN_9	((UINT32P)(L2DLSECCTL_BASE+0x12C))
#define R_DUMMY_0	((UINT32P)(L2DLSECCTL_BASE+0x130))
#define R_DEBUG_REG_0	((UINT32P)(L2DLSECCTL_BASE+0x134))
#define R_DEBUG_REG_1	((UINT32P)(L2DLSECCTL_BASE+0x138))
#define R_DEBUG_REG_2	((UINT32P)(L2DLSECCTL_BASE+0x13C))
#define R_DV_DUMMY_REG	((UINT32P)(L2DLSECCTL_BASE+0x130))

// APB Module ltel2_so_secctl
#define L2SOSECCTL_BASE (0x850BC000)
#define CODA_VER	((UINT32P)(L2SOSECCTL_BASE+0x2011_10_27))
#define R_CODA_VERSION	((UINT32P)(L2SOSECCTL_BASE+0x0))
#define R_SO_CIPHER_EN	((UINT32P)(L2SOSECCTL_BASE+0x4))
#define R_SO_MAC_I_W0	((UINT32P)(L2SOSECCTL_BASE+0x8))
#define R_SO_MAC_I_W1	((UINT32P)(L2SOSECCTL_BASE+0xC))
#define R_SO_MAC_I_W2	((UINT32P)(L2SOSECCTL_BASE+0x10))
#define R_SO_MAC_I_W3	((UINT32P)(L2SOSECCTL_BASE+0x14))
#define R_DUMMY_0	((UINT32P)(L2SOSECCTL_BASE+0x18))
#define R_DEBUG_REG_0	((UINT32P)(L2SOSECCTL_BASE+0x1C))
#define R_DEBUG_REG_1	((UINT32P)(L2SOSECCTL_BASE+0x20))
#define R_DV_DUMMY_REG	((UINT32P)(L2SOSECCTL_BASE+0x18))

// APB Module ltel2_misc
#define L2MISC_BASE (0x850C0000)
#define CODA_VER	((UINT32P)(L2MISC_BASE+0x2015_0517))
#define R_CODA_VERSION	((UINT32P)(L2MISC_BASE+0x0))
#define R_EVTMSK	((UINT32P)(L2MISC_BASE+0x4))
#define R_EVTSTS	((UINT32P)(L2MISC_BASE+0x8))
#define R_DMY_REG	((UINT32P)(L2MISC_BASE+0xC))
#define R_BUS_CFG	((UINT32P)(L2MISC_BASE+0x10))
#define R_CHNL_DISABLE	((UINT32P)(L2MISC_BASE+0x14))
#define R_HIGH_PRIORITY	((UINT32P)(L2MISC_BASE+0x18))
#define R_BUS_STA	((UINT32P)(L2MISC_BASE+0x1C))
#define R_BUS_DBG	((UINT32P)(L2MISC_BASE+0x20))
#define R_DBG_RDATA	((UINT32P)(L2MISC_BASE+0x24))
#define R_DBG_WADDR	((UINT32P)(L2MISC_BASE+0x28))
#define R_DBG_WDATA	((UINT32P)(L2MISC_BASE+0x2C))
#define R_CHNL_IDLE	((UINT32P)(L2MISC_BASE+0x30))
#define R_L2_CKOFF	((UINT32P)(L2MISC_BASE+0x40))
#define R_L2_IP_STS	((UINT32P)(L2MISC_BASE+0x44))
#define R_UL_SIT_FULL	((UINT32P)(L2MISC_BASE+0x50))
#define R_UL_RESRC_NRDY	((UINT32P)(L2MISC_BASE+0x54))
#define R_HB_NRDY	((UINT32P)(L2MISC_BASE+0x58))
#define R_DL_RESRC_NRDY	((UINT32P)(L2MISC_BASE+0x5C))
#define R_UL_BUFMNG_ERR	((UINT32P)(L2MISC_BASE+0x70))
#define R_DL_BUFMNG_ERR	((UINT32P)(L2MISC_BASE+0x74))
#define R_SEC_ERR	((UINT32P)(L2MISC_BASE+0x90))
#define R_UL_SBDMA_CTLEVT	((UINT32P)(L2MISC_BASE+0xA0))
#define R_UL_SBDMA_CTLMSK	((UINT32P)(L2MISC_BASE+0xA4))
#define R_UL_SBDMA_CHKERR	((UINT32P)(L2MISC_BASE+0xB0))
#define R_UL_SBDMA_LENERR	((UINT32P)(L2MISC_BASE+0xB4))
#define R_UL_SBDMA_CTLERR	((UINT32P)(L2MISC_BASE+0xB8))
#define R_UL_SBDMA_TLENERR	((UINT32P)(L2MISC_BASE+0xBC))
#define R_UL_HBDMA_ERR	((UINT32P)(L2MISC_BASE+0xC0))
#define R_UL_SECCTL_ERR	((UINT32P)(L2MISC_BASE+0xD0))
#define R_UL_SECCTL_CFG_ERR	((UINT32P)(L2MISC_BASE+0xD4))
#define R_UL_LMAC_CH0_EVT	((UINT32P)(L2MISC_BASE+0xE0))
#define R_UL_LMAC_CH0_ERR	((UINT32P)(L2MISC_BASE+0xE4))
#define R_UL_LMAC_CH0_ERR_MSK	((UINT32P)(L2MISC_BASE+0xE8))
#define R_UL_LMAC_CH1_EVT	((UINT32P)(L2MISC_BASE+0xF0))
#define R_UL_LMAC_CH1_ERR	((UINT32P)(L2MISC_BASE+0xF4))
#define R_UL_LMAC_CH1_ERR_MSK	((UINT32P)(L2MISC_BASE+0xF8))
#define R_DL_SBDMA_EVT	((UINT32P)(L2MISC_BASE+0x110))
#define R_DL_SBDMA_EVTMSK	((UINT32P)(L2MISC_BASE+0x114))
#define R_DL_SBDMA_ERR	((UINT32P)(L2MISC_BASE+0x120))
#define R_DL_HBDMA_EVT	((UINT32P)(L2MISC_BASE+0x130))
#define R_DL_HBDMA_EVTMSK	((UINT32P)(L2MISC_BASE+0x134))
#define R_DL_HBDMA_ERR0	((UINT32P)(L2MISC_BASE+0x140))
#define R_DL_HBDMA_ERR1	((UINT32P)(L2MISC_BASE+0x144))
#define R_DL_HBDMA_ERR2	((UINT32P)(L2MISC_BASE+0x148))
#define R_DL_HBDMA_ERR3	((UINT32P)(L2MISC_BASE+0x14C))
#define R_DL_HBDMA_ERR4	((UINT32P)(L2MISC_BASE+0x150))
#define R_DL_HBDMA_ERR5	((UINT32P)(L2MISC_BASE+0x154))
#define R_DL_HBDMA_ERR6	((UINT32P)(L2MISC_BASE+0x158))
#define R_DL_HBDMA_ERR7	((UINT32P)(L2MISC_BASE+0x15C))
#define R_DL_HBDMA_ERR8	((UINT32P)(L2MISC_BASE+0x160))
#define R_DL_HBDMA_ERR9	((UINT32P)(L2MISC_BASE+0x164))
#define R_DL_HBDMA_ERR10	((UINT32P)(L2MISC_BASE+0x168))
#define R_DL_SECCTL_ERR	((UINT32P)(L2MISC_BASE+0x170))
#define R_DL_SECCTL_CFG_ERR	((UINT32P)(L2MISC_BASE+0x174))
#define R_DL_LMAC_EVT	((UINT32P)(L2MISC_BASE+0x190))
#define R_DL_LMAC_EVTMSK	((UINT32P)(L2MISC_BASE+0x194))
#define R_DL_LMAC_ERLY	((UINT32P)(L2MISC_BASE+0x198))
#define R_DL_LMAC_ERLYMSK	((UINT32P)(L2MISC_BASE+0x19C))
#define R_DL_LMAC_ERR0	((UINT32P)(L2MISC_BASE+0x1A0))
#define R_DL_LMAC_ERRMSK0	((UINT32P)(L2MISC_BASE+0x1A4))
#define R_SO_SEC_EVT	((UINT32P)(L2MISC_BASE+0x1C0))
#define R_SO_SEC_EVTMSK	((UINT32P)(L2MISC_BASE+0x1C4))
#define R_SO_INDMA_ERR	((UINT32P)(L2MISC_BASE+0x1E0))
#define R_SO_OUTDMA_ERR	((UINT32P)(L2MISC_BASE+0x1E4))
#define R_SO_SECCTL_ERR	((UINT32P)(L2MISC_BASE+0x1E8))
#define R_MISC_RNDR	((UINT32P)(L2MISC_BASE+0x1F0))
#define R_MISC_RNSR0	((UINT32P)(L2MISC_BASE+0x1F4))
#define R_MISC_RNSR1	((UINT32P)(L2MISC_BASE+0x1F8))
#define R_MISC_RNSSR	((UINT32P)(L2MISC_BASE+0x1FC))
#define R_MISC_RNDC	((UINT32P)(L2MISC_BASE+0x200))
#define R_LOGDMA_EVT	((UINT32P)(L2MISC_BASE+0x210))
#define R_LOGDMA_EVTMASK	((UINT32P)(L2MISC_BASE+0x214))
#define R_EXTRA_INT	((UINT32P)(L2MISC_BASE+0x218))
#define R_UL_LMAC_CHNL_SEL	((UINT32P)(L2MISC_BASE+0x220))
#define R_DL_LMAC_RAR	((UINT32P)(L2MISC_BASE+0x224))

// APB Module dbgmon
#define REG_L2DBGMON_BASE (0x850D0000)
#define R_DBGMON_FLAGSEL0	((UINT32P)(REG_L2DBGMON_BASE+0x000))
#define R_DBGMON_FLAGSEL1	((UINT32P)(REG_L2DBGMON_BASE+0x004))
#define R_DBGMON_MODSEL0	((UINT32P)(REG_L2DBGMON_BASE+0x008))
#define R_DBGMON_MODSEL1	((UINT32P)(REG_L2DBGMON_BASE+0x00c))
#define R_DBGMON_FLAGMON0	((UINT32P)(REG_L2DBGMON_BASE+0x010))
#define R_DBGMON_FLAGMON1	((UINT32P)(REG_L2DBGMON_BASE+0x014))

// APB Module ltel2_bufmng
#define L2ULBUF_BASE (0x850E0000)
#define R_REVISION	((UINT32P)(L2ULBUF_BASE+0x0000))
#define R_BUF_MNG	((UINT32P)(L2ULBUF_BASE+0x0004))
#define R_BUF_CTRL	((UINT32P)(L2ULBUF_BASE+0x0008))
#define R_REL_CTRL	((UINT32P)(L2ULBUF_BASE+0x000C))
#define R_FT_ADDR	((UINT32P)(L2ULBUF_BASE+0x0010))
#define R_FT_CTRL	((UINT32P)(L2ULBUF_BASE+0x0014))
#define R_FT_STS	((UINT32P)(L2ULBUF_BASE+0x0018))
#define R_FT_STPTR	((UINT32P)(L2ULBUF_BASE+0x0020))
#define R_FT_EDPTR	((UINT32P)(L2ULBUF_BASE+0x0024))
#define R_HB_ADDR	((UINT32P)(L2ULBUF_BASE+0x0030))
#define R_HB_CTRL	((UINT32P)(L2ULBUF_BASE+0x0034))
#define R_SIT_ADDR	((UINT32P)(L2ULBUF_BASE+0x0040))
#define R_SIT_CTRL	((UINT32P)(L2ULBUF_BASE+0x0044))
#define R_SIT_STS	((UINT32P)(L2ULBUF_BASE+0x0048))
#define R_SIT_STPTR	((UINT32P)(L2ULBUF_BASE+0x0050))
#define R_SIT_EDPTR	((UINT32P)(L2ULBUF_BASE+0x0090))
#define R_RELQ_ADDR	((UINT32P)(L2ULBUF_BASE+0x00d0))
#define R_RELQ_CTRL	((UINT32P)(L2ULBUF_BASE+0x00d4))
#define R_RELQ_STS	((UINT32P)(L2ULBUF_BASE+0x00d8))
#define R_RELQ_PTR	((UINT32P)(L2ULBUF_BASE+0x00e0))
#define R_RELQ_CNT	((UINT32P)(L2ULBUF_BASE+0x00e4))
#define R_FRCE_REL	((UINT32P)(L2ULBUF_BASE+0x00e8))
#define R_ALLOC_STS	((UINT32P)(L2ULBUF_BASE+0x00f0))
#define R_REL_STS	((UINT32P)(L2ULBUF_BASE+0x00f4))
#define R_PRDCHK_STS	((UINT32P)(L2ULBUF_BASE+0x00f8))
#define R_BUF_STS	((UINT32P)(L2ULBUF_BASE+0x00fc))
#define R_CHK_THLD	((UINT32P)(L2ULBUF_BASE+0x0100))
#define R_CHK_TIME	((UINT32P)(L2ULBUF_BASE+0x0104))
#define R_CHK_CNT	((UINT32P)(L2ULBUF_BASE+0x0108))
#define R_CHK_OVDUE	((UINT32P)(L2ULBUF_BASE+0x010c))
#define R_THCHG_CTRL	((UINT32P)(L2ULBUF_BASE+0x0110))
#define R_THCHG_DATA	((UINT32P)(L2ULBUF_BASE+0x0114))
#define R_TST_REQ	((UINT32P)(L2ULBUF_BASE+0x0120))
#define R_TST_ACK	((UINT32P)(L2ULBUF_BASE+0x0124))
#define R_MAX_BGLB	((UINT32P)(L2ULBUF_BASE+0x0130))
#define R_ALLOC_BTOT	((UINT32P)(L2ULBUF_BASE+0x0134))
#define R_ALLOC_HBLK	((UINT32P)(L2ULBUF_BASE+0x0138))
#define R_MAX_BRSV	((UINT32P)(L2ULBUF_BASE+0x0140))
#define R_ALLOC_BLK	((UINT32P)(L2ULBUF_BASE+0x0180))
#define R_DBG_STS	((UINT32P)(L2ULBUF_BASE+0x0200))
#define R_DBG_DATA	((UINT32P)(L2ULBUF_BASE+0x0204))
#define R_THLD_SET_CTL	((UINT32P)(L2ULBUF_BASE+0x0300))
#define R_MAX_BGLB_SET	((UINT32P)(L2ULBUF_BASE+0x0304))
#define R_MAX_BRSV_SET	((UINT32P)(L2ULBUF_BASE+0x0310))
#define R_DMY_REG	((UINT32P)(L2ULBUF_BASE+0x0350))

// APB Module ltel2_dl_bufmng_sim
#define L2DLBUF_BASE (0x850F0000)
#define REG_L2DLBUFMNG_REVISION	((UINT32P)(L2DLBUF_BASE+0x0000))
#define REG_L2DLBUFMNG_BUF_MNG	((UINT32P)(L2DLBUF_BASE+0x0004))
#define REG_L2DLBUFMNG_BUF_CTRL	((UINT32P)(L2DLBUF_BASE+0x0008))
#define REG_L2DLBUFMNG_REL_CTRL	((UINT32P)(L2DLBUF_BASE+0x000C))
#define REG_L2DLBUFMNG_FT_ADDR	((UINT32P)(L2DLBUF_BASE+0x0010))
#define REG_L2DLBUFMNG_FT_CTRL	((UINT32P)(L2DLBUF_BASE+0x0014))
#define REG_L2DLBUFMNG_FT_STS	((UINT32P)(L2DLBUF_BASE+0x0018))
#define REG_L2DLBUFMNG_FT_STPTR	((UINT32P)(L2DLBUF_BASE+0x0020))
#define REG_L2DLBUFMNG_FT_EDPTR	((UINT32P)(L2DLBUF_BASE+0x0024))
#define REG_L2DLBUFMNG_HB_ADDR	((UINT32P)(L2DLBUF_BASE+0x0030))
#define REG_L2DLBUFMNG_HB_CTRL	((UINT32P)(L2DLBUF_BASE+0x0034))
#define REG_L2DLBUFMNG_SIT_ADDR	((UINT32P)(L2DLBUF_BASE+0x0040))
#define REG_L2DLBUFMNG_SIT_CTRL	((UINT32P)(L2DLBUF_BASE+0x0044))
#define REG_L2DLBUFMNG_SIT_STS	((UINT32P)(L2DLBUF_BASE+0x0048))
#define REG_L2DLBUFMNG_SIT_STPTR	((UINT32P)(L2DLBUF_BASE+0x0050))
#define REG_L2DLBUFMNG_SIT_EDPTR	((UINT32P)(L2DLBUF_BASE+0x0090))
#define REG_L2DLBUFMNG_RELQ_ADDR	((UINT32P)(L2DLBUF_BASE+0x00d0))
#define REG_L2DLBUFMNG_RELQ_CTRL	((UINT32P)(L2DLBUF_BASE+0x00d4))
#define REG_L2DLBUFMNG_RELQ_STS	((UINT32P)(L2DLBUF_BASE+0x00d8))
#define REG_L2DLBUFMNG_RELQ_PTR	((UINT32P)(L2DLBUF_BASE+0x00e0))
#define REG_L2DLBUFMNG_RELQ_CNT	((UINT32P)(L2DLBUF_BASE+0x00e4))
#define REG_L2DLBUFMNG_FRCE_REL	((UINT32P)(L2DLBUF_BASE+0x00e8))
#define REG_L2DLBUFMNG_ALLOC_STS	((UINT32P)(L2DLBUF_BASE+0x00f0))
#define REG_L2DLBUFMNG_REL_STS	((UINT32P)(L2DLBUF_BASE+0x00f4))
#define REG_L2DLBUFMNG_PRDCHK_STS	((UINT32P)(L2DLBUF_BASE+0x00f8))
#define REG_L2DLBUFMNG_BUF_STS	((UINT32P)(L2DLBUF_BASE+0x00fc))
#define REG_L2DLBUFMNG_CHK_THLD	((UINT32P)(L2DLBUF_BASE+0x0100))
#define REG_L2DLBUFMNG_CHK_TIME	((UINT32P)(L2DLBUF_BASE+0x0104))
#define REG_L2DLBUFMNG_CHK_CNT	((UINT32P)(L2DLBUF_BASE+0x0108))
#define REG_L2DLBUFMNG_CHK_OVDUE	((UINT32P)(L2DLBUF_BASE+0x010c))
#define REG_L2DLBUFMNG_THCHG_CTRL	((UINT32P)(L2DLBUF_BASE+0x0110))
#define REG_L2DLBUFMNG_THCHG_DATA	((UINT32P)(L2DLBUF_BASE+0x0114))
#define REG_L2DLBUFMNG_TST_REQ	((UINT32P)(L2DLBUF_BASE+0x0120))
#define REG_L2DLBUFMNG_TST_ACK	((UINT32P)(L2DLBUF_BASE+0x0124))
#define REG_L2DLBUFMNG_MAX_BGLB	((UINT32P)(L2DLBUF_BASE+0x0130))
#define REG_L2DLBUFMNG_ALLOC_BTOT	((UINT32P)(L2DLBUF_BASE+0x0134))
#define REG_L2DLBUFMNG_ALLOC_HBLK	((UINT32P)(L2DLBUF_BASE+0x0138))
#define REG_L2DLBUFMNG_MAX_BRSV	((UINT32P)(L2DLBUF_BASE+0x0140))
#define REG_L2DLBUFMNG_ALLOC_BLK	((UINT32P)(L2DLBUF_BASE+0x0180))
#define REG_L2DLBUFMNG_DBG_STS	((UINT32P)(L2DLBUF_BASE+0x0200))
#define REG_L2DLBUFMNG_DBG_DATA	((UINT32P)(L2DLBUF_BASE+0x0204))
#define REG_L2DLBUFMNG_THLD_SET_CTL	((UINT32P)(L2DLBUF_BASE+0x0300))
#define REG_L2DLBUFMNG_MAX_BGLB_SET	((UINT32P)(L2DLBUF_BASE+0x0304))
#define REG_L2DLBUFMNG_MAX_BRSV_SET	((UINT32P)(L2DLBUF_BASE+0x0310))
#define REG_L2DLBUFMNG_DMY_REG	((UINT32P)(L2DLBUF_BASE+0x0350))

// APB Module modeml1_ao_confg
#define MDL1AO_BASE (0xF60F0000)
#define MDL1AO_CG_CON	((UINT32P)(MDL1AO_BASE+0x0000))
#define MDL1AO_CG_SET	((UINT32P)(MDL1AO_BASE+0x0004))
#define MDL1AO_CG_CLR	((UINT32P)(MDL1AO_BASE+0x0008))
#define MDL1AO_APB_R2T	((UINT32P)(MDL1AO_BASE+0x0010))
#define MDL1AO_APB_W2T	((UINT32P)(MDL1AO_BASE+0x0014))
#define MDL1AO_DBG_OUT	((UINT32P)(MDL1AO_BASE+0x0064))
#define MDL1AO_DSP_BYPASS_BT	((UINT32P)(MDL1AO_BASE+0x0070))
#define MDL1AO_SPARE_APB0	((UINT32P)(MDL1AO_BASE+0x0080))
#define MDL1AO_DBG_SEL	((UINT32P)(MDL1AO_BASE+0x0090))
#define MDL1AO_MBIST_SEL	((UINT32P)(MDL1AO_BASE+0x0098))
#define MDL1AO_DBG_WAKEUP_MASK	((UINT32P)(MDL1AO_BASE+0x0110))
#define MDL1AO_BUSL2_DCM_CON	((UINT32P)(MDL1AO_BASE+0x0188))
#define MDL1AO_BUSL2_DCM_CON2	((UINT32P)(MDL1AO_BASE+0x018C))
#define MDL1AO_L1MCU_PWR_AWARE	((UINT32P)(MDL1AO_BASE+0x0190))
#define MDL1AO_L1AO_PWR_AWARE	((UINT32P)(MDL1AO_BASE+0x0194))
#define MDL1AO_BUSL2_DCM_CON3	((UINT32P)(MDL1AO_BASE+0x0198))
#define MDL1AO_L1MCU2MDL1_BUS_CONFIG1	((UINT32P)(MDL1AO_BASE+0x021C))
#define MDL1AO_CLOCK_ENA_CON	((UINT32P)(MDL1AO_BASE+0x0230))
#define MDL1AO_CLOCK_ENA_SET	((UINT32P)(MDL1AO_BASE+0x0234))
#define MDL1AO_CLOCK_ENA_CLR	((UINT32P)(MDL1AO_BASE+0x0238))
#define MDL1AO_DBG_CLOCK_ENA_CON	((UINT32P)(MDL1AO_BASE+0x0240))
#define MDL1AO_L1MCUSYS_DBG_SEL	((UINT32P)(MDL1AO_BASE+0x0300))
#define MDL1AO_EFUSE_OPTION	((UINT32P)(MDL1AO_BASE+0x0350))
#define MDL1AO_VERSION_ADDR	((UINT32P)(MDL1AO_BASE+0x0400))

// APB Module modem_confg
#define MODEM_CONFG_BASE (0x87000000)
#define MODEM_CONFG_MODEM_CG_CON0	((UINT32P)(MODEM_CONFG_BASE+0x0000))
#define MODEM_CONFG_MODEM_CG_CON1	((UINT32P)(MODEM_CONFG_BASE+0x0004))
#define MODEM_CONFG_MODEM_CG_CON2	((UINT32P)(MODEM_CONFG_BASE+0x0008))
#define MODEM_CONFG_MODEM_CG_CON3	((UINT32P)(MODEM_CONFG_BASE+0x000C))
#define MODEM_CONFG_MODEM_CG_CON4	((UINT32P)(MODEM_CONFG_BASE+0x0088))
#define MODEM_CONFG_MODEM_CG_CLR0	((UINT32P)(MODEM_CONFG_BASE+0x0010))
#define MODEM_CONFG_MODEM_CG_CLR1	((UINT32P)(MODEM_CONFG_BASE+0x0014))
#define MODEM_CONFG_MODEM_CG_CLR2	((UINT32P)(MODEM_CONFG_BASE+0x0018))
#define MODEM_CONFG_MODEM_CG_CLR3	((UINT32P)(MODEM_CONFG_BASE+0x001C))
#define MODEM_CONFG_MODEM_CG_CLR4	((UINT32P)(MODEM_CONFG_BASE+0x0098))
#define MODEM_CONFG_MODEM_CG_SET0	((UINT32P)(MODEM_CONFG_BASE+0x0020))
#define MODEM_CONFG_MODEM_CG_SET1	((UINT32P)(MODEM_CONFG_BASE+0x0024))
#define MODEM_CONFG_MODEM_CG_SET2	((UINT32P)(MODEM_CONFG_BASE+0x0028))
#define MODEM_CONFG_MODEM_CG_SET3	((UINT32P)(MODEM_CONFG_BASE+0x002C))
#define MODEM_CONFG_MODEM_CG_SET4	((UINT32P)(MODEM_CONFG_BASE+0x00A8))
#define MODEM_CONFG_MODEM_CLOCK_CON	((UINT32P)(MODEM_CONFG_BASE+0x0040))
#define MODEM_CONFG_MODEM_MEM_CON	((UINT32P)(MODEM_CONFG_BASE+0x0048))
#define MODEM_CONFG_HSPA_MEM_CON	((UINT32P)(MODEM_CONFG_BASE+0x004C))
#define MODEM_CONFG_MPERI_APB_R2T	((UINT32P)(MODEM_CONFG_BASE+0x0100))
#define MODEM_CONFG_MPERI_APB_W2T	((UINT32P)(MODEM_CONFG_BASE+0x0104))
#define MODEM_CONFG_MPERI_APB3_SEL	((UINT32P)(MODEM_CONFG_BASE+0x0108))
#define MODEM_CONFG_MODEM_SPARE_APB0	((UINT32P)(MODEM_CONFG_BASE+0x0200))
#define MODEM_CONFG_MODEM_SPARE_APB1	((UINT32P)(MODEM_CONFG_BASE+0x0204))
#define MODEM_CONFG_MODEM_BOND_OPTION	((UINT32P)(MODEM_CONFG_BASE+0x0280))
#define MODEM_CONFG_MODEM_DBG_SEL	((UINT32P)(MODEM_CONFG_BASE+0x0284))
#define MODEM_CONFG_MPERI_PWR_AWARE	((UINT32P)(MODEM_CONFG_BASE+0x0400))
#define MODEM_CONFG_MODEM_BUS_CONFG	((UINT32P)(MODEM_CONFG_BASE+0x0404))
#define MODEM_CONFG_MODEM_BUS_STA	((UINT32P)(MODEM_CONFG_BASE+0x0408))
#define MODEM_CONFG_HSPA_BUS_CON	((UINT32P)(MODEM_CONFG_BASE+0x040C))

// APB Module topsm
#define MODEM_TOPSM_BASE (0x87010000)
#define MODEM_TOPSM_RM_CLK_SETTLE	((UINT32P)(MODEM_TOPSM_BASE+0x0000))
#define MODEM_TOPSM_RM_TMRPWR_SETTLE	((UINT32P)(MODEM_TOPSM_BASE+0x0004))
#define MODEM_TOPSM_RM_TMR_TRG0	((UINT32P)(MODEM_TOPSM_BASE+0x0010))
#define MODEM_TOPSM_RM_TMR_TRG1	((UINT32P)(MODEM_TOPSM_BASE+0x0014))
#define MODEM_TOPSM_RM_TMR_PWR0	((UINT32P)(MODEM_TOPSM_BASE+0x0018))
#define MODEM_TOPSM_RM_TMR_PWR1	((UINT32P)(MODEM_TOPSM_BASE+0x001c))
#define MODEM_TOPSM_RM_PERI_CON	((UINT32P)(MODEM_TOPSM_BASE+0x0030))
#define MODEM_TOPSM_RM_TMR_SSTA	((UINT32P)(MODEM_TOPSM_BASE+0x0040))
#define MODEM_TOPSM_TOPSM_DBG	((UINT32P)(MODEM_TOPSM_BASE+0x0050))
#define MODEM_TOPSM_FRC_SYNC1_STA	((UINT32P)(MODEM_TOPSM_BASE+0x0070))
#define MODEM_TOPSM_FRC_SYNC2_STA	((UINT32P)(MODEM_TOPSM_BASE+0x0074))
#define MODEM_TOPSM_FRC_CON	((UINT32P)(MODEM_TOPSM_BASE+0x0080))
#define MODEM_TOPSM_FRC_F32K_FM	((UINT32P)(MODEM_TOPSM_BASE+0x0084))
#define MODEM_TOPSM_FRC_VAL_R	((UINT32P)(MODEM_TOPSM_BASE+0x0088))
#define MODEM_TOPSM_FRC_SYNC1L	((UINT32P)(MODEM_TOPSM_BASE+0x0090))
#define MODEM_TOPSM_FRC_SYNC1H	((UINT32P)(MODEM_TOPSM_BASE+0x0094))
#define MODEM_TOPSM_FRC_SYNC2L	((UINT32P)(MODEM_TOPSM_BASE+0x0098))
#define MODEM_TOPSM_FRC_SYNC2H	((UINT32P)(MODEM_TOPSM_BASE+0x009C))
#define MODEM_TOPSM_FM_CON	((UINT32P)(MODEM_TOPSM_BASE+0x00A0))
#define MODEM_TOPSM_FM_CAL	((UINT32P)(MODEM_TOPSM_BASE+0x00A4))
#define MODEM_TOPSM_FM_T0	((UINT32P)(MODEM_TOPSM_BASE+0x00A8))
#define MODEM_TOPSM_FM_T1	((UINT32P)(MODEM_TOPSM_BASE+0x00AC))
#define MODEM_TOPSM_FPGA_FRC_VAL_R	((UINT32P)(MODEM_TOPSM_BASE+0x0100))
#define MODEM_TOPSM_F32K_CNT	((UINT32P)(MODEM_TOPSM_BASE+0x0104))
#define MODEM_TOPSM_CCF_CLK_CON	((UINT32P)(MODEM_TOPSM_BASE+0x0200))
#define MODEM_TOPSM_GPS_SYNC_CON0	((UINT32P)(MODEM_TOPSM_BASE+0x0300))
#define MODEM_TOPSM_GPS_SYNC_CON1	((UINT32P)(MODEM_TOPSM_BASE+0x0304))
#define MODEM_TOPSM_TD_SYNC_CON0	((UINT32P)(MODEM_TOPSM_BASE+0x0310))
#define MODEM_TOPSM_TD_SYNC_CON1	((UINT32P)(MODEM_TOPSM_BASE+0x0314))
#define MODEM_TOPSM_RM_PWR_CON0	((UINT32P)(MODEM_TOPSM_BASE+0x0800))
#define MODEM_TOPSM_RM_PWR_CON1	((UINT32P)(MODEM_TOPSM_BASE+0x0804))
#define MODEM_TOPSM_RM_PWR_CON2	((UINT32P)(MODEM_TOPSM_BASE+0x0808))
#define MODEM_TOPSM_RM_PWR_CON3	((UINT32P)(MODEM_TOPSM_BASE+0x080c))
#define MODEM_TOPSM_RM_PWR_CON4	((UINT32P)(MODEM_TOPSM_BASE+0x0810))
#define MODEM_TOPSM_RM_PWR_CON5	((UINT32P)(MODEM_TOPSM_BASE+0x0814))
#define MODEM_TOPSM_RM_PWR_CON6	((UINT32P)(MODEM_TOPSM_BASE+0x0818))
#define MODEM_TOPSM_RM_PWR_CON7	((UINT32P)(MODEM_TOPSM_BASE+0x081C))
#define MODEM_TOPSM_RM_PWR_STA	((UINT32P)(MODEM_TOPSM_BASE+0x0820))
#define MODEM_TOPSM_RM_PWR_PER0	((UINT32P)(MODEM_TOPSM_BASE+0x0824))
#define MODEM_TOPSM_RM_PWR_PER1	((UINT32P)(MODEM_TOPSM_BASE+0x0828))
#define MODEM_TOPSM_RM_PLL_MASK0	((UINT32P)(MODEM_TOPSM_BASE+0x0830))
#define MODEM_TOPSM_RM_PLL_MASK1	((UINT32P)(MODEM_TOPSM_BASE+0x0834))
#define MODEM_TOPSM_RM_PLL_MASK2	((UINT32P)(MODEM_TOPSM_BASE+0x0838))
#define MODEM_TOPSM_RM_PLL_MASK3	((UINT32P)(MODEM_TOPSM_BASE+0x083c))
#define MODEM_TOPSM_RM_SM_PLL_MASK0	((UINT32P)(MODEM_TOPSM_BASE+0x0840))
#define MODEM_TOPSM_RM_SM_PLL_MASK1	((UINT32P)(MODEM_TOPSM_BASE+0x0844))
#define MODEM_TOPSM_RM_SM_PWR	((UINT32P)(MODEM_TOPSM_BASE+0x0850))
#define MODEM_TOPSM_RM_SM_TRG	((UINT32P)(MODEM_TOPSM_BASE+0x0860))
#define MODEM_TOPSM_DBG_RM_SM_MASK	((UINT32P)(MODEM_TOPSM_BASE+0x0880))
#define MODEM_TOPSM_RM_SM_MASK	((UINT32P)(MODEM_TOPSM_BASE+0x0890))
#define MODEM_TOPSM_SM_SW_WAKEUP	((UINT32P)(MODEM_TOPSM_BASE+0x08a0))
#define MODEM_TOPSM_SM_REQ_MASK	((UINT32P)(MODEM_TOPSM_BASE+0x08b0))
#define MODEM_TOPSM_SM_SLV_REQ_IRQ	((UINT32P)(MODEM_TOPSM_BASE+0x08c0))
#define MODEM_TOPSM_SM_MAS_RDY_IRQ	((UINT32P)(MODEM_TOPSM_BASE+0x08d0))
#define MODEM_TOPSM_SM_SLV_REQ_STA	((UINT32P)(MODEM_TOPSM_BASE+0x08e0))
#define MODEM_TOPSM_SM_MAS_RDY_STA	((UINT32P)(MODEM_TOPSM_BASE+0x08f0))
#define MODEM_TOPSM_SM_TRIG_SETTLE0	((UINT32P)(MODEM_TOPSM_BASE+0x0900))
#define MODEM_TOPSM_SM_TRIG_SETTLE1	((UINT32P)(MODEM_TOPSM_BASE+0x0904))
#define MODEM_TOPSM_SW_CLK_FORCE_ON_FLAG	((UINT32P)(MODEM_TOPSM_BASE+0x0a00))
#define MODEM_TOPSM_SW_CLK_FORCE_ON_SET	((UINT32P)(MODEM_TOPSM_BASE+0x0a04))
#define MODEM_TOPSM_SW_CLK_FORCE_ON_CLR	((UINT32P)(MODEM_TOPSM_BASE+0x0a08))
#define MODEM_TOPSM_SW_PWR_FORCE_ON_FLAG	((UINT32P)(MODEM_TOPSM_BASE+0x0a10))
#define MODEM_TOPSM_SW_PWR_FORCE_ON_SET	((UINT32P)(MODEM_TOPSM_BASE+0x0a14))
#define MODEM_TOPSM_SW_PWR_FORCE_ON_CLR	((UINT32P)(MODEM_TOPSM_BASE+0x0a18))
#define MODEM_TOPSM_SW_CLK_STA	((UINT32P)(MODEM_TOPSM_BASE+0x0a20))
#define MODEM_TOPSM_SW_PWR_STA	((UINT32P)(MODEM_TOPSM_BASE+0x0a24))
#define MODEM_TOPSM_MCF_CNT_BASE	((UINT32P)(MODEM_TOPSM_BASE+0x0a30))
#define MODEM_TOPSM_RM_SM_SYSCLK_MASK	((UINT32P)(MODEM_TOPSM_BASE+0x0a40))
#define MODEM_TOPSM_INDIV_CLK_PROTECT_ACK_MASK	((UINT32P)(MODEM_TOPSM_BASE+0x0a34))
#define MODEM_TOPSM_PROTECT_ACK_MASK	((UINT32P)(MODEM_TOPSM_BASE+0x0a38))
#define MODEM_TOPSM_R_MD_PEER_WAKEUP	((UINT32P)(MODEM_TOPSM_BASE+0x0b00))
#define MODEM_TOPSM_R_LTE_TIMER_SYNC_CTRL	((UINT32P)(MODEM_TOPSM_BASE+0x0ba8))
#define MODEM_TOPSM_R_LTE_TIMER_SYNC_VAL_L	((UINT32P)(MODEM_TOPSM_BASE+0x0bac))
#define MODEM_TOPSM_R_LTE_TIMER_SYNC_VAL_H	((UINT32P)(MODEM_TOPSM_BASE+0x00c0))
#define MODEM_TOPSM_MML1_PERISYS_MEM_CTRL	((UINT32P)(MODEM_TOPSM_BASE+0x00cc))
#define MODEM_TOPSM_TOPSM_DBG_FLAG_SEL	((UINT32P)(MODEM_TOPSM_BASE+0x0a1c))

// APB Module dual_bsi
#define BSI_3G_BASE (0x87070000)
#define BSI_3G_GSM_BSI_CON	((UINT32P)(BSI_3G_BASE+0x0000))
#define BSI_3G_GSM_BSI_ENA0	((UINT32P)(BSI_3G_BASE+0x0B00))
#define BSI_3G_GSM_BSI_ENA1	((UINT32P)(BSI_3G_BASE+0x0B04))
#define BSI_3G_GSM_BSI_ENA2	((UINT32P)(BSI_3G_BASE+0x0B08))
#define BSI_3G_GSM_BSI_ENA3	((UINT32P)(BSI_3G_BASE+0x0B0C))
#define BSI_3G_GSM_BSI_ENA4	((UINT32P)(BSI_3G_BASE+0x0B10))
#define BSI_3G_GSM_BSI_ACTUPT	((UINT32P)(BSI_3G_BASE+0x0B20))
#define BSI_3G_GSM_BSI_TXDATA_CON	((UINT32P)(BSI_3G_BASE+0x0B24))
#define BSI_3G_DUAL_BSI_PORT_MODE	((UINT32P)(BSI_3G_BASE+0x0B28))
#define BSI_3G_UMTS_BSI_CON	((UINT32P)(BSI_3G_BASE+0x1008))
#define BSI_3G_UMTS_BSI_ENA0	((UINT32P)(BSI_3G_BASE+0x1B00))
#define BSI_3G_UMTS_BSI_ENA1	((UINT32P)(BSI_3G_BASE+0x1B04))
#define BSI_3G_UMTS_BSI_ENA2	((UINT32P)(BSI_3G_BASE+0x1B08))
#define BSI_3G_UMTS_BSI_ENA3	((UINT32P)(BSI_3G_BASE+0x1B0C))
#define BSI_3G_UMTS_BSI_AGC0_CON	((UINT32P)(BSI_3G_BASE+0x1B10))
#define BSI_3G_UMTS_BSI_PGA_CON	((UINT32P)(BSI_3G_BASE+0x1B14))
#define BSI_3G_UMTS_BSI_PA_CON	((UINT32P)(BSI_3G_BASE+0x1B18))
#define BSI_3G_UMTS_BSI_RDCON	((UINT32P)(BSI_3G_BASE+0x1B1C))
#define BSI_3G_UMTS_BSI_RDADDR_CON	((UINT32P)(BSI_3G_BASE+0x1B20))
#define BSI_3G_UMTS_BSI_RDADDR	((UINT32P)(BSI_3G_BASE+0x1B24))
#define BSI_3G_UMTS_BSI_RDDAT_L	((UINT32P)(BSI_3G_BASE+0x1B28))
#define BSI_3G_UMTS_BSI_RDDAT_H	((UINT32P)(BSI_3G_BASE+0x1B2C))
#define BSI_3G_TXUPC_BSI_RDCON	((UINT32P)(BSI_3G_BASE+0x1B30))
#define BSI_3G_TXUPC_BSI_RDADDR_CON	((UINT32P)(BSI_3G_BASE+0x1B34))
#define BSI_3G_TXUPC_BSI_RDADDR	((UINT32P)(BSI_3G_BASE+0x1B38))
#define BSI_3G_TXUPC_BSI_RDDAT_L	((UINT32P)(BSI_3G_BASE+0x1B3C))
#define BSI_3G_TXUPC_BSI_RDDAT_H	((UINT32P)(BSI_3G_BASE+0x1B40))
#define BSI_3G_GSM_BSI_RDCON	((UINT32P)(BSI_3G_BASE+0x1B44))
#define BSI_3G_GSM_BSI_RDADDR_CON	((UINT32P)(BSI_3G_BASE+0x1B48))
#define BSI_3G_GSM_BSI_RDADDR	((UINT32P)(BSI_3G_BASE+0x1B4C))
#define BSI_3G_GSM_BSI_RDDAT_L	((UINT32P)(BSI_3G_BASE+0x1B50))
#define BSI_3G_GSM_BSI_RDDAT_H	((UINT32P)(BSI_3G_BASE+0x1B54))
#define BSI_3G_BSI_IMM_WD_RDY	((UINT32P)(BSI_3G_BASE+0x1B58))
#define BSI_3G_UMTS_BSI_ERR_DET_EVT_SET0	((UINT32P)(BSI_3G_BASE+0x1B5C))
#define BSI_3G_UMTS_BSI_ERR_DET_EVT_SET1	((UINT32P)(BSI_3G_BASE+0x1B60))
#define BSI_3G_UMTS_BSI_ERR_DET_EVT_SET2	((UINT32P)(BSI_3G_BASE+0x1B64))
#define BSI_3G_UMTS_BSI_ERR_DET_EVT_SET3	((UINT32P)(BSI_3G_BASE+0x1B68))
#define BSI_3G_UMTS_BSI_ERR_DET_EVT_CLR0	((UINT32P)(BSI_3G_BASE+0x1B6C))
#define BSI_3G_UMTS_BSI_ERR_DET_EVT_CLR1	((UINT32P)(BSI_3G_BASE+0x1B70))
#define BSI_3G_UMTS_BSI_ERR_DET_EVT_CLR2	((UINT32P)(BSI_3G_BASE+0x1B74))
#define BSI_3G_UMTS_BSI_ERR_DET_EVT_CLR3	((UINT32P)(BSI_3G_BASE+0x1B78))
#define BSI_3G_UMTS_BSI_ERR_DET_EVT_TYPE0	((UINT32P)(BSI_3G_BASE+0x1B7C))
#define BSI_3G_UMTS_BSI_ERR_DET_EVT_TYPE1	((UINT32P)(BSI_3G_BASE+0x1B80))
#define BSI_3G_UMTS_BSI_ERR_DET_EVT_TYPE2	((UINT32P)(BSI_3G_BASE+0x1B84))
#define BSI_3G_UMTS_BSI_ERR_DET_EVT_TYPE3	((UINT32P)(BSI_3G_BASE+0x1B88))
#define BSI_3G_UMTS_BSI_ERR_DET_STA	((UINT32P)(BSI_3G_BASE+0x1B8C))
#define BSI_3G_UMTS_BSI_ERR_DET	((UINT32P)(BSI_3G_BASE+0x1B90))
#define BSI_3G_UMTS_BSI_UMTS_ID0	((UINT32P)(BSI_3G_BASE+0x1B94))
#define BSI_3G_UMTS_BSI_UMTS_ID1	((UINT32P)(BSI_3G_BASE+0x1B98))
#define BSI_3G_UMTS_BSI_UMTS_ID2	((UINT32P)(BSI_3G_BASE+0x1B9C))
#define BSI_3G_UMTS_BSI_UMTS_ID3	((UINT32P)(BSI_3G_BASE+0x1BA0))
#define BSI_3G_UMTS_BSI_GSM_ID0	((UINT32P)(BSI_3G_BASE+0x1BA4))
#define BSI_3G_UMTS_BSI_GSM_ID1	((UINT32P)(BSI_3G_BASE+0x1BA8))
#define BSI_3G_UMTS_BSI_GSM_ID2	((UINT32P)(BSI_3G_BASE+0x1BAC))
#define BSI_3G_UMTS_BSI_GSM_ID3	((UINT32P)(BSI_3G_BASE+0x1BB0))
#define BSI_3G_UMTS_BSI_GSM_ID4	((UINT32P)(BSI_3G_BASE+0x1BB4))
#define BSI_3G_UMTS_BSI_AFC_SHIFT	((UINT32P)(BSI_3G_BASE+0x1BC0))
#define BSI_3G_UMTS_BSI_AFC_MASK	((UINT32P)(BSI_3G_BASE+0x1BC4))
#define BSI_3G_UMTS_BSI_AFC_VALUE	((UINT32P)(BSI_3G_BASE+0x1BC8))
#define BSI_3G_UMTS_BSI_AFC_CON	((UINT32P)(BSI_3G_BASE+0x1BCC))
#define BSI_3G_UMTS_BSI_AFC_CW	((UINT32P)(BSI_3G_BASE+0x1BD0))
#define BSI_3G_UMTS_BSI_MIPI_CON	((UINT32P)(BSI_3G_BASE+0x1BD4))
#define BSI_3G_GSM_BSI_MIPI_BURST_EN0	((UINT32P)(BSI_3G_BASE+0x1BD8))
#define BSI_3G_GSM_BSI_MIPI_BURST_EN1	((UINT32P)(BSI_3G_BASE+0x1BDC))
#define BSI_3G_GSM_BSI_MIPI_BURST_EN2	((UINT32P)(BSI_3G_BASE+0x1BE0))
#define BSI_3G_GSM_BSI_MIPI_BURST_EN3	((UINT32P)(BSI_3G_BASE+0x1BE4))
#define BSI_3G_GSM_BSI_MIPI_BURST_EN4	((UINT32P)(BSI_3G_BASE+0x1BE8))
#define BSI_3G_UMTS_BSI_MIPI_BURST_EN0	((UINT32P)(BSI_3G_BASE+0x1BEC))
#define BSI_3G_UMTS_BSI_MIPI_BURST_EN1	((UINT32P)(BSI_3G_BASE+0x1BF0))
#define BSI_3G_UMTS_BSI_MIPI_BURST_EN2	((UINT32P)(BSI_3G_BASE+0x1BF4))
#define BSI_3G_UMTS_BSI_MIPI_BURST_EN3	((UINT32P)(BSI_3G_BASE+0x1BF8))
#define BSI_3G_UMTS_BSI_AGC1_CON	((UINT32P)(BSI_3G_BASE+0x1BFC))
#define BSI_3G_BSI_PMIC_CON	((UINT32P)(BSI_3G_BASE+0x1C00))
#define BSI_3G_BSI_PMIC_DATA	((UINT32P)(BSI_3G_BASE+0x1C04))
#define BSI_3G_UMTS_BSI_PA_CON1	((UINT32P)(BSI_3G_BASE+0x1C10))

// APB Module dual_bpi
#define BPI_3G_BASE (0x87080000)
#define BPI_3G_GSM_BPI_BUF0	((UINT32P)(BPI_3G_BASE+0x004))
#define BPI_3G_GSM_BPI_BUF1	((UINT32P)(BPI_3G_BASE+0x008))
#define BPI_3G_GSM_BPI_BUF2	((UINT32P)(BPI_3G_BASE+0x00C))
#define BPI_3G_GSM_BPI_BUF3	((UINT32P)(BPI_3G_BASE+0x010))
#define BPI_3G_GSM_BPI_BUF4	((UINT32P)(BPI_3G_BASE+0x014))
#define BPI_3G_GSM_BPI_BUF5	((UINT32P)(BPI_3G_BASE+0x018))
#define BPI_3G_GSM_BPI_BUF6	((UINT32P)(BPI_3G_BASE+0x01C))
#define BPI_3G_GSM_BPI_BUF7	((UINT32P)(BPI_3G_BASE+0x020))
#define BPI_3G_GSM_BPI_BUF8	((UINT32P)(BPI_3G_BASE+0x024))
#define BPI_3G_GSM_BPI_BUF9	((UINT32P)(BPI_3G_BASE+0x028))
#define BPI_3G_GSM_BPI_BUF10	((UINT32P)(BPI_3G_BASE+0x02C))
#define BPI_3G_GSM_BPI_BUF11	((UINT32P)(BPI_3G_BASE+0x030))
#define BPI_3G_GSM_BPI_BUF12	((UINT32P)(BPI_3G_BASE+0x034))
#define BPI_3G_GSM_BPI_BUF13	((UINT32P)(BPI_3G_BASE+0x038))
#define BPI_3G_GSM_BPI_BUF14	((UINT32P)(BPI_3G_BASE+0x03C))
#define BPI_3G_GSM_BPI_BUF15	((UINT32P)(BPI_3G_BASE+0x040))
#define BPI_3G_GSM_BPI_BUF16	((UINT32P)(BPI_3G_BASE+0x044))
#define BPI_3G_GSM_BPI_BUF17	((UINT32P)(BPI_3G_BASE+0x048))
#define BPI_3G_GSM_BPI_BUF18	((UINT32P)(BPI_3G_BASE+0x04C))
#define BPI_3G_GSM_BPI_BUF19	((UINT32P)(BPI_3G_BASE+0x050))
#define BPI_3G_GSM_BPI_BUF20	((UINT32P)(BPI_3G_BASE+0x054))
#define BPI_3G_GSM_BPI_BUF21	((UINT32P)(BPI_3G_BASE+0x058))
#define BPI_3G_GSM_BPI_BUF22	((UINT32P)(BPI_3G_BASE+0x05C))
#define BPI_3G_GSM_BPI_BUF23	((UINT32P)(BPI_3G_BASE+0x060))
#define BPI_3G_GSM_BPI_BUF24	((UINT32P)(BPI_3G_BASE+0x064))
#define BPI_3G_GSM_BPI_BUF25	((UINT32P)(BPI_3G_BASE+0x068))
#define BPI_3G_GSM_BPI_BUF26	((UINT32P)(BPI_3G_BASE+0x06C))
#define BPI_3G_GSM_BPI_BUF27	((UINT32P)(BPI_3G_BASE+0x070))
#define BPI_3G_GSM_BPI_BUF28	((UINT32P)(BPI_3G_BASE+0x074))
#define BPI_3G_GSM_BPI_BUF29	((UINT32P)(BPI_3G_BASE+0x078))
#define BPI_3G_GSM_BPI_BUF30	((UINT32P)(BPI_3G_BASE+0x07C))
#define BPI_3G_GSM_BPI_BUF31	((UINT32P)(BPI_3G_BASE+0x080))
#define BPI_3G_GSM_BPI_BUF32	((UINT32P)(BPI_3G_BASE+0x084))
#define BPI_3G_GSM_BPI_BUFI	((UINT32P)(BPI_3G_BASE+0x0AC))
#define BPI_3G_GSM_BPI_ENA0	((UINT32P)(BPI_3G_BASE+0x0B0))
#define BPI_3G_GSM_BPI_ENA1	((UINT32P)(BPI_3G_BASE+0x0B4))
#define BPI_3G_GSM_BPI_MASK	((UINT32P)(BPI_3G_BASE+0x0B8))
#define BPI_3G_GSM_BPI_ACTUPT	((UINT32P)(BPI_3G_BASE+0x0BC))
#define BPI_3G_UMTS_BPI_BUF0	((UINT32P)(BPI_3G_BASE+0x104))
#define BPI_3G_UMTS_BPI_BUF1	((UINT32P)(BPI_3G_BASE+0x108))
#define BPI_3G_UMTS_BPI_BUF2	((UINT32P)(BPI_3G_BASE+0x10C))
#define BPI_3G_UMTS_BPI_BUF3	((UINT32P)(BPI_3G_BASE+0x110))
#define BPI_3G_UMTS_BPI_BUF4	((UINT32P)(BPI_3G_BASE+0x114))
#define BPI_3G_UMTS_BPI_BUF5	((UINT32P)(BPI_3G_BASE+0x118))
#define BPI_3G_UMTS_BPI_BUF6	((UINT32P)(BPI_3G_BASE+0x11C))
#define BPI_3G_UMTS_BPI_BUF7	((UINT32P)(BPI_3G_BASE+0x120))
#define BPI_3G_UMTS_BPI_BUF8	((UINT32P)(BPI_3G_BASE+0x124))
#define BPI_3G_UMTS_BPI_BUF9	((UINT32P)(BPI_3G_BASE+0x128))
#define BPI_3G_UMTS_BPI_BUF10	((UINT32P)(BPI_3G_BASE+0x12C))
#define BPI_3G_UMTS_BPI_BUF11	((UINT32P)(BPI_3G_BASE+0x130))
#define BPI_3G_UMTS_BPI_BUF12	((UINT32P)(BPI_3G_BASE+0x134))
#define BPI_3G_UMTS_BPI_BUF13	((UINT32P)(BPI_3G_BASE+0x138))
#define BPI_3G_UMTS_BPI_BUF14	((UINT32P)(BPI_3G_BASE+0x13C))
#define BPI_3G_UMTS_BPI_BUF15	((UINT32P)(BPI_3G_BASE+0x140))
#define BPI_3G_UMTS_BPI_BUF16	((UINT32P)(BPI_3G_BASE+0x144))
#define BPI_3G_UMTS_BPI_BUF17	((UINT32P)(BPI_3G_BASE+0x148))
#define BPI_3G_UMTS_BPI_BUF18	((UINT32P)(BPI_3G_BASE+0x14C))
#define BPI_3G_UMTS_BPI_BUF19	((UINT32P)(BPI_3G_BASE+0x150))
#define BPI_3G_UMTS_BPI_BUF20	((UINT32P)(BPI_3G_BASE+0x154))
#define BPI_3G_UMTS_BPI_BUF21	((UINT32P)(BPI_3G_BASE+0x158))
#define BPI_3G_UMTS_BPI_BUF22	((UINT32P)(BPI_3G_BASE+0x15C))
#define BPI_3G_UMTS_BPI_BUF23	((UINT32P)(BPI_3G_BASE+0x160))
#define BPI_3G_UMTS_BPI_BUF24	((UINT32P)(BPI_3G_BASE+0x164))
#define BPI_3G_UMTS_BPI_BUF25	((UINT32P)(BPI_3G_BASE+0x168))
#define BPI_3G_UMTS_BPI_BUF26	((UINT32P)(BPI_3G_BASE+0x16C))
#define BPI_3G_UMTS_BPI_BUF27	((UINT32P)(BPI_3G_BASE+0x170))
#define BPI_3G_UMTS_BPI_BUF28	((UINT32P)(BPI_3G_BASE+0x174))
#define BPI_3G_UMTS_BPI_BUF29	((UINT32P)(BPI_3G_BASE+0x178))
#define BPI_3G_UMTS_TXUPC_BPI_DISABLE	((UINT32P)(BPI_3G_BASE+0x190))
#define BPI_3G_UMTS_BPI_BUFTXI	((UINT32P)(BPI_3G_BASE+0x1A0))
#define BPI_3G_UMTS_BPI_BUFRXI	((UINT32P)(BPI_3G_BASE+0x1A4))
#define BPI_3G_UMTS_BPI_BUFRXDI	((UINT32P)(BPI_3G_BASE+0x1A8))
#define BPI_3G_UMTS_BPI_DEDICATION0	((UINT32P)(BPI_3G_BASE+0x1B0))
#define BPI_3G_UMTS_BPI_DEDICATION1	((UINT32P)(BPI_3G_BASE+0x1B4))
#define BPI_3G_UMTS_BPI_ENA0	((UINT32P)(BPI_3G_BASE+0x1B8))
#define BPI_3G_UMTS_BPI_MASK	((UINT32P)(BPI_3G_BASE+0x1C0))
#define BPI_3G_UMTS_BPI_ERR_DET	((UINT32P)(BPI_3G_BASE+0x200))
#define BPI_3G_UMTS_BPI_UMTS_ID	((UINT32P)(BPI_3G_BASE+0x204))
#define BPI_3G_UMTS_BPI_GSM_IDL	((UINT32P)(BPI_3G_BASE+0x208))
#define BPI_3G_UMTS_BPI_GSM_IDH	((UINT32P)(BPI_3G_BASE+0x20C))
#define BPI_3G_UMTS_BPI_BUS_OUT	((UINT32P)(BPI_3G_BASE+0x210))
#define BPI_3G_UMTS_BPI_UMTS_ERR_START	((UINT32P)(BPI_3G_BASE+0x214))
#define BPI_3G_UMTS_BPI_UMTS_ERR_END	((UINT32P)(BPI_3G_BASE+0x218))
#define BPI_3G_UMTS_BPI_GSM_ERR_START_L	((UINT32P)(BPI_3G_BASE+0x21C))
#define BPI_3G_UMTS_BPI_GSM_ERR_START_H	((UINT32P)(BPI_3G_BASE+0x220))
#define BPI_3G_UMTS_BPI_GSM_ERR_END_L	((UINT32P)(BPI_3G_BASE+0x224))
#define BPI_3G_UMTS_BPI_GSM_ERR_END_H	((UINT32P)(BPI_3G_BASE+0x228))

// APB Module afc
#define AFC_3G_BASE (0x87090000)
#define AFC_3G_AFC_CON	((UINT16P)(AFC_3G_BASE+0x00))
#define AFC_3G_AFC_BUF0	((UINT16P)(AFC_3G_BASE+0x04))
#define AFC_3G_AFC_BUF1	((UINT16P)(AFC_3G_BASE+0x08))
#define AFC_3G_AFC_BUF2	((UINT16P)(AFC_3G_BASE+0x0C))
#define AFC_3G_AFC_BUF3	((UINT16P)(AFC_3G_BASE+0x10))
#define AFC_3G_AFC_DUR	((UINT16P)(AFC_3G_BASE+0x14))
#define AFC_3G_AFC_UMTS_CON	((UINT16P)(AFC_3G_BASE+0x18))
#define AFC_3G_AFC_UMTS_IM_DAT	((UINT16P)(AFC_3G_BASE+0x1C))
#define AFC_3G_AFC_DAC	((UINT16P)(AFC_3G_BASE+0x20))

// APB Module wcdma_timer
#define WCDMA_TIMER_BASE (0x870A0000)
#define RTR_TIMER	((UINT32P)(WCDMA_TIMER_BASE+0x0000))
#define RTR_OFSINS	((UINT32P)(WCDMA_TIMER_BASE+0x0004))
#define RTR_CHIPADJ	((UINT32P)(WCDMA_TIMER_BASE+0x0008))
#define RTR_SLTADJ	((UINT32P)(WCDMA_TIMER_BASE+0x000C))
#define RTR_SLTADJIMD	((UINT32P)(WCDMA_TIMER_BASE+0x0010))
#define RTR_IRQ	((UINT32P)(WCDMA_TIMER_BASE+0x0014))
#define RTR_FRMCNT	((UINT32P)(WCDMA_TIMER_BASE+0x0018))
#define RTR_FRMADJ	((UINT32P)(WCDMA_TIMER_BASE+0x001C))
#define RTR_RAKECON	((UINT32P)(WCDMA_TIMER_BASE+0x0020))
#define RTR_RAKECON2	((UINT32P)(WCDMA_TIMER_BASE+0x00C8))
#define RTR_SYNC0	((UINT32P)(WCDMA_TIMER_BASE+0x0024))
#define RTR_SYNC1	((UINT32P)(WCDMA_TIMER_BASE+0x0028))
#define RTR_SYNC2	((UINT32P)(WCDMA_TIMER_BASE+0x002C))
#define RTR_CSEVENT0	((UINT32P)(WCDMA_TIMER_BASE+0x0030))
#define RTR_CSEVENT1	((UINT32P)(WCDMA_TIMER_BASE+0x0034))
#define RTR_CSEVENT2	((UINT32P)(WCDMA_TIMER_BASE+0x0038))
#define RTR_CSEVENT3	((UINT32P)(WCDMA_TIMER_BASE+0x0048))
#define RTR_CSEVENT4	((UINT32P)(WCDMA_TIMER_BASE+0x00C4))
#define RTR_PACEVENT	((UINT32P)(WCDMA_TIMER_BASE+0x003C))
#define RTR_UPAEVENT	((UINT32P)(WCDMA_TIMER_BASE+0x026C))
#define RTR_TXK0EVENT	((UINT32P)(WCDMA_TIMER_BASE+0x0270))
#define RTR_TXK1EVENT	((UINT32P)(WCDMA_TIMER_BASE+0x0274))
#define RTR_TXCON	((UINT32P)(WCDMA_TIMER_BASE+0x0040))
#define RTR_EVTVALID	((UINT32P)(WCDMA_TIMER_BASE+0x0044))
#define RTR_ASY_RD_ADR	((UINT32P)(WCDMA_TIMER_BASE+0x0600))
#define RTR_ASY_RD_DAT	((UINT32P)(WCDMA_TIMER_BASE+0x0604))
#define RTR_TIMER_COARSE	((UINT32P)(WCDMA_TIMER_BASE+0x0608))
#define RTR_DCXO_AUTORST	((UINT32P)(WCDMA_TIMER_BASE+0x060C))
#define RTR_DCXO_ADJ_ENA	((UINT32P)(WCDMA_TIMER_BASE+0x0054))
#define RTR_DCXO_ADV_RET	((UINT32P)(WCDMA_TIMER_BASE+0x0058))
#define RTR_TOPSM_SYNC_EN	((UINT32P)(WCDMA_TIMER_BASE+0x0500))
#define RTR_TOPSM_SYNC0	((UINT32P)(WCDMA_TIMER_BASE+0x0504))
#define RTR_TOPSM_SYNC1	((UINT32P)(WCDMA_TIMER_BASE+0x0508))
#define RTR_TOPSM_SYNC2	((UINT32P)(WCDMA_TIMER_BASE+0x050c))
#define RTR_SPCL_IRQ0	((UINT32P)(WCDMA_TIMER_BASE+0x0510))
#define RTR_SPCL_IRQ_EN	((UINT32P)(WCDMA_TIMER_BASE+0x0514))
#define RTR_FASTSLP_EN	((UINT32P)(WCDMA_TIMER_BASE+0x0518))
#define RTR_FASTSLP	((UINT32P)(WCDMA_TIMER_BASE+0x0520))
#define RTR_HYPERSLP_EN	((UINT32P)(WCDMA_TIMER_BASE+0x0524))
#define RTR_HYPERSLP	((UINT32P)(WCDMA_TIMER_BASE+0x0528))
#define RTR_EXTSYNC	((UINT32P)(WCDMA_TIMER_BASE+0x004C))
#define RTR_BIAS	((UINT32P)(WCDMA_TIMER_BASE+0x0050))
#define RTR_GENCON	((UINT32P)(WCDMA_TIMER_BASE+0x005C))
#define RTR_EVENTEN_BSI1	((UINT32P)(WCDMA_TIMER_BASE+0x0060))
#define RTR_EVENTEN_BSI2	((UINT32P)(WCDMA_TIMER_BASE+0x0860))
#define RTR_BSI0	((UINT32P)(WCDMA_TIMER_BASE+0x0064))
#define RTR_BSI1	((UINT32P)(WCDMA_TIMER_BASE+0x0068))
#define RTR_BSI2	((UINT32P)(WCDMA_TIMER_BASE+0x006C))
#define RTR_BSI3	((UINT32P)(WCDMA_TIMER_BASE+0x0070))
#define RTR_BSI4	((UINT32P)(WCDMA_TIMER_BASE+0x0074))
#define RTR_BSI5	((UINT32P)(WCDMA_TIMER_BASE+0x0078))
#define RTR_BSI6	((UINT32P)(WCDMA_TIMER_BASE+0x007C))
#define RTR_BSI7	((UINT32P)(WCDMA_TIMER_BASE+0x0080))
#define RTR_BSI8	((UINT32P)(WCDMA_TIMER_BASE+0x0084))
#define RTR_BSI9	((UINT32P)(WCDMA_TIMER_BASE+0x0088))
#define RTR_BSI10	((UINT32P)(WCDMA_TIMER_BASE+0x008C))
#define RTR_BSI11	((UINT32P)(WCDMA_TIMER_BASE+0x0090))
#define RTR_BSI12	((UINT32P)(WCDMA_TIMER_BASE+0x0094))
#define RTR_BSI13	((UINT32P)(WCDMA_TIMER_BASE+0x0098))
#define RTR_BSI14	((UINT32P)(WCDMA_TIMER_BASE+0x009C))
#define RTR_BSI15	((UINT32P)(WCDMA_TIMER_BASE+0x00A0))
#define RTR_BSI16	((UINT32P)(WCDMA_TIMER_BASE+0x00A4))
#define RTR_BSI17	((UINT32P)(WCDMA_TIMER_BASE+0x00A8))
#define RTR_BSI18	((UINT32P)(WCDMA_TIMER_BASE+0x00AC))
#define RTR_BSI19	((UINT32P)(WCDMA_TIMER_BASE+0x00B0))
#define RTR_BSI20	((UINT32P)(WCDMA_TIMER_BASE+0x00B4))
#define RTR_BSI21	((UINT32P)(WCDMA_TIMER_BASE+0x00B8))
#define RTR_BSI22	((UINT32P)(WCDMA_TIMER_BASE+0x00BC))
#define RTR_BSI23	((UINT32P)(WCDMA_TIMER_BASE+0x00C0))
#define RTR_BSI24	((UINT32P)(WCDMA_TIMER_BASE+0x0864))
#define RTR_BSI25	((UINT32P)(WCDMA_TIMER_BASE+0x0868))
#define RTR_BSI26	((UINT32P)(WCDMA_TIMER_BASE+0x086C))
#define RTR_BSI27	((UINT32P)(WCDMA_TIMER_BASE+0x0870))
#define RTR_BSI28	((UINT32P)(WCDMA_TIMER_BASE+0x0874))
#define RTR_BSI29	((UINT32P)(WCDMA_TIMER_BASE+0x0878))
#define RTR_BSI30	((UINT32P)(WCDMA_TIMER_BASE+0x087C))
#define RTR_BSI31	((UINT32P)(WCDMA_TIMER_BASE+0x0880))
#define RTR_BSI32	((UINT32P)(WCDMA_TIMER_BASE+0x0884))
#define RTR_BSI33	((UINT32P)(WCDMA_TIMER_BASE+0x0888))
#define RTR_BSI34	((UINT32P)(WCDMA_TIMER_BASE+0x088C))
#define RTR_BSI35	((UINT32P)(WCDMA_TIMER_BASE+0x0890))
#define RTR_BSI36	((UINT32P)(WCDMA_TIMER_BASE+0x0894))
#define RTR_BSI37	((UINT32P)(WCDMA_TIMER_BASE+0x0898))
#define RTR_BSI38	((UINT32P)(WCDMA_TIMER_BASE+0x089C))
#define RTR_BSI39	((UINT32P)(WCDMA_TIMER_BASE+0x08A0))
#define RTR_BSI40	((UINT32P)(WCDMA_TIMER_BASE+0x08A4))
#define RTR_BSI41	((UINT32P)(WCDMA_TIMER_BASE+0x08A8))
#define RTR_BSI42	((UINT32P)(WCDMA_TIMER_BASE+0x08AC))
#define RTR_BSI43	((UINT32P)(WCDMA_TIMER_BASE+0x0900))
#define RTR_BSI44	((UINT32P)(WCDMA_TIMER_BASE+0x0904))
#define RTR_BSI45	((UINT32P)(WCDMA_TIMER_BASE+0x0908))
#define RTR_BSI46	((UINT32P)(WCDMA_TIMER_BASE+0x090C))
#define RTR_BSI47	((UINT32P)(WCDMA_TIMER_BASE+0x0910))
#define RTR_BSI48	((UINT32P)(WCDMA_TIMER_BASE+0x0914))
#define RTR_BSI49	((UINT32P)(WCDMA_TIMER_BASE+0x0918))
#define RTR_BSI50	((UINT32P)(WCDMA_TIMER_BASE+0x091C))
#define RTR_BSI51	((UINT32P)(WCDMA_TIMER_BASE+0x0920))
#define RTR_BSI52	((UINT32P)(WCDMA_TIMER_BASE+0x0924))
#define RTR_BSI53	((UINT32P)(WCDMA_TIMER_BASE+0x0928))
#define RTR_BSI54	((UINT32P)(WCDMA_TIMER_BASE+0x092C))
#define RTR_BSI55	((UINT32P)(WCDMA_TIMER_BASE+0x0930))
#define RTR_BSI56	((UINT32P)(WCDMA_TIMER_BASE+0x0934))
#define RTR_BSI57	((UINT32P)(WCDMA_TIMER_BASE+0x0938))
#define RTR_BSI58	((UINT32P)(WCDMA_TIMER_BASE+0x093C))
#define RTR_BSI59	((UINT32P)(WCDMA_TIMER_BASE+0x0940))
#define RTR_BSI60	((UINT32P)(WCDMA_TIMER_BASE+0x0944))
#define RTR_BSI61	((UINT32P)(WCDMA_TIMER_BASE+0x0948))
#define RTR_BSI62	((UINT32P)(WCDMA_TIMER_BASE+0x094C))
#define RTR_BSI63	((UINT32P)(WCDMA_TIMER_BASE+0x0950))
#define RTR_BSI64	((UINT32P)(WCDMA_TIMER_BASE+0x0954))
#define RTR_BSI65	((UINT32P)(WCDMA_TIMER_BASE+0x0958))
#define RTR_BSI66	((UINT32P)(WCDMA_TIMER_BASE+0x095C))
#define RTR_BSI67	((UINT32P)(WCDMA_TIMER_BASE+0x0960))
#define RTR_BSI68	((UINT32P)(WCDMA_TIMER_BASE+0x0964))
#define RTR_BSI69	((UINT32P)(WCDMA_TIMER_BASE+0x0968))
#define RTR_BSI70	((UINT32P)(WCDMA_TIMER_BASE+0x096C))
#define RTR_BSI71	((UINT32P)(WCDMA_TIMER_BASE+0x0970))
#define RTR_BSI72	((UINT32P)(WCDMA_TIMER_BASE+0x0974))
#define RTR_BSI73	((UINT32P)(WCDMA_TIMER_BASE+0x0978))
#define RTR_BSI74	((UINT32P)(WCDMA_TIMER_BASE+0x097C))
#define RTR_BSI75	((UINT32P)(WCDMA_TIMER_BASE+0x0980))
#define RTR_BSI76	((UINT32P)(WCDMA_TIMER_BASE+0x0984))
#define RTR_BSI77	((UINT32P)(WCDMA_TIMER_BASE+0x0988))
#define RTR_BSI78	((UINT32P)(WCDMA_TIMER_BASE+0x098C))
#define RTR_BSI79	((UINT32P)(WCDMA_TIMER_BASE+0x0990))
#define RTR_BSI80	((UINT32P)(WCDMA_TIMER_BASE+0x0994))
#define RTR_BSI81	((UINT32P)(WCDMA_TIMER_BASE+0x0998))
#define RTR_BSI82	((UINT32P)(WCDMA_TIMER_BASE+0x099C))
#define RTR_BSI83	((UINT32P)(WCDMA_TIMER_BASE+0x09A0))
#define RTR_BSI84	((UINT32P)(WCDMA_TIMER_BASE+0x09A4))
#define RTR_BSI85	((UINT32P)(WCDMA_TIMER_BASE+0x09A8))
#define RTR_BSI86	((UINT32P)(WCDMA_TIMER_BASE+0x09AC))
#define RTR_BSI87	((UINT32P)(WCDMA_TIMER_BASE+0x09B0))
#define RTR_BSI88	((UINT32P)(WCDMA_TIMER_BASE+0x09B4))
#define RTR_BSI89	((UINT32P)(WCDMA_TIMER_BASE+0x09B8))
#define RTR_BSI90	((UINT32P)(WCDMA_TIMER_BASE+0x09BC))
#define RTR_BSI91	((UINT32P)(WCDMA_TIMER_BASE+0x09C0))
#define RTR_BSI92	((UINT32P)(WCDMA_TIMER_BASE+0x09C4))
#define RTR_BSI93	((UINT32P)(WCDMA_TIMER_BASE+0x09C8))
#define RTR_BSI94	((UINT32P)(WCDMA_TIMER_BASE+0x09CC))
#define RTR_BSI95	((UINT32P)(WCDMA_TIMER_BASE+0x09D0))
#define RTR_BSI96	((UINT32P)(WCDMA_TIMER_BASE+0x09D4))
#define RTR_BSI97	((UINT32P)(WCDMA_TIMER_BASE+0x09D8))
#define RTR_BSI98	((UINT32P)(WCDMA_TIMER_BASE+0x09DC))
#define RTR_BSI99	((UINT32P)(WCDMA_TIMER_BASE+0x09E0))
#define RTR_BSI100	((UINT32P)(WCDMA_TIMER_BASE+0x09E4))
#define RTR_BSI101	((UINT32P)(WCDMA_TIMER_BASE+0x09E8))
#define RTR_BSI102	((UINT32P)(WCDMA_TIMER_BASE+0x09EC))
#define RTR_BSI103	((UINT32P)(WCDMA_TIMER_BASE+0x09F0))
#define RTR_BSI104	((UINT32P)(WCDMA_TIMER_BASE+0x09F4))
#define RTR_BSI105	((UINT32P)(WCDMA_TIMER_BASE+0x09F8))
#define RTR_BSI106	((UINT32P)(WCDMA_TIMER_BASE+0x09FC))
#define RTR_BSI107	((UINT32P)(WCDMA_TIMER_BASE+0x0A00))
#define RTR_BSI108	((UINT32P)(WCDMA_TIMER_BASE+0x0A04))
#define RTR_BSI109	((UINT32P)(WCDMA_TIMER_BASE+0x0A08))
#define RTR_BSI110	((UINT32P)(WCDMA_TIMER_BASE+0x0A0C))
#define RTR_BSI111	((UINT32P)(WCDMA_TIMER_BASE+0x0A10))
#define RTR_BSI112	((UINT32P)(WCDMA_TIMER_BASE+0x0A14))
#define RTR_BSI113	((UINT32P)(WCDMA_TIMER_BASE+0x0A18))
#define RTR_BSI114	((UINT32P)(WCDMA_TIMER_BASE+0x0A1C))
#define RTR_BSI115	((UINT32P)(WCDMA_TIMER_BASE+0x0A20))
#define RTR_BSI116	((UINT32P)(WCDMA_TIMER_BASE+0x0A24))
#define RTR_BSI117	((UINT32P)(WCDMA_TIMER_BASE+0x0A28))
#define RTR_BSI118	((UINT32P)(WCDMA_TIMER_BASE+0x0A2C))
#define RTR_BSI119	((UINT32P)(WCDMA_TIMER_BASE+0x0A30))
#define RTR_BSI120	((UINT32P)(WCDMA_TIMER_BASE+0x0A34))
#define RTR_BSI121	((UINT32P)(WCDMA_TIMER_BASE+0x0A38))
#define RTR_BSI122	((UINT32P)(WCDMA_TIMER_BASE+0x0A3C))
#define RTR_EVENTEN1	((UINT32P)(WCDMA_TIMER_BASE+0x00E0))
#define RTR_BPI0	((UINT32P)(WCDMA_TIMER_BASE+0x00E4))
#define RTR_BPI1	((UINT32P)(WCDMA_TIMER_BASE+0x00E8))
#define RTR_BPI2	((UINT32P)(WCDMA_TIMER_BASE+0x00EC))
#define RTR_BPI3	((UINT32P)(WCDMA_TIMER_BASE+0x00F0))
#define RTR_BPI4	((UINT32P)(WCDMA_TIMER_BASE+0x00F4))
#define RTR_BPI5	((UINT32P)(WCDMA_TIMER_BASE+0x00F8))
#define RTR_BPI6	((UINT32P)(WCDMA_TIMER_BASE+0x00FC))
#define RTR_BPI7	((UINT32P)(WCDMA_TIMER_BASE+0x0100))
#define RTR_BPI8	((UINT32P)(WCDMA_TIMER_BASE+0x0104))
#define RTR_BPI9	((UINT32P)(WCDMA_TIMER_BASE+0x0108))
#define RTR_BPI10	((UINT32P)(WCDMA_TIMER_BASE+0x010C))
#define RTR_BPI11	((UINT32P)(WCDMA_TIMER_BASE+0x0110))
#define RTR_BPI12	((UINT32P)(WCDMA_TIMER_BASE+0x0114))
#define RTR_BPI13	((UINT32P)(WCDMA_TIMER_BASE+0x0118))
#define RTR_BPI14	((UINT32P)(WCDMA_TIMER_BASE+0x011C))
#define RTR_BPI15	((UINT32P)(WCDMA_TIMER_BASE+0x0120))
#define RTR_BPI16	((UINT32P)(WCDMA_TIMER_BASE+0x0124))
#define RTR_BPI17	((UINT32P)(WCDMA_TIMER_BASE+0x0128))
#define RTR_BPI18	((UINT32P)(WCDMA_TIMER_BASE+0x012C))
#define RTR_BPI19	((UINT32P)(WCDMA_TIMER_BASE+0x0130))
#define RTR_BPI20	((UINT32P)(WCDMA_TIMER_BASE+0x0134))
#define RTR_BPI21	((UINT32P)(WCDMA_TIMER_BASE+0x0138))
#define RTR_BPI22	((UINT32P)(WCDMA_TIMER_BASE+0x013C))
#define RTR_BPI23	((UINT32P)(WCDMA_TIMER_BASE+0x0140))
#define RTR_BPI24	((UINT32P)(WCDMA_TIMER_BASE+0x0144))
#define RTR_BPI25	((UINT32P)(WCDMA_TIMER_BASE+0x0148))
#define RTR_BPI26	((UINT32P)(WCDMA_TIMER_BASE+0x014C))
#define RTR_BPI27	((UINT32P)(WCDMA_TIMER_BASE+0x0190))
#define RTR_BPI28	((UINT32P)(WCDMA_TIMER_BASE+0x0194))
#define RTR_BPI29	((UINT32P)(WCDMA_TIMER_BASE+0x0198))
#define RTR_EVENTEN2	((UINT32P)(WCDMA_TIMER_BASE+0x0150))
#define RTR_BDLON0	((UINT32P)(WCDMA_TIMER_BASE+0x0154))
#define RTR_BDLOFF0	((UINT32P)(WCDMA_TIMER_BASE+0x0158))
#define RTR_BDLON1	((UINT32P)(WCDMA_TIMER_BASE+0x015C))
#define RTR_BDLOFF1	((UINT32P)(WCDMA_TIMER_BASE+0x0160))
#define RTR_BDLON2	((UINT32P)(WCDMA_TIMER_BASE+0x0164))
#define RTR_BDLOFF2	((UINT32P)(WCDMA_TIMER_BASE+0x0168))
#define RTR_BDLON3	((UINT32P)(WCDMA_TIMER_BASE+0x016C))
#define RTR_BDLOFF3	((UINT32P)(WCDMA_TIMER_BASE+0x0170))
#define RTR_BDLON4	((UINT32P)(WCDMA_TIMER_BASE+0x0174))
#define RTR_BDLOFF4	((UINT32P)(WCDMA_TIMER_BASE+0x0178))
#define RTR_BDLON5	((UINT32P)(WCDMA_TIMER_BASE+0x017C))
#define RTR_BDLOFF5	((UINT32P)(WCDMA_TIMER_BASE+0x0180))
#define RTR_BDLON6	((UINT32P)(WCDMA_TIMER_BASE+0x0184))
#define RTR_BDLOFF6	((UINT32P)(WCDMA_TIMER_BASE+0x0188))
#define RTR_EVENTEN3	((UINT32P)(WCDMA_TIMER_BASE+0x0200))
#define RTR_BULON0	((UINT32P)(WCDMA_TIMER_BASE+0x0204))
#define RTR_BULOFF0	((UINT32P)(WCDMA_TIMER_BASE+0x0208))
#define RTR_BULON1	((UINT32P)(WCDMA_TIMER_BASE+0x020C))
#define RTR_BULOFF1	((UINT32P)(WCDMA_TIMER_BASE+0x0210))
#define RTR_BULON2	((UINT32P)(WCDMA_TIMER_BASE+0x0214))
#define RTR_BULOFF2	((UINT32P)(WCDMA_TIMER_BASE+0x0218))
#define RTR_BULON3	((UINT32P)(WCDMA_TIMER_BASE+0x021C))
#define RTR_BULOFF3	((UINT32P)(WCDMA_TIMER_BASE+0x0220))
#define RTR_BULIMM_EN	((UINT32P)(WCDMA_TIMER_BASE+0x0224))
#define RTR_BULIMM_SET	((UINT32P)(WCDMA_TIMER_BASE+0x0228))
#define RTR_BULON4	((UINT32P)(WCDMA_TIMER_BASE+0x0240))
#define RTR_BULOFF4	((UINT32P)(WCDMA_TIMER_BASE+0x0244))
#define RTR_BFECON0	((UINT32P)(WCDMA_TIMER_BASE+0x0230))
#define RTR_BFECON1	((UINT32P)(WCDMA_TIMER_BASE+0x0234))
#define RTR_TPCEVENT0	((UINT32P)(WCDMA_TIMER_BASE+0x01A0))
#define RTR_TPCEVENT1	((UINT32P)(WCDMA_TIMER_BASE+0x01A4))
#define RTR_TPCEVENT2	((UINT32P)(WCDMA_TIMER_BASE+0x01A8))
#define RTR_DFE_CALRX_ANT0	((UINT32P)(WCDMA_TIMER_BASE+0x01B4))
#define RTR_DFE_CALRX_ANT1	((UINT32P)(WCDMA_TIMER_BASE+0x01BC))
#define RTR_DFE_CALTX	((UINT32P)(WCDMA_TIMER_BASE+0x01B8))
#define RTR_DFEEVENT0	((UINT32P)(WCDMA_TIMER_BASE+0x0250))
#define RTR_DFEEVENT1	((UINT32P)(WCDMA_TIMER_BASE+0x0254))
#define RTR_DFEEVENT2	((UINT32P)(WCDMA_TIMER_BASE+0x0258))
#define RTR_DFEEVENT3	((UINT32P)(WCDMA_TIMER_BASE+0x025C))
#define RTR_DFEEVENT4	((UINT32P)(WCDMA_TIMER_BASE+0x0260))
#define RTR_DFEEVENT5	((UINT32P)(WCDMA_TIMER_BASE+0x0264))
#define RTR_DFEEVENT6	((UINT32P)(WCDMA_TIMER_BASE+0x0268))
#define RTR_ADCCON0	((UINT32P)(WCDMA_TIMER_BASE+0x01C0))
#define RTR_ADCCON1	((UINT32P)(WCDMA_TIMER_BASE+0x01C4))
#define RTR_BSIPWREVENT	((UINT32P)(WCDMA_TIMER_BASE+0x01C8))
#define RTR_DACCON0	((UINT32P)(WCDMA_TIMER_BASE+0x01D0))
#define RTR_DACCON1	((UINT32P)(WCDMA_TIMER_BASE+0x01D4))
#define RTRSM_PAUSE	((UINT32P)(WCDMA_TIMER_BASE+0x0300))
#define RTRSM_CLK_SETTLE	((UINT32P)(WCDMA_TIMER_BASE+0x0304))
#define RTRSM_FINAL_PAUSE	((UINT32P)(WCDMA_TIMER_BASE+0x0308))
#define RTRSM_FINAL_SETTLE	((UINT32P)(WCDMA_TIMER_BASE+0x030C))
#define RTRSM_CHIP_START	((UINT32P)(WCDMA_TIMER_BASE+0x0310))
#define RTRSM_CON0	((UINT32P)(WCDMA_TIMER_BASE+0x0314))
#define RTRSM_CON1	((UINT32P)(WCDMA_TIMER_BASE+0x0318))
#define RTRSM_STA	((UINT32P)(WCDMA_TIMER_BASE+0x031C))
#define RTRSM_FM_DURATION	((UINT32P)(WCDMA_TIMER_BASE+0x0320))
#define RTRSM_FM_RESULT	((UINT32P)(WCDMA_TIMER_BASE+0x0324))
#define RTRSM_CNF	((UINT32P)(WCDMA_TIMER_BASE+0x032C))
#define RTR_PWRMEAS_CON	((UINT32P)(WCDMA_TIMER_BASE+0x0400))

// APB Module dpa_bc
#define DPA_BC_BASE (0x870B0000)

// APB Module pfc_encode
#define PFC_ENCODE_BASE (0x870C0000)

// APB Module pfc_decode
#define PFC_DECODE_BASE (0x870D0000)

// APB Module hspasys_1_confg
#define HSPASYS_1_CONFG_BASE (0x87200000)

// APB Module hseq
#define HSEQ_BASE (0x87210000)

// APB Module hsce
#define HSCE_BASE (0x87220000)

// APB Module hspasys_1_mbist
#define HSPASYS_1_MBIST_BASE (0x87230000)

// APB Module hspasys_2_confg
#define HSPASYS_2_CONFG_BASE (0x87400000)

// APB Module hseq_dc
#define HSEQ_DC_BASE (0x87410000)

// APB Module hsce_dc
#define HSCE_DC_BASE (0x87420000)

// APB Module rake_dc
#define RAKE_DC_BASE (0x87430000)

// APB Module hspasys_2_mbist
#define HSPASYS_2_MBIST_BASE (0x87440000)

// APB Module uea_uia0
#define UEA_UIA_U0_BASE (0x87600000)

// APB Module uea_uia1
#define UEA_UIA_U1_BASE (0x87610000)

// APB Module dpa_rlc
#define DPA_RLC_BASE (0x87620000)

// APB Module dpa_mac
#define DPA_MAC_BASE (0x87630000)

// APB Module upa
#define UPA_BASE (0x87640000)

// APB Module h_rxbrp
#define H_RXBRP_BASE (0x87650000)

// APB Module rxbrp
#define RXBRP_BASE (0x87660000)
#define TrCH0_CFG	((UINT32P)(RXBRP_BASE+0x0000))
#define TrCH0_TrBK	((UINT32P)(RXBRP_BASE+0x0004))
#define TrCH0_CoBK	((UINT32P)(RXBRP_BASE+0x0008))
#define TrCH0_CLEN	((UINT32P)(RXBRP_BASE+0x000C))
#define TrCH0_GLEN	((UINT32P)(RXBRP_BASE+0x0010))
#define TrCH0_BASEP	((UINT32P)(RXBRP_BASE+0x0014))
#define TrCH0_E_PLUS	((UINT32P)(RXBRP_BASE+0x0018))
#define TrCH0_E_MINUS	((UINT32P)(RXBRP_BASE+0x001C))
#define TrCH0_DST_ADDR	((UINT32P)(RXBRP_BASE+0x0020))
#define TrCH0_DMA_CFG	((UINT32P)(RXBRP_BASE+0x0024))
#define TrCH0_CB0_SVALUE	((UINT32P)(RXBRP_BASE+0x0040))
#define TrCH0_CB1_SVALUE	((UINT32P)(RXBRP_BASE+0x0044))
#define TrCH0_CB2_SVALUE	((UINT32P)(RXBRP_BASE+0x0048))
#define TrCH0_CB3_SVALUE	((UINT32P)(RXBRP_BASE+0x004C))
#define TrCH0_CB4_SVALUE	((UINT32P)(RXBRP_BASE+0x0050))
#define TrCH0_TBCRC_STATUS	((UINT32P)(RXBRP_BASE+0x0054))
#define TrCH0_TTISCF	((UINT32P)(RXBRP_BASE+0x0058))
#define TrCH0_ACC	((UINT32P)(RXBRP_BASE+0x005C))
#define TrCH0_PBITS_FRAME01	((UINT32P)(RXBRP_BASE+0x0028))
#define TrCH0_PBITS_FRAME23	((UINT32P)(RXBRP_BASE+0x002C))
#define TrCH0_PBITS_FRAME45	((UINT32P)(RXBRP_BASE+0x0030))
#define TrCH0_PBITS_FRAME67	((UINT32P)(RXBRP_BASE+0x0034))
#define TrCH1_CFG	((UINT32P)(RXBRP_BASE+0x0100))
#define TrCH1_TrBK	((UINT32P)(RXBRP_BASE+0x0104))
#define TrCH1_CoBK	((UINT32P)(RXBRP_BASE+0x0108))
#define TrCH1_CLEN	((UINT32P)(RXBRP_BASE+0x010C))
#define TrCH1_GLEN	((UINT32P)(RXBRP_BASE+0x0110))
#define TrCH1_BASEP	((UINT32P)(RXBRP_BASE+0x0114))
#define TrCH1_E_PLUS	((UINT32P)(RXBRP_BASE+0x0118))
#define TrCH1_E_MINUS	((UINT32P)(RXBRP_BASE+0x011C))
#define TrCH1_DST_ADDR	((UINT32P)(RXBRP_BASE+0x0120))
#define TrCH1_DMA_CFG	((UINT32P)(RXBRP_BASE+0x0124))
#define TrCH1_CB0_SVALUE	((UINT32P)(RXBRP_BASE+0x0140))
#define TrCH1_CB1_SVALUE	((UINT32P)(RXBRP_BASE+0x0144))
#define TrCH1_CB2_SVALUE	((UINT32P)(RXBRP_BASE+0x0148))
#define TrCH1_CB3_SVALUE	((UINT32P)(RXBRP_BASE+0x014C))
#define TrCH1_CB4_SVALUE	((UINT32P)(RXBRP_BASE+0x0150))
#define TrCH1_TBCRC_STATUS	((UINT32P)(RXBRP_BASE+0x0154))
#define TrCH1_TTISCF	((UINT32P)(RXBRP_BASE+0x0158))
#define TrCH1_ACC	((UINT32P)(RXBRP_BASE+0x015C))
#define TrCH1_PBITS_FRAME01	((UINT32P)(RXBRP_BASE+0x0128))
#define TrCH1_PBITS_FRAME23	((UINT32P)(RXBRP_BASE+0x012C))
#define TrCH1_PBITS_FRAME45	((UINT32P)(RXBRP_BASE+0x0130))
#define TrCH1_PBITS_FRAME67	((UINT32P)(RXBRP_BASE+0x0134))
#define TrCH2_CFG	((UINT32P)(RXBRP_BASE+0x0200))
#define TrCH2_TrBK	((UINT32P)(RXBRP_BASE+0x0204))
#define TrCH2_CoBK	((UINT32P)(RXBRP_BASE+0x0208))
#define TrCH2_CLEN	((UINT32P)(RXBRP_BASE+0x020C))
#define TrCH2_GLEN	((UINT32P)(RXBRP_BASE+0x0210))
#define TrCH2_BASEP	((UINT32P)(RXBRP_BASE+0x0214))
#define TrCH2_E_PLUS	((UINT32P)(RXBRP_BASE+0x0218))
#define TrCH2_E_MINUS	((UINT32P)(RXBRP_BASE+0x021C))
#define TrCH2_DST_ADDR	((UINT32P)(RXBRP_BASE+0x0220))
#define TrCH2_DMA_CFG	((UINT32P)(RXBRP_BASE+0x0224))
#define TrCH2_CB0_SVALUE	((UINT32P)(RXBRP_BASE+0x0240))
#define TrCH2_CB1_SVALUE	((UINT32P)(RXBRP_BASE+0x0244))
#define TrCH2_CB2_SVALUE	((UINT32P)(RXBRP_BASE+0x0248))
#define TrCH2_CB3_SVALUE	((UINT32P)(RXBRP_BASE+0x024C))
#define TrCH2_CB4_SVALUE	((UINT32P)(RXBRP_BASE+0x0250))
#define TrCH2_TBCRC_STATUS	((UINT32P)(RXBRP_BASE+0x0254))
#define TrCH2_TTISCF	((UINT32P)(RXBRP_BASE+0x0258))
#define TrCH2_ACC	((UINT32P)(RXBRP_BASE+0x025C))
#define TrCH2_PBITS_FRAME01	((UINT32P)(RXBRP_BASE+0x0228))
#define TrCH2_PBITS_FRAME23	((UINT32P)(RXBRP_BASE+0x022C))
#define TrCH2_PBITS_FRAME45	((UINT32P)(RXBRP_BASE+0x0230))
#define TrCH2_PBITS_FRAME67	((UINT32P)(RXBRP_BASE+0x0234))
#define TrCH3_CFG	((UINT32P)(RXBRP_BASE+0x0300))
#define TrCH3_TrBK	((UINT32P)(RXBRP_BASE+0x0304))
#define TrCH3_CoBK	((UINT32P)(RXBRP_BASE+0x0308))
#define TrCH3_CLEN	((UINT32P)(RXBRP_BASE+0x030C))
#define TrCH3_GLEN	((UINT32P)(RXBRP_BASE+0x0310))
#define TrCH3_BASEP	((UINT32P)(RXBRP_BASE+0x0314))
#define TrCH3_E_PLUS	((UINT32P)(RXBRP_BASE+0x0318))
#define TrCH3_E_MINUS	((UINT32P)(RXBRP_BASE+0x031C))
#define TrCH3_DST_ADDR	((UINT32P)(RXBRP_BASE+0x0320))
#define TrCH3_DMA_CFG	((UINT32P)(RXBRP_BASE+0x0324))
#define TrCH3_CB0_SVALUE	((UINT32P)(RXBRP_BASE+0x0340))
#define TrCH3_CB1_SVALUE	((UINT32P)(RXBRP_BASE+0x0344))
#define TrCH3_CB2_SVALUE	((UINT32P)(RXBRP_BASE+0x0348))
#define TrCH3_CB3_SVALUE	((UINT32P)(RXBRP_BASE+0x034C))
#define TrCH3_CB4_SVALUE	((UINT32P)(RXBRP_BASE+0x0350))
#define TrCH3_TBCRC_STATUS	((UINT32P)(RXBRP_BASE+0x0354))
#define TrCH3_TTISCF	((UINT32P)(RXBRP_BASE+0x0358))
#define TrCH3_ACC	((UINT32P)(RXBRP_BASE+0x035C))
#define TrCH3_PBITS_FRAME01	((UINT32P)(RXBRP_BASE+0x0328))
#define TrCH3_PBITS_FRAME23	((UINT32P)(RXBRP_BASE+0x032C))
#define TrCH3_PBITS_FRAME45	((UINT32P)(RXBRP_BASE+0x0330))
#define TrCH3_PBITS_FRAME67	((UINT32P)(RXBRP_BASE+0x0334))
#define TrCH4_CFG	((UINT32P)(RXBRP_BASE+0x0400))
#define TrCH4_TrBK	((UINT32P)(RXBRP_BASE+0x0404))
#define TrCH4_CoBK	((UINT32P)(RXBRP_BASE+0x0408))
#define TrCH4_CLEN	((UINT32P)(RXBRP_BASE+0x040C))
#define TrCH4_GLEN	((UINT32P)(RXBRP_BASE+0x0410))
#define TrCH4_BASEP	((UINT32P)(RXBRP_BASE+0x0414))
#define TrCH4_E_PLUS	((UINT32P)(RXBRP_BASE+0x0418))
#define TrCH4_E_MINUS	((UINT32P)(RXBRP_BASE+0x041C))
#define TrCH4_DST_ADDR	((UINT32P)(RXBRP_BASE+0x0420))
#define TrCH4_DMA_CFG	((UINT32P)(RXBRP_BASE+0x0424))
#define TrCH4_CB0_SVALUE	((UINT32P)(RXBRP_BASE+0x0440))
#define TrCH4_CB1_SVALUE	((UINT32P)(RXBRP_BASE+0x0444))
#define TrCH4_CB2_SVALUE	((UINT32P)(RXBRP_BASE+0x0448))
#define TrCH4_CB3_SVALUE	((UINT32P)(RXBRP_BASE+0x044C))
#define TrCH4_CB4_SVALUE	((UINT32P)(RXBRP_BASE+0x0450))
#define TrCH4_TBCRC_STATUS	((UINT32P)(RXBRP_BASE+0x0454))
#define TrCH4_TTISCF	((UINT32P)(RXBRP_BASE+0x0458))
#define TrCH4_ACC	((UINT32P)(RXBRP_BASE+0x045C))
#define TrCH4_PBITS_FRAME01	((UINT32P)(RXBRP_BASE+0x0428))
#define TrCH4_PBITS_FRAME23	((UINT32P)(RXBRP_BASE+0x042C))
#define TrCH4_PBITS_FRAME45	((UINT32P)(RXBRP_BASE+0x0430))
#define TrCH4_PBITS_FRAME67	((UINT32P)(RXBRP_BASE+0x0434))
#define TrCH5_CFG	((UINT32P)(RXBRP_BASE+0x0500))
#define TrCH5_TrBK	((UINT32P)(RXBRP_BASE+0x0504))
#define TrCH5_CoBK	((UINT32P)(RXBRP_BASE+0x0508))
#define TrCH5_CLEN	((UINT32P)(RXBRP_BASE+0x050C))
#define TrCH5_GLEN	((UINT32P)(RXBRP_BASE+0x0510))
#define TrCH5_BASEP	((UINT32P)(RXBRP_BASE+0x0514))
#define TrCH5_E_PLUS	((UINT32P)(RXBRP_BASE+0x0518))
#define TrCH5_E_MINUS	((UINT32P)(RXBRP_BASE+0x051C))
#define TrCH5_DST_ADDR	((UINT32P)(RXBRP_BASE+0x0520))
#define TrCH5_DMA_CFG	((UINT32P)(RXBRP_BASE+0x0524))
#define TrCH5_CB0_SVALUE	((UINT32P)(RXBRP_BASE+0x0540))
#define TrCH5_CB1_SVALUE	((UINT32P)(RXBRP_BASE+0x0544))
#define TrCH5_CB2_SVALUE	((UINT32P)(RXBRP_BASE+0x0548))
#define TrCH5_CB3_SVALUE	((UINT32P)(RXBRP_BASE+0x054C))
#define TrCH5_CB4_SVALUE	((UINT32P)(RXBRP_BASE+0x0550))
#define TrCH5_TBCRC_STATUS	((UINT32P)(RXBRP_BASE+0x0554))
#define TrCH5_TTISCF	((UINT32P)(RXBRP_BASE+0x0558))
#define TrCH5_ACC	((UINT32P)(RXBRP_BASE+0x055C))
#define TrCH5_PBITS_FRAME01	((UINT32P)(RXBRP_BASE+0x0528))
#define TrCH5_PBITS_FRAME23	((UINT32P)(RXBRP_BASE+0x052C))
#define TrCH5_PBITS_FRAME45	((UINT32P)(RXBRP_BASE+0x0530))
#define TrCH5_PBITS_FRAME67	((UINT32P)(RXBRP_BASE+0x0534))
#define TrCH6_CFG	((UINT32P)(RXBRP_BASE+0x0600))
#define TrCH6_TrBK	((UINT32P)(RXBRP_BASE+0x0604))
#define TrCH6_CoBK	((UINT32P)(RXBRP_BASE+0x0608))
#define TrCH6_CLEN	((UINT32P)(RXBRP_BASE+0x060C))
#define TrCH6_GLEN	((UINT32P)(RXBRP_BASE+0x0610))
#define TrCH6_BASEP	((UINT32P)(RXBRP_BASE+0x0614))
#define TrCH6_E_PLUS	((UINT32P)(RXBRP_BASE+0x0618))
#define TrCH6_E_MINUS	((UINT32P)(RXBRP_BASE+0x061C))
#define TrCH6_DST_ADDR	((UINT32P)(RXBRP_BASE+0x0620))
#define TrCH6_DMA_CFG	((UINT32P)(RXBRP_BASE+0x0624))
#define TrCH6_CB0_SVALUE	((UINT32P)(RXBRP_BASE+0x0640))
#define TrCH6_CB1_SVALUE	((UINT32P)(RXBRP_BASE+0x0644))
#define TrCH6_CB2_SVALUE	((UINT32P)(RXBRP_BASE+0x0648))
#define TrCH6_CB3_SVALUE	((UINT32P)(RXBRP_BASE+0x064C))
#define TrCH6_CB4_SVALUE	((UINT32P)(RXBRP_BASE+0x0650))
#define TrCH6_TBCRC_STATUS	((UINT32P)(RXBRP_BASE+0x0654))
#define TrCH6_TTISCF	((UINT32P)(RXBRP_BASE+0x0658))
#define TrCH6_ACC	((UINT32P)(RXBRP_BASE+0x065C))
#define TrCH6_PBITS_FRAME01	((UINT32P)(RXBRP_BASE+0x0628))
#define TrCH6_PBITS_FRAME23	((UINT32P)(RXBRP_BASE+0x062C))
#define TrCH6_PBITS_FRAME45	((UINT32P)(RXBRP_BASE+0x0630))
#define TrCH6_PBITS_FRAME67	((UINT32P)(RXBRP_BASE+0x0634))
#define TrCH7_CFG	((UINT32P)(RXBRP_BASE+0x0700))
#define TrCH7_TrBK	((UINT32P)(RXBRP_BASE+0x0704))
#define TrCH7_CoBK	((UINT32P)(RXBRP_BASE+0x0708))
#define TrCH7_CLEN	((UINT32P)(RXBRP_BASE+0x070C))
#define TrCH7_GLEN	((UINT32P)(RXBRP_BASE+0x0710))
#define TrCH7_BASEP	((UINT32P)(RXBRP_BASE+0x0714))
#define TrCH7_E_PLUS	((UINT32P)(RXBRP_BASE+0x0718))
#define TrCH7_E_MINUS	((UINT32P)(RXBRP_BASE+0x071C))
#define TrCH7_DST_ADDR	((UINT32P)(RXBRP_BASE+0x0720))
#define TrCH7_DMA_CFG	((UINT32P)(RXBRP_BASE+0x0724))
#define TrCH7_CB0_SVALUE	((UINT32P)(RXBRP_BASE+0x0740))
#define TrCH7_CB1_SVALUE	((UINT32P)(RXBRP_BASE+0x0744))
#define TrCH7_CB2_SVALUE	((UINT32P)(RXBRP_BASE+0x0748))
#define TrCH7_CB3_SVALUE	((UINT32P)(RXBRP_BASE+0x074C))
#define TrCH7_CB4_SVALUE	((UINT32P)(RXBRP_BASE+0x0750))
#define TrCH7_TBCRC_STATUS	((UINT32P)(RXBRP_BASE+0x0754))
#define TrCH7_TTISCF	((UINT32P)(RXBRP_BASE+0x0758))
#define TrCH7_ACC	((UINT32P)(RXBRP_BASE+0x075C))
#define TrCH7_PBITS_FRAME01	((UINT32P)(RXBRP_BASE+0x0728))
#define TrCH7_PBITS_FRAME23	((UINT32P)(RXBRP_BASE+0x072C))
#define TrCH7_PBITS_FRAME45	((UINT32P)(RXBRP_BASE+0x0730))
#define TrCH7_PBITS_FRAME67	((UINT32P)(RXBRP_BASE+0x0734))
#define SOVA_TRCH_ID	((UINT32P)(RXBRP_BASE+0x5000))
#define SOVA_TRCH0_DST_ADDR	((UINT32P)(RXBRP_BASE+0x5004))
#define SOVA_TRCH1_DST_ADDR	((UINT32P)(RXBRP_BASE+0x5008))
#define SOVA_TRCH2_DST_ADDR	((UINT32P)(RXBRP_BASE+0x500C))
#define BCH_GNRL_CFG	((UINT32P)(RXBRP_BASE+0x1000))
#define BCH_SFN	((UINT32P)(RXBRP_BASE+0x1004))
#define BCH_DST_ADDR	((UINT32P)(RXBRP_BASE+0x1008))
#define BCH_DMA_CFG	((UINT32P)(RXBRP_BASE+0x100C))
#define BCH_CB_SVALUE	((UINT32P)(RXBRP_BASE+0x1010))
#define BCH_CONTROL	((UINT32P)(RXBRP_BASE+0x1014))
#define CC_CONTROL	((UINT32P)(RXBRP_BASE+0x2000))
#define PHCH_MAPPING	((UINT32P)(RXBRP_BASE+0x2004))
#define PHCC_VECTOR	((UINT32P)(RXBRP_BASE+0x2008))
#define MEM_SHARE_FLAG	((UINT32P)(RXBRP_BASE+0x200C))
#define CC0_PARAM	((UINT32P)(RXBRP_BASE+0x2100))
#define CC1_PARAM	((UINT32P)(RXBRP_BASE+0x2200))
#define CC0_LEN	((UINT32P)(RXBRP_BASE+0x2104))
#define CC1_LEN	((UINT32P)(RXBRP_BASE+0x2204))
#define CC0_2ND	((UINT32P)(RXBRP_BASE+0x2108))
#define CC1_2ND	((UINT32P)(RXBRP_BASE+0x2208))
#define CC0TRCH_COPY_BSY	((UINT32P)(RXBRP_BASE+0x210C))
#define CC1TRCH_COPY_BSY	((UINT32P)(RXBRP_BASE+0x220C))
#define CC0_IRQ_STA	((UINT32P)(RXBRP_BASE+0x2110))
#define CC1_IRQ_STA	((UINT32P)(RXBRP_BASE+0x2210))
#define CC0_IRQ_ENAB	((UINT32P)(RXBRP_BASE+0x2114))
#define CC1_IRQ_ENAB	((UINT32P)(RXBRP_BASE+0x2214))
#define CC0_BTFD_DMA_DST_CALC	((UINT32P)(RXBRP_BASE+0x3080))
#define CC0_BTFD_PHASE_ACT	((UINT32P)(RXBRP_BASE+0x3084))
#define CC0_BTFD_NEND0	((UINT32P)(RXBRP_BASE+0x3000))
#define CC0_BTFD_NEND1	((UINT32P)(RXBRP_BASE+0x3100))
#define CC0_BTFD_NEND2	((UINT32P)(RXBRP_BASE+0x3200))
#define CC0_BTFD_NEND3	((UINT32P)(RXBRP_BASE+0x3300))
#define CC0_BTFD_NEND4	((UINT32P)(RXBRP_BASE+0x3400))
#define CC0_BTFD_NEND5	((UINT32P)(RXBRP_BASE+0x3500))
#define CC0_BTFD_NEND6	((UINT32P)(RXBRP_BASE+0x3600))
#define CC0_BTFD_NEND7	((UINT32P)(RXBRP_BASE+0x3700))
#define CC0_BTFD_NEND8	((UINT32P)(RXBRP_BASE+0x3800))
#define CC0_BTFD_NEND9	((UINT32P)(RXBRP_BASE+0x3900))
#define CC0_BTFD_NENDA	((UINT32P)(RXBRP_BASE+0x3A00))
#define CC0_BTFD_NENDB	((UINT32P)(RXBRP_BASE+0x3B00))
#define CC0_BTFD_NENDC	((UINT32P)(RXBRP_BASE+0x3C00))
#define CC0_BTFD_NENDD	((UINT32P)(RXBRP_BASE+0x3D00))
#define CC0_BTFD_NENDE	((UINT32P)(RXBRP_BASE+0x3E00))
#define CC0_BTFD_NENDF	((UINT32P)(RXBRP_BASE+0x3F00))
#define CC0_BTFD_CRCPT0	((UINT32P)(RXBRP_BASE+0x3004))
#define CC0_BTFD_CRCPT1	((UINT32P)(RXBRP_BASE+0x3104))
#define CC0_BTFD_CRCPT2	((UINT32P)(RXBRP_BASE+0x3204))
#define CC0_BTFD_CRCPT3	((UINT32P)(RXBRP_BASE+0x3304))
#define CC0_BTFD_CRCPT4	((UINT32P)(RXBRP_BASE+0x3404))
#define CC0_BTFD_CRCPT5	((UINT32P)(RXBRP_BASE+0x3504))
#define CC0_BTFD_CRCPT6	((UINT32P)(RXBRP_BASE+0x3604))
#define CC0_BTFD_CRCPT7	((UINT32P)(RXBRP_BASE+0x3704))
#define CC0_BTFD_CRCPT8	((UINT32P)(RXBRP_BASE+0x3804))
#define CC0_BTFD_CRCPT9	((UINT32P)(RXBRP_BASE+0x3904))
#define CC0_BTFD_CRCPTA	((UINT32P)(RXBRP_BASE+0x3A04))
#define CC0_BTFD_CRCPTB	((UINT32P)(RXBRP_BASE+0x3B04))
#define CC0_BTFD_CRCPTC	((UINT32P)(RXBRP_BASE+0x3C04))
#define CC0_BTFD_CRCPTD	((UINT32P)(RXBRP_BASE+0x3D04))
#define CC0_BTFD_CRCPTE	((UINT32P)(RXBRP_BASE+0x3E04))
#define CC0_BTFD_CRCPTF	((UINT32P)(RXBRP_BASE+0x3F04))
#define CC0_BTFD_EBD0PARAM	((UINT32P)(RXBRP_BASE+0x3014))
#define CC0_BTFD_EBD1PARAM	((UINT32P)(RXBRP_BASE+0x3024))
#define CC0_BTFD_EBD2PARAM	((UINT32P)(RXBRP_BASE+0x3034))
#define CC0_BTFD_EBD0RESULT	((UINT32P)(RXBRP_BASE+0x3044))
#define CC0_BTFD_EBD1RESULT	((UINT32P)(RXBRP_BASE+0x3054))
#define CC0_BTFD_EBD2RESULT	((UINT32P)(RXBRP_BASE+0x3064))
#define CC1_BTFD_DMA_DST_CALC	((UINT32P)(RXBRP_BASE+0x4080))
#define CC1_BTFD_PHASE_ACT	((UINT32P)(RXBRP_BASE+0x4084))
#define CC1_BTFD_NEND0	((UINT32P)(RXBRP_BASE+0x4000))
#define CC1_BTFD_NEND1	((UINT32P)(RXBRP_BASE+0x4100))
#define CC1_BTFD_NEND2	((UINT32P)(RXBRP_BASE+0x4200))
#define CC1_BTFD_NEND3	((UINT32P)(RXBRP_BASE+0x4300))
#define CC1_BTFD_NEND4	((UINT32P)(RXBRP_BASE+0x4400))
#define CC1_BTFD_NEND5	((UINT32P)(RXBRP_BASE+0x4500))
#define CC1_BTFD_NEND6	((UINT32P)(RXBRP_BASE+0x4600))
#define CC1_BTFD_NEND7	((UINT32P)(RXBRP_BASE+0x4700))
#define CC1_BTFD_NEND8	((UINT32P)(RXBRP_BASE+0x4800))
#define CC1_BTFD_NEND9	((UINT32P)(RXBRP_BASE+0x4900))
#define CC1_BTFD_NENDA	((UINT32P)(RXBRP_BASE+0x4A00))
#define CC1_BTFD_NENDB	((UINT32P)(RXBRP_BASE+0x4B00))
#define CC1_BTFD_NENDC	((UINT32P)(RXBRP_BASE+0x4C00))
#define CC1_BTFD_NENDD	((UINT32P)(RXBRP_BASE+0x4D00))
#define CC1_BTFD_NENDE	((UINT32P)(RXBRP_BASE+0x4E00))
#define CC1_BTFD_NENDF	((UINT32P)(RXBRP_BASE+0x4F00))
#define CC1_BTFD_CRCPT0	((UINT32P)(RXBRP_BASE+0x4004))
#define CC1_BTFD_CRCPT1	((UINT32P)(RXBRP_BASE+0x4104))
#define CC1_BTFD_CRCPT2	((UINT32P)(RXBRP_BASE+0x4204))
#define CC1_BTFD_CRCPT3	((UINT32P)(RXBRP_BASE+0x4304))
#define CC1_BTFD_CRCPT4	((UINT32P)(RXBRP_BASE+0x4404))
#define CC1_BTFD_CRCPT5	((UINT32P)(RXBRP_BASE+0x4504))
#define CC1_BTFD_CRCPT6	((UINT32P)(RXBRP_BASE+0x4604))
#define CC1_BTFD_CRCPT7	((UINT32P)(RXBRP_BASE+0x4704))
#define CC1_BTFD_CRCPT8	((UINT32P)(RXBRP_BASE+0x4804))
#define CC1_BTFD_CRCPT9	((UINT32P)(RXBRP_BASE+0x4904))
#define CC1_BTFD_CRCPTA	((UINT32P)(RXBRP_BASE+0x4A04))
#define CC1_BTFD_CRCPTB	((UINT32P)(RXBRP_BASE+0x4B04))
#define CC1_BTFD_CRCPTC	((UINT32P)(RXBRP_BASE+0x4C04))
#define CC1_BTFD_CRCPTD	((UINT32P)(RXBRP_BASE+0x4D04))
#define CC1_BTFD_CRCPTE	((UINT32P)(RXBRP_BASE+0x4E04))
#define CC1_BTFD_CRCPTF	((UINT32P)(RXBRP_BASE+0x4F04))
#define CC1_BTFD_EBD0PARAM	((UINT32P)(RXBRP_BASE+0x4014))
#define CC1_BTFD_EBD1PARAM	((UINT32P)(RXBRP_BASE+0x4024))
#define CC1_BTFD_EBD2PARAM	((UINT32P)(RXBRP_BASE+0x4034))
#define CC1_BTFD_EBD0RESULT	((UINT32P)(RXBRP_BASE+0x4044))
#define CC1_BTFD_EBD1RESULT	((UINT32P)(RXBRP_BASE+0x4054))
#define CC1_BTFD_EBD2RESULT	((UINT32P)(RXBRP_BASE+0x4064))
#define DTX_PARAM	((UINT32P)(RXBRP_BASE+0x6000))
#define SET_PT_PARAM	((UINT32P)(RXBRP_BASE+0x6004))
#define VDEC_PARAM	((UINT32P)(RXBRP_BASE+0x6008))
#define TDEC_PARAM	((UINT32P)(RXBRP_BASE+0x600C))
#define CC0_TDEC_EXTR_CHKSUM	((UINT32P)(RXBRP_BASE+0x6010))
#define CC1_TDEC_EXTR_CHKSUM	((UINT32P)(RXBRP_BASE+0x6014))
#define SCF_CONTROL	((UINT32P)(RXBRP_BASE+0x6018))
#define CC0_FRAME_SCF	((UINT32P)(RXBRP_BASE+0x601C))
#define CC1_FRAME_SCF	((UINT32P)(RXBRP_BASE+0x6020))
#define SW_CG_SWITCH	((UINT32P)(RXBRP_BASE+0x6024))
#define DBG_CC0VITIPB_DSTADDR	((UINT32P)(RXBRP_BASE+0xB000))
#define DBG_CC1VITIPB_DSTADDR	((UINT32P)(RXBRP_BASE+0xB004))
#define DBG_CCBVITIPB_DSTADDR	((UINT32P)(RXBRP_BASE+0xB008))
#define DBG_CC0TURIPB_DSTADDR	((UINT32P)(RXBRP_BASE+0xB00C))
#define DBG_CC1TURIPB_DSTADDR	((UINT32P)(RXBRP_BASE+0xB010))
#define DBG_CHDEC_CTRL	((UINT32P)(RXBRP_BASE+0xB014))
#define DBG_CC0_VIT_IN_CRC	((UINT32P)(RXBRP_BASE+0xB018))
#define DBG_CC1_VIT_IN_CRC	((UINT32P)(RXBRP_BASE+0xB01C))
#define DBG_CC0_TUR_IN_CRC	((UINT32P)(RXBRP_BASE+0xB020))
#define DBG_CC1_TUR_IN_CRC	((UINT32P)(RXBRP_BASE+0xB024))
#define DBG_FRAME_DST_ADDR	((UINT32P)(RXBRP_BASE+0xBF0C))
#define DBG_FRAME_DUMP_START_ADDR	((UINT32P)(RXBRP_BASE+0xBF10))
#define DBG_FRAME_DUMP_LENGTH	((UINT32P)(RXBRP_BASE+0xBF14))
#define DBG_FRAME_DUMP_CTRL	((UINT32P)(RXBRP_BASE+0xBF18))
#define DBG_TTI_DST_ADDR	((UINT32P)(RXBRP_BASE+0xBF1C))
#define DBG_TTI_DUMP_START_ADDR	((UINT32P)(RXBRP_BASE+0xBF20))
#define DBG_TTI_DUMP_LENGTH	((UINT32P)(RXBRP_BASE+0xBF24))
#define DBG_TTI_DUMP_CTRL	((UINT32P)(RXBRP_BASE+0xBF28))
#define IEMU_CC0SLOTSIZE	((UINT32P)(RXBRP_BASE+0xA000))
#define IEMU_CC1SLOTSIZE	((UINT32P)(RXBRP_BASE+0xA004))
#define IEMU_CC0SF	((UINT32P)(RXBRP_BASE+0xA008))
#define IEMU_CC1SF	((UINT32P)(RXBRP_BASE+0xA00C))
#define IEMU_PHCH_ENAB	((UINT32P)(RXBRP_BASE+0xA010))
#define IEMU_CC0SRCADDR	((UINT32P)(RXBRP_BASE+0xA014))
#define IEMU_CC1SRCADDR	((UINT32P)(RXBRP_BASE+0xA018))
#define IEMU_CCBSRCADDR	((UINT32P)(RXBRP_BASE+0xA01C))
#define IEMU_DATA_MASK	((UINT32P)(RXBRP_BASE+0xA020))
#define IEMU_IEMU_ENAB	((UINT32P)(RXBRP_BASE+0xA024))
#define IEMU_CCX_OFFSET	((UINT32P)(RXBRP_BASE+0xA028))
#define RXBRP_DBG0	((UINT32P)(RXBRP_BASE+0xF000))
#define RXBRP_DBG1	((UINT32P)(RXBRP_BASE+0xF004))
#define RXBRP_DBG2	((UINT32P)(RXBRP_BASE+0xF008))
#define RXBRP_DBG3	((UINT32P)(RXBRP_BASE+0xF00C))
#define RXBRP_DBG4	((UINT32P)(RXBRP_BASE+0xF010))
#define RXBRP_DBG5	((UINT32P)(RXBRP_BASE+0xF014))
#define RXBRP_DBG6	((UINT32P)(RXBRP_BASE+0xF018))
#define RXBRP_DBG7	((UINT32P)(RXBRP_BASE+0xF01C))
#define RXBRP_DBG8	((UINT32P)(RXBRP_BASE+0xF020))
#define RXBRP_DBG9	((UINT32P)(RXBRP_BASE+0xF024))
#define RXBRP_DBGA	((UINT32P)(RXBRP_BASE+0xF028))
#define RXBRP_DBGB	((UINT32P)(RXBRP_BASE+0xF02C))
#define RXBRP_DBGC	((UINT32P)(RXBRP_BASE+0xF030))
#define RXBRP_DBGD	((UINT32P)(RXBRP_BASE+0xF034))
#define RXBRP_DBGE	((UINT32P)(RXBRP_BASE+0xF038))
#define RXBRP_DBGF	((UINT32P)(RXBRP_BASE+0xF03C))
#define RXBRP_DBGG	((UINT32P)(RXBRP_BASE+0xF040))
#define RXBRP_DBGH	((UINT32P)(RXBRP_BASE+0xF044))
#define RXBRP_DBGI	((UINT32P)(RXBRP_BASE+0xF048))
#define RXBRP_DBGJ	((UINT32P)(RXBRP_BASE+0xF04C))
#define RXBRP_PWR_SIM	((UINT32P)(RXBRP_BASE+0xF100))

// APB Module hspasys_3_confg
#define HSPASYS_3_CONFG_BASE (0x87670000)

// APB Module txbrp
#define TXBRP_BASE (0x87680000)
#define TXBRP_CONFIG	((UINT16P)(TXBRP_BASE+0x0000))
#define TXBRP_CHN_CON	((UINT16P)(TXBRP_BASE+0x0004))
#define TXBRP_CHN_PRGS	((UINT16P)(TXBRP_BASE+0x0008))
#define TXBRP_2ND_INTLV	((UINT16P)(TXBRP_BASE+0x000C))
#define TXBRP_CHN_FCOUNT	((UINT16P)(TXBRP_BASE+0x0010))
#define TXBRP_CHN_START	((UINT16P)(TXBRP_BASE+0x0014))
#define TXBRP_ENC_DONE_TIME	((UINT16P)(TXBRP_BASE+0x0018))
#define TXBRP_CH1_ADDR	((UINT16P)(TXBRP_BASE+0x0100))
#define TXBRP_CH1_CFG	((UINT16P)(TXBRP_BASE+0x0110))
#define TXBRP_CH1_TBS	((UINT16P)(TXBRP_BASE+0x0120))
#define TXBRP_CH1_CRC	((UINT16P)(TXBRP_BASE+0x0130))
#define TXBRP_CH1_CBS	((UINT16P)(TXBRP_BASE+0x0140))
#define TXBRP_CH1_PADDING	((UINT16P)(TXBRP_BASE+0x0150))
#define TXBRP_CH1_1ST_INTLV	((UINT16P)(TXBRP_BASE+0x0160))
#define TXBRP_CH1_RM_CFG	((UINT16P)(TXBRP_BASE+0x0170))
#define TXBRP_CH1_E_INI	((UINT16P)(TXBRP_BASE+0x0180))
#define TXBRP_CH1_E_PLUS	((UINT16P)(TXBRP_BASE+0x0190))
#define TXBRP_CH1_E_MINUS	((UINT16P)(TXBRP_BASE+0x01A0))
#define TXBRP_CH2_ADDR	((UINT16P)(TXBRP_BASE+0x0200))
#define TXBRP_CH2_CFG	((UINT16P)(TXBRP_BASE+0x0210))
#define TXBRP_CH2_TBS	((UINT16P)(TXBRP_BASE+0x0220))
#define TXBRP_CH2_CRC	((UINT16P)(TXBRP_BASE+0x0230))
#define TXBRP_CH2_CBS	((UINT16P)(TXBRP_BASE+0x0240))
#define TXBRP_CH2_PADDING	((UINT16P)(TXBRP_BASE+0x0250))
#define TXBRP_CH2_1ST_INTLV	((UINT16P)(TXBRP_BASE+0x0260))
#define TXBRP_CH2_RM_CFG	((UINT16P)(TXBRP_BASE+0x0270))
#define TXBRP_CH2_E_INI	((UINT16P)(TXBRP_BASE+0x0280))
#define TXBRP_CH2_E_PLUS	((UINT16P)(TXBRP_BASE+0x0290))
#define TXBRP_CH2_E_MINUS	((UINT16P)(TXBRP_BASE+0x02A0))
#define TXBRP_CH3_ADDR	((UINT16P)(TXBRP_BASE+0x0300))
#define TXBRP_CH3_CFG	((UINT16P)(TXBRP_BASE+0x0310))
#define TXBRP_CH3_TBS	((UINT16P)(TXBRP_BASE+0x0320))
#define TXBRP_CH3_CRC	((UINT16P)(TXBRP_BASE+0x0330))
#define TXBRP_CH3_CBS	((UINT16P)(TXBRP_BASE+0x0340))
#define TXBRP_CH3_PADDING	((UINT16P)(TXBRP_BASE+0x0350))
#define TXBRP_CH3_1ST_INTLV	((UINT16P)(TXBRP_BASE+0x0360))
#define TXBRP_CH3_RM_CFG	((UINT16P)(TXBRP_BASE+0x0370))
#define TXBRP_CH3_E_INI	((UINT16P)(TXBRP_BASE+0x0380))
#define TXBRP_CH3_E_PLUS	((UINT16P)(TXBRP_BASE+0x0390))
#define TXBRP_CH3_E_MINUS	((UINT16P)(TXBRP_BASE+0x03A0))
#define TXBRP_CH4_ADDR	((UINT16P)(TXBRP_BASE+0x0400))
#define TXBRP_CH4_CFG	((UINT16P)(TXBRP_BASE+0x0410))
#define TXBRP_CH4_TBS	((UINT16P)(TXBRP_BASE+0x0420))
#define TXBRP_CH4_CRC	((UINT16P)(TXBRP_BASE+0x0430))
#define TXBRP_CH4_CBS	((UINT16P)(TXBRP_BASE+0x0440))
#define TXBRP_CH4_PADDING	((UINT16P)(TXBRP_BASE+0x0450))
#define TXBRP_CH4_1ST_INTLV	((UINT16P)(TXBRP_BASE+0x0460))
#define TXBRP_CH4_RM_CFG	((UINT16P)(TXBRP_BASE+0x0470))
#define TXBRP_CH4_E_INI	((UINT16P)(TXBRP_BASE+0x0480))
#define TXBRP_CH4_E_PLUS	((UINT16P)(TXBRP_BASE+0x0490))
#define TXBRP_CH4_E_MINUS	((UINT16P)(TXBRP_BASE+0x04A0))
#define TXBRP_CH5_ADDR	((UINT16P)(TXBRP_BASE+0x0500))
#define TXBRP_CH5_CFG	((UINT16P)(TXBRP_BASE+0x0510))
#define TXBRP_CH5_TBS	((UINT16P)(TXBRP_BASE+0x0520))
#define TXBRP_CH5_CRC	((UINT16P)(TXBRP_BASE+0x0530))
#define TXBRP_CH5_CBS	((UINT16P)(TXBRP_BASE+0x0540))
#define TXBRP_CH5_PADDING	((UINT16P)(TXBRP_BASE+0x0550))
#define TXBRP_CH5_1ST_INTLV	((UINT16P)(TXBRP_BASE+0x0560))
#define TXBRP_CH5_RM_CFG	((UINT16P)(TXBRP_BASE+0x0570))
#define TXBRP_CH5_E_INI	((UINT16P)(TXBRP_BASE+0x0580))
#define TXBRP_CH5_E_PLUS	((UINT16P)(TXBRP_BASE+0x0590))
#define TXBRP_CH5_E_MINUS	((UINT16P)(TXBRP_BASE+0x05A0))
#define TXBRP_CH6_ADDR	((UINT16P)(TXBRP_BASE+0x0600))
#define TXBRP_CH6_CFG	((UINT16P)(TXBRP_BASE+0x0610))
#define TXBRP_CH6_TBS	((UINT16P)(TXBRP_BASE+0x0620))
#define TXBRP_CH6_CRC	((UINT16P)(TXBRP_BASE+0x0630))
#define TXBRP_CH6_CBS	((UINT16P)(TXBRP_BASE+0x0640))
#define TXBRP_CH6_PADDING	((UINT16P)(TXBRP_BASE+0x0650))
#define TXBRP_CH6_1ST_INTLV	((UINT16P)(TXBRP_BASE+0x0660))
#define TXBRP_CH6_RM_CFG	((UINT16P)(TXBRP_BASE+0x0670))
#define TXBRP_CH6_E_INI	((UINT16P)(TXBRP_BASE+0x0680))
#define TXBRP_CH6_E_PLUS	((UINT16P)(TXBRP_BASE+0x0690))
#define TXBRP_CH6_E_MINUS	((UINT16P)(TXBRP_BASE+0x06A0))
#define TXBRP_CH7_ADDR	((UINT16P)(TXBRP_BASE+0x0700))
#define TXBRP_CH7_CFG	((UINT16P)(TXBRP_BASE+0x0710))
#define TXBRP_CH7_TBS	((UINT16P)(TXBRP_BASE+0x0720))
#define TXBRP_CH7_CRC	((UINT16P)(TXBRP_BASE+0x0730))
#define TXBRP_CH7_CBS	((UINT16P)(TXBRP_BASE+0x0740))
#define TXBRP_CH7_PADDING	((UINT16P)(TXBRP_BASE+0x0750))
#define TXBRP_CH7_1ST_INTLV	((UINT16P)(TXBRP_BASE+0x0760))
#define TXBRP_CH7_RM_CFG	((UINT16P)(TXBRP_BASE+0x0770))
#define TXBRP_CH7_E_INI	((UINT16P)(TXBRP_BASE+0x0780))
#define TXBRP_CH7_E_PLUS	((UINT16P)(TXBRP_BASE+0x0790))
#define TXBRP_CH7_E_MINUS	((UINT16P)(TXBRP_BASE+0x07A0))
#define TXBRP_CH8_ADDR	((UINT16P)(TXBRP_BASE+0x0800))
#define TXBRP_CH8_CFG	((UINT16P)(TXBRP_BASE+0x0810))
#define TXBRP_CH8_TBS	((UINT16P)(TXBRP_BASE+0x0820))
#define TXBRP_CH8_CRC	((UINT16P)(TXBRP_BASE+0x0830))
#define TXBRP_CH8_CBS	((UINT16P)(TXBRP_BASE+0x0840))
#define TXBRP_CH8_PADDING	((UINT16P)(TXBRP_BASE+0x0850))
#define TXBRP_CH8_1ST_INTLV	((UINT16P)(TXBRP_BASE+0x0860))
#define TXBRP_CH8_RM_CFG	((UINT16P)(TXBRP_BASE+0x0870))
#define TXBRP_CH8_E_INI	((UINT16P)(TXBRP_BASE+0x0880))
#define TXBRP_CH8_E_PLUS	((UINT16P)(TXBRP_BASE+0x0890))
#define TXBRP_CH8_E_MINUS	((UINT16P)(TXBRP_BASE+0x08A0))

// APB Module txcrp
#define TXCRP_BASE (0x87690000)
#define TXCRP_CNFG	((UINT32P)(TXCRP_BASE+0x0000))
#define TXCRP_CON	((UINT32P)(TXCRP_BASE+0x0004))
#define TXCRP_CLTDEN	((UINT32P)(TXCRP_BASE+0x0008))
#define TXCRP_DPDCH_CNFGEN	((UINT32P)(TXCRP_BASE+0x000C))
#define TXCRP_DPCHSTSP	((UINT32P)(TXCRP_BASE+0x0010))
#define TXCRP_MSGSTSP	((UINT32P)(TXCRP_BASE+0x0014))
#define TXCRP_PRESTSP	((UINT32P)(TXCRP_BASE+0x0018))
#define TXCRP_MU_OFFSET	((UINT32P)(TXCRP_BASE+0x001C))
#define TXCRP_MUQ_OFFSET	((UINT32P)(TXCRP_BASE+0x0068))
#define TXCRP_OFFSET	((UINT32P)(TXCRP_BASE+0x0020))
#define TXCRP_DBG_CON	((UINT32P)(TXCRP_BASE+0x0024))
#define TXCRP_RXOFFSET	((UINT32P)(TXCRP_BASE+0x0028))
#define TXCRP_ADJUST	((UINT32P)(TXCRP_BASE+0x002C))
#define TXCRP_CHEN	((UINT32P)(TXCRP_BASE+0x0030))
#define TXCRP_SLMAP	((UINT32P)(TXCRP_BASE+0x0034))
#define TXCRP_INT_STA	((UINT32P)(TXCRP_BASE+0x0038))
#define TXCRP_STA	((UINT32P)(TXCRP_BASE+0x003C))
#define TXCRP_WDCHSFCN	((UINT32P)(TXCRP_BASE+0x0040))
#define TXCRP_WCCHSFCN	((UINT32P)(TXCRP_BASE+0x0044))
#define TXCRP_MSGDSFCN	((UINT32P)(TXCRP_BASE+0x0048))
#define TXCRP_MSGCSFCN	((UINT32P)(TXCRP_BASE+0x004C))
#define TXCRP_PRESFCN	((UINT32P)(TXCRP_BASE+0x0050))
#define TXCRP_RPILOT	((UINT32P)(TXCRP_BASE+0x0054))
#define TXCRP_INT_STA2	((UINT32P)(TXCRP_BASE+0x0058))
#define TXCRP_INT_STA3	((UINT32P)(TXCRP_BASE+0x005C))
#define TXCRP_DPCHGAIN	((UINT32P)(TXCRP_BASE+0x0060))
#define TXCRP_RACHNORM	((UINT32P)(TXCRP_BASE+0x0064))
#define TXCRP_GAINEN	((UINT32P)(TXCRP_BASE+0x0078))
#define TXCRP_CCHFMT	((UINT32P)(TXCRP_BASE+0x0080))
#define TXCRP_CCHTFCI1	((UINT32P)(TXCRP_BASE+0x0084))
#define TXCRP_CCHTFCI2	((UINT32P)(TXCRP_BASE+0x0088))
#define TXCRP_SW_FBI1	((UINT32P)(TXCRP_BASE+0x008C))
#define TXCRP_SW_FBI2	((UINT32P)(TXCRP_BASE+0x0090))
#define TXCRP_SRP_DATA	((UINT32P)(TXCRP_BASE+0x0094))
#define TXCRP_XO_DRF_COMP_CON	((UINT32P)(TXCRP_BASE+0x0098))
#define TXCRP_AFC_DRF_PPB	((UINT32P)(TXCRP_BASE+0x009C))
#define TXCRP_AFC_DRF_HZ	((UINT32P)(TXCRP_BASE+0x00A0))
#define TXCRP_LONGINI	((UINT32P)(TXCRP_BASE+0x00A8))
#define TXCRP_SHORTINI	((UINT32P)(TXCRP_BASE+0x00B4))
#define TXCRP_TFCIIN	((UINT32P)(TXCRP_BASE+0x00C0))
#define TXCRP_TFCIOUT	((UINT32P)(TXCRP_BASE+0x00C4))
#define TXCRP_DCOFFSET	((UINT32P)(TXCRP_BASE+0x00D0))
#define TXCRP_PHASESEL	((UINT32P)(TXCRP_BASE+0x00D4))
#define TXCRP_GAINSEL	((UINT32P)(TXCRP_BASE+0x00D8))
#define TXCRP_POLARITY	((UINT32P)(TXCRP_BASE+0x00DC))
#define TXCRP_BSI_ACK	((UINT32P)(TXCRP_BASE+0x00E0))
#define TXCRP_BSI_NACK	((UINT32P)(TXCRP_BASE+0x00E4))
#define TXCRP_BSI_NOACK	((UINT32P)(TXCRP_BASE+0x00E8))
#define TXCRP_BSI_EAI_NACK	((UINT32P)(TXCRP_BASE+0x00EC))
#define TXCRP_BPI_ACK	((UINT32P)(TXCRP_BASE+0x00F0))
#define TXCRP_BPI_NACK	((UINT32P)(TXCRP_BASE+0x00F4))
#define TXCRP_BPI_NOACK	((UINT32P)(TXCRP_BASE+0x00F8))
#define TXCRP_UPC_STSP	((UINT32P)(TXCRP_BASE+0x00FC))
#define TXCRP_UPC_STSP_ACK	((UINT32P)(TXCRP_BASE+0x0100))
#define TXCRP_UPC_STSP_NOACK	((UINT32P)(TXCRP_BASE+0x0104))
#define TXCRP_UPC_RACH_PWR_ST	((UINT32P)(TXCRP_BASE+0x0108))
#define TXCRP_UPC_RACH_PWR_ST_ACK	((UINT32P)(TXCRP_BASE+0x010C))
#define TXCRP_UPC_RACH_PWR_ST_NOACK	((UINT32P)(TXCRP_BASE+0x0110))
#define TXCRP_UPC_RACH_PWR_SP	((UINT32P)(TXCRP_BASE+0x0114))
#define TXCRP_UPC_RACH_PWR_SP_ACK	((UINT32P)(TXCRP_BASE+0x0118))
#define TXCRP_UPC_RACH_PWR_SP_NOACK	((UINT32P)(TXCRP_BASE+0x011C))
#define TXCRP_UPC_RACH_POW_ST	((UINT32P)(TXCRP_BASE+0x0178))
#define TXCRP_UPC_RACH_POW_ST_ACK	((UINT32P)(TXCRP_BASE+0x017C))
#define TXCRP_UPC_RACH_POW_ST_NOACK	((UINT32P)(TXCRP_BASE+0x0180))
#define TXCRP_BSI_ACK1	((UINT32P)(TXCRP_BASE+0x0190))
#define TXCRP_BSI_NACK1	((UINT32P)(TXCRP_BASE+0x0194))
#define TXCRP_BSI_NOACK1	((UINT32P)(TXCRP_BASE+0x0198))
#define TXCRP_BSI_EAI_NACK1	((UINT32P)(TXCRP_BASE+0x019C))
#define TXCRP_BPI_EAI_NACK	((UINT32P)(TXCRP_BASE+0x01A0))
#define TXCRP_UPC_RACH_PGA2_ST	((UINT32P)(TXCRP_BASE+0x01A4))
#define TXCRP_UPC_RACH_PGA2_ST_ACK	((UINT32P)(TXCRP_BASE+0x01A8))
#define TXCRP_UPC_RACH_PGA2_ST_NOACK	((UINT32P)(TXCRP_BASE+0x01AC))
#define TXCRP_PSEUDO_RXSRP	((UINT32P)(TXCRP_BASE+0x0120))
#define TXCRP_PSEUDO_AI	((UINT32P)(TXCRP_BASE+0x0124))
#define TXCRP_PSEUDO_DPC	((UINT32P)(TXCRP_BASE+0x0128))
#define TXCRP_PSEUDO_AIDELAY	((UINT32P)(TXCRP_BASE+0x0130))
#define TXCRP_DFE_DATA	((UINT32P)(TXCRP_BASE+0x0138))
#define TXCRP_DACSTA	((UINT32P)(TXCRP_BASE+0x013C))
#define TXCRP_UPC_RACH_PGA_ST	((UINT32P)(TXCRP_BASE+0x0140))
#define TXCRP_UPC_RACH_PGA_ST_ACK	((UINT32P)(TXCRP_BASE+0x0144))
#define TXCRP_UPC_RACH_PGA_ST_NOACK	((UINT32P)(TXCRP_BASE+0x0148))
#define TXCRP_UPC_RACH_PGA_SP	((UINT32P)(TXCRP_BASE+0x014C))
#define TXCRP_UPC_RACH_PGA_SP_ACK	((UINT32P)(TXCRP_BASE+0x0150))
#define TXCRP_UPC_RACH_PGA_SP_NOACK	((UINT32P)(TXCRP_BASE+0x0154))
#define TXCRP_UPC_RACH_ST_STA	((UINT32P)(TXCRP_BASE+0x0158))
#define TXCRP_UPC_RACH_SP_STA	((UINT32P)(TXCRP_BASE+0x015C))
#define TXCRP_UPC_RACH_STA	((UINT32P)(TXCRP_BASE+0x0160))
#define TXCRP_PSEUDO_UPC0	((UINT32P)(TXCRP_BASE+0x0164))
#define TXCRP_PSEUDO_UPC1	((UINT32P)(TXCRP_BASE+0x0168))
#define TXCRP_PSEUDO_UPC_PCTIME	((UINT32P)(TXCRP_BASE+0x016C))
#define TXCRP_PSEUDO_UPCEN	((UINT32P)(TXCRP_BASE+0x0174))
#define TXCRP_NORMP_STA	((UINT32P)(TXCRP_BASE+0x01C0))
#define TXCRP_NORMQ_STA	((UINT32P)(TXCRP_BASE+0x01C4))
#define TXCRP_PSEUDO_AFC_EN	((UINT32P)(TXCRP_BASE+0x01D0))
#define TXCRP_PSEUDO_AFC_DRF_PPB	((UINT32P)(TXCRP_BASE+0x01D4))
#define TXCRP_PSEUDO_AFC_DRF_HZ	((UINT32P)(TXCRP_BASE+0x01D8))
#define TXCRP_PSEUDO_AFC_DRFTIME	((UINT32P)(TXCRP_BASE+0x01DC))
#define TXCRP_DPCCHEN_DTXSLTCON_EN	((UINT32P)(TXCRP_BASE+0x1E0))
#define TXCRP_DPCCHEN_DTXSLTCON	((UINT32P)(TXCRP_BASE+0x1E4))
#define TXCRP_DPCCHEN_DTXFRMCON	((UINT32P)(TXCRP_BASE+0x1E8))
#define TXCRP_RFCOMP_CON	((UINT32P)(TXCRP_BASE+0x0600))
#define TXCRP_GAINRF_THRE	((UINT32P)(TXCRP_BASE+0x0604))
#define TXCRP_PA_PHCOMPH	((UINT32P)(TXCRP_BASE+0x0610))
#define TXCRP_PA_PHCOMPM	((UINT32P)(TXCRP_BASE+0x0614))
#define TXCRP_PA_PHCOMPL	((UINT32P)(TXCRP_BASE+0x0618))
#define TXCRP_PGA_PHCOMP00	((UINT32P)(TXCRP_BASE+0x0620))
#define TXCRP_PGA_PHCOMP01	((UINT32P)(TXCRP_BASE+0x0624))
#define TXCRP_PGA_PHCOMP02	((UINT32P)(TXCRP_BASE+0x0628))
#define TXCRP_PGA_PHCOMP03	((UINT32P)(TXCRP_BASE+0x062C))
#define TXCRP_PGA_PHCOMP04	((UINT32P)(TXCRP_BASE+0x0630))
#define TXCRP_PGA_PHCOMP05	((UINT32P)(TXCRP_BASE+0x0634))
#define TXCRP_PGA_PHCOMP06	((UINT32P)(TXCRP_BASE+0x0638))
#define TXCRP_PGA_PHCOMP07	((UINT32P)(TXCRP_BASE+0x063C))
#define TXCRP_PGA_PHCOMP08	((UINT32P)(TXCRP_BASE+0x0640))
#define TXCRP_PGA_PHCOMP09	((UINT32P)(TXCRP_BASE+0x0644))
#define TXCRP_PGA_PHCOMP10	((UINT32P)(TXCRP_BASE+0x0648))
#define TXCRP_PGA_PHCOMP11	((UINT32P)(TXCRP_BASE+0x064C))
#define TXCRP_PGA_PHCOMP12	((UINT32P)(TXCRP_BASE+0x0650))
#define TXCRP_PGA_PHCOMP13	((UINT32P)(TXCRP_BASE+0x0654))
#define TXCRP_PGA_PHCOMP14	((UINT32P)(TXCRP_BASE+0x0658))
#define TXCRP_PGA_PHCOMP15	((UINT32P)(TXCRP_BASE+0x065C))
#define TXCRP_IQMIS_COMPH	((UINT32P)(TXCRP_BASE+0x0660))
#define TXCRP_IQMIS_COMPL	((UINT32P)(TXCRP_BASE+0x0664))
#define TXCRP_DCRF_COMP00	((UINT32P)(TXCRP_BASE+0x06A0))
#define TXCRP_DCRF_COMP01	((UINT32P)(TXCRP_BASE+0x06A4))
#define TXCRP_DCRF_COMP02	((UINT32P)(TXCRP_BASE+0x06A8))
#define TXCRP_DCRF_COMP03	((UINT32P)(TXCRP_BASE+0x06AC))
#define TXCRP_DCRF_COMP04	((UINT32P)(TXCRP_BASE+0x06B0))
#define TXCRP_DCRF_COMP05	((UINT32P)(TXCRP_BASE+0x06B4))
#define TXCRP_DCRF_COMP06	((UINT32P)(TXCRP_BASE+0x06B8))
#define TXCRP_DCRF_COMP07	((UINT32P)(TXCRP_BASE+0x06BC))
#define TXCRP_DCRF_COMP08	((UINT32P)(TXCRP_BASE+0x06C0))
#define TXCRP_DCRF_COMP09	((UINT32P)(TXCRP_BASE+0x06C4))
#define TXCRP_DCRF_COMP10	((UINT32P)(TXCRP_BASE+0x06C8))
#define TXCRP_DCRF_COMP11	((UINT32P)(TXCRP_BASE+0x06CC))
#define TXCRP_DCRF_COMP12	((UINT32P)(TXCRP_BASE+0x06D0))
#define TXCRP_DCRF_COMP13	((UINT32P)(TXCRP_BASE+0x06D4))
#define TXCRP_DCRF_COMP14	((UINT32P)(TXCRP_BASE+0x06D8))
#define TXCRP_DCRF_COMP15	((UINT32P)(TXCRP_BASE+0x06DC))
#define TXCRP_DCBB_COMPH	((UINT32P)(TXCRP_BASE+0x06E0))
#define TXCRP_DCBB_COMPL	((UINT32P)(TXCRP_BASE+0x06E4))
#define TXCRP_SCALE_CON	((UINT32P)(TXCRP_BASE+0x0710))
#define TXCRP_CRC_CON	((UINT32P)(TXCRP_BASE+0x0714))
#define TXCRP_CRC_STA	((UINT32P)(TXCRP_BASE+0x0718))
#define TXCRP_PSEUDO_UPC_PAPGA	((UINT32P)(TXCRP_BASE+0x0780))
#define TXCRP_PSEUDO_UPC_PATIME	((UINT32P)(TXCRP_BASE+0x0790))
#define TXCRP_PSEUDO_UPC_PGATIMEP	((UINT32P)(TXCRP_BASE+0x0794))
#define TXCRP_PSEUDO_UPC_PGATIMEQ	((UINT32P)(TXCRP_BASE+0x0798))
#define TXCRP_PA_PHCOMP_STA	((UINT32P)(TXCRP_BASE+0x0800))
#define TXCRP_PGA_PHCOMP_STA	((UINT32P)(TXCRP_BASE+0x0804))
#define TXCRP_PHRO_COMP_STA	((UINT32P)(TXCRP_BASE+0x0808))
#define TXCRP_IQMIS_COMP_STA	((UINT32P)(TXCRP_BASE+0x080C))
#define TXCRP_DC_COMP_STA	((UINT32P)(TXCRP_BASE+0x0810))
#define TXCRP_HSCCH_CNFGEN	((UINT32P)(TXCRP_BASE+0x0200))
#define TXCRP_HST_SUBFRAME	((UINT32P)(TXCRP_BASE+0x0204))
#define TXCRP_HST	((UINT32P)(TXCRP_BASE+0x0208))
#define TXCRP_HSP	((UINT32P)(TXCRP_BASE+0x020C))
#define TXCRP_HSFCN0	((UINT32P)(TXCRP_BASE+0x0210))
#define TXCRP_HSFCN1	((UINT32P)(TXCRP_BASE+0x0214))
#define TXCRP_HARQREPT	((UINT32P)(TXCRP_BASE+0x0218))
#define TXCRP_HARQEN	((UINT32P)(TXCRP_BASE+0x021C))
#define TXCRP_HCQIEN	((UINT32P)(TXCRP_BASE+0x0220))
#define TXCRP_HCQIUP	((UINT32P)(TXCRP_BASE+0x0224))
#define TXCRP_HCQITH00	((UINT32P)(TXCRP_BASE+0x0228))
#define TXCRP_HCQITH02	((UINT32P)(TXCRP_BASE+0x022C))
#define TXCRP_HCQITH04	((UINT32P)(TXCRP_BASE+0x0230))
#define TXCRP_HCQITH06	((UINT32P)(TXCRP_BASE+0x0234))
#define TXCRP_HCQITH08	((UINT32P)(TXCRP_BASE+0x0238))
#define TXCRP_HCQITH10	((UINT32P)(TXCRP_BASE+0x023C))
#define TXCRP_HCQITH12	((UINT32P)(TXCRP_BASE+0x0240))
#define TXCRP_HCQITH14	((UINT32P)(TXCRP_BASE+0x0244))
#define TXCRP_HCQITH16	((UINT32P)(TXCRP_BASE+0x0248))
#define TXCRP_HCQITH18	((UINT32P)(TXCRP_BASE+0x024C))
#define TXCRP_HCQITH20	((UINT32P)(TXCRP_BASE+0x0250))
#define TXCRP_HCQITH22	((UINT32P)(TXCRP_BASE+0x0254))
#define TXCRP_HCQITH24	((UINT32P)(TXCRP_BASE+0x0258))
#define TXCRP_HCQITH26	((UINT32P)(TXCRP_BASE+0x025C))
#define TXCRP_HCQITH28	((UINT32P)(TXCRP_BASE+0x0260))
#define TXCRP_LATCH_VALID	((UINT32P)(TXCRP_BASE+0x0264))
#define TXCRP_HCQITH00_2ND	((UINT32P)(TXCRP_BASE+0x0900))
#define TXCRP_HCQITH02_2ND	((UINT32P)(TXCRP_BASE+0x0904))
#define TXCRP_HCQITH04_2ND	((UINT32P)(TXCRP_BASE+0x0908))
#define TXCRP_HCQITH06_2ND	((UINT32P)(TXCRP_BASE+0x090C))
#define TXCRP_HCQITH08_2ND	((UINT32P)(TXCRP_BASE+0x0910))
#define TXCRP_HCQITH10_2ND	((UINT32P)(TXCRP_BASE+0x0914))
#define TXCRP_HCQITH12_2ND	((UINT32P)(TXCRP_BASE+0x0918))
#define TXCRP_HCQITH14_2ND	((UINT32P)(TXCRP_BASE+0x091C))
#define TXCRP_HCQITH16_2ND	((UINT32P)(TXCRP_BASE+0x0920))
#define TXCRP_HCQITH18_2ND	((UINT32P)(TXCRP_BASE+0x0924))
#define TXCRP_HCQITH20_2ND	((UINT32P)(TXCRP_BASE+0x0928))
#define TXCRP_HCQITH22_2ND	((UINT32P)(TXCRP_BASE+0x092C))
#define TXCRP_HCQITH24_2ND	((UINT32P)(TXCRP_BASE+0x0930))
#define TXCRP_HCQITH26_2ND	((UINT32P)(TXCRP_BASE+0x0934))
#define TXCRP_HCQITH28_2ND	((UINT32P)(TXCRP_BASE+0x0938))
#define TXCRP_LATCH_2ND_VALID	((UINT32P)(TXCRP_BASE+0x093C))
#define TXCRP_HCQI_SIR_PRD_CTRL	((UINT32P)(TXCRP_BASE+0x0980))
#define TXCRP_HCQI_SIR_PRD_PAR0	((UINT32P)(TXCRP_BASE+0x0984))
#define TXCRP_HCQI_SIR_PRD_PAR1	((UINT32P)(TXCRP_BASE+0x0988))
#define TXCRP_HPREEN	((UINT32P)(TXCRP_BASE+0x02A0))
#define TXCRP_HAACK	((UINT32P)(TXCRP_BASE+0x02A4))
#define TXCRP_HANACK	((UINT32P)(TXCRP_BASE+0x02A8))
#define TXCRP_HACQI	((UINT32P)(TXCRP_BASE+0x02AC))
#define TXCRP_HHARQ_RST	((UINT32P)(TXCRP_BASE+0x02B0))
#define TXCRP_HMP_OFFSET	((UINT32P)(TXCRP_BASE+0x02B4))
#define TXCRP_HCHEN	((UINT32P)(TXCRP_BASE+0x02B8))
#define TXCRP_HMP_OFFSET_2ND	((UINT32P)(TXCRP_BASE+0x02BC))
#define TXCRP_HCQIEN_DTXSUBFCON_EN	((UINT32P)(TXCRP_BASE+0x02C0))
#define TXCRP_HCQIEN_DTXSUBFCON	((UINT32P)(TXCRP_BASE+0x02C4))
#define TXCRP_HCQIEN_DTXFRMCON	((UINT32P)(TXCRP_BASE+0x02C8))
#define TXCRP_ORDER_SUBFCON_EN	((UINT32P)(TXCRP_BASE+0x02CC))
#define TXCRP_ORDER_SUBFCON	((UINT32P)(TXCRP_BASE+0x02D0))
#define TXCRP_ORDER_FRMCON	((UINT32P)(TXCRP_BASE+0x02D4))
#define TXCRP_HPSEUDO_EN	((UINT32P)(TXCRP_BASE+0x0300))
#define TXCRP_HPSEUDO_HSCCH	((UINT32P)(TXCRP_BASE+0x0304))
#define TXCRP_HPSEUDO_HDSCH	((UINT32P)(TXCRP_BASE+0x0308))
#define TXCRP_HPSEUDO_HSIR0	((UINT32P)(TXCRP_BASE+0x030C))
#define TXCRP_HPSEUDO_HSIR1	((UINT32P)(TXCRP_BASE+0x0310))
#define TXCRP_HPSEUDO_HSIR2	((UINT32P)(TXCRP_BASE+0x0314))
#define TXCRP_HPSEUDO_HSIR3	((UINT32P)(TXCRP_BASE+0x0318))
#define TXCRP_HPSEUDO_HSIR4	((UINT32P)(TXCRP_BASE+0x031C))
#define TXCRP_HPSEUDO_ABORT	((UINT32P)(TXCRP_BASE+0x0320))
#define TXCRP_HSTAI_SUBF0	((UINT32P)(TXCRP_BASE+0x0340))
#define TXCRP_HSTAI_SUBF1	((UINT32P)(TXCRP_BASE+0x0344))
#define TXCRP_HSTAI_SUBF2	((UINT32P)(TXCRP_BASE+0x0348))
#define TXCRP_HSTAI_SUBF3	((UINT32P)(TXCRP_BASE+0x034C))
#define TXCRP_HSTAI_SUBF4	((UINT32P)(TXCRP_BASE+0x0350))
#define TXCRP_HSTAO_SUBF0	((UINT32P)(TXCRP_BASE+0x0354))
#define TXCRP_HSTAO_SUBF1	((UINT32P)(TXCRP_BASE+0x0358))
#define TXCRP_HSTAO_SUBF2	((UINT32P)(TXCRP_BASE+0x035C))
#define TXCRP_HSTAO_SUBF3	((UINT32P)(TXCRP_BASE+0x0360))
#define TXCRP_HSTAO_SUBF4	((UINT32P)(TXCRP_BASE+0x0364))
#define TXCRP_HSTA	((UINT32P)(TXCRP_BASE+0x0368))
#define TXCRP_HBETA	((UINT32P)(TXCRP_BASE+0x036C))
#define TXCRP_HSTAI_2ND_SUBF0	((UINT32P)(TXCRP_BASE+0x0370))
#define TXCRP_HSTAI_2ND_SUBF1	((UINT32P)(TXCRP_BASE+0x0374))
#define TXCRP_HSTAI_2ND_SUBF2	((UINT32P)(TXCRP_BASE+0x0378))
#define TXCRP_HSTAI_2ND_SUBF3	((UINT32P)(TXCRP_BASE+0x037C))
#define TXCRP_HSTAI_2ND_SUBF4	((UINT32P)(TXCRP_BASE+0x0380))
#define TXCRP_UDCH_4PAM_EN	((UINT32P)(TXCRP_BASE+0x0400))
#define TXCRP_UTTI	((UINT32P)(TXCRP_BASE+0x0404))
#define TXCRP_UTTI_TXON	((UINT32P)(TXCRP_BASE+0x0408))
#define TXCRP_UCHEN	((UINT32P)(TXCRP_BASE+0x0410))
#define TXCRP_UISLMAP	((UINT32P)(TXCRP_BASE+0x0414))
#define TXCRP_UCSFCN	((UINT32P)(TXCRP_BASE+0x0418))
#define TXCRP_UDSFCN0	((UINT32P)(TXCRP_BASE+0x041C))
#define TXCRP_UDSFCN1	((UINT32P)(TXCRP_BASE+0x0420))
#define TXCRP_UDSFCN2	((UINT32P)(TXCRP_BASE+0x0424))
#define TXCRP_UDSFCN3	((UINT32P)(TXCRP_BASE+0x0428))
#define TXCRP_UCDAT	((UINT32P)(TXCRP_BASE+0x042C))
#define TXCRP_UBETAUC	((UINT32P)(TXCRP_BASE+0x0430))
#define TXCRP_UBETAUD0	((UINT32P)(TXCRP_BASE+0x0434))
#define TXCRP_UBETAUD1	((UINT32P)(TXCRP_BASE+0x0438))
#define TXCRP_UBETAUD2	((UINT32P)(TXCRP_BASE+0x043C))
#define TXCRP_UBETAUD3	((UINT32P)(TXCRP_BASE+0x0440))
#define TXCRP_UBETAUDIR	((UINT32P)(TXCRP_BASE+0x0500))
#define TXCRP_UBETAUDQR	((UINT32P)(TXCRP_BASE+0x0504))
#define TXCRP_UTTI_HWGATED	((UINT32P)(TXCRP_BASE+0x0508))
#define TXCRP_HWGATED_SFCNT	((UINT32P)(TXCRP_BASE+0x050C))
#define TXCRP_HWGATED_STA	((UINT32P)(TXCRP_BASE+0x0510))
#define TXCRP_POWERMODE1	((UINT32P)(TXCRP_BASE+0x0a00))
#define TXCRP_POWERMODE2	((UINT32P)(TXCRP_BASE+0x0a04))
#define TXCRP_DPD_CTRL1	((UINT32P)(TXCRP_BASE+0x0b00))
#define TXCRP_DPD_CTRL2_DBG	((UINT32P)(TXCRP_BASE+0x0b04))
#define TXCRP_DPD_CTRL3_DBG	((UINT32P)(TXCRP_BASE+0x0b08))
#define TXCRP_DPD_PHGA_00	((UINT32P)(TXCRP_BASE+0x0c00))
#define TXCRP_DPD_PHGA_01	((UINT32P)(TXCRP_BASE+0x0c04))
#define TXCRP_DPD_PHGA_02	((UINT32P)(TXCRP_BASE+0x0c08))
#define TXCRP_DPD_PHGA_03	((UINT32P)(TXCRP_BASE+0x0c0C))
#define TXCRP_DPD_PHGA_04	((UINT32P)(TXCRP_BASE+0x0c10))
#define TXCRP_DPD_PHGA_05	((UINT32P)(TXCRP_BASE+0x0c14))
#define TXCRP_DPD_PHGA_06	((UINT32P)(TXCRP_BASE+0x0c18))
#define TXCRP_DPD_PHGA_07	((UINT32P)(TXCRP_BASE+0x0c1C))
#define TXCRP_DPD_PHGA_08	((UINT32P)(TXCRP_BASE+0x0c20))
#define TXCRP_DPD_PHGA_09	((UINT32P)(TXCRP_BASE+0x0c24))
#define TXCRP_DPD_PHGA_10	((UINT32P)(TXCRP_BASE+0x0c28))
#define TXCRP_DPD_PHGA_11	((UINT32P)(TXCRP_BASE+0x0c2C))
#define TXCRP_DPD_PHGA_12	((UINT32P)(TXCRP_BASE+0x0c30))
#define TXCRP_DPD_PHGA_13	((UINT32P)(TXCRP_BASE+0x0c34))
#define TXCRP_DPD_PHGA_14	((UINT32P)(TXCRP_BASE+0x0c38))
#define TXCRP_DPD_PHGA_15	((UINT32P)(TXCRP_BASE+0x0c3C))
#define TXCRP_DPD_PHGA_16	((UINT32P)(TXCRP_BASE+0x0c40))
#define TXCRP_DPD_PHGA_17	((UINT32P)(TXCRP_BASE+0x0c44))
#define TXCRP_DPD_PHGA_18	((UINT32P)(TXCRP_BASE+0x0c48))
#define TXCRP_DPD_PHGA_19	((UINT32P)(TXCRP_BASE+0x0c4C))
#define TXCRP_DPD_PHGA_20	((UINT32P)(TXCRP_BASE+0x0c50))
#define TXCRP_DPD_PHGA_21	((UINT32P)(TXCRP_BASE+0x0c54))
#define TXCRP_DPD_PHGA_22	((UINT32P)(TXCRP_BASE+0x0c58))
#define TXCRP_DPD_PHGA_23	((UINT32P)(TXCRP_BASE+0x0c5C))
#define TXCRP_DPD_PHGA_24	((UINT32P)(TXCRP_BASE+0x0c60))
#define TXCRP_DPD_PHGA_25	((UINT32P)(TXCRP_BASE+0x0c64))
#define TXCRP_DPD_PHGA_26	((UINT32P)(TXCRP_BASE+0x0c68))
#define TXCRP_DPD_PHGA_27	((UINT32P)(TXCRP_BASE+0x0c6C))
#define TXCRP_DPD_PHGA_28	((UINT32P)(TXCRP_BASE+0x0c70))
#define TXCRP_DPD_PHGA_29	((UINT32P)(TXCRP_BASE+0x0c74))
#define TXCRP_DPD_PHGA_30	((UINT32P)(TXCRP_BASE+0x0c78))
#define TXCRP_DPD_PHGA_31	((UINT32P)(TXCRP_BASE+0x0c7C))
#define TXCRP_BSI_ACK2	((UINT32P)(TXCRP_BASE+0x0d00))
#define TXCRP_BSI_NACK2	((UINT32P)(TXCRP_BASE+0x0d04))
#define TXCRP_BSI_NOACK2	((UINT32P)(TXCRP_BASE+0x0d08))
#define TXCRP_BSI_EAI_NACK2	((UINT32P)(TXCRP_BASE+0x0d0C))
#define TXCRP_BSI_ACK3	((UINT32P)(TXCRP_BASE+0x0d10))
#define TXCRP_BSI_NACK3	((UINT32P)(TXCRP_BASE+0x0d14))
#define TXCRP_BSI_NOACK3	((UINT32P)(TXCRP_BASE+0x0d18))
#define TXCRP_BSI_EAI_NACK3	((UINT32P)(TXCRP_BASE+0x0d1C))
#define TXCRP_BSI_ACK4	((UINT32P)(TXCRP_BASE+0x0d20))
#define TXCRP_BSI_NACK4	((UINT32P)(TXCRP_BASE+0x0d24))
#define TXCRP_BSI_NOACK4	((UINT32P)(TXCRP_BASE+0x0d28))
#define TXCRP_BSI_EAI_NACK4	((UINT32P)(TXCRP_BASE+0x0d2C))

// APB Module h_txbrp
#define H_TXBRP_BASE (0x876A0000)
#define UTXBRP_CONFIG	((UINT16P)(H_TXBRP_BASE+0x0000))
#define UTXBRP_2ND_INTLV_1_2	((UINT32P)(H_TXBRP_BASE+0x0004))
#define UTXBRP_2ND_INTLV_3_4	((UINT32P)(H_TXBRP_BASE+0x0008))
#define UTXBRP_CHN_START	((UINT16P)(H_TXBRP_BASE+0x000C))
#define UTXBRP_ENC_DONE_TIME	((UINT32P)(H_TXBRP_BASE+0x0010))
#define UTXBRP_CH1_ADDR	((UINT32P)(H_TXBRP_BASE+0x0014))
#define UTXBRP_FRAME_SIZE	((UINT32P)(H_TXBRP_BASE+0x0018))
#define UTXBRP_CH1_TBS	((UINT16P)(H_TXBRP_BASE+0x0020))
#define UTXBRP_CH1_CBS	((UINT16P)(H_TXBRP_BASE+0x0024))
#define UTXBRP_CH1_PADDING	((UINT16P)(H_TXBRP_BASE+0x0028))
#define UTXBRP_PH_NUM	((UINT16P)(H_TXBRP_BASE+0x002C))
#define UTXBRP_FRAME_SIZE_12	((UINT32P)(H_TXBRP_BASE+0x0030))
#define UTXBRP_FRAME_SIZE_34	((UINT32P)(H_TXBRP_BASE+0x0034))
#define UTXBRP_CH1_RM_CFG	((UINT16P)(H_TXBRP_BASE+0x0038))
#define UTXBRP_CH1_E_INI	((UINT32P)(H_TXBRP_BASE+0x003C))
#define UTXBRP_CH1_E_PLUS	((UINT32P)(H_TXBRP_BASE+0x0040))
#define UTXBRP_CH1_E_MINUS	((UINT32P)(H_TXBRP_BASE+0x0044))
#define UTXBRP_E_S_INI	((UINT16P)(H_TXBRP_BASE+0x0048))
#define UTXBRP_E_S_PM	((UINT32P)(H_TXBRP_BASE+0x004C))
#define UTXBRP_REAL_FRAME_SIZE_12	((UINT32P)(H_TXBRP_BASE+0x0050))
#define UTXBRP_REAL_FRAME_SIZE_34	((UINT32P)(H_TXBRP_BASE+0x0054))
#define UTXBRP_ENC_START_TIME	((UINT32P)(H_TXBRP_BASE+0x0058))
#define UTXBRP_4PAM	((UINT16P)(H_TXBRP_BASE+0x005C))
#define UTXBRP_DBG	((UINT16P)(H_TXBRP_BASE+0x0060))
#define UTXBRP_L2_STATUS	((UINT32P)(H_TXBRP_BASE+0x0064))
#define UTXBRP_SUB_INDEX	((UINT16P)(H_TXBRP_BASE+0x0068))

// APB Module txupc
#define TXUPC_BASE (0x876B0000)
#define TXUPC_CON	((UINT32P)(TXUPC_BASE+0x0000))
#define TXUPC_UPC_SLOTEN	((UINT32P)(TXUPC_BASE+0x0004))
#define TXUPC_PC_OFFSET	((UINT32P)(TXUPC_BASE+0x0008))
#define TXUPC_PSP1_SLOTEN	((UINT32P)(TXUPC_BASE+0x000C))
#define TXUPC_PSP1_OFFSET0	((UINT32P)(TXUPC_BASE+0x0010))
#define TXUPC_PSP1_OFFSET1	((UINT32P)(TXUPC_BASE+0x0014))
#define TXUPC_PSP1_OFFSET2	((UINT32P)(TXUPC_BASE+0x0018))
#define TXUPC_PSP1_OFFSET_CON	((UINT32P)(TXUPC_BASE+0x001C))
#define TXUPC_PSQ1_SLOTEN	((UINT32P)(TXUPC_BASE+0x0020))
#define TXUPC_PSQ1_OFFSET	((UINT32P)(TXUPC_BASE+0x0024))
#define TXUPC_PDP1_OFFSET	((UINT32P)(TXUPC_BASE+0x0028))
#define TXUPC_PDQ1_OFFSET	((UINT32P)(TXUPC_BASE+0x002C))
#define TXUPC_PSP2_OFFSET	((UINT32P)(TXUPC_BASE+0x0030))
#define TXUPC_PSQ2_OFFSET	((UINT32P)(TXUPC_BASE+0x0034))
#define TXUPC_PDP2_OFFSET	((UINT32P)(TXUPC_BASE+0x0038))
#define TXUPC_PDQ2_OFFSET	((UINT32P)(TXUPC_BASE+0x003C))
#define TXUPC_ETPT1_OFFSET	((UINT32P)(TXUPC_BASE+0x0040))
#define TXUPC_ETQT1_OFFSET	((UINT32P)(TXUPC_BASE+0x0044))
#define TXUPC_ETDAC_OFFP_OFFSET	((UINT32P)(TXUPC_BASE+0x0048))
#define TXUPC_ETDAC_OFFQ_OFFSET	((UINT32P)(TXUPC_BASE+0x004C))
#define TXUPC_PSP1_OFFSET_SLOT	((UINT32P)(TXUPC_BASE+0x0050))
#define TXUPC_PSQ1_OFFSET_SLOT	((UINT32P)(TXUPC_BASE+0x0054))
#define TXUPC_PS1_SLOT_CON	((UINT32P)(TXUPC_BASE+0x0058))
#define TXUPC_READ_CON	((UINT32P)(TXUPC_BASE+0x0070))
#define TXUPC_PAR	((UINT32P)(TXUPC_BASE+0x0100))
#define TXUPC_SLOT0	((UINT32P)(TXUPC_BASE+0x0104))
#define TXUPC_SLOT1	((UINT32P)(TXUPC_BASE+0x0108))
#define TXUPC_PINI	((UINT32P)(TXUPC_BASE+0x010C))
#define TXUPC_DCOMP	((UINT32P)(TXUPC_BASE+0x0110))
#define TXUPC_ASPOW	((UINT32P)(TXUPC_BASE+0x0114))
#define TXUPC_POWNET	((UINT32P)(TXUPC_BASE+0x0118))
#define TXUPC_NORMCON	((UINT32P)(TXUPC_BASE+0x011C))
#define TXUPC_MPRCOEF0	((UINT32P)(TXUPC_BASE+0x0120))
#define TXUPC_MPRCOEF1	((UINT32P)(TXUPC_BASE+0x0124))
#define TXUPC_MPRCOEF2	((UINT32P)(TXUPC_BASE+0x0128))
#define TXUPC_MPRCOEF3	((UINT32P)(TXUPC_BASE+0x012C))
#define TXUPC_MPRCOEF4	((UINT32P)(TXUPC_BASE+0x0130))
#define TXUPC_MPRCOEF5	((UINT32P)(TXUPC_BASE+0x0134))
#define TXUPC_MPRCOEF6	((UINT32P)(TXUPC_BASE+0x0138))
#define TXUPC_MPRCOEF7	((UINT32P)(TXUPC_BASE+0x013C))
#define TXUPC_MPRCOEF8	((UINT32P)(TXUPC_BASE+0x0140))
#define TXUPC_MPRCOEF9	((UINT32P)(TXUPC_BASE+0x0144))
#define TXUPC_CPC_SLOT0	((UINT32P)(TXUPC_BASE+0x0148))
#define TXUPC_CPC_SLOT1	((UINT32P)(TXUPC_BASE+0x014C))
#define TXUPC_CPC_SLOT_EN	((UINT32P)(TXUPC_BASE+0x016C))
#define TXUPC_CPC_SLOT_STATUS	((UINT32P)(TXUPC_BASE+0x017C))
#define TXUPC_BETAUD_MIN	((UINT32P)(TXUPC_BASE+0x0150))
#define TXUPC_BETAUD0_PREBOOST0	((UINT32P)(TXUPC_BASE+0x0154))
#define TXUPC_BETAUD0_PREBOOST1	((UINT32P)(TXUPC_BASE+0x0158))
#define TXUPC_BETAUD1_PREBOOST0	((UINT32P)(TXUPC_BASE+0x015C))
#define TXUPC_BETAUD1_PREBOOST1	((UINT32P)(TXUPC_BASE+0x0160))
#define TXUPC_BETAUC_PREBOOST0	((UINT32P)(TXUPC_BASE+0x0164))
#define TXUPC_BETAUC_PREBOOST1	((UINT32P)(TXUPC_BASE+0x0168))
#define TXUPC_DAC_TAR_DB0	((UINT32P)(TXUPC_BASE+0x0170))
#define TXUPC_DAC_TAR_DB1	((UINT32P)(TXUPC_BASE+0x0174))
#define TXUPC_DAC_TAR_DB2	((UINT32P)(TXUPC_BASE+0x0178))
#define TXUPC_PRF_DSP	((UINT32P)(TXUPC_BASE+0x0C20))
#define TXUPC_PTAR_DSP	((UINT32P)(TXUPC_BASE+0x0C24))
#define TXUPC_GRF_DSP	((UINT32P)(TXUPC_BASE+0x0C28))
#define TXUPC_NORM_DSP	((UINT32P)(TXUPC_BASE+0x0C2C))
#define TXUPC_DSP_RDY	((UINT32P)(TXUPC_BASE+0x0C30))
#define TXUPC_DSP_IRQ_READ	((UINT32P)(TXUPC_BASE+0x0C34))
#define TXUPC_DSP_RDY_TIME	((UINT32P)(TXUPC_BASE+0x0C54))
#define TXUPC_PS_CON	((UINT32P)(TXUPC_BASE+0x0200))
#define TXUPC_VM_CON	((UINT32P)(TXUPC_BASE+0x02C0))
#define TXUPC_VM	((UINT32P)(TXUPC_BASE+0x02C4))
#define TXUPC_VM_OFF	((UINT32P)(TXUPC_BASE+0x02C8))
#define TXUPC_VM_SW	((UINT32P)(TXUPC_BASE+0x0304))
#define TXUPC_DC2DC_CON	((UINT32P)(TXUPC_BASE+0x0340))
#define TXUPC_DC2DC	((UINT32P)(TXUPC_BASE+0x0344))
#define TXUPC_DC2DC_OFF	((UINT32P)(TXUPC_BASE+0x0348))
#define TXUPC_DC2DC_SW	((UINT32P)(TXUPC_BASE+0x0384))
#define TXUPC_DC2DC_SPI_ADDR0	((UINT32P)(TXUPC_BASE+0x0360))
#define TXUPC_DC2DC_SPI_DATA0	((UINT32P)(TXUPC_BASE+0x0364))
#define TXUPC_DC2DC_SPI_DATA1	((UINT32P)(TXUPC_BASE+0x0368))
#define TXUPC_DC2DC_SPI_DATA2	((UINT32P)(TXUPC_BASE+0x036C))
#define TXUPC_DC2DC_SPI_DATA3	((UINT32P)(TXUPC_BASE+0x0370))
#define TXUPC_DC2DC_SPI_DBG_CON	((UINT32P)(TXUPC_BASE+0x0374))
#define TXUPC_DC2DC_SPI_STA	((UINT32P)(TXUPC_BASE+0x0F60))
#define TXUPC_VBIAS_CON	((UINT32P)(TXUPC_BASE+0x03C0))
#define TXUPC_VBIASDAC0	((UINT32P)(TXUPC_BASE+0x03C4))
#define TXUPC_VBIASDAC1	((UINT32P)(TXUPC_BASE+0x03C8))
#define TXUPC_VBIASDAC2	((UINT32P)(TXUPC_BASE+0x03CC))
#define TXUPC_VBIASDAC3	((UINT32P)(TXUPC_BASE+0x03D0))
#define TXUPC_VBIASDAC_OFF	((UINT32P)(TXUPC_BASE+0x03D4))
#define TXUPC_VBIAS_SW	((UINT32P)(TXUPC_BASE+0x0404))
#define TXUPC_PGABSI_CON	((UINT32P)(TXUPC_BASE+0x0500))
#define TXUPC_PGABSI_OFF	((UINT32P)(TXUPC_BASE+0x0504))
#define TXUPC_PGABSI_MASK	((UINT32P)(TXUPC_BASE+0x0514))
#define TXUPC_PGABSI_VALUE	((UINT32P)(TXUPC_BASE+0x0518))
#define TXUPC_PGABSI_SWP0	((UINT32P)(TXUPC_BASE+0x05F0))
#define TXUPC_PGABSI_SWP1	((UINT32P)(TXUPC_BASE+0x05F4))
#define TXUPC_PGABSI_SWQ0	((UINT32P)(TXUPC_BASE+0x05F8))
#define TXUPC_PGABSI_SWQ1	((UINT32P)(TXUPC_BASE+0x05FC))
#define TXUPC_MIPI_CON	((UINT32P)(TXUPC_BASE+0x0700))
#define TXUPC_MIPI	((UINT32P)(TXUPC_BASE+0x0704))
#define TXUPC_MIPI_SW	((UINT32P)(TXUPC_BASE+0x0740))
#define TXUPC_PGABSI2_OFF	((UINT32P)(TXUPC_BASE+0x0800))
#define TXUPC_PGABSI2_MASK	((UINT32P)(TXUPC_BASE+0x0804))
#define TXUPC_PGABSI2_VALUE	((UINT32P)(TXUPC_BASE+0x0808))
#define TXUPC_PGABSI2_SWP0	((UINT32P)(TXUPC_BASE+0x08B0))
#define TXUPC_PGABSI2_SWP1	((UINT32P)(TXUPC_BASE+0x08B4))
#define TXUPC_PGABSI2_SWQ0	((UINT32P)(TXUPC_BASE+0x08B8))
#define TXUPC_PGABSI2_SWQ1	((UINT32P)(TXUPC_BASE+0x08BC))
#define TXUPC_ET_VPA_CON	((UINT32P)(TXUPC_BASE+0x0B1C))
#define TXUPC_DC2DC_BSI_MASK	((UINT32P)(TXUPC_BASE+0x0B50))
#define TXUPC_DC2DC_BSI_VALUE	((UINT32P)(TXUPC_BASE+0x0B54))
#define TXUPC_DC2DC_BSI_OFF	((UINT32P)(TXUPC_BASE+0x0B4C))
#define TXUPC_DC2DC_BSI_SWP	((UINT32P)(TXUPC_BASE+0x0B70))
#define TXUPC_DC2DC_BSI_SWQ	((UINT32P)(TXUPC_BASE+0x0B8C))
#define TXUPC_PACOMP_CON	((UINT32P)(TXUPC_BASE+0x0B00))
#define TXUPC_PGACOMP_CON	((UINT32P)(TXUPC_BASE+0x0B04))
#define TXUPC_PGACOMP_SW	((UINT32P)(TXUPC_BASE+0x0B08))
#define TXUPC_TXIQCOMP_CON	((UINT32P)(TXUPC_BASE+0x0B0C))
#define TXUPC_ET_MIPI_OFFSET_0	((UINT32P)(TXUPC_BASE+0x0780))
#define TXUPC_ET_MIPI_OFFSET_1	((UINT32P)(TXUPC_BASE+0x0784))
#define TXUPC_ET_MIPI_OFFSET_2	((UINT32P)(TXUPC_BASE+0x0788))
#define TXUPC_ET_MIPI_OFFSET_3	((UINT32P)(TXUPC_BASE+0x078C))
#define TXUPC_ET_MIPI_OFFSET_4	((UINT32P)(TXUPC_BASE+0x0790))
#define TXUPC_ET_OFFSET0	((UINT32P)(TXUPC_BASE+0x07C0))
#define TXUPC_PS_ET_CON0	((UINT32P)(TXUPC_BASE+0x07C4))
#define TXUPC_ET_PTAR_OFF	((UINT32P)(TXUPC_BASE+0x07D0))
#define TXUPC_PA_CON	((UINT32P)(TXUPC_BASE+0x0240))
#define TXUPC_GAIN	((UINT32P)(TXUPC_BASE+0x0244))
#define TXUPC_PAGAIN	((UINT32P)(TXUPC_BASE+0x0248))
#define TXUPC_HYSTG	((UINT32P)(TXUPC_BASE+0x024C))
#define TXUPC_PRF_COMPDBH	((UINT32P)(TXUPC_BASE+0x0250))
#define TXUPC_PRF_COMPDBM	((UINT32P)(TXUPC_BASE+0x0254))
#define TXUPC_PRF_COMPDBL	((UINT32P)(TXUPC_BASE+0x0258))
#define TXUPC_PA_OCTLEV_CON0	((UINT32P)(TXUPC_BASE+0x0260))
#define TXUPC_PA_OCTLEV_CON1	((UINT32P)(TXUPC_BASE+0x0264))
#define TXUPC_PA_OCTLEV_CON2	((UINT32P)(TXUPC_BASE+0x0268))
#define TXUPC_PA_OCTLEV_CON3	((UINT32P)(TXUPC_BASE+0x026C))
#define TXUPC_PRF_PA_CHNG_CON	((UINT32P)(TXUPC_BASE+0x0900))
#define TXUPC_PRF_PA_LMCHNG_HCOMP0	((UINT32P)(TXUPC_BASE+0x0904))
#define TXUPC_PRF_PA_LMCHNG_HCOMP1	((UINT32P)(TXUPC_BASE+0x0908))
#define TXUPC_PRF_PA_LHCHNG_HCOMP0	((UINT32P)(TXUPC_BASE+0x090C))
#define TXUPC_PRF_PA_LHCHNG_HCOMP1	((UINT32P)(TXUPC_BASE+0x0910))
#define TXUPC_PRF_PA_MLCHNG_HCOMP0	((UINT32P)(TXUPC_BASE+0x0914))
#define TXUPC_PRF_PA_MLCHNG_HCOMP1	((UINT32P)(TXUPC_BASE+0x0918))
#define TXUPC_PRF_PA_MHCHNG_HCOMP0	((UINT32P)(TXUPC_BASE+0x091C))
#define TXUPC_PRF_PA_MHCHNG_HCOMP1	((UINT32P)(TXUPC_BASE+0x0920))
#define TXUPC_PRF_PA_HLCHNG_HCOMP0	((UINT32P)(TXUPC_BASE+0x0924))
#define TXUPC_PRF_PA_HLCHNG_HCOMP1	((UINT32P)(TXUPC_BASE+0x0928))
#define TXUPC_PRF_PA_HMCHNG_HCOMP0	((UINT32P)(TXUPC_BASE+0x092C))
#define TXUPC_PRF_PA_HMCHNG_HCOMP1	((UINT32P)(TXUPC_BASE+0x0930))
#define TXUPC_PRF_PA_LMCHNG_WCOMP	((UINT32P)(TXUPC_BASE+0x0934))
#define TXUPC_PRF_PA_LHCHNG_WCOMP	((UINT32P)(TXUPC_BASE+0x0938))
#define TXUPC_PRF_PA_MLCHNG_WCOMP	((UINT32P)(TXUPC_BASE+0x093C))
#define TXUPC_PRF_PA_MHCHNG_WCOMP	((UINT32P)(TXUPC_BASE+0x0940))
#define TXUPC_PRF_PA_HLCHNG_WCOMP	((UINT32P)(TXUPC_BASE+0x0944))
#define TXUPC_PRF_PA_HMCHNG_WCOMP	((UINT32P)(TXUPC_BASE+0x0948))
#define TXUPC_PGABSI_COMP	((UINT32P)(TXUPC_BASE+0x051C))
#define TXUPC_PGABSI_RFBDY	((UINT32P)(TXUPC_BASE+0x0520))
#define TXUPC_PGABSI_OHGVGABBBDY	((UINT32P)(TXUPC_BASE+0x0524))
#define TXUPC_PGABSI_GDETBDY	((UINT32P)(TXUPC_BASE+0x0528))
#define TXUPC_PGABSI_MEASEL	((UINT32P)(TXUPC_BASE+0x052C))
#define TXUPC_PGABSI_GPA0	((UINT32P)(TXUPC_BASE+0x0530))
#define TXUPC_PGABSI_GPA1	((UINT32P)(TXUPC_BASE+0x0534))
#define TXUPC_PGABSI_GPA2	((UINT32P)(TXUPC_BASE+0x0538))
#define TXUPC_PGABSI_GPA3	((UINT32P)(TXUPC_BASE+0x053C))
#define TXUPC_PGABSI_COMP2	((UINT32P)(TXUPC_BASE+0x0540))
#define TXUPC_PGABSI_RFDEC00	((UINT32P)(TXUPC_BASE+0x0550))
#define TXUPC_PGABSI_RFDEC01	((UINT32P)(TXUPC_BASE+0x0554))
#define TXUPC_PGABSI_RFDEC02	((UINT32P)(TXUPC_BASE+0x0558))
#define TXUPC_PGABSI_RFDEC03	((UINT32P)(TXUPC_BASE+0x055C))
#define TXUPC_PGABSI_RFDEC04	((UINT32P)(TXUPC_BASE+0x0560))
#define TXUPC_PGABSI_RFDEC05	((UINT32P)(TXUPC_BASE+0x0564))
#define TXUPC_PGABSI_RFDEC06	((UINT32P)(TXUPC_BASE+0x0568))
#define TXUPC_PGABSI_RFDEC07	((UINT32P)(TXUPC_BASE+0x056C))
#define TXUPC_PGABSI_RFDEC08	((UINT32P)(TXUPC_BASE+0x0570))
#define TXUPC_PGABSI_RFDEC09	((UINT32P)(TXUPC_BASE+0x0574))
#define TXUPC_PGABSI_RFDEC10	((UINT32P)(TXUPC_BASE+0x0578))
#define TXUPC_PGABSI_RFDEC11	((UINT32P)(TXUPC_BASE+0x057C))
#define TXUPC_PGABSI_RFDEC12	((UINT32P)(TXUPC_BASE+0x0580))
#define TXUPC_PGABSI_RFDEC13	((UINT32P)(TXUPC_BASE+0x0584))
#define TXUPC_PGABSI_RFDEC14	((UINT32P)(TXUPC_BASE+0x0588))
#define TXUPC_PGABSI_RFDEC15	((UINT32P)(TXUPC_BASE+0x058C))
#define TXUPC_PGABSI_RFDEC16	((UINT32P)(TXUPC_BASE+0x0590))
#define TXUPC_PGABSI_RFDEC17	((UINT32P)(TXUPC_BASE+0x0594))
#define TXUPC_PGABSI_RFDEC18	((UINT32P)(TXUPC_BASE+0x0598))
#define TXUPC_PGABSI_RFDEC19	((UINT32P)(TXUPC_BASE+0x059C))
#define TXUPC_PGABSI_RFDEC20	((UINT32P)(TXUPC_BASE+0x05A0))
#define TXUPC_PGABSI_RFDEC21	((UINT32P)(TXUPC_BASE+0x05A4))
#define TXUPC_PGABSI_RFDEC22	((UINT32P)(TXUPC_BASE+0x05A8))
#define TXUPC_PGABSI_RFDEC23	((UINT32P)(TXUPC_BASE+0x05AC))
#define TXUPC_PGABSI_RFDEC24	((UINT32P)(TXUPC_BASE+0x05B0))
#define TXUPC_PGABSI_RFDEC25	((UINT32P)(TXUPC_BASE+0x05B4))
#define TXUPC_PGABSI_RFDEC26	((UINT32P)(TXUPC_BASE+0x05B8))
#define TXUPC_PGABSI_RFDEC27	((UINT32P)(TXUPC_BASE+0x05BC))
#define TXUPC_PGABSI_GAIN_LUT00	((UINT32P)(TXUPC_BASE+0x0810))
#define TXUPC_PGABSI_GAIN_LUT01	((UINT32P)(TXUPC_BASE+0x0814))
#define TXUPC_PGABSI_GAIN_LUT02	((UINT32P)(TXUPC_BASE+0x0818))
#define TXUPC_PGABSI_GAIN_LUT03	((UINT32P)(TXUPC_BASE+0x081C))
#define TXUPC_PGABSI_GAIN_LUT04	((UINT32P)(TXUPC_BASE+0x0820))
#define TXUPC_PGABSI_GAIN_LUT05	((UINT32P)(TXUPC_BASE+0x0824))
#define TXUPC_PGABSI_GAIN_LUT06	((UINT32P)(TXUPC_BASE+0x0828))
#define TXUPC_PGABSI_GAIN_LUT07	((UINT32P)(TXUPC_BASE+0x082C))
#define TXUPC_PGABSI_GAIN_LUT08	((UINT32P)(TXUPC_BASE+0x0830))
#define TXUPC_PGABSI_GAIN_LUT09	((UINT32P)(TXUPC_BASE+0x0834))
#define TXUPC_PGABSI_GAIN_LUT10	((UINT32P)(TXUPC_BASE+0x0838))
#define TXUPC_PGABSI_GAIN_LUT11	((UINT32P)(TXUPC_BASE+0x083C))
#define TXUPC_PGABSI_GAIN_LUT12	((UINT32P)(TXUPC_BASE+0x0840))
#define TXUPC_PGABSI_GAIN_LUT13	((UINT32P)(TXUPC_BASE+0x0844))
#define TXUPC_PGABSI_GAIN_LUT14	((UINT32P)(TXUPC_BASE+0x0848))
#define TXUPC_PGABSI_GAIN_LUT15	((UINT32P)(TXUPC_BASE+0x084C))
#define TXUPC_PGABSI_GAIN_LUT16	((UINT32P)(TXUPC_BASE+0x0850))
#define TXUPC_PGABSI_GAIN_LUT17	((UINT32P)(TXUPC_BASE+0x0854))
#define TXUPC_PGABSI_GAIN_LUT18	((UINT32P)(TXUPC_BASE+0x0858))
#define TXUPC_PGABSI_GAIN_LUT19	((UINT32P)(TXUPC_BASE+0x08C0))
#define TXUPC_PGABSI_GAIN_LUT20	((UINT32P)(TXUPC_BASE+0x08C4))
#define TXUPC_PGABSI_GAIN_LUT21	((UINT32P)(TXUPC_BASE+0x08C8))
#define TXUPC_PGABSI_GAIN_LUT22	((UINT32P)(TXUPC_BASE+0x08CC))
#define TXUPC_PGABSI_GAIN_LUT23	((UINT32P)(TXUPC_BASE+0x08D0))
#define TXUPC_PGABSI_GAIN_LUT24	((UINT32P)(TXUPC_BASE+0x08D4))
#define TXUPC_PGABSI_GAIN_LUT25	((UINT32P)(TXUPC_BASE+0x08D8))
#define TXUPC_PGABSI_GAIN_LUT26	((UINT32P)(TXUPC_BASE+0x08DC))
#define TXUPC_PGABSI_GAIN_LUT27	((UINT32P)(TXUPC_BASE+0x08E0))
#define TXUPC_PGABSI_GDET_LUT00	((UINT32P)(TXUPC_BASE+0x0860))
#define TXUPC_PGABSI_GDET_LUT01	((UINT32P)(TXUPC_BASE+0x0864))
#define TXUPC_PGABSI_GDET_LUT02	((UINT32P)(TXUPC_BASE+0x0868))
#define TXUPC_PGABSI_GDET_LUT03	((UINT32P)(TXUPC_BASE+0x086C))
#define TXUPC_PGABSI_GDET_LUT04	((UINT32P)(TXUPC_BASE+0x0870))
#define TXUPC_PGABSI_GDET_LUT05	((UINT32P)(TXUPC_BASE+0x0874))
#define TXUPC_PGABSI_GDET_LUT06	((UINT32P)(TXUPC_BASE+0x0878))
#define TXUPC_PGABSI_GDET_LUT07	((UINT32P)(TXUPC_BASE+0x087C))
#define TXUPC_PGABSI_GDET_LUT08	((UINT32P)(TXUPC_BASE+0x0880))
#define TXUPC_PGABSI_GDET_LUT09	((UINT32P)(TXUPC_BASE+0x0884))
#define TXUPC_PGABSI_GDET_LUT10	((UINT32P)(TXUPC_BASE+0x0888))
#define TXUPC_PGABSI_GDET_LUT11	((UINT32P)(TXUPC_BASE+0x088C))
#define TXUPC_PGABSI_GDET_LUT12	((UINT32P)(TXUPC_BASE+0x0890))
#define TXUPC_PGABSI_GDET_LUT13	((UINT32P)(TXUPC_BASE+0x0894))
#define TXUPC_PGABSI_GDET_LUT14	((UINT32P)(TXUPC_BASE+0x0898))
#define TXUPC_PGABSI_GDET_LUT15	((UINT32P)(TXUPC_BASE+0x089C))
#define TXUPC_PGABSI_GDET_LUT16	((UINT32P)(TXUPC_BASE+0x08A0))
#define TXUPC_PGABSI_GDET_LUT17	((UINT32P)(TXUPC_BASE+0x08A4))
#define TXUPC_ET_CON	((UINT32P)(TXUPC_BASE+0x0A00))
#define TXUPC_ET_GMPR0	((UINT32P)(TXUPC_BASE+0x0A04))
#define TXUPC_ET_GMPR1	((UINT32P)(TXUPC_BASE+0x0A08))
#define TXUPC_ET_GMPR2	((UINT32P)(TXUPC_BASE+0x0A0C))
#define TXUPC_ET_GO_LUT_INI	((UINT32P)(TXUPC_BASE+0x0A10))
#define TXUPC_ET_GO_LUT00	((UINT32P)(TXUPC_BASE+0x0A14))
#define TXUPC_ET_GO_LUT01	((UINT32P)(TXUPC_BASE+0x0A18))
#define TXUPC_ET_GO_LUT02	((UINT32P)(TXUPC_BASE+0x0A1C))
#define TXUPC_ET_GO_LUT03	((UINT32P)(TXUPC_BASE+0x0A20))
#define TXUPC_ET_GO_LUT04	((UINT32P)(TXUPC_BASE+0x0A24))
#define TXUPC_ET_GO_LUT05	((UINT32P)(TXUPC_BASE+0x0A28))
#define TXUPC_ET_GO_LUT06	((UINT32P)(TXUPC_BASE+0x0A2C))
#define TXUPC_ET_GO_LUT07	((UINT32P)(TXUPC_BASE+0x0A30))
#define TXUPC_ET_GO_LUT08	((UINT32P)(TXUPC_BASE+0x0A34))
#define TXUPC_ET_GO_LUT09	((UINT32P)(TXUPC_BASE+0x0A38))
#define TXUPC_ET_GO_LUT10	((UINT32P)(TXUPC_BASE+0x0A3C))
#define TXUPC_ET_GO_LUT11	((UINT32P)(TXUPC_BASE+0x0A40))
#define TXUPC_ET_GO_LUT12	((UINT32P)(TXUPC_BASE+0x0A44))
#define TXUPC_ET_GO_LUT13	((UINT32P)(TXUPC_BASE+0x0A48))
#define TXUPC_ET_GO_LUT14	((UINT32P)(TXUPC_BASE+0x0A4C))
#define TXUPC_ET_GO_LUT15	((UINT32P)(TXUPC_BASE+0x0A50))
#define TXUPC_ET_GO_LUT16	((UINT32P)(TXUPC_BASE+0x0A54))
#define TXUPC_ET_GO_LUT17	((UINT32P)(TXUPC_BASE+0x0A58))
#define TXUPC_ET_GO_LUT18	((UINT32P)(TXUPC_BASE+0x0A5C))
#define TXUPC_ET_GO_LUT19	((UINT32P)(TXUPC_BASE+0x0A60))
#define TXUPC_ET_GO_LUT20	((UINT32P)(TXUPC_BASE+0x0A64))
#define TXUPC_ET_GO_LUT21	((UINT32P)(TXUPC_BASE+0x0A68))
#define TXUPC_ET_GO_LUT22	((UINT32P)(TXUPC_BASE+0x0A6C))
#define TXUPC_ET_GO_LUT23	((UINT32P)(TXUPC_BASE+0x0A70))
#define TXUPC_ET_GO_LUT24	((UINT32P)(TXUPC_BASE+0x0A74))
#define TXUPC_ET_AMRMS	((UINT32P)(TXUPC_BASE+0x0A78))
#define TXUPC_ET_VPA_LUT00	((UINT32P)(TXUPC_BASE+0x0A88))
#define TXUPC_ET_VPA_LUT01	((UINT32P)(TXUPC_BASE+0x0A8C))
#define TXUPC_ET_VPA_LUT02	((UINT32P)(TXUPC_BASE+0x0A90))
#define TXUPC_ET_VPA_LUT03	((UINT32P)(TXUPC_BASE+0x0A94))
#define TXUPC_ET_VPA_LUT04	((UINT32P)(TXUPC_BASE+0x0A98))
#define TXUPC_ET_VPA_LUT05	((UINT32P)(TXUPC_BASE+0x0A9C))
#define TXUPC_ET_VPA_LUT06	((UINT32P)(TXUPC_BASE+0x0AA0))
#define TXUPC_ET_VPA_LUT07	((UINT32P)(TXUPC_BASE+0x0AA4))
#define TXUPC_ET_VPA_LUT08	((UINT32P)(TXUPC_BASE+0x0AA8))
#define TXUPC_ET_VPA_LUT09	((UINT32P)(TXUPC_BASE+0x0AAC))
#define TXUPC_ET_VPA_LUT10	((UINT32P)(TXUPC_BASE+0x0AB0))
#define TXUPC_ET_VPA_LUT11	((UINT32P)(TXUPC_BASE+0x0AB4))
#define TXUPC_ET_VPA_LUT12	((UINT32P)(TXUPC_BASE+0x0AB8))
#define TXUPC_ET_VPA_LUT13	((UINT32P)(TXUPC_BASE+0x0ABC))
#define TXUPC_ET_VPA_LUT14	((UINT32P)(TXUPC_BASE+0x0AC0))
#define TXUPC_ET_VPA_LUT15	((UINT32P)(TXUPC_BASE+0x0AC4))
#define TXUPC_ET_PAR	((UINT32P)(TXUPC_BASE+0x0AE0))
#define TXUPC_PD_CON	((UINT32P)(TXUPC_BASE+0x0C00))
#define TXUPC_PDCOMP_CON	((UINT32P)(TXUPC_BASE+0x0C04))
#define TXUPC_PDBSI_SHIFT	((UINT32P)(TXUPC_BASE+0x0D00))
#define TXUPC_PDBSI_MASK	((UINT32P)(TXUPC_BASE+0x0D04))
#define TXUPC_PDBSI_CON1	((UINT32P)(TXUPC_BASE+0x0D08))
#define TXUPC_PDBSI_CON2	((UINT32P)(TXUPC_BASE+0x0D0C))
#define TXUPC_PDBSI_CON3	((UINT32P)(TXUPC_BASE+0x0D10))
#define TXUPC_PSEUDO_TPCIN	((UINT32P)(TXUPC_BASE+0x0E00))
#define TXUPC_PSEUDO_PDBSIINP0	((UINT32P)(TXUPC_BASE+0x0E08))
#define TXUPC_PSEUDO_PDBSIINP1	((UINT32P)(TXUPC_BASE+0x0E0C))
#define TXUPC_PSEUDO_PDBSIINQ0	((UINT32P)(TXUPC_BASE+0x0E10))
#define TXUPC_PSEUDO_PDBSIINQ1	((UINT32P)(TXUPC_BASE+0x0E14))
#define TXUPC_UPC_EN_STA	((UINT32P)(TXUPC_BASE+0x0E40))
#define TXUPC_UPC_DBG_STA	((UINT32P)(TXUPC_BASE+0x0E30))
#define TXUPC_PC_STA0	((UINT32P)(TXUPC_BASE+0x0E44))
#define TXUPC_PC_STA1	((UINT32P)(TXUPC_BASE+0x0E48))
#define TXUPC_PC_FSM_STA	((UINT32P)(TXUPC_BASE+0x0E4C))
#define TXUPC_MPR_STA	((UINT32P)(TXUPC_BASE+0x0E50))
#define TXUPC_STEPP_STA	((UINT32P)(TXUPC_BASE+0x0E54))
#define TXUPC_STEPQ_STA	((UINT32P)(TXUPC_BASE+0x0E58))
#define TXUPC_ADDSC_STA0	((UINT32P)(TXUPC_BASE+0x0E5C))
#define TXUPC_ADDSC_STA1	((UINT32P)(TXUPC_BASE+0x0E60))
#define TXUPC_ADDSC_STA2	((UINT32P)(TXUPC_BASE+0x0E64))
#define TXUPC_ADDSC_STA3	((UINT32P)(TXUPC_BASE+0x0E68))
#define TXUPC_DBB_STA	((UINT32P)(TXUPC_BASE+0x0E6C))
#define TXUPC_DRF_STA	((UINT32P)(TXUPC_BASE+0x0E70))
#define TXUPC_NORM_STA	((UINT32P)(TXUPC_BASE+0x0E74))
#define TXUPC_PTAR_STA	((UINT32P)(TXUPC_BASE+0x0E78))
#define TXUPC_PTAR_REAL_STA	((UINT32P)(TXUPC_BASE+0x0E7C))
#define TXUPC_PDPCCH_COMP_STA	((UINT32P)(TXUPC_BASE+0x0E80))
#define TXUPC_PRF_STA	((UINT32P)(TXUPC_BASE+0x0E84))
#define TXUPC_PRF_DB_STA	((UINT32P)(TXUPC_BASE+0x0E88))
#define TXUPC_PRFTAR_STA	((UINT32P)(TXUPC_BASE+0x0E8C))
#define TXUPC_DRFCORR_STA	((UINT32P)(TXUPC_BASE+0x0E90))
#define TXUPC_PRF_PA_CHNG_COMP_STA	((UINT32P)(TXUPC_BASE+0x0E94))
#define TXUPC_PS_RFSTAP	((UINT32P)(TXUPC_BASE+0x0E98))
#define TXUPC_PS_RFSTAQ	((UINT32P)(TXUPC_BASE+0x0E9C))
#define TXUPC_PA_STA	((UINT32P)(TXUPC_BASE+0x0EA0))
#define TXUPC_PGABSI_STAP0	((UINT32P)(TXUPC_BASE+0x0EB0))
#define TXUPC_PGABSI_STAP1	((UINT32P)(TXUPC_BASE+0x0EB4))
#define TXUPC_PGABSI_STAQ0	((UINT32P)(TXUPC_BASE+0x0EB8))
#define TXUPC_PGABSI_STAQ1	((UINT32P)(TXUPC_BASE+0x0EBC))
#define TXUPC_PGABSI_GSTEP_STA	((UINT32P)(TXUPC_BASE+0x0EC0))
#define TXUPC_PGABSI_GVGAP_STA	((UINT32P)(TXUPC_BASE+0x0EC4))
#define TXUPC_PGABSI_GVGAQ_STA	((UINT32P)(TXUPC_BASE+0x0EC8))
#define TXUPC_PGABSI_GRFP_STA	((UINT32P)(TXUPC_BASE+0x0ECC))
#define TXUPC_PGABSI_GRFQ_STA	((UINT32P)(TXUPC_BASE+0x0ED0))
#define TXUPC_PGABSI_GVGABBP_STA	((UINT32P)(TXUPC_BASE+0x0ED4))
#define TXUPC_PGABSI_GVGABBQ_STA	((UINT32P)(TXUPC_BASE+0x0ED8))
#define TXUPC_PGABSI_GAINRF_STA	((UINT32P)(TXUPC_BASE+0x0EDC))
#define TXUPC_PGABSI_GAINDET_STA	((UINT32P)(TXUPC_BASE+0x0EE0))
#define TXUPC_MIPI_STA	((UINT32P)(TXUPC_BASE+0x0EE4))
#define TXUPC_PGABSI2_STAP0	((UINT32P)(TXUPC_BASE+0x0EE8))
#define TXUPC_PGABSI2_STAP1	((UINT32P)(TXUPC_BASE+0x0EEC))
#define TXUPC_PGABSI2_STAQ0	((UINT32P)(TXUPC_BASE+0x0EF0))
#define TXUPC_PGABSI2_STAQ1	((UINT32P)(TXUPC_BASE+0x0EF4))
#define TXUPC_DC2DC_BSI_STAP	((UINT32P)(TXUPC_BASE+0x0F34))
#define TXUPC_DC2DC_BSI_STAQ	((UINT32P)(TXUPC_BASE+0x0F50))
#define TXUPC_ET_MIPI_STA0	((UINT32P)(TXUPC_BASE+0x0F70))
#define TXUPC_PDBSI_STAP0	((UINT32P)(TXUPC_BASE+0x0EF8))
#define TXUPC_PDBSI_STAP1	((UINT32P)(TXUPC_BASE+0x0EFC))
#define TXUPC_PDBSI_STAQ0	((UINT32P)(TXUPC_BASE+0x0F00))
#define TXUPC_PDBSI_STAQ1	((UINT32P)(TXUPC_BASE+0x0F04))
#define TXUPC_PDBSI_GMEASP_STA	((UINT32P)(TXUPC_BASE+0x0F08))
#define TXUPC_PDBSI_GMEASQ_STA	((UINT32P)(TXUPC_BASE+0x0F0C))
#define TXUPC_PDBSI_GABSPOWERR_STA	((UINT32P)(TXUPC_BASE+0x0F10))
#define TXUPC_PDBSI_GERR_STA	((UINT32P)(TXUPC_BASE+0x0F14))
#define TXUPC_PDBSI_GCORR_STA	((UINT32P)(TXUPC_BASE+0x0F18))

// APB Module bc
#define BC_BASE (0x876C0000)
#define BC_STA	((UINT32P)(BC_BASE+0x0000))
#define BC_SRC	((UINT32P)(BC_BASE+0x0004))
#define BC_DST	((UINT32P)(BC_BASE+0x0008))
#define BC_LDST	((UINT32P)(BC_BASE+0x000C))
#define BC_SIZE	((UINT32P)(BC_BASE+0x0010))
#define BC_CON	((UINT32P)(BC_BASE+0x0014))
#define BC_START	((UINT32P)(BC_BASE+0x0018))

// APB Module dbg_tx
#define DBG_TX_BASE (0x876D0000)

// APB Module hspasys_3_mbist
#define HSPASYS_3_MBIST_BASE (0x876E0000)

// APB Module rxsrp
#define RXSRP_BASE (0x87800000)

// APB Module indec
#define INDEC_BASE (0x87810000)
#define INDEC_CTRL	((UINT16P)(INDEC_BASE+0x0000))
#define INDEC_SW_IRQ	((UINT16P)(INDEC_BASE+0x0004))
#define INDEC_AICH_PAR	((UINT16P)(INDEC_BASE+0x0600))
#define INDEC_AICH_OFFSET	((UINT16P)(INDEC_BASE+0x0604))
#define INDEC_AICH_TH	((UINT32P)(INDEC_BASE+0x0608))
#define INDEC_AICH_OUT	((UINT16P)(INDEC_BASE+0x060C))
#define INDEC_PICH_TH	((UINT16P)(INDEC_BASE+0x0610))
#define INDEC_PICH_OUT	((UINT16P)(INDEC_BASE+0x0614))
#define INDEC_EAI_EN	((UINT16P)(INDEC_BASE+0x0618))
#define INDEC_EAI_PAR	((UINT16P)(INDEC_BASE+0x061C))
#define INDEC_TFCI_CTRL0	((UINT16P)(INDEC_BASE+0x0700))
#define INDEC_TFCI_OUT0	((UINT16P)(INDEC_BASE+0x0704))
#define INDEC_TFCI_CTRL1	((UINT16P)(INDEC_BASE+0x0708))
#define INDEC_TFCI_OUT1	((UINT16P)(INDEC_BASE+0x070C))
#define INDEC_AICH_ACC	((UINT16P)(INDEC_BASE+0x0800))
#define INDEC_AICH_POWH	((UINT16P)(INDEC_BASE+0x0804))
#define INDEC_PICH_ACC	((UINT16P)(INDEC_BASE+0x0808))
#define INDEC_PICH_POWH	((UINT16P)(INDEC_BASE+0x080C))
#define INDEC_AICH_STATUS	((UINT16P)(INDEC_BASE+0x0810))
#define INDEC_PICH_STATUS	((UINT16P)(INDEC_BASE+0x0814))
#define INDEC_TFCI_STS0	((UINT16P)(INDEC_BASE+0x0818))
#define INDEC_TFCI_STS1	((UINT16P)(INDEC_BASE+0x081C))
#define INDEC_EAI_ACC	((UINT16P)(INDEC_BASE+0x0820))
#define INDEC_DBG_00	((UINT16P)(INDEC_BASE+0x0900))
#define INDEC_DBG_01	((UINT16P)(INDEC_BASE+0x0904))
#define INDEC_DBG_02	((UINT16P)(INDEC_BASE+0x0908))
#define INDEC_DBG_03	((UINT16P)(INDEC_BASE+0x090C))
#define INDEC_DBG_04	((UINT16P)(INDEC_BASE+0x0910))
#define INDEC_DBG_05	((UINT16P)(INDEC_BASE+0x0914))
#define INDEC_DBG_06	((UINT16P)(INDEC_BASE+0x0918))
#define INDEC_DBG_07	((UINT16P)(INDEC_BASE+0x091C))
#define INDEC_DBG_08	((UINT16P)(INDEC_BASE+0x0920))
#define INDEC_DBG_09	((UINT16P)(INDEC_BASE+0x0924))
#define INDEC_DBG_10	((UINT16P)(INDEC_BASE+0x0928))
#define INDEC_DBG_11	((UINT16P)(INDEC_BASE+0x092C))
#define INDEC_DBG_12	((UINT16P)(INDEC_BASE+0x0930))
#define INDEC_DBG_13	((UINT16P)(INDEC_BASE+0x0934))
#define INDEC_DBG_14	((UINT16P)(INDEC_BASE+0x0938))
#define INDEC_DBG_15	((UINT16P)(INDEC_BASE+0x093C))

// APB Module rake_0
#define RAKE_0_BASE (0x87820000)

// APB Module rake_1
#define RAKE_1_BASE (0x87830000)

// APB Module rake_2
#define RAKE_2_BASE (0x87840000)

// APB Module searcher
#define SEARCHER_BASE (0x87850000)
#define CC_IRQ_EN	((UINT16P)(SEARCHER_BASE+0x0000))
#define CC_IRQ_STA	((UINT16P)(SEARCHER_BASE+0x0004))
#define CC_IRQ_CLR	((UINT16P)(SEARCHER_BASE+0x0008))
#define SEARCHER_PDN	((UINT16P)(SEARCHER_BASE+0x000C))
#define ST_STA	((UINT16P)(SEARCHER_BASE+0x0010))
#define ST_CON	((UINT16P)(SEARCHER_BASE+0x0014))
#define ST_CS1_INTRA_OFFSET	((UINT16P)(SEARCHER_BASE+0x0018))
#define ST_CS1_INTRA_MASK	((UINT16P)(SEARCHER_BASE+0x001C))
#define ST_CS1_INTER_OFFSET	((UINT16P)(SEARCHER_BASE+0x0020))
#define ST_CS1_INTER_MASK	((UINT16P)(SEARCHER_BASE+0x0024))
#define ST_CS2_INTRA_OFFSET	((UINT16P)(SEARCHER_BASE+0x0028))
#define ST_CS2_INTRA_MASK	((UINT16P)(SEARCHER_BASE+0x002C))
#define ST_START	((UINT16P)(SEARCHER_BASE+0x0030))
#define ST_CS1_INTRA_MASK_CLR	((UINT16P)(SEARCHER_BASE+0x0034))
#define ST_CS1_INTER_MASK_CLR	((UINT16P)(SEARCHER_BASE+0x0038))
#define ST_CS2_INTRA_MASK_CLR	((UINT16P)(SEARCHER_BASE+0x003C))
#define CS1_STA	((UINT32P)(SEARCHER_BASE+0x0040))
#define CS1_INTRA_CON	((UINT32P)(SEARCHER_BASE+0x0044))
#define CS1_INTRA_EARLY	((UINT32P)(SEARCHER_BASE+0x0048))
#define CS1_INTRA_START	((UINT16P)(SEARCHER_BASE+0x004C))
#define CS1_INTER_CON	((UINT32P)(SEARCHER_BASE+0x0050))
#define CS1_INTER_EARLY	((UINT32P)(SEARCHER_BASE+0x0054))
#define CS1_INTER_START	((UINT16P)(SEARCHER_BASE+0x0058))
#define CS1_VALID_NUM	((UINT16P)(SEARCHER_BASE+0x005C))
#define CS1_PP0	((UINT32P)(SEARCHER_BASE+0x0060))
#define CS1_PP1	((UINT32P)(SEARCHER_BASE+0x0064))
#define CS1_PP2	((UINT32P)(SEARCHER_BASE+0x0068))
#define CS1_PP3	((UINT32P)(SEARCHER_BASE+0x006C))
#define CS1_PP4	((UINT32P)(SEARCHER_BASE+0x0070))
#define CS1_PP5	((UINT32P)(SEARCHER_BASE+0x0074))
#define CS1_PP6	((UINT32P)(SEARCHER_BASE+0x0078))
#define CS1_PP7	((UINT32P)(SEARCHER_BASE+0x007C))
#define CS1_PP8	((UINT32P)(SEARCHER_BASE+0x0080))
#define CS1_PP9	((UINT32P)(SEARCHER_BASE+0x0084))
#define CS1_PP10	((UINT32P)(SEARCHER_BASE+0x0088))
#define CS1_PP11	((UINT32P)(SEARCHER_BASE+0x008C))
#define CS1_PP12	((UINT32P)(SEARCHER_BASE+0x0090))
#define CS1_PP13	((UINT32P)(SEARCHER_BASE+0x0094))
#define CS1_PP14	((UINT32P)(SEARCHER_BASE+0x0098))
#define CS1_PP15	((UINT32P)(SEARCHER_BASE+0x009C))
#define CS2_STA	((UINT16P)(SEARCHER_BASE+0x0100))
#define CS2_MASK	((UINT16P)(SEARCHER_BASE+0x0104))
#define CS2_CON	((UINT16P)(SEARCHER_BASE+0x0108))
#define CS2_START	((UINT16P)(SEARCHER_BASE+0x010C))
#define CS2_OFFSET0	((UINT16P)(SEARCHER_BASE+0x0110))
#define CS2_OFFSET1	((UINT16P)(SEARCHER_BASE+0x0114))
#define CS2_OFFSET2	((UINT16P)(SEARCHER_BASE+0x0118))
#define CS2_OFFSET3	((UINT16P)(SEARCHER_BASE+0x011C))
#define CS2_MAX0	((UINT32P)(SEARCHER_BASE+0x0120))
#define CS2_MAX1	((UINT32P)(SEARCHER_BASE+0x0124))
#define CS2_MAX2	((UINT32P)(SEARCHER_BASE+0x0128))
#define CS2_MAX3	((UINT32P)(SEARCHER_BASE+0x012C))
#define CS2_BIN_SEL	((UINT16P)(SEARCHER_BASE+0x0130))
#define DD_STA	((UINT16P)(SEARCHER_BASE+0x0200))
#define DD_CON	((UINT32P)(SEARCHER_BASE+0x0204))
#define DD_START	((UINT16P)(SEARCHER_BASE+0x0208))
#define DD0_IOEST	((UINT32P)(SEARCHER_BASE+0x020C))
#define DD1_IOEST	((UINT32P)(SEARCHER_BASE+0x0210))
#define DD0_RSSI	((UINT32P)(SEARCHER_BASE+0x0214))
#define DD1_RSSI	((UINT32P)(SEARCHER_BASE+0x0218))
#define DD0_RSSI_DRIFT	((UINT32P)(SEARCHER_BASE+0x021C))
#define DD1_RSSI_DRIFT	((UINT32P)(SEARCHER_BASE+0x0220))
#define MS3_PEAK_INFO	((UINT32P)(SEARCHER_BASE+0x05A0))
#define MS3_PEAK_DBG0	((UINT32P)(SEARCHER_BASE+0x05A4))
#define MS3_PEAK_DBG1	((UINT32P)(SEARCHER_BASE+0x05A8))
#define MS3_CELL_INFO	((UINT32P)(SEARCHER_BASE+0x05B0))
#define MS3_CELL_DBG0	((UINT32P)(SEARCHER_BASE+0x05B4))
#define MS3_CELL_DBG1	((UINT32P)(SEARCHER_BASE+0x05B8))
#define SG1_STA	((UINT16P)(SEARCHER_BASE+0x0250))
#define SG1_PHASE	((UINT16P)(SEARCHER_BASE+0x0254))
#define SG1_SHIFT	((UINT32P)(SEARCHER_BASE+0x0258))
#define SG1_START	((UINT16P)(SEARCHER_BASE+0x025C))
#define SG1_SEEDX0	((UINT32P)(SEARCHER_BASE+0x0260))
#define SG1_SEEDX1	((UINT32P)(SEARCHER_BASE+0x0264))
#define SG1_SEEDY	((UINT32P)(SEARCHER_BASE+0x0268))
#define MS3_STA0	((UINT32P)(SEARCHER_BASE+0x0500))
#define MS3_STA1	((UINT32P)(SEARCHER_BASE+0x0504))
#define MS3_SEQ_CON0	((UINT16P)(SEARCHER_BASE+0x0508))
#define MS3_SEQ_CON1	((UINT16P)(SEARCHER_BASE+0x050C))
#define MS3_CON0A	((UINT32P)(SEARCHER_BASE+0x0510))
#define MS3_CON0B	((UINT32P)(SEARCHER_BASE+0x0514))
#define MS3_CON0C	((UINT32P)(SEARCHER_BASE+0x0518))
#define MS3_CON1A	((UINT32P)(SEARCHER_BASE+0x0520))
#define MS3_CON1B	((UINT32P)(SEARCHER_BASE+0x0524))
#define MS3_CON1C	((UINT32P)(SEARCHER_BASE+0x0528))
#define MS3_CON2A	((UINT32P)(SEARCHER_BASE+0x0530))
#define MS3_CON2B	((UINT32P)(SEARCHER_BASE+0x0534))
#define MS3_CON2C	((UINT32P)(SEARCHER_BASE+0x0538))
#define MS3_CON3A	((UINT32P)(SEARCHER_BASE+0x0540))
#define MS3_CON3B	((UINT32P)(SEARCHER_BASE+0x0544))
#define MS3_CON3C	((UINT32P)(SEARCHER_BASE+0x0548))
#define MS3_CON4A	((UINT32P)(SEARCHER_BASE+0x0550))
#define MS3_CON4B	((UINT32P)(SEARCHER_BASE+0x0554))
#define MS3_CON4C	((UINT32P)(SEARCHER_BASE+0x0558))
#define MS3_CON5A	((UINT32P)(SEARCHER_BASE+0x0560))
#define MS3_CON5B	((UINT32P)(SEARCHER_BASE+0x0564))
#define MS3_CON5C	((UINT32P)(SEARCHER_BASE+0x0568))
#define MS3_DMA0	((UINT32P)(SEARCHER_BASE+0x0570))
#define MS3_DMA1	((UINT32P)(SEARCHER_BASE+0x0574))
#define MS3_DMA2	((UINT32P)(SEARCHER_BASE+0x0578))
#define MS3_DMA3	((UINT32P)(SEARCHER_BASE+0x057C))
#define MS3_DMA4	((UINT32P)(SEARCHER_BASE+0x0580))
#define MS3_DMA5	((UINT32P)(SEARCHER_BASE+0x0584))
#define MS3_START	((UINT16P)(SEARCHER_BASE+0x0590))
#define MS3_DBG_CON	((UINT32P)(SEARCHER_BASE+0x05C0))
#define MS3_DBG0	((UINT32P)(SEARCHER_BASE+0x05C4))
#define MS3_DBG1	((UINT32P)(SEARCHER_BASE+0x05C8))
#define MS3_DBG2	((UINT32P)(SEARCHER_BASE+0x05CC))
#define MS3_DBG3	((UINT32P)(SEARCHER_BASE+0x05D0))
#define CS4_STA	((UINT32P)(SEARCHER_BASE+0x0600))
#define CS4_CON	((UINT32P)(SEARCHER_BASE+0x0604))
#define CS4_SEEDX	((UINT32P)(SEARCHER_BASE+0x0608))
#define CS4_SEEDY	((UINT32P)(SEARCHER_BASE+0x060C))
#define CS4_SEEDFX	((UINT32P)(SEARCHER_BASE+0x0610))
#define CS4_START	((UINT16P)(SEARCHER_BASE+0x0614))
#define CS4_FOE	((UINT32P)(SEARCHER_BASE+0x0618))
#define CS4_TXTD	((UINT16P)(SEARCHER_BASE+0x061C))
#define CS4_SEC_CON	((UINT32P)(SEARCHER_BASE+0x0620))
#define CS4_SEC_SEEDX	((UINT32P)(SEARCHER_BASE+0x0624))
#define CS4_SEC_SEEDY	((UINT32P)(SEARCHER_BASE+0x0628))
#define CS4_SEC_SEEDFX	((UINT32P)(SEARCHER_BASE+0x062C))
#define CS4_SEC_FOE	((UINT32P)(SEARCHER_BASE+0x0630))
#define CS4_SEC_TXTD	((UINT16P)(SEARCHER_BASE+0x0634))
#define CS4_WD_TB1A	((UINT32P)(SEARCHER_BASE+0x0638))
#define CS4_WD_TB1B	((UINT32P)(SEARCHER_BASE+0x063C))
#define CS4_WD_TB1C	((UINT32P)(SEARCHER_BASE+0x0640))
#define CS4_WD_TB2A	((UINT32P)(SEARCHER_BASE+0x0644))
#define CS4_WD_TB2B	((UINT32P)(SEARCHER_BASE+0x0648))
#define CS4_WD_TB2C	((UINT32P)(SEARCHER_BASE+0x064C))
#define CS4_WD_WEAK_CNT	((UINT16P)(SEARCHER_BASE+0x0650))
#define DCXO_DD_CTRL	((UINT16P)(SEARCHER_BASE+0x0700))
#define DCXO_DD_LENGTH	((UINT16P)(SEARCHER_BASE+0x0704))
#define DCXO_DD_START_ADDR	((UINT32P)(SEARCHER_BASE+0x0708))
#define DCXO_CS1_TC_IDX	((UINT32P)(SEARCHER_BASE+0x070C))
#define DCXO_CS2_TC_IDX	((UINT32P)(SEARCHER_BASE+0x0710))
#define DCXO_DD_STA	((UINT32P)(SEARCHER_BASE+0x0714))
#define DCXO_DMA_ADDR	((UINT32P)(SEARCHER_BASE+0x0718))
#define DCXO_DMA_STA	((UINT32P)(SEARCHER_BASE+0x071C))
#define DCXO_MXR_CS1_FCW	((UINT16P)(SEARCHER_BASE+0x0800))
#define DCXO_MXR_CS2_FCW	((UINT16P)(SEARCHER_BASE+0x0804))
#define STC_START	((UINT16P)(SEARCHER_BASE+0x0830))
#define STC_ST_STA	((UINT32P)(SEARCHER_BASE+0x0834))
#define STC_DD_STA	((UINT32P)(SEARCHER_BASE+0x0838))
#define STC_CS4_STA	((UINT32P)(SEARCHER_BASE+0x083C))
#define STC_CS4_SEC_STA	((UINT32P)(SEARCHER_BASE+0x0840))
#define STC_DBG	((UINT16P)(SEARCHER_BASE+0x0844))
#define STC_CTRL	((UINT16P)(SEARCHER_BASE+0x0848))
#define WD_NF	((UINT32P)(SEARCHER_BASE+0x0900))
#define WD_CS12_TB1A	((UINT32P)(SEARCHER_BASE+0x0904))
#define WD_CS12_TB1B	((UINT32P)(SEARCHER_BASE+0x0908))
#define WD_CS12_TB1C	((UINT16P)(SEARCHER_BASE+0x090C))
#define WD_CS12_TB2A	((UINT32P)(SEARCHER_BASE+0x0910))
#define WD_CS12_TB2B	((UINT32P)(SEARCHER_BASE+0x0914))
#define WD_CS12_TB2C	((UINT16P)(SEARCHER_BASE+0x0918))
#define WD_CS1_INTRA_CTRL	((UINT16P)(SEARCHER_BASE+0x091C))
#define WD_CS1_INTER_CTRL	((UINT16P)(SEARCHER_BASE+0x0920))
#define WD_CS2_CTRL	((UINT16P)(SEARCHER_BASE+0x0924))
#define WD_CS12_WEAK_CNT	((UINT32P)(SEARCHER_BASE+0x0928))
#define ASYNC_CG_DELAY	((UINT16P)(SEARCHER_BASE+0x0980))
#define PWR_MEAS_CTRL	((UINT16P)(SEARCHER_BASE+0x09C0))
#define PI_CON0	((UINT32P)(SEARCHER_BASE+0x0A00))
#define PI_CON1	((UINT32P)(SEARCHER_BASE+0x0A04))
#define PI_FOE	((UINT32P)(SEARCHER_BASE+0x0A08))
#define PI_DECODE	((UINT32P)(SEARCHER_BASE+0x0A0C))
#define PI_CE	((UINT32P)(SEARCHER_BASE+0x0A10))

// APB Module rxdfe
#define RXDFE_BASE (0x87860000)
#define RXDFE_PHASE_CON	((UINT32P)(RXDFE_BASE+0x0000))
#define RXDFE_CNFG	((UINT32P)(RXDFE_BASE+0x0004))
#define RXDFE_STATUS	((UINT32P)(RXDFE_BASE+0x0008))
#define RXDFE_SW_DIG_DCOI_ANT0	((UINT32P)(RXDFE_BASE+0x000C))
#define RXDFE_SW_DIG_DCOQ_ANT0	((UINT32P)(RXDFE_BASE+0x0010))
#define RXDFE_SW_DIG_DCOI_ANT1	((UINT32P)(RXDFE_BASE+0x0014))
#define RXDFE_SW_DIG_DCOQ_ANT1	((UINT32P)(RXDFE_BASE+0x0018))
#define RXDFE_SW_RF_DCO_ANT0	((UINT32P)(RXDFE_BASE+0x001C))
#define RXDFE_SW_RF_DCO_ANT1	((UINT32P)(RXDFE_BASE+0x0020))
#define RXDFE_SW_RF_GAIN_ANT0	((UINT32P)(RXDFE_BASE+0x0024))
#define RXDFE_SW_DIG_GAIN_ANT0	((UINT32P)(RXDFE_BASE+0x0028))
#define RXDFE_SW_RF_GAIN_ANT1	((UINT32P)(RXDFE_BASE+0x002C))
#define RXDFE_SW_DIG_GAIN_ANT1	((UINT32P)(RXDFE_BASE+0x0030))
#define RXDFE_SW_IQ_GAIN_SINGLE	((UINT32P)(RXDFE_BASE+0x0034))
#define RXDFE_SW_IQ_GAIN_DUAL	((UINT32P)(RXDFE_BASE+0x0038))
#define RXDFE_IQ_GAIN_RB	((UINT32P)(RXDFE_BASE+0x003C))
#define RXDFE_SW_IQ_PHASE_SINGLE	((UINT32P)(RXDFE_BASE+0x0040))
#define RXDFE_SW_IQ_PHASE_DUAL	((UINT32P)(RXDFE_BASE+0x0044))
#define RXDFE_IQ_PHASE_RB	((UINT32P)(RXDFE_BASE+0x0048))
#define RXDFE_RF_EQ_COEF1_SINGLE	((UINT32P)(RXDFE_BASE+0x004C))
#define RXDFE_RF_EQ_COEF2_SINGLE	((UINT32P)(RXDFE_BASE+0x0050))
#define RXDFE_RF_EQ_COEF3_SINGLE	((UINT32P)(RXDFE_BASE+0x0054))
#define RXDFE_RF_EQ_COEF4_SINGLE	((UINT32P)(RXDFE_BASE+0x0058))
#define RXDFE_RF_EQ_COEF5_SINGLE	((UINT32P)(RXDFE_BASE+0x005C))
#define RXDFE_RF_EQ_COEF6_SINGLE	((UINT32P)(RXDFE_BASE+0x0060))
#define RXDFE_RF_EQ_COEF1_DUAL	((UINT32P)(RXDFE_BASE+0x0064))
#define RXDFE_RF_EQ_COEF2_DUAL	((UINT32P)(RXDFE_BASE+0x0068))
#define RXDFE_RF_EQ_COEF3_DUAL	((UINT32P)(RXDFE_BASE+0x006C))
#define RXDFE_RF_EQ_COEF4_DUAL	((UINT32P)(RXDFE_BASE+0x0070))
#define RXDFE_RF_EQ_COEF5_DUAL	((UINT32P)(RXDFE_BASE+0x0074))
#define RXDFE_RF_EQ_COEF6_DUAL	((UINT32P)(RXDFE_BASE+0x0078))
#define RXDFE_HPF_CON	((UINT32P)(RXDFE_BASE+0x007C))
#define RXDFE_SW_CARRIER_OFFSET0_DUAL0	((UINT32P)(RXDFE_BASE+0x0080))
#define RXDFE_SW_CARRIER_OFFSET_DUAL1	((UINT32P)(RXDFE_BASE+0x0084))
#define RXDFE_NCO_FREQ_OFFSET_DUAL0	((UINT32P)(RXDFE_BASE+0x0088))
#define RXDFE_NCO_FREQ_OFFSET_DUAL0_RXK	((UINT32P)(RXDFE_BASE+0x008C))
#define RXDFE_NCO_FREQ_OFFSET_DUAL1	((UINT32P)(RXDFE_BASE+0x0090))
#define RXDFE_NCO_FREQ_OFFSET_DUAL1_RXK	((UINT32P)(RXDFE_BASE+0x0094))
#define RXDFE_INTPL	((UINT32P)(RXDFE_BASE+0x0098))
#define RXDFE_SW_INTPL	((UINT32P)(RXDFE_BASE+0x009C))
#define RXDFE_CLIP_ITP_DUAL0_ANT0	((UINT32P)(RXDFE_BASE+0x00A0))
#define RXDFE_CLIP_ITP_DUAL1_ANT0	((UINT32P)(RXDFE_BASE+0x00A4))
#define RXDFE_CLIP_ITP_DUAL0_ANT1	((UINT32P)(RXDFE_BASE+0x00A8))
#define RXDFE_CLIP_ITP_DUAL1_ANT1	((UINT32P)(RXDFE_BASE+0x00AC))
#define RXDFE_CIC_CLIP_COUNTER_ANT0	((UINT32P)(RXDFE_BASE+0x00B0))
#define RXDFE_CIC_CLIP_COUNTER_ANT1	((UINT32P)(RXDFE_BASE+0x00B4))
#define RXDFE_PR_CON	((UINT32P)(RXDFE_BASE+0x00B8))
#define RXDFE_PR_H	((UINT32P)(RXDFE_BASE+0x00BC))
#define RXDFE_PR_M	((UINT32P)(RXDFE_BASE+0x00C0))
#define RXDFE_PR_L	((UINT32P)(RXDFE_BASE+0x00C4))
#define RXDFE_WB_COEF0_SINGLE	((UINT32P)(RXDFE_BASE+0x00C8))
#define RXDFE_WB_COEF1_SINGLE	((UINT32P)(RXDFE_BASE+0x00CC))
#define RXDFE_WB_COEF2_SINGLE	((UINT32P)(RXDFE_BASE+0x00D0))
#define RXDFE_WB_COEF0_DUAL	((UINT32P)(RXDFE_BASE+0x0114))
#define RXDFE_WB_COEF1_DUAL	((UINT32P)(RXDFE_BASE+0x0118))
#define RXDFE_WB_COEF2_DUAL	((UINT32P)(RXDFE_BASE+0x011C))
#define DFTC_TIMING_FACTOR_0	((UINT32P)(RXDFE_BASE+0x00D4))
#define DFTC_TIMING_FACTOR_1	((UINT32P)(RXDFE_BASE+0x00D8))
#define DFTC_TIMING_FACTOR_2	((UINT32P)(RXDFE_BASE+0x00DC))
#define DFTC_TIMING_FACTOR_3	((UINT32P)(RXDFE_BASE+0x00E0))
#define RXDFE_VERSION_TAG	((UINT32P)(RXDFE_BASE+0x00E4))
#define RXDFE_DEBUG_1	((UINT32P)(RXDFE_BASE+0x00E8))
#define RXDFE_DEBUG_2	((UINT32P)(RXDFE_BASE+0x00EC))
#define RXDFE_DEBUG_3	((UINT32P)(RXDFE_BASE+0x00F0))
#define RXDFE_GROUP_SELECT	((UINT32P)(RXDFE_BASE+0x00F4))
#define RXDFE_DEBUG_SELECT1	((UINT32P)(RXDFE_BASE+0x00F8))
#define RXDFE_DEBUG_SELECT2	((UINT32P)(RXDFE_BASE+0x00FC))
#define RXDFE_DEBUG_SELECT3	((UINT32P)(RXDFE_BASE+0x0100))
#define RXDFE_DEBUG_CHECK_SUM0	((UINT32P)(RXDFE_BASE+0x0104))
#define RXDFE_DEBUG_CHECK_SUM1	((UINT32P)(RXDFE_BASE+0x0108))
#define RXDFE_DEBUG_OUT0	((UINT32P)(RXDFE_BASE+0x010C))
#define RXDFE_DEBUG_OUT1	((UINT32P)(RXDFE_BASE+0x0110))
#define RXDFE_OVLD	((UINT32P)(RXDFE_BASE+0x0120))
#define RXDFE_TDF_COEF0_ANT0	((UINT32P)(RXDFE_BASE+0x0124))
#define RXDFE_TDF_COEF1_ANT0	((UINT32P)(RXDFE_BASE+0x0128))
#define RXDFE_TDF_COEF2_ANT0	((UINT32P)(RXDFE_BASE+0x012C))
#define RXDFE_TDF_COEF3_ANT0	((UINT32P)(RXDFE_BASE+0x0130))
#define RXDFE_TDF_COEF0_ANT1	((UINT32P)(RXDFE_BASE+0x0134))
#define RXDFE_TDF_COEF1_ANT1	((UINT32P)(RXDFE_BASE+0x0138))
#define RXDFE_TDF_COEF2_ANT1	((UINT32P)(RXDFE_BASE+0x013C))
#define RXDFE_TDF_COEF3_ANT1	((UINT32P)(RXDFE_BASE+0x0140))
#define RXDFE_SPARE1	((UINT32P)(RXDFE_BASE+0x0144))
#define RXDFE_SPARE2	((UINT32P)(RXDFE_BASE+0x0148))
#define RXDFE_SPARE3	((UINT32P)(RXDFE_BASE+0x014C))
#define RXDFE_F208M_SPARE	((UINT32P)(RXDFE_BASE+0x0150))
#define RXDFE_AGCDCCON_ANT0	((UINT32P)(RXDFE_BASE+0x0200))
#define RXDFE_DSCON_ANT0	((UINT32P)(RXDFE_BASE+0x0204))
#define RXDFE_RFDLY_ANT0	((UINT32P)(RXDFE_BASE+0x0208))
#define RXDFE_S_IBWB_ANT0	((UINT32P)(RXDFE_BASE+0x020C))
#define RXDFE_S_DC_ANT0	((UINT32P)(RXDFE_BASE+0x0210))
#define RXDFE_N_BL_IBWB_ANT0	((UINT32P)(RXDFE_BASE+0x0214))
#define RXDFE_N_BR_IB_ANT0	((UINT32P)(RXDFE_BASE+0x0218))
#define RXDFE_N_BR_WB_ANT0	((UINT32P)(RXDFE_BASE+0x021C))
#define RXDFE_N_BL_DC_ANT0	((UINT32P)(RXDFE_BASE+0x0220))
#define RXDFE_N_BR_DC_ANT0	((UINT32P)(RXDFE_BASE+0x0224))
#define RXDFE_N_FL_IB_ANT0	((UINT32P)(RXDFE_BASE+0x0228))
#define RXDFE_N_FL_WB_ANT0	((UINT32P)(RXDFE_BASE+0x022C))
#define RXDFE_N_FL_DC_ANT0	((UINT32P)(RXDFE_BASE+0x0230))
#define RXDFE_RSSI_THRE_ANT0	((UINT32P)(RXDFE_BASE+0x0234))
#define RXDFE_DC_THRE_ANT0	((UINT32P)(RXDFE_BASE+0x0238))
#define RXDFE_ACQ_DC_THRE_ANT0	((UINT32P)(RXDFE_BASE+0x023C))
#define RXDFE_IB_THRE_ANT0	((UINT32P)(RXDFE_BASE+0x0240))
#define RXDFE_WB_THRE_ANT0	((UINT32P)(RXDFE_BASE+0x0244))
#define RXDFE_RFAGC_PAR_ANT0	((UINT32P)(RXDFE_BASE+0x0248))
#define RXDFE_DIGAGC_PAR_ANT0	((UINT32P)(RXDFE_BASE+0x024C))
#define RXDFE_DC_PAR_ANT0	((UINT32P)(RXDFE_BASE+0x0250))
#define RXDFE_INI_STA_ANT0	((UINT32P)(RXDFE_BASE+0x0254))
#define RXDFE_STGLEN_ANT0	((UINT32P)(RXDFE_BASE+0x0258))
#define RXDFE_INI_AGC_ANT0	((UINT32P)(RXDFE_BASE+0x025C))
#define RXDFE_INI_DCI_ANT0	((UINT32P)(RXDFE_BASE+0x0260))
#define RXDFE_INI_DCQ_ANT0	((UINT32P)(RXDFE_BASE+0x0264))
#define RXDFE_CURR_EN_ANT0	((UINT32P)(RXDFE_BASE+0x0268))
#define RXDFE_CURR_STA_ANT0	((UINT32P)(RXDFE_BASE+0x026C))
#define RXDFE_CURR_AGC_ANT0	((UINT32P)(RXDFE_BASE+0x0270))
#define RXDFE_CURR_DCI_ANT0	((UINT32P)(RXDFE_BASE+0x0274))
#define RXDFE_CURR_DCQ_ANT0	((UINT32P)(RXDFE_BASE+0x0278))
#define RXDFE_RSSI_ANT0	((UINT32P)(RXDFE_BASE+0x027C))
#define RXDFE_RSSIC_ANT0	((UINT32P)(RXDFE_BASE+0x0280))
#define RXDFE_RSSI_PAR_ANT0	((UINT32P)(RXDFE_BASE+0x0284))
#define RXDFE_INT_STA_ANT0	((UINT32P)(RXDFE_BASE+0x0288))
#define RXDFE_INT_STA2_ANT0	((UINT32P)(RXDFE_BASE+0x028C))
#define RXDFE_EST_DCI_ANT0	((UINT32P)(RXDFE_BASE+0x0290))
#define RXDFE_EST_DCQ_ANT0	((UINT32P)(RXDFE_BASE+0x0294))
#define RXDFE_GAINDIFF_ANT0	((UINT32P)(RXDFE_BASE+0x0298))
#define RXDFE_GAINDIFF2_ANT0	((UINT32P)(RXDFE_BASE+0x029C))
#define RXDFE_DC1STA_ANT0	((UINT32P)(RXDFE_BASE+0x02A0))
#define RXDFE_DC2STA_ANT0	((UINT32P)(RXDFE_BASE+0x02A4))
#define RXDFE_PGASTA_ANT0	((UINT32P)(RXDFE_BASE+0x02A8))
#define RXDFE_PATH_LOSS_ANT0	((UINT32P)(RXDFE_BASE+0x02AC))
#define RXDFE_RFCON_ANT0	((UINT32P)(RXDFE_BASE+0x02B0))
#define RXDFE_SWGAIN_ANT0	((UINT32P)(RXDFE_BASE+0x02B4))
#define RXDFE_DMADBG_ANT0	((UINT32P)(RXDFE_BASE+0x02B8))
#define RXDFE_PMASK_ANT0	((UINT32P)(RXDFE_BASE+0x02BC))
#define RXDFE_PVALUE_ANT0	((UINT32P)(RXDFE_BASE+0x02C0))
#define RXDFE_IDX_H_HB_ANT0	((UINT32P)(RXDFE_BASE+0x02C4))
#define RXDFE_IDX_M_HB_ANT0	((UINT32P)(RXDFE_BASE+0x02C8))
#define RXDFE_IDX_L_HB_ANT0	((UINT32P)(RXDFE_BASE+0x02CC))
#define RXDFE_ADDR_H_HB_ANT0	((UINT32P)(RXDFE_BASE+0x02D0))
#define RXDFE_ADDR_M_HB_ANT0	((UINT32P)(RXDFE_BASE+0x02D4))
#define RXDFE_ADDR_L_HB_ANT0	((UINT32P)(RXDFE_BASE+0x02D8))
#define RXDFE_HYST1_GAIN_HB_ANT0	((UINT32P)(RXDFE_BASE+0x02DC))
#define RXDFE_HYST2_GAIN_HB_ANT0	((UINT32P)(RXDFE_BASE+0x02E0))
#define RXDFE_IDX_H_LB_ANT0	((UINT32P)(RXDFE_BASE+0x02E4))
#define RXDFE_IDX_M_LB_ANT0	((UINT32P)(RXDFE_BASE+0x02E8))
#define RXDFE_IDX_L_LB_ANT0	((UINT32P)(RXDFE_BASE+0x02EC))
#define RXDFE_ADDR_H_LB_ANT0	((UINT32P)(RXDFE_BASE+0x02F0))
#define RXDFE_ADDR_M_LB_ANT0	((UINT32P)(RXDFE_BASE+0x02F4))
#define RXDFE_ADDR_L_LB_ANT0	((UINT32P)(RXDFE_BASE+0x02F8))
#define RXDFE_HYST1_GAIN_LB_ANT0	((UINT32P)(RXDFE_BASE+0x02FC))
#define RXDFE_HYST2_GAIN_LB_ANT0	((UINT32P)(RXDFE_BASE+0x0300))
#define RXDFE_ADDR_H_HDC_ANT0	((UINT32P)(RXDFE_BASE+0x0304))
#define RXDFE_ADDR_M_HDC_ANT0	((UINT32P)(RXDFE_BASE+0x0308))
#define RXDFE_ADDR_L_HDC_ANT0	((UINT32P)(RXDFE_BASE+0x030C))
#define RXDFE_DC_INIVALID0_ANT0	((UINT32P)(RXDFE_BASE+0x0310))
#define RXDFE_DC_INIVALID1_ANT0	((UINT32P)(RXDFE_BASE+0x0314))
#define RXDFE_ADDR_H_LDC_ANT0	((UINT32P)(RXDFE_BASE+0x0318))
#define RXDFE_ADDR_M_LDC_ANT0	((UINT32P)(RXDFE_BASE+0x031C))
#define RXDFE_ADDR_L_LDC_ANT0	((UINT32P)(RXDFE_BASE+0x0320))
#define RXDFE_ADDR_H_HDC_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x032C))
#define RXDFE_ADDR_M_HDC_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x0330))
#define RXDFE_ADDR_L_HDC_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x0334))
#define RXDFE_ADDR_H_LDC_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x0340))
#define RXDFE_ADDR_M_LDC_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x0344))
#define RXDFE_ADDR_L_LDC_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x0348))
#define RXDFE_DC_VALID0_ANT0	((UINT32P)(RXDFE_BASE+0x0354))
#define RXDFE_DC_VALID1_ANT0	((UINT32P)(RXDFE_BASE+0x0358))
#define RXDFE_DMASK_ANT0	((UINT32P)(RXDFE_BASE+0x0364))
#define RXDFE_DIALUE_ANT0	((UINT32P)(RXDFE_BASE+0x0368))
#define RXDFE_DQALUE_ANT0	((UINT32P)(RXDFE_BASE+0x036C))
#define RXDFE_DC_SHIFT_ANT0	((UINT32P)(RXDFE_BASE+0x0370))
#define RXDFE_DC_SET_ANT0	((UINT32P)(RXDFE_BASE+0x0374))
#define RXDFE_DC_COMP_H_ANT0	((UINT32P)(RXDFE_BASE+0x0378))
#define RXDFE_DC_COMP_M_ANT0	((UINT32P)(RXDFE_BASE+0x037C))
#define RXDFE_DC_COMP_L_ANT0	((UINT32P)(RXDFE_BASE+0x0380))
#define RXDFE_RFDC_BIQUAD0_ANT0	((UINT32P)(RXDFE_BASE+0x0384))
#define RXDFE_RFDC_BIQUAD1_ANT0	((UINT32P)(RXDFE_BASE+0x0388))
#define RXDFE_BIQUAD_MAPH_ANT0	((UINT32P)(RXDFE_BASE+0x038C))
#define RXDFE_BIQUAD_MAPM_ANT0	((UINT32P)(RXDFE_BASE+0x0390))
#define RXDFE_BIQUAD_MAPL_ANT0	((UINT32P)(RXDFE_BASE+0x0394))
#define RXDFE_INBAND_LEVEL_MAX_ANT0	((UINT32P)(RXDFE_BASE+0x0398))
#define RXDFE_SW_RFDCOI_ANT0	((UINT32P)(RXDFE_BASE+0x039C))
#define RXDFE_SW_RFDCOQ_ANT0	((UINT32P)(RXDFE_BASE+0x03A0))
#define RXDFE_WB_CRISIS_LV_READ_ANT0	((UINT32P)(RXDFE_BASE+0x03A4))
#define RXDFE_WB_OVLD_ANT0	((UINT32P)(RXDFE_BASE+0x03A8))
#define RXDFE_SP_UPDATE_ANT0	((UINT32P)(RXDFE_BASE+0x03AC))
#define RXDFE_DC_SATURATE_ANT0	((UINT32P)(RXDFE_BASE+0x03B0))
#define RXDFE_ALL_CW_ANT0	((UINT32P)(RXDFE_BASE+0x03B4))
#define RXDFE_CURR_RSSI_ANT0	((UINT32P)(RXDFE_BASE+0x03B8))
#define RXDFE_SPARE4	((UINT32P)(RXDFE_BASE+0x03BC))
#define RXDFE_SPARE5	((UINT32P)(RXDFE_BASE+0x03C0))
#define RXDFE_SPARE6	((UINT32P)(RXDFE_BASE+0x03C4))
#define RXDFE_AGCDCCON_ANT1	((UINT32P)(RXDFE_BASE+0x0400))
#define RXDFE_DSCON_ANT1	((UINT32P)(RXDFE_BASE+0x0404))
#define RXDFE_RFDLY_ANT1	((UINT32P)(RXDFE_BASE+0x0408))
#define RXDFE_S_IBWB_ANT1	((UINT32P)(RXDFE_BASE+0x040C))
#define RXDFE_S_DC_ANT1	((UINT32P)(RXDFE_BASE+0x0410))
#define RXDFE_N_BL_IBWB_ANT1	((UINT32P)(RXDFE_BASE+0x0414))
#define RXDFE_N_BR_IB_ANT1	((UINT32P)(RXDFE_BASE+0x0418))
#define RXDFE_N_BR_WB_ANT1	((UINT32P)(RXDFE_BASE+0x041C))
#define RXDFE_N_BL_DC_ANT1	((UINT32P)(RXDFE_BASE+0x0420))
#define RXDFE_N_BR_DC_ANT1	((UINT32P)(RXDFE_BASE+0x0424))
#define RXDFE_N_FL_IB_ANT1	((UINT32P)(RXDFE_BASE+0x0428))
#define RXDFE_N_FL_WB_ANT1	((UINT32P)(RXDFE_BASE+0x042C))
#define RXDFE_N_FL_DC_ANT1	((UINT32P)(RXDFE_BASE+0x0430))
#define RXDFE_RSSI_THRE_ANT1	((UINT32P)(RXDFE_BASE+0x0434))
#define RXDFE_DC_THRE_ANT1	((UINT32P)(RXDFE_BASE+0x0438))
#define RXDFE_ACQ_DC_THRE_ANT1	((UINT32P)(RXDFE_BASE+0x043C))
#define RXDFE_IB_THRE_ANT1	((UINT32P)(RXDFE_BASE+0x0440))
#define RXDFE_WB_THRE_ANT1	((UINT32P)(RXDFE_BASE+0x0444))
#define RXDFE_RFAGC_PAR_ANT1	((UINT32P)(RXDFE_BASE+0x0448))
#define RXDFE_DIGAGC_PAR_ANT1	((UINT32P)(RXDFE_BASE+0x044C))
#define RXDFE_DC_PAR_ANT1	((UINT32P)(RXDFE_BASE+0x0450))
#define RXDFE_INI_STA_ANT1	((UINT32P)(RXDFE_BASE+0x0454))
#define RXDFE_STGLEN_ANT1	((UINT32P)(RXDFE_BASE+0x0458))
#define RXDFE_INI_AGC_ANT1	((UINT32P)(RXDFE_BASE+0x045C))
#define RXDFE_INI_DCI_ANT1	((UINT32P)(RXDFE_BASE+0x0460))
#define RXDFE_INI_DCQ_ANT1	((UINT32P)(RXDFE_BASE+0x0464))
#define RXDFE_CURR_EN_ANT1	((UINT32P)(RXDFE_BASE+0x0468))
#define RXDFE_CURR_STA_ANT1	((UINT32P)(RXDFE_BASE+0x046C))
#define RXDFE_CURR_AGC_ANT1	((UINT32P)(RXDFE_BASE+0x0470))
#define RXDFE_CURR_DCI_ANT1	((UINT32P)(RXDFE_BASE+0x0474))
#define RXDFE_CURR_DCQ_ANT1	((UINT32P)(RXDFE_BASE+0x0478))
#define RXDFE_RSSI_ANT1	((UINT32P)(RXDFE_BASE+0x047C))
#define RXDFE_RSSIC_ANT1	((UINT32P)(RXDFE_BASE+0x0480))
#define RXDFE_RSSI_PAR_ANT1	((UINT32P)(RXDFE_BASE+0x0484))
#define RXDFE_INT_STA_ANT1	((UINT32P)(RXDFE_BASE+0x0488))
#define RXDFE_INT_STA2_ANT1	((UINT32P)(RXDFE_BASE+0x048C))
#define RXDFE_EST_DCI_ANT1	((UINT32P)(RXDFE_BASE+0x0490))
#define RXDFE_EST_DCQ_ANT1	((UINT32P)(RXDFE_BASE+0x0494))
#define RXDFE_GAINDIFF_ANT1	((UINT32P)(RXDFE_BASE+0x0498))
#define RXDFE_GAINDIFF2_ANT1	((UINT32P)(RXDFE_BASE+0x049C))
#define RXDFE_DC1STA_ANT1	((UINT32P)(RXDFE_BASE+0x04A0))
#define RXDFE_DC2STA_ANT1	((UINT32P)(RXDFE_BASE+0x04A4))
#define RXDFE_PGASTA_ANT1	((UINT32P)(RXDFE_BASE+0x04A8))
#define RXDFE_PATH_LOSS_ANT1	((UINT32P)(RXDFE_BASE+0x04AC))
#define RXDFE_RFCON_ANT1	((UINT32P)(RXDFE_BASE+0x04B0))
#define RXDFE_SWGAIN_ANT1	((UINT32P)(RXDFE_BASE+0x04B4))
#define RXDFE_DMADBG_ANT1	((UINT32P)(RXDFE_BASE+0x04B8))
#define RXDFE_PMASK_ANT1	((UINT32P)(RXDFE_BASE+0x04BC))
#define RXDFE_PVALUE_ANT1	((UINT32P)(RXDFE_BASE+0x04C0))
#define RXDFE_IDX_H_HB_ANT1	((UINT32P)(RXDFE_BASE+0x04C4))
#define RXDFE_IDX_M_HB_ANT1	((UINT32P)(RXDFE_BASE+0x04C8))
#define RXDFE_IDX_L_HB_ANT1	((UINT32P)(RXDFE_BASE+0x04CC))
#define RXDFE_ADDR_H_HB_ANT1	((UINT32P)(RXDFE_BASE+0x04D0))
#define RXDFE_ADDR_M_HB_ANT1	((UINT32P)(RXDFE_BASE+0x04D4))
#define RXDFE_ADDR_L_HB_ANT1	((UINT32P)(RXDFE_BASE+0x04D8))
#define RXDFE_HYST1_GAIN_HB_ANT1	((UINT32P)(RXDFE_BASE+0x04DC))
#define RXDFE_HYST2_GAIN_HB_ANT1	((UINT32P)(RXDFE_BASE+0x04E0))
#define RXDFE_IDX_H_LB_ANT1	((UINT32P)(RXDFE_BASE+0x04E4))
#define RXDFE_IDX_M_LB_ANT1	((UINT32P)(RXDFE_BASE+0x04E8))
#define RXDFE_IDX_L_LB_ANT1	((UINT32P)(RXDFE_BASE+0x04EC))
#define RXDFE_ADDR_H_LB_ANT1	((UINT32P)(RXDFE_BASE+0x04F0))
#define RXDFE_ADDR_M_LB_ANT1	((UINT32P)(RXDFE_BASE+0x04F4))
#define RXDFE_ADDR_L_LB_ANT1	((UINT32P)(RXDFE_BASE+0x04F8))
#define RXDFE_HYST1_GAIN_LB_ANT1	((UINT32P)(RXDFE_BASE+0x04FC))
#define RXDFE_HYST2_GAIN_LB_ANT1	((UINT32P)(RXDFE_BASE+0x0500))
#define RXDFE_ADDR_H_HDC_ANT1	((UINT32P)(RXDFE_BASE+0x0504))
#define RXDFE_ADDR_M_HDC_ANT1	((UINT32P)(RXDFE_BASE+0x0508))
#define RXDFE_ADDR_L_HDC_ANT1	((UINT32P)(RXDFE_BASE+0x050C))
#define RXDFE_DC_INIVALID0_ANT1	((UINT32P)(RXDFE_BASE+0x0510))
#define RXDFE_DC_INIVALID1_ANT1	((UINT32P)(RXDFE_BASE+0x0514))
#define RXDFE_ADDR_H_LDC_ANT1	((UINT32P)(RXDFE_BASE+0x0518))
#define RXDFE_ADDR_M_LDC_ANT1	((UINT32P)(RXDFE_BASE+0x051C))
#define RXDFE_ADDR_L_LDC_ANT1	((UINT32P)(RXDFE_BASE+0x0520))
#define RXDFE_ADDR_H_HDC_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x052C))
#define RXDFE_ADDR_M_HDC_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x0530))
#define RXDFE_ADDR_L_HDC_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x0534))
#define RXDFE_ADDR_H_LDC_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x0540))
#define RXDFE_ADDR_M_LDC_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x0544))
#define RXDFE_ADDR_L_LDC_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x0548))
#define RXDFE_DC_VALID0_ANT1	((UINT32P)(RXDFE_BASE+0x0554))
#define RXDFE_DC_VALID1_ANT1	((UINT32P)(RXDFE_BASE+0x0558))
#define RXDFE_DMASK_ANT1	((UINT32P)(RXDFE_BASE+0x0564))
#define RXDFE_DIALUE_ANT1	((UINT32P)(RXDFE_BASE+0x0568))
#define RXDFE_DQALUE_ANT1	((UINT32P)(RXDFE_BASE+0x056C))
#define RXDFE_DC_SHIFT_ANT1	((UINT32P)(RXDFE_BASE+0x0570))
#define RXDFE_DC_SET_ANT1	((UINT32P)(RXDFE_BASE+0x0574))
#define RXDFE_DC_COMP_H_ANT1	((UINT32P)(RXDFE_BASE+0x0578))
#define RXDFE_DC_COMP_M_ANT1	((UINT32P)(RXDFE_BASE+0x057C))
#define RXDFE_DC_COMP_L_ANT1	((UINT32P)(RXDFE_BASE+0x0580))
#define RXDFE_RFDC_BIQUAD0_ANT1	((UINT32P)(RXDFE_BASE+0x0584))
#define RXDFE_RFDC_BIQUAD1_ANT1	((UINT32P)(RXDFE_BASE+0x0588))
#define RXDFE_BIQUAD_MAPH_ANT1	((UINT32P)(RXDFE_BASE+0x058C))
#define RXDFE_BIQUAD_MAPM_ANT1	((UINT32P)(RXDFE_BASE+0x0590))
#define RXDFE_BIQUAD_MAPL_ANT1	((UINT32P)(RXDFE_BASE+0x0594))
#define RXDFE_INBAND_LEVEL_MAX_ANT1	((UINT32P)(RXDFE_BASE+0x0598))
#define RXDFE_SW_RFDCOI_ANT1	((UINT32P)(RXDFE_BASE+0x059C))
#define RXDFE_SW_RFDCOQ_ANT1	((UINT32P)(RXDFE_BASE+0x05A0))
#define RXDFE_WB_CRISIS_LV_READ_ANT1	((UINT32P)(RXDFE_BASE+0x05A4))
#define RXDFE_WB_OVLD_ANT1	((UINT32P)(RXDFE_BASE+0x05A8))
#define RXDFE_SP_UPDATE_ANT1	((UINT32P)(RXDFE_BASE+0x05AC))
#define RXDFE_DC_SATURATE_ANT1	((UINT32P)(RXDFE_BASE+0x05B0))
#define RXDFE_ALL_CW_ANT1	((UINT32P)(RXDFE_BASE+0x05B4))
#define RXDFE_CURR_RSSI_ANT1	((UINT32P)(RXDFE_BASE+0x05B8))
#define RXDFE_SPARE7	((UINT32P)(RXDFE_BASE+0x05BC))
#define RXDFE_SPARE8	((UINT32P)(RXDFE_BASE+0x05C0))
#define RXDFE_SPARE9	((UINT32P)(RXDFE_BASE+0x05C4))
#define RXDFE_CAL_RX_ACT_CFG	((UINT32P)(RXDFE_BASE+0x0600))
#define RXDFE_CAL_RX_ACT_DLY	((UINT32P)(RXDFE_BASE+0x0604))
#define RXDFE_CAL_RX_DCEN_LEN_STL	((UINT32P)(RXDFE_BASE+0x0608))
#define RXDFE_CAL_RX_IQ_EST_LEN	((UINT32P)(RXDFE_BASE+0x060C))
#define RXDFE_CAL_RX_BSI_TT_EN	((UINT32P)(RXDFE_BASE+0x0610))
#define RXDFE_CAL_RX_BSI_TT_DIS	((UINT32P)(RXDFE_BASE+0x0614))
#define RXDFE_CAL_RX_BSI_GAIN	((UINT32P)(RXDFE_BASE+0x0618))
#define RXDFE_CAL_RX_BSI_DC0	((UINT32P)(RXDFE_BASE+0x061C))
#define RXDFE_CAL_RX_BSI_DC1	((UINT32P)(RXDFE_BASE+0x0620))
#define RXDFE_CAL_DEBUG_FSM_ANT0	((UINT32P)(RXDFE_BASE+0x0624))
#define RXDFE_CAL_DEBUG_RX_DC_SINGLE_ANT0	((UINT32P)(RXDFE_BASE+0x0628))
#define RXDFE_CAL_DEBUG_RX_DC_SINGLE_ANT1	((UINT32P)(RXDFE_BASE+0x062C))
#define RXDFE_CAL_DEBUG_RX_DC_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x0630))
#define RXDFE_CAL_DEBUG_RX_DC_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x0634))
#define RXDFE_CAL_RX_GAIN_PHASE_SINGLE_ANT0	((UINT32P)(RXDFE_BASE+0x0638))
#define RXDFE_CAL_RX_GAIN_PHASE_SINGLE_ANT1	((UINT32P)(RXDFE_BASE+0x063C))
#define RXDFE_CAL_DEBUG_FSM_ANT1	((UINT32P)(RXDFE_BASE+0x0640))
#define RXDFE_CAL_RX_GAIN_PHASE_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x0644))
#define RXDFE_CAL_RX_GAIN_PHASE_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x0648))
#define RXDFE_SPARE10	((UINT32P)(RXDFE_BASE+0x064C))
#define RXDFE_SPARE11	((UINT32P)(RXDFE_BASE+0x0650))
#define RXDFE_SPARE12	((UINT32P)(RXDFE_BASE+0x0654))
#define RXDFE_CAL_RX_ACT_CFG_E2	((UINT32P)(RXDFE_BASE+0x0800))
#define RXDFE_CAL_RX_ACT_DLY_E2	((UINT32P)(RXDFE_BASE+0x0804))
#define RXDFE_CAL_RX_IQ_EST_LEN_E2	((UINT32P)(RXDFE_BASE+0x0808))
#define RXDFE_CAL_DEBUG_FSM_E2	((UINT32P)(RXDFE_BASE+0x080C))
#define RXDFE_CAL_I2_POS_SINGLE_ANT0	((UINT32P)(RXDFE_BASE+0x0810))
#define RXDFE_CAL_Q2_POS_SINGLE_ANT0	((UINT32P)(RXDFE_BASE+0x0814))
#define RXDFE_CAL_IQ_POS_SINGLE_ANT0	((UINT32P)(RXDFE_BASE+0x0818))
#define RXDFE_CAL_I2_NEG_SINGLE_ANT0	((UINT32P)(RXDFE_BASE+0x081C))
#define RXDFE_CAL_Q2_NEG_SINGLE_ANT0	((UINT32P)(RXDFE_BASE+0x0820))
#define RXDFE_CAL_IQ_NEG_SINGLE_ANT0	((UINT32P)(RXDFE_BASE+0x0824))
#define RXDFE_CAL_I2_POS_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x0828))
#define RXDFE_CAL_Q2_POS_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x082C))
#define RXDFE_CAL_IQ_POS_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x0830))
#define RXDFE_CAL_I2_NEG_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x0834))
#define RXDFE_CAL_Q2_NEG_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x0838))
#define RXDFE_CAL_IQ_NEG_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x083C))
#define RXDFE_CAL_I2_POS_SINGLE_ANT1	((UINT32P)(RXDFE_BASE+0x0840))
#define RXDFE_CAL_Q2_POS_SINGLE_ANT1	((UINT32P)(RXDFE_BASE+0x0844))
#define RXDFE_CAL_IQ_POS_SINGLE_ANT1	((UINT32P)(RXDFE_BASE+0x0848))
#define RXDFE_CAL_I2_NEG_SINGLE_ANT1	((UINT32P)(RXDFE_BASE+0x084C))
#define RXDFE_CAL_Q2_NEG_SINGLE_ANT1	((UINT32P)(RXDFE_BASE+0x0850))
#define RXDFE_CAL_IQ_NEG_SINGLE_ANT1	((UINT32P)(RXDFE_BASE+0x0854))
#define RXDFE_CAL_I2_POS_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x0858))
#define RXDFE_CAL_Q2_POS_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x085C))
#define RXDFE_CAL_IQ_POS_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x0860))
#define RXDFE_CAL_I2_NEG_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x0864))
#define RXDFE_CAL_Q2_NEG_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x0868))
#define RXDFE_CAL_IQ_NEG_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x086C))
#define RXDFE_CAL_ACC_READY_SINGLE_E2	((UINT32P)(RXDFE_BASE+0x0870))
#define RXDFE_CAL_ACC_READY_DUAL_E2	((UINT32P)(RXDFE_BASE+0x0874))

// APB Module hspasys_4_confg
#define HSPASYS_4_CONFG_BASE (0x87870000)

// APB Module dbg
#define DBG_BASE (0x87880000)
#define DBG_TXCRP_DST_ADDR	((UINT32P)(DBG_BASE+0x0000))
#define DBG_TXCRP_DUMP_LENGTH	((UINT32P)(DBG_BASE+0x0004))
#define DBG_TXCRP_CTRL	((UINT32P)(DBG_BASE+0x0008))
#define DBG_TXCRP_DUMP_DELAY	((UINT32P)(DBG_BASE+0x000C))
#define DBG_TXCRP_STA	((UINT32P)(DBG_BASE+0x0010))
#define DBG_TXBRP_DST_ADDR	((UINT32P)(DBG_BASE+0x1000))
#define DBG_TXBRP_DUMP_LENGTH	((UINT32P)(DBG_BASE+0x1004))
#define DBG_TXBRP_CTRL	((UINT32P)(DBG_BASE+0x1008))
#define PSEUDO_FBI	((UINT32P)(DBG_BASE+0x2000))
#define PSEUDO_TPC	((UINT32P)(DBG_BASE+0x2004))
#define PSEUDO_AI	((UINT32P)(DBG_BASE+0x2008))
#define PSEUDO_AIDELAY	((UINT32P)(DBG_BASE+0x200C))
#define DBG_RXCSH_SRC_ADDR	((UINT32P)(DBG_BASE+0x3000))
#define DBG_RXCSH_CTRL	((UINT32P)(DBG_BASE+0x3008))
#define DBG_RSSI_SRC_ADDR	((UINT32P)(DBG_BASE+0x3018))
#define DBG_RSSI_CTRL	((UINT32P)(DBG_BASE+0x301C))
#define DBG_PAC_SRC_ADDR	((UINT32P)(DBG_BASE+0x4000))
#define DBG_PAC_UFLOW	((UINT32P)(DBG_BASE+0x4004))
#define DBG_OFFLINE_SRC_ADDR	((UINT32P)(DBG_BASE+0x4008))
#define DBG_DMA0_LEN	((UINT32P)(DBG_BASE+0x5000))
#define DBG_DMA0_SRC_ADDR	((UINT32P)(DBG_BASE+0x5004))
#define DBG_DMA0_DST_ADDR	((UINT32P)(DBG_BASE+0x5008))
#define DBG_DMA0_STA	((UINT32P)(DBG_BASE+0x500C))
#define DBG_DMA1_LEN	((UINT32P)(DBG_BASE+0x5010))
#define DBG_DMA1_SRC_ADDR	((UINT32P)(DBG_BASE+0x5014))
#define DBG_DMA1_DST_ADDR	((UINT32P)(DBG_BASE+0x5018))
#define DBG_DMA1_STA	((UINT32P)(DBG_BASE+0x501C))
#define DBG_MODE_SWITCH	((UINT32P)(DBG_BASE+0xA000))
#define DBG_DBGMUX_SEL	((UINT32P)(DBG_BASE+0xA004))
#define DBG_DMA_CONFG	((UINT32P)(DBG_BASE+0xA008))
#define DBG_TXCRP_CRC32_IDX	((UINT32P)(DBG_BASE+0x001C))
#define DBG_TXCRP_CRC32_0	((UINT32P)(DBG_BASE+0x0020))
#define DBG_TXCRP_CRC32_1	((UINT32P)(DBG_BASE+0x0024))
#define DBG_TXBRP_CRC32_IDX	((UINT32P)(DBG_BASE+0x101C))
#define DBG_TXBRP_CRC32_0	((UINT32P)(DBG_BASE+0x1020))
#define DBG_TXBRP_CRC32_1	((UINT32P)(DBG_BASE+0x1024))
#define DBG_RX_CRC16_EN	((UINT32P)(DBG_BASE+0x6000))
#define DBG_RXSCCH0_CRC16	((UINT32P)(DBG_BASE+0x6004))
#define DBG_RXSCCH1_CRC16	((UINT32P)(DBG_BASE+0x6008))
#define DBG_RXSCCH2_CRC16	((UINT32P)(DBG_BASE+0x600c))
#define DBG_RXSCCH3_CRC16	((UINT32P)(DBG_BASE+0x6010))
#define DBG_RXSCCH0_DC_CRC16	((UINT32P)(DBG_BASE+0x6014))
#define DBG_RXSCCH1_DC_CRC16	((UINT32P)(DBG_BASE+0x6018))
#define DBG_RXSCCH2_DC_CRC16	((UINT32P)(DBG_BASE+0x601c))
#define DBG_RXSCCH3_DC_CRC16	((UINT32P)(DBG_BASE+0x6020))
#define DBG_RXSCCH_TAR_CRC16	((UINT32P)(DBG_BASE+0x6024))
#define DBG_RXSCCH_SFRM_IDX	((UINT32P)(DBG_BASE+0x6028))

// APB Module dbg_wrapper0
#define DWRAP0_BASE (0x87890000)

// APB Module log3g
#define LOG3G_BASE (0x878A0000)
#define LOG3G_USB_BUF_CTRL0	((UINT16P)(LOG3G_BASE+0x0000))
#define LOG3G_USB_BUF_NUM0	((UINT16P)(LOG3G_BASE+0x0004))
#define LOG3G_USB_BUF_SIZE0	((UINT16P)(LOG3G_BASE+0x0008))
#define LOG3G_USB_BUF_ADDR0	((UINT32P)(LOG3G_BASE+0x000C))
#define LOG3G_USB_BUF_CLR0	((UINT16P)(LOG3G_BASE+0x0010))
#define LOG3G_USB_BUF_STS0	((UINT16P)(LOG3G_BASE+0x0014))
#define LOG3G_ATID0	((UINT16P)(LOG3G_BASE+0x0018))
#define LOG3G_USB_BUF_NUM1	((UINT16P)(LOG3G_BASE+0x0104))
#define LOG3G_USB_BUF_SIZE1	((UINT16P)(LOG3G_BASE+0x0108))
#define LOG3G_USB_BUF_ADDR1	((UINT32P)(LOG3G_BASE+0x010C))
#define LOG3G_USB_BUF_CLR1	((UINT16P)(LOG3G_BASE+0x0110))
#define LOG3G_USB_BUF_STS1	((UINT16P)(LOG3G_BASE+0x0114))
#define LOG3G_ATID1	((UINT16P)(LOG3G_BASE+0x0118))
#define LOG3G_USB_BUF_NUM2	((UINT16P)(LOG3G_BASE+0x0204))
#define LOG3G_USB_BUF_SIZE2	((UINT16P)(LOG3G_BASE+0x0208))
#define LOG3G_USB_BUF_ADDR2	((UINT32P)(LOG3G_BASE+0x020C))
#define LOG3G_USB_BUF_CLR2	((UINT16P)(LOG3G_BASE+0x0210))
#define LOG3G_USB_BUF_STS2	((UINT16P)(LOG3G_BASE+0x0214))
#define LOG3G_ATID2	((UINT16P)(LOG3G_BASE+0x0218))
#define LOG3G_L1D_LOG_FILT	((UINT16P)(LOG3G_BASE+0x0300))
#define LOG3G_L1D_DATA_RDY	((UINT16P)(LOG3G_BASE+0x0304))
#define LOG3G_L1D_LOG_STS	((UINT16P)(LOG3G_BASE+0x0308))
#define LOG3G_L1D_PID1	((UINT16P)(LOG3G_BASE+0x0310))
#define LOG3G_L1D_PID2	((UINT16P)(LOG3G_BASE+0x0320))
#define LOG3G_L1D_PID3	((UINT16P)(LOG3G_BASE+0x0330))
#define LOG3G_L1D_PID4	((UINT16P)(LOG3G_BASE+0x0340))
#define LOG3G_L1D_PID5	((UINT16P)(LOG3G_BASE+0x0350))
#define LOG3G_L1D_PID6	((UINT16P)(LOG3G_BASE+0x0360))
#define LOG3G_L1D_PID7	((UINT16P)(LOG3G_BASE+0x0370))
#define LOG3G_L1D_LEN1	((UINT16P)(LOG3G_BASE+0x0314))
#define LOG3G_L1D_LEN2	((UINT16P)(LOG3G_BASE+0x0324))
#define LOG3G_L1D_LEN3	((UINT16P)(LOG3G_BASE+0x0334))
#define LOG3G_L1D_LEN4	((UINT16P)(LOG3G_BASE+0x0344))
#define LOG3G_L1D_LEN5	((UINT16P)(LOG3G_BASE+0x0354))
#define LOG3G_L1D_LEN6	((UINT16P)(LOG3G_BASE+0x0364))
#define LOG3G_L1D_LEN7	((UINT16P)(LOG3G_BASE+0x0374))
#define LOG3G_L1D_ADDR1	((UINT32P)(LOG3G_BASE+0x0318))
#define LOG3G_L1D_ADDR2	((UINT32P)(LOG3G_BASE+0x0328))
#define LOG3G_L1D_ADDR3	((UINT32P)(LOG3G_BASE+0x0338))
#define LOG3G_L1D_ADDR4	((UINT32P)(LOG3G_BASE+0x0348))
#define LOG3G_L1D_ADDR5	((UINT32P)(LOG3G_BASE+0x0358))
#define LOG3G_L1D_ADDR6	((UINT32P)(LOG3G_BASE+0x0368))
#define LOG3G_L1D_ADDR7	((UINT32P)(LOG3G_BASE+0x0378))
#define LOG3G_TX_SRC_LEN	((UINT16P)(LOG3G_BASE+0x0400))
#define LOG3G_DBG_CTRL	((UINT16P)(LOG3G_BASE+0x0500))
#define LOG3G_DBG_BUF_L	((UINT32P)(LOG3G_BASE+0x0504))
#define LOG3G_DBG_BUF_H	((UINT32P)(LOG3G_BASE+0x0508))
#define LOG3G_USB_BUF_CTRL1	((UINT16P)(LOG3G_BASE+0x8000))
#define LOG3G_USB_BUF_NUM3	((UINT16P)(LOG3G_BASE+0x8004))
#define LOG3G_USB_BUF_SIZE3	((UINT16P)(LOG3G_BASE+0x8008))
#define LOG3G_USB_BUF_ADDR3	((UINT32P)(LOG3G_BASE+0x800C))
#define LOG3G_USB_BUF_CLR3	((UINT16P)(LOG3G_BASE+0x8010))
#define LOG3G_USB_BUF_STS3	((UINT16P)(LOG3G_BASE+0x8014))
#define LOG3G_ATID3	((UINT16P)(LOG3G_BASE+0x8018))
#define LOG3G_SCALER_CTRL	((UINT16P)(LOG3G_BASE+0x8100))
#define LOG3G_SCALER_DBGL	((UINT32P)(LOG3G_BASE+0x8104))
#define LOG3G_SCALER_DBGH	((UINT32P)(LOG3G_BASE+0x8108))

// APB Module hspasys_4_mbist
#define HSPASYS_4_MBIST_BASE (0x878B0000)

// APB Module dbg_wrapper1
#define DWRAP1_BASE (0x878C0000)

// APB Module c2ksys
#define C2KSYS_BASE (0x38000000)
#define C2K_MC_CFG0	((UINT32P)(C2KSYS_BASE+0x03E00000))
#define C2K_MC_PRM0	((UINT32P)(C2KSYS_BASE+0x03E00004))
#define C2K_MC_CFG1	((UINT32P)(C2KSYS_BASE+0x03E00000))
#define C2K_MC_PRM1	((UINT32P)(C2KSYS_BASE+0x03E00004))
#define C2K_MC_CFG2	((UINT32P)(C2KSYS_BASE+0x03E00000))
#define C2K_MC_PRM2	((UINT32P)(C2KSYS_BASE+0x03E00004))
#define C2K_MC_CFG3	((UINT32P)(C2KSYS_BASE+0x03E00000))
#define C2K_MC_PRM3	((UINT32P)(C2KSYS_BASE+0x03E00004))
#define C2K_MC_CFG4	((UINT32P)(C2KSYS_BASE+0x03E00000))
#define C2K_MC_PRM4	((UINT32P)(C2KSYS_BASE+0x03E00004))
#define C2K_MC_CFG5	((UINT32P)(C2KSYS_BASE+0x03E00000))
#define C2K_MC_PRM5	((UINT32P)(C2KSYS_BASE+0x03E00004))
#define C2K_MC_CFG6	((UINT32P)(C2KSYS_BASE+0x03E00000))
#define C2K_MC_PRM6	((UINT32P)(C2KSYS_BASE+0x03E00004))
#define C2K_MC_CFG7	((UINT32P)(C2KSYS_BASE+0x03E00000))
#define C2K_MC_PRM7	((UINT32P)(C2KSYS_BASE+0x03E00004))
#define C2K_STAT0_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A000))
#define C2K_MSK0_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A004))
#define C2K_SRC0_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A008))
#define C2K_STAT1_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A010))
#define C2K_MSK1_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A014))
#define C2K_SRC1_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A018))
#define C2K_STAT2_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A020))
#define C2K_MSK2_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A024))
#define C2K_SRC2_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A028))
#define C2K_STAT3_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A030))
#define C2K_MSK3_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A034))
#define C2K_SRC3_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A038))
#define C2K_STAT4_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A040))
#define C2K_MSK4_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A044))
#define C2K_SRC4_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A048))
#define C2K_STAT5_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A050))
#define C2K_MSK5_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A054))
#define C2K_SRC5_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A058))
#define C2K_STAT6_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A060))
#define C2K_MSK6_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A064))
#define C2K_SRC6_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A068))
#define C2K_STAT7_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A070))
#define C2K_MSK7_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A074))
#define C2K_SRC7_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A078))
#define C2K_STAT8_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A080))
#define C2K_MSK8_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A084))
#define C2K_SRC8_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A088))
#define C2K_STAT9_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A090))
#define C2K_MSK9_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A094))
#define C2K_SRC9_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A098))
#define C2K_STAT0_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A200))
#define C2K_MSK0_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A204))
#define C2K_SRC0_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A208))
#define C2K_STAT1_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A210))
#define C2K_MSK1_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A214))
#define C2K_SRC1_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A218))
#define C2K_STAT2_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A220))
#define C2K_MSK2_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A224))
#define C2K_SRC2_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A228))
#define C2K_STAT3_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A230))
#define C2K_MSK3_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A234))
#define C2K_SRC3_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A238))
#define C2K_STAT4_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A240))
#define C2K_MSK4_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A244))
#define C2K_SRC4_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A248))
#define C2K_STAT5_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A250))
#define C2K_MSK5_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A254))
#define C2K_SRC5_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A258))
#define C2K_STAT6_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A260))
#define C2K_MSK6_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A264))
#define C2K_SRC6_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A268))
#define C2K_STAT7_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A270))
#define C2K_MSK7_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A274))
#define C2K_SRC7_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A278))
#define C2K_STAT8_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A280))
#define C2K_MSK8_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A284))
#define C2K_SRC8_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A288))
#define C2K_STAT9_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A290))
#define C2K_MSK9_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A294))
#define C2K_SRC9_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A298))
#define C2K_C2V_RRDY	((UINT32P)(C2KSYS_BASE+0x0200A400))
#define C2K_C2V_WRDY	((UINT32P)(C2KSYS_BASE+0x0200A404))
#define C2K_C2M_D_RRDY	((UINT32P)(C2KSYS_BASE+0x0200A408))
#define C2K_C2M_C_RRDY	((UINT32P)(C2KSYS_BASE+0x0200A40C))
#define C2K_C2M_D_WRDY	((UINT32P)(C2KSYS_BASE+0x0200A410))
#define C2K_C2M_C_WRDY	((UINT32P)(C2KSYS_BASE+0x0200A414))
#define C2K_C2M_FMB_INT	((UINT32P)(C2KSYS_BASE+0x0200A41C))
#define C2K_C2C_SW0	((UINT32P)(C2KSYS_BASE+0x0200A420))
#define C2K_C2C_SW1	((UINT32P)(C2KSYS_BASE+0x0200A424))
#define C2K_C2V_JPEG_A	((UINT32P)(C2KSYS_BASE+0x0200A428))
#define C2K_C2V_JPEG_S	((UINT32P)(C2KSYS_BASE+0x0200A42C))
#define C2K_C2V_MMS_S	((UINT32P)(C2KSYS_BASE+0x0200A430))
#define C2K_INTPRY_CTRL_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A460))
#define C2K_INTPRY_CTRL_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A480))
#define C2K_IVR_IDX_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A464))
#define C2K_IVR_IDX_FIQ	((UINT32P)(C2KSYS_BASE+0x0200A484))
#define C2K_STAT0_BIT01_IRQ	((UINT32P)(C2KSYS_BASE+0x0200A800))
#define C2K_STAT0_BIT01_FIQ	((UINT32P)(C2KSYS_BASE+0x0200AA00))
#define C2K_CTS_CMP0	((UINT32P)(C2KSYS_BASE+0x02001000))
#define C2K_CTS_CMP1	((UINT32P)(C2KSYS_BASE+0x02001004))
#define C2K_CTS_CMP2	((UINT32P)(C2KSYS_BASE+0x02001008))
#define C2K_CTS_CMP3	((UINT32P)(C2KSYS_BASE+0x0200100C))
#define C2K_CT_CNT_OUT	((UINT32P)(C2KSYS_BASE+0x02001010))
#define C2K_CT_CNTLD_TC	((UINT32P)(C2KSYS_BASE+0x02001014))
#define C2K_CT_CNT_CTRL	((UINT32P)(C2KSYS_BASE+0x02001018))
#define C2K_CT_RDY_FLG	((UINT32P)(C2KSYS_BASE+0x0200101C))
#define C2K_CT_RDY_80K_FLG	((UINT32P)(C2KSYS_BASE+0x02001020))
#define C2K_CTS2_REF_SEL	((UINT32P)(C2KSYS_BASE+0x02001024))
#define C2K_CTS2_EN	((UINT32P)(C2KSYS_BASE+0x02001028))
#define C2K_CTS3_REF_SEL	((UINT32P)(C2KSYS_BASE+0x0200102C))
#define C2K_CTS3_EN	((UINT32P)(C2KSYS_BASE+0x02001030))
#define C2K_CT_CNT80K	((UINT32P)(C2KSYS_BASE+0x02001034))
#define C2K_CTS0_REF_SEL	((UINT32P)(C2KSYS_BASE+0x02001100))
#define C2K_CTS0_EN	((UINT32P)(C2KSYS_BASE+0x02001104))
#define C2K_CTS1_REF_SEL	((UINT32P)(C2KSYS_BASE+0x02001108))
#define C2K_CTS1_EN	((UINT32P)(C2KSYS_BASE+0x0200110C))
#define C2K_CNT80K_EN	((UINT32P)(C2KSYS_BASE+0x02001110))
#define C2K_CNT80K_TC	((UINT32P)(C2KSYS_BASE+0x02001114))
#define C2K_CTS4_REF_SEL	((UINT32P)(C2KSYS_BASE+0x02001118))
#define C2K_CTS4_EN	((UINT32P)(C2KSYS_BASE+0x0200111C))
#define C2K_CTS_CMP4	((UINT32P)(C2KSYS_BASE+0x02001120))
#define C2K_CTS5_REF_SEL	((UINT32P)(C2KSYS_BASE+0x02001124))
#define C2K_CTS5_EN	((UINT32P)(C2KSYS_BASE+0x02001128))
#define C2K_CTS_CMP5	((UINT32P)(C2KSYS_BASE+0x0200112C))
#define C2K_CTS6_REF_SEL	((UINT32P)(C2KSYS_BASE+0x02001130))
#define C2K_CTS6_EN	((UINT32P)(C2KSYS_BASE+0x02001134))
#define C2K_CTS_CMP6	((UINT32P)(C2KSYS_BASE+0x02001138))
#define C2K_CTS7_REF_SEL	((UINT32P)(C2KSYS_BASE+0x0200113C))
#define C2K_CTS7_EN	((UINT32P)(C2KSYS_BASE+0x02001140))
#define C2K_CTS_CMP7	((UINT32P)(C2KSYS_BASE+0x02001144))
#define C2K_CTS8_REF_SEL	((UINT32P)(C2KSYS_BASE+0x02001148))
#define C2K_CTS8_EN	((UINT32P)(C2KSYS_BASE+0x0200114C))
#define C2K_CTS_CMP8	((UINT32P)(C2KSYS_BASE+0x02001150))
#define C2K_CTS9_REF_SEL	((UINT32P)(C2KSYS_BASE+0x02001154))
#define C2K_CTS9_EN	((UINT32P)(C2KSYS_BASE+0x02001158))
#define C2K_CTS_CMP9	((UINT32P)(C2KSYS_BASE+0x0200115C))
#define C2K_CTS10_REF_SEL	((UINT32P)(C2KSYS_BASE+0x02001160))
#define C2K_CTS10_EN	((UINT32P)(C2KSYS_BASE+0x02001164))
#define C2K_CTS_CMP10	((UINT32P)(C2KSYS_BASE+0x02001168))
#define C2K_CTS11_REF_SEL	((UINT32P)(C2KSYS_BASE+0x0200116C))
#define C2K_CTS11_EN	((UINT32P)(C2KSYS_BASE+0x02001170))
#define C2K_CTS_CMP11	((UINT32P)(C2KSYS_BASE+0x02001174))
#define C2K_RT_LOAD_VALUE	((UINT32P)(C2KSYS_BASE+0x02001040))
#define C2K_RT_EN	((UINT32P)(C2KSYS_BASE+0x02001044))
#define C2K_RT_CNT_OUT	((UINT32P)(C2KSYS_BASE+0x02001048))
#define C2K_WD_ABCD_REG	((UINT32P)(C2KSYS_BASE+0x02001080))
#define C2K_WD_MAX_TIME_REGL	((UINT32P)(C2KSYS_BASE+0x02001084))
#define C2K_WD_MAX_TIME_REGH	((UINT32P)(C2KSYS_BASE+0x02001088))
#define C2K_WD_DISABLE_REG	((UINT32P)(C2KSYS_BASE+0x0200108C))
#define C2K_CP_RDCNT0_CTL	((UINT32P)(C2KSYS_BASE+0x02001200))
#define C2K_CP_RDCNT1_CTL	((UINT32P)(C2KSYS_BASE+0x02001204))
#define C2K_CP_RDCNT2_CTL	((UINT32P)(C2KSYS_BASE+0x02001208))
#define C2K_CP_RDCNT3_CTL	((UINT32P)(C2KSYS_BASE+0x0200120C))
#define C2K_CP_RDCNT4_CTL	((UINT32P)(C2KSYS_BASE+0x02001210))
#define C2K_CP_RDCNT5_CTL	((UINT32P)(C2KSYS_BASE+0x02001214))
#define C2K_CP_RDCNT6_CTL	((UINT32P)(C2KSYS_BASE+0x02001218))
#define C2K_CP_RDCNT7_CTL	((UINT32P)(C2KSYS_BASE+0x0200121C))
#define C2K_CP_RDCNT8_CTL	((UINT32P)(C2KSYS_BASE+0x02001220))
#define C2K_CP_RDCNT9_CTL	((UINT32P)(C2KSYS_BASE+0x02001224))
#define C2K_CP_RDCNT10_CTL	((UINT32P)(C2KSYS_BASE+0x02001228))
#define C2K_CP_RDCNT11_CTL	((UINT32P)(C2KSYS_BASE+0x0200122C))
#define C2K_CP_RDCNT12_CTL	((UINT32P)(C2KSYS_BASE+0x02001230))
#define C2K_CP_RDCNT13_CTL	((UINT32P)(C2KSYS_BASE+0x02001234))
#define C2K_CP_RDCNT14_CTL	((UINT32P)(C2KSYS_BASE+0x02001238))
#define C2K_CP_RDCNT15_CTL	((UINT32P)(C2KSYS_BASE+0x0200123C))
#define C2K_CP_RDCNT0_INC	((UINT32P)(C2KSYS_BASE+0x02001240))
#define C2K_CP_RDCNT1_INC	((UINT32P)(C2KSYS_BASE+0x02001244))
#define C2K_CP_RDCNT2_INC	((UINT32P)(C2KSYS_BASE+0x02001248))
#define C2K_CP_RDCNT3_INC	((UINT32P)(C2KSYS_BASE+0x0200124C))
#define C2K_CP_RDCNT4_INC	((UINT32P)(C2KSYS_BASE+0x02001250))
#define C2K_CP_RDCNT5_INC	((UINT32P)(C2KSYS_BASE+0x02001254))
#define C2K_CP_RDCNT6_INC	((UINT32P)(C2KSYS_BASE+0x02001258))
#define C2K_CP_RDCNT7_INC	((UINT32P)(C2KSYS_BASE+0x0200125C))
#define C2K_CP_RDCNT8_INC	((UINT32P)(C2KSYS_BASE+0x02001260))
#define C2K_CP_RDCNT9_INC	((UINT32P)(C2KSYS_BASE+0x02001264))
#define C2K_CP_RDCNT10_INC	((UINT32P)(C2KSYS_BASE+0x02001268))
#define C2K_CP_RDCNT11_INC	((UINT32P)(C2KSYS_BASE+0x0200126C))
#define C2K_CP_RDCNT12_INC	((UINT32P)(C2KSYS_BASE+0x02001270))
#define C2K_CP_RDCNT13_INC	((UINT32P)(C2KSYS_BASE+0x02001274))
#define C2K_CP_RDCNT14_INC	((UINT32P)(C2KSYS_BASE+0x02001278))
#define C2K_CP_RDCNT15_INC	((UINT32P)(C2KSYS_BASE+0x0200127C))
#define C2K_CP_RDCNT0	((UINT32P)(C2KSYS_BASE+0x02001280))
#define C2K_CP_RDCNT1	((UINT32P)(C2KSYS_BASE+0x02001284))
#define C2K_CP_RDCNT2	((UINT32P)(C2KSYS_BASE+0x02001288))
#define C2K_CP_RDCNT3	((UINT32P)(C2KSYS_BASE+0x0200128C))
#define C2K_CP_RDCNT4	((UINT32P)(C2KSYS_BASE+0x02001290))
#define C2K_CP_RDCNT5	((UINT32P)(C2KSYS_BASE+0x02001294))
#define C2K_CP_RDCNT6	((UINT32P)(C2KSYS_BASE+0x02001298))
#define C2K_CP_RDCNT7	((UINT32P)(C2KSYS_BASE+0x0200129C))
#define C2K_CP_RDCNT8	((UINT32P)(C2KSYS_BASE+0x020012A0))
#define C2K_CP_RDCNT9	((UINT32P)(C2KSYS_BASE+0x020012A4))
#define C2K_CP_RDCNT10	((UINT32P)(C2KSYS_BASE+0x020012A8))
#define C2K_CP_RDCNT11	((UINT32P)(C2KSYS_BASE+0x020012AC))
#define C2K_CP_RDCNT12	((UINT32P)(C2KSYS_BASE+0x020012B0))
#define C2K_CP_RDCNT13	((UINT32P)(C2KSYS_BASE+0x020012B4))
#define C2K_CP_RDCNT14	((UINT32P)(C2KSYS_BASE+0x020012B8))
#define C2K_CP_RDCNT15	((UINT32P)(C2KSYS_BASE+0x020012BC))
#define C2K_CLK_CTRL0	((UINT32P)(C2KSYS_BASE+0x02000000))
#define C2K_CLK_CTRL1	((UINT32P)(C2KSYS_BASE+0x02000004))
#define C2K_CLK_CTRL2	((UINT32P)(C2KSYS_BASE+0x02000008))
#define C2K_CLK_CTRL3	((UINT32P)(C2KSYS_BASE+0x0200000C))
#define C2K_CLK_CTRL4	((UINT32P)(C2KSYS_BASE+0x02000010))
#define C2K_PROD_CNT	((UINT32P)(C2KSYS_BASE+0x02000018))
#define C2K_JIT0_OFFSET	((UINT32P)(C2KSYS_BASE+0x0200001C))
#define C2K_JIT0_CONST	((UINT32P)(C2KSYS_BASE+0x02000020))
#define C2K_JIT0_DIV	((UINT32P)(C2KSYS_BASE+0x02000024))
#define C2K_JIT1_OFFSET	((UINT32P)(C2KSYS_BASE+0x02000028))
#define C2K_JIT1_CONST	((UINT32P)(C2KSYS_BASE+0x0200002C))
#define C2K_JIT1_DIV	((UINT32P)(C2KSYS_BASE+0x02000030))
#define C2K_JIT2_OFFSET	((UINT32P)(C2KSYS_BASE+0x02000034))
#define C2K_JIT2_CONST	((UINT32P)(C2KSYS_BASE+0x02000038))
#define C2K_JIT2_DIV	((UINT32P)(C2KSYS_BASE+0x0200003C))
#define C2K_CG_DSP_PLL_CTL1	((UINT32P)(C2KSYS_BASE+0x02000040))
#define C2K_CG_DSP_PLL_CTL2	((UINT32P)(C2KSYS_BASE+0x02000044))
#define C2K_CG_CP_PLL_CTL1	((UINT32P)(C2KSYS_BASE+0x02000050))
#define C2K_CG_CP_PLL_CTL2	((UINT32P)(C2KSYS_BASE+0x02000054))
#define C2K_CG_HIFI_M	((UINT32P)(C2KSYS_BASE+0x02000058))
#define C2K_CG_HIFI_N	((UINT32P)(C2KSYS_BASE+0x0200005C))
#define C2K_CG_PLL_CTRL	((UINT32P)(C2KSYS_BASE+0x02000060))
#define C2K_CLK_CTRL5	((UINT32P)(C2KSYS_BASE+0x02000064))
#define C2K_CG_USB_M	((UINT32P)(C2KSYS_BASE+0x02000068))
#define C2K_CG_USB_N	((UINT32P)(C2KSYS_BASE+0x0200006C))
#define C2K_CG_PLL_CTRL2	((UINT32P)(C2KSYS_BASE+0x02000074))
#define C2K_CG_PTCH_EN	((UINT32P)(C2KSYS_BASE+0x02000078))
#define C2K_PRG_JIT_OFF	((UINT32P)(C2KSYS_BASE+0x0200020C))
#define C2K_PRG_JIT_CNST	((UINT32P)(C2KSYS_BASE+0x02000210))
#define C2K_PRG_JIT_PG	((UINT32P)(C2KSYS_BASE+0x02000214))
#define C2K_BOND_OPTION	((UINT32P)(C2KSYS_BASE+0x02000218))
#define C2K_CG_MEDIA_CLKEN	((UINT32P)(C2KSYS_BASE+0x02000230))
#define C2K_CG_ARM_AMBA_CLKSEL	((UINT32P)(C2KSYS_BASE+0x02000234))
#define C2K_CG_JIT2_CLKSEL	((UINT32P)(C2KSYS_BASE+0x02000254))
#define C2K_CLK_CTRL6	((UINT32P)(C2KSYS_BASE+0x0200025C))
#define C2K_CLK_CTRL7	((UINT32P)(C2KSYS_BASE+0x02000268))
#define C2K_CLK_CTRL8	((UINT32P)(C2KSYS_BASE+0x0200026C))
#define C2K_CLK_CTRL9	((UINT32P)(C2KSYS_BASE+0x0200029C))
#define C2K_CLK_CTRL10	((UINT32P)(C2KSYS_BASE+0x02000300))
#define C2K_CLK_CTRL11	((UINT32P)(C2KSYS_BASE+0x02000308))
#define C2K_CLK_CTRL12	((UINT32P)(C2KSYS_BASE+0x0200030C))
#define C2K_SLP_BUS_STOP	((UINT32P)(C2KSYS_BASE+0x02000270))
#define C2K_CLK32_TC	((UINT32P)(C2KSYS_BASE+0x02000274))
#define C2K_MDM_TM_ENDFAIL	((UINT32P)(C2KSYS_BASE+0x02000740))
#define C2K_MDM_TM_ENDSIM	((UINT32P)(C2KSYS_BASE+0x02000748))
#define C2K_MDM_ARM_PRINT_ADDR	((UINT32P)(C2KSYS_BASE+0x0200074C))
#define C2K_MDM_ARM_DELAY_ADDR	((UINT32P)(C2KSYS_BASE+0x02000750))
#define C2K_TX_TXON1XDO_MODE_SEL0	((UINT32P)(C2KSYS_BASE+0x03858000))
#define C2K_TX_TXON1XDO_MODE_SEL1	((UINT32P)(C2KSYS_BASE+0x03858004))
#define C2K_TX_TXON1XDO_MODE_SEL2	((UINT32P)(C2KSYS_BASE+0x03858008))
#define C2K_TX_TXON1XDO_MODE_SEL_CFT	((UINT32P)(C2KSYS_BASE+0x0385800C))
#define C2K_TX_CP_DSPM0	((UINT32P)(C2KSYS_BASE+0x03858010))
#define C2K_TX_CP_DSPM1	((UINT32P)(C2KSYS_BASE+0x03858014))
#define C2K_TX_CP_DSPM2	((UINT32P)(C2KSYS_BASE+0x03858018))
#define C2K_TX_CP_DSPM_CFT	((UINT32P)(C2KSYS_BASE+0x0385801C))
#define C2K_TX_ON_DIN0	((UINT32P)(C2KSYS_BASE+0x03858020))
#define C2K_TX_ON_DIN1	((UINT32P)(C2KSYS_BASE+0x03858024))
#define C2K_TX_ON_DIN2	((UINT32P)(C2KSYS_BASE+0x03858028))
#define C2K_TX_ON_DIN_CFT	((UINT32P)(C2KSYS_BASE+0x0385802C))
#define C2K_TX_ON_DLY_DIN00	((UINT32P)(C2KSYS_BASE+0x03858030))
#define C2K_TX_ON_DLY_DIN01	((UINT32P)(C2KSYS_BASE+0x03858034))
#define C2K_TX_ON_DLY_DIN02	((UINT32P)(C2KSYS_BASE+0x03858038))
#define C2K_TX_ON_DLY_DIN_CFT0	((UINT32P)(C2KSYS_BASE+0x0385803C))
#define C2K_TX_ON_DLY_DIN10	((UINT32P)(C2KSYS_BASE+0x03858040))
#define C2K_TX_ON_DLY_DIN11	((UINT32P)(C2KSYS_BASE+0x03858044))
#define C2K_TX_ON_DLY_DIN12	((UINT32P)(C2KSYS_BASE+0x03858048))
#define C2K_TX_ON_DLY_DIN_CFT1	((UINT32P)(C2KSYS_BASE+0x0385804C))
#define C2K_TX_ON_TYPE0	((UINT32P)(C2KSYS_BASE+0x03858050))
#define C2K_TX_ON_TYPE1	((UINT32P)(C2KSYS_BASE+0x03858054))
#define C2K_TX_ON_TYPE2	((UINT32P)(C2KSYS_BASE+0x03858058))
#define C2K_TX_ON_TYPE_CFT	((UINT32P)(C2KSYS_BASE+0x0385805C))
#define C2K_TX_ON_POL0	((UINT32P)(C2KSYS_BASE+0x03858060))
#define C2K_TX_ON_POL1	((UINT32P)(C2KSYS_BASE+0x03858064))
#define C2K_TX_ON_POL2	((UINT32P)(C2KSYS_BASE+0x03858068))
#define C2K_TX_ON_POL_CFT	((UINT32P)(C2KSYS_BASE+0x0385806C))
#define C2K_TX_ON_EN0	((UINT32P)(C2KSYS_BASE+0x03858070))
#define C2K_TX_ON_EN1	((UINT32P)(C2KSYS_BASE+0x03858074))
#define C2K_TX_ON_EN2	((UINT32P)(C2KSYS_BASE+0x03858078))
#define C2K_TX_ON_EN_CFT	((UINT32P)(C2KSYS_BASE+0x0385807C))
#define C2K_TX_ON_OVERRIDE_SEL0	((UINT32P)(C2KSYS_BASE+0x03858080))
#define C2K_TX_ON_OVERRIDE_SEL1	((UINT32P)(C2KSYS_BASE+0x03858084))
#define C2K_TX_ON_OVERRIDE_SEL2	((UINT32P)(C2KSYS_BASE+0x03858088))
#define C2K_TX_ON_OVERRIDE_SEL_CFT	((UINT32P)(C2KSYS_BASE+0x0385808C))
#define C2K_TX_ON_SETUP0	((UINT32P)(C2KSYS_BASE+0x03858090))
#define C2K_TX_ON_SETUP1	((UINT32P)(C2KSYS_BASE+0x03858094))
#define C2K_TX_ON_SETUP2	((UINT32P)(C2KSYS_BASE+0x03858098))
#define C2K_TX_ON_SETUP3	((UINT32P)(C2KSYS_BASE+0x0385809C))
#define C2K_TX_ON_SETUP4	((UINT32P)(C2KSYS_BASE+0x038580A0))
#define C2K_TX_ON_SETUP5	((UINT32P)(C2KSYS_BASE+0x038580A4))
#define C2K_TX_ON_SETUP6	((UINT32P)(C2KSYS_BASE+0x038580A8))
#define C2K_TX_ON_SETUP7	((UINT32P)(C2KSYS_BASE+0x038580AC))
#define C2K_TX_ON_SETUP8	((UINT32P)(C2KSYS_BASE+0x038580B0))
#define C2K_TX_ON_SETUP9	((UINT32P)(C2KSYS_BASE+0x038580B4))
#define C2K_TX_ON_SETUP10	((UINT32P)(C2KSYS_BASE+0x038580B8))
#define C2K_TX_ON_SETUP11	((UINT32P)(C2KSYS_BASE+0x038580BC))
#define C2K_TX_ON_SETUP12	((UINT32P)(C2KSYS_BASE+0x038580C0))
#define C2K_TX_ON_SETUP13	((UINT32P)(C2KSYS_BASE+0x038580C4))
#define C2K_TX_ON_SETUP14	((UINT32P)(C2KSYS_BASE+0x038580C8))
#define C2K_TX_ON_SETUP15	((UINT32P)(C2KSYS_BASE+0x038580CC))
#define C2K_TX_ON_SETUP16	((UINT32P)(C2KSYS_BASE+0x038580D0))
#define C2K_TX_ON_SETUP17	((UINT32P)(C2KSYS_BASE+0x038580D4))
#define C2K_TX_ON_SETUP18	((UINT32P)(C2KSYS_BASE+0x038580D8))
#define C2K_TX_ON_SETUP19	((UINT32P)(C2KSYS_BASE+0x038580DC))
#define C2K_TX_ON_SETUP20	((UINT32P)(C2KSYS_BASE+0x038580E0))
#define C2K_TX_ON_SETUP21	((UINT32P)(C2KSYS_BASE+0x038580E4))
#define C2K_TX_ON_SETUP22	((UINT32P)(C2KSYS_BASE+0x038580E8))
#define C2K_TX_ON_SETUP23	((UINT32P)(C2KSYS_BASE+0x038580EC))
#define C2K_TX_ON_SETUP_CFT0	((UINT32P)(C2KSYS_BASE+0x038580F0))
#define C2K_TX_ON_SETUP_CFT1	((UINT32P)(C2KSYS_BASE+0x038580F4))
#define C2K_TX_ON_HOLD0	((UINT32P)(C2KSYS_BASE+0x038580FC))
#define C2K_TX_ON_HOLD1	((UINT32P)(C2KSYS_BASE+0x03858100))
#define C2K_TX_ON_HOLD2	((UINT32P)(C2KSYS_BASE+0x03858104))
#define C2K_TX_ON_HOLD3	((UINT32P)(C2KSYS_BASE+0x03858108))
#define C2K_TX_ON_HOLD4	((UINT32P)(C2KSYS_BASE+0x0385810C))
#define C2K_TX_ON_HOLD5	((UINT32P)(C2KSYS_BASE+0x03858110))
#define C2K_TX_ON_HOLD6	((UINT32P)(C2KSYS_BASE+0x03858114))
#define C2K_TX_ON_HOLD7	((UINT32P)(C2KSYS_BASE+0x03858118))
#define C2K_TX_ON_HOLD8	((UINT32P)(C2KSYS_BASE+0x0385811C))
#define C2K_TX_ON_HOLD9	((UINT32P)(C2KSYS_BASE+0x03858120))
#define C2K_TX_ON_HOLD10	((UINT32P)(C2KSYS_BASE+0x03858124))
#define C2K_TX_ON_HOLD11	((UINT32P)(C2KSYS_BASE+0x03858128))
#define C2K_TX_ON_HOLD12	((UINT32P)(C2KSYS_BASE+0x0385812C))
#define C2K_TX_ON_HOLD13	((UINT32P)(C2KSYS_BASE+0x03858130))
#define C2K_TX_ON_HOLD14	((UINT32P)(C2KSYS_BASE+0x03858134))
#define C2K_TX_ON_HOLD15	((UINT32P)(C2KSYS_BASE+0x03858138))
#define C2K_TX_ON_HOLD16	((UINT32P)(C2KSYS_BASE+0x0385813C))
#define C2K_TX_ON_HOLD17	((UINT32P)(C2KSYS_BASE+0x03858140))
#define C2K_TX_ON_HOLD18	((UINT32P)(C2KSYS_BASE+0x03858144))
#define C2K_TX_ON_HOLD19	((UINT32P)(C2KSYS_BASE+0x03858148))
#define C2K_TX_ON_HOLD20	((UINT32P)(C2KSYS_BASE+0x0385814C))
#define C2K_TX_ON_HOLD21	((UINT32P)(C2KSYS_BASE+0x03858150))
#define C2K_TX_ON_HOLD22	((UINT32P)(C2KSYS_BASE+0x03858154))
#define C2K_TX_ON_HOLD23	((UINT32P)(C2KSYS_BASE+0x03858158))
#define C2K_TX_ON_HOLD_CFT0	((UINT32P)(C2KSYS_BASE+0x0385815C))
#define C2K_TX_ON_HOLD_CFT1	((UINT32P)(C2KSYS_BASE+0x03858160))
#define C2K_TX_TXON1XDO_MODE_SEL_INTERNAL	((UINT32P)(C2KSYS_BASE+0x03858168))
#define C2K_TX_CP_DSPM_INTERNAL	((UINT32P)(C2KSYS_BASE+0x0385816C))
#define C2K_TX_ON_DIN_INTERNAL	((UINT32P)(C2KSYS_BASE+0x03858170))
#define C2K_TX_ON_DLY_DIN_INTERNAL0	((UINT32P)(C2KSYS_BASE+0x03858174))
#define C2K_TX_ON_DLY_DIN_INTERNAL1	((UINT32P)(C2KSYS_BASE+0x03858178))
#define C2K_TX_ON_TYPE_INTERNAL	((UINT32P)(C2KSYS_BASE+0x0385817C))
#define C2K_TX_ON_POL_INTERNAL	((UINT32P)(C2KSYS_BASE+0x03858180))
#define C2K_TX_ON_EN_INTERNAL	((UINT32P)(C2KSYS_BASE+0x03858184))
#define C2K_TX_ON_OVERRIDE_SEL_INTERNAL	((UINT32P)(C2KSYS_BASE+0x03858188))
#define C2K_TX_ON_SETUP_INTERNAL0	((UINT32P)(C2KSYS_BASE+0x0385818C))
#define C2K_TX_ON_SETUP_INTERNAL1	((UINT32P)(C2KSYS_BASE+0x03858190))
#define C2K_TX_ON_HOLD_INTERNAL0	((UINT32P)(C2KSYS_BASE+0x03858194))
#define C2K_TX_ON_HOLD_INTERNAL1	((UINT32P)(C2KSYS_BASE+0x03858198))
#define C2K_TX_ON_MASK0	((UINT32P)(C2KSYS_BASE+0x0385819C))
#define C2K_TX_ON_MASK1	((UINT32P)(C2KSYS_BASE+0x038581A0))
#define C2K_TX_ON_MASK2	((UINT32P)(C2KSYS_BASE+0x038581A4))
#define C2K_TX_ON_MASK_CFT	((UINT32P)(C2KSYS_BASE+0x038581A8))
#define C2K_TX_ON_MASK_INTERNAL	((UINT32P)(C2KSYS_BASE+0x038581AC))
#define C2K_TX_CP_GRP_DLY	((UINT32P)(C2KSYS_BASE+0x038581B0))
#define C2K_CONFLICT_TIME_LATCH_EN	((UINT32P)(C2KSYS_BASE+0x038581B4))
#define C2K_INTERNAL_TXON_OUTPUT	((UINT32P)(C2KSYS_BASE+0x038581B8))
#define C2K_BPI_TXON_0_OUTPUT	((UINT32P)(C2KSYS_BASE+0x038581BC))
#define C2K_BPI_TXON_1_OUTPUT	((UINT32P)(C2KSYS_BASE+0x038581C0))
#define C2K_BPI_TXON_2_OUTPUT	((UINT32P)(C2KSYS_BASE+0x038581C4))
#define C2K_CFT_TXON_OUTPUT	((UINT32P)(C2KSYS_BASE+0x038581C8))
#define C2K_INTERNAL_TXON_RDBK	((UINT32P)(C2KSYS_BASE+0x038581CC))
#define C2K_BPI_TXON_0_RDBK	((UINT32P)(C2KSYS_BASE+0x038581D0))
#define C2K_BPI_TXON_1_RDBK	((UINT32P)(C2KSYS_BASE+0x038581D4))
#define C2K_BPI_TXON_2_RDBK	((UINT32P)(C2KSYS_BASE+0x038581D8))
#define C2K_CFT_TXON_RDBK	((UINT32P)(C2KSYS_BASE+0x038581DC))
#define C2K_TX_TEST_VAL	((UINT32P)(C2KSYS_BASE+0x03850168))
#define C2K_TX_TEST_CTRL	((UINT32P)(C2KSYS_BASE+0x0385016C))
#define C2K_TX_I_OFFSET_INT	((UINT32P)(C2KSYS_BASE+0x03850170))
#define C2K_TX_Q_OFFSET_INT	((UINT32P)(C2KSYS_BASE+0x03850174))
#define C2K_TX_GAIN_COMP1	((UINT32P)(C2KSYS_BASE+0x03850178))
#define C2K_TX_GAIN_COMP2	((UINT32P)(C2KSYS_BASE+0x0385017C))
#define C2K_TX_AP_IIR2_A1_CP_1X	((UINT32P)(C2KSYS_BASE+0x03850180))
#define C2K_TX_AP_IIR2_A2_CP_1X	((UINT32P)(C2KSYS_BASE+0x03850184))
#define C2K_TX_EQUA_EN_CP_1X	((UINT32P)(C2KSYS_BASE+0x03850188))
#define C2K_TX_DSM_SEL_1X	((UINT32P)(C2KSYS_BASE+0x0385018C))
#define C2K_TX_MULT_GAIN_1X	((UINT32P)(C2KSYS_BASE+0x03850190))
#define C2K_TX_SHIFT_GAIN_1X	((UINT32P)(C2KSYS_BASE+0x03850194))
#define C2K_TX_FIR_H_1X	((UINT32P)(C2KSYS_BASE+0x03850198))
#define C2K_TX_PHASE_SIN_1X	((UINT32P)(C2KSYS_BASE+0x0385019C))
#define C2K_TX_PHASE_COS_1X	((UINT32P)(C2KSYS_BASE+0x038501A0))
#define C2K_CONFLICT_STATUS	((UINT32P)(C2KSYS_BASE+0x038501AC))
#define C2K_ERROR_START_CNT_0_1X	((UINT32P)(C2KSYS_BASE+0x038501B0))
#define C2K_ERROR_START_CNT_1_1X	((UINT32P)(C2KSYS_BASE+0x038501B4))
#define C2K_ERROR_END_CNT_0_1X	((UINT32P)(C2KSYS_BASE+0x038501B8))
#define C2K_ERROR_END_CNT_1_1X	((UINT32P)(C2KSYS_BASE+0x038501BC))
#define C2K_ERROR_START_CNT_0_DO	((UINT32P)(C2KSYS_BASE+0x038501C0))
#define C2K_ERROR_START_CNT_1_DO	((UINT32P)(C2KSYS_BASE+0x038501C4))
#define C2K_ERROR_END_CNT_0_DO	((UINT32P)(C2KSYS_BASE+0x038501C8))
#define C2K_ERROR_END_CNT_1_DO	((UINT32P)(C2KSYS_BASE+0x038501CC))
#define C2K_CI_CSCFG0	((UINT32P)(C2KSYS_BASE+0x03C00000))
#define C2K_CI_CSCFG1	((UINT32P)(C2KSYS_BASE+0x03C00004))
#define C2K_CI_CSCFG2	((UINT32P)(C2KSYS_BASE+0x03C00008))
#define C2K_CI_CSCFG3	((UINT32P)(C2KSYS_BASE+0x03C0000C))
#define C2K_LCD_WAIT	((UINT32P)(C2KSYS_BASE+0x03C00010))
#define C2K_CS01_WAIT	((UINT32P)(C2KSYS_BASE+0x03C00000))
#define C2K_CS23_WAIT	((UINT32P)(C2KSYS_BASE+0x03C00004))
#define C2K_CS45_WAIT	((UINT32P)(C2KSYS_BASE+0x03C00008))
#define C2K_CS6_WAIT	((UINT32P)(C2KSYS_BASE+0x03C00014))
#define C2K_AW_SN_RMAP	((UINT32P)(C2KSYS_BASE+0x03C0000C))
#define C2K_PDM0_DAT_CP1ST	((UINT32P)(C2KSYS_BASE+0x0384020C))
#define C2K_PDM0_DAT_CP2ND	((UINT32P)(C2KSYS_BASE+0x0384039C))
#define C2K_PDM1_DAT_CP1ST	((UINT32P)(C2KSYS_BASE+0x03840210))
#define C2K_PDM1_DAT_CP2ND	((UINT32P)(C2KSYS_BASE+0x038403A0))
#define C2K_PDM2_DAT_CP1ST	((UINT32P)(C2KSYS_BASE+0x03840214))
#define C2K_PDM2_DAT_CP2ND	((UINT32P)(C2KSYS_BASE+0x0384025C))
#define C2K_PDM3_DAT_CP1ST	((UINT32P)(C2KSYS_BASE+0x03840218))
#define C2K_PDM3_DAT_CP2ND	((UINT32P)(C2KSYS_BASE+0x038403A4))
#define C2K_PDM4_DAT_CP1ST	((UINT32P)(C2KSYS_BASE+0x0384021C))
#define C2K_PDM4_DAT_CP2ND	((UINT32P)(C2KSYS_BASE+0x038403A8))
#define C2K_PDM5_DAT_CP1ST	((UINT32P)(C2KSYS_BASE+0x0384023C))
#define C2K_PDM5_DAT_CP2ND	((UINT32P)(C2KSYS_BASE+0x038403AC))
#define C2K_PDM6_DAT_CP1ST	((UINT32P)(C2KSYS_BASE+0x03840350))
#define C2K_PDM6_DAT_CP2ND	((UINT32P)(C2KSYS_BASE+0x038403B0))
#define C2K_DO1X_TST_SEL	((UINT32P)(C2KSYS_BASE+0x038403B4))
#define C2K_QPDM0_OUT_CP	((UINT32P)(C2KSYS_BASE+0x03840220))
#define C2K_QPDM1_OUT_CP	((UINT32P)(C2KSYS_BASE+0x03840224))
#define C2K_QPDM2_OUT_CP	((UINT32P)(C2KSYS_BASE+0x03840228))
#define C2K_QPDM3_OUT_CP	((UINT32P)(C2KSYS_BASE+0x0384022C))
#define C2K_QPDM4_OUT_CP	((UINT32P)(C2KSYS_BASE+0x03840230))
#define C2K_QPDM5_OUT_CP	((UINT32P)(C2KSYS_BASE+0x03840234))
#define C2K_QPDM6_OUT_CP	((UINT32P)(C2KSYS_BASE+0x03840354))
#define C2K_PDM0_Prc_SEL	((UINT32P)(C2KSYS_BASE+0x03840240))
#define C2K_PDM1_Prc_SEL	((UINT32P)(C2KSYS_BASE+0x03840244))
#define C2K_PDM2_Prc_SEL	((UINT32P)(C2KSYS_BASE+0x03840248))
#define C2K_PDM3_Prc_SEL	((UINT32P)(C2KSYS_BASE+0x0384024C))
#define C2K_PDM4_Prc_SEL	((UINT32P)(C2KSYS_BASE+0x03840250))
#define C2K_PDM5_Prc_SEL	((UINT32P)(C2KSYS_BASE+0x03840380))
#define C2K_PDM6_Prc_SEL	((UINT32P)(C2KSYS_BASE+0x03840384))
#define C2K_PDM_POWER	((UINT32P)(C2KSYS_BASE+0x03840254))
#define C2K_PDM_TST_SEL	((UINT32P)(C2KSYS_BASE+0x03840258))
#define C2K_txoncomp01ST	((UINT32P)(C2KSYS_BASE+0x03840800))
#define C2K_txoncomp02ND	((UINT32P)(C2KSYS_BASE+0x03840804))
#define C2K_txoncomp11ST	((UINT32P)(C2KSYS_BASE+0x03840808))
#define C2K_txoncomp12ND	((UINT32P)(C2KSYS_BASE+0x0384080C))
#define C2K_txoncomp21ST	((UINT32P)(C2KSYS_BASE+0x03840810))
#define C2K_txoncomp22ND	((UINT32P)(C2KSYS_BASE+0x03840814))
#define C2K_txoncomp31ST	((UINT32P)(C2KSYS_BASE+0x03840818))
#define C2K_txoncomp32ND	((UINT32P)(C2KSYS_BASE+0x0384081C))
#define C2K_txoncomp41ST	((UINT32P)(C2KSYS_BASE+0x03840820))
#define C2K_txoncomp42ND	((UINT32P)(C2KSYS_BASE+0x03840824))
#define C2K_txoncomp51ST	((UINT32P)(C2KSYS_BASE+0x03840864))
#define C2K_txoncomp52ND	((UINT32P)(C2KSYS_BASE+0x03840868))
#define C2K_txoncomp61ST	((UINT32P)(C2KSYS_BASE+0x0384086C))
#define C2K_txoncomp62ND	((UINT32P)(C2KSYS_BASE+0x03840870))
#define C2K_txoncompint1ST	((UINT32P)(C2KSYS_BASE+0x03840848))
#define C2K_txoncompint2ND	((UINT32P)(C2KSYS_BASE+0x0384084C))
#define C2K_txoncomp71ST	((UINT32P)(C2KSYS_BASE+0x03840874))
#define C2K_txoncomp72ND	((UINT32P)(C2KSYS_BASE+0x03840878))
#define C2K_txoncompintaux1ST	((UINT32P)(C2KSYS_BASE+0x0384087C))
#define C2K_txoncompintaux2ND	((UINT32P)(C2KSYS_BASE+0x03840880))
#define C2K_SPIONCMPFIRST	((UINT32P)(C2KSYS_BASE+0x03840828))
#define C2K_SPIONCMPSECOND	((UINT32P)(C2KSYS_BASE+0x0384082C))
#define C2K_pdmcompreg01ST	((UINT32P)(C2KSYS_BASE+0x03840884))
#define C2K_pdmcompreg02ND	((UINT32P)(C2KSYS_BASE+0x03840888))
#define C2K_pdmcompreg11ST	((UINT32P)(C2KSYS_BASE+0x0384088C))
#define C2K_pdmcompreg12ND	((UINT32P)(C2KSYS_BASE+0x03840890))
#define C2K_pdmcompreg21ST	((UINT32P)(C2KSYS_BASE+0x03840830))
#define C2K_pdmcompreg22ND	((UINT32P)(C2KSYS_BASE+0x03840834))
#define C2K_pdmcompreg31ST	((UINT32P)(C2KSYS_BASE+0x03840894))
#define C2K_pdmcompreg32ND	((UINT32P)(C2KSYS_BASE+0x03840898))
#define C2K_pdmcompreg41ST	((UINT32P)(C2KSYS_BASE+0x0384089C))
#define C2K_pdmcompreg42ND	((UINT32P)(C2KSYS_BASE+0x038408A0))
#define C2K_pdmcompreg51ST	((UINT32P)(C2KSYS_BASE+0x038408A4))
#define C2K_pdmcompreg52ND	((UINT32P)(C2KSYS_BASE+0x038408A8))
#define C2K_pdmcompreg61ST	((UINT32P)(C2KSYS_BASE+0x038408AC))
#define C2K_pdmcompreg62ND	((UINT32P)(C2KSYS_BASE+0x038408B0))
#define C2K_txondlymodeq	((UINT32P)(C2KSYS_BASE+0x03840838))
#define C2K_pdmdlymode_cp	((UINT32P)(C2KSYS_BASE+0x0384083C))
#define C2K_LoadCnt_cp	((UINT32P)(C2KSYS_BASE+0x03840840))
#define C2K_DISCMPFROMCP	((UINT32P)(C2KSYS_BASE+0x03840844))
#define C2K_DISABLE_DLYCNT_LD	((UINT32P)(C2KSYS_BASE+0x03840854))
#define C2K_PDM0DLYMASK	((UINT32P)(C2KSYS_BASE+0x038408B4))
#define C2K_PDM1DLYMASK	((UINT32P)(C2KSYS_BASE+0x038408B8))
#define C2K_PDM2DLYMASK	((UINT32P)(C2KSYS_BASE+0x03840858))
#define C2K_PDM3DLYMASK	((UINT32P)(C2KSYS_BASE+0x038408BC))
#define C2K_PDM4DLYMASK	((UINT32P)(C2KSYS_BASE+0x038408C0))
#define C2K_PDM5DLYMASK	((UINT32P)(C2KSYS_BASE+0x038408C4))
#define C2K_PDM6DLYMASK	((UINT32P)(C2KSYS_BASE+0x038408C8))
#define C2K_SPIONDLYMASK	((UINT32P)(C2KSYS_BASE+0x0384085C))
#define C2K_TXONDLYMASK	((UINT32P)(C2KSYS_BASE+0x03840860))
#define C2K_TXONDLYMASK2	((UINT32P)(C2KSYS_BASE+0x038408CC))
#define C2K_PDM_1XDO	((UINT32P)(C2KSYS_BASE+0x038408D0))
#define C2K_DISTXONCP	((UINT32P)(C2KSYS_BASE+0x038408D4))
#define C2K_DISSPIONCP	((UINT32P)(C2KSYS_BASE+0x038408D8))
#define C2K_TXSPIONCMP1ST	((UINT32P)(C2KSYS_BASE+0x038408DC))
#define C2K_TXSPIONCMP2ND	((UINT32P)(C2KSYS_BASE+0x038408E0))
#define C2K_TXSPIONMASK	((UINT32P)(C2KSYS_BASE+0x038408E4))
#define C2K_DISATXSPIONCMP	((UINT32P)(C2KSYS_BASE+0x038408E8))
#define C2K_TXGAINWRCMP1ST	((UINT32P)(C2KSYS_BASE+0x038408EC))
#define C2K_TXGAINWRCMP2ND	((UINT32P)(C2KSYS_BASE+0x038408F0))
#define C2K_TXGAINMASK	((UINT32P)(C2KSYS_BASE+0x038408F4))
#define C2K_DISATXGAINCMP	((UINT32P)(C2KSYS_BASE+0x038408F8))
#define C2K_TXGAINRDCMP1ST	((UINT32P)(C2KSYS_BASE+0x038408FC))
#define C2K_TXGAINRDCMP2ND	((UINT32P)(C2KSYS_BASE+0x03840900))
#define C2K_FINEGAINOLCMP1ST	((UINT32P)(C2KSYS_BASE+0x03840904))
#define C2K_FINEGAINOLCMP2ND	((UINT32P)(C2KSYS_BASE+0x03840908))
#define C2K_TXMASK	((UINT32P)(C2KSYS_BASE+0x0384090C))
#define C2K_DISATXCMP	((UINT32P)(C2KSYS_BASE+0x03840910))
#define C2K_FINEGAINCLINICMP1ST	((UINT32P)(C2KSYS_BASE+0x03840914))
#define C2K_FINEGAINCLINICMP2ND	((UINT32P)(C2KSYS_BASE+0x03840918))
#define C2K_FINEGAIN1CMP1ST	((UINT32P)(C2KSYS_BASE+0x0384091C))
#define C2K_FINEGAIN1CMP2ND	((UINT32P)(C2KSYS_BASE+0x03840920))
#define C2K_RFPHASECMP1ST	((UINT32P)(C2KSYS_BASE+0x03840924))
#define C2K_RFPHASECMP2ND	((UINT32P)(C2KSYS_BASE+0x03840928))
#define C2K_PMICCMP1ST	((UINT32P)(C2KSYS_BASE+0x0384092C))
#define C2K_PMICCMP2ND	((UINT32P)(C2KSYS_BASE+0x03840930))
#define C2K_PMICMASK	((UINT32P)(C2KSYS_BASE+0x03840934))
#define C2K_DISAPMICCMP	((UINT32P)(C2KSYS_BASE+0x03840938))
#define C2K_LOG3GSTARTCMP1ST	((UINT32P)(C2KSYS_BASE+0x0384093C))
#define C2K_LOG3GSTARTCMP2ND	((UINT32P)(C2KSYS_BASE+0x03840940))
#define C2K_LOG3GMASK	((UINT32P)(C2KSYS_BASE+0x03840944))
#define C2K_DISALOG3GCMP	((UINT32P)(C2KSYS_BASE+0x03840948))
#define C2K_LOG3GENDCMP1ST	((UINT32P)(C2KSYS_BASE+0x0384094C))
#define C2K_LOG3GENDCMP2ND	((UINT32P)(C2KSYS_BASE+0x03840950))
#define C2K_LOG3G1STARTCMP1ST	((UINT32P)(C2KSYS_BASE+0x03840954))
#define C2K_LOG3G1STARTCMP2ND	((UINT32P)(C2KSYS_BASE+0x03840958))
#define C2K_LOG3G1MASK	((UINT32P)(C2KSYS_BASE+0x0384095C))
#define C2K_DISALOG3G1CMP	((UINT32P)(C2KSYS_BASE+0x03840960))
#define C2K_LOG3G1ENDCMP1ST	((UINT32P)(C2KSYS_BASE+0x03840964))
#define C2K_LOG3G1ENDCMP2ND	((UINT32P)(C2KSYS_BASE+0x03840968))
#define C2K_TXCALCMP1ST	((UINT32P)(C2KSYS_BASE+0x0384096C))
#define C2K_TXCALCMP2ND	((UINT32P)(C2KSYS_BASE+0x03840970))
#define C2K_TXCALMASK	((UINT32P)(C2KSYS_BASE+0x03840974))
#define C2K_DISATXCALCMP	((UINT32P)(C2KSYS_BASE+0x03840978))
#define C2K_BPI0CMP1ST	((UINT32P)(C2KSYS_BASE+0x0384097C))
#define C2K_BPI0CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840980))
#define C2K_BPI1CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840984))
#define C2K_BPI1CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840988))
#define C2K_BPI2CMP1ST	((UINT32P)(C2KSYS_BASE+0x0384098C))
#define C2K_BPI2CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840990))
#define C2K_BPI3CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840994))
#define C2K_BPI3CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840998))
#define C2K_BPI4CMP1ST	((UINT32P)(C2KSYS_BASE+0x0384099C))
#define C2K_BPI4CMP2nd	((UINT32P)(C2KSYS_BASE+0x038409A0))
#define C2K_BPI5CMP1ST	((UINT32P)(C2KSYS_BASE+0x038409A4))
#define C2K_BPI5CMP2nd	((UINT32P)(C2KSYS_BASE+0x038409A8))
#define C2K_BPI6CMP1ST	((UINT32P)(C2KSYS_BASE+0x038409AC))
#define C2K_BPI6CMP2nd	((UINT32P)(C2KSYS_BASE+0x038409B0))
#define C2K_BPI7CMP1ST	((UINT32P)(C2KSYS_BASE+0x038409B4))
#define C2K_BPI7CMP2nd	((UINT32P)(C2KSYS_BASE+0x038409B8))
#define C2K_BPI8CMP1ST	((UINT32P)(C2KSYS_BASE+0x038409BC))
#define C2K_BPI8CMP2nd	((UINT32P)(C2KSYS_BASE+0x038409C0))
#define C2K_BPI9CMP1ST	((UINT32P)(C2KSYS_BASE+0x038409C4))
#define C2K_BPI9CMP2nd	((UINT32P)(C2KSYS_BASE+0x038409C8))
#define C2K_BPI10CMP1ST	((UINT32P)(C2KSYS_BASE+0x038409CC))
#define C2K_BPI10CMP2nd	((UINT32P)(C2KSYS_BASE+0x038409D0))
#define C2K_BPI11CMP1ST	((UINT32P)(C2KSYS_BASE+0x038409D4))
#define C2K_BPI11CMP2nd	((UINT32P)(C2KSYS_BASE+0x038409D8))
#define C2K_BPI12CMP1ST	((UINT32P)(C2KSYS_BASE+0x038409DC))
#define C2K_BPI12CMP2nd	((UINT32P)(C2KSYS_BASE+0x038409E0))
#define C2K_BPI13CMP1ST	((UINT32P)(C2KSYS_BASE+0x038409E4))
#define C2K_BPI13CMP2nd	((UINT32P)(C2KSYS_BASE+0x038409E8))
#define C2K_BPI14CMP1ST	((UINT32P)(C2KSYS_BASE+0x038409EC))
#define C2K_BPI14CMP2nd	((UINT32P)(C2KSYS_BASE+0x038409F0))
#define C2K_BPI15CMP1ST	((UINT32P)(C2KSYS_BASE+0x038409F4))
#define C2K_BPI15CMP2nd	((UINT32P)(C2KSYS_BASE+0x038409F8))
#define C2K_BPI16CMP1ST	((UINT32P)(C2KSYS_BASE+0x038409FC))
#define C2K_BPI16CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840A00))
#define C2K_BPI17CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840A04))
#define C2K_BPI17CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840A08))
#define C2K_BPI18CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840A0C))
#define C2K_BPI18CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840A10))
#define C2K_BPI19CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840A14))
#define C2K_BPI19CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840A18))
#define C2K_BPI20CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840A1C))
#define C2K_BPI20CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840A20))
#define C2K_BPI21CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840A24))
#define C2K_BPI21CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840A28))
#define C2K_BPI22CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840A2C))
#define C2K_BPI22CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840A30))
#define C2K_BPI23CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840A34))
#define C2K_BPI23CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840A38))
#define C2K_BPI24CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840A3C))
#define C2K_BPI24CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840A40))
#define C2K_BPI25CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840A44))
#define C2K_BPI25CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840A48))
#define C2K_BPI26CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840A4C))
#define C2K_BPI26CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840A50))
#define C2K_BPI27CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840A54))
#define C2K_BPI27CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840A58))
#define C2K_BPI28CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840A5C))
#define C2K_BPI28CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840A60))
#define C2K_BPI29CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840A64))
#define C2K_BPI29CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840A68))
#define C2K_BPI30CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840A6C))
#define C2K_BPI30CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840A70))
#define C2K_BPICFT0CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840A74))
#define C2K_BPICFT0CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840A78))
#define C2K_BPICFT1CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840A7C))
#define C2K_BPICFT1CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840A80))
#define C2K_BPI32CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840A84))
#define C2K_BPI32CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840A88))
#define C2K_BPI33CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840A8C))
#define C2K_BPI33CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840A90))
#define C2K_BPI34CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840A94))
#define C2K_BPI34CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840A98))
#define C2K_BPI35CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840A9C))
#define C2K_BPI35CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840AA0))
#define C2K_BPI36CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840AA4))
#define C2K_BPI36CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840AA8))
#define C2K_BPI37CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840AAC))
#define C2K_BPI37CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840AB0))
#define C2K_BPI38CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840AB4))
#define C2K_BPI38CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840AB8))
#define C2K_BPI39CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840ABC))
#define C2K_BPI39CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840AC0))
#define C2K_BPI40CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840AC4))
#define C2K_BPI40CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840AC8))
#define C2K_BPI41CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840ACC))
#define C2K_BPI41CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840AD0))
#define C2K_BPI42CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840AD4))
#define C2K_BPI42CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840AD8))
#define C2K_BPI43CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840ADC))
#define C2K_BPI43CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840AE0))
#define C2K_BPI44CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840AE4))
#define C2K_BPI44CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840AE8))
#define C2K_BPI45CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840AEC))
#define C2K_BPI45CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840AF0))
#define C2K_BPI46CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840AF4))
#define C2K_BPI46CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840AF8))
#define C2K_BPI47CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840AFC))
#define C2K_BPI47CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840B00))
#define C2K_BPIMASK0	((UINT32P)(C2KSYS_BASE+0x03840B04))
#define C2K_BPIMASK1	((UINT32P)(C2KSYS_BASE+0x03840B08))
#define C2K_BPIMASK2	((UINT32P)(C2KSYS_BASE+0x03840B0C))
#define C2K_BPIMASK3	((UINT32P)(C2KSYS_BASE+0x03840B10))
#define C2K_BPICFTMASK	((UINT32P)(C2KSYS_BASE+0x03840B14))
#define C2K_BPIMASK4	((UINT32P)(C2KSYS_BASE+0x03840B18))
#define C2K_BPIMASK5	((UINT32P)(C2KSYS_BASE+0x03840B1C))
#define C2K_DISABPI0	((UINT32P)(C2KSYS_BASE+0x03840B20))
#define C2K_DISABPI1	((UINT32P)(C2KSYS_BASE+0x03840B24))
#define C2K_DISABPICFT	((UINT32P)(C2KSYS_BASE+0x03840B28))
#define C2K_DISABPI2	((UINT32P)(C2KSYS_BASE+0x03840B2C))
#define C2K_BSI11CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840B30))
#define C2K_BSI11CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840B34))
#define C2K_MIPI01CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840B38))
#define C2K_MIPI01CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840B3C))
#define C2K_MIPI02CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840B40))
#define C2K_MIPI02CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840B44))
#define C2K_MIPI11CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840B48))
#define C2K_MIPI11CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840B4C))
#define C2K_MIPI12CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840B50))
#define C2K_MIPI12CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840B54))
#define C2K_MIPI21CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840B58))
#define C2K_MIPI21CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840B5C))
#define C2K_MIPI22CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840B60))
#define C2K_MIPI22CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840B64))
#define C2K_MIPI31CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840B68))
#define C2K_MIPI31CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840B6C))
#define C2K_MIPI32CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840B70))
#define C2K_MIPI32CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840B74))
#define C2K_BSI1MASK	((UINT32P)(C2KSYS_BASE+0x03840B78))
#define C2K_MIPIMASK	((UINT32P)(C2KSYS_BASE+0x03840B7C))
#define C2K_DISABSIMIPI	((UINT32P)(C2KSYS_BASE+0x03840B80))
#define C2K_TXNCOCMP1ST	((UINT32P)(C2KSYS_BASE+0x03840B84))
#define C2K_TXNCOCMP2nd	((UINT32P)(C2KSYS_BASE+0x03840B88))
#define C2K_DDPCCMP1ST	((UINT32P)(C2KSYS_BASE+0x03840B8C))
#define C2K_DDPCCMP2nd	((UINT32P)(C2KSYS_BASE+0x03840B90))
#define C2K_NCODDPCMASK	((UINT32P)(C2KSYS_BASE+0x03840B94))
#define C2K_DISANCODDPC	((UINT32P)(C2KSYS_BASE+0x03840B98))
#define C2K_TXONDLYMODEBPI0	((UINT32P)(C2KSYS_BASE+0x03840B9C))
#define C2K_TXONDLYMODEBPI1	((UINT32P)(C2KSYS_BASE+0x03840BA0))
#define C2K_TXONDLYMODEBPICFT	((UINT32P)(C2KSYS_BASE+0x03840BA4))
#define C2K_TXONDLYMODEBPI2	((UINT32P)(C2KSYS_BASE+0x03840BA8))
#define C2K_BSI12CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840BAC))
#define C2K_BSI12CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840BB0))
#define C2K_CLATCMP1ST	((UINT32P)(C2KSYS_BASE+0x03840BB4))
#define C2K_CLATCMP2nd	((UINT32P)(C2KSYS_BASE+0x03840BB8))
#define C2K_TXIQCMP1ST	((UINT32P)(C2KSYS_BASE+0x03840BBC))
#define C2K_TXIQCMP2nd	((UINT32P)(C2KSYS_BASE+0x03840BC0))
#define C2K_TXDETIQCMP1ST	((UINT32P)(C2KSYS_BASE+0x03840BC4))
#define C2K_TXDETIQCMP2nd	((UINT32P)(C2KSYS_BASE+0x03840BC8))
#define C2K_TXDCCMP1ST	((UINT32P)(C2KSYS_BASE+0x03840BCC))
#define C2K_TXDCCMP2nd	((UINT32P)(C2KSYS_BASE+0x03840BD0))
#define C2K_TXDETDCCMP1ST	((UINT32P)(C2KSYS_BASE+0x03840BD4))
#define C2K_TXDETDCCMP2nd	((UINT32P)(C2KSYS_BASE+0x03840BD8))
#define C2K_RXMPHCMP1ST	((UINT32P)(C2KSYS_BASE+0x03840BDC))
#define C2K_RXMPHCMP2nd	((UINT32P)(C2KSYS_BASE+0x03840BE0))
#define C2K_RXDPHCMP1ST	((UINT32P)(C2KSYS_BASE+0x03840BE4))
#define C2K_RXDPHCMP2nd	((UINT32P)(C2KSYS_BASE+0x03840BE8))
#define C2K_DISATXRXPATH	((UINT32P)(C2KSYS_BASE+0x03840BEC))
#define C2K_TXRXPATHMASK	((UINT32P)(C2KSYS_BASE+0x03840BF0))
#define C2K_BSI01CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840BF4))
#define C2K_BSI01CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840BF8))
#define C2K_BSI02CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840BFC))
#define C2K_BSI02CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840C00))
#define C2K_MIPI41CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840C04))
#define C2K_MIPI41CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840C08))
#define C2K_MIPI42CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840C0C))
#define C2K_MIPI42CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840C10))
#define C2K_MIPI51CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840C14))
#define C2K_MIPI51CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840C18))
#define C2K_MIPI52CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840C1C))
#define C2K_MIPI52CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840C20))
#define C2K_MIPI61CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840C24))
#define C2K_MIPI61CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840C28))
#define C2K_MIPI62CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840C2C))
#define C2K_MIPI62CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840C30))
#define C2K_MIPI71CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840C34))
#define C2K_MIPI71CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840C38))
#define C2K_MIPI72CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840C3C))
#define C2K_MIPI72CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840C40))
#define C2K_BSI0MASK	((UINT32P)(C2KSYS_BASE+0x03840C44))
#define C2K_MIPI2MASK	((UINT32P)(C2KSYS_BASE+0x03840C48))
#define C2K_DISABSIMIPI2	((UINT32P)(C2KSYS_BASE+0x03840C4C))
#define C2K_BPICFT2CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840C50))
#define C2K_BPICFT2CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840C54))
#define C2K_BPICFT3CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840C58))
#define C2K_BPICFT3CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840C5C))
#define C2K_BPI31CMP1ST	((UINT32P)(C2KSYS_BASE+0x03840C60))
#define C2K_BPI31CMP2nd	((UINT32P)(C2KSYS_BASE+0x03840C64))
#define C2K_RXSD_TESTMODE_M	((UINT32P)(C2KSYS_BASE+0x0384000C))
#define C2K_RXSD_COMP_FILT_COEFF0_M	((UINT32P)(C2KSYS_BASE+0x03840020))
#define C2K_RXSD_COMP_FILT_COEFF1_M	((UINT32P)(C2KSYS_BASE+0x03840024))
#define C2K_RXSD_COMP_FILT_COEFF2_M	((UINT32P)(C2KSYS_BASE+0x03840028))
#define C2K_RXSD_COMP_FILT_COEFF3_M	((UINT32P)(C2KSYS_BASE+0x0384002C))
#define C2K_RXSD_COMP_FILT_COEFF4_M	((UINT32P)(C2KSYS_BASE+0x03840030))
#define C2K_RXSD_COMP_FILT_COEFF5_M	((UINT32P)(C2KSYS_BASE+0x03840034))
#define C2K_RXSD_COMP_FILT_COEFF6_M	((UINT32P)(C2KSYS_BASE+0x03840038))
#define C2K_RXSD_COMP_FILT_COEFF7_M	((UINT32P)(C2KSYS_BASE+0x0384003C))
#define C2K_RXSD_COMP_FILT_COEFF8_M	((UINT32P)(C2KSYS_BASE+0x03840040))
#define C2K_RXSD_COMP_FILT_COEFF9_M	((UINT32P)(C2KSYS_BASE+0x03840044))
#define C2K_RXSD_COMP_FILT_COEFF10_M	((UINT32P)(C2KSYS_BASE+0x03840048))
#define C2K_RXSD_REGSEL_M	((UINT32P)(C2KSYS_BASE+0x03840054))
#define C2K_RXSD_ENABLES_M	((UINT32P)(C2KSYS_BASE+0x03840078))
#define C2K_RXSD_DFE_TESTPORT_MODE	((UINT32P)(C2KSYS_BASE+0x03840100))
#define C2K_RXSD_DFE_TEST_DATA_IN_I_LSB_M	((UINT32P)(C2KSYS_BASE+0x03840104))
#define C2K_RXSD_DFE_TEST_DATA_IN_Q_LSB_M	((UINT32P)(C2KSYS_BASE+0x03840108))
#define C2K_RXSD_DFE_TEST_DATA_IN_I_LSB_D	((UINT32P)(C2KSYS_BASE+0x0384010C))
#define C2K_RXSD_DFE_TEST_DATA_IN_Q_LSB_D	((UINT32P)(C2KSYS_BASE+0x03840110))
#define C2K_RXSD_DFE_TEST_DATA_IN_IQ_EXTRA_MSB	((UINT32P)(C2KSYS_BASE+0x03840114))
#define C2K_RXSD_DFE_TEST_DATA_CTRL	((UINT32P)(C2KSYS_BASE+0x03840118))
#define C2K_MXS_TSL_CTL	((UINT32P)(C2KSYS_BASE+0x03840120))
#define C2K_RX_DC_CAL_CTRL_M	((UINT32P)(C2KSYS_BASE+0x03840130))
#define C2K_RXSD_DC_CAL_TIMING_M	((UINT32P)(C2KSYS_BASE+0x03840134))
#define C2K_RXSD_DC_CAL_LEN_IDX_M	((UINT32P)(C2KSYS_BASE+0x03840138))
#define C2K_RXSD_DC_CAL_INT_CTRL_M	((UINT32P)(C2KSYS_BASE+0x0384013C))
#define C2K_RXSD_RX_SCALE_M	((UINT32P)(C2KSYS_BASE+0x03840140))
#define C2K_RXSD_PHASE_JUMP_CTRL_M	((UINT32P)(C2KSYS_BASE+0x03840150))
#define C2K_RXSD_PHASE_JUMP_TIMING_M	((UINT32P)(C2KSYS_BASE+0x03840154))
#define C2K_RXSD_DCOFFSET_INI_VALUE_MODE_M	((UINT32P)(C2KSYS_BASE+0x03840158))
#define C2K_RXSD_DCOFFSET_INI_VALUE_TIMING_M	((UINT32P)(C2KSYS_BASE+0x0384015C))
#define C2K_RXSD_IQ_PHASE_IMB_M	((UINT32P)(C2KSYS_BASE+0x03840160))
#define C2K_RXSD_OFFSET_I_M	((UINT32P)(C2KSYS_BASE+0x03840160))
#define C2K_RXSD_OFFSET_Q_M	((UINT32P)(C2KSYS_BASE+0x03840164))
#define C2K_RXSD1_IQ_PHASE_IMB_M	((UINT32P)(C2KSYS_BASE+0x03840174))
#define C2K_RXSD1_PRE_ITP_DCOFFSET_I_M	((UINT32P)(C2KSYS_BASE+0x03840178))
#define C2K_RXSD1_PRE_ITP_DCOFFSET_Q_M	((UINT32P)(C2KSYS_BASE+0x0384017C))
#define C2K_RXSD1_BITSEL_DIG_M	((UINT32P)(C2KSYS_BASE+0x03840180))
#define C2K_RXSD1_MISC_CTRL_M	((UINT32P)(C2KSYS_BASE+0x03840184))
#define C2K_RXSD1_DCOFFSET_I_INI_VALUE_M	((UINT32P)(C2KSYS_BASE+0x03840188))
#define C2K_RXSD1_DCOFFSET_Q_INI_VALUE_M	((UINT32P)(C2KSYS_BASE+0x0384018C))
#define C2K_RXSD1_DC_IIR_COEF_M	((UINT32P)(C2KSYS_BASE+0x03840190))
#define C2K_RXSD1_DCOFFSET_TP_I_M	((UINT32P)(C2KSYS_BASE+0x03840194))
#define C2K_RXSD1_DCOFFSET_TP_Q_M	((UINT32P)(C2KSYS_BASE+0x03840198))
#define C2K_RXSD1_PHASE_JUMP_VALUE_LSB_M	((UINT32P)(C2KSYS_BASE+0x0384019C))
#define C2K_RXSD1_PHASE_JUMP_VALUE_MSB_M	((UINT32P)(C2KSYS_BASE+0x038401A0))
#define C2K_RXSD1_WB_RSSI_M	((UINT32P)(C2KSYS_BASE+0x038401A4))
#define C2K_RXSD1_AFC_DELTA_M	((UINT32P)(C2KSYS_BASE+0x038401A8))
#define C2K_RXSD1_GAIN_UP_M	((UINT32P)(C2KSYS_BASE+0x038401AC))
#define C2K_RXSD_ADC_MODE_M	((UINT32P)(C2KSYS_BASE+0x038401B0))
#define C2K_RXSD_GP_RSTN_REG_M	((UINT32P)(C2KSYS_BASE+0x038401B4))
#define C2K_RXSD_GAIN_UP_M	((UINT32P)(C2KSYS_BASE+0x038401B8))
#define C2K_RXSD_CONTROL_M	((UINT32P)(C2KSYS_BASE+0x038401BC))
#define C2K_RXSD_LOG2TARGET_M	((UINT32P)(C2KSYS_BASE+0x038401C0))
#define C2K_RXSD_LOOPGAIN_M	((UINT32P)(C2KSYS_BASE+0x038401C4))
#define C2K_RXSD_STEPGAINADJ_M	((UINT32P)(C2KSYS_BASE+0x038401C8))
#define C2K_RXSD_GAINOFFSET_I_M	((UINT32P)(C2KSYS_BASE+0x038401CC))
#define C2K_RXSD_GAINOFFSET_Q_M	((UINT32P)(C2KSYS_BASE+0x038401D0))
#define C2K_RXSD_PERIODMASK_M	((UINT32P)(C2KSYS_BASE+0x038401D4))
#define C2K_RXSD_WINDOW_LSB_M	((UINT32P)(C2KSYS_BASE+0x038401D8))
#define C2K_RXSD_DGAIN_TIMING_M	((UINT32P)(C2KSYS_BASE+0x038401DC))
#define C2K_RXSD_STEPGAIN_TIMING_M	((UINT32P)(C2KSYS_BASE+0x038401E0))
#define C2K_RXSD_WINDOW_MSB_M	((UINT32P)(C2KSYS_BASE+0x038401E4))
#define C2K_RXSD_BITSELDIG_I_M	((UINT32P)(C2KSYS_BASE+0x038401E8))
#define C2K_RXSD_BITSELDIG_Q_M	((UINT32P)(C2KSYS_BASE+0x038401EC))
#define C2K_RXSD_RXAGC_DGAIN_M	((UINT32P)(C2KSYS_BASE+0x038401F0))
#define C2K_RXSD_DO_1X_SEL_M	((UINT32P)(C2KSYS_BASE+0x038401F4))
#define C2K_RXSD_TESTMODE_D	((UINT32P)(C2KSYS_BASE+0x0384026C))
#define C2K_RXSD_REGSEL_D	((UINT32P)(C2KSYS_BASE+0x03840280))
#define C2K_RXSD_ENABLES_D	((UINT32P)(C2KSYS_BASE+0x03840284))
#define C2K_RXSD_PHASE_EQ_D	((UINT32P)(C2KSYS_BASE+0x03840288))
#define C2K_RXSD_ADC_MODE_D	((UINT32P)(C2KSYS_BASE+0x0384028C))
#define C2K_RXSD_GP_RSTN_REG_D	((UINT32P)(C2KSYS_BASE+0x03840298))
#define C2K_RXSD_GAIN_UP_D	((UINT32P)(C2KSYS_BASE+0x0384029C))
#define C2K_RXSD_CONTROL_D	((UINT32P)(C2KSYS_BASE+0x038402A0))
#define C2K_RXSD_OFFSET_I_D	((UINT32P)(C2KSYS_BASE+0x038402A4))
#define C2K_RXSD_OFFSET_Q_D	((UINT32P)(C2KSYS_BASE+0x038402A8))
#define C2K_RXSD1_IQ_PHASE_IMB_D	((UINT32P)(C2KSYS_BASE+0x038402B4))
#define C2K_RXSD1_PRE_ITP_DCOFFSET_I_D	((UINT32P)(C2KSYS_BASE+0x038402B8))
#define C2K_RXSD1_PRE_ITP_DCOFFSET_Q_D	((UINT32P)(C2KSYS_BASE+0x038402BC))
#define C2K_RXSD1_BITSEL_DIG_D	((UINT32P)(C2KSYS_BASE+0x038402C0))
#define C2K_RXSD1_MISC_CTRL_D	((UINT32P)(C2KSYS_BASE+0x038402C4))
#define C2K_RXSD1_DCOFFSET_I_INI_VALUE_D	((UINT32P)(C2KSYS_BASE+0x038402C8))
#define C2K_RXSD1_DCOFFSET_Q_INI_VALUE_D	((UINT32P)(C2KSYS_BASE+0x038402CC))
#define C2K_RXSD1_DC_IIR_COEF_D	((UINT32P)(C2KSYS_BASE+0x038402D0))
#define C2K_RXSD1_DCOFFSET_TP_I_D	((UINT32P)(C2KSYS_BASE+0x038402D4))
#define C2K_RXSD1_DCOFFSET_TP_Q_D	((UINT32P)(C2KSYS_BASE+0x038402D8))
#define C2K_RXSD1_PHASE_JUMP_VALUE_LSB_D	((UINT32P)(C2KSYS_BASE+0x038402DC))
#define C2K_RXSD1_PHASE_JUMP_VALUE_MSB_D	((UINT32P)(C2KSYS_BASE+0x038402E0))
#define C2K_RXSD1_WB_RSSI_D	((UINT32P)(C2KSYS_BASE+0x038402E4))
#define C2K_RXSD1_AFC_DELTA_D	((UINT32P)(C2KSYS_BASE+0x038402E8))
#define C2K_RXSD1_GAIN_UP_D	((UINT32P)(C2KSYS_BASE+0x038402EC))
#define C2K_RXSD_LOG2TARGET_D	((UINT32P)(C2KSYS_BASE+0x03840300))
#define C2K_RXSD_LOOPGAIN_D	((UINT32P)(C2KSYS_BASE+0x03840304))
#define C2K_RXSD_STEPGAINADJ_D	((UINT32P)(C2KSYS_BASE+0x03840308))
#define C2K_RXSD_GAINOFFSET_I_D	((UINT32P)(C2KSYS_BASE+0x0384030C))
#define C2K_RXSD_GAINOFFSET_Q_D	((UINT32P)(C2KSYS_BASE+0x03840310))
#define C2K_RXSD_PERIODMASK_D	((UINT32P)(C2KSYS_BASE+0x03840314))
#define C2K_RXSD_WINDOW_LSB_D	((UINT32P)(C2KSYS_BASE+0x03840318))
#define C2K_RXSD_DGAIN_TIMING_D	((UINT32P)(C2KSYS_BASE+0x0384031C))
#define C2K_RXSD_STEPGAIN_TIMING_D	((UINT32P)(C2KSYS_BASE+0x03840320))
#define C2K_RXSD_WINDOW_MSB_D	((UINT32P)(C2KSYS_BASE+0x03840324))
#define C2K_RXSD_BITSELDIG_I_D	((UINT32P)(C2KSYS_BASE+0x03840328))
#define C2K_RXSD_BITSELDIG_Q_D	((UINT32P)(C2KSYS_BASE+0x0384032C))
#define C2K_RXSD_RXAGC_DGAIN_D	((UINT32P)(C2KSYS_BASE+0x03840330))
#define C2K_RXSD_DO_1X_SEL_D	((UINT32P)(C2KSYS_BASE+0x03840334))
#define C2K_RXSD_RXAGC_TSTMODE	((UINT32P)(C2KSYS_BASE+0x03840340))
#define C2K_RXSD_RXAGC_TSTBUS_M	((UINT32P)(C2KSYS_BASE+0x03840344))
#define C2K_RXSD_RXAGC_TSTBUS_D	((UINT32P)(C2KSYS_BASE+0x03840348))
#define C2K_RXSD_SRC_SEL	((UINT32P)(C2KSYS_BASE+0x03840704))
#define C2K_RXSD_COMP_FILT_COEFF0_D	((UINT32P)(C2KSYS_BASE+0x03840710))
#define C2K_RXSD_COMP_FILT_COEFF1_D	((UINT32P)(C2KSYS_BASE+0x03840714))
#define C2K_RXSD_COMP_FILT_COEFF2_D	((UINT32P)(C2KSYS_BASE+0x03840718))
#define C2K_RXSD_COMP_FILT_COEFF3_D	((UINT32P)(C2KSYS_BASE+0x0384071C))
#define C2K_RXSD_COMP_FILT_COEFF4_D	((UINT32P)(C2KSYS_BASE+0x03840720))
#define C2K_RXSD_COMP_FILT_COEFF5_D	((UINT32P)(C2KSYS_BASE+0x03840724))
#define C2K_RXSD_COMP_FILT_COEFF6_D	((UINT32P)(C2KSYS_BASE+0x03840728))
#define C2K_RXSD_COMP_FILT_COEFF7_D	((UINT32P)(C2KSYS_BASE+0x0384072C))
#define C2K_RXSD_COMP_FILT_COEFF8_D	((UINT32P)(C2KSYS_BASE+0x03840730))
#define C2K_RXSD_COMP_FILT_COEFF9_D	((UINT32P)(C2KSYS_BASE+0x03840734))
#define C2K_RXSD_COMP_FILT_COEFF10_D	((UINT32P)(C2KSYS_BASE+0x03840738))
#define C2K_RX_DC_CAL_CTRL_D	((UINT32P)(C2KSYS_BASE+0x03840740))
#define C2K_RXSD_DC_CAL_TIMING_D	((UINT32P)(C2KSYS_BASE+0x03840744))
#define C2K_RXSD_DC_CAL_LEN_IDX_D	((UINT32P)(C2KSYS_BASE+0x03840748))
#define C2K_RXSD_DC_CAL_INT_CTRL_D	((UINT32P)(C2KSYS_BASE+0x0384074C))
#define C2K_RXSD_RX_SCALE_D	((UINT32P)(C2KSYS_BASE+0x03840750))
#define C2K_RXSD_PHASE_JUMP_CTRL_D	((UINT32P)(C2KSYS_BASE+0x03840760))
#define C2K_RXSD_PHASE_JUMP_TIMING_D	((UINT32P)(C2KSYS_BASE+0x03840764))
#define C2K_RXSD_DCOFFSET_INI_VALUE_MODE_D	((UINT32P)(C2KSYS_BASE+0x03840768))
#define C2K_RXSD_DCOFFSET_INI_VALUE_TIMING_D	((UINT32P)(C2KSYS_BASE+0x0384076C))
#define C2K_RXSD_IQ_PHASE_IMB_D	((UINT32P)(C2KSYS_BASE+0x03840770))
#define C2K_RXSD_CRC_LEN_M	((UINT32P)(C2KSYS_BASE+0x03840780))
#define C2K_RXSD_CRC_CTRL_M	((UINT32P)(C2KSYS_BASE+0x03840784))
#define C2K_RXSD_CRC_START_DATA_I_M	((UINT32P)(C2KSYS_BASE+0x03840788))
#define C2K_RXSD_CRC_START_DATA_Q_M	((UINT32P)(C2KSYS_BASE+0x0384078C))
#define C2K_RXSD_CRCRESULT_I_M	((UINT32P)(C2KSYS_BASE+0x03840790))
#define C2K_RXSD_CRCRESULT_Q_M	((UINT32P)(C2KSYS_BASE+0x03840794))
#define C2K_RXSD_CRC_DONE_M	((UINT32P)(C2KSYS_BASE+0x03840798))
#define C2K_RXSD_CRC_LEN_D	((UINT32P)(C2KSYS_BASE+0x038407A0))
#define C2K_RXSD_CRC_CTRL_D	((UINT32P)(C2KSYS_BASE+0x038407A4))
#define C2K_RXSD_CRC_START_DATA_I_D	((UINT32P)(C2KSYS_BASE+0x038407A8))
#define C2K_RXSD_CRC_START_DATA_Q_D	((UINT32P)(C2KSYS_BASE+0x038407AC))
#define C2K_RXSD_CRCRESULT_I_D	((UINT32P)(C2KSYS_BASE+0x038407B0))
#define C2K_RXSD_CRCRESULT_Q_D	((UINT32P)(C2KSYS_BASE+0x038407B4))
#define C2K_RXSD_CRC_DONE_D	((UINT32P)(C2KSYS_BASE+0x038407B8))
#define C2K_RXSD_TST_BUS_SEL	((UINT32P)(C2KSYS_BASE+0x038407C0))
#define C2K_RXSD_COMP_FILT_COEFF11_M	((UINT32P)(C2KSYS_BASE+0x03830000))
#define C2K_RXSD_COMP_FILT_COEFF12_M	((UINT32P)(C2KSYS_BASE+0x03830004))
#define C2K_RXSD_COMP_FILT_COEFF13_M	((UINT32P)(C2KSYS_BASE+0x03830008))
#define C2K_RXSD_COMP_FILT_COEFF14_M	((UINT32P)(C2KSYS_BASE+0x0383000C))
#define C2K_RXSD_COMP_FILT_COEFF15_M	((UINT32P)(C2KSYS_BASE+0x03830010))
#define C2K_RXSD_COMP_FILT_COEFF16_M	((UINT32P)(C2KSYS_BASE+0x03830014))
#define C2K_RXSD_COMP_FILT_COEFF17_M	((UINT32P)(C2KSYS_BASE+0x03830018))
#define C2K_RXSD_COMP_FILT_COEFF18_M	((UINT32P)(C2KSYS_BASE+0x0383001C))
#define C2K_RXSD_COMP_FILT_COEFF19_M	((UINT32P)(C2KSYS_BASE+0x03830020))
#define C2K_RXSD_COMP_FILT_COEFF20_M	((UINT32P)(C2KSYS_BASE+0x03830024))
#define C2K_RXSD_COMP_FILT_COEFF21_M	((UINT32P)(C2KSYS_BASE+0x03830028))
#define C2K_RXSD_COMP_FILT_COEFF22_M	((UINT32P)(C2KSYS_BASE+0x0383002C))
#define C2K_RXSD_COMP_FILT_COEFF23_M	((UINT32P)(C2KSYS_BASE+0x03830030))
#define C2K_RXSD_COMP_FILT_COEFF24_M	((UINT32P)(C2KSYS_BASE+0x03830034))
#define C2K_RXSD_COMP_FILT_COEFF25_M	((UINT32P)(C2KSYS_BASE+0x03830038))
#define C2K_RXSD_COMP_FILT_COEFF26_M	((UINT32P)(C2KSYS_BASE+0x0383003C))
#define C2K_RXSD_COMP_FILT_COEFF27_M	((UINT32P)(C2KSYS_BASE+0x03830040))
#define C2K_RXSD_COMP_FILT_COEFF28_M	((UINT32P)(C2KSYS_BASE+0x03830044))
#define C2K_RXSD_COMP_FILT_COEFF29_M	((UINT32P)(C2KSYS_BASE+0x03830048))
#define C2K_RXSD_COMP_FILT_COEFF30_M	((UINT32P)(C2KSYS_BASE+0x0383004C))
#define C2K_RXSD_COMP_FILT_COEFF31_M	((UINT32P)(C2KSYS_BASE+0x03830050))
#define C2K_RXSD_COMP_FILT_COEFF32_M	((UINT32P)(C2KSYS_BASE+0x03830054))
#define C2K_RXSD_COMP_FILT_LEN_SEL_M	((UINT32P)(C2KSYS_BASE+0x03830058))
#define C2K_RXSD_IIR_H1_COEFF_A1_M	((UINT32P)(C2KSYS_BASE+0x03830080))
#define C2K_RXSD_IIR_H2_COEFF_A1_M	((UINT32P)(C2KSYS_BASE+0x03830084))
#define C2K_RXSD_IIR_H2_COEFF_A2_M	((UINT32P)(C2KSYS_BASE+0x03830088))
#define C2K_RXSD_IIR_H2_COEFF_B1_M	((UINT32P)(C2KSYS_BASE+0x0383008C))
#define C2K_RXSD_IIR_H3_COEFF_A1_M	((UINT32P)(C2KSYS_BASE+0x03830090))
#define C2K_RXSD_IIR_H3_COEFF_A2_M	((UINT32P)(C2KSYS_BASE+0x03830094))
#define C2K_RXSD_IIR_H3_COEFF_B1_M	((UINT32P)(C2KSYS_BASE+0x03830098))
#define C2K_RXSD_IIR_H4_COEFF_A1_M	((UINT32P)(C2KSYS_BASE+0x0383009C))
#define C2K_RXSD_IIR_H4_COEFF_A2_M	((UINT32P)(C2KSYS_BASE+0x038300A0))
#define C2K_RXSD_NCO_FREQ_OFFSET_LSB_M	((UINT32P)(C2KSYS_BASE+0x038300B0))
#define C2K_RXSD_NCO_FREQ_OFFSET_MSB_M	((UINT32P)(C2KSYS_BASE+0x038300B4))
#define C2K_RXSD_NBIF1_COEFF_A_REAL_LSB_M	((UINT32P)(C2KSYS_BASE+0x038300C0))
#define C2K_RXSD_NBIF1_COEFF_A_REAL_MSB_M	((UINT32P)(C2KSYS_BASE+0x038300C4))
#define C2K_RXSD_NBIF1_COEFF_A_IMAG_LSB_M	((UINT32P)(C2KSYS_BASE+0x038300C8))
#define C2K_RXSD_NBIF1_COEFF_A_IMAG_MSB_M	((UINT32P)(C2KSYS_BASE+0x038300CC))
#define C2K_RXSD_NBIF1_COEFF_B_LSB_M	((UINT32P)(C2KSYS_BASE+0x038300D0))
#define C2K_RXSD_NBIF1_COEFF_B_MSB_M	((UINT32P)(C2KSYS_BASE+0x038300D4))
#define C2K_RXSD_NBIF1_RSSI_MEAS_CTRL_M	((UINT32P)(C2KSYS_BASE+0x038300D8))
#define C2K_RXSD_NBIF1_IN_RSSI_LSB_M	((UINT32P)(C2KSYS_BASE+0x038300DC))
#define C2K_RXSD_NBIF1_IN_RSSI_MSB_M	((UINT32P)(C2KSYS_BASE+0x038300E0))
#define C2K_RXSD_NBIF1_BANDPASS_RSSI_LSB_M	((UINT32P)(C2KSYS_BASE+0x038300E4))
#define C2K_RXSD_NBIF1_BANDPASS_RSSI_MSB_M	((UINT32P)(C2KSYS_BASE+0x038300E8))
#define C2K_RXSD_NBIF1_OUT_RSSI_LSB_M	((UINT32P)(C2KSYS_BASE+0x038300EC))
#define C2K_RXSD_NBIF1_OUT_RSSI_MSB_M	((UINT32P)(C2KSYS_BASE+0x038300F0))
#define C2K_RXSD_NBIF2_COEFF_A_REAL_LSB_M	((UINT32P)(C2KSYS_BASE+0x03830100))
#define C2K_RXSD_NBIF2_COEFF_A_REAL_MSB_M	((UINT32P)(C2KSYS_BASE+0x03830104))
#define C2K_RXSD_NBIF2_COEFF_A_IMAG_LSB_M	((UINT32P)(C2KSYS_BASE+0x03830108))
#define C2K_RXSD_NBIF2_COEFF_A_IMAG_MSB_M	((UINT32P)(C2KSYS_BASE+0x0383010C))
#define C2K_RXSD_NBIF2_COEFF_B_LSB_M	((UINT32P)(C2KSYS_BASE+0x03830110))
#define C2K_RXSD_NBIF2_COEFF_B_MSB_M	((UINT32P)(C2KSYS_BASE+0x03830114))
#define C2K_RXSD_NBIF2_RSSI_MEAS_CTRL_M	((UINT32P)(C2KSYS_BASE+0x03830118))
#define C2K_RXSD_NBIF2_IN_RSSI_LSB_M	((UINT32P)(C2KSYS_BASE+0x0383011C))
#define C2K_RXSD_NBIF2_IN_RSSI_MSB_M	((UINT32P)(C2KSYS_BASE+0x03830120))
#define C2K_RXSD_NBIF2_BANDPASS_RSSI_LSB_M	((UINT32P)(C2KSYS_BASE+0x03830124))
#define C2K_RXSD_NBIF2_BANDPASS_RSSI_MSB_M	((UINT32P)(C2KSYS_BASE+0x03830128))
#define C2K_RXSD_NBIF2_OUT_RSSI_LSB_M	((UINT32P)(C2KSYS_BASE+0x0383012C))
#define C2K_RXSD_NBIF2_OUT_RSSI_MSB_M	((UINT32P)(C2KSYS_BASE+0x03830130))
#define C2K_RXSD_NBIF3_COEFF_A_REAL_LSB_M	((UINT32P)(C2KSYS_BASE+0x03830140))
#define C2K_RXSD_NBIF3_COEFF_A_REAL_MSB_M	((UINT32P)(C2KSYS_BASE+0x03830144))
#define C2K_RXSD_NBIF3_COEFF_A_IMAG_LSB_M	((UINT32P)(C2KSYS_BASE+0x03830148))
#define C2K_RXSD_NBIF3_COEFF_A_IMAG_MSB_M	((UINT32P)(C2KSYS_BASE+0x0383014C))
#define C2K_RXSD_NBIF3_COEFF_B_LSB_M	((UINT32P)(C2KSYS_BASE+0x03830150))
#define C2K_RXSD_NBIF3_COEFF_B_MSB_M	((UINT32P)(C2KSYS_BASE+0x03830154))
#define C2K_RXSD_NBIF3_RSSI_MEAS_CTRL_M	((UINT32P)(C2KSYS_BASE+0x03830158))
#define C2K_RXSD_NBIF3_IN_RSSI_LSB_M	((UINT32P)(C2KSYS_BASE+0x0383015C))
#define C2K_RXSD_NBIF3_IN_RSSI_MSB_M	((UINT32P)(C2KSYS_BASE+0x03830160))
#define C2K_RXSD_NBIF3_BANDPASS_RSSI_LSB_M	((UINT32P)(C2KSYS_BASE+0x03830164))
#define C2K_RXSD_NBIF3_BANDPASS_RSSI_MSB_M	((UINT32P)(C2KSYS_BASE+0x03830168))
#define C2K_RXSD_NBIF3_OUT_RSSI_LSB_M	((UINT32P)(C2KSYS_BASE+0x0383016C))
#define C2K_RXSD_NBIF3_OUT_RSSI_MSB_M	((UINT32P)(C2KSYS_BASE+0x03830170))
#define C2K_RXSD_NBIF4_COEFF_A_REAL_LSB_M	((UINT32P)(C2KSYS_BASE+0x03830180))
#define C2K_RXSD_NBIF4_COEFF_A_REAL_MSB_M	((UINT32P)(C2KSYS_BASE+0x03830184))
#define C2K_RXSD_NBIF4_COEFF_A_IMAG_LSB_M	((UINT32P)(C2KSYS_BASE+0x03830188))
#define C2K_RXSD_NBIF4_COEFF_A_IMAG_MSB_M	((UINT32P)(C2KSYS_BASE+0x0383018C))
#define C2K_RXSD_NBIF4_COEFF_B_LSB_M	((UINT32P)(C2KSYS_BASE+0x03830190))
#define C2K_RXSD_NBIF4_COEFF_B_MSB_M	((UINT32P)(C2KSYS_BASE+0x03830194))
#define C2K_RXSD_NBIF4_RSSI_MEAS_CTRL_M	((UINT32P)(C2KSYS_BASE+0x03830198))
#define C2K_RXSD_NBIF4_IN_RSSI_LSB_M	((UINT32P)(C2KSYS_BASE+0x0383019C))
#define C2K_RXSD_NBIF4_IN_RSSI_MSB_M	((UINT32P)(C2KSYS_BASE+0x038301A0))
#define C2K_RXSD_NBIF4_BANDPASS_RSSI_LSB_M	((UINT32P)(C2KSYS_BASE+0x038301A4))
#define C2K_RXSD_NBIF4_BANDPASS_RSSI_MSB_M	((UINT32P)(C2KSYS_BASE+0x038301A8))
#define C2K_RXSD_NBIF4_OUT_RSSI_LSB_M	((UINT32P)(C2KSYS_BASE+0x038301AC))
#define C2K_RXSD_NBIF4_OUT_RSSI_MSB_M	((UINT32P)(C2KSYS_BASE+0x038301B0))
#define C2K_RXSD_PHASE_IMB_CTRL_M	((UINT32P)(C2KSYS_BASE+0x038301C0))
#define C2K_RXSD_PHASE_IMB_TIMING_M	((UINT32P)(C2KSYS_BASE+0x038301C4))
#define C2K_RXSD_COMP_FILT_COEFF11_D	((UINT32P)(C2KSYS_BASE+0x03830200))
#define C2K_RXSD_COMP_FILT_COEFF12_D	((UINT32P)(C2KSYS_BASE+0x03830204))
#define C2K_RXSD_COMP_FILT_COEFF13_D	((UINT32P)(C2KSYS_BASE+0x03830208))
#define C2K_RXSD_COMP_FILT_COEFF14_D	((UINT32P)(C2KSYS_BASE+0x0383020C))
#define C2K_RXSD_COMP_FILT_COEFF15_D	((UINT32P)(C2KSYS_BASE+0x03830210))
#define C2K_RXSD_COMP_FILT_COEFF16_D	((UINT32P)(C2KSYS_BASE+0x03830214))
#define C2K_RXSD_COMP_FILT_COEFF17_D	((UINT32P)(C2KSYS_BASE+0x03830218))
#define C2K_RXSD_COMP_FILT_COEFF18_D	((UINT32P)(C2KSYS_BASE+0x0383021C))
#define C2K_RXSD_COMP_FILT_COEFF19_D	((UINT32P)(C2KSYS_BASE+0x03830220))
#define C2K_RXSD_COMP_FILT_COEFF20_D	((UINT32P)(C2KSYS_BASE+0x03830224))
#define C2K_RXSD_COMP_FILT_COEFF21_D	((UINT32P)(C2KSYS_BASE+0x03830228))
#define C2K_RXSD_COMP_FILT_COEFF22_D	((UINT32P)(C2KSYS_BASE+0x0383022C))
#define C2K_RXSD_COMP_FILT_COEFF23_D	((UINT32P)(C2KSYS_BASE+0x03830230))
#define C2K_RXSD_COMP_FILT_COEFF24_D	((UINT32P)(C2KSYS_BASE+0x03830234))
#define C2K_RXSD_COMP_FILT_COEFF25_D	((UINT32P)(C2KSYS_BASE+0x03830238))
#define C2K_RXSD_COMP_FILT_COEFF26_D	((UINT32P)(C2KSYS_BASE+0x0383023C))
#define C2K_RXSD_COMP_FILT_COEFF27_D	((UINT32P)(C2KSYS_BASE+0x03830240))
#define C2K_RXSD_COMP_FILT_COEFF28_D	((UINT32P)(C2KSYS_BASE+0x03830244))
#define C2K_RXSD_COMP_FILT_COEFF29_D	((UINT32P)(C2KSYS_BASE+0x03830248))
#define C2K_RXSD_COMP_FILT_COEFF30_D	((UINT32P)(C2KSYS_BASE+0x0383024C))
#define C2K_RXSD_COMP_FILT_COEFF31_D	((UINT32P)(C2KSYS_BASE+0x03830250))
#define C2K_RXSD_COMP_FILT_COEFF32_D	((UINT32P)(C2KSYS_BASE+0x03830254))
#define C2K_RXSD_COMP_FILT_LEN_SEL_D	((UINT32P)(C2KSYS_BASE+0x03830258))
#define C2K_RXSD_IIR_H1_COEFF_A1_D	((UINT32P)(C2KSYS_BASE+0x03830280))
#define C2K_RXSD_IIR_H2_COEFF_A1_D	((UINT32P)(C2KSYS_BASE+0x03830284))
#define C2K_RXSD_IIR_H2_COEFF_A2_D	((UINT32P)(C2KSYS_BASE+0x03830288))
#define C2K_RXSD_IIR_H2_COEFF_B1_D	((UINT32P)(C2KSYS_BASE+0x0383028C))
#define C2K_RXSD_IIR_H3_COEFF_A1_D	((UINT32P)(C2KSYS_BASE+0x03830290))
#define C2K_RXSD_IIR_H3_COEFF_A2_D	((UINT32P)(C2KSYS_BASE+0x03830294))
#define C2K_RXSD_IIR_H3_COEFF_B1_D	((UINT32P)(C2KSYS_BASE+0x03830298))
#define C2K_RXSD_IIR_H4_COEFF_A1_D	((UINT32P)(C2KSYS_BASE+0x0383029C))
#define C2K_RXSD_IIR_H4_COEFF_A2_D	((UINT32P)(C2KSYS_BASE+0x038302A0))
#define C2K_RXSD_NCO_FREQ_OFFSET_LSB_D	((UINT32P)(C2KSYS_BASE+0x038302B0))
#define C2K_RXSD_NCO_FREQ_OFFSET_MSB_D	((UINT32P)(C2KSYS_BASE+0x038302B4))
#define C2K_RXSD_NBIF1_COEFF_A_REAL_LSB_D	((UINT32P)(C2KSYS_BASE+0x038302C0))
#define C2K_RXSD_NBIF1_COEFF_A_REAL_MSB_D	((UINT32P)(C2KSYS_BASE+0x038302C4))
#define C2K_RXSD_NBIF1_COEFF_A_IMAG_LSB_D	((UINT32P)(C2KSYS_BASE+0x038302C8))
#define C2K_RXSD_NBIF1_COEFF_A_IMAG_MSB_D	((UINT32P)(C2KSYS_BASE+0x038302CC))
#define C2K_RXSD_NBIF1_COEFF_B_LSB_D	((UINT32P)(C2KSYS_BASE+0x038302D0))
#define C2K_RXSD_NBIF1_COEFF_B_MSB_D	((UINT32P)(C2KSYS_BASE+0x038302D4))
#define C2K_RXSD_NBIF1_RSSI_MEAS_CTRL_D	((UINT32P)(C2KSYS_BASE+0x038302D8))
#define C2K_RXSD_NBIF1_IN_RSSI_LSB_D	((UINT32P)(C2KSYS_BASE+0x038302DC))
#define C2K_RXSD_NBIF1_IN_RSSI_MSB_D	((UINT32P)(C2KSYS_BASE+0x038302E0))
#define C2K_RXSD_NBIF1_BANDPASS_RSSI_LSB_D	((UINT32P)(C2KSYS_BASE+0x038302E4))
#define C2K_RXSD_NBIF1_BANDPASS_RSSI_MSB_D	((UINT32P)(C2KSYS_BASE+0x038302E8))
#define C2K_RXSD_NBIF1_OUT_RSSI_LSB_D	((UINT32P)(C2KSYS_BASE+0x038302EC))
#define C2K_RXSD_NBIF1_OUT_RSSI_MSB_D	((UINT32P)(C2KSYS_BASE+0x038302F0))
#define C2K_RXSD_NBIF2_COEFF_A_REAL_LSB_D	((UINT32P)(C2KSYS_BASE+0x03830300))
#define C2K_RXSD_NBIF2_COEFF_A_REAL_MSB_D	((UINT32P)(C2KSYS_BASE+0x03830304))
#define C2K_RXSD_NBIF2_COEFF_A_IMAG_LSB_D	((UINT32P)(C2KSYS_BASE+0x03830308))
#define C2K_RXSD_NBIF2_COEFF_A_IMAG_MSB_D	((UINT32P)(C2KSYS_BASE+0x0383030C))
#define C2K_RXSD_NBIF2_COEFF_B_LSB_D	((UINT32P)(C2KSYS_BASE+0x03830310))
#define C2K_RXSD_NBIF2_COEFF_B_MSB_D	((UINT32P)(C2KSYS_BASE+0x03830314))
#define C2K_RXSD_NBIF2_RSSI_MEAS_CTRL_D	((UINT32P)(C2KSYS_BASE+0x03830318))
#define C2K_RXSD_NBIF2_IN_RSSI_LSB_D	((UINT32P)(C2KSYS_BASE+0x0383031C))
#define C2K_RXSD_NBIF2_IN_RSSI_MSB_D	((UINT32P)(C2KSYS_BASE+0x03830320))
#define C2K_RXSD_NBIF2_BANDPASS_RSSI_LSB_D	((UINT32P)(C2KSYS_BASE+0x03830324))
#define C2K_RXSD_NBIF2_BANDPASS_RSSI_MSB_D	((UINT32P)(C2KSYS_BASE+0x03830328))
#define C2K_RXSD_NBIF2_OUT_RSSI_LSB_D	((UINT32P)(C2KSYS_BASE+0x0383032C))
#define C2K_RXSD_NBIF2_OUT_RSSI_MSB_D	((UINT32P)(C2KSYS_BASE+0x03830330))
#define C2K_RXSD_NBIF3_COEFF_A_REAL_LSB_D	((UINT32P)(C2KSYS_BASE+0x03830340))
#define C2K_RXSD_NBIF3_COEFF_A_REAL_MSB_D	((UINT32P)(C2KSYS_BASE+0x03830344))
#define C2K_RXSD_NBIF3_COEFF_A_IMAG_LSB_D	((UINT32P)(C2KSYS_BASE+0x03830348))
#define C2K_RXSD_NBIF3_COEFF_A_IMAG_MSB_D	((UINT32P)(C2KSYS_BASE+0x0383034C))
#define C2K_RXSD_NBIF3_COEFF_B_LSB_D	((UINT32P)(C2KSYS_BASE+0x03830350))
#define C2K_RXSD_NBIF3_COEFF_B_MSB_D	((UINT32P)(C2KSYS_BASE+0x03830354))
#define C2K_RXSD_NBIF3_RSSI_MEAS_CTRL_D	((UINT32P)(C2KSYS_BASE+0x03830358))
#define C2K_RXSD_NBIF3_IN_RSSI_LSB_D	((UINT32P)(C2KSYS_BASE+0x0383035C))
#define C2K_RXSD_NBIF3_IN_RSSI_MSB_D	((UINT32P)(C2KSYS_BASE+0x03830360))
#define C2K_RXSD_NBIF3_BANDPASS_RSSI_LSB_D	((UINT32P)(C2KSYS_BASE+0x03830364))
#define C2K_RXSD_NBIF3_BANDPASS_RSSI_MSB_D	((UINT32P)(C2KSYS_BASE+0x03830368))
#define C2K_RXSD_NBIF3_OUT_RSSI_LSB_D	((UINT32P)(C2KSYS_BASE+0x0383036C))
#define C2K_RXSD_NBIF3_OUT_RSSI_MSB_D	((UINT32P)(C2KSYS_BASE+0x03830370))
#define C2K_RXSD_NBIF4_COEFF_A_REAL_LSB_D	((UINT32P)(C2KSYS_BASE+0x03830380))
#define C2K_RXSD_NBIF4_COEFF_A_REAL_MSB_D	((UINT32P)(C2KSYS_BASE+0x03830384))
#define C2K_RXSD_NBIF4_COEFF_A_IMAG_LSB_D	((UINT32P)(C2KSYS_BASE+0x03830388))
#define C2K_RXSD_NBIF4_COEFF_A_IMAG_MSB_D	((UINT32P)(C2KSYS_BASE+0x0383038C))
#define C2K_RXSD_NBIF4_COEFF_B_LSB_D	((UINT32P)(C2KSYS_BASE+0x03830390))
#define C2K_RXSD_NBIF4_COEFF_B_MSB_D	((UINT32P)(C2KSYS_BASE+0x03830394))
#define C2K_RXSD_NBIF4_RSSI_MEAS_CTRL_D	((UINT32P)(C2KSYS_BASE+0x03830398))
#define C2K_RXSD_NBIF4_IN_RSSI_LSB_D	((UINT32P)(C2KSYS_BASE+0x0383039C))
#define C2K_RXSD_NBIF4_IN_RSSI_MSB_D	((UINT32P)(C2KSYS_BASE+0x038303A0))
#define C2K_RXSD_NBIF4_BANDPASS_RSSI_LSB_D	((UINT32P)(C2KSYS_BASE+0x038303A4))
#define C2K_RXSD_NBIF4_BANDPASS_RSSI_MSB_D	((UINT32P)(C2KSYS_BASE+0x038303A8))
#define C2K_RXSD_NBIF4_OUT_RSSI_LSB_D	((UINT32P)(C2KSYS_BASE+0x038303AC))
#define C2K_RXSD_NBIF4_OUT_RSSI_MSB_D	((UINT32P)(C2KSYS_BASE+0x038303B0))
#define C2K_RXSD_PHASE_IMB_CTRL_D	((UINT32P)(C2KSYS_BASE+0x038303C0))
#define C2K_RXSD_PHASE_IMB_TIMING_D	((UINT32P)(C2KSYS_BASE+0x038303C4))
#define C2K_BB_CTL	((UINT32P)(C2KSYS_BASE+0x0384038C))
#define C2K_CF_TX_CTL	((UINT32P)(C2KSYS_BASE+0x03840390))
#define C2K_CF_GPS_STB_CFG	((UINT32P)(C2KSYS_BASE+0x03840394))
#define C2K_CF_GPS_STB_CONT_EN	((UINT32P)(C2KSYS_BASE+0x03840398))
#define C2K_TX_TRIG_1XDO_MODE	((UINT32P)(C2KSYS_BASE+0x03840400))
#define C2K_TX_IMMED_TRIG	((UINT32P)(C2KSYS_BASE+0x03840404))
#define C2K_TXCAL_CNT_INIT	((UINT32P)(C2KSYS_BASE+0x03840408))
#define C2K_VCF_ADCPD	((UINT32P)(C2KSYS_BASE+0x03840400))
#define C2K_VCF_DACPD	((UINT32P)(C2KSYS_BASE+0x03840404))
#define C2K_VCF_MICPD	((UINT32P)(C2KSYS_BASE+0x03840408))
#define C2K_VCF_MAUXSEL	((UINT32P)(C2KSYS_BASE+0x03840414))
#define C2K_VCF_ADCPGA	((UINT32P)(C2KSYS_BASE+0x03840418))
#define C2K_VC1_POP	((UINT32P)(C2KSYS_BASE+0x03840424))
#define C2K_VCF_LBACKA	((UINT32P)(C2KSYS_BASE+0x03840428))
#define C2K_VCF_LBACKD	((UINT32P)(C2KSYS_BASE+0x0384042C))
#define C2K_APB_VC_REGSEL	((UINT32P)(C2KSYS_BASE+0x03840440))
#define C2K_AA_POWER	((UINT32P)(C2KSYS_BASE+0x03840300))
#define C2K_AA_CHSEL	((UINT32P)(C2KSYS_BASE+0x03840304))
#define C2K_AA_SEL	((UINT32P)(C2KSYS_BASE+0x03840308))
#define C2K_AA_DOUT	((UINT32P)(C2KSYS_BASE+0x0384030C))
#define C2K_AA_S	((UINT32P)(C2KSYS_BASE+0x03840310))
#define C2K_AA_WAIT	((UINT32P)(C2KSYS_BASE+0x03840314))
#define C2K_ACMP_PD	((UINT32P)(C2KSYS_BASE+0x03840500))
#define C2K_BG_BIASPD	((UINT32P)(C2KSYS_BASE+0x03840600))
#define C2K_BG_REFPD	((UINT32P)(C2KSYS_BASE+0x03840604))
#define C2K_BG_VTRIM	((UINT32P)(C2KSYS_BASE+0x03840608))
#define C2K_RESERVED	((UINT32P)(C2KSYS_BASE+0x03840444))
#define C2K_RESERVED1	((UINT32P)(C2KSYS_BASE+0x03840448))
#define C2K_DRT_REGCTL	((UINT32P)(C2KSYS_BASE+0x03840500))
#define C2K_DRT_RESETCTL	((UINT32P)(C2KSYS_BASE+0x03840504))
#define C2K_DRT_BYPASS	((UINT32P)(C2KSYS_BASE+0x03840508))
#define C2K_DRT_RXHWID	((UINT32P)(C2KSYS_BASE+0x03840540))
#define C2K_DRT_RXMODE	((UINT32P)(C2KSYS_BASE+0x03840544))
#define C2K_DRT_RXFREQ	((UINT32P)(C2KSYS_BASE+0x03840548))
#define C2K_DRT_RXFREQ_UP	((UINT32P)(C2KSYS_BASE+0x0384054C))
#define C2K_DRT_RXTEST_I_IN	((UINT32P)(C2KSYS_BASE+0x03840550))
#define C2K_DRT_RXTEST_Q_IN	((UINT32P)(C2KSYS_BASE+0x03840554))
#define C2K_DRT_RXTEST_I	((UINT32P)(C2KSYS_BASE+0x03840558))
#define C2K_DRT_RXTEST_Q	((UINT32P)(C2KSYS_BASE+0x0384055C))
#define C2K_DRT_TXHWID	((UINT32P)(C2KSYS_BASE+0x03840580))
#define C2K_DRT_TXMODE	((UINT32P)(C2KSYS_BASE+0x03840584))
#define C2K_DRT_TXFREQ	((UINT32P)(C2KSYS_BASE+0x03840588))
#define C2K_DRT_TXFREQ_UP	((UINT32P)(C2KSYS_BASE+0x0384058C))
#define C2K_DRT_TXTEST_I_IN	((UINT32P)(C2KSYS_BASE+0x03840590))
#define C2K_DRT_TXTEST_Q_IN	((UINT32P)(C2KSYS_BASE+0x03840594))
#define C2K_DRT_TXTEST_I	((UINT32P)(C2KSYS_BASE+0x03840598))
#define C2K_DRT_TXTEST_Q	((UINT32P)(C2KSYS_BASE+0x0384059C))
#define C2K_RFSP_IMCTL	((UINT32P)(C2KSYS_BASE+0x03890000))
#define C2K_RFSP_IMWR_ADR	((UINT32P)(C2KSYS_BASE+0x03890004))
#define C2K_RFSP_IMWR_MSB	((UINT32P)(C2KSYS_BASE+0x03890008))
#define C2K_RFSP_IMWR_MID	((UINT32P)(C2KSYS_BASE+0x0389000C))
#define C2K_RFSP_IMWR_LSB	((UINT32P)(C2KSYS_BASE+0x03890010))
#define C2K_RFSP_IMRD_ADR	((UINT32P)(C2KSYS_BASE+0x03890014))
#define C2K_RFSP_IMRD_MSB	((UINT32P)(C2KSYS_BASE+0x03890018))
#define C2K_RFSP_IMRD_LSB	((UINT32P)(C2KSYS_BASE+0x0389001C))
#define C2K_RFSP_DEV0_CTL2	((UINT32P)(C2KSYS_BASE+0x03890020))
#define C2K_RFSP_DEV0_CTL1	((UINT32P)(C2KSYS_BASE+0x03890024))
#define C2K_RFSP_DEV0_CTL0	((UINT32P)(C2KSYS_BASE+0x03890028))
#define C2K_RFSP_DEV1_CTL2	((UINT32P)(C2KSYS_BASE+0x0389002C))
#define C2K_RFSP_DEV1_CTL1	((UINT32P)(C2KSYS_BASE+0x03890030))
#define C2K_RFSP_DEV1_CTL0	((UINT32P)(C2KSYS_BASE+0x03890034))
#define C2K_RFSP_DEV2_CTL2	((UINT32P)(C2KSYS_BASE+0x03890038))
#define C2K_RFSP_DEV2_CTL1	((UINT32P)(C2KSYS_BASE+0x0389003C))
#define C2K_RFSP_DEV2_CTL0	((UINT32P)(C2KSYS_BASE+0x03890040))
#define C2K_RFSP_DEV3_CTL2	((UINT32P)(C2KSYS_BASE+0x03890044))
#define C2K_RFSP_DEV3_CTL1	((UINT32P)(C2KSYS_BASE+0x03890048))
#define C2K_RFSP_DEV3_CTL0	((UINT32P)(C2KSYS_BASE+0x0389004C))
#define C2K_RFSP_VIRT_CTL1	((UINT32P)(C2KSYS_BASE+0x03890068))
#define C2K_RFSP_VIRT_CTL0	((UINT32P)(C2KSYS_BASE+0x0389006C))
#define C2K_RFSP_DLY_PTR_DO0	((UINT32P)(C2KSYS_BASE+0x03890070))
#define C2K_RFSP_DLY_PTR_DO1	((UINT32P)(C2KSYS_BASE+0x03890074))
#define C2K_RFSP_DLYDAT_MSB_DO0	((UINT32P)(C2KSYS_BASE+0x03890078))
#define C2K_RFSP_DLYDAT_LSB_DO0	((UINT32P)(C2KSYS_BASE+0x0389007C))
#define C2K_RFSP_DLYDAT_MSB_DO1	((UINT32P)(C2KSYS_BASE+0x03890080))
#define C2K_RFSP_DLYDAT_LSB_DO1	((UINT32P)(C2KSYS_BASE+0x03890084))
#define C2K_RFSP_STATUS	((UINT32P)(C2KSYS_BASE+0x03890088))
#define C2K_RFSP_IMDIS	((UINT32P)(C2KSYS_BASE+0x0389008C))
#define C2K_RFSP_IMEN	((UINT32P)(C2KSYS_BASE+0x03890090))
#define C2K_RFSP_IMRD_CNT	((UINT32P)(C2KSYS_BASE+0x03890094))
#define C2K_RFSP_DLY_CTL_DO0	((UINT32P)(C2KSYS_BASE+0x0389009C))
#define C2K_RFSP_DLY_CTL_DO1	((UINT32P)(C2KSYS_BASE+0x038900A0))
#define C2K_RFSP_CLK_CTL	((UINT32P)(C2KSYS_BASE+0x038900A8))
#define C2K_RFSP_DEV0_CTL3	((UINT32P)(C2KSYS_BASE+0x038900AC))
#define C2K_RFSP_DEV1_CTL3	((UINT32P)(C2KSYS_BASE+0x038900B0))
#define C2K_RFSP_DEV2_CTL3	((UINT32P)(C2KSYS_BASE+0x038900B4))
#define C2K_RFSP_DEV3_CTL3	((UINT32P)(C2KSYS_BASE+0x038900B8))
#define C2K_RFSP_VIRT_CTL2	((UINT32P)(C2KSYS_BASE+0x038900C4))
#define C2K_RFSP_DEBUG	((UINT32P)(C2KSYS_BASE+0x038900C8))
#define C2K_RFSP_DEBUG2	((UINT32P)(C2KSYS_BASE+0x038900CC))
#define C2K_RFSP_SW_RST	((UINT32P)(C2KSYS_BASE+0x038900D0))
#define C2K_TXSPI_IMCTL	((UINT32P)(C2KSYS_BASE+0x03740000))
#define C2K_TXSPI_IMWR_ADR	((UINT32P)(C2KSYS_BASE+0x03740004))
#define C2K_TXSPI_IMWR_MSB	((UINT32P)(C2KSYS_BASE+0x03740008))
#define C2K_TXSPI_IMWR_MID	((UINT32P)(C2KSYS_BASE+0x0374000C))
#define C2K_TXSPI_IMWR_LSB	((UINT32P)(C2KSYS_BASE+0x03740010))
#define C2K_TXSPI_IMRD_ADR	((UINT32P)(C2KSYS_BASE+0x03740014))
#define C2K_TXSPI_IMRD_MSB	((UINT32P)(C2KSYS_BASE+0x03740018))
#define C2K_TXSPI_IMRD_LSB	((UINT32P)(C2KSYS_BASE+0x0374001C))
#define C2K_TXSPI_DEV0_CTL2	((UINT32P)(C2KSYS_BASE+0x03740020))
#define C2K_TXSPI_DEV0_CTL1	((UINT32P)(C2KSYS_BASE+0x03740024))
#define C2K_TXSPI_DEV0_CTL0	((UINT32P)(C2KSYS_BASE+0x03740028))
#define C2K_TXSPI_DEV1_CTL2	((UINT32P)(C2KSYS_BASE+0x0374002C))
#define C2K_TXSPI_DEV1_CTL1	((UINT32P)(C2KSYS_BASE+0x03740030))
#define C2K_TXSPI_DEV1_CTL0	((UINT32P)(C2KSYS_BASE+0x03740034))
#define C2K_TXSPI_DEV2_CTL2	((UINT32P)(C2KSYS_BASE+0x03740038))
#define C2K_TXSPI_DEV2_CTL1	((UINT32P)(C2KSYS_BASE+0x0374003C))
#define C2K_TXSPI_DEV2_CTL0	((UINT32P)(C2KSYS_BASE+0x03740040))
#define C2K_TXSPI_DEV3_CTL2	((UINT32P)(C2KSYS_BASE+0x03740044))
#define C2K_TXSPI_DEV3_CTL1	((UINT32P)(C2KSYS_BASE+0x03740048))
#define C2K_TXSPI_DEV3_CTL0	((UINT32P)(C2KSYS_BASE+0x0374004C))
#define C2K_TXSPI_VIRT_CTL1	((UINT32P)(C2KSYS_BASE+0x03740068))
#define C2K_TXSPI_VIRT_CTL0	((UINT32P)(C2KSYS_BASE+0x0374006C))
#define C2K_TXSPI_DLY_PTR_DO0	((UINT32P)(C2KSYS_BASE+0x03740070))
#define C2K_TXSPI_DLY_PTR_DO1	((UINT32P)(C2KSYS_BASE+0x03740074))
#define C2K_TXSPI_DLYDAT_MSB_DO0	((UINT32P)(C2KSYS_BASE+0x03740078))
#define C2K_TXSPI_DLYDAT_LSB_DO0	((UINT32P)(C2KSYS_BASE+0x0374007C))
#define C2K_TXSPI_DLYDAT_MSB_DO1	((UINT32P)(C2KSYS_BASE+0x03740080))
#define C2K_TXSPI_DLYDAT_LSB_DO1	((UINT32P)(C2KSYS_BASE+0x03740084))
#define C2K_TXSPI_STATUS	((UINT32P)(C2KSYS_BASE+0x03740088))
#define C2K_TXSPI_IMDIS	((UINT32P)(C2KSYS_BASE+0x0374008C))
#define C2K_TXSPI_IMEN	((UINT32P)(C2KSYS_BASE+0x03740090))
#define C2K_TXSPI_IMRD_CNT	((UINT32P)(C2KSYS_BASE+0x03740094))
#define C2K_TXSPI_DLY_CTL_DO0	((UINT32P)(C2KSYS_BASE+0x0374009C))
#define C2K_TXSPI_DLY_CTL_DO1	((UINT32P)(C2KSYS_BASE+0x037400A0))
#define C2K_TXSPI_CLK_CTL	((UINT32P)(C2KSYS_BASE+0x037400A8))
#define C2K_TXSPI_DEV0_CTL3	((UINT32P)(C2KSYS_BASE+0x037400AC))
#define C2K_TXSPI_DEV1_CTL3	((UINT32P)(C2KSYS_BASE+0x037400B0))
#define C2K_TXSPI_DEV2_CTL3	((UINT32P)(C2KSYS_BASE+0x037400B4))
#define C2K_TXSPI_DEV3_CTL3	((UINT32P)(C2KSYS_BASE+0x037400B8))
#define C2K_TXSPI_VIRT_CTL2	((UINT32P)(C2KSYS_BASE+0x037400C4))
#define C2K_TXSPI_DEBUG	((UINT32P)(C2KSYS_BASE+0x037400C8))
#define C2K_TXSPI_DEBUG2	((UINT32P)(C2KSYS_BASE+0x037400CC))
#define C2K_TXSPI_SW_RST	((UINT32P)(C2KSYS_BASE+0x037400D0))
#define C2K_TXSPI_CFG	((UINT32P)(C2KSYS_BASE+0x037400D4))
#define C2K_GAINWR_MSB_DO0	((UINT32P)(C2KSYS_BASE+0x037400D8))
#define C2K_GAINWR_MID_DO0	((UINT32P)(C2KSYS_BASE+0x037400DC))
#define C2K_GAINWR_LSB_DO0	((UINT32P)(C2KSYS_BASE+0x037400E0))
#define C2K_GAINWR_MSB_DO1	((UINT32P)(C2KSYS_BASE+0x037400E4))
#define C2K_GAINWR_MID_DO1	((UINT32P)(C2KSYS_BASE+0x037400E8))
#define C2K_GAINWR_LSB_DO1	((UINT32P)(C2KSYS_BASE+0x037400EC))
#define C2K_GAINRD_MSB	((UINT32P)(C2KSYS_BASE+0x037400F0))
#define C2K_GAINRD_MID	((UINT32P)(C2KSYS_BASE+0x037400F4))
#define C2K_GAINRD_LSB	((UINT32P)(C2KSYS_BASE+0x037400F8))
#define C2K_GAINVAL_MSB_DO0	((UINT32P)(C2KSYS_BASE+0x037400FC))
#define C2K_GAINVAL_LSB_DO0	((UINT32P)(C2KSYS_BASE+0x03740100))
#define C2K_GAINVAL_MSB_DO1	((UINT32P)(C2KSYS_BASE+0x03740104))
#define C2K_GAINVAL_LSB_DO1	((UINT32P)(C2KSYS_BASE+0x03740108))
#define C2K_TXON_MSB	((UINT32P)(C2KSYS_BASE+0x0374010C))
#define C2K_TXON_MID	((UINT32P)(C2KSYS_BASE+0x03740110))
#define C2K_TXON_LSB	((UINT32P)(C2KSYS_BASE+0x03740114))
#define C2K_TXOFF_MSB	((UINT32P)(C2KSYS_BASE+0x03740118))
#define C2K_TXOFF_MID	((UINT32P)(C2KSYS_BASE+0x0374011C))
#define C2K_TXOFF_LSB	((UINT32P)(C2KSYS_BASE+0x03740120))
#define C2K_TXGATE_MASK	((UINT32P)(C2KSYS_BASE+0x03740124))
#define C2K_INT_MASK	((UINT32P)(C2KSYS_BASE+0x03740128))
#define C2K_BSI0_RESET	((UINT32P)(C2KSYS_BASE+0x03828000))
#define C2K_BSI0_CTRL	((UINT32P)(C2KSYS_BASE+0x03828004))
#define C2K_BSI0_IMMED_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x03828008))
#define C2K_BSI0_IMMED_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x0382800C))
#define C2K_BSI0_IMMED_TRIG	((UINT32P)(C2KSYS_BASE+0x03828010))
#define C2K_BSI0_IMMED_RDATA_LSB	((UINT32P)(C2KSYS_BASE+0x03828014))
#define C2K_BSI0_IMMED_RDATA_MSB	((UINT32P)(C2KSYS_BASE+0x03828018))
#define C2K_BSI0_DO1ST_CMD_CTRL1	((UINT32P)(C2KSYS_BASE+0x0382801C))
#define C2K_BSI0_DO1ST_CMD_DATA1	((UINT32P)(C2KSYS_BASE+0x03828020))
#define C2K_BSI0_DO2ND_CMD_CTRL1	((UINT32P)(C2KSYS_BASE+0x03828024))
#define C2K_BSI0_DO2ND_CMD_DATA1	((UINT32P)(C2KSYS_BASE+0x03828028))
#define C2K_BSI0_DO1ST_CMD_CTRL2	((UINT32P)(C2KSYS_BASE+0x0382802C))
#define C2K_BSI0_DO1ST_CMD_DATA2	((UINT32P)(C2KSYS_BASE+0x03828030))
#define C2K_BSI0_DO2ND_CMD_CTRL2	((UINT32P)(C2KSYS_BASE+0x03828034))
#define C2K_BSI0_DO2ND_CMD_DATA2	((UINT32P)(C2KSYS_BASE+0x03828038))
#define C2K_BSI0_TXGATEON_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x0382803C))
#define C2K_BSI0_TXGATEON_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x03828040))
#define C2K_BSI0_TXGATEOFF_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x03828044))
#define C2K_BSI0_TXGATEOFF_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x03828048))
#define C2K_BSI0_TXGATE_MASK	((UINT32P)(C2KSYS_BASE+0x0382804C))
#define C2K_BSI0_INT_STATUS	((UINT32P)(C2KSYS_BASE+0x03828050))
#define C2K_BSI0_INT_MASK	((UINT32P)(C2KSYS_BASE+0x03828054))
#define C2K_BSI0_IMMED_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03828058))
#define C2K_BSI0_IMMED_RDBUF_STATUS	((UINT32P)(C2KSYS_BASE+0x0382805C))
#define C2K_BSI0_DLY_BUF1_DO1ST_STATUS	((UINT32P)(C2KSYS_BASE+0x03828060))
#define C2K_BSI0_DLY_BUF1_DO2ND_STATUS	((UINT32P)(C2KSYS_BASE+0x03828064))
#define C2K_BSI0_DLY_BUF2_DO1ST_STATUS	((UINT32P)(C2KSYS_BASE+0x03828068))
#define C2K_BSI0_DLY_BUF2_DO2ND_STATUS	((UINT32P)(C2KSYS_BASE+0x0382806C))
#define C2K_BSI0_TGON_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03828070))
#define C2K_BSI0_TGOFF_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03828074))
#define C2K_BSI1_RESET	((UINT32P)(C2KSYS_BASE+0x03829000))
#define C2K_BSI1_CTRL	((UINT32P)(C2KSYS_BASE+0x03829004))
#define C2K_BSI1_IMMED_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x03829008))
#define C2K_BSI1_IMMED_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x0382900C))
#define C2K_BSI1_IMMED_TRIG	((UINT32P)(C2KSYS_BASE+0x03829010))
#define C2K_BSI1_IMMED_RDATA_LSB	((UINT32P)(C2KSYS_BASE+0x03829014))
#define C2K_BSI1_IMMED_RDATA_MSB	((UINT32P)(C2KSYS_BASE+0x03829018))
#define C2K_BSI1_DO1ST_CMD_CTRL1	((UINT32P)(C2KSYS_BASE+0x0382901C))
#define C2K_BSI1_DO1ST_CMD_DATA1	((UINT32P)(C2KSYS_BASE+0x03829020))
#define C2K_BSI1_DO2ND_CMD_CTRL1	((UINT32P)(C2KSYS_BASE+0x03829024))
#define C2K_BSI1_DO2ND_CMD_DATA1	((UINT32P)(C2KSYS_BASE+0x03829028))
#define C2K_BSI1_DO1ST_CMD_CTRL2	((UINT32P)(C2KSYS_BASE+0x0382902C))
#define C2K_BSI1_DO1ST_CMD_DATA2	((UINT32P)(C2KSYS_BASE+0x03829030))
#define C2K_BSI1_DO2ND_CMD_CTRL2	((UINT32P)(C2KSYS_BASE+0x03829034))
#define C2K_BSI1_DO2ND_CMD_DATA2	((UINT32P)(C2KSYS_BASE+0x03829038))
#define C2K_BSI1_TXGATEON_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x0382903C))
#define C2K_BSI1_TXGATEON_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x03829040))
#define C2K_BSI1_TXGATEOFF_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x03829044))
#define C2K_BSI1_TXGATEOFF_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x03829048))
#define C2K_BSI1_TXGATE_MASK	((UINT32P)(C2KSYS_BASE+0x0382904C))
#define C2K_BSI1_INT_STATUS	((UINT32P)(C2KSYS_BASE+0x03829050))
#define C2K_BSI1_INT_MASK	((UINT32P)(C2KSYS_BASE+0x03829054))
#define C2K_BSI1_IMMED_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03829058))
#define C2K_BSI1_IMMED_RDBUF_STATUS	((UINT32P)(C2KSYS_BASE+0x0382905C))
#define C2K_BSI1_DLY_BUF1_DO1ST_STATUS	((UINT32P)(C2KSYS_BASE+0x03829060))
#define C2K_BSI1_DLY_BUF1_DO2ND_STATUS	((UINT32P)(C2KSYS_BASE+0x03829064))
#define C2K_BSI1_DLY_BUF2_DO1ST_STATUS	((UINT32P)(C2KSYS_BASE+0x03829068))
#define C2K_BSI1_DLY_BUF2_DO2ND_STATUS	((UINT32P)(C2KSYS_BASE+0x0382906C))
#define C2K_BSI1_TGON_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03829070))
#define C2K_BSI1_TGOFF_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03829074))
#define C2K_MIPI0_RESET	((UINT32P)(C2KSYS_BASE+0x03820000))
#define C2K_MIPI0_CTRL	((UINT32P)(C2KSYS_BASE+0x03820004))
#define C2K_MIPI0_IMMED_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x03820008))
#define C2K_MIPI0_IMMED_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x0382000C))
#define C2K_MIPI0_IMMED_TRIG	((UINT32P)(C2KSYS_BASE+0x03820010))
#define C2K_MIPI0_IMMED_RDATA_LSB	((UINT32P)(C2KSYS_BASE+0x03820014))
#define C2K_MIPI0_IMMED_RDATA_MSB	((UINT32P)(C2KSYS_BASE+0x03820018))
#define C2K_MIPI0_DO1ST_CMD_CTRL1	((UINT32P)(C2KSYS_BASE+0x0382001C))
#define C2K_MIPI0_DO1ST_CMD_DATA1	((UINT32P)(C2KSYS_BASE+0x03820020))
#define C2K_MIPI0_DO2ND_CMD_CTRL1	((UINT32P)(C2KSYS_BASE+0x03820024))
#define C2K_MIPI0_DO2ND_CMD_DATA1	((UINT32P)(C2KSYS_BASE+0x03820028))
#define C2K_MIPI0_DO1ST_CMD_CTRL2	((UINT32P)(C2KSYS_BASE+0x0382002C))
#define C2K_MIPI0_DO1ST_CMD_DATA2	((UINT32P)(C2KSYS_BASE+0x03820030))
#define C2K_MIPI0_DO2ND_CMD_CTRL2	((UINT32P)(C2KSYS_BASE+0x03820034))
#define C2K_MIPI0_DO2ND_CMD_DATA2	((UINT32P)(C2KSYS_BASE+0x03820038))
#define C2K_MIPI0_TXGATEON_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x0382003C))
#define C2K_MIPI0_TXGATEON_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x03820040))
#define C2K_MIPI0_TXGATEOFF_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x03820044))
#define C2K_MIPI0_TXGATEOFF_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x03820048))
#define C2K_MIPI0_TXGATE_MASK	((UINT32P)(C2KSYS_BASE+0x0382004C))
#define C2K_MIPI0_INT_STATUS	((UINT32P)(C2KSYS_BASE+0x03820050))
#define C2K_MIPI0_INT_MASK	((UINT32P)(C2KSYS_BASE+0x03820054))
#define C2K_MIPI0_IMMED_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03820058))
#define C2K_MIPI0_IMMED_RDBUF_STATUS	((UINT32P)(C2KSYS_BASE+0x0382005C))
#define C2K_MIPI0_DLY_BUF1_DO1ST_STATUS	((UINT32P)(C2KSYS_BASE+0x03820060))
#define C2K_MIPI0_DLY_BUF1_DO2ND_STATUS	((UINT32P)(C2KSYS_BASE+0x03820064))
#define C2K_MIPI0_DLY_BUF2_DO1ST_STATUS	((UINT32P)(C2KSYS_BASE+0x03820068))
#define C2K_MIPI0_DLY_BUF2_DO2ND_STATUS	((UINT32P)(C2KSYS_BASE+0x0382006C))
#define C2K_MIPI0_TGON_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03820070))
#define C2K_MIPI0_TGOFF_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03820074))
#define C2K_MIPI1_RESET	((UINT32P)(C2KSYS_BASE+0x03821000))
#define C2K_MIPI1_CTRL	((UINT32P)(C2KSYS_BASE+0x03821004))
#define C2K_MIPI1_IMMED_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x03821008))
#define C2K_MIPI1_IMMED_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x0382100C))
#define C2K_MIPI1_IMMED_TRIG	((UINT32P)(C2KSYS_BASE+0x03821010))
#define C2K_MIPI1_IMMED_RDATA_LSB	((UINT32P)(C2KSYS_BASE+0x03821014))
#define C2K_MIPI1_IMMED_RDATA_MSB	((UINT32P)(C2KSYS_BASE+0x03821018))
#define C2K_MIPI1_DO1ST_CMD_CTRL1	((UINT32P)(C2KSYS_BASE+0x0382101C))
#define C2K_MIPI1_DO1ST_CMD_DATA1	((UINT32P)(C2KSYS_BASE+0x03821020))
#define C2K_MIPI1_DO2ND_CMD_CTRL1	((UINT32P)(C2KSYS_BASE+0x03821024))
#define C2K_MIPI1_DO2ND_CMD_DATA1	((UINT32P)(C2KSYS_BASE+0x03821028))
#define C2K_MIPI1_DO1ST_CMD_CTRL2	((UINT32P)(C2KSYS_BASE+0x0382102C))
#define C2K_MIPI1_DO1ST_CMD_DATA2	((UINT32P)(C2KSYS_BASE+0x03821030))
#define C2K_MIPI1_DO2ND_CMD_CTRL2	((UINT32P)(C2KSYS_BASE+0x03821034))
#define C2K_MIPI1_DO2ND_CMD_DATA2	((UINT32P)(C2KSYS_BASE+0x03821038))
#define C2K_MIPI1_TXGATEON_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x0382103C))
#define C2K_MIPI1_TXGATEON_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x03821040))
#define C2K_MIPI1_TXGATEOFF_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x03821044))
#define C2K_MIPI1_TXGATEOFF_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x03821048))
#define C2K_MIPI1_TXGATE_MASK	((UINT32P)(C2KSYS_BASE+0x0382104C))
#define C2K_MIPI1_INT_STATUS	((UINT32P)(C2KSYS_BASE+0x03821050))
#define C2K_MIPI1_INT_MASK	((UINT32P)(C2KSYS_BASE+0x03821054))
#define C2K_MIPI1_IMMED_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03821058))
#define C2K_MIPI1_IMMED_RDBUF_STATUS	((UINT32P)(C2KSYS_BASE+0x0382105C))
#define C2K_MIPI1_DLY_BUF1_DO1ST_STATUS	((UINT32P)(C2KSYS_BASE+0x03821060))
#define C2K_MIPI1_DLY_BUF1_DO2ND_STATUS	((UINT32P)(C2KSYS_BASE+0x03821064))
#define C2K_MIPI1_DLY_BUF2_DO1ST_STATUS	((UINT32P)(C2KSYS_BASE+0x03821068))
#define C2K_MIPI1_DLY_BUF2_DO2ND_STATUS	((UINT32P)(C2KSYS_BASE+0x0382106C))
#define C2K_MIPI1_TGON_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03821070))
#define C2K_MIPI1_TGOFF_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03821074))
#define C2K_MIPI2_RESET	((UINT32P)(C2KSYS_BASE+0x03822000))
#define C2K_MIPI2_CTRL	((UINT32P)(C2KSYS_BASE+0x03822004))
#define C2K_MIPI2_IMMED_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x03822008))
#define C2K_MIPI2_IMMED_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x0382200C))
#define C2K_MIPI2_IMMED_TRIG	((UINT32P)(C2KSYS_BASE+0x03822010))
#define C2K_MIPI2_IMMED_RDATA_LSB	((UINT32P)(C2KSYS_BASE+0x03822014))
#define C2K_MIPI2_IMMED_RDATA_MSB	((UINT32P)(C2KSYS_BASE+0x03822018))
#define C2K_MIPI2_DO1ST_CMD_CTRL1	((UINT32P)(C2KSYS_BASE+0x0382201C))
#define C2K_MIPI2_DO1ST_CMD_DATA1	((UINT32P)(C2KSYS_BASE+0x03822020))
#define C2K_MIPI2_DO2ND_CMD_CTRL1	((UINT32P)(C2KSYS_BASE+0x03822024))
#define C2K_MIPI2_DO2ND_CMD_DATA1	((UINT32P)(C2KSYS_BASE+0x03822028))
#define C2K_MIPI2_DO1ST_CMD_CTRL2	((UINT32P)(C2KSYS_BASE+0x0382202C))
#define C2K_MIPI2_DO1ST_CMD_DATA2	((UINT32P)(C2KSYS_BASE+0x03822030))
#define C2K_MIPI2_DO2ND_CMD_CTRL2	((UINT32P)(C2KSYS_BASE+0x03822034))
#define C2K_MIPI2_DO2ND_CMD_DATA2	((UINT32P)(C2KSYS_BASE+0x03822038))
#define C2K_MIPI2_TXGATEON_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x0382203C))
#define C2K_MIPI2_TXGATEON_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x03822040))
#define C2K_MIPI2_TXGATEOFF_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x03822044))
#define C2K_MIPI2_TXGATEOFF_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x03822048))
#define C2K_MIPI2_TXGATE_MASK	((UINT32P)(C2KSYS_BASE+0x0382204C))
#define C2K_MIPI2_INT_STATUS	((UINT32P)(C2KSYS_BASE+0x03822050))
#define C2K_MIPI2_INT_MASK	((UINT32P)(C2KSYS_BASE+0x03822054))
#define C2K_MIPI2_IMMED_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03822058))
#define C2K_MIPI2_IMMED_RDBUF_STATUS	((UINT32P)(C2KSYS_BASE+0x0382205C))
#define C2K_MIPI2_DLY_BUF1_DO1ST_STATUS	((UINT32P)(C2KSYS_BASE+0x03822060))
#define C2K_MIPI2_DLY_BUF1_DO2ND_STATUS	((UINT32P)(C2KSYS_BASE+0x03822064))
#define C2K_MIPI2_DLY_BUF2_DO1ST_STATUS	((UINT32P)(C2KSYS_BASE+0x03822068))
#define C2K_MIPI2_DLY_BUF2_DO2ND_STATUS	((UINT32P)(C2KSYS_BASE+0x0382206C))
#define C2K_MIPI2_TGON_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03822070))
#define C2K_MIPI2_TGOFF_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03822074))
#define C2K_MIPI3_RESET	((UINT32P)(C2KSYS_BASE+0x03823000))
#define C2K_MIPI3_CTRL	((UINT32P)(C2KSYS_BASE+0x03823004))
#define C2K_MIPI3_IMMED_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x03823008))
#define C2K_MIPI3_IMMED_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x0382300C))
#define C2K_MIPI3_IMMED_TRIG	((UINT32P)(C2KSYS_BASE+0x03823010))
#define C2K_MIPI3_IMMED_RDATA_LSB	((UINT32P)(C2KSYS_BASE+0x03823014))
#define C2K_MIPI3_IMMED_RDATA_MSB	((UINT32P)(C2KSYS_BASE+0x03823018))
#define C2K_MIPI3_DO1ST_CMD_CTRL1	((UINT32P)(C2KSYS_BASE+0x0382301C))
#define C2K_MIPI3_DO1ST_CMD_DATA1	((UINT32P)(C2KSYS_BASE+0x03823020))
#define C2K_MIPI3_DO2ND_CMD_CTRL1	((UINT32P)(C2KSYS_BASE+0x03823024))
#define C2K_MIPI3_DO2ND_CMD_DATA1	((UINT32P)(C2KSYS_BASE+0x03823028))
#define C2K_MIPI3_DO1ST_CMD_CTRL2	((UINT32P)(C2KSYS_BASE+0x0382302C))
#define C2K_MIPI3_DO1ST_CMD_DATA2	((UINT32P)(C2KSYS_BASE+0x03823030))
#define C2K_MIPI3_DO2ND_CMD_CTRL2	((UINT32P)(C2KSYS_BASE+0x03823034))
#define C2K_MIPI3_DO2ND_CMD_DATA2	((UINT32P)(C2KSYS_BASE+0x03823038))
#define C2K_MIPI3_TXGATEON_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x0382303C))
#define C2K_MIPI3_TXGATEON_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x03823040))
#define C2K_MIPI3_TXGATEOFF_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x03823044))
#define C2K_MIPI3_TXGATEOFF_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x03823048))
#define C2K_MIPI3_TXGATE_MASK	((UINT32P)(C2KSYS_BASE+0x0382304C))
#define C2K_MIPI3_INT_STATUS	((UINT32P)(C2KSYS_BASE+0x03823050))
#define C2K_MIPI3_INT_MASK	((UINT32P)(C2KSYS_BASE+0x03823054))
#define C2K_MIPI3_IMMED_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03823058))
#define C2K_MIPI3_IMMED_RDBUF_STATUS	((UINT32P)(C2KSYS_BASE+0x0382305C))
#define C2K_MIPI3_DLY_BUF1_DO1ST_STATUS	((UINT32P)(C2KSYS_BASE+0x03823060))
#define C2K_MIPI3_DLY_BUF1_DO2ND_STATUS	((UINT32P)(C2KSYS_BASE+0x03823064))
#define C2K_MIPI3_DLY_BUF2_DO1ST_STATUS	((UINT32P)(C2KSYS_BASE+0x03823068))
#define C2K_MIPI3_DLY_BUF2_DO2ND_STATUS	((UINT32P)(C2KSYS_BASE+0x0382306C))
#define C2K_MIPI3_TGON_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03823070))
#define C2K_MIPI3_TGOFF_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03823074))
#define C2K_MIPI4_RESET	((UINT32P)(C2KSYS_BASE+0x03824000))
#define C2K_MIPI4_CTRL	((UINT32P)(C2KSYS_BASE+0x03824004))
#define C2K_MIPI4_IMMED_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x03824008))
#define C2K_MIPI4_IMMED_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x0382400C))
#define C2K_MIPI4_IMMED_TRIG	((UINT32P)(C2KSYS_BASE+0x03824010))
#define C2K_MIPI4_IMMED_RDATA_LSB	((UINT32P)(C2KSYS_BASE+0x03824014))
#define C2K_MIPI4_IMMED_RDATA_MSB	((UINT32P)(C2KSYS_BASE+0x03824018))
#define C2K_MIPI4_DO1ST_CMD_CTRL1	((UINT32P)(C2KSYS_BASE+0x0382401C))
#define C2K_MIPI4_DO1ST_CMD_DATA1	((UINT32P)(C2KSYS_BASE+0x03824020))
#define C2K_MIPI4_DO2ND_CMD_CTRL1	((UINT32P)(C2KSYS_BASE+0x03824024))
#define C2K_MIPI4_DO2ND_CMD_DATA1	((UINT32P)(C2KSYS_BASE+0x03824028))
#define C2K_MIPI4_DO1ST_CMD_CTRL2	((UINT32P)(C2KSYS_BASE+0x0382402C))
#define C2K_MIPI4_DO1ST_CMD_DATA2	((UINT32P)(C2KSYS_BASE+0x03824030))
#define C2K_MIPI4_DO2ND_CMD_CTRL2	((UINT32P)(C2KSYS_BASE+0x03824034))
#define C2K_MIPI4_DO2ND_CMD_DATA2	((UINT32P)(C2KSYS_BASE+0x03824038))
#define C2K_MIPI4_TXGATEON_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x0382403C))
#define C2K_MIPI4_TXGATEON_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x03824040))
#define C2K_MIPI4_TXGATEOFF_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x03824044))
#define C2K_MIPI4_TXGATEOFF_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x03824048))
#define C2K_MIPI4_TXGATE_MASK	((UINT32P)(C2KSYS_BASE+0x0382404C))
#define C2K_MIPI4_INT_STATUS	((UINT32P)(C2KSYS_BASE+0x03824050))
#define C2K_MIPI4_INT_MASK	((UINT32P)(C2KSYS_BASE+0x03824054))
#define C2K_MIPI4_IMMED_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03824058))
#define C2K_MIPI4_IMMED_RDBUF_STATUS	((UINT32P)(C2KSYS_BASE+0x0382405C))
#define C2K_MIPI4_DLY_BUF1_DO1ST_STATUS	((UINT32P)(C2KSYS_BASE+0x03824060))
#define C2K_MIPI4_DLY_BUF1_DO2ND_STATUS	((UINT32P)(C2KSYS_BASE+0x03824064))
#define C2K_MIPI4_DLY_BUF2_DO1ST_STATUS	((UINT32P)(C2KSYS_BASE+0x03824068))
#define C2K_MIPI4_DLY_BUF2_DO2ND_STATUS	((UINT32P)(C2KSYS_BASE+0x0382406C))
#define C2K_MIPI4_TGON_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03824070))
#define C2K_MIPI4_TGOFF_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03824074))
#define C2K_MIPI5_RESET	((UINT32P)(C2KSYS_BASE+0x03825000))
#define C2K_MIPI5_CTRL	((UINT32P)(C2KSYS_BASE+0x03825004))
#define C2K_MIPI5_IMMED_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x03825008))
#define C2K_MIPI5_IMMED_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x0382500C))
#define C2K_MIPI5_IMMED_TRIG	((UINT32P)(C2KSYS_BASE+0x03825010))
#define C2K_MIPI5_IMMED_RDATA_LSB	((UINT32P)(C2KSYS_BASE+0x03825014))
#define C2K_MIPI5_IMMED_RDATA_MSB	((UINT32P)(C2KSYS_BASE+0x03825018))
#define C2K_MIPI5_DO1ST_CMD_CTRL1	((UINT32P)(C2KSYS_BASE+0x0382501C))
#define C2K_MIPI5_DO1ST_CMD_DATA1	((UINT32P)(C2KSYS_BASE+0x03825020))
#define C2K_MIPI5_DO2ND_CMD_CTRL1	((UINT32P)(C2KSYS_BASE+0x03825024))
#define C2K_MIPI5_DO2ND_CMD_DATA1	((UINT32P)(C2KSYS_BASE+0x03825028))
#define C2K_MIPI5_DO1ST_CMD_CTRL2	((UINT32P)(C2KSYS_BASE+0x0382502C))
#define C2K_MIPI5_DO1ST_CMD_DATA2	((UINT32P)(C2KSYS_BASE+0x03825030))
#define C2K_MIPI5_DO2ND_CMD_CTRL2	((UINT32P)(C2KSYS_BASE+0x03825034))
#define C2K_MIPI5_DO2ND_CMD_DATA2	((UINT32P)(C2KSYS_BASE+0x03825038))
#define C2K_MIPI5_TXGATEON_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x0382503C))
#define C2K_MIPI5_TXGATEON_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x03825040))
#define C2K_MIPI5_TXGATEOFF_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x03825044))
#define C2K_MIPI5_TXGATEOFF_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x03825048))
#define C2K_MIPI5_TXGATE_MASK	((UINT32P)(C2KSYS_BASE+0x0382504C))
#define C2K_MIPI5_INT_STATUS	((UINT32P)(C2KSYS_BASE+0x03825050))
#define C2K_MIPI5_INT_MASK	((UINT32P)(C2KSYS_BASE+0x03825054))
#define C2K_MIPI5_IMMED_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03825058))
#define C2K_MIPI5_IMMED_RDBUF_STATUS	((UINT32P)(C2KSYS_BASE+0x0382505C))
#define C2K_MIPI5_DLY_BUF1_DO1ST_STATUS	((UINT32P)(C2KSYS_BASE+0x03825060))
#define C2K_MIPI5_DLY_BUF1_DO2ND_STATUS	((UINT32P)(C2KSYS_BASE+0x03825064))
#define C2K_MIPI5_DLY_BUF2_DO1ST_STATUS	((UINT32P)(C2KSYS_BASE+0x03825068))
#define C2K_MIPI5_DLY_BUF2_DO2ND_STATUS	((UINT32P)(C2KSYS_BASE+0x0382506C))
#define C2K_MIPI5_TGON_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03825070))
#define C2K_MIPI5_TGOFF_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03825074))
#define C2K_MIPI6_RESET	((UINT32P)(C2KSYS_BASE+0x03826000))
#define C2K_MIPI6_CTRL	((UINT32P)(C2KSYS_BASE+0x03826004))
#define C2K_MIPI6_IMMED_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x03826008))
#define C2K_MIPI6_IMMED_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x0382600C))
#define C2K_MIPI6_IMMED_TRIG	((UINT32P)(C2KSYS_BASE+0x03826010))
#define C2K_MIPI6_IMMED_RDATA_LSB	((UINT32P)(C2KSYS_BASE+0x03826014))
#define C2K_MIPI6_IMMED_RDATA_MSB	((UINT32P)(C2KSYS_BASE+0x03826018))
#define C2K_MIPI6_DO1ST_CMD_CTRL1	((UINT32P)(C2KSYS_BASE+0x0382601C))
#define C2K_MIPI6_DO1ST_CMD_DATA1	((UINT32P)(C2KSYS_BASE+0x03826020))
#define C2K_MIPI6_DO2ND_CMD_CTRL1	((UINT32P)(C2KSYS_BASE+0x03826024))
#define C2K_MIPI6_DO2ND_CMD_DATA1	((UINT32P)(C2KSYS_BASE+0x03826028))
#define C2K_MIPI6_DO1ST_CMD_CTRL2	((UINT32P)(C2KSYS_BASE+0x0382602C))
#define C2K_MIPI6_DO1ST_CMD_DATA2	((UINT32P)(C2KSYS_BASE+0x03826030))
#define C2K_MIPI6_DO2ND_CMD_CTRL2	((UINT32P)(C2KSYS_BASE+0x03826034))
#define C2K_MIPI6_DO2ND_CMD_DATA2	((UINT32P)(C2KSYS_BASE+0x03826038))
#define C2K_MIPI6_TXGATEON_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x0382603C))
#define C2K_MIPI6_TXGATEON_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x03826040))
#define C2K_MIPI6_TXGATEOFF_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x03826044))
#define C2K_MIPI6_TXGATEOFF_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x03826048))
#define C2K_MIPI6_TXGATE_MASK	((UINT32P)(C2KSYS_BASE+0x0382604C))
#define C2K_MIPI6_INT_STATUS	((UINT32P)(C2KSYS_BASE+0x03826050))
#define C2K_MIPI6_INT_MASK	((UINT32P)(C2KSYS_BASE+0x03826054))
#define C2K_MIPI6_IMMED_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03826058))
#define C2K_MIPI6_IMMED_RDBUF_STATUS	((UINT32P)(C2KSYS_BASE+0x0382605C))
#define C2K_MIPI6_DLY_BUF1_DO1ST_STATUS	((UINT32P)(C2KSYS_BASE+0x03826060))
#define C2K_MIPI6_DLY_BUF1_DO2ND_STATUS	((UINT32P)(C2KSYS_BASE+0x03826064))
#define C2K_MIPI6_DLY_BUF2_DO1ST_STATUS	((UINT32P)(C2KSYS_BASE+0x03826068))
#define C2K_MIPI6_DLY_BUF2_DO2ND_STATUS	((UINT32P)(C2KSYS_BASE+0x0382606C))
#define C2K_MIPI6_TGON_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03826070))
#define C2K_MIPI6_TGOFF_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03826074))
#define C2K_MIPI7_RESET	((UINT32P)(C2KSYS_BASE+0x03827000))
#define C2K_MIPI7_CTRL	((UINT32P)(C2KSYS_BASE+0x03827004))
#define C2K_MIPI7_IMMED_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x03827008))
#define C2K_MIPI7_IMMED_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x0382700C))
#define C2K_MIPI7_IMMED_TRIG	((UINT32P)(C2KSYS_BASE+0x03827010))
#define C2K_MIPI7_IMMED_RDATA_LSB	((UINT32P)(C2KSYS_BASE+0x03827014))
#define C2K_MIPI7_IMMED_RDATA_MSB	((UINT32P)(C2KSYS_BASE+0x03827018))
#define C2K_MIPI7_DO1ST_CMD_CTRL1	((UINT32P)(C2KSYS_BASE+0x0382701C))
#define C2K_MIPI7_DO1ST_CMD_DATA1	((UINT32P)(C2KSYS_BASE+0x03827020))
#define C2K_MIPI7_DO2ND_CMD_CTRL1	((UINT32P)(C2KSYS_BASE+0x03827024))
#define C2K_MIPI7_DO2ND_CMD_DATA1	((UINT32P)(C2KSYS_BASE+0x03827028))
#define C2K_MIPI7_DO1ST_CMD_CTRL2	((UINT32P)(C2KSYS_BASE+0x0382702C))
#define C2K_MIPI7_DO1ST_CMD_DATA2	((UINT32P)(C2KSYS_BASE+0x03827030))
#define C2K_MIPI7_DO2ND_CMD_CTRL2	((UINT32P)(C2KSYS_BASE+0x03827034))
#define C2K_MIPI7_DO2ND_CMD_DATA2	((UINT32P)(C2KSYS_BASE+0x03827038))
#define C2K_MIPI7_TXGATEON_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x0382703C))
#define C2K_MIPI7_TXGATEON_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x03827040))
#define C2K_MIPI7_TXGATEOFF_CMD_CTRL	((UINT32P)(C2KSYS_BASE+0x03827044))
#define C2K_MIPI7_TXGATEOFF_CMD_DATA	((UINT32P)(C2KSYS_BASE+0x03827048))
#define C2K_MIPI7_TXGATE_MASK	((UINT32P)(C2KSYS_BASE+0x0382704C))
#define C2K_MIPI7_INT_STATUS	((UINT32P)(C2KSYS_BASE+0x03827050))
#define C2K_MIPI7_INT_MASK	((UINT32P)(C2KSYS_BASE+0x03827054))
#define C2K_MIPI7_IMMED_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03827058))
#define C2K_MIPI7_IMMED_RDBUF_STATUS	((UINT32P)(C2KSYS_BASE+0x0382705C))
#define C2K_MIPI7_DLY_BUF1_DO1ST_STATUS	((UINT32P)(C2KSYS_BASE+0x03827060))
#define C2K_MIPI7_DLY_BUF1_DO2ND_STATUS	((UINT32P)(C2KSYS_BASE+0x03827064))
#define C2K_MIPI7_DLY_BUF2_DO1ST_STATUS	((UINT32P)(C2KSYS_BASE+0x03827068))
#define C2K_MIPI7_DLY_BUF2_DO2ND_STATUS	((UINT32P)(C2KSYS_BASE+0x0382706C))
#define C2K_MIPI7_TGON_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03827070))
#define C2K_MIPI7_TGOFF_BUF_STATUS	((UINT32P)(C2KSYS_BASE+0x03827074))
#define C2K_MSP_GENL	((UINT32P)(C2KSYS_BASE+0x03890200))
#define C2K_MSP_TRIG	((UINT32P)(C2KSYS_BASE+0x03890204))
#define C2K_MSP_STA	((UINT32P)(C2KSYS_BASE+0x03890208))
#define C2K_MSP1_BC	((UINT32P)(C2KSYS_BASE+0x03890210))
#define C2K_MSP1_CTRL	((UINT32P)(C2KSYS_BASE+0x03890214))
#define C2K_MSP1_D1	((UINT32P)(C2KSYS_BASE+0x03890218))
#define C2K_MSP1_D0	((UINT32P)(C2KSYS_BASE+0x0389021C))
#define C2K_MSP1_LE	((UINT32P)(C2KSYS_BASE+0x03890220))
#define C2K_MSP0_BC	((UINT32P)(C2KSYS_BASE+0x03890230))
#define C2K_MSP0_CTRL	((UINT32P)(C2KSYS_BASE+0x03890234))
#define C2K_MSP0_D1	((UINT32P)(C2KSYS_BASE+0x03890238))
#define C2K_MSP0_D0	((UINT32P)(C2KSYS_BASE+0x0389023C))
#define C2K_MSP0_LE	((UINT32P)(C2KSYS_BASE+0x03890240))
#define C2K_MSP_CMR_CTRL	((UINT32P)(C2KSYS_BASE+0x03890250))
#define C2K_MSP_CMR_EXT	((UINT32P)(C2KSYS_BASE+0x03890254))
#define C2K_MSP_CMR_LE	((UINT32P)(C2KSYS_BASE+0x03890258))
#define C2K_MSP_MP3_CTRL	((UINT32P)(C2KSYS_BASE+0x03890270))
#define C2K_MSP_MP3_LE	((UINT32P)(C2KSYS_BASE+0x03890274))
#define C2K_MSP_MP3_EXT	((UINT32P)(C2KSYS_BASE+0x03890278))
#define C2K_MSP_MP3_EXT2	((UINT32P)(C2KSYS_BASE+0x0389027C))
#define C2K_MSP_DEV_EXT	((UINT32P)(C2KSYS_BASE+0x03890290))
#define C2K_MSP_DEBUG	((UINT32P)(C2KSYS_BASE+0x038902A0))
#define C2K_MSP_LINE	((UINT32P)(C2KSYS_BASE+0x038902A4))
#define C2K_ST_CPINT_FR	((UINT32P)(C2KSYS_BASE+0x03860000))
#define C2K_ST_CPINT_ISR	((UINT32P)(C2KSYS_BASE+0x03860004))
#define C2K_ST_CPINT_MSK	((UINT32P)(C2KSYS_BASE+0x03860008))
#define C2K_ST_CPINT_SRC	((UINT32P)(C2KSYS_BASE+0x0386000C))
#define C2K_ST_SUBFR_STATUS	((UINT32P)(C2KSYS_BASE+0x03860010))
#define C2K_ST_CNT	((UINT32P)(C2KSYS_BASE+0x03860018))
#define C2K_ST_LC_MODE	((UINT32P)(C2KSYS_BASE+0x03860020))
#define C2K_ST_CNT_INIT_LO	((UINT32P)(C2KSYS_BASE+0x03860024))
#define C2K_ST_CNT_INIT_HI	((UINT32P)(C2KSYS_BASE+0x03860028))
#define C2K_ST_TIMING_SYNC_MODE	((UINT32P)(C2KSYS_BASE+0x0386002C))
#define C2K_ST_TIMING_CMP_0	((UINT32P)(C2KSYS_BASE+0x03860030))
#define C2K_ST_TIMING_CMP_1	((UINT32P)(C2KSYS_BASE+0x03860034))
#define C2K_ST_TIMING_TRIG	((UINT32P)(C2KSYS_BASE+0x03860038))
#define C2K_ST_TIMER_CNT	((UINT32P)(C2KSYS_BASE+0x0386003C))
#define C2K_ST_TIMER_INT0_CMP_0	((UINT32P)(C2KSYS_BASE+0x03860040))
#define C2K_ST_TIMER_INT0_CMP_1	((UINT32P)(C2KSYS_BASE+0x03860044))
#define C2K_ST_TIMER_INT1_CMP_0	((UINT32P)(C2KSYS_BASE+0x03860048))
#define C2K_ST_TIMER_INT1_CMP_1	((UINT32P)(C2KSYS_BASE+0x0386004C))
#define C2K_ST_TIMER_INT2_CMP_0	((UINT32P)(C2KSYS_BASE+0x03860050))
#define C2K_ST_TIMER_INT2_CMP_1	((UINT32P)(C2KSYS_BASE+0x03860054))
#define C2K_ST_TIMER_INT0_TRIG	((UINT32P)(C2KSYS_BASE+0x03860058))
#define C2K_ST_TIMER_INT1_TRIG	((UINT32P)(C2KSYS_BASE+0x0386005C))
#define C2K_ST_TIMER_INT2_TRIG	((UINT32P)(C2KSYS_BASE+0x03860060))
#define C2K_ST_TIMER_INT_RST	((UINT32P)(C2KSYS_BASE+0x03860064))
#define C2K_CS_SLP_CTL	((UINT32P)(C2KSYS_BASE+0x02002000))
#define C2K_CS_RESYNC_TIME_1X_LO	((UINT32P)(C2KSYS_BASE+0x02002004))
#define C2K_CS_RESYNC_TIME_1X_HI	((UINT32P)(C2KSYS_BASE+0x02002008))
#define C2K_CS_SLP_TIME_1X_LO	((UINT32P)(C2KSYS_BASE+0x0200200C))
#define C2K_CS_SLP_TIME_1X_HI	((UINT32P)(C2KSYS_BASE+0x02002010))
#define C2K_CS_GPINT_CTL	((UINT32P)(C2KSYS_BASE+0x02002014))
#define C2K_CS_EXT_WAKE_EN_1X	((UINT32P)(C2KSYS_BASE+0x02002018))
#define C2K_CS_PWR_UP_WAIT	((UINT32P)(C2KSYS_BASE+0x0200201C))
#define C2K_CS_CAL_SYSTIME_1X_LO	((UINT32P)(C2KSYS_BASE+0x02002020))
#define C2K_CS_CAL_SYSTIME_1X_HI	((UINT32P)(C2KSYS_BASE+0x02002024))
#define C2K_CS_CAL_SLPCNT_1X_LO	((UINT32P)(C2KSYS_BASE+0x02002028))
#define C2K_CS_CAL_SLPCNT_1X_HI	((UINT32P)(C2KSYS_BASE+0x0200202C))
#define C2K_CS_RESYNC_TIME_GPS_LO	((UINT32P)(C2KSYS_BASE+0x02002030))
#define C2K_CS_RESYNC_TIME_GPS_HI	((UINT32P)(C2KSYS_BASE+0x02002034))
#define C2K_CS_RESYNC_CTL	((UINT32P)(C2KSYS_BASE+0x02002038))
#define C2K_CS_EXT_WAKE_EN2_1X	((UINT32P)(C2KSYS_BASE+0x0200203C))
#define C2K_CS_PSO_LTCH_EN	((UINT32P)(C2KSYS_BASE+0x02002040))
#define C2K_CS_RESYNC_TIME_DO_LO	((UINT32P)(C2KSYS_BASE+0x02002044))
#define C2K_CS_RESYNC_TIME_DO_HI	((UINT32P)(C2KSYS_BASE+0x02002048))
#define C2K_CS_SLP_TIME_DO_LO	((UINT32P)(C2KSYS_BASE+0x0200204C))
#define C2K_CS_SLP_TIME_DO_HI	((UINT32P)(C2KSYS_BASE+0x02002050))
#define C2K_CS_OSC_CTL	((UINT32P)(C2KSYS_BASE+0x02002054))
#define C2K_CS_EXT_WAKE_EN_DO	((UINT32P)(C2KSYS_BASE+0x02002058))
#define C2K_CS_EXT_WAKE_EN2_DO	((UINT32P)(C2KSYS_BASE+0x0200205C))
#define C2K_CS_CAL_SYSTIME_DO_LO	((UINT32P)(C2KSYS_BASE+0x02002060))
#define C2K_CS_CAL_SYSTIME_DO_HI	((UINT32P)(C2KSYS_BASE+0x02002064))
#define C2K_CS_CAL_SLPCNT_DO_LO	((UINT32P)(C2KSYS_BASE+0x02002068))
#define C2K_CS_CAL_SLPCNT_DO_HI	((UINT32P)(C2KSYS_BASE+0x0200206C))
#define C2K_CS_EXT_WAKE_EN_GSM	((UINT32P)(C2KSYS_BASE+0x02002070))
#define C2K_CS_EXT_WAKE_EN2_GSM	((UINT32P)(C2KSYS_BASE+0x02002074))
#define C2K_CS_SLP_STATUS	((UINT32P)(C2KSYS_BASE+0x02002078))
#define C2K_CS_GPINT_CTL2	((UINT32P)(C2KSYS_BASE+0x0200207C))
#define C2K_CS_RTOS_SLP_TIME_1X_LO	((UINT32P)(C2KSYS_BASE+0x02002080))
#define C2K_CS_RTOS_SLP_TIME_1X_HI	((UINT32P)(C2KSYS_BASE+0x02002084))
#define C2K_CS_RTOS_SLP_TIME_DO_LO	((UINT32P)(C2KSYS_BASE+0x02002088))
#define C2K_CS_RTOS_SLP_TIME_DO_HI	((UINT32P)(C2KSYS_BASE+0x0200208C))
#define C2K_EINT_STA0	((UINT32P)(C2KSYS_BASE+0x02002090))
#define C2K_EINT_INTACK0	((UINT32P)(C2KSYS_BASE+0x02002094))
#define C2K_EINT_INTACK1	((UINT32P)(C2KSYS_BASE+0x02002098))
#define C2K_EINT_EEVT	((UINT32P)(C2KSYS_BASE+0x0200209C))
#define C2K_EINT_MASK0	((UINT32P)(C2KSYS_BASE+0x020020A0))
#define C2K_EINT_MASK_SET0	((UINT32P)(C2KSYS_BASE+0x020020A4))
#define C2K_EINT_MASK_CLR0	((UINT32P)(C2KSYS_BASE+0x020020A8))
#define C2K_EINT_SENS0	((UINT32P)(C2KSYS_BASE+0x020020AC))
#define C2K_EINT_SENS_SET0	((UINT32P)(C2KSYS_BASE+0x020020B0))
#define C2K_EINT_SENS_CLR0	((UINT32P)(C2KSYS_BASE+0x020020B4))
#define C2K_EINT_SOFT0	((UINT32P)(C2KSYS_BASE+0x020020B8))
#define C2K_EINT_SOFT_SET0	((UINT32P)(C2KSYS_BASE+0x020020BC))
#define C2K_EINT_SOFT_CLR0	((UINT32P)(C2KSYS_BASE+0x020020C0))
#define C2K_EINT_D0EN	((UINT32P)(C2KSYS_BASE+0x020020C4))
#define C2K_EINT0_CON	((UINT32P)(C2KSYS_BASE+0x020020C8))
#define C2K_EINT1_CON	((UINT32P)(C2KSYS_BASE+0x020020CC))
#define C2K_EINT_RSTDBC	((UINT32P)(C2KSYS_BASE+0x020020D0))
#define C2K_FPM_LPM_CNT_CFG	((UINT32P)(C2KSYS_BASE+0x020020D4))
#define C2K_LPM_CNT_LO	((UINT32P)(C2KSYS_BASE+0x020020E0))
#define C2K_LPM_CNT_HI	((UINT32P)(C2KSYS_BASE+0x020020E4))
#define C2K_C2K_APSRC_REQ_TIME_LO	((UINT32P)(C2KSYS_BASE+0x020020E8))
#define C2K_C2K_APSRC_REQ_TIME_HI	((UINT32P)(C2KSYS_BASE+0x020020EC))
#define C2K_C2K_APSRC_ACK_TIME_LO	((UINT32P)(C2KSYS_BASE+0x020020F0))
#define C2K_C2K_APSRC_ACK_TIME_HI	((UINT32P)(C2KSYS_BASE+0x020020F4))
#define C2K_FRC_SHADOW_LO	((UINT32P)(C2KSYS_BASE+0x020020F8))
#define C2K_FRC_SHADOW_MI	((UINT32P)(C2KSYS_BASE+0x020020FC))
#define C2K_FRC_SHADOW_HI	((UINT32P)(C2KSYS_BASE+0x02002100))
#define C2K_TIMESTAMP_SHADOW_LO	((UINT32P)(C2KSYS_BASE+0x02002104))
#define C2K_TIMESTAMP_SHADOW_HI	((UINT32P)(C2KSYS_BASE+0x02002108))
#define C2K_FRC_SHADOW_READY	((UINT32P)(C2KSYS_BASE+0x0200210C))
#define C2K_FRC_1X_SYNC_LO	((UINT32P)(C2KSYS_BASE+0x02002110))
#define C2K_FRC_1X_SYNC_MI	((UINT32P)(C2KSYS_BASE+0x02002114))
#define C2K_FRC_1X_SYNC_HI	((UINT32P)(C2KSYS_BASE+0x02002118))
#define C2K_FRC_DO_SYNC_LO	((UINT32P)(C2KSYS_BASE+0x0200211C))
#define C2K_FRC_DO_SYNC_MI	((UINT32P)(C2KSYS_BASE+0x02002120))
#define C2K_FRC_DO_SYNC_HI	((UINT32P)(C2KSYS_BASE+0x02002124))
#define C2K_CLK_26M_SETTLE_TIME	((UINT32P)(C2KSYS_BASE+0x02002134))
#define C2K_RFPOR_VRF18_EN	((UINT32P)(C2KSYS_BASE+0x02002138))
#define C2K_UT0_RCB	((UINT32P)(C2KSYS_BASE+0x02012000))
#define C2K_UT0_TXH	((UINT32P)(C2KSYS_BASE+0x02012000))
#define C2K_UT0_IER	((UINT32P)(C2KSYS_BASE+0x02012004))
#define C2K_UT0_IIR	((UINT32P)(C2KSYS_BASE+0x02012008))
#define C2K_UT0_FCR	((UINT32P)(C2KSYS_BASE+0x02012008))
#define C2K_UT0_LCR	((UINT32P)(C2KSYS_BASE+0x0201200C))
#define C2K_UT0_MCR	((UINT32P)(C2KSYS_BASE+0x02012010))
#define C2K_UT0_LSR	((UINT32P)(C2KSYS_BASE+0x02012014))
#define C2K_UT0_MSR	((UINT32P)(C2KSYS_BASE+0x02012018))
#define C2K_UT0_SCR	((UINT32P)(C2KSYS_BASE+0x0201201C))
#define C2K_UT0_SSL	((UINT32P)(C2KSYS_BASE+0x02012020))
#define C2K_UT0_SSM	((UINT32P)(C2KSYS_BASE+0x02012024))
#define C2K_UT0_SSH	((UINT32P)(C2KSYS_BASE+0x02012028))
#define C2K_UT0_SSR	((UINT32P)(C2KSYS_BASE+0x0201202C))
#define C2K_UT0_IrDa	((UINT32P)(C2KSYS_BASE+0x02012030))
#define C2K_UT0_RXCNT	((UINT32P)(C2KSYS_BASE+0x02012034))
#define C2K_UT0_TXCNT	((UINT32P)(C2KSYS_BASE+0x02012038))
#define C2K_UT0_DLL	((UINT32P)(C2KSYS_BASE+0x02012000))
#define C2K_UT0_DLH	((UINT32P)(C2KSYS_BASE+0x02012004))
#define C2K_UT1_RCB	((UINT32P)(C2KSYS_BASE+0x02012100))
#define C2K_UT1_TXH	((UINT32P)(C2KSYS_BASE+0x02012100))
#define C2K_UT1_IER	((UINT32P)(C2KSYS_BASE+0x02012104))
#define C2K_UT1_IIR	((UINT32P)(C2KSYS_BASE+0x02012108))
#define C2K_UT1_FCR	((UINT32P)(C2KSYS_BASE+0x02012108))
#define C2K_UT1_LCR	((UINT32P)(C2KSYS_BASE+0x0201210C))
#define C2K_UT1_MCR	((UINT32P)(C2KSYS_BASE+0x02012110))
#define C2K_UT1_LSR	((UINT32P)(C2KSYS_BASE+0x02012114))
#define C2K_UT1_MSR	((UINT32P)(C2KSYS_BASE+0x02012118))
#define C2K_UT1_SCR	((UINT32P)(C2KSYS_BASE+0x0201211C))
#define C2K_UT1_SSL	((UINT32P)(C2KSYS_BASE+0x02012120))
#define C2K_UT1_SSM	((UINT32P)(C2KSYS_BASE+0x02012124))
#define C2K_UT1_SSH	((UINT32P)(C2KSYS_BASE+0x02012128))
#define C2K_UT1_SSR	((UINT32P)(C2KSYS_BASE+0x0201212C))
#define C2K_UT1_IrDa	((UINT32P)(C2KSYS_BASE+0x02012130))
#define C2K_UT1_RXCNT	((UINT32P)(C2KSYS_BASE+0x02012134))
#define C2K_UT1_TXCNT	((UINT32P)(C2KSYS_BASE+0x02012138))
#define C2K_UT1_DLL	((UINT32P)(C2KSYS_BASE+0x02012100))
#define C2K_UT1_DLH	((UINT32P)(C2KSYS_BASE+0x02012104))
#define C2K_UT2_RCB	((UINT32P)(C2KSYS_BASE+0x02012200))
#define C2K_UT2_TXH	((UINT32P)(C2KSYS_BASE+0x02012200))
#define C2K_UT2_IER	((UINT32P)(C2KSYS_BASE+0x02012204))
#define C2K_UT2_IIR	((UINT32P)(C2KSYS_BASE+0x02012208))
#define C2K_UT2_FCR	((UINT32P)(C2KSYS_BASE+0x02012208))
#define C2K_UT2_LCR	((UINT32P)(C2KSYS_BASE+0x0201220C))
#define C2K_UT2_MCR	((UINT32P)(C2KSYS_BASE+0x02012210))
#define C2K_UT2_LSR	((UINT32P)(C2KSYS_BASE+0x02012214))
#define C2K_UT2_MSR	((UINT32P)(C2KSYS_BASE+0x02012218))
#define C2K_UT2_SCR	((UINT32P)(C2KSYS_BASE+0x0201221C))
#define C2K_UT2_SSL	((UINT32P)(C2KSYS_BASE+0x02012220))
#define C2K_UT2_SSM	((UINT32P)(C2KSYS_BASE+0x02012224))
#define C2K_UT2_SSH	((UINT32P)(C2KSYS_BASE+0x02012228))
#define C2K_UT2_SSR	((UINT32P)(C2KSYS_BASE+0x0201222C))
#define C2K_UT2_IrDa	((UINT32P)(C2KSYS_BASE+0x02012230))
#define C2K_UT2_PWS	((UINT32P)(C2KSYS_BASE+0x02012234))
#define C2K_UT2_DLL	((UINT32P)(C2KSYS_BASE+0x02012200))
#define C2K_UT2_DLH	((UINT32P)(C2KSYS_BASE+0x02012204))
#define C2K_KPD_DBT	((UINT32P)(C2KSYS_BASE+0x02013000))
#define C2K_RNG_CTRL_A	((UINT32P)(C2KSYS_BASE+0x02013018))
#define C2K_RNG_CMPF_A	((UINT32P)(C2KSYS_BASE+0x0201301C))
#define C2K_KPD_STATE	((UINT32P)(C2KSYS_BASE+0x02013020))
#define C2K_RNG_CMPV_A	((UINT32P)(C2KSYS_BASE+0x02013024))
#define C2K_KPD_TST	((UINT32P)(C2KSYS_BASE+0x02013028))
#define C2K_PLL_LOCK_PLS_1	((UINT32P)(C2KSYS_BASE+0x02013030))
#define C2K_PLL_LOCK_CTRL_1	((UINT32P)(C2KSYS_BASE+0x02013034))
#define C2K_PWR_OFF_CTRL	((UINT32P)(C2KSYS_BASE+0x02013038))
#define C2K_DAI_CTRL	((UINT32P)(C2KSYS_BASE+0x02013040))
#define C2K_DAI_RX	((UINT32P)(C2KSYS_BASE+0x02013044))
#define C2K_DAI_TX	((UINT32P)(C2KSYS_BASE+0x02013048))
#define C2K_RNG_CMPD_A	((UINT32P)(C2KSYS_BASE+0x02013050))
#define C2K_RNG_STAT	((UINT32P)(C2KSYS_BASE+0x02013054))
#define C2K_KPD_COL0	((UINT32P)(C2KSYS_BASE+0x02013078))
#define C2K_KPD_COL1	((UINT32P)(C2KSYS_BASE+0x0201307C))
#define C2K_KPD_COL2	((UINT32P)(C2KSYS_BASE+0x02013080))
#define C2K_KPD_COL3	((UINT32P)(C2KSYS_BASE+0x02013084))
#define C2K_KPD_COL4	((UINT32P)(C2KSYS_BASE+0x02013088))
#define C2K_KPD_CTL	((UINT32P)(C2KSYS_BASE+0x0201308C))
#define C2K_PWM0F	((UINT32P)(C2KSYS_BASE+0x02013090))
#define C2K_PWM0D	((UINT32P)(C2KSYS_BASE+0x02013094))
#define C2K_PWM1F	((UINT32P)(C2KSYS_BASE+0x02013098))
#define C2K_PWM1D	((UINT32P)(C2KSYS_BASE+0x0201309C))
#define C2K_PWM0_CTL	((UINT32P)(C2KSYS_BASE+0x020130A0))
#define C2K_PWM1_CTL	((UINT32P)(C2KSYS_BASE+0x020130A4))
#define C2K_KPD_SCAN_MAX	((UINT32P)(C2KSYS_BASE+0x020130A8))
#define C2K_KPD_COL5	((UINT32P)(C2KSYS_BASE+0x020130AC))
#define C2K_KPD_COL6	((UINT32P)(C2KSYS_BASE+0x020130B0))
#define C2K_KPD_COL7	((UINT32P)(C2KSYS_BASE+0x020130B4))
#define C2K_FQMTR_CON0	((UINT32P)(C2KSYS_BASE+0x020130F0))
#define C2K_FQMTR_CON1	((UINT32P)(C2KSYS_BASE+0x020130F4))
#define C2K_FQMTR_CON2	((UINT32P)(C2KSYS_BASE+0x020130F8))
#define C2K_FQMTR_DATA	((UINT32P)(C2KSYS_BASE+0x020130FC))
#define C2K_AMPS_MODE_SEL	((UINT32P)(C2KSYS_BASE+0x038C8020))
#define C2K_CP_SPARE_REGS	((UINT32P)(C2KSYS_BASE+0x038C8024))
#define C2K_EE_DATA_A	((UINT32P)(C2KSYS_BASE+0x02004000))
#define C2K_EE_DATA_B	((UINT32P)(C2KSYS_BASE+0x02004004))
#define C2K_EE_DATA_C	((UINT32P)(C2KSYS_BASE+0x02004008))
#define C2K_EE_DATA_D	((UINT32P)(C2KSYS_BASE+0x0200400C))
#define C2K_EE_DEVADDR	((UINT32P)(C2KSYS_BASE+0x02004010))
#define C2K_EE_SUBADDR	((UINT32P)(C2KSYS_BASE+0x02004014))
#define C2K_EE_CTRL	((UINT32P)(C2KSYS_BASE+0x02004018))
#define C2K_EE_GO_REG	((UINT32P)(C2KSYS_BASE+0x02004020))
#define C2K_EE_CLKDIV	((UINT32P)(C2KSYS_BASE+0x02004024))
#define C2K_MBIST_RESETB	((UINT32P)(C2KSYS_BASE+0x02018000))
#define C2K_MBIST_HOLD	((UINT32P)(C2KSYS_BASE+0x02018004))
#define C2K_MBIST_BACKGROUNG	((UINT32P)(C2KSYS_BASE+0x02018008))
#define C2K_MBIST_BSEL	((UINT32P)(C2KSYS_BASE+0x0201800C))
#define C2K_SLEEP_INV	((UINT32P)(C2KSYS_BASE+0x02018010))
#define C2K_SLEEP_W	((UINT32P)(C2KSYS_BASE+0x02018014))
#define C2K_SLEEP_R	((UINT32P)(C2KSYS_BASE+0x02018018))
#define C2K_MBIST_DONE_SEL	((UINT32P)(C2KSYS_BASE+0x0201801C))
#define C2K_MBIST_FAIL_SEL	((UINT32P)(C2KSYS_BASE+0x02018020))
#define C2K_MBIST_START_0	((UINT32P)(C2KSYS_BASE+0x02018024))
#define C2K_MBIST_START_1	((UINT32P)(C2KSYS_BASE+0x02018028))
#define C2K_MBIST_START_2	((UINT32P)(C2KSYS_BASE+0x0201802C))
#define C2K_MBIST_START_3	((UINT32P)(C2KSYS_BASE+0x02018030))
#define C2K_MBIST_START_4	((UINT32P)(C2KSYS_BASE+0x02018034))
#define C2K_MBIST_DONE_0	((UINT32P)(C2KSYS_BASE+0x02018038))
#define C2K_MBIST_DONE_1	((UINT32P)(C2KSYS_BASE+0x0201803C))
#define C2K_MBIST_DONE_2	((UINT32P)(C2KSYS_BASE+0x02018040))
#define C2K_MBIST_DONE_3	((UINT32P)(C2KSYS_BASE+0x02018044))
#define C2K_MBIST_DONE_4	((UINT32P)(C2KSYS_BASE+0x02018048))
#define C2K_MBIST_FAIL_0	((UINT32P)(C2KSYS_BASE+0x0201804C))
#define C2K_MBIST_FAIL_1	((UINT32P)(C2KSYS_BASE+0x02018050))
#define C2K_MBIST_FAIL_2	((UINT32P)(C2KSYS_BASE+0x02018054))
#define C2K_MBIST_FAIL_3	((UINT32P)(C2KSYS_BASE+0x02018058))
#define C2K_MBIST_FAIL_4	((UINT32P)(C2KSYS_BASE+0x0201805C))
#define C2K_MBIST_FAIL_5	((UINT32P)(C2KSYS_BASE+0x02018060))
#define C2K_MBIST_FAIL_6	((UINT32P)(C2KSYS_BASE+0x02018064))
#define C2K_MBIST_FAIL_7	((UINT32P)(C2KSYS_BASE+0x02018068))
#define C2K_MBIST_FAIL_8	((UINT32P)(C2KSYS_BASE+0x0201806C))
#define C2K_MBIST_FAIL_9	((UINT32P)(C2KSYS_BASE+0x02018070))
#define C2K_DELSEL_0	((UINT32P)(C2KSYS_BASE+0x02018074))
#define C2K_DELSEL_1	((UINT32P)(C2KSYS_BASE+0x02018078))
#define C2K_DELSEL_2	((UINT32P)(C2KSYS_BASE+0x0201807C))
#define C2K_DELSEL_3	((UINT32P)(C2KSYS_BASE+0x02018080))
#define C2K_DELSEL_4	((UINT32P)(C2KSYS_BASE+0x02018084))
#define C2K_DELSEL_5	((UINT32P)(C2KSYS_BASE+0x02018088))
#define C2K_DELSEL_6	((UINT32P)(C2KSYS_BASE+0x0201808C))
#define C2K_DELSEL_7	((UINT32P)(C2KSYS_BASE+0x02018090))
#define C2K_DELSEL_8	((UINT32P)(C2KSYS_BASE+0x02018094))
#define C2K_DELSEL_9	((UINT32P)(C2KSYS_BASE+0x02018098))
#define C2K_DELSEL_10	((UINT32P)(C2KSYS_BASE+0x0201809C))
#define C2K_DELSEL_11	((UINT32P)(C2KSYS_BASE+0x020180A0))
#define C2K_DELSEL_12	((UINT32P)(C2KSYS_BASE+0x020180A4))
#define C2K_CP_BOOT_ROM_SIGN	((UINT32P)(C2KSYS_BASE+0x020180A8))
#define C2K_DO1X_TX_ROM_SIGN	((UINT32P)(C2KSYS_BASE+0x020180AC))
#define C2K_DO1X_FINE_ROM_ORIONPLUS_SIGN	((UINT32P)(C2KSYS_BASE+0x020180B0))
#define C2K_DM_PROM_SIGN	((UINT32P)(C2KSYS_BASE+0x020180B4))
#define C2K_ROM_DO_SEL	((UINT32P)(C2KSYS_BASE+0x020180B8))
#define C2K_MBIST_TEST	((UINT32P)(C2KSYS_BASE+0x020180BC))
#define C2K_MBIST_RP_RSTB	((UINT32P)(C2KSYS_BASE+0x020180C0))
#define C2K_MBIST_RP_OK_0	((UINT32P)(C2KSYS_BASE+0x020180C4))
#define C2K_MBIST_RP_OK_1	((UINT32P)(C2KSYS_BASE+0x020180C8))
#define C2K_MBIST_RP_OK_2	((UINT32P)(C2KSYS_BASE+0x020180CC))
#define C2K_MBIST_RP_OK_3	((UINT32P)(C2KSYS_BASE+0x020180D0))
#define C2K_MBIST_RP_OK_4	((UINT32P)(C2KSYS_BASE+0x020180D4))
#define C2K_MBIST_RP_OK_5	((UINT32P)(C2KSYS_BASE+0x020180D8))
#define C2K_MBIST_RP_FAIL_0	((UINT32P)(C2KSYS_BASE+0x020180DC))
#define C2K_MBIST_RP_FAIL_1	((UINT32P)(C2KSYS_BASE+0x020180E0))
#define C2K_MBIST_RP_FAIL_2	((UINT32P)(C2KSYS_BASE+0x020180E4))
#define C2K_MBIST_RP_FAIL_3	((UINT32P)(C2KSYS_BASE+0x020180E8))
#define C2K_MBIST_RP_FAIL_4	((UINT32P)(C2KSYS_BASE+0x020180EC))
#define C2K_MBIST_RP_FAIL_5	((UINT32P)(C2KSYS_BASE+0x020180F0))
#define C2K_MBIST_PRE_FUSE	((UINT32P)(C2KSYS_BASE+0x020180F4))
#define C2K_MBIST_DEBUG_0	((UINT32P)(C2KSYS_BASE+0x020180F8))
#define C2K_MBIST_DEBUG_1	((UINT32P)(C2KSYS_BASE+0x020180FC))
#define C2K_GPD0	((UINT32P)(C2KSYS_BASE+0x02019000))
#define C2K_GPDIR0	((UINT32P)(C2KSYS_BASE+0x02019004))
#define C2K_GPD1	((UINT32P)(C2KSYS_BASE+0x02019008))
#define C2K_GPDIR1	((UINT32P)(C2KSYS_BASE+0x0201900C))
#define C2K_GPD2	((UINT32P)(C2KSYS_BASE+0x02019010))
#define C2K_GPDIR2	((UINT32P)(C2KSYS_BASE+0x02019014))
#define C2K_GPD3	((UINT32P)(C2KSYS_BASE+0x02019018))
#define C2K_GPDIR3	((UINT32P)(C2KSYS_BASE+0x0201901C))
#define C2K_GPD4	((UINT32P)(C2KSYS_BASE+0x02019020))
#define C2K_GPDIR4	((UINT32P)(C2KSYS_BASE+0x02019024))
#define C2K_GPD5	((UINT32P)(C2KSYS_BASE+0x02019028))
#define C2K_GPDIR5	((UINT32P)(C2KSYS_BASE+0x0201902C))
#define C2K_GPD6	((UINT32P)(C2KSYS_BASE+0x02019030))
#define C2K_GPDIR6	((UINT32P)(C2KSYS_BASE+0x02019034))
#define C2K_GPD7	((UINT32P)(C2KSYS_BASE+0x02019038))
#define C2K_GPDIR7	((UINT32P)(C2KSYS_BASE+0x0201903C))
#define C2K_GPD8	((UINT32P)(C2KSYS_BASE+0x02019040))
#define C2K_GPDIR8	((UINT32P)(C2KSYS_BASE+0x02019044))
#define C2K_GPD9	((UINT32P)(C2KSYS_BASE+0x02019048))
#define C2K_GPDIR9	((UINT32P)(C2KSYS_BASE+0x0201904C))
#define C2K_GPD10	((UINT32P)(C2KSYS_BASE+0x02019050))
#define C2K_GPDIR10	((UINT32P)(C2KSYS_BASE+0x02019054))
#define C2K_UIM_CTL	((UINT32P)(C2KSYS_BASE+0x02010000))
#define C2K_UIM_TX	((UINT32P)(C2KSYS_BASE+0x02010004))
#define C2K_UIM_RX	((UINT32P)(C2KSYS_BASE+0x02010008))
#define C2K_UIM_STAT	((UINT32P)(C2KSYS_BASE+0x0201000C))
#define C2K_UIM_RX_WD_CNT	((UINT32P)(C2KSYS_BASE+0x02010010))
#define C2K_UIM_WWT_CTL	((UINT32P)(C2KSYS_BASE+0x02010014))
#define C2K_UIM_WWT_END_HI	((UINT32P)(C2KSYS_BASE+0x02010018))
#define C2K_UIM_WWT_END_LO	((UINT32P)(C2KSYS_BASE+0x0201001C))
#define C2K_UIM_TX_INT_MSK	((UINT32P)(C2KSYS_BASE+0x02010020))
#define C2K_UIM_TX_INT_STAT	((UINT32P)(C2KSYS_BASE+0x02010024))
#define C2K_UIM_BUF_TRIG	((UINT32P)(C2KSYS_BASE+0x02010028))
#define C2K_UIM_TX_WD_CNT	((UINT32P)(C2KSYS_BASE+0x0201002C))
#define C2K_UIM_TX_MAXBYTES	((UINT32P)(C2KSYS_BASE+0x02010030))
#define C2K_UIM_BAUD_CTLR	((UINT32P)(C2KSYS_BASE+0x02010034))
#define C2K_UIM_IO_CTL	((UINT32P)(C2KSYS_BASE+0x02010038))
#define C2K_UIM1_CTL	((UINT32P)(C2KSYS_BASE+0x02011000))
#define C2K_UIM1_TX	((UINT32P)(C2KSYS_BASE+0x02011004))
#define C2K_UIM1_RX	((UINT32P)(C2KSYS_BASE+0x02011008))
#define C2K_UIM1_STAT	((UINT32P)(C2KSYS_BASE+0x0201100C))
#define C2K_UIM1_RX_WD_CNT	((UINT32P)(C2KSYS_BASE+0x02011010))
#define C2K_UIM1_WWT_CTL	((UINT32P)(C2KSYS_BASE+0x02011014))
#define C2K_UIM1_WWT_END_HI	((UINT32P)(C2KSYS_BASE+0x02011018))
#define C2K_UIM1_WWT_END_LO	((UINT32P)(C2KSYS_BASE+0x0201101C))
#define C2K_UIM1_TX_INT_MSK	((UINT32P)(C2KSYS_BASE+0x02011020))
#define C2K_UIM1_TX_INT_STAT	((UINT32P)(C2KSYS_BASE+0x02011024))
#define C2K_UIM1_BUF_TRIG	((UINT32P)(C2KSYS_BASE+0x02011028))
#define C2K_UIM1_TX_WD_CNT	((UINT32P)(C2KSYS_BASE+0x0201102C))
#define C2K_UIM1_TX_MAXBYTES	((UINT32P)(C2KSYS_BASE+0x02011030))
#define C2K_UIM1_BAUD_CTLR	((UINT32P)(C2KSYS_BASE+0x02011034))
#define C2K_UIM1_IO_CTL	((UINT32P)(C2KSYS_BASE+0x02011038))
#define C2K_PMIC_INT_STATUS	((UINT32P)(C2KSYS_BASE+0x02004000))
#define C2K_PMIC_INT_MASK	((UINT32P)(C2KSYS_BASE+0x02004004))
#define C2K_IMED_PMIC_STATUS	((UINT32P)(C2KSYS_BASE+0x02004008))
#define C2K_PMIC_CTRL_DATA	((UINT32P)(C2KSYS_BASE+0x0200400C))
#define C2K_PMIC_CTRL	((UINT32P)(C2KSYS_BASE+0x02004010))
#define C2K_PMIC_INTERVAL_PERIOD	((UINT32P)(C2KSYS_BASE+0x02004014))
#define C2K_DO_1ST_CMD	((UINT32P)(C2KSYS_BASE+0x02004018))
#define C2K_DO_2ND_CMD	((UINT32P)(C2KSYS_BASE+0x0200401C))
#define C2K_DO_1ST_STATUS	((UINT32P)(C2KSYS_BASE+0x02004020))
#define C2K_DO_2ND_STATUS	((UINT32P)(C2KSYS_BASE+0x02004024))
#define C2K_V_CP_DV_SEL	((UINT32P)(C2KSYS_BASE+0x03830020))
#define C2K_V_DAI_CTRL	((UINT32P)(C2KSYS_BASE+0x0383003C))
#define C2K_V_DAI_MIC	((UINT32P)(C2KSYS_BASE+0x03830040))
#define C2K_V_RG_BUF_CTRL_CP	((UINT32P)(C2KSYS_BASE+0x03830048))
#define C2K_V_RG_CLK_ENB_CP	((UINT32P)(C2KSYS_BASE+0x0383004C))
#define C2K_V_DAI_SPKR	((UINT32P)(C2KSYS_BASE+0x03830050))
#define C2K_r_usb_ModStat	((UINT32P)(C2KSYS_BASE+0x03407000))
#define C2K_r_usb_Ep06IntStat	((UINT32P)(C2KSYS_BASE+0x03407004))
#define C2K_r_usb_Ep06IntMask	((UINT32P)(C2KSYS_BASE+0x03407008))
#define C2K_r_usb_MiscIntStat	((UINT32P)(C2KSYS_BASE+0x0340700C))
#define C2K_r_usb_MiscIntMask	((UINT32P)(C2KSYS_BASE+0x03407010))
#define C2K_r_usb_CfgData	((UINT32P)(C2KSYS_BASE+0x03407014))
#define C2K_r_usb_SofTS	((UINT32P)(C2KSYS_BASE+0x03407018))
#define C2K_r_usb_AppCtrl	((UINT32P)(C2KSYS_BASE+0x0340701C))
#define C2K_r_usb_c_usbdbg	((UINT32P)(C2KSYS_BASE+0x03407034))
#define C2K_r_usb_Ep0DLength	((UINT32P)(C2KSYS_BASE+0x03400000))
#define C2K_r_usb_Ep0BufCmd	((UINT32P)(C2KSYS_BASE+0x03400008))
#define C2K_r_usb_Ep0BufStat	((UINT32P)(C2KSYS_BASE+0x0340000C))
#define C2K_r_usb_Ep0BufData	((UINT32P)(C2KSYS_BASE+0x03400800))
#define C2K_r_usb_Ep1RxBufCtrl	((UINT32P)(C2KSYS_BASE+0x03401000))
#define C2K_r_usb_Ep1TxBufCtrl	((UINT32P)(C2KSYS_BASE+0x03401004))
#define C2K_r_usb_Ep1BufCmd	((UINT32P)(C2KSYS_BASE+0x03401008))
#define C2K_r_usb_Ep1BufStat	((UINT32P)(C2KSYS_BASE+0x0340100C))
#define C2K_r_usb_Ep1BufData	((UINT32P)(C2KSYS_BASE+0x03401800))
#define C2K_r_usb_Ep2RxBufCtrl	((UINT32P)(C2KSYS_BASE+0x03402000))
#define C2K_r_usb_Ep2TxBufCtrl	((UINT32P)(C2KSYS_BASE+0x03402004))
#define C2K_r_usb_Ep2BufCmd	((UINT32P)(C2KSYS_BASE+0x03402008))
#define C2K_r_usb_Ep2BufStat	((UINT32P)(C2KSYS_BASE+0x0340200C))
#define C2K_r_usb_Ep2BufData	((UINT32P)(C2KSYS_BASE+0x03402800))
#define C2K_r_usb_Ep3RxBufCtrl	((UINT32P)(C2KSYS_BASE+0x03403000))
#define C2K_r_usb_Ep3TxBufCtrl	((UINT32P)(C2KSYS_BASE+0x03403004))
#define C2K_r_usb_Ep3BufCmd	((UINT32P)(C2KSYS_BASE+0x03403008))
#define C2K_r_usb_Ep3BufStat	((UINT32P)(C2KSYS_BASE+0x0340300C))
#define C2K_r_usb_Ep3BufData	((UINT32P)(C2KSYS_BASE+0x03403800))
#define C2K_r_usb_Ep4RxBufCtrl	((UINT32P)(C2KSYS_BASE+0x03404000))
#define C2K_r_usb_Ep4TxBufCtrl	((UINT32P)(C2KSYS_BASE+0x03404004))
#define C2K_r_usb_Ep4BufCmd	((UINT32P)(C2KSYS_BASE+0x03404008))
#define C2K_r_usb_Ep4BufStat	((UINT32P)(C2KSYS_BASE+0x0340400C))
#define C2K_r_usb_Ep4BufData	((UINT32P)(C2KSYS_BASE+0x03404800))
#define C2K_r_usb_Ep5RxBufCtrl	((UINT32P)(C2KSYS_BASE+0x03405000))
#define C2K_r_usb_Ep5TxBufCtrl	((UINT32P)(C2KSYS_BASE+0x03405004))
#define C2K_r_usb_Ep5BufCmd	((UINT32P)(C2KSYS_BASE+0x03405008))
#define C2K_r_usb_Ep5BufStat	((UINT32P)(C2KSYS_BASE+0x0340500C))
#define C2K_r_usb_Ep5BufData	((UINT32P)(C2KSYS_BASE+0x03405800))
#define C2K_r_usb_Ep6RxBufCtrl	((UINT32P)(C2KSYS_BASE+0x03406000))
#define C2K_r_usb_Ep6TxBufCtrl	((UINT32P)(C2KSYS_BASE+0x03406004))
#define C2K_r_usb_Ep6BufCmd	((UINT32P)(C2KSYS_BASE+0x03406008))
#define C2K_r_usb_Ep6BufStat	((UINT32P)(C2KSYS_BASE+0x0340600C))
#define C2K_r_usb_Ep6BufData	((UINT32P)(C2KSYS_BASE+0x03406800))
#define C2K_r_usb_tran_Ctrl	((UINT32P)(C2KSYS_BASE+0x03600000))
#define C2K_r_usb_tran_Cmd	((UINT32P)(C2KSYS_BASE+0x03600004))
#define C2K_r_usb_tran_CmdStat	((UINT32P)(C2KSYS_BASE+0x03600008))
#define C2K_r_usb_tran_Ep0Bl	((UINT32P)(C2KSYS_BASE+0x03600020))
#define C2K_r_usb_tran_Ep1Bl	((UINT32P)(C2KSYS_BASE+0x03600024))
#define C2K_r_usb_tran_Ep2Bl	((UINT32P)(C2KSYS_BASE+0x03600028))
#define C2K_r_usb_tran_Ep3Bl	((UINT32P)(C2KSYS_BASE+0x0360002C))
#define C2K_r_usb_tran_Ep4Bl	((UINT32P)(C2KSYS_BASE+0x03600030))
#define C2K_r_usb_tran_Ep5Bl	((UINT32P)(C2KSYS_BASE+0x03600034))
#define C2K_r_usb_tran_Ep6Bl	((UINT32P)(C2KSYS_BASE+0x0360003C))
#define C2K_r_usb_tran_Ep0	((UINT32P)(C2KSYS_BASE+0x03600100))
#define C2K_r_usb_tran_Ep1	((UINT32P)(C2KSYS_BASE+0x03600120))
#define C2K_r_usb_tran_Ep2	((UINT32P)(C2KSYS_BASE+0x03600140))
#define C2K_r_usb_tran_Ep3	((UINT32P)(C2KSYS_BASE+0x03600160))
#define C2K_r_usb_tran_Ep4	((UINT32P)(C2KSYS_BASE+0x03600180))
#define C2K_r_usb_tran_Ep5	((UINT32P)(C2KSYS_BASE+0x036001C0))
#define C2K_r_usb_tran_Ep6	((UINT32P)(C2KSYS_BASE+0x03600200))
#define C2K_r_usb_tran_Ep06IntStat	((UINT32P)(C2KSYS_BASE+0x03600300))
#define C2K_r_usb_tran_MiscIntStat	((UINT32P)(C2KSYS_BASE+0x03600304))
#define C2K_r_usb_tran_Buf0Stat	((UINT32P)(C2KSYS_BASE+0x03600400))
#define C2K_r_usb_tran_Buf1Stat	((UINT32P)(C2KSYS_BASE+0x03600500))
#define C2K_r_usb_tran_Buf2Stat	((UINT32P)(C2KSYS_BASE+0x03600600))
#define C2K_r_usb_tran_Buf3Stat	((UINT32P)(C2KSYS_BASE+0x03600700))
#define C2K_r_usb_tran_Buf4Stat	((UINT32P)(C2KSYS_BASE+0x03600800))
#define C2K_r_usb_tran_Buf5Stat	((UINT32P)(C2KSYS_BASE+0x03600900))
#define C2K_r_usb_tran_Buf6Stat	((UINT32P)(C2KSYS_BASE+0x03600A00))
#define C2K_r_usb_tran_CheckVecIN0	((UINT32P)(C2KSYS_BASE+0x03600C00))
#define C2K_r_usb_tran_CheckVecIN1	((UINT32P)(C2KSYS_BASE+0x03600C04))
#define C2K_r_usb_tran_CheckVecIN2	((UINT32P)(C2KSYS_BASE+0x03600C08))
#define C2K_r_usb_tran_CheckVecIN3	((UINT32P)(C2KSYS_BASE+0x03600C0C))
#define C2K_r_usb_tran_CheckVecIN4	((UINT32P)(C2KSYS_BASE+0x03600C10))
#define C2K_r_usb_tran_CheckVecIN5	((UINT32P)(C2KSYS_BASE+0x03600C14))
#define C2K_r_usb_tran_CheckVecIN6	((UINT32P)(C2KSYS_BASE+0x03600C18))
#define C2K_r_usb_tran_CheckVecRx0	((UINT32P)(C2KSYS_BASE+0x03600C1C))
#define C2K_r_usb_tran_CheckVecRx1	((UINT32P)(C2KSYS_BASE+0x03600C20))
#define C2K_r_usb_tran_CheckVecRx2	((UINT32P)(C2KSYS_BASE+0x03600C24))
#define C2K_r_usb_tran_CheckVecRx3	((UINT32P)(C2KSYS_BASE+0x03600C28))
#define C2K_r_usb_tran_CheckVecRx4	((UINT32P)(C2KSYS_BASE+0x03600C2C))
#define C2K_r_usb_tran_CheckVecRx5	((UINT32P)(C2KSYS_BASE+0x03600C30))
#define C2K_r_usb_tran_CheckVecRx6	((UINT32P)(C2KSYS_BASE+0x03600C34))
#define C2K_r_usb_tran_ARMStat	((UINT32P)(C2KSYS_BASE+0x03600D00))
#define C2K_r_usb_tran_TrError	((UINT32P)(C2KSYS_BASE+0x03600D04))
#define C2K_r_usb_tran_Debug	((UINT32P)(C2KSYS_BASE+0x03600D08))
#define C2K_r_usb_tran_Reference	((UINT32P)(C2KSYS_BASE+0x03600F00))
#define C2K_r_usb_tran_Simulation	((UINT32P)(C2KSYS_BASE+0x03600F04))
#define C2K_MPDU_CTL	((UINT32P)(C2KSYS_BASE+0x03420800))
#define C2K_MPDU_TYPE5_CTL	((UINT32P)(C2KSYS_BASE+0x03420804))
#define C2K_MPDU_TIMER_INIT	((UINT32P)(C2KSYS_BASE+0x03420808))
#define C2K_MPDU_DAT_TST	((UINT32P)(C2KSYS_BASE+0x0342080C))
#define C2K_MPDU_SPARE	((UINT32P)(C2KSYS_BASE+0x03420810))
#define C2K_MPDU_MEM_START	((UINT32P)(C2KSYS_BASE+0x03420000))
#define C2K_ENC0_SRC_ADDR	((UINT32P)(C2KSYS_BASE+0x03730000))
#define C2K_ENC0_DST_ADDR	((UINT32P)(C2KSYS_BASE+0x03730004))
#define C2K_ENC0_TRAN_CNT	((UINT32P)(C2KSYS_BASE+0x03730008))
#define C2K_ENC0_CNFG	((UINT32P)(C2KSYS_BASE+0x0373000C))
#define C2K_ENC0_CNTL	((UINT32P)(C2KSYS_BASE+0x03730010))
#define C2K_ENC0_ACCM	((UINT32P)(C2KSYS_BASE+0x03730014))
#define C2K_ENC0_NCNT	((UINT32P)(C2KSYS_BASE+0x03730018))
#define C2K_ENC0_TOTOL_BYTES	((UINT32P)(C2KSYS_BASE+0x0373001C))
#define C2K_ENC1_SRC_ADDR	((UINT32P)(C2KSYS_BASE+0x03730040))
#define C2K_ENC1_DST_ADDR	((UINT32P)(C2KSYS_BASE+0x03730044))
#define C2K_ENC1_TRAN_CNT	((UINT32P)(C2KSYS_BASE+0x03730048))
#define C2K_ENC1_CNFG	((UINT32P)(C2KSYS_BASE+0x0373004C))
#define C2K_ENC1_CNTL	((UINT32P)(C2KSYS_BASE+0x03730050))
#define C2K_ENC1_ACCM	((UINT32P)(C2KSYS_BASE+0x03730054))
#define C2K_ENC1_NCNT	((UINT32P)(C2KSYS_BASE+0x03730058))
#define C2K_ENC1_TOTOL_BYTES	((UINT32P)(C2KSYS_BASE+0x0373005C))
#define C2K_DEC0_LST_ADDR	((UINT32P)(C2KSYS_BASE+0x03730080))
#define C2K_DEC0_DST_ADDR	((UINT32P)(C2KSYS_BASE+0x03730084))
#define C2K_DEC0_CNTL	((UINT32P)(C2KSYS_BASE+0x03730090))
#define C2K_DEC0_RES_ADDR	((UINT32P)(C2KSYS_BASE+0x03730094))
#define C2K_DEC0_MAX_ADDR	((UINT32P)(C2KSYS_BASE+0x03730098))
#define C2K_DEC0_CRT_ADDR	((UINT32P)(C2KSYS_BASE+0x0373009C))
#define C2K_DEC1_LST_ADDR	((UINT32P)(C2KSYS_BASE+0x037300C0))
#define C2K_DEC1_DST_ADDR	((UINT32P)(C2KSYS_BASE+0x037300C4))
#define C2K_DEC1_CNTL	((UINT32P)(C2KSYS_BASE+0x037300D0))
#define C2K_DEC1_RES_ADDR	((UINT32P)(C2KSYS_BASE+0x037300D4))
#define C2K_DEC1_MAX_ADDR	((UINT32P)(C2KSYS_BASE+0x037300D8))
#define C2K_DEC1_CRT_ADDR	((UINT32P)(C2KSYS_BASE+0x037300DC))
#define C2K_GPS_RAM_576A_0	((UINT32P)(C2KSYS_BASE+0x03300000))
#define C2K_GPS_RAM_576A_1	((UINT32P)(C2KSYS_BASE+0x03300004))
#define C2K_GPS_RAM_576A_2	((UINT32P)(C2KSYS_BASE+0x03300008))
#define C2K_GPS_RAM_576A_3	((UINT32P)(C2KSYS_BASE+0x0330000C))
#define C2K_GPS_RAM_576A_4	((UINT32P)(C2KSYS_BASE+0x03300010))
#define C2K_GPS_RAM_576A_5	((UINT32P)(C2KSYS_BASE+0x03300014))
#define C2K_GPS_RAM_576A_6	((UINT32P)(C2KSYS_BASE+0x03300018))
#define C2K_GPS_RAM_576A_7	((UINT32P)(C2KSYS_BASE+0x0330001C))
#define C2K_GPS_RAM_576A_40	((UINT32P)(C2KSYS_BASE+0x03300100))
#define C2K_GPS_RAM_576A_41	((UINT32P)(C2KSYS_BASE+0x03300104))
#define C2K_GPS_RAM_576A_42	((UINT32P)(C2KSYS_BASE+0x03300108))
#define C2K_GPS_RAM_576A_43	((UINT32P)(C2KSYS_BASE+0x0330010C))
#define C2K_GPS_RAM_576A_44	((UINT32P)(C2KSYS_BASE+0x03300110))
#define C2K_GPS_RAM_576A_45	((UINT32P)(C2KSYS_BASE+0x03300114))
#define C2K_GPS_RAM_576A_46	((UINT32P)(C2KSYS_BASE+0x03300118))
#define C2K_GPS_RAM_576A_47	((UINT32P)(C2KSYS_BASE+0x0330011C))
#define C2K_GPS_RAM_576A_END	((UINT32P)(C2KSYS_BASE+0x0330023C))
#define C2K_GPS_RAM_576B_0	((UINT32P)(C2KSYS_BASE+0x03308000))
#define C2K_GPS_RAM_576B_END	((UINT32P)(C2KSYS_BASE+0x0330823C))
#define C2K_GPS_RAM_576C_0	((UINT32P)(C2KSYS_BASE+0x03310000))
#define C2K_GPS_RAM_576C_END	((UINT32P)(C2KSYS_BASE+0x0331023C))
#define C2K_GPS_RAM_144_0	((UINT32P)(C2KSYS_BASE+0x03318000))
#define C2K_GPS_RAM_144_END	((UINT32P)(C2KSYS_BASE+0x0331808F))
#define C2K_MCI_CFG	((UINT32P)(C2KSYS_BASE+0x0337C000))
#define C2K_MCI_MEM_SIZE	((UINT32P)(C2KSYS_BASE+0x0337C004))
#define C2K_MCI_MEM_STA	((UINT32P)(C2KSYS_BASE+0x0337C008))
#define C2K_MCI_CH_ADR_A	((UINT32P)(C2KSYS_BASE+0x0337C010))
#define C2K_MCI_CH_ADR_B	((UINT32P)(C2KSYS_BASE+0x0337C014))
#define C2K_MCI_CH_ADR_C	((UINT32P)(C2KSYS_BASE+0x0337C018))
#define C2K_MCI_CHG_TAP	((UINT32P)(C2KSYS_BASE+0x0337C020))
#define C2K_MCI_FFT_ADR	((UINT32P)(C2KSYS_BASE+0x0337C024))
#define C2K_MCI_FFT_WMODE	((UINT32P)(C2KSYS_BASE+0x0337C028))
#define C2K_MCI_FFT_WABS	((UINT32P)(C2KSYS_BASE+0x0337C02C))
#define C2K_MCI_FFT_WSTA	((UINT32P)(C2KSYS_BASE+0x0337C030))
#define C2K_MCI_FFT_CNTRL	((UINT32P)(C2KSYS_BASE+0x0337C034))
#define C2K_MCI_VERSION	((UINT32P)(C2KSYS_BASE+0x0337C038))
#define C2K_CHN_CONTROL	((UINT32P)(C2KSYS_BASE+0x03702000))
#define C2K_CHN_SAMCOUNT	((UINT32P)(C2KSYS_BASE+0x03702004))
#define C2K_CHN_BUFCOUNT	((UINT32P)(C2KSYS_BASE+0x03702008))
#define C2K_CHN_SAMPOSN	((UINT32P)(C2KSYS_BASE+0x0370200C))
#define C2K_CHN_INT_CFG	((UINT32P)(C2KSYS_BASE+0x03702010))
#define C2K_CHN_INT_STA	((UINT32P)(C2KSYS_BASE+0x03702014))
#define C2K_CHN_SW_OUT	((UINT32P)(C2KSYS_BASE+0x03702018))
#define C2K_CHN_VERSION	((UINT32P)(C2KSYS_BASE+0x0370201C))
#define C2K_CHN_CLK_CFG	((UINT32P)(C2KSYS_BASE+0x03702020))
#define C2K_CHN_AGC_P3	((UINT32P)(C2KSYS_BASE+0x03702024))
#define C2K_CHN_AGC_P2	((UINT32P)(C2KSYS_BASE+0x03702028))
#define C2K_CHN_AGC_P1	((UINT32P)(C2KSYS_BASE+0x0370202C))
#define C2K_CHN_AGC_P0	((UINT32P)(C2KSYS_BASE+0x03702030))
#define C2K_CHN_AGC_M1	((UINT32P)(C2KSYS_BASE+0x03702034))
#define C2K_CHN_AGC_M2	((UINT32P)(C2KSYS_BASE+0x03702038))
#define C2K_CHN_AGC_M3	((UINT32P)(C2KSYS_BASE+0x0370203C))
#define C2K_CHN_RFA_CFG0	((UINT32P)(C2KSYS_BASE+0x03702040))
#define C2K_CHN_RFA_CFG1	((UINT32P)(C2KSYS_BASE+0x03702044))
#define C2K_CHN_RFA_CFG2	((UINT32P)(C2KSYS_BASE+0x03702048))
#define C2K_CHN_RFB_CFG0	((UINT32P)(C2KSYS_BASE+0x0370204C))
#define C2K_CHN_RFB_CFG1	((UINT32P)(C2KSYS_BASE+0x03702050))
#define C2K_CHN_RFB_CFG2	((UINT32P)(C2KSYS_BASE+0x03702054))
#define C2K_CHN_TPS_CTR	((UINT32P)(C2KSYS_BASE+0x03702058))
#define C2K_CHN_SW_CTRL	((UINT32P)(C2KSYS_BASE+0x0370205C))
#define C2K_CHN_SYNC_CTRL	((UINT32P)(C2KSYS_BASE+0x03702060))
#define C2K_CHN_GPS_CFG	((UINT32P)(C2KSYS_BASE+0x03702064))
#define C2K_CHN_FPGA_VER	((UINT32P)(C2KSYS_BASE+0x03702068))
#define C2K_CHN_GPS_RST	((UINT32P)(C2KSYS_BASE+0x0370206C))
#define C2K_CHN_TEST_SEL	((UINT32P)(C2KSYS_BASE+0x03702070))
#define C2K_CHN_CHA_TST	((UINT32P)(C2KSYS_BASE+0x03702074))
#define C2K_CHN_CHB_TST	((UINT32P)(C2KSYS_BASE+0x03702078))
#define C2K_CHN_CHC_TST	((UINT32P)(C2KSYS_BASE+0x0370207C))
#define C2K_CHN_TAPNUMB	((UINT32P)(C2KSYS_BASE+0x03702084))
#define C2K_CHN_FRM_CNT	((UINT32P)(C2KSYS_BASE+0x03702088))
#define C2K_FFT_CFG1	((UINT32P)(C2KSYS_BASE+0x03704000))
#define C2K_FFT_CFG2	((UINT32P)(C2KSYS_BASE+0x03704004))
#define C2K_FFT_STATUS	((UINT32P)(C2KSYS_BASE+0x03704008))
#define C2K_FFT_CONTROL	((UINT32P)(C2KSYS_BASE+0x0370400C))
#define C2K_FFT_INT_EN	((UINT32P)(C2KSYS_BASE+0x03704010))
#define C2K_FFT_INT_SET	((UINT32P)(C2KSYS_BASE+0x03704014))
#define C2K_FFT_THR_CTRL	((UINT32P)(C2KSYS_BASE+0x03704018))
#define C2K_FFT_THR_STA_L	((UINT32P)(C2KSYS_BASE+0x0370401C))
#define C2K_FFT_THR_STA_H	((UINT32P)(C2KSYS_BASE+0x03704020))
#define C2K_FFT_TDP0	((UINT32P)(C2KSYS_BASE+0x03704024))
#define C2K_FFT_TDP1	((UINT32P)(C2KSYS_BASE+0x03704028))
#define C2K_FFT_TDP2	((UINT32P)(C2KSYS_BASE+0x0370402C))
#define C2K_FFT_TDP3	((UINT32P)(C2KSYS_BASE+0x03704030))
#define C2K_FFT_TDP4	((UINT32P)(C2KSYS_BASE+0x03704034))
#define C2K_FFT_TDP5	((UINT32P)(C2KSYS_BASE+0x03704038))
#define C2K_FFT_TDP6	((UINT32P)(C2KSYS_BASE+0x0370403C))
#define C2K_FFT_TDP7	((UINT32P)(C2KSYS_BASE+0x03704040))
#define C2K_FFT_VERSION	((UINT32P)(C2KSYS_BASE+0x03704044))
#define C2K_FFT_TEST	((UINT32P)(C2KSYS_BASE+0x03704048))
#define C2K_FFT_WRK_RAM0_START	((UINT32P)(C2KSYS_BASE+0x03704200))
#define C2K_FFT_WRK_RAM0_END	((UINT32P)(C2KSYS_BASE+0x037042FC))
#define C2K_FFT_WRK_RAM1_START	((UINT32P)(C2KSYS_BASE+0x03704400))
#define C2K_FFT_WRK_RAM1_END	((UINT32P)(C2KSYS_BASE+0x037044FC))
#define C2K_FFT_WIN_RAM_START	((UINT32P)(C2KSYS_BASE+0x03704500))
#define C2K_FFT_WIN_RAM_END	((UINT32P)(C2KSYS_BASE+0x0370457C))
#define C2K_CHN0_SETUP	((UINT32P)(C2KSYS_BASE+0x03700000))
#define C2K_CHN0_CAFREQ	((UINT32P)(C2KSYS_BASE+0x03700004))
#define C2K_CHN0_CAPHASE	((UINT32P)(C2KSYS_BASE+0x03700008))
#define C2K_CHN0_COFREQ	((UINT32P)(C2KSYS_BASE+0x0370000C))
#define C2K_CHN0_COPHASE	((UINT32P)(C2KSYS_BASE+0x03700010))
#define C2K_CHN0_SEED_A	((UINT32P)(C2KSYS_BASE+0x03700014))
#define C2K_CHN1_SETUP	((UINT32P)(C2KSYS_BASE+0x03700200))
#define C2K_CHN1_CAFREQ	((UINT32P)(C2KSYS_BASE+0x03700204))
#define C2K_CHN1_CAPHASE	((UINT32P)(C2KSYS_BASE+0x03700208))
#define C2K_CHN1_COFREQ	((UINT32P)(C2KSYS_BASE+0x0370020C))
#define C2K_CHN1_COPHASE	((UINT32P)(C2KSYS_BASE+0x03700210))
#define C2K_CHN1_SEED_A	((UINT32P)(C2KSYS_BASE+0x03700214))
#define C2K_CHN2_SETUP	((UINT32P)(C2KSYS_BASE+0x03700400))
#define C2K_CHN2_CAFREQ	((UINT32P)(C2KSYS_BASE+0x03700404))
#define C2K_CHN2_CAPHASE	((UINT32P)(C2KSYS_BASE+0x03700408))
#define C2K_CHN2_COFREQ	((UINT32P)(C2KSYS_BASE+0x0370040C))
#define C2K_CHN2_COPHASE	((UINT32P)(C2KSYS_BASE+0x03700410))
#define C2K_CHN2_SEED_A	((UINT32P)(C2KSYS_BASE+0x03700414))
#define C2K_CHN3_SETUP	((UINT32P)(C2KSYS_BASE+0x03700600))
#define C2K_CHN3_CAFREQ	((UINT32P)(C2KSYS_BASE+0x03700604))
#define C2K_CHN3_CAPHASE	((UINT32P)(C2KSYS_BASE+0x03700608))
#define C2K_CHN3_COFREQ	((UINT32P)(C2KSYS_BASE+0x0370060C))
#define C2K_CHN3_COPHASE	((UINT32P)(C2KSYS_BASE+0x03700610))
#define C2K_CHN3_SEED_A	((UINT32P)(C2KSYS_BASE+0x03700614))
#define C2K_CHN4_SETUP	((UINT32P)(C2KSYS_BASE+0x03700800))
#define C2K_CHN4_CAFREQ	((UINT32P)(C2KSYS_BASE+0x03700804))
#define C2K_CHN4_CAPHASE	((UINT32P)(C2KSYS_BASE+0x03700808))
#define C2K_CHN4_COFREQ	((UINT32P)(C2KSYS_BASE+0x0370080C))
#define C2K_CHN4_COPHASE	((UINT32P)(C2KSYS_BASE+0x03700810))
#define C2K_CHN4_SEED_A	((UINT32P)(C2KSYS_BASE+0x03700814))
#define C2K_CHN5_SETUP	((UINT32P)(C2KSYS_BASE+0x03700A00))
#define C2K_CHN5_CAFREQ	((UINT32P)(C2KSYS_BASE+0x03700A04))
#define C2K_CHN5_CAPHASE	((UINT32P)(C2KSYS_BASE+0x03700A08))
#define C2K_CHN5_COFREQ	((UINT32P)(C2KSYS_BASE+0x03700A0C))
#define C2K_CHN5_COPHASE	((UINT32P)(C2KSYS_BASE+0x03700A10))
#define C2K_CHN5_SEED_A	((UINT32P)(C2KSYS_BASE+0x03700A14))
#define C2K_CHN6_SETUP	((UINT32P)(C2KSYS_BASE+0x03700C00))
#define C2K_CHN6_CAFREQ	((UINT32P)(C2KSYS_BASE+0x03700C04))
#define C2K_CHN6_CAPHASE	((UINT32P)(C2KSYS_BASE+0x03700C08))
#define C2K_CHN6_COFREQ	((UINT32P)(C2KSYS_BASE+0x03700C0C))
#define C2K_CHN6_COPHASE	((UINT32P)(C2KSYS_BASE+0x03700C10))
#define C2K_CHN6_SEED_A	((UINT32P)(C2KSYS_BASE+0x03700C14))
#define C2K_CHN7_SETUP	((UINT32P)(C2KSYS_BASE+0x03700E00))
#define C2K_CHN7_CAFREQ	((UINT32P)(C2KSYS_BASE+0x03700E04))
#define C2K_CHN7_CAPHASE	((UINT32P)(C2KSYS_BASE+0x03700E08))
#define C2K_CHN7_COFREQ	((UINT32P)(C2KSYS_BASE+0x03700E0C))
#define C2K_CHN7_COPHASE	((UINT32P)(C2KSYS_BASE+0x03700E10))
#define C2K_CHN7_SEED_A	((UINT32P)(C2KSYS_BASE+0x03700E14))
#define C2K_CHN8_SETUP	((UINT32P)(C2KSYS_BASE+0x03701000))
#define C2K_CHN8_CAFREQ	((UINT32P)(C2KSYS_BASE+0x03701004))
#define C2K_CHN8_CAPHASE	((UINT32P)(C2KSYS_BASE+0x03701008))
#define C2K_CHN8_COFREQ	((UINT32P)(C2KSYS_BASE+0x0370100C))
#define C2K_CHN8_COPHASE	((UINT32P)(C2KSYS_BASE+0x03701010))
#define C2K_CHN8_SEED_A	((UINT32P)(C2KSYS_BASE+0x03701014))
#define C2K_NFCR0	((UINT32P)(C2KSYS_BASE+0x03740000))
#define C2K_NFCR1	((UINT32P)(C2KSYS_BASE+0x03740004))
#define C2K_NFCR2	((UINT32P)(C2KSYS_BASE+0x03740008))
#define C2K_NFCR3	((UINT32P)(C2KSYS_BASE+0x0374000C))
#define C2K_NFCR4	((UINT32P)(C2KSYS_BASE+0x03740010))
#define C2K_NFCR5	((UINT32P)(C2KSYS_BASE+0x03740014))
#define C2K_NFCR6	((UINT32P)(C2KSYS_BASE+0x03740018))
#define C2K_NFCR7	((UINT32P)(C2KSYS_BASE+0x0374001C))
#define C2K_NFCR8	((UINT32P)(C2KSYS_BASE+0x03740020))
#define C2K_NFCR9	((UINT32P)(C2KSYS_BASE+0x03740024))
#define C2K_NFCR10	((UINT32P)(C2KSYS_BASE+0x03740028))
#define C2K_NFCR11	((UINT32P)(C2KSYS_BASE+0x0374002C))
#define C2K_NFCR12	((UINT32P)(C2KSYS_BASE+0x03740030))
#define C2K_NFIMR0	((UINT32P)(C2KSYS_BASE+0x03740100))
#define C2K_NFIMR1	((UINT32P)(C2KSYS_BASE+0x03740104))
#define C2K_NFIMR2	((UINT32P)(C2KSYS_BASE+0x03740108))
#define C2K_NFAR0	((UINT32P)(C2KSYS_BASE+0x03740200))
#define C2K_NFAR1	((UINT32P)(C2KSYS_BASE+0x03740204))
#define C2K_NFAR2	((UINT32P)(C2KSYS_BASE+0x03740208))
#define C2K_NFAR3	((UINT32P)(C2KSYS_BASE+0x0374020C))
#define C2K_NFAR4	((UINT32P)(C2KSYS_BASE+0x03740210))
#define C2K_NFSR0	((UINT32P)(C2KSYS_BASE+0x03740300))
#define C2K_NFSR1	((UINT32P)(C2KSYS_BASE+0x03740304))
#define C2K_NFSR2	((UINT32P)(C2KSYS_BASE+0x03740308))
#define C2K_NFSR3	((UINT32P)(C2KSYS_BASE+0x0374030C))
#define C2K_NFSR4	((UINT32P)(C2KSYS_BASE+0x03740310))
#define C2K_NFSR5	((UINT32P)(C2KSYS_BASE+0x03740314))
#define C2K_NFLP	((UINT32P)(C2KSYS_BASE+0x03740400))
#define C2K_NFCP	((UINT32P)(C2KSYS_BASE+0x03740404))
#define C2K_NF1LPL	((UINT32P)(C2KSYS_BASE+0x03740408))
#define C2K_NF1LPH	((UINT32P)(C2KSYS_BASE+0x0374040C))
#define C2K_NF1CP	((UINT32P)(C2KSYS_BASE+0x03740410))
#define C2K_NF2LPL	((UINT32P)(C2KSYS_BASE+0x03740414))
#define C2K_NF2LPH	((UINT32P)(C2KSYS_BASE+0x03740418))
#define C2K_NF2CP	((UINT32P)(C2KSYS_BASE+0x0374041C))
#define C2K_NF3LPL	((UINT32P)(C2KSYS_BASE+0x03740420))
#define C2K_NF3LPH	((UINT32P)(C2KSYS_BASE+0x03740424))
#define C2K_NF3CP	((UINT32P)(C2KSYS_BASE+0x03740428))
#define C2K_NF4LPL	((UINT32P)(C2KSYS_BASE+0x0374042C))
#define C2K_NF4LPH	((UINT32P)(C2KSYS_BASE+0x03740430))
#define C2K_NF4CP	((UINT32P)(C2KSYS_BASE+0x03740434))
#define C2K_NFRR0	((UINT32P)(C2KSYS_BASE+0x03740500))
#define C2K_EVST_SYS_PNI_INIT	((UINT32P)(C2KSYS_BASE+0x03750000))
#define C2K_EVST_SYS_PNQ_INIT	((UINT32P)(C2KSYS_BASE+0x03750004))
#define C2K_EVST_SYS_CNT_INIT0	((UINT32P)(C2KSYS_BASE+0x03750008))
#define C2K_EVST_SYS_CNT_INIT1	((UINT32P)(C2KSYS_BASE+0x0375000C))
#define C2K_EVST_SYS_ADV_RET	((UINT32P)(C2KSYS_BASE+0x03750010))
#define C2K_EVST_SYS_FR_SYNC_OFF	((UINT32P)(C2KSYS_BASE+0x03750014))
#define C2K_EVST_SYS_SYNC_TIME0	((UINT32P)(C2KSYS_BASE+0x03750018))
#define C2K_EVST_SYS_SYNC_TIME1	((UINT32P)(C2KSYS_BASE+0x0375001C))
#define C2K_EVST_SYS_SYNC_TIME_STB	((UINT32P)(C2KSYS_BASE+0x03750020))
#define C2K_EVST_SYS_GEN_PN_ST	((UINT32P)(C2KSYS_BASE+0x03750024))
#define C2K_EVST_SYS_LC_INIT0	((UINT32P)(C2KSYS_BASE+0x03750028))
#define C2K_EVST_SYS_LC_INIT1	((UINT32P)(C2KSYS_BASE+0x0375002C))
#define C2K_EVST_SYS_LC_INIT2	((UINT32P)(C2KSYS_BASE+0x03750030))
#define C2K_EVST_SYS_INIT_STB	((UINT32P)(C2KSYS_BASE+0x03750034))
#define C2K_EVST_SYS_TX_MIL0	((UINT32P)(C2KSYS_BASE+0x03750038))
#define C2K_EVST_SYS_TX_MIL1	((UINT32P)(C2KSYS_BASE+0x0375003C))
#define C2K_EVST_SYS_TX2RX_OFF	((UINT32P)(C2KSYS_BASE+0x03750040))
#define C2K_EVST_SYS_TX_MIH	((UINT32P)(C2KSYS_BASE+0x03750044))
#define C2K_EVST_SYS_ACK_STRT	((UINT32P)(C2KSYS_BASE+0x03750048))
#define C2K_EVST_SYS_RXSLOT_OFF	((UINT32P)(C2KSYS_BASE+0x0375004C))
#define C2K_EVST_SYS_INTS	((UINT32P)(C2KSYS_BASE+0x03750050))
#define C2K_EVST_SYS_INTH	((UINT32P)(C2KSYS_BASE+0x03750054))
#define C2K_EVST_SYS_CPINT_FR	((UINT32P)(C2KSYS_BASE+0x03750060))
#define C2K_EVST_SYS_CPINT_MASK	((UINT32P)(C2KSYS_BASE+0x03750064))
#define C2K_EVST_SYS_CPINT_CLR	((UINT32P)(C2KSYS_BASE+0x03750068))
#define C2K_EVST_SYS_CPINT_SRC	((UINT32P)(C2KSYS_BASE+0x0375006C))
#define C2K_EVST_SYS_CPINT_ISR	((UINT32P)(C2KSYS_BASE+0x03750070))
#define C2K_EVST_SYS_SUBFR_STAT	((UINT32P)(C2KSYS_BASE+0x03750078))
#define C2K_EVST_SYS_PN_GEN_ST	((UINT32P)(C2KSYS_BASE+0x0375007C))
#define C2K_EVST_SYS_TS0	((UINT32P)(C2KSYS_BASE+0x03750080))
#define C2K_EVST_SYS_TS1	((UINT32P)(C2KSYS_BASE+0x03750084))
#define C2K_EVST_SYS_TS2	((UINT32P)(C2KSYS_BASE+0x03750088))
#define C2K_EVST_SYS_TS3	((UINT32P)(C2KSYS_BASE+0x0375008C))
#define C2K_EVST_SYS_PRG_SYM_TMR0	((UINT32P)(C2KSYS_BASE+0x03750090))
#define C2K_EVST_SYS_PRG_SYM_TMR1	((UINT32P)(C2KSYS_BASE+0x03750094))
#define C2K_EVST_SYS_PRG_SYM_TMR2	((UINT32P)(C2KSYS_BASE+0x03750098))
#define C2K_EVST_SYS_PRG_SYM_TMR3	((UINT32P)(C2KSYS_BASE+0x0375009C))
#define C2K_EVST_SYS_MDM_STAT	((UINT32P)(C2KSYS_BASE+0x037500A0))
#define C2K_EVST_SYS_TMG_STAT	((UINT32P)(C2KSYS_BASE+0x037500A4))
#define C2K_EVST_SYS_TMD_SYM_STAT	((UINT32P)(C2KSYS_BASE+0x037500A8))
#define C2K_EVST_SYS_PNI_ZI_STATE	((UINT32P)(C2KSYS_BASE+0x037500AC))
#define C2K_EVST_SYS_PNQ_STATE	((UINT32P)(C2KSYS_BASE+0x037500B0))
#define C2K_EVST_SYS_CNT_LOCK	((UINT32P)(C2KSYS_BASE+0x037500B4))
#define C2K_EVST_SYS_CNT	((UINT32P)(C2KSYS_BASE+0x037500B8))
#define C2K_EVST_SYS_LD_OFF0	((UINT32P)(C2KSYS_BASE+0x037500C0))
#define C2K_EVST_SYS_LD_OFF1	((UINT32P)(C2KSYS_BASE+0x037500C4))
#define C2K_EVST_SYS_LD_OFF2	((UINT32P)(C2KSYS_BASE+0x037500C8))
#define C2K_EVST_SYS_LD_OFF3	((UINT32P)(C2KSYS_BASE+0x037500CC))
#define C2K_EVST_SYS_LD_OFF4	((UINT32P)(C2KSYS_BASE+0x037500D0))
#define C2K_EVST_SYS_LD_OFF5	((UINT32P)(C2KSYS_BASE+0x037500D4))
#define C2K_EVST_SYS_FN_ALLOC0	((UINT32P)(C2KSYS_BASE+0x037500D8))
#define C2K_EVST_SYS_FN_ALLOC1	((UINT32P)(C2KSYS_BASE+0x037500DC))
#define C2K_EVST_SYS_FN_ALLOC2	((UINT32P)(C2KSYS_BASE+0x037500E0))
#define C2K_EVST_SYS_MAC_ALLOC0	((UINT32P)(C2KSYS_BASE+0x037500E4))
#define C2K_EVST_SYS_MAC_ALLOC1	((UINT32P)(C2KSYS_BASE+0x037500E8))
#define C2K_EVST_SYS_MAC_ALLOC2	((UINT32P)(C2KSYS_BASE+0x037500EC))
#define C2K_EVST_SYS_TXI_LATCH0	((UINT32P)(C2KSYS_BASE+0x037500F0))
#define C2K_EVST_SYS_TXI_LATCH1	((UINT32P)(C2KSYS_BASE+0x037500F4))
#define C2K_EVST_SYS_TXQ_LATCH0	((UINT32P)(C2KSYS_BASE+0x037500F8))
#define C2K_EVST_SYS_TXQ_LATCH1	((UINT32P)(C2KSYS_BASE+0x037500FC))
#define C2K_EVST_SYS_PDM_SU	((UINT32P)(C2KSYS_BASE+0x03750104))
#define C2K_EVST_SYS_TX_EARLY_CMP	((UINT32P)(C2KSYS_BASE+0x03750108))
#define C2K_EVST_SYS_KS_CALC_CMP	((UINT32P)(C2KSYS_BASE+0x0375010C))
#define C2K_EVST_SYS_LD_OFF6	((UINT32P)(C2KSYS_BASE+0x03750110))
#define C2K_EVST_SYS_LD_OFF7	((UINT32P)(C2KSYS_BASE+0x03750114))
#define C2K_EVST_SYS_LD_OFF8	((UINT32P)(C2KSYS_BASE+0x03750118))
#define C2K_EVST_SYS_MAC_ALLOC3	((UINT32P)(C2KSYS_BASE+0x0375011C))
#define C2K_EVST_SYS_MAC_ALLOC4	((UINT32P)(C2KSYS_BASE+0x03750120))
#define C2K_EVST_SYS_MAC_ALLOC5	((UINT32P)(C2KSYS_BASE+0x03750124))
#define C2K_EVST_TIMING_SYNC_MODE	((UINT32P)(C2KSYS_BASE+0x03750128))
#define C2K_EVST_TIMING_CMP_0	((UINT32P)(C2KSYS_BASE+0x0375012C))
#define C2K_EVST_TIMING_CMP_1	((UINT32P)(C2KSYS_BASE+0x03750130))
#define C2K_EVST_TIMING_TRIG	((UINT32P)(C2KSYS_BASE+0x03750134))
#define C2K_EVST_TIMER_CNT	((UINT32P)(C2KSYS_BASE+0x03750138))
#define C2K_EVST_TIMER_INT0_CMP_0	((UINT32P)(C2KSYS_BASE+0x0375013C))
#define C2K_EVST_TIMER_INT0_CMP_1	((UINT32P)(C2KSYS_BASE+0x03750140))
#define C2K_EVST_TIMER_INT1_CMP_0	((UINT32P)(C2KSYS_BASE+0x03750144))
#define C2K_EVST_TIMER_INT1_CMP_1	((UINT32P)(C2KSYS_BASE+0x03750148))
#define C2K_EVST_TIMER_INT2_CMP_0	((UINT32P)(C2KSYS_BASE+0x0375014C))
#define C2K_EVST_TIMER_INT2_CMP_1	((UINT32P)(C2KSYS_BASE+0x03750150))
#define C2K_EVST_TIMER_INT0_TRIG	((UINT32P)(C2KSYS_BASE+0x03750154))
#define C2K_EVST_TIMER_INT1_TRIG	((UINT32P)(C2KSYS_BASE+0x03750158))
#define C2K_EVST_TIMER_INT2_TRIG	((UINT32P)(C2KSYS_BASE+0x0375015C))
#define C2K_EVST_TIMER_INT_RST	((UINT32P)(C2KSYS_BASE+0x03750160))
#define C2K_TXDO_RRI_DATA_ACK0	((UINT32P)(C2KSYS_BASE+0x037D0000))
#define C2K_TXDO_RRI_DATA_ACK1	((UINT32P)(C2KSYS_BASE+0x037D0004))
#define C2K_TXDO_RRI_DATA_ACK2	((UINT32P)(C2KSYS_BASE+0x037D0008))
#define C2K_TXDO_RRI_DATA_NAK2	((UINT32P)(C2KSYS_BASE+0x037D000C))
#define C2K_TXDO_DRC_COVER	((UINT32P)(C2KSYS_BASE+0x037D0010))
#define C2K_TXDO_DRC_VALUE	((UINT32P)(C2KSYS_BASE+0x037D0014))
#define C2K_TXDO_DSC_DATA	((UINT32P)(C2KSYS_BASE+0x037D0018))
#define C2K_TXDO_TX_CRTL	((UINT32P)(C2KSYS_BASE+0x037D001C))
#define C2K_TXDO_CHNL_TYPE	((UINT32P)(C2KSYS_BASE+0x037D0028))
#define C2K_TXDO_PROT_SUBTYPE	((UINT32P)(C2KSYS_BASE+0x037D002C))
#define C2K_TXDO_TX_POWER	((UINT32P)(C2KSYS_BASE+0x037D0030))
#define C2K_TXDO_TX_ENABLE	((UINT32P)(C2KSYS_BASE+0x037D0034))
#define C2K_TXDO_TX_ACCESS_ST	((UINT32P)(C2KSYS_BASE+0x037D0038))
#define C2K_TXDO_TX_ABORT	((UINT32P)(C2KSYS_BASE+0x037D003C))
#define C2K_TXDO_TX_IQ_INV	((UINT32P)(C2KSYS_BASE+0x037D0040))
#define C2K_TXDO_FR_OFF	((UINT32P)(C2KSYS_BASE+0x037D0044))
#define C2K_TXDO_DRC_GATE	((UINT32P)(C2KSYS_BASE+0x037D0048))
#define C2K_TXDO_DRC_LEN	((UINT32P)(C2KSYS_BASE+0x037D004C))
#define C2K_TXDO_DSC_LEN	((UINT32P)(C2KSYS_BASE+0x037D0050))
#define C2K_TXDO_DRC_BOOST_LEN	((UINT32P)(C2KSYS_BASE+0x037D0054))
#define C2K_TXDO_DSC_BOOST_LEN	((UINT32P)(C2KSYS_BASE+0x037D0058))
#define C2K_TXDO_AUXPLT_MINPYLD	((UINT32P)(C2KSYS_BASE+0x037D005C))
#define C2K_TXDO_PILOT_SCALE	((UINT32P)(C2KSYS_BASE+0x037D0060))
#define C2K_TXDO_AUXPILOT_SCALE	((UINT32P)(C2KSYS_BASE+0x037D0064))
#define C2K_TXDO_RRI_ACK_SCALE	((UINT32P)(C2KSYS_BASE+0x037D0068))
#define C2K_TXDO_RRI_NAK_SCALE	((UINT32P)(C2KSYS_BASE+0x037D006C))
#define C2K_TXDO_DSC_SCALE	((UINT32P)(C2KSYS_BASE+0x037D0070))
#define C2K_TXDO_DSC_BOOST_SCALE	((UINT32P)(C2KSYS_BASE+0x037D0074))
#define C2K_TXDO_DRC_SCALE	((UINT32P)(C2KSYS_BASE+0x037D0078))
#define C2K_TXDO_DRC_BOOST_SCALE	((UINT32P)(C2KSYS_BASE+0x037D007C))
#define C2K_TXDO_ACK_SUP_SCALE	((UINT32P)(C2KSYS_BASE+0x037D0080))
#define C2K_TXDO_ACK_MUP_SCALE	((UINT32P)(C2KSYS_BASE+0x037D0084))
#define C2K_TXDO_DATA_ACK_SCALE0	((UINT32P)(C2KSYS_BASE+0x037D0088))
#define C2K_TXDO_DATA_ACK_SCALE1	((UINT32P)(C2KSYS_BASE+0x037D008C))
#define C2K_TXDO_DATA_ACK_SCALE2	((UINT32P)(C2KSYS_BASE+0x037D0090))
#define C2K_TXDO_DATA_ACK_SCALE3	((UINT32P)(C2KSYS_BASE+0x037D0094))
#define C2K_TXDO_DATA_NAK_SCALE0	((UINT32P)(C2KSYS_BASE+0x037D0098))
#define C2K_TXDO_DATA_NAK_SCALE1	((UINT32P)(C2KSYS_BASE+0x037D009C))
#define C2K_TXDO_DATA_NAK_SCALE2	((UINT32P)(C2KSYS_BASE+0x037D00A0))
#define C2K_TXDO_DATA_NAK_SCALE3	((UINT32P)(C2KSYS_BASE+0x037D00A4))
#define C2K_TXDO_2BIT_ACK	((UINT32P)(C2KSYS_BASE+0x037D00A8))
#define C2K_TXDO_2BIT_NAK	((UINT32P)(C2KSYS_BASE+0x037D00AC))
#define C2K_TXDO_TX_BTYE_SWAP	((UINT32P)(C2KSYS_BASE+0x037D00B0))
#define C2K_TXDO_PREPILOT_SCALE	((UINT32P)(C2KSYS_BASE+0x037D00B4))
#define C2K_TXDO_DATA_KS_ACK_SCALE	((UINT32P)(C2KSYS_BASE+0x037D00C0))
#define C2K_TXDO_DATA_KS_NAK_SCALE	((UINT32P)(C2KSYS_BASE+0x037D00C4))
#define C2K_TXDO_Tx_FREEZE	((UINT32P)(C2KSYS_BASE+0x037D00D0))
#define C2K_TXDO_Tx_TEST_MODE	((UINT32P)(C2KSYS_BASE+0x037D00D4))
#define C2K_TXDO_Tx_TEST_REG	((UINT32P)(C2KSYS_BASE+0x037D00D8))
#define C2K_TXDO_Tx_DSC_STA	((UINT32P)(C2KSYS_BASE+0x037D00F0))
#define C2K_TXDO_DUAL_MODE	((UINT32P)(C2KSYS_BASE+0x037D00F4))
#define C2K_TXDO_DUAL_ACK_NAK	((UINT32P)(C2KSYS_BASE+0x037D00F8))
#define C2K_TXDO_AUXPILOT_SCALE_NAK	((UINT32P)(C2KSYS_BASE+0x037D00FC))
#define C2K_DO_TX_TEST_CTRL	((UINT32P)(C2KSYS_BASE+0x037D0100))
#define C2K_DO_TX_TEST_VAL	((UINT32P)(C2KSYS_BASE+0x037D0104))
#define C2K_DO_TX_OFFSET_I	((UINT32P)(C2KSYS_BASE+0x037D0108))
#define C2K_DO_TX_OFFSET_Q	((UINT32P)(C2KSYS_BASE+0x037D010C))
#define C2K_DO_TX_CLIP_THRSH1	((UINT32P)(C2KSYS_BASE+0x037D0110))
#define C2K_DO_TX_CLIP_THRSH2	((UINT32P)(C2KSYS_BASE+0x037D0114))
#define C2K_DO_TX_GAIN_COMP1	((UINT32P)(C2KSYS_BASE+0x037D0118))
#define C2K_DO_TX_GAIN_COMP2	((UINT32P)(C2KSYS_BASE+0x037D011C))
#define C2K_DO_TX_AP_IIR2_A1	((UINT32P)(C2KSYS_BASE+0x037D0120))
#define C2K_DO_TX_AP_IIR2_A2	((UINT32P)(C2KSYS_BASE+0x037D0124))
#define C2K_DO_TX_EQUAL_EN	((UINT32P)(C2KSYS_BASE+0x037D0128))
#define C2K_DO_TX_DSM_EN	((UINT32P)(C2KSYS_BASE+0x037D012C))
#define C2K_DO_TX_DRT_MODE	((UINT32P)(C2KSYS_BASE+0x037D0130))
#define C2K_DO_TX_DRT_FREQ	((UINT32P)(C2KSYS_BASE+0x037D0134))
#define C2K_DO_TX_MULT_GAIN	((UINT32P)(C2KSYS_BASE+0x037D0138))
#define C2K_DO_TX_SHIFT_GAIN	((UINT32P)(C2KSYS_BASE+0x037D013C))
#define C2K_DO_TX_MOT	((UINT32P)(C2KSYS_BASE+0x037D0140))
#define C2K_DO_TX_FIR_H	((UINT32P)(C2KSYS_BASE+0x037D0144))
#define C2K_DO_TX_PHASE_SIN	((UINT32P)(C2KSYS_BASE+0x037D0148))
#define C2K_DO_TX_PHASE_COS	((UINT32P)(C2KSYS_BASE+0x037D014C))
#define C2K_DO_TX_FINE_GAIN_TARGET0	((UINT32P)(C2KSYS_BASE+0x037D0150))
#define C2K_DO_TX_FINE_GAIN_TARGET1	((UINT32P)(C2KSYS_BASE+0x037D0154))
#define C2K_TXUPC_CLIP0	((UINT32P)(C2KSYS_BASE+0x037D0158))
#define C2K_TX_FINE_GAIN0_OL	((UINT32P)(C2KSYS_BASE+0x037D015C))
#define C2K_TX_FINE_GAIN1_OL	((UINT32P)(C2KSYS_BASE+0x037D0160))
#define C2K_TX_INIT_FINE_GAIN0	((UINT32P)(C2KSYS_BASE+0x037D0164))
#define C2K_TX_INIT_FINE_GAIN1	((UINT32P)(C2KSYS_BASE+0x037D0168))
#define C2K_TX_CLOSE_LOOP_MODE	((UINT32P)(C2KSYS_BASE+0x037D016C))
#define C2K_TX_NCO_THETA0	((UINT32P)(C2KSYS_BASE+0x037D0170))
#define C2K_TX_NCO_THETA1	((UINT32P)(C2KSYS_BASE+0x037D0174))
#define C2K_TX_FINE_GAIN_GBB1	((UINT32P)(C2KSYS_BASE+0x037D0178))
#define C2K_TX_TXUPC_RESULT	((UINT32P)(C2KSYS_BASE+0x037D017C))
#define C2K_TX_DDPC_RESULT	((UINT32P)(C2KSYS_BASE+0x037D0180))
#define C2K_TXUPC_CLIP1	((UINT32P)(C2KSYS_BASE+0x037D0184))
#define C2K_DO_TX_CLIP_THRESH_DELAY	((UINT32P)(C2KSYS_BASE+0x037D0200))
#define C2K_DO_TX_SRC_EN	((UINT32P)(C2KSYS_BASE+0x037D0204))
#define C2K_DO_TX_PHASE_ACC_S2_EN	((UINT32P)(C2KSYS_BASE+0x037D0208))
#define C2K_DO_TX_AFC_DELTA	((UINT32P)(C2KSYS_BASE+0x037D020C))
#define C2K_DO_TX_IQ_PHASE_EST	((UINT32P)(C2KSYS_BASE+0x037D0210))
#define C2K_DO_TX_IQ_GAIN_EST	((UINT32P)(C2KSYS_BASE+0x037D0214))
#define C2K_DO_TX_ANTIDROOP_COEFF0	((UINT32P)(C2KSYS_BASE+0x037D0218))
#define C2K_DO_TX_ANTIDROOP_COEFF1	((UINT32P)(C2KSYS_BASE+0x037D021C))
#define C2K_DO_TX_ANTIDROOP_COEFF2	((UINT32P)(C2KSYS_BASE+0x037D0220))
#define C2K_DO_TX_ANTIDROOP_COEFF3	((UINT32P)(C2KSYS_BASE+0x037D0224))
#define C2K_DO_TX_GAIN_II	((UINT32P)(C2KSYS_BASE+0x037D0228))
#define C2K_DO_TX_GAIN_JJ	((UINT32P)(C2KSYS_BASE+0x037D022C))
#define C2K_DO_TX_GAIN_KK	((UINT32P)(C2KSYS_BASE+0x037D0230))
#define C2K_DO_TX_NCO_EN	((UINT32P)(C2KSYS_BASE+0x037D0234))
#define C2K_DO_TX_NCO_PHASE_JUMP_EN	((UINT32P)(C2KSYS_BASE+0x037D0238))
#define C2K_DO_TX_NCO_PHI_LO	((UINT32P)(C2KSYS_BASE+0x037D023C))
#define C2K_DO_TX_NCO_PHI_HI	((UINT32P)(C2KSYS_BASE+0x037D0240))
#define C2K_DO_TX_TTG_PHI_LO	((UINT32P)(C2KSYS_BASE+0x037D0244))
#define C2K_DO_TX_TTG_PHI_HI	((UINT32P)(C2KSYS_BASE+0x037D0248))
#define C2K_DO_TX_NCO_JUMP_THETA_LO	((UINT32P)(C2KSYS_BASE+0x037D024C))
#define C2K_DO_TX_NCO_JUMP_THETA_HI	((UINT32P)(C2KSYS_BASE+0x037D0250))
#define C2K_DO_TX_DC_OFFSETI	((UINT32P)(C2KSYS_BASE+0x037D0254))
#define C2K_DO_TX_DC_OFFSETQ	((UINT32P)(C2KSYS_BASE+0x037D0258))
#define C2K_DO_DET_FIR_BYPASS	((UINT32P)(C2KSYS_BASE+0x037D0300))
#define C2K_DO_DET_IQ_PHASE_EST	((UINT32P)(C2KSYS_BASE+0x037D0304))
#define C2K_DO_DET_IQ_GAIN_EST	((UINT32P)(C2KSYS_BASE+0x037D0308))
#define C2K_DO_DET_ANTIDROOP_COEFF0	((UINT32P)(C2KSYS_BASE+0x037D030C))
#define C2K_DO_DET_ANTIDROOP_COEFF1	((UINT32P)(C2KSYS_BASE+0x037D0310))
#define C2K_DO_DET_ANTIDROOP_COEFF2	((UINT32P)(C2KSYS_BASE+0x037D0314))
#define C2K_DO_DET_ANTIDROOP_COEFF3	((UINT32P)(C2KSYS_BASE+0x037D0318))
#define C2K_DO_DET_DC_OFFSETI	((UINT32P)(C2KSYS_BASE+0x037D031C))
#define C2K_DO_DET_DC_OFFSETQ	((UINT32P)(C2KSYS_BASE+0x037D0320))
#define C2K_DO_DET_COMPENSATION_SCALE	((UINT32P)(C2KSYS_BASE+0x037D0324))
#define C2K_DO_DET_ANTIDROOP_TRUNC_SEL	((UINT32P)(C2KSYS_BASE+0x037D0328))
#define C2K_DO_DET_DDPC_LENGTH	((UINT32P)(C2KSYS_BASE+0x037D032C))
#define C2K_DO_DET_MEAS_TERM	((UINT32P)(C2KSYS_BASE+0x037D0330))
#define C2K_DO_DET_TXDET_GAIN	((UINT32P)(C2KSYS_BASE+0x037D0334))
#define C2K_DO_DET_GBB0_OTHER_GAIN	((UINT32P)(C2KSYS_BASE+0x037D0338))
#define C2K_DO_DET_DELAY_DIFF	((UINT32P)(C2KSYS_BASE+0x037D033C))
#define C2K_DO_DET_RF_GAIN_DET	((UINT32P)(C2KSYS_BASE+0x037D0340))
#define C2K_DO_DET_DDPC_SUMI_LO_REF	((UINT32P)(C2KSYS_BASE+0x037D0344))
#define C2K_DO_DET_DDPC_SUMI_HI_REF	((UINT32P)(C2KSYS_BASE+0x037D0348))
#define C2K_DO_DET_DDPC_SUMQ_LO_REF	((UINT32P)(C2KSYS_BASE+0x037D034C))
#define C2K_DO_DET_DDPC_SUMQ_HI_REF	((UINT32P)(C2KSYS_BASE+0x037D0350))
#define C2K_DO_DET_DDPC_SUM_PROD_LO_REF	((UINT32P)(C2KSYS_BASE+0x037D0354))
#define C2K_DO_DET_DDPC_SUM_PROD_MI_REF	((UINT32P)(C2KSYS_BASE+0x037D0358))
#define C2K_DO_DET_DDPC_SUM_PROD_HI_REF	((UINT32P)(C2KSYS_BASE+0x037D035C))
#define C2K_DO_DET_DDPC_SUMI_LO_DET	((UINT32P)(C2KSYS_BASE+0x037D0360))
#define C2K_DO_DET_DDPC_SUMI_HI_DET	((UINT32P)(C2KSYS_BASE+0x037D0364))
#define C2K_DO_DET_DDPC_SUMQ_LO_DET	((UINT32P)(C2KSYS_BASE+0x037D0368))
#define C2K_DO_DET_DDPC_SUMQ_HI_DET	((UINT32P)(C2KSYS_BASE+0x037D036C))
#define C2K_DO_DET_DDPC_SUM_PROD_LO_DET	((UINT32P)(C2KSYS_BASE+0x037D0370))
#define C2K_DO_DET_DDPC_SUM_PROD_MI_DET	((UINT32P)(C2KSYS_BASE+0x037D0374))
#define C2K_DO_DET_DDPC_SUM_PROD_HI_DET	((UINT32P)(C2KSYS_BASE+0x037D0378))
#define C2K_DO_DET_CLAT_LENGTH	((UINT32P)(C2KSYS_BASE+0x037D0380))
#define C2K_DO_DET_CLAT_DELAY_DIFF	((UINT32P)(C2KSYS_BASE+0x037D0384))
#define C2K_DO_DET_RFMOD_SW_DELAY	((UINT32P)(C2KSYS_BASE+0x037D0388))
#define C2K_DO_DET_CLAT_PARAM_CFG	((UINT32P)(C2KSYS_BASE+0x037D038C))
#define C2K_DO_DET_CLAT_FSUM_SQUR_LO_DET	((UINT32P)(C2KSYS_BASE+0x037D0390))
#define C2K_DO_DET_CLAT_FSUM_SQUR_Hi_DET	((UINT32P)(C2KSYS_BASE+0x037D0394))
#define C2K_DO_DET_CLAT_FSUM_SQUR_LO_REF	((UINT32P)(C2KSYS_BASE+0x037D0398))
#define C2K_DO_DET_CLAT_FSUM_SQUR_Hi_REF	((UINT32P)(C2KSYS_BASE+0x037D039C))
#define C2K_DO_DET_CLAT_FSUM_CR_R_LO	((UINT32P)(C2KSYS_BASE+0x037D03A0))
#define C2K_DO_DET_CLAT_FSUM_CR_R_Hi	((UINT32P)(C2KSYS_BASE+0x037D03A4))
#define C2K_DO_DET_CLAT_FSUM_CR_I_LO	((UINT32P)(C2KSYS_BASE+0x037D03A8))
#define C2K_DO_DET_CLAT_FSUM_CR_I_Hi	((UINT32P)(C2KSYS_BASE+0x037D03AC))
#define C2K_DO_DET_CLAT_RSUM_SQUR_LO_DET	((UINT32P)(C2KSYS_BASE+0x037D03B0))
#define C2K_DO_DET_CLAT_RSUM_SQUR_Hi_DET	((UINT32P)(C2KSYS_BASE+0x037D03B4))
#define C2K_DO_DET_CLAT_RSUM_SQUR_LO_REF	((UINT32P)(C2KSYS_BASE+0x037D03B8))
#define C2K_DO_DET_CLAT_RSUM_SQUR_Hi_REF	((UINT32P)(C2KSYS_BASE+0x037D03BC))
#define C2K_DO_DET_CLAT_RSUM_CR_R_LO	((UINT32P)(C2KSYS_BASE+0x037D03C0))
#define C2K_DO_DET_CLAT_RSUM_CR_R_Hi	((UINT32P)(C2KSYS_BASE+0x037D03C4))
#define C2K_DO_DET_CLAT_RSUM_CR_I_LO	((UINT32P)(C2KSYS_BASE+0x037D03C8))
#define C2K_DO_DET_CLAT_RSUM_CR_I_Hi	((UINT32P)(C2KSYS_BASE+0x037D03CC))
#define C2K_DO_DET_CLAT_RESULT_VLD	((UINT32P)(C2KSYS_BASE+0x037D03D0))
#define C2K_SRDO_START	((UINT32P)(C2KSYS_BASE+0x03760000))
#define C2K_SRDO_PAUSE	((UINT32P)(C2KSYS_BASE+0x03760004))
#define C2K_SRDO_RST	((UINT32P)(C2KSYS_BASE+0x03760008))
#define C2K_SRDO_INBUF_CTL	((UINT32P)(C2KSYS_BASE+0x0376000C))
#define C2K_SRDO_CTL	((UINT32P)(C2KSYS_BASE+0x03760010))
#define C2K_SRDO_GENSTAT0	((UINT32P)(C2KSYS_BASE+0x03760018))
#define C2K_SRDO_GENSTAT1	((UINT32P)(C2KSYS_BASE+0x0376001C))
#define C2K_SRDO_PATHMAINT	((UINT32P)(C2KSYS_BASE+0x03760020))
#define C2K_SRDO_INBUF_ADR	((UINT32P)(C2KSYS_BASE+0x03760024))
#define C2K_SRDO_INBUF_DAT0	((UINT32P)(C2KSYS_BASE+0x03760028))
#define C2K_SRDO_STATUS0	((UINT32P)(C2KSYS_BASE+0x0376002C))
#define C2K_SRDO_PLTINFO_CLR0	((UINT32P)(C2KSYS_BASE+0x03760030))
#define C2K_SRDO_PLTINFO_CLR1	((UINT32P)(C2KSYS_BASE+0x03760034))
#define C2K_SRDO_PATHINFO_CLR	((UINT32P)(C2KSYS_BASE+0x03760038))
#define C2K_SRDO_ACQ_CTL	((UINT32P)(C2KSYS_BASE+0x0376003C))
#define C2K_SRDO_TSTCTL	((UINT32P)(C2KSYS_BASE+0x03760040))
#define C2K_SRDO_TSTSEL	((UINT32P)(C2KSYS_BASE+0x03760044))
#define C2K_SRDO_CLKCTL	((UINT32P)(C2KSYS_BASE+0x03760048))
#define C2K_SRDO_STATUS1	((UINT32P)(C2KSYS_BASE+0x03760050))
#define C2K_SRDO_INBUF_DAT1	((UINT32P)(C2KSYS_BASE+0x03760054))
#define C2K_SRDO_FNDO_MEMCTL	((UINT32P)(C2KSYS_BASE+0x03760058))
#define C2K_SRDO_THRESH	((UINT32P)(C2KSYS_BASE+0x0376005C))
#define C2K_SRDO_PATHINFO	((UINT32P)(C2KSYS_BASE+0x03760080))
#define C2K_SRDO_PLTLIST	((UINT32P)(C2KSYS_BASE+0x03760100))
#define C2K_SRDO_PLTINFO	((UINT32P)(C2KSYS_BASE+0x03760200))
#define C2K_SRDO_PATHBUF	((UINT32P)(C2KSYS_BASE+0x03760800))
#define C2K_FNDO_MODE	((UINT32P)(C2KSYS_BASE+0x03770800))
#define C2K_FNDO_ANT	((UINT32P)(C2KSYS_BASE+0x03770804))
#define C2K_FNDO_EN	((UINT32P)(C2KSYS_BASE+0x03770808))
#define C2K_FNDO_POS0	((UINT32P)(C2KSYS_BASE+0x0377080C))
#define C2K_FNDO_POS1	((UINT32P)(C2KSYS_BASE+0x03770810))
#define C2K_FNDO_POS2	((UINT32P)(C2KSYS_BASE+0x03770814))
#define C2K_FNDO_POS3	((UINT32P)(C2KSYS_BASE+0x03770818))
#define C2K_FNDO_POS4	((UINT32P)(C2KSYS_BASE+0x0377081C))
#define C2K_FNDO_POS5	((UINT32P)(C2KSYS_BASE+0x03770820))
#define C2K_FNDO_COMB0	((UINT32P)(C2KSYS_BASE+0x03770824))
#define C2K_FNDO_COMB1	((UINT32P)(C2KSYS_BASE+0x03770828))
#define C2K_FNDO_COMB2	((UINT32P)(C2KSYS_BASE+0x0377082C))
#define C2K_FNDO_COMB3	((UINT32P)(C2KSYS_BASE+0x03770830))
#define C2K_FNDO_IIR	((UINT32P)(C2KSYS_BASE+0x03770834))
#define C2K_FNDO_AFC	((UINT32P)(C2KSYS_BASE+0x03770838))
#define C2K_FNDO_CAP	((UINT32P)(C2KSYS_BASE+0x0377083C))
#define C2K_FNDO_DELTAMIN	((UINT32P)(C2KSYS_BASE+0x0377090C))
#define C2K_FNDO_MODE2	((UINT32P)(C2KSYS_BASE+0x03770914))
#define C2K_RXC_MODE	((UINT32P)(C2KSYS_BASE+0x03780000))
#define C2K_ACK_MODE	((UINT32P)(C2KSYS_BASE+0x03780008))
#define C2K_USR_MACI	((UINT32P)(C2KSYS_BASE+0x03780010))
#define C2K_BCMCS_MD	((UINT32P)(C2KSYS_BASE+0x03780018))
#define C2K_BCMCS_RT	((UINT32P)(C2KSYS_BASE+0x0378001C))
#define C2K_TD_CNFG	((UINT32P)(C2KSYS_BASE+0x037A0000))
#define C2K_HARQ_CTL0	((UINT32P)(C2KSYS_BASE+0x037B0000))
#define C2K_HARQ_CTL1	((UINT32P)(C2KSYS_BASE+0x037B0004))
#define C2K_HARQ_CTL2	((UINT32P)(C2KSYS_BASE+0x037B0008))
#define C2K_HARQ_CTL3	((UINT32P)(C2KSYS_BASE+0x037B000C))
#define C2K_HARQ_CTL4	((UINT32P)(C2KSYS_BASE+0x037B0010))
#define C2K_HARQ_CTL5	((UINT32P)(C2KSYS_BASE+0x037B0014))
#define C2K_HARQ_CTL6	((UINT32P)(C2KSYS_BASE+0x037B0018))
#define C2K_HARQ_CTL7	((UINT32P)(C2KSYS_BASE+0x037B001C))
#define C2K_EQ_SNR_F	((UINT32P)(C2KSYS_BASE+0x037B0040))
#define C2K_EQ_SNR_E	((UINT32P)(C2KSYS_BASE+0x037B0044))
#define C2K_EQ_SW_MODE	((UINT32P)(C2KSYS_BASE+0x037B0048))
#define C2K_EQ_SW_EN	((UINT32P)(C2KSYS_BASE+0x037B004C))
#define C2K_EQ_SNR_IIR_A	((UINT32P)(C2KSYS_BASE+0x037B0050))
#define C2K_EQ_COMB_CTL	((UINT32P)(C2KSYS_BASE+0x037B0058))
#define C2K_EQ_SELECT	((UINT32P)(C2KSYS_BASE+0x037B005C))
#define C2K_EQ_OP_INIT0_I	((UINT32P)(C2KSYS_BASE+0x037B00E0))
#define C2K_EQ_OP_INIT1_I	((UINT32P)(C2KSYS_BASE+0x037B00E4))
#define C2K_EQ_OP_INIT2_I	((UINT32P)(C2KSYS_BASE+0x037B00E8))
#define C2K_EQ_OP_INIT3_I	((UINT32P)(C2KSYS_BASE+0x037B00EC))
#define C2K_EQ_OP_INIT4_I	((UINT32P)(C2KSYS_BASE+0x037B00F0))
#define C2K_EQ_OP_INIT5_I	((UINT32P)(C2KSYS_BASE+0x037B00F4))
#define C2K_EQ_OP_INIT6_I	((UINT32P)(C2KSYS_BASE+0x037B00F8))
#define C2K_EQ_OP_INIT7_I	((UINT32P)(C2KSYS_BASE+0x037B00FC))
#define C2K_EQ_OP_INIT8_I	((UINT32P)(C2KSYS_BASE+0x037B0100))
#define C2K_EQ_OP_INIT9_I	((UINT32P)(C2KSYS_BASE+0x037B0104))
#define C2K_EQ_OP_INIT10_I	((UINT32P)(C2KSYS_BASE+0x037B0108))
#define C2K_EQ_OP_INIT11_I	((UINT32P)(C2KSYS_BASE+0x037B010C))
#define C2K_EQ_OP_INIT12_I	((UINT32P)(C2KSYS_BASE+0x037B0110))
#define C2K_EQ_OP_INIT13_I	((UINT32P)(C2KSYS_BASE+0x037B0114))
#define C2K_EQ_OP_INIT14_I	((UINT32P)(C2KSYS_BASE+0x037B0118))
#define C2K_EQ_OP_INIT15_I	((UINT32P)(C2KSYS_BASE+0x037B011C))
#define C2K_EQ_OP_INIT0_Q	((UINT32P)(C2KSYS_BASE+0x037B0120))
#define C2K_EQ_OP_INIT1_Q	((UINT32P)(C2KSYS_BASE+0x037B0124))
#define C2K_EQ_OP_INIT2_Q	((UINT32P)(C2KSYS_BASE+0x037B0128))
#define C2K_EQ_OP_INIT3_Q	((UINT32P)(C2KSYS_BASE+0x037B012C))
#define C2K_EQ_OP_INIT4_Q	((UINT32P)(C2KSYS_BASE+0x037B0130))
#define C2K_EQ_OP_INIT5_Q	((UINT32P)(C2KSYS_BASE+0x037B0134))
#define C2K_EQ_OP_INIT6_Q	((UINT32P)(C2KSYS_BASE+0x037B0138))
#define C2K_EQ_OP_INIT7_Q	((UINT32P)(C2KSYS_BASE+0x037B013C))
#define C2K_EQ_OP_INIT8_Q	((UINT32P)(C2KSYS_BASE+0x037B0140))
#define C2K_EQ_OP_INIT9_Q	((UINT32P)(C2KSYS_BASE+0x037B0144))
#define C2K_EQ_OP_INIT10_Q	((UINT32P)(C2KSYS_BASE+0x037B0148))
#define C2K_EQ_OP_INIT11_Q	((UINT32P)(C2KSYS_BASE+0x037B014C))
#define C2K_EQ_OP_INIT12_Q	((UINT32P)(C2KSYS_BASE+0x037B0150))
#define C2K_EQ_OP_INIT13_Q	((UINT32P)(C2KSYS_BASE+0x037B0154))
#define C2K_EQ_OP_INIT14_Q	((UINT32P)(C2KSYS_BASE+0x037B0158))
#define C2K_EQ_OP_INIT15_Q	((UINT32P)(C2KSYS_BASE+0x037B015C))
#define C2K_EQ_TEST_MODE	((UINT32P)(C2KSYS_BASE+0x037B0168))
#define C2K_EQ_SRC_CTL	((UINT32P)(C2KSYS_BASE+0x037B0178))
#define C2K_EQ_DB_DLY	((UINT32P)(C2KSYS_BASE+0x037B01A8))
#define C2K_EQ_DB_EN	((UINT32P)(C2KSYS_BASE+0x037B01AC))
#define C2K_EQ_EN_0	((UINT32P)(C2KSYS_BASE+0x037B0200))
#define C2K_EQ_WINTP_EN_0	((UINT32P)(C2KSYS_BASE+0x037B0204))
#define C2K_EQ_POS_0	((UINT32P)(C2KSYS_BASE+0x037B0208))
#define C2K_EQ_CTRL0_0	((UINT32P)(C2KSYS_BASE+0x037B0218))
#define C2K_EQ_CTRL1_0	((UINT32P)(C2KSYS_BASE+0x037B021C))
#define C2K_EQ_WL_BSHIFT_0	((UINT32P)(C2KSYS_BASE+0x037B022C))
#define C2K_EQ_NLMS_0	((UINT32P)(C2KSYS_BASE+0x037B0230))
#define C2K_EQ_AGC_TARGET_0	((UINT32P)(C2KSYS_BASE+0x037B0234))
#define C2K_EQ_AGC_CTL_0	((UINT32P)(C2KSYS_BASE+0x037B0238))
#define C2K_EQ_W_CTL_0	((UINT32P)(C2KSYS_BASE+0x037B023C))
#define C2K_EQ_W_UP_DIS_0	((UINT32P)(C2KSYS_BASE+0x037B0240))
#define C2K_EQ_DSKW_0	((UINT32P)(C2KSYS_BASE+0x037B0244))
#define C2K_EQ_ERROR_AVG_0	((UINT32P)(C2KSYS_BASE+0x037B0248))
#define C2K_EQ_TWAPP_MSK_0	((UINT32P)(C2KSYS_BASE+0x037B024C))
#define C2K_EQ_WINTP_SCALE_0	((UINT32P)(C2KSYS_BASE+0x037B0250))
#define C2K_EQ_EN_1	((UINT32P)(C2KSYS_BASE+0x037B1200))
#define C2K_EQ_WINTP_EN_1	((UINT32P)(C2KSYS_BASE+0x037B1204))
#define C2K_EQ_POS_1	((UINT32P)(C2KSYS_BASE+0x037B1208))
#define C2K_EQ_CTRL0_1	((UINT32P)(C2KSYS_BASE+0x037B1218))
#define C2K_EQ_CTRL1_1	((UINT32P)(C2KSYS_BASE+0x037B121C))
#define C2K_EQ_WL_BSHIFT_1	((UINT32P)(C2KSYS_BASE+0x037B122C))
#define C2K_EQ_NLMS_1	((UINT32P)(C2KSYS_BASE+0x037B1230))
#define C2K_EQ_AGC_TARGET_1	((UINT32P)(C2KSYS_BASE+0x037B1234))
#define C2K_EQ_AGC_CTL_1	((UINT32P)(C2KSYS_BASE+0x037B1238))
#define C2K_EQ_W_CTL_1	((UINT32P)(C2KSYS_BASE+0x037B123C))
#define C2K_EQ_W_UP_DIS_1	((UINT32P)(C2KSYS_BASE+0x037B1240))
#define C2K_EQ_DSKW_1	((UINT32P)(C2KSYS_BASE+0x037B1244))
#define C2K_EQ_ERROR_AVG_1	((UINT32P)(C2KSYS_BASE+0x037B1248))
#define C2K_EQ_TWAPP_MSK_1	((UINT32P)(C2KSYS_BASE+0x037B124C))
#define C2K_EQ_WINTP_SCALE_1	((UINT32P)(C2KSYS_BASE+0x037B1250))
#define C2K_EQ_EN_2	((UINT32P)(C2KSYS_BASE+0x037B2200))
#define C2K_EQ_WINTP_EN_2	((UINT32P)(C2KSYS_BASE+0x037B2204))
#define C2K_EQ_POS_2	((UINT32P)(C2KSYS_BASE+0x037B2208))
#define C2K_EQ_CTRL0_2	((UINT32P)(C2KSYS_BASE+0x037B2218))
#define C2K_EQ_CTRL1_2	((UINT32P)(C2KSYS_BASE+0x037B221C))
#define C2K_EQ_WL_BSHIFT_2	((UINT32P)(C2KSYS_BASE+0x037B222C))
#define C2K_EQ_NLMS_2	((UINT32P)(C2KSYS_BASE+0x037B2230))
#define C2K_EQ_AGC_TARGET_2	((UINT32P)(C2KSYS_BASE+0x037B2234))
#define C2K_EQ_AGC_CTL_2	((UINT32P)(C2KSYS_BASE+0x037B2238))
#define C2K_EQ_W_CTL_2	((UINT32P)(C2KSYS_BASE+0x037B223C))
#define C2K_EQ_W_UP_DIS_2	((UINT32P)(C2KSYS_BASE+0x037B2240))
#define C2K_EQ_DSKW_2	((UINT32P)(C2KSYS_BASE+0x037B2244))
#define C2K_EQ_ERROR_AVG_2	((UINT32P)(C2KSYS_BASE+0x037B2248))
#define C2K_EQ_TWAPP_MSK_2	((UINT32P)(C2KSYS_BASE+0x037B224C))
#define C2K_EQ_WINTP_SCALE_2	((UINT32P)(C2KSYS_BASE+0x037B2250))
#define C2K_EQ_EN_3	((UINT32P)(C2KSYS_BASE+0x037B3200))
#define C2K_EQ_WINTP_EN_3	((UINT32P)(C2KSYS_BASE+0x037B3204))
#define C2K_EQ_POS_3	((UINT32P)(C2KSYS_BASE+0x037B3208))
#define C2K_EQ_CTRL0_3	((UINT32P)(C2KSYS_BASE+0x037B3218))
#define C2K_EQ_CTRL1_3	((UINT32P)(C2KSYS_BASE+0x037B321C))
#define C2K_EQ_WL_BSHIFT_3	((UINT32P)(C2KSYS_BASE+0x037B322C))
#define C2K_EQ_NLMS_3	((UINT32P)(C2KSYS_BASE+0x037B3230))
#define C2K_EQ_AGC_TARGET_3	((UINT32P)(C2KSYS_BASE+0x037B3234))
#define C2K_EQ_AGC_CTL_3	((UINT32P)(C2KSYS_BASE+0x037B3238))
#define C2K_EQ_W_CTL_3	((UINT32P)(C2KSYS_BASE+0x037B323C))
#define C2K_EQ_W_UP_DIS_3	((UINT32P)(C2KSYS_BASE+0x037B3240))
#define C2K_EQ_DSKW_3	((UINT32P)(C2KSYS_BASE+0x037B3244))
#define C2K_EQ_ERROR_AVG_3	((UINT32P)(C2KSYS_BASE+0x037B3248))
#define C2K_EQ_TWAPP_MSK_3	((UINT32P)(C2KSYS_BASE+0x037B324C))
#define C2K_EQ_WINTP_SCALE_3	((UINT32P)(C2KSYS_BASE+0x037B3250))
#define C2K_EQ_FN_MODE	((UINT32P)(C2KSYS_BASE+0x037B4800))
#define C2K_EQ_FN_ANT	((UINT32P)(C2KSYS_BASE+0x037B4804))
#define C2K_EQ_FN_EN	((UINT32P)(C2KSYS_BASE+0x037B4808))
#define C2K_EQ_FN_POS0	((UINT32P)(C2KSYS_BASE+0x037B480C))
#define C2K_EQ_FN_POS1	((UINT32P)(C2KSYS_BASE+0x037B4810))
#define C2K_EQ_FN_POS2	((UINT32P)(C2KSYS_BASE+0x037B4814))
#define C2K_EQ_FN_POS3	((UINT32P)(C2KSYS_BASE+0x037B4818))
#define C2K_EQ_FN_COMB0	((UINT32P)(C2KSYS_BASE+0x037B4824))
#define C2K_EQ_FN_COMB1	((UINT32P)(C2KSYS_BASE+0x037B4828))
#define C2K_EQ_FN_COMB2	((UINT32P)(C2KSYS_BASE+0x037B482C))
#define C2K_EQ_FN_COMB3	((UINT32P)(C2KSYS_BASE+0x037B4830))
#define C2K_EQ_FN_IIR	((UINT32P)(C2KSYS_BASE+0x037B4834))
#define C2K_EQ_FN_EN_CAP	((UINT32P)(C2KSYS_BASE+0x037B483C))
#define C2K_EQ_FN_SNR0I	((UINT32P)(C2KSYS_BASE+0x037B4840))
#define C2K_EQ_FN_SNR1I	((UINT32P)(C2KSYS_BASE+0x037B4844))
#define C2K_EQ_FN_SNR2I	((UINT32P)(C2KSYS_BASE+0x037B4848))
#define C2K_EQ_FN_SNR3I	((UINT32P)(C2KSYS_BASE+0x037B484C))
#define C2K_EQ_FN_SNR	((UINT32P)(C2KSYS_BASE+0x037B4858))
#define C2K_EQ_FN_DELTAMIN	((UINT32P)(C2KSYS_BASE+0x037B490C))
#define C2K_EQ_FN_SNR_CTL	((UINT32P)(C2KSYS_BASE+0x037B4914))
#define C2K_DRC_LEN	((UINT32P)(C2KSYS_BASE+0x037C0500))
#define C2K_DRC_IIRPOLE	((UINT32P)(C2KSYS_BASE+0x037C0504))
#define C2K_DRC_ERRIIRPOLE	((UINT32P)(C2KSYS_BASE+0x037C0508))
#define C2K_DRC_SLMSMU	((UINT32P)(C2KSYS_BASE+0x037C050C))
#define C2K_DRC_FIXEDRXVAL	((UINT32P)(C2KSYS_BASE+0x037C0510))
#define C2K_DRC_FIXEDTXVAL	((UINT32P)(C2KSYS_BASE+0x037C0514))
#define C2K_DRC_LVCROSSLEN	((UINT32P)(C2KSYS_BASE+0x037C0518))
#define C2K_DRC_CONTRL	((UINT32P)(C2KSYS_BASE+0x037C051C))
#define C2K_DRC_THRBYPASS1	((UINT32P)(C2KSYS_BASE+0x037C0520))
#define C2K_DRC_THRBYPASS2	((UINT32P)(C2KSYS_BASE+0x037C0524))
#define C2K_DRC_LVCROSS	((UINT32P)(C2KSYS_BASE+0x037C0528))
#define C2K_DRC_GLOBALADJ	((UINT32P)(C2KSYS_BASE+0x037C052C))
#define C2K_DRC_SLMSERR	((UINT32P)(C2KSYS_BASE+0x037C0530))
#define C2K_DRC_ENDTIME	((UINT32P)(C2KSYS_BASE+0x037C0534))
#define C2K_DRC_SLMSSTEP	((UINT32P)(C2KSYS_BASE+0x037C0538))
#define C2K_DRC_C2ISHORT	((UINT32P)(C2KSYS_BASE+0x037C053C))
#define C2K_DRC_C2ILONG	((UINT32P)(C2KSYS_BASE+0x037C0540))
#define C2K_DRC_SLMSCOEFF_1	((UINT32P)(C2KSYS_BASE+0x037C0544))
#define C2K_DRC_SLMSCOEFF_2	((UINT32P)(C2KSYS_BASE+0x037C0548))
#define C2K_DRC_SLMSCOEFF_3	((UINT32P)(C2KSYS_BASE+0x037C054C))
#define C2K_DRC_SLMSCOEFF_4	((UINT32P)(C2KSYS_BASE+0x037C0550))
#define C2K_DRC_SLMSCOEFF_5	((UINT32P)(C2KSYS_BASE+0x037C0554))
#define C2K_DRC_OFFSET_0	((UINT32P)(C2KSYS_BASE+0x037C0558))
#define C2K_DRC_OFFSET_1	((UINT32P)(C2KSYS_BASE+0x037C055C))
#define C2K_DRC_OFFSET_2	((UINT32P)(C2KSYS_BASE+0x037C0560))
#define C2K_DRC_OFFSET_3	((UINT32P)(C2KSYS_BASE+0x037C0564))
#define C2K_DRC_OFFSET_4	((UINT32P)(C2KSYS_BASE+0x037C0568))
#define C2K_DRC_OFFSET_5	((UINT32P)(C2KSYS_BASE+0x037C056C))
#define C2K_DRC_OFFSET_6	((UINT32P)(C2KSYS_BASE+0x037C0570))
#define C2K_DRC_OFFSET_7	((UINT32P)(C2KSYS_BASE+0x037C0574))
#define C2K_DRC_OFFSET_8	((UINT32P)(C2KSYS_BASE+0x037C0578))
#define C2K_DRC_OFFSET_9	((UINT32P)(C2KSYS_BASE+0x037C057C))
#define C2K_DRC_OFFSET_10	((UINT32P)(C2KSYS_BASE+0x037C0580))
#define C2K_DRC_OFFSET_11	((UINT32P)(C2KSYS_BASE+0x037C0584))
#define C2K_DRC_OFFSET_12	((UINT32P)(C2KSYS_BASE+0x037C0588))
#define C2K_DRC_OFFSET_13	((UINT32P)(C2KSYS_BASE+0x037C058C))
#define C2K_DRC_OFFSET_14	((UINT32P)(C2KSYS_BASE+0x037C0590))
#define C2K_DRC_C2ITHR_1	((UINT32P)(C2KSYS_BASE+0x037C0594))
#define C2K_DRC_C2ITHR_2	((UINT32P)(C2KSYS_BASE+0x037C0598))
#define C2K_DRC_C2ITHR_3	((UINT32P)(C2KSYS_BASE+0x037C059C))
#define C2K_DRC_C2ITHR_4	((UINT32P)(C2KSYS_BASE+0x037C05A0))
#define C2K_DRC_C2ITHR_5	((UINT32P)(C2KSYS_BASE+0x037C05A4))
#define C2K_DRC_C2ITHR_6	((UINT32P)(C2KSYS_BASE+0x037C05A8))
#define C2K_DRC_C2ITHR_7	((UINT32P)(C2KSYS_BASE+0x037C05AC))
#define C2K_DRC_C2ITHR_8	((UINT32P)(C2KSYS_BASE+0x037C05B0))
#define C2K_DRC_C2ITHR_9	((UINT32P)(C2KSYS_BASE+0x037C05B4))
#define C2K_DRC_C2ITHR_10	((UINT32P)(C2KSYS_BASE+0x037C05B8))
#define C2K_DRC_C2ITHR_11	((UINT32P)(C2KSYS_BASE+0x037C05BC))
#define C2K_DRC_C2ITHR_12	((UINT32P)(C2KSYS_BASE+0x037C05C0))
#define C2K_DRC_C2ITHR_13	((UINT32P)(C2KSYS_BASE+0x037C05C4))
#define C2K_DRC_C2ITHR_14	((UINT32P)(C2KSYS_BASE+0x037C05C8))
#define C2K_DRC_THRPUT_1	((UINT32P)(C2KSYS_BASE+0x037C05CC))
#define C2K_DRC_THRPUT_2	((UINT32P)(C2KSYS_BASE+0x037C05D0))
#define C2K_DRC_THRPUT_3	((UINT32P)(C2KSYS_BASE+0x037C05D4))
#define C2K_DRC_THRPUT_4	((UINT32P)(C2KSYS_BASE+0x037C05D8))
#define C2K_DRC_THRPUT_5	((UINT32P)(C2KSYS_BASE+0x037C05DC))
#define C2K_DRC_THRPUT_6	((UINT32P)(C2KSYS_BASE+0x037C05E0))
#define C2K_DRC_THRPUT_7	((UINT32P)(C2KSYS_BASE+0x037C05E4))
#define C2K_DRC_THRPUT_8	((UINT32P)(C2KSYS_BASE+0x037C05E8))
#define C2K_DRC_THRPUT_9	((UINT32P)(C2KSYS_BASE+0x037C05EC))
#define C2K_DRC_THRPUT_10	((UINT32P)(C2KSYS_BASE+0x037C05F0))
#define C2K_DRC_THRPUT_11	((UINT32P)(C2KSYS_BASE+0x037C05F4))
#define C2K_DRC_THRPUT_12	((UINT32P)(C2KSYS_BASE+0x037C05F8))
#define C2K_DRC_THRPUT_13	((UINT32P)(C2KSYS_BASE+0x037C05FC))
#define C2K_DRC_THRPUT_14	((UINT32P)(C2KSYS_BASE+0x037C0600))
#define C2K_DRC_AWGN_1	((UINT32P)(C2KSYS_BASE+0x037C0604))
#define C2K_DRC_AWGN_2	((UINT32P)(C2KSYS_BASE+0x037C0608))
#define C2K_DRC_AWGN_3	((UINT32P)(C2KSYS_BASE+0x037C060C))
#define C2K_DRC_AWGN_4	((UINT32P)(C2KSYS_BASE+0x037C0610))
#define C2K_DRC_AWGN_5	((UINT32P)(C2KSYS_BASE+0x037C0614))
#define C2K_DRC_AWGN_6	((UINT32P)(C2KSYS_BASE+0x037C0618))
#define C2K_DRC_AWGN_7	((UINT32P)(C2KSYS_BASE+0x037C061C))
#define C2K_DRC_AWGN_8	((UINT32P)(C2KSYS_BASE+0x037C0620))
#define C2K_DRC_AWGN_9	((UINT32P)(C2KSYS_BASE+0x037C0624))
#define C2K_DRC_AWGN_10	((UINT32P)(C2KSYS_BASE+0x037C0628))
#define C2K_DRC_AWGN_11	((UINT32P)(C2KSYS_BASE+0x037C062C))
#define C2K_DRC_AWGN_12	((UINT32P)(C2KSYS_BASE+0x037C0630))
#define C2K_DRC_AWGN_13	((UINT32P)(C2KSYS_BASE+0x037C0634))
#define C2K_DRC_AWGN_14	((UINT32P)(C2KSYS_BASE+0x037C0638))
#define C2K_DRC_C2IVAL_0	((UINT32P)(C2KSYS_BASE+0x037C063C))
#define C2K_DRC_C2IVAL_1	((UINT32P)(C2KSYS_BASE+0x037C0640))
#define C2K_DRC_C2IVAL_2	((UINT32P)(C2KSYS_BASE+0x037C0644))
#define C2K_DRC_C2IVAL_3	((UINT32P)(C2KSYS_BASE+0x037C0648))
#define C2K_DRC_C2IVAL_4	((UINT32P)(C2KSYS_BASE+0x037C064C))
#define C2K_DRC_C2IVAL_5	((UINT32P)(C2KSYS_BASE+0x037C0650))
#define C2K_DRC_C2IMAX	((UINT32P)(C2KSYS_BASE+0x037C0654))
#define C2K_DRC_C2IMIN	((UINT32P)(C2KSYS_BASE+0x037C0658))
#define C2K_DRC_LDSLMSCOFF	((UINT32P)(C2KSYS_BASE+0x037C065C))
#define C2K_DRC_VALUE	((UINT32P)(C2KSYS_BASE+0x037C0660))
#define C2K_DRC_HAL_INI_VAL	((UINT32P)(C2KSYS_BASE+0x037C0664))
#define C2K_DRC4MCD	((UINT32P)(C2KSYS_BASE+0x037C0668))
#define C2K_DRC4FN_DELAY	((UINT32P)(C2KSYS_BASE+0x037C066C))
#define C2K_DRC_C2IDB	((UINT32P)(C2KSYS_BASE+0x037C0670))
#define C2K_DRC_HAL_SLOT_CNT	((UINT32P)(C2KSYS_BASE+0x037C0674))
#define C2K_DRC_MAC_STATUS	((UINT32P)(C2KSYS_BASE+0x037C0678))
#define C2K_FN_DELAY_CNT	((UINT32P)(C2KSYS_BASE+0x037C067C))
#define C2K_DRC_C2I	((UINT32P)(C2KSYS_BASE+0x037C0680))
#define C2K_PMB_IIR_PARAM	((UINT32P)(C2KSYS_BASE+0x037F0000))
#define C2K_PMB_ADJ_LEN_SLOPE	((UINT32P)(C2KSYS_BASE+0x037F0008))
#define C2K_PMB_ADJ_LEN_OFFSET	((UINT32P)(C2KSYS_BASE+0x037F000C))
#define C2K_PMB_ADJ_LEN_DOF6_SLOPE	((UINT32P)(C2KSYS_BASE+0x037F0010))
#define C2K_PMB_ADJ_LEN_DOF6_OFFSET	((UINT32P)(C2KSYS_BASE+0x037F0014))
#define C2K_PMB_SNR_BKOFF	((UINT32P)(C2KSYS_BASE+0x037F0018))
#define C2K_PMB_ADJ_MU	((UINT32P)(C2KSYS_BASE+0x037F001C))
#define C2K_PMB_DIFF_L	((UINT32P)(C2KSYS_BASE+0x037F0020))
#define C2K_PMB_DIFF_H	((UINT32P)(C2KSYS_BASE+0x037F0024))
#define C2K_PMB_CTL	((UINT32P)(C2KSYS_BASE+0x037F0028))
#define C2K_PMB_ALPHA	((UINT32P)(C2KSYS_BASE+0x037F002C))
#define C2K_PMB_TST_CTL	((UINT32P)(C2KSYS_BASE+0x037F0030))
#define C2K_PMB_AVG_SLOT_INIT01	((UINT32P)(C2KSYS_BASE+0x037F0034))
#define C2K_PMB_AVG_SLOT_INIT23	((UINT32P)(C2KSYS_BASE+0x037F0038))
#define C2K_PMB_AVG_SLOT_INIT4	((UINT32P)(C2KSYS_BASE+0x037F003C))
#define C2K_PMB_ADJ_LEN_MIN	((UINT32P)(C2KSYS_BASE+0x037F0044))
#define C2K_PMB_REF_LLR_L	((UINT32P)(C2KSYS_BASE+0x037F0048))
#define C2K_PMB_REF_LLR_H	((UINT32P)(C2KSYS_BASE+0x037F004C))
#define C2K_PMB_LLR_L	((UINT32P)(C2KSYS_BASE+0x037F0050))
#define C2K_PMB_LLR_H	((UINT32P)(C2KSYS_BASE+0x037F0054))
#define C2K_PMB_SNR_IIR	((UINT32P)(C2KSYS_BASE+0x037F0058))
#define C2K_PMB_AVG_SLOT_01	((UINT32P)(C2KSYS_BASE+0x037F005C))
#define C2K_PMB_AVG_SLOT_23	((UINT32P)(C2KSYS_BASE+0x037F0060))
#define C2K_PMB_AVG_SLOT_4	((UINT32P)(C2KSYS_BASE+0x037F0064))
#define C2K_PMB_DRC	((UINT32P)(C2KSYS_BASE+0x037F0068))
#define C2K_PMB_MAX_VAL_L	((UINT32P)(C2KSYS_BASE+0x037F006C))
#define C2K_PMB_LEN	((UINT32P)(C2KSYS_BASE+0x037F0070))
#define C2K_PMB_MACINDX	((UINT32P)(C2KSYS_BASE+0x037F0074))
#define C2K_PMB_THR_L	((UINT32P)(C2KSYS_BASE+0x037F0078))
#define C2K_PMB_INTERLACE	((UINT32P)(C2KSYS_BASE+0x037F007C))
#define C2K_PMB_MACINDX_DET	((UINT32P)(C2KSYS_BASE+0x037F0080))
#define C2K_PMB_DISABLE_LLRCHK	((UINT32P)(C2KSYS_BASE+0x037F0084))
#define C2K_PMB_MAX_VAL_H	((UINT32P)(C2KSYS_BASE+0x037F0088))
#define C2K_PMB_THR_H	((UINT32P)(C2KSYS_BASE+0x037F008C))
#define C2K_PMB_SYMB_ADJ	((UINT32P)(C2KSYS_BASE+0x037F0090))
#define C2K_PMB_NEW_THR0	((UINT32P)(C2KSYS_BASE+0x037F0094))
#define C2K_PMB_NEW_THR1	((UINT32P)(C2KSYS_BASE+0x037F0098))
#define C2K_PMB_NEW_THR2	((UINT32P)(C2KSYS_BASE+0x037F009C))
#define C2K_PMB_NEW_THR3	((UINT32P)(C2KSYS_BASE+0x037F00A0))
#define C2K_PMB_NEW_THR4	((UINT32P)(C2KSYS_BASE+0x037F00A4))
#define C2K_PMB_NEW_THR5	((UINT32P)(C2KSYS_BASE+0x037F00A8))
#define C2K_PMB_NEW_THR6	((UINT32P)(C2KSYS_BASE+0x037F00AC))
#define C2K_PMB_NEW_THR7	((UINT32P)(C2KSYS_BASE+0x037F00B0))
#define C2K_PMB_NEW_THR8	((UINT32P)(C2KSYS_BASE+0x037F00B4))
#define C2K_PMB_NEW_THR9	((UINT32P)(C2KSYS_BASE+0x037F00B8))
#define C2K_PMB_NEW_THR10	((UINT32P)(C2KSYS_BASE+0x037F00BC))
#define C2K_PMB_NEW_THR11	((UINT32P)(C2KSYS_BASE+0x037F00C0))
#define C2K_PMB_ADJ0	((UINT32P)(C2KSYS_BASE+0x037F00C4))
#define C2K_PMB_ADJ1	((UINT32P)(C2KSYS_BASE+0x037F00C8))
#define C2K_PMB_ADJ2	((UINT32P)(C2KSYS_BASE+0x037F00CC))
#define C2K_PMB_ADJ3	((UINT32P)(C2KSYS_BASE+0x037F00D0))
#define C2K_PMB_C2I_0	((UINT32P)(C2KSYS_BASE+0x037F00D4))
#define C2K_PMB_C2I_1	((UINT32P)(C2KSYS_BASE+0x037F00D8))
#define C2K_PMB_ENB_PAMB_M	((UINT32P)(C2KSYS_BASE+0x037F00DC))
#define C2K_PMB_DB_VALUE_NEW	((UINT32P)(C2KSYS_BASE+0x037F00E0))
#define C2K_PMB_FN_PAMB_DAT	((UINT32P)(C2KSYS_BASE+0x037F00E4))
#define C2K_PMB_FN_PAMB_ABS	((UINT32P)(C2KSYS_BASE+0x037F00E8))
#define C2K_PMB_TH_I_PASS	((UINT32P)(C2KSYS_BASE+0x037F00EC))
#define C2K_PMB_SNR_BKOFF_NEW	((UINT32P)(C2KSYS_BASE+0x037F00F0))
#define C2K_PMB_DIFF_L_NEW	((UINT32P)(C2KSYS_BASE+0x037F00F4))
#define C2K_PMB_DIFF_H_NEW	((UINT32P)(C2KSYS_BASE+0x037F00F8))
#define C2K_PMB_THR_MEM_START	((UINT32P)(C2KSYS_BASE+0x037F0100))
#define C2K_PMB_MAINLLR_MEM_START	((UINT32P)(C2KSYS_BASE+0x037F0200))
#define C2K_PMB_ADJLLR_MEM_START	((UINT32P)(C2KSYS_BASE+0x037F0300))
#define C2K_DMA_SAR0	((UINT32P)(C2KSYS_BASE+0x03440000))
#define C2K_DMA_SAR1	((UINT32P)(C2KSYS_BASE+0x03440010))
#define C2K_DMA_SAR2	((UINT32P)(C2KSYS_BASE+0x03440020))
#define C2K_DMA_SAR3	((UINT32P)(C2KSYS_BASE+0x03440030))
#define C2K_DMA_SAR4	((UINT32P)(C2KSYS_BASE+0x03440040))
#define C2K_DMA_SAR5	((UINT32P)(C2KSYS_BASE+0x03440050))
#define C2K_DMA_SAR6	((UINT32P)(C2KSYS_BASE+0x03440060))
#define C2K_DMA_SAR7	((UINT32P)(C2KSYS_BASE+0x03440070))
#define C2K_DMA_DAR0	((UINT32P)(C2KSYS_BASE+0x03440004))
#define C2K_DMA_DAR1	((UINT32P)(C2KSYS_BASE+0x03440014))
#define C2K_DMA_DAR2	((UINT32P)(C2KSYS_BASE+0x03440024))
#define C2K_DMA_DAR3	((UINT32P)(C2KSYS_BASE+0x03440034))
#define C2K_DMA_DAR4	((UINT32P)(C2KSYS_BASE+0x03440044))
#define C2K_DMA_DAR5	((UINT32P)(C2KSYS_BASE+0x03440054))
#define C2K_DMA_DAR6	((UINT32P)(C2KSYS_BASE+0x03440064))
#define C2K_DMA_DAR7	((UINT32P)(C2KSYS_BASE+0x03440074))
#define C2K_DMA_TCR0	((UINT32P)(C2KSYS_BASE+0x03440008))
#define C2K_DMA_TCR1	((UINT32P)(C2KSYS_BASE+0x03440018))
#define C2K_DMA_TCR2	((UINT32P)(C2KSYS_BASE+0x03440028))
#define C2K_DMA_TCR3	((UINT32P)(C2KSYS_BASE+0x03440038))
#define C2K_DMA_TCR4	((UINT32P)(C2KSYS_BASE+0x03440048))
#define C2K_DMA_TCR5	((UINT32P)(C2KSYS_BASE+0x03440058))
#define C2K_DMA_TCR6	((UINT32P)(C2KSYS_BASE+0x03440068))
#define C2K_DMA_TCR7	((UINT32P)(C2KSYS_BASE+0x03440078))
#define C2K_DMA_CCR0	((UINT32P)(C2KSYS_BASE+0x0344000C))
#define C2K_DMA_CCR1	((UINT32P)(C2KSYS_BASE+0x0344001C))
#define C2K_DMA_CCR2	((UINT32P)(C2KSYS_BASE+0x0344002C))
#define C2K_DMA_CCR3	((UINT32P)(C2KSYS_BASE+0x0344003C))
#define C2K_DMA_CCR4	((UINT32P)(C2KSYS_BASE+0x0344004C))
#define C2K_DMA_CCR5	((UINT32P)(C2KSYS_BASE+0x0344005C))
#define C2K_DMA_CCR6	((UINT32P)(C2KSYS_BASE+0x0344006C))
#define C2K_DMA_CCR7	((UINT32P)(C2KSYS_BASE+0x0344007C))
#define C2K_DMA_CTR0	((UINT32P)(C2KSYS_BASE+0x03440080))
#define C2K_DMA_CTR1	((UINT32P)(C2KSYS_BASE+0x03440081))
#define C2K_DMA_CTR2	((UINT32P)(C2KSYS_BASE+0x03440082))
#define C2K_DMA_CTR3	((UINT32P)(C2KSYS_BASE+0x03440083))
#define C2K_DMA_CTR4	((UINT32P)(C2KSYS_BASE+0x03440084))
#define C2K_DMA_CTR5	((UINT32P)(C2KSYS_BASE+0x03440085))
#define C2K_DMA_CTR6	((UINT32P)(C2KSYS_BASE+0x03440086))
#define C2K_DMA_CTR7	((UINT32P)(C2KSYS_BASE+0x03440087))
#define C2K_DMA_CSR0	((UINT32P)(C2KSYS_BASE+0x03440088))
#define C2K_DMA_CSR1	((UINT32P)(C2KSYS_BASE+0x03440089))
#define C2K_DMA_CSR2	((UINT32P)(C2KSYS_BASE+0x0344008A))
#define C2K_DMA_CSR3	((UINT32P)(C2KSYS_BASE+0x0344008B))
#define C2K_DMA_CSR4	((UINT32P)(C2KSYS_BASE+0x0344008C))
#define C2K_DMA_CSR5	((UINT32P)(C2KSYS_BASE+0x0344008D))
#define C2K_DMA_CSR6	((UINT32P)(C2KSYS_BASE+0x0344008E))
#define C2K_DMA_CSR7	((UINT32P)(C2KSYS_BASE+0x0344008F))
#define C2K_DMA_GCR	((UINT32P)(C2KSYS_BASE+0x03440090))
#define C2K_DMA_GSR	((UINT32P)(C2KSYS_BASE+0x03440094))
#define C2K_DMA_GTR	((UINT32P)(C2KSYS_BASE+0x03440098))
#define C2K_DMA_RX_PTR0	((UINT32P)(C2KSYS_BASE+0x03450000))
#define C2K_DMA_RX_PRM0	((UINT32P)(C2KSYS_BASE+0x03450004))
#define C2K_DMA_RX_PTR1	((UINT32P)(C2KSYS_BASE+0x03450010))
#define C2K_DMA_RX_PRM1	((UINT32P)(C2KSYS_BASE+0x03450014))
#define C2K_DMA_RX_PTR2	((UINT32P)(C2KSYS_BASE+0x03450020))
#define C2K_DMA_RX_PRM2	((UINT32P)(C2KSYS_BASE+0x03450024))
#define C2K_DMA_RX_PTR3	((UINT32P)(C2KSYS_BASE+0x03450030))
#define C2K_DMA_RX_PRM3	((UINT32P)(C2KSYS_BASE+0x03450034))
#define C2K_DMA_RX_PTR4	((UINT32P)(C2KSYS_BASE+0x03450040))
#define C2K_DMA_RX_PRM4	((UINT32P)(C2KSYS_BASE+0x03450044))
#define C2K_DMA_RX_PTR5	((UINT32P)(C2KSYS_BASE+0x03450050))
#define C2K_DMA_RX_PRM5	((UINT32P)(C2KSYS_BASE+0x03450054))
#define C2K_DMA_RX_PTR6	((UINT32P)(C2KSYS_BASE+0x03450060))
#define C2K_DMA_RX_PRM6	((UINT32P)(C2KSYS_BASE+0x03450064))
#define C2K_DMA_RX_PTR7	((UINT32P)(C2KSYS_BASE+0x03450070))
#define C2K_DMA_RX_PRM7	((UINT32P)(C2KSYS_BASE+0x03450074))
#define C2K_DMA_RX_CTRL	((UINT32P)(C2KSYS_BASE+0x03450080))
#define C2K_DMA_RX_STAT	((UINT32P)(C2KSYS_BASE+0x03450084))
#define C2K_DMA_RX_SWRST	((UINT32P)(C2KSYS_BASE+0x03450083))
#define C2K_DMA_RX_SWSTR	((UINT32P)(C2KSYS_BASE+0x03450082))
#define C2K_DMA_RX_CHN	((UINT32P)(C2KSYS_BASE+0x03450081))
#define C2K_DMA_RX_INTSEL	((UINT32P)(C2KSYS_BASE+0x03450080))
#define C2K_DMA_RX_DST	((UINT32P)(C2KSYS_BASE+0x03450088))
#define C2K_DMA_TX_ADDR0	((UINT32P)(C2KSYS_BASE+0x03450200))
#define C2K_DMA_TX_ADDR1	((UINT32P)(C2KSYS_BASE+0x03450204))
#define C2K_DMA_TX_CTRL	((UINT32P)(C2KSYS_BASE+0x03450210))
#define C2K_DMA_TX_STAT	((UINT32P)(C2KSYS_BASE+0x03450214))
#define C2K_DMA_TX_SWRST	((UINT32P)(C2KSYS_BASE+0x03450213))
#define C2K_DMA_TX_SWSTR	((UINT32P)(C2KSYS_BASE+0x03450212))
#define C2K_DMA_TX_CHN	((UINT32P)(C2KSYS_BASE+0x03450211))
#define C2K_DMA_TX_INTSEL	((UINT32P)(C2KSYS_BASE+0x03450210))
#define C2K_DMA_TX_LLD0	((UINT32P)(C2KSYS_BASE+0x03450220))
#define C2K_DMA_TX_LLD1	((UINT32P)(C2KSYS_BASE+0x03450224))
#define C2K_DMA_TX_LLD2	((UINT32P)(C2KSYS_BASE+0x03450228))
#define C2K_DMA_TX_LLD3	((UINT32P)(C2KSYS_BASE+0x0345022C))
#define C2K_DMA_TX_REQ0	((UINT32P)(C2KSYS_BASE+0x03450230))
#define C2K_DMA_TX_REQ1	((UINT32P)(C2KSYS_BASE+0x03450234))
#define C2K_DMA_TX_REQST	((UINT32P)(C2KSYS_BASE+0x03450238))
#define C2K_MBP_CTRL	((UINT32P)(C2KSYS_BASE+0x03460000))
#define C2K_MBP_DBG	((UINT32P)(C2KSYS_BASE+0x03460004))
#define C2K_MBP_PATH_3210	((UINT32P)(C2KSYS_BASE+0x03460008))
#define C2K_MBP_PATH_7654	((UINT32P)(C2KSYS_BASE+0x0346000C))
#define C2K_MBP_PATH_BA98	((UINT32P)(C2KSYS_BASE+0x03460010))
#define C2K_MBP_WLS_10	((UINT32P)(C2KSYS_BASE+0x03460014))
#define C2K_MBP_WLS_32	((UINT32P)(C2KSYS_BASE+0x03460018))
#define C2K_MBP_WLS_54	((UINT32P)(C2KSYS_BASE+0x0346001C))
#define C2K_MBP_POS0	((UINT32P)(C2KSYS_BASE+0x03460020))
#define C2K_MBP_POS1	((UINT32P)(C2KSYS_BASE+0x03460024))
#define C2K_MBP_POS2	((UINT32P)(C2KSYS_BASE+0x03460028))
#define C2K_MBP_POS3	((UINT32P)(C2KSYS_BASE+0x0346002C))
#define C2K_MBP_POS4	((UINT32P)(C2KSYS_BASE+0x03460030))
#define C2K_MBP_POS5	((UINT32P)(C2KSYS_BASE+0x03460034))
#define C2K_MBP_POS6	((UINT32P)(C2KSYS_BASE+0x03460038))
#define C2K_MBP_POS7	((UINT32P)(C2KSYS_BASE+0x0346003C))
#define C2K_MBP_POS8	((UINT32P)(C2KSYS_BASE+0x03460040))
#define C2K_MBP_POS9	((UINT32P)(C2KSYS_BASE+0x03460044))
#define C2K_MBP_POS10	((UINT32P)(C2KSYS_BASE+0x03460048))
#define C2K_MBP_POS11	((UINT32P)(C2KSYS_BASE+0x0346004C))
#define C2K_MBP_PICH0	((UINT32P)(C2KSYS_BASE+0x03460050))
#define C2K_MBP_PICH1	((UINT32P)(C2KSYS_BASE+0x03460054))
#define C2K_MBP_PICH2	((UINT32P)(C2KSYS_BASE+0x03460058))
#define C2K_MBP_PICH3	((UINT32P)(C2KSYS_BASE+0x0346005C))
#define C2K_MBP_PICH4	((UINT32P)(C2KSYS_BASE+0x03460060))
#define C2K_MBP_PICH5	((UINT32P)(C2KSYS_BASE+0x03460064))
#define C2K_MBP_PICH6	((UINT32P)(C2KSYS_BASE+0x03460068))
#define C2K_MBP_PICH7	((UINT32P)(C2KSYS_BASE+0x0346006C))
#define C2K_MBP_PICH8	((UINT32P)(C2KSYS_BASE+0x03460070))
#define C2K_MBP_PICH9	((UINT32P)(C2KSYS_BASE+0x03460074))
#define C2K_MBP_PICH10	((UINT32P)(C2KSYS_BASE+0x03460078))
#define C2K_MBP_PICH11	((UINT32P)(C2KSYS_BASE+0x0346007C))
#define C2K_MBP_STAT	((UINT32P)(C2KSYS_BASE+0x03460080))
#define C2K_MBP_CFGA	((UINT32P)(C2KSYS_BASE+0x03460084))
#define C2K_MBP_PN0	((UINT32P)(C2KSYS_BASE+0x03460088))
#define C2K_MBP_PN1	((UINT32P)(C2KSYS_BASE+0x0346008C))
#define C2K_MBP_PN2	((UINT32P)(C2KSYS_BASE+0x03460090))
#define C2K_MBP_PN3	((UINT32P)(C2KSYS_BASE+0x03460094))
#define C2K_MBP_PN4	((UINT32P)(C2KSYS_BASE+0x03460098))
#define C2K_MBP_PN5	((UINT32P)(C2KSYS_BASE+0x0346009C))
#define C2K_MBP_TH_DLL_FREEZE	((UINT32P)(C2KSYS_BASE+0x034600A0))
#define C2K_MBP_FREEZE_STATUS	((UINT32P)(C2KSYS_BASE+0x034600A4))
#define C2K_MBP_AHB_WAIT	((UINT32P)(C2KSYS_BASE+0x034600A8))
#define C2K_MBP_THRESH	((UINT32P)(C2KSYS_BASE+0x034600AC))
#define C2K_SP0_AAR	((UINT32P)(C2KSYS_BASE+0x00000000))
#define C2K_SP0_MPR	((UINT32P)(C2KSYS_BASE+0x00000004))
#define C2K_SP1_AAR	((UINT32P)(C2KSYS_BASE+0x00000008))
#define C2K_SP1_MPR	((UINT32P)(C2KSYS_BASE+0x0000000C))
#define C2K_SP2_AAR	((UINT32P)(C2KSYS_BASE+0x00000010))
#define C2K_SP2_MPR	((UINT32P)(C2KSYS_BASE+0x00000014))
#define C2K_SP3_AAR	((UINT32P)(C2KSYS_BASE+0x00000018))
#define C2K_SP3_MPR	((UINT32P)(C2KSYS_BASE+0x0000001C))
#define C2K_M_IMR	((UINT32P)(C2KSYS_BASE+0x00000020))
#define C2K_M_ISR	((UINT32P)(C2KSYS_BASE+0x00000024))
#define C2K_M0_PROT	((UINT32P)(C2KSYS_BASE+0x00000028))
#define C2K_M1_PROT	((UINT32P)(C2KSYS_BASE+0x0000002C))
#define C2K_M2_PROT	((UINT32P)(C2KSYS_BASE+0x00000030))
#define C2K_M0_ECTL	((UINT32P)(C2KSYS_BASE+0x00000034))
#define C2K_MDM_GNT_LEN	((UINT32P)(C2KSYS_BASE+0x00000038))
#define C2K_H2XI_CONFIG	((UINT32P)(C2KSYS_BASE+0x0000003C))
#define C2K_H2XD_CONFIG	((UINT32P)(C2KSYS_BASE+0x00000040))
#define C2K_PF_CONFIG	((UINT32P)(C2KSYS_BASE+0x00000044))
#define C2K_BRIDGE_CONFIG	((UINT32P)(C2KSYS_BASE+0x00000048))
#define C2K_HP_CTRL	((UINT32P)(C2KSYS_BASE+0x0000004C))
#define C2K_H2XI_STATUS	((UINT32P)(C2KSYS_BASE+0x00000050))
#define C2K_H2XD_STATUS	((UINT32P)(C2KSYS_BASE+0x00000054))
#define C2K_BRIDGE_STATUS	((UINT32P)(C2KSYS_BASE+0x00000058))
#define C2K_BRIDGE_DEC_ERR_ADDR	((UINT32P)(C2KSYS_BASE+0x0000005C))
#define C2K_PF_CMD_CNT	((UINT32P)(C2KSYS_BASE+0x00000060))
#define C2K_PF_HIT_CNT	((UINT32P)(C2KSYS_BASE+0x00000064))
#define C2K_PF_TOTAL_CNT	((UINT32P)(C2KSYS_BASE+0x00000068))
#define C2K_PF_CON_HIT_CNT	((UINT32P)(C2KSYS_BASE+0x0000006C))
#define C2K_H2X_ARB_INC	((UINT32P)(C2KSYS_BASE+0x00000080))
#define C2K_H2X_ARB_DEC	((UINT32P)(C2KSYS_BASE+0x00000084))
#define C2K_H2X_ARB_STS	((UINT32P)(C2KSYS_BASE+0x00000088))
#define C2K_EX_CTRL	((UINT32P)(C2KSYS_BASE+0x000000A0))
#define C2K_EX_ADDR	((UINT32P)(C2KSYS_BASE+0x000000A4))
#define C2K_EX_STATUS	((UINT32P)(C2KSYS_BASE+0x000000A8))
#define C2K_C2K2ABB_CONFIG	((UINT32P)(C2KSYS_BASE+0x00000100))
#define C2K_C2K2ABB_STATUS	((UINT32P)(C2KSYS_BASE+0x00000104))
#define C2K_C2I_AS_EN	((UINT32P)(C2KSYS_BASE+0x037E0000))
#define C2K_C2I_MU	((UINT32P)(C2KSYS_BASE+0x037E0004))
#define C2K_C2I_CNT	((UINT32P)(C2KSYS_BASE+0x037E0008))
#define C2K_C2I_DRC	((UINT32P)(C2KSYS_BASE+0x037E000C))
#define C2K_C2I_CNT30	((UINT32P)(C2KSYS_BASE+0x037E0010))
#define C2K_C2I_CNT45	((UINT32P)(C2KSYS_BASE+0x037E0014))
#define C2K_C2I_LOG00	((UINT32P)(C2KSYS_BASE+0x037E0020))
#define C2K_C2I_RAW00	((UINT32P)(C2KSYS_BASE+0x037E0040))
#define C2K_MCD_CTRL_REG	((UINT32P)(C2KSYS_BASE+0x03720000))
#define C2K_MCD_RAB_LEN	((UINT32P)(C2KSYS_BASE+0x03720004))
#define C2K_MCD_RABOFT	((UINT32P)(C2KSYS_BASE+0x03720008))
#define C2K_MCD_RAC_GAIN	((UINT32P)(C2KSYS_BASE+0x0372000C))
#define C2K_MCD_PCG	((UINT32P)(C2KSYS_BASE+0x03720010))
#define C2K_MCD_SERV	((UINT32P)(C2KSYS_BASE+0x03720014))
#define C2K_MCD_DRC_PERIOD	((UINT32P)(C2KSYS_BASE+0x03720018))
#define C2K_MCD_DRC_LEN	((UINT32P)(C2KSYS_BASE+0x0372001C))
#define C2K_MCD_ARQ_MODE	((UINT32P)(C2KSYS_BASE+0x03720020))
#define C2K_MCD_ARQ_TYPE	((UINT32P)(C2KSYS_BASE+0x03720024))
#define C2K_MCD_TC_FRAB	((UINT32P)(C2KSYS_BASE+0x03720028))
#define C2K_MCD_TC_QRAB	((UINT32P)(C2KSYS_BASE+0x0372002C))
#define C2K_MCD_RPC	((UINT32P)(C2KSYS_BASE+0x03720030))
#define C2K_MCD_DONE	((UINT32P)(C2KSYS_BASE+0x03720034))
#define C2K_MCD_FRAB	((UINT32P)(C2KSYS_BASE+0x03720038))
#define C2K_MCD_HLARQ_DET	((UINT32P)(C2KSYS_BASE+0x0372003C))
#define C2K_MCD_DRC_LOCK0	((UINT32P)(C2KSYS_BASE+0x03720040))
#define C2K_MCD_DRC_LOCK1	((UINT32P)(C2KSYS_BASE+0x03720044))
#define C2K_MCD_DRC_LOCK2	((UINT32P)(C2KSYS_BASE+0x03720048))
#define C2K_MCD_DRC_LOCK3	((UINT32P)(C2KSYS_BASE+0x0372004C))
#define C2K_MCD_DRC_LOCK4	((UINT32P)(C2KSYS_BASE+0x03720050))
#define C2K_MCD_DRC_LOCK5	((UINT32P)(C2KSYS_BASE+0x03720054))
#define C2K_MCD_SLOTQRAB0	((UINT32P)(C2KSYS_BASE+0x03720058))
#define C2K_MCD_SLOTQRAB1	((UINT32P)(C2KSYS_BASE+0x0372005C))
#define C2K_MCD_SLOTQRAB2	((UINT32P)(C2KSYS_BASE+0x03720060))
#define C2K_MCD_SLOTQRAB3	((UINT32P)(C2KSYS_BASE+0x03720064))
#define C2K_MCD_SLOTQRAB4	((UINT32P)(C2KSYS_BASE+0x03720068))
#define C2K_MCD_SLOTQRAB5	((UINT32P)(C2KSYS_BASE+0x0372006C))
#define C2K_MCD_RAB0	((UINT32P)(C2KSYS_BASE+0x03720070))
#define C2K_MCD_HARQMET0	((UINT32P)(C2KSYS_BASE+0x03720074))
#define C2K_MCD_PARQMET0	((UINT32P)(C2KSYS_BASE+0x03720078))
#define C2K_MCD_CIMET0	((UINT32P)(C2KSYS_BASE+0x0372007C))
#define C2K_MCD_RAB1	((UINT32P)(C2KSYS_BASE+0x03720080))
#define C2K_MCD_HARQMET1	((UINT32P)(C2KSYS_BASE+0x03720084))
#define C2K_MCD_PARQMET1	((UINT32P)(C2KSYS_BASE+0x03720088))
#define C2K_MCD_CIMET1	((UINT32P)(C2KSYS_BASE+0x0372008C))
#define C2K_MCD_RAB2	((UINT32P)(C2KSYS_BASE+0x03720090))
#define C2K_MCD_HARQMET2	((UINT32P)(C2KSYS_BASE+0x03720094))
#define C2K_MCD_PARQMET2	((UINT32P)(C2KSYS_BASE+0x03720098))
#define C2K_MCD_CIMET2	((UINT32P)(C2KSYS_BASE+0x0372009C))
#define C2K_MCD_RAB3	((UINT32P)(C2KSYS_BASE+0x037200A0))
#define C2K_MCD_HARQMET3	((UINT32P)(C2KSYS_BASE+0x037200A4))
#define C2K_MCD_PARQMET3	((UINT32P)(C2KSYS_BASE+0x037200A8))
#define C2K_MCD_CIMET3	((UINT32P)(C2KSYS_BASE+0x037200AC))
#define C2K_MCD_RAB4	((UINT32P)(C2KSYS_BASE+0x037200B0))
#define C2K_MCD_HARQMET4	((UINT32P)(C2KSYS_BASE+0x037200B4))
#define C2K_MCD_PARQMET4	((UINT32P)(C2KSYS_BASE+0x037200B8))
#define C2K_MCD_CIMET4	((UINT32P)(C2KSYS_BASE+0x037200BC))
#define C2K_MCD_RAB5	((UINT32P)(C2KSYS_BASE+0x037200C0))
#define C2K_MCD_HARQMET5	((UINT32P)(C2KSYS_BASE+0x037200C4))
#define C2K_MCD_PARQMET5	((UINT32P)(C2KSYS_BASE+0x037200C8))
#define C2K_MCD_CIMET5	((UINT32P)(C2KSYS_BASE+0x037200CC))
#define C2K_MCD_HDO_FAC0	((UINT32P)(C2KSYS_BASE+0x037200D0))
#define C2K_MCD_HDO_FAC1	((UINT32P)(C2KSYS_BASE+0x037200D4))
#define C2K_MCD_HDO_FAC2	((UINT32P)(C2KSYS_BASE+0x037200D8))
#define C2K_MCD_HDO_FAC3	((UINT32P)(C2KSYS_BASE+0x037200DC))
#define C2K_MCD_HDB_FAC0	((UINT32P)(C2KSYS_BASE+0x037200E0))
#define C2K_MCD_HDB_FAC1	((UINT32P)(C2KSYS_BASE+0x037200E4))
#define C2K_MCD_HDB_FAC2	((UINT32P)(C2KSYS_BASE+0x037200E8))
#define C2K_MCD_HDB_FAC3	((UINT32P)(C2KSYS_BASE+0x037200EC))
#define C2K_MCD_LPD_FAC0	((UINT32P)(C2KSYS_BASE+0x037200F0))
#define C2K_MCD_LPD_FAC1	((UINT32P)(C2KSYS_BASE+0x037200F4))
#define C2K_MCD_LPD_FAC2	((UINT32P)(C2KSYS_BASE+0x037200F8))
#define C2K_MCD_LPD_FAC3	((UINT32P)(C2KSYS_BASE+0x037200FC))
#define C2K_MCD_FA_TBL0	((UINT32P)(C2KSYS_BASE+0x03720100))
#define C2K_MCD_FA_TBL1	((UINT32P)(C2KSYS_BASE+0x03720104))
#define C2K_MCD_FA_TBL2	((UINT32P)(C2KSYS_BASE+0x03720108))
#define C2K_MCD_RPC_TH	((UINT32P)(C2KSYS_BASE+0x0372010C))
#define C2K_MCD_RENUM	((UINT32P)(C2KSYS_BASE+0x03720110))
#define C2K_MCD_STAT_REG	((UINT32P)(C2KSYS_BASE+0x03720114))
#define C2K_MCD_DRC_O0	((UINT32P)(C2KSYS_BASE+0x03720120))
#define C2K_MCD_DRC_O1	((UINT32P)(C2KSYS_BASE+0x03720124))
#define C2K_MCD_DRC_O2	((UINT32P)(C2KSYS_BASE+0x03720128))
#define C2K_MCD_DRC_O3	((UINT32P)(C2KSYS_BASE+0x0372012C))
#define C2K_MCD_DRC_O4	((UINT32P)(C2KSYS_BASE+0x03720130))
#define C2K_MCD_DRC_O5	((UINT32P)(C2KSYS_BASE+0x03720134))
#define C2K_MCD_FINIT0	((UINT32P)(C2KSYS_BASE+0x03720180))
#define C2K_MCD_FINIT1	((UINT32P)(C2KSYS_BASE+0x03720184))
#define C2K_MCD_FINIT2	((UINT32P)(C2KSYS_BASE+0x03720188))
#define C2K_MCD_FINIT3	((UINT32P)(C2KSYS_BASE+0x0372018C))
#define C2K_MCD_FINIT4	((UINT32P)(C2KSYS_BASE+0x03720190))
#define C2K_MCD_FINIT5	((UINT32P)(C2KSYS_BASE+0x03720194))
#define C2K_MCD_QINIT0	((UINT32P)(C2KSYS_BASE+0x03720198))
#define C2K_MCD_QINIT1	((UINT32P)(C2KSYS_BASE+0x0372019C))
#define C2K_MCD_QINIT2	((UINT32P)(C2KSYS_BASE+0x037201A0))
#define C2K_MCD_QINIT3	((UINT32P)(C2KSYS_BASE+0x037201A4))
#define C2K_MCD_QINIT4	((UINT32P)(C2KSYS_BASE+0x037201A8))
#define C2K_MCD_QINIT5	((UINT32P)(C2KSYS_BASE+0x037201AC))
#define C2K_MCD_TC_RPC	((UINT32P)(C2KSYS_BASE+0x037201B0))
#define C2K_MCD_DETMET0	((UINT32P)(C2KSYS_BASE+0x037201B4))
#define C2K_MCD_DETMET1	((UINT32P)(C2KSYS_BASE+0x037201B8))
#define C2K_MCD_DETMET2	((UINT32P)(C2KSYS_BASE+0x037201BC))
#define C2K_MCD_DETMET3	((UINT32P)(C2KSYS_BASE+0x037201C0))
#define C2K_MCD_DETMET4	((UINT32P)(C2KSYS_BASE+0x037201C4))
#define C2K_MCD_DETMET5	((UINT32P)(C2KSYS_BASE+0x037201C8))
#define C2K_MCD_TH_MODE	((UINT32P)(C2KSYS_BASE+0x037201CC))
#define C2K_MCD_RPCHIS0	((UINT32P)(C2KSYS_BASE+0x037201D0))
#define C2K_MCD_RPCHIS1	((UINT32P)(C2KSYS_BASE+0x037201B4))
#define C2K_MCD_RPCHIS2	((UINT32P)(C2KSYS_BASE+0x037201B8))
#define C2K_MCD_RPCHIS3	((UINT32P)(C2KSYS_BASE+0x037201BC))
#define C2K_MCD_BER_CNT	((UINT32P)(C2KSYS_BASE+0x037201F0))
#define C2K_MCD_BER_NK0	((UINT32P)(C2KSYS_BASE+0x037201F4))
#define C2K_MCD_BER_NK1	((UINT32P)(C2KSYS_BASE+0x037201F8))
#define C2K_MCD_BER_NK6	((UINT32P)(C2KSYS_BASE+0x037201FC))
#define C2K_MCD_RELIABILITY_TH	((UINT32P)(C2KSYS_BASE+0x03720230))
#define C2K_CTR_ADDR	((UINT32P)(C2KSYS_BASE+0x03710000))
#define C2K_CIR_ADDR	((UINT32P)(C2KSYS_BASE+0x03710004))
#define C2K_RTR_ADDR	((UINT32P)(C2KSYS_BASE+0x03710008))
#define C2K_CMD_ARG0_ADDR	((UINT32P)(C2KSYS_BASE+0x0371000C))
#define C2K_CMD_ARG1_ADDR	((UINT32P)(C2KSYS_BASE+0x03710010))
#define C2K_BMR_ADDR	((UINT32P)(C2KSYS_BASE+0x03710014))
#define C2K_BLR_ADDR	((UINT32P)(C2KSYS_BASE+0x03710018))
#define C2K_BCR_ADDR	((UINT32P)(C2KSYS_BASE+0x0371001C))
#define C2K_RESP_ADDR	((UINT32P)(C2KSYS_BASE+0x03710020))
#define C2K_IMR_ADDR	((UINT32P)(C2KSYS_BASE+0x03710024))
#define C2K_STR0_ADDR	((UINT32P)(C2KSYS_BASE+0x03710028))
#define C2K_STR1_ADDR	((UINT32P)(C2KSYS_BASE+0x0371002C))
#define C2K_RESPTO_ADDR	((UINT32P)(C2KSYS_BASE+0x03710030))
#define C2K_TMAX0_ADDR	((UINT32P)(C2KSYS_BASE+0x03710034))
#define C2K_TMAX1_ADDR	((UINT32P)(C2KSYS_BASE+0x03710038))
#define C2K_CDR_ADDR	((UINT32P)(C2KSYS_BASE+0x0371003C))
#define C2K_DEBUG_ADDR	((UINT32P)(C2KSYS_BASE+0x03710040))
#define C2K_CARDDET_ADDR	((UINT32P)(C2KSYS_BASE+0x03710044))
#define C2K_DATACNT_ADDR	((UINT32P)(C2KSYS_BASE+0x03710048))
#define C2K_DATATHD_ADDR	((UINT32P)(C2KSYS_BASE+0x0371004C))
#define C2K_MPU_TSTSEL	((UINT32P)(C2KSYS_BASE+0x020050C8))
#define C2K_MPU_BLOCK0_BADDR	((UINT32P)(C2KSYS_BASE+0x02005000))
#define C2K_MPU_BLOCK1_BADDR	((UINT32P)(C2KSYS_BASE+0x02005004))
#define C2K_MPU_BLOCK2_BADDR	((UINT32P)(C2KSYS_BASE+0x02005008))
#define C2K_MPU_BLOCK3_BADDR	((UINT32P)(C2KSYS_BASE+0x0200500C))
#define C2K_MPU_BLOCK4_BADDR	((UINT32P)(C2KSYS_BASE+0x02005010))
#define C2K_MPU_BLOCK5_BADDR	((UINT32P)(C2KSYS_BASE+0x02005014))
#define C2K_MPU_BLOCK6_BADDR	((UINT32P)(C2KSYS_BASE+0x02005018))
#define C2K_MPU_BLOCK7_BADDR	((UINT32P)(C2KSYS_BASE+0x0200501C))
#define C2K_MPU_BLOCK8_BADDR	((UINT32P)(C2KSYS_BASE+0x02005020))
#define C2K_MPU_BLOCK9_BADDR	((UINT32P)(C2KSYS_BASE+0x02005024))
#define C2K_MPU_BLOCK10_BADDR	((UINT32P)(C2KSYS_BASE+0x02005028))
#define C2K_MPU_BLOCK11_BADDR	((UINT32P)(C2KSYS_BASE+0x0200502C))
#define C2K_MPU_BLOCK12_BADDR	((UINT32P)(C2KSYS_BASE+0x02005030))
#define C2K_MPU_BLOCK13_BADDR	((UINT32P)(C2KSYS_BASE+0x02005034))
#define C2K_MPU_BLOCK14_BADDR	((UINT32P)(C2KSYS_BASE+0x02005038))
#define C2K_MPU_BLOCK15_BADDR	((UINT32P)(C2KSYS_BASE+0x0200503C))
#define C2K_MPU_BLOCK0_CTRL	((UINT32P)(C2KSYS_BASE+0x02005040))
#define C2K_MPU_BLOCK1_CTRL	((UINT32P)(C2KSYS_BASE+0x02005044))
#define C2K_MPU_BLOCK2_CTRL	((UINT32P)(C2KSYS_BASE+0x02005048))
#define C2K_MPU_BLOCK3_CTRL	((UINT32P)(C2KSYS_BASE+0x0200504C))
#define C2K_MPU_BLOCK4_CTRL	((UINT32P)(C2KSYS_BASE+0x02005050))
#define C2K_MPU_BLOCK5_CTRL	((UINT32P)(C2KSYS_BASE+0x02005054))
#define C2K_MPU_BLOCK6_CTRL	((UINT32P)(C2KSYS_BASE+0x02005058))
#define C2K_MPU_BLOCK7_CTRL	((UINT32P)(C2KSYS_BASE+0x0200505C))
#define C2K_MPU_BLOCK8_CTRL	((UINT32P)(C2KSYS_BASE+0x02005060))
#define C2K_MPU_BLOCK9_CTRL	((UINT32P)(C2KSYS_BASE+0x02005064))
#define C2K_MPU_BLOCK10_CTRL	((UINT32P)(C2KSYS_BASE+0x02005068))
#define C2K_MPU_BLOCK11_CTRL	((UINT32P)(C2KSYS_BASE+0x0200506C))
#define C2K_MPU_BLOCK12_CTRL	((UINT32P)(C2KSYS_BASE+0x02005070))
#define C2K_MPU_BLOCK13_CTRL	((UINT32P)(C2KSYS_BASE+0x02005074))
#define C2K_MPU_BLOCK14_CTRL	((UINT32P)(C2KSYS_BASE+0x02005078))
#define C2K_MPU_BLOCK15_CTRL	((UINT32P)(C2KSYS_BASE+0x0200507C))
#define C2K_MPU_SEG0_REG	((UINT32P)(C2KSYS_BASE+0x02005080))
#define C2K_MPU_SEG1_REG	((UINT32P)(C2KSYS_BASE+0x02005084))
#define C2K_MPU_SEG2_REG	((UINT32P)(C2KSYS_BASE+0x02005088))
#define C2K_MPU_SEG3_REG	((UINT32P)(C2KSYS_BASE+0x0200508C))
#define C2K_MPU_SEG4_REG	((UINT32P)(C2KSYS_BASE+0x02005090))
#define C2K_MPU_SEG5_REG	((UINT32P)(C2KSYS_BASE+0x02005094))
#define C2K_MPU_SEG6_REG	((UINT32P)(C2KSYS_BASE+0x02005098))
#define C2K_MPU_SEG7_REG	((UINT32P)(C2KSYS_BASE+0x0200509C))
#define C2K_MPU_SEG8_REG	((UINT32P)(C2KSYS_BASE+0x020050A0))
#define C2K_MPU_SEG9_REG	((UINT32P)(C2KSYS_BASE+0x020050A4))
#define C2K_MPU_SEG10_REG	((UINT32P)(C2KSYS_BASE+0x020050A8))
#define C2K_MPU_SEG11_REG	((UINT32P)(C2KSYS_BASE+0x020050AC))
#define C2K_MPU_SEG12_REG	((UINT32P)(C2KSYS_BASE+0x020050B0))
#define C2K_MPU_SEG13_REG	((UINT32P)(C2KSYS_BASE+0x020050B4))
#define C2K_MPU_SEG14_REG	((UINT32P)(C2KSYS_BASE+0x020050B8))
#define C2K_MPU_SEG15_REG	((UINT32P)(C2KSYS_BASE+0x020050BC))
#define C2K_MPU_FLTSTAT_REG	((UINT32P)(C2KSYS_BASE+0x020050C0))
#define C2K_MPU_FLTADR_REG	((UINT32P)(C2KSYS_BASE+0x020050C4))
#define C2K_MPU_TSTSEL_REG	((UINT32P)(C2KSYS_BASE+0x020050C8))
#define C2K_MPU_ITRACE_EN_REG	((UINT32P)(C2KSYS_BASE+0x020050CC))
#define C2K_MPU_ITRACE_REG	((UINT32P)(C2KSYS_BASE+0x020050D0))
#define C2K_PRFL_MEM	((UINT32P)(C2KSYS_BASE+0x02007000))
#define C2K_PRFL_CTL	((UINT32P)(C2KSYS_BASE+0x02007400))
#define C2K_PRFL_INDX	((UINT32P)(C2KSYS_BASE+0x02007404))
#define C2K_CGBR0	((UINT32P)(C2KSYS_BASE+0x0200B000))
#define C2K_CGBR1	((UINT32P)(C2KSYS_BASE+0x0200B004))
#define C2K_CGBR2	((UINT32P)(C2KSYS_BASE+0x0200B008))
#define C2K_CGBR3	((UINT32P)(C2KSYS_BASE+0x0200B00C))
#define C2K_IRAMMR	((UINT32P)(C2KSYS_BASE+0x0200B010))
#define C2K_STAT0	((UINT32P)(C2KSYS_BASE+0x0200B014))
#define C2K_BOOTST	((UINT32P)(C2KSYS_BASE+0x0200B018))
#define C2K_CHIP_ID	((UINT32P)(C2KSYS_BASE+0x0200B01C))
#define C2K_PADPE0	((UINT32P)(C2KSYS_BASE+0x0200B020))
#define C2K_PADPE1	((UINT32P)(C2KSYS_BASE+0x0200B024))
#define C2K_PADPE2	((UINT32P)(C2KSYS_BASE+0x0200B028))
#define C2K_PADPE3	((UINT32P)(C2KSYS_BASE+0x0200B02C))
#define C2K_FMUXSEL	((UINT32P)(C2KSYS_BASE+0x0200B0A0))
#define C2K_NM_GP0	((UINT32P)(C2KSYS_BASE+0x0200B0C0))
#define C2K_NM_GP1	((UINT32P)(C2KSYS_BASE+0x0200B0C4))
#define C2K_NM_GP2	((UINT32P)(C2KSYS_BASE+0x0200B0C8))
#define C2K_NM_GP3	((UINT32P)(C2KSYS_BASE+0x0200B0CC))
#define C2K_NM_GP4	((UINT32P)(C2KSYS_BASE+0x0200B0D0))
#define C2K_NM_GP5	((UINT32P)(C2KSYS_BASE+0x0200B0D4))
#define C2K_NM_GP6	((UINT32P)(C2KSYS_BASE+0x0200B0D8))
#define C2K_NM_GP7	((UINT32P)(C2KSYS_BASE+0x0200B0DC))
#define C2K_NM_GP8	((UINT32P)(C2KSYS_BASE+0x0200B0E0))
#define C2K_NM_GP9	((UINT32P)(C2KSYS_BASE+0x0200B0E4))
#define C2K_NM_GP10	((UINT32P)(C2KSYS_BASE+0x0200B0E8))
#define C2K_WDSTAT	((UINT32P)(C2KSYS_BASE+0x0200B0F0))
#define C2K_FCTREN	((UINT32P)(C2KSYS_BASE+0x0200B0F4))
#define C2K_FCTR	((UINT32P)(C2KSYS_BASE+0x0200B0F8))
#define C2K_AO_SEL0	((UINT32P)(C2KSYS_BASE+0x0200B100))
#define C2K_AO_SEL1	((UINT32P)(C2KSYS_BASE+0x0200B104))
#define C2K_AO_SEL2	((UINT32P)(C2KSYS_BASE+0x0200B108))
#define C2K_DEBUG_SEL0	((UINT32P)(C2KSYS_BASE+0x0200B10C))
#define C2K_DEBUG_SEL1	((UINT32P)(C2KSYS_BASE+0x0200B110))
#define C2K_DEBUG_SEL2	((UINT32P)(C2KSYS_BASE+0x0200B114))
#define C2K_SBC_KEY_0	((UINT32P)(C2KSYS_BASE+0x0200B200))
#define C2K_SBC_KEY_1	((UINT32P)(C2KSYS_BASE+0x0200B204))
#define C2K_SBC_KEY_2	((UINT32P)(C2KSYS_BASE+0x0200B208))
#define C2K_SBC_KEY_3	((UINT32P)(C2KSYS_BASE+0x0200B20C))
#define C2K_SBC_KEY_4	((UINT32P)(C2KSYS_BASE+0x0200B210))
#define C2K_SBC_KEY_5	((UINT32P)(C2KSYS_BASE+0x0200B214))
#define C2K_SBC_KEY_6	((UINT32P)(C2KSYS_BASE+0x0200B218))
#define C2K_SBC_KEY_7	((UINT32P)(C2KSYS_BASE+0x0200B21C))
#define C2K_SBC_STATUS	((UINT32P)(C2KSYS_BASE+0x0200B220))
#define C2K_BOOT_STATUS_0	((UINT32P)(C2KSYS_BASE+0x0200B224))
#define C2K_BOOT_STATUS_1	((UINT32P)(C2KSYS_BASE+0x0200B228))
#define C2K_C2K_PWR_METER	((UINT32P)(C2KSYS_BASE+0x0200B22C))
#define C2K_AP_PMS_CONFIG0	((UINT32P)(C2KSYS_BASE+0x0200B230))
#define C2K_AP_PMS_CONFIG1	((UINT32P)(C2KSYS_BASE+0x0200B234))
#define C2K_AP_PMS_ERR_ADDR	((UINT32P)(C2KSYS_BASE+0x0200B238))
#define C2K_AP_PMS_ERR_CTRL	((UINT32P)(C2KSYS_BASE+0x0200B23C))
#define C2K_SRESET	((UINT32P)(C2KSYS_BASE+0x02008000))
#define C2K_SYS_CLK32K_CNT	((UINT32P)(C2KSYS_BASE+0x02008004))
#define C2K_SRESET2	((UINT32P)(C2KSYS_BASE+0x02008008))
#define C2K_R_ELM_CODA_VERSION	((UINT32P)(C2KSYS_BASE+0x0200C000))
#define C2K_R_ELM_CLK_REG	((UINT32P)(C2KSYS_BASE+0x0200C004))
#define C2K_R_ELM_EN_REG	((UINT32P)(C2KSYS_BASE+0x0200C008))
#define C2K_R_ELM_CTRL_REG	((UINT32P)(C2KSYS_BASE+0x0200C00C))
#define C2K_R_LAT_CNT_CTRL_REG	((UINT32P)(C2KSYS_BASE+0x0200C010))
#define C2K_R_AXIR_SPECIAL_CNT1_CTRL_REG	((UINT32P)(C2KSYS_BASE+0x0200C014))
#define C2K_R_AXIR_SPECIAL_CNT2_CTRL_REG	((UINT32P)(C2KSYS_BASE+0x0200C018))
#define C2K_R_AXIR_SPECIAL_CNT3_CTRL_REG	((UINT32P)(C2KSYS_BASE+0x0200C01C))
#define C2K_R_AXIR_SPECIAL_CNT4_CTRL_REG	((UINT32P)(C2KSYS_BASE+0x0200C020))
#define C2K_R_AXIW_SPECIAL_CNT1_CTRL_REG	((UINT32P)(C2KSYS_BASE+0x0200C024))
#define C2K_R_AXIW_SPECIAL_CNT2_CTRL_REG	((UINT32P)(C2KSYS_BASE+0x0200C028))
#define C2K_R_AXIW_SPECIAL_CNT3_CTRL_REG	((UINT32P)(C2KSYS_BASE+0x0200C02C))
#define C2K_R_AXIW_SPECIAL_CNT4_CTRL_REG	((UINT32P)(C2KSYS_BASE+0x0200C030))
#define C2K_R_ELM_RD_TRANS_CNT	((UINT32P)(C2KSYS_BASE+0x0200C034))
#define C2K_R_ELM_WR_TRANS_CNT	((UINT32P)(C2KSYS_BASE+0x0200C038))
#define C2K_R_ELM_RD_LAT_CNT	((UINT32P)(C2KSYS_BASE+0x0200C03C))
#define C2K_R_ELM_WR_LAT_CNT	((UINT32P)(C2KSYS_BASE+0x0200C040))
#define C2K_R_ELM_RD_WORD_CNT	((UINT32P)(C2KSYS_BASE+0x0200C044))
#define C2K_R_ELM_WR_WORD_CNT	((UINT32P)(C2KSYS_BASE+0x0200C048))
#define C2K_R_ELM_SPECIAL_CNT1	((UINT32P)(C2KSYS_BASE+0x0200C04C))
#define C2K_R_ELM_SPECIAL_CNT2	((UINT32P)(C2KSYS_BASE+0x0200C050))
#define C2K_R_ELM_SPECIAL_CNT3	((UINT32P)(C2KSYS_BASE+0x0200C054))
#define C2K_R_ELM_SPECIAL_CNT4	((UINT32P)(C2KSYS_BASE+0x0200C058))
#define C2K_R_ELM_OVERRUN_CNT_ST	((UINT32P)(C2KSYS_BASE+0x0200C05C))
#define C2K_R_ELM_TO_ASM_CNT1	((UINT32P)(C2KSYS_BASE+0x0200C060))
#define C2K_R_ELM_TO_ASM_CNT2	((UINT32P)(C2KSYS_BASE+0x0200C064))
#define C2K_R_ELM_TO_ASM_CNT3	((UINT32P)(C2KSYS_BASE+0x0200C068))
#define C2K_R_ELM_TO_ASM_CNT4	((UINT32P)(C2KSYS_BASE+0x0200C06C))
#define C2K_R_ELM_SWITCH_STATUS	((UINT32P)(C2KSYS_BASE+0x0200C070))
#define C2K_LOG3G_CTRL	((UINT32P)(C2KSYS_BASE+0x03410000))
#define C2K_LOG3G_OUTCTRL	((UINT32P)(C2KSYS_BASE+0x03410004))
#define C2K_LOG3G_ATBID	((UINT32P)(C2KSYS_BASE+0x03410008))
#define C2K_LOG3G_INTBUFCTRL	((UINT32P)(C2KSYS_BASE+0x0341000C))
#define C2K_LOG3G_DOSTARTOFFSET	((UINT32P)(C2KSYS_BASE+0x03410010))
#define C2K_LOG3G_DOSTOPOFFSET	((UINT32P)(C2KSYS_BASE+0x03410014))
#define C2K_LOG3G_1XSTARTOFFSET	((UINT32P)(C2KSYS_BASE+0x03410018))
#define C2K_LOG3G_1XSTOPOFFSET	((UINT32P)(C2KSYS_BASE+0x0341001C))
#define C2K_LOG3G_ATBERRFLAG	((UINT32P)(C2KSYS_BASE+0x03410020))
#define C2K_LOG3G_CNT_THR	((UINT32P)(C2KSYS_BASE+0x034100EC))
#define C2K_LOG3G_CNT_SAMPLE	((UINT32P)(C2KSYS_BASE+0x034100F0))
#define C2K_C2K_PLL_CON1	((UINT32P)(C2KSYS_BASE+0x02013000))
#define C2K_C2K_PLL_CON2	((UINT32P)(C2KSYS_BASE+0x02013004))
#define C2K_C2K_PLL_CON3	((UINT32P)(C2KSYS_BASE+0x02013008))
#define C2K_C2K_DFS_CON7	((UINT32P)(C2KSYS_BASE+0x0201300C))
#define C2K_C2K_DFS_CON8	((UINT32P)(C2KSYS_BASE+0x02013010))
#define C2K_C2K_DFS_CON9	((UINT32P)(C2KSYS_BASE+0x02013014))
#define C2K_C2K_C2KPLL1_CON0	((UINT32P)(C2KSYS_BASE+0x02013018))
#define C2K_C2K_C2KPLL1_CON1	((UINT32P)(C2KSYS_BASE+0x0201301C))
#define C2K_C2K_C2KPLL1_CON2	((UINT32P)(C2KSYS_BASE+0x02013020))
#define C2K_C2K_C2KPLL1_CON3	((UINT32P)(C2KSYS_BASE+0x02013024))
#define C2K_C2K_C2KPLL1_CON4	((UINT32P)(C2KSYS_BASE+0x02013028))
#define C2K_C2K_C2KPLL2_CON0	((UINT32P)(C2KSYS_BASE+0x0201302C))
#define C2K_C2K_C2KPLL2_CON1	((UINT32P)(C2KSYS_BASE+0x02013030))
#define C2K_C2K_C2KPLL2_CON2	((UINT32P)(C2KSYS_BASE+0x02013034))
#define C2K_C2K_C2KPLL2_CON3	((UINT32P)(C2KSYS_BASE+0x02013038))
#define C2K_C2K_C2KPLL2_CON4	((UINT32P)(C2KSYS_BASE+0x0201303C))
#define C2K_C2K_CPPLL_CON0	((UINT32P)(C2KSYS_BASE+0x02013040))
#define C2K_C2K_CPPLL_CON1	((UINT32P)(C2KSYS_BASE+0x02013044))
#define C2K_C2K_CPPLL_CON2	((UINT32P)(C2KSYS_BASE+0x02013048))
#define C2K_C2K_CPPLL_CON3	((UINT32P)(C2KSYS_BASE+0x0201304C))
#define C2K_C2K_DSPPLL_CON0	((UINT32P)(C2KSYS_BASE+0x02013050))
#define C2K_C2K_DSPPLL_CON1	((UINT32P)(C2KSYS_BASE+0x02013054))
#define C2K_C2K_DSPPLL_CON2	((UINT32P)(C2KSYS_BASE+0x02013058))
#define C2K_C2K_DSPPLL_CON3	((UINT32P)(C2KSYS_BASE+0x0201305C))
#define C2K_C2K_RSV_CON0	((UINT32P)(C2KSYS_BASE+0x02013060))
#define C2K_C2K_SYS_ABIST_MON_CON0	((UINT32P)(C2KSYS_BASE+0x02013064))
#define C2K_C2K_SYS_ABIST_MON_CON1	((UINT32P)(C2KSYS_BASE+0x02013068))
#define C2K_C2K_SYS_ABIST_MON_CON2	((UINT32P)(C2KSYS_BASE+0x0201306C))
#define C2K_C2K_ABIST_MON_DATA0	((UINT32P)(C2KSYS_BASE+0x02013070))
#define C2K_C2K_PLLTD_CON0	((UINT32P)(C2KSYS_BASE+0x02013074))
#define C2K_C2K_PLLTD_CON1	((UINT32P)(C2KSYS_BASE+0x02013078))
#define C2K_C2K_PLLTD_CON2	((UINT32P)(C2KSYS_BASE+0x0201307C))
#define C2K_C2K_PLLTD_CON3	((UINT32P)(C2KSYS_BASE+0x02013080))
#define C2K_C2K_PLLTD_CON4	((UINT32P)(C2KSYS_BASE+0x02013084))
#define C2K_C2K_PLLTD_CON5	((UINT32P)(C2KSYS_BASE+0x02013088))
#define C2K_C2K_PLLTD_CON6	((UINT32P)(C2KSYS_BASE+0x0201308C))
#define C2K_C2K_PLLTD_CON7	((UINT32P)(C2KSYS_BASE+0x02013090))
#define C2K_C2K_FQMTR_CON0	((UINT32P)(C2KSYS_BASE+0x020130F0))
#define C2K_C2K_FQMTR_CON1	((UINT32P)(C2KSYS_BASE+0x020130F4))
#define C2K_C2K_FQMTR_CON2	((UINT32P)(C2KSYS_BASE+0x020130F8))
#define C2K_C2K_FQMTR_DATA	((UINT32P)(C2KSYS_BASE+0x020130FC))
#define C2K_C2K_FH_CON0	((UINT32P)(C2KSYS_BASE+0x02013100))
#define C2K_C2K_FH_CON1	((UINT32P)(C2KSYS_BASE+0x02013104))
#define C2K_C2K_FH_CON2	((UINT32P)(C2KSYS_BASE+0x02013108))
#define C2K_C2K_FH_CON3	((UINT32P)(C2KSYS_BASE+0x0201310C))
#define C2K_C2K_FH_CON4	((UINT32P)(C2KSYS_BASE+0x02013110))
#define C2K_C2K_FH_CON5	((UINT32P)(C2KSYS_BASE+0x02013114))
#define C2K_C2K_FH_CON6	((UINT32P)(C2KSYS_BASE+0x02013118))
#define C2K_C2K_FH_CON7	((UINT32P)(C2KSYS_BASE+0x0201311C))
#define C2K_C2K_FH_CON8	((UINT32P)(C2KSYS_BASE+0x02013120))
#define C2K_C2K_FH_CON9	((UINT32P)(C2KSYS_BASE+0x02013124))
#define C2K_C2K_FH_CON10	((UINT32P)(C2KSYS_BASE+0x02013128))
#define C2K_C2K_PLL_RESERVE_REG	((UINT32P)(C2KSYS_BASE+0x0201312C))
#define C2K_C2K_C2KPLL_TEST	((UINT32P)(C2KSYS_BASE+0x02013130))
#define C2K_C2K_C2KPLL1_MODE_SEL	((UINT32P)(C2KSYS_BASE+0x02013134))
#define C2K_C2K_C2KPLL2_MODE_SEL	((UINT32P)(C2KSYS_BASE+0x02013138))
#define C2K_C2K_C2KPLL_MMD_DIV	((UINT32P)(C2KSYS_BASE+0x0201313C))
#define C2K_C2K_C2KPLL_MON_CTRL	((UINT32P)(C2KSYS_BASE+0x02013140))
#define C2K_C2KDIG_CON2	((UINT32P)(C2KSYS_BASE+0x03870008))
#define C2K_C2KDIG_CON4	((UINT32P)(C2KSYS_BASE+0x03870010))
#define C2K_C2KDIG_CON5	((UINT32P)(C2KSYS_BASE+0x03870014))
#define C2K_C2KDIG_CON6	((UINT32P)(C2KSYS_BASE+0x03870018))
#define C2K_C2KDIG_CON7	((UINT32P)(C2KSYS_BASE+0x0387001C))
#define C2K_C2KDIG_CON8	((UINT32P)(C2KSYS_BASE+0x03870020))
#define C2K_C2KDIG_CON9	((UINT32P)(C2KSYS_BASE+0x03870024))
#define C2K_C2KDIG_CONA	((UINT32P)(C2KSYS_BASE+0x03870028))
#define C2K_C2KDIG_CONC	((UINT32P)(C2KSYS_BASE+0x03870030))
#define C2K_C2KDIG_CON25	((UINT32P)(C2KSYS_BASE+0x03870094))
#define C2K_C2KDIG_CON34	((UINT32P)(C2KSYS_BASE+0x038700D0))
#define C2K_C2KDIG_CON35	((UINT32P)(C2KSYS_BASE+0x038700D4))
#define C2K_C2KDIG_CON36	((UINT32P)(C2KSYS_BASE+0x038700D8))
#define C2K_C2KDIG_CON37	((UINT32P)(C2KSYS_BASE+0x038700DC))
#define C2K_C2KDIG_CON38	((UINT32P)(C2KSYS_BASE+0x038700E0))
#define C2K_C2KDIG_CON39	((UINT32P)(C2KSYS_BASE+0x038700E4))
#define C2K_C2KDIG_CON3A	((UINT32P)(C2KSYS_BASE+0x038700E8))
#define C2K_C2KDIG_CON3B	((UINT32P)(C2KSYS_BASE+0x038700EC))
#define C2K_C2KDIG_CON40	((UINT32P)(C2KSYS_BASE+0x03870100))
#define C2K_C2KDIG_CON41	((UINT32P)(C2KSYS_BASE+0x03870104))
#define C2K_C2KDIG_CON42	((UINT32P)(C2KSYS_BASE+0x03870108))
#define C2K_C2KDIG_CON43	((UINT32P)(C2KSYS_BASE+0x0387010C))
#define C2K_C2KDIG_CON44	((UINT32P)(C2KSYS_BASE+0x03870110))
#define C2K_C2KDIG_CON45	((UINT32P)(C2KSYS_BASE+0x03870114))
#define C2K_C2KDIG_CON46	((UINT32P)(C2KSYS_BASE+0x03870118))
#define C2K_C2KDIG_CON47	((UINT32P)(C2KSYS_BASE+0x0387011C))
#define C2K_C2KDIG_CON48	((UINT32P)(C2KSYS_BASE+0x03870120))
#define C2K_C2KDIG_CON49	((UINT32P)(C2KSYS_BASE+0x03870124))
#define C2K_C2KDIG_CON50	((UINT32P)(C2KSYS_BASE+0x03870140))
#define C2K_C2KDIG_CON5D	((UINT32P)(C2KSYS_BASE+0x03870174))
#define C2K_C2KDIG_CON61	((UINT32P)(C2KSYS_BASE+0x03870184))
#define C2K_C2KDIG_CON62	((UINT32P)(C2KSYS_BASE+0x03870188))
#define C2K_C2KDIG_CON63	((UINT32P)(C2KSYS_BASE+0x0387018C))
#define C2K_C2KDIG_CON64	((UINT32P)(C2KSYS_BASE+0x03870190))
#define C2K_C2KDIG_CON65	((UINT32P)(C2KSYS_BASE+0x03870194))
#define C2K_C2KDIG_CON66	((UINT32P)(C2KSYS_BASE+0x03870198))
#define C2K_C2KDIG_CON67	((UINT32P)(C2KSYS_BASE+0x0387019C))
#define C2K_C2KDIG_CON68	((UINT32P)(C2KSYS_BASE+0x038701A0))
#define C2K_C2KDIG_CON69	((UINT32P)(C2KSYS_BASE+0x038701A4))
#define C2K_C2KDIG_CON6A	((UINT32P)(C2KSYS_BASE+0x038701A8))
#define C2K_C2KDIG_CON6B	((UINT32P)(C2KSYS_BASE+0x038701AC))
#define C2K_C2KDIG_CON6C	((UINT32P)(C2KSYS_BASE+0x038701B0))
#define C2K_C2KDIG_CON6D	((UINT32P)(C2KSYS_BASE+0x038701B4))
#define C2K_C2KDIG_CON70	((UINT32P)(C2KSYS_BASE+0x038701C0))
#define C2K_C2KDIG_CON71	((UINT32P)(C2KSYS_BASE+0x038701C4))
#define C2K_C2KDIG_CON72	((UINT32P)(C2KSYS_BASE+0x038701C8))
#define C2K_C2KDIG_CON73	((UINT32P)(C2KSYS_BASE+0x038701CC))
#define C2K_C2KDIG_CON74	((UINT32P)(C2KSYS_BASE+0x038701D0))
#define C2K_C2KDIG_CON75	((UINT32P)(C2KSYS_BASE+0x038701D4))
#define C2K_C2KDIG_CON76	((UINT32P)(C2KSYS_BASE+0x038701D8))
#define C2K_C2KDIG_CON77	((UINT32P)(C2KSYS_BASE+0x038701DC))
#define C2K_C2KDIG_CON78	((UINT32P)(C2KSYS_BASE+0x038701E0))
#define C2K_C2KDIG_CON79	((UINT32P)(C2KSYS_BASE+0x038701E4))
#define C2K_C2KDIG_CON7A	((UINT32P)(C2KSYS_BASE+0x038701E8))
#define C2K_C2KDIG_CON7B	((UINT32P)(C2KSYS_BASE+0x038701EC))
#define C2K_C2KDIG_CON7C	((UINT32P)(C2KSYS_BASE+0x038701F0))
#define C2K_C2KDIG_CON7D	((UINT32P)(C2KSYS_BASE+0x038701F4))
#define C2K_C2KDIG_CON7E	((UINT32P)(C2KSYS_BASE+0x038701F8))
#define C2K_C2KDIG_CON7F	((UINT32P)(C2KSYS_BASE+0x038701FC))
#define C2K_C2KDIG_CON80	((UINT32P)(C2KSYS_BASE+0x03870200))
#define C2K_C2KDIG_CON81	((UINT32P)(C2KSYS_BASE+0x03870204))
#define C2K_C2KDIG_CON82	((UINT32P)(C2KSYS_BASE+0x03870208))
#define C2K_C2KDIG_CON83	((UINT32P)(C2KSYS_BASE+0x0387020C))
#define C2K_C2KDIG_CON84	((UINT32P)(C2KSYS_BASE+0x03870210))
#define C2K_C2KDIG_CON85	((UINT32P)(C2KSYS_BASE+0x03870214))
#define C2K_C2KDIG_CON86	((UINT32P)(C2KSYS_BASE+0x03870218))
#define C2K_C2KDIG_CON87	((UINT32P)(C2KSYS_BASE+0x0387021C))
#define C2K_C2KDIG_CON88	((UINT32P)(C2KSYS_BASE+0x03870220))
#define C2K_C2KDIG_CON89	((UINT32P)(C2KSYS_BASE+0x03870224))
#define C2K_C2KDIG_CON8A	((UINT32P)(C2KSYS_BASE+0x03870228))
#define C2K_C2KDIG_CON8B	((UINT32P)(C2KSYS_BASE+0x0387022C))
#define C2K_C2KDIG_CON90	((UINT32P)(C2KSYS_BASE+0x03870240))
#define C2K_C2KDIG_CON91	((UINT32P)(C2KSYS_BASE+0x03870244))
#define C2K_C2KDIG_CON92	((UINT32P)(C2KSYS_BASE+0x03870248))
#define C2K_C2KDIG_CON93	((UINT32P)(C2KSYS_BASE+0x0387024C))
#define C2K_C2KDIG_CON94	((UINT32P)(C2KSYS_BASE+0x03870250))
#define C2K_C2KDIG_CON95	((UINT32P)(C2KSYS_BASE+0x03870254))
#define C2K_C2KDIG_CON96	((UINT32P)(C2KSYS_BASE+0x03870258))
#define C2K_C2KSPH_SHARE_DSP2CTL	((UINT32P)(C2KSYS_BASE+0x05CA0000))
#define C2K_C2KSPH_SHARE_M2D2I1	((UINT32P)(C2KSYS_BASE+0x05CA0004))
#define C2K_C2KSPH_SHARE_M2D2I2	((UINT32P)(C2KSYS_BASE+0x05CA0008))
#define C2K_C2KSPH_SHARE_D22MCTL	((UINT32P)(C2KSYS_BASE+0x05CA000C))
#define C2K_C2KSPH_SHARE_D22MSTA	((UINT32P)(C2KSYS_BASE+0x05CA0010))
#define C2K_C2KSPH_SHARE_D22MTID	((UINT32P)(C2KSYS_BASE+0x05CA0014))
#define C2K_C2KSPH_SHARE_2TDMAEN	((UINT32P)(C2KSYS_BASE+0x05CA0018))
#define C2K_C2KSPH_SHARE_2TDMAT1	((UINT32P)(C2KSYS_BASE+0x05CA001C))
#define C2K_C2KSPH_SHARE_2TDMAT2	((UINT32P)(C2KSYS_BASE+0x05CA0020))
#define C2K_C2KSPH_SHARE_2TDMAT3	((UINT32P)(C2KSYS_BASE+0x05CA0024))
#define C2K_C2KSPH_SHARE_DSP2DBG	((UINT32P)(C2KSYS_BASE+0x05CA0028))
#define C2K_C2KSPH_SHARE_DSP2PWDN	((UINT32P)(C2KSYS_BASE+0x05CA0048))
#define C2K_C2KSPH_SHARE_DSP2CKR	((UINT32P)(C2KSYS_BASE+0x05CA004C))
#define C2K_C2KSPH_SHARE_D22MDAT2	((UINT32P)(C2KSYS_BASE+0x05CA0058))
#define C2K_C2KSPH_SHARE_D22MDAT3	((UINT32P)(C2KSYS_BASE+0x05CA005C))
#define C2K_C2KSPH_SHARE_D22MDAT4	((UINT32P)(C2KSYS_BASE+0x05CA0060))
#define C2K_C2KSPH_SHARE_D22MDAT5	((UINT32P)(C2KSYS_BASE+0x05CA0064))
#define C2K_C2KSPH_SHARE_D22MDAT6	((UINT32P)(C2KSYS_BASE+0x05CA0068))
#define C2K_C2KSPH_SHARE_D22MDAT7	((UINT32P)(C2KSYS_BASE+0x05CA006C))
#define C2K_C2KSPH_SHARE_DSP2OPT	((UINT32P)(C2KSYS_BASE+0x05CA0074))
#define C2K_C2KSPH_SHARE_D2M_WAKEUP_CTL	((UINT32P)(C2KSYS_BASE+0x05CA0078))
#define C2K_C2KSPH_SHARE_D2M_WAKEUP_STA	((UINT32P)(C2KSYS_BASE+0x05CA007C))
#define C2K_C2KSPHSYS_CG_CON0	((UINT32P)(C2KSYS_BASE+0x05C00000))
#define C2K_C2KSPHSYS_CG_SET0	((UINT32P)(C2KSYS_BASE+0x05C00010))
#define C2K_C2KSPHSYS_CG_CLR0	((UINT32P)(C2KSYS_BASE+0x05C00020))
#define C2K_C2KSPHSYS_CG_CON2	((UINT32P)(C2KSYS_BASE+0x05C00008))
#define C2K_C2KSPHSYS_CG_SET2	((UINT32P)(C2KSYS_BASE+0x05C00018))
#define C2K_C2KSPHSYS_CG_CLR2	((UINT32P)(C2KSYS_BASE+0x05C00028))
#define C2K_C2KSPHSYS_CG_CON4	((UINT32P)(C2KSYS_BASE+0x05C00030))
#define C2K_C2KSPHSYS_CG_SET4	((UINT32P)(C2KSYS_BASE+0x05C00034))
#define C2K_C2KSPHSYS_CG_CLR4	((UINT32P)(C2KSYS_BASE+0x05C00038))
#define C2K_C2KSPHSYS_CG_MASK0	((UINT32P)(C2KSYS_BASE+0x05C00080))
#define C2K_C2KSPHSYS_CG_MASK2	((UINT32P)(C2KSYS_BASE+0x05C00088))
#define C2K_C2KSPHSYS_DSPCLK_CON	((UINT32P)(C2KSYS_BASE+0x05C00040))
#define C2K_C2KSPHSYS_SLOWDN_CON	((UINT32P)(C2KSYS_BASE+0x05C00044))
#define C2K_C2KSPHSYS_SLOWDN_CNT0	((UINT32P)(C2KSYS_BASE+0x05C00048))
#define C2K_C2KSPHSYS_SLOWDN_CNT1	((UINT32P)(C2KSYS_BASE+0x05C0004C))
#define C2K_C2KSPHSYS_HW_DCM_CON0	((UINT32P)(C2KSYS_BASE+0x05C00050))
#define C2K_C2KSPHSYS_HW_DCM_CON1	((UINT32P)(C2KSYS_BASE+0x05C00054))
#define C2K_C2KSPHSYS_HWCG_BYPASS	((UINT32P)(C2KSYS_BASE+0x05C00058))
#define C2K_C2KSPHSYS_HWCG_CON	((UINT32P)(C2KSYS_BASE+0x05C0005C))
#define C2K_C2KSPHSYS_CG_SWTO26M	((UINT32P)(C2KSYS_BASE+0x05C00060))
#define C2K_C2KSPHSYS_DELSEL0	((UINT32P)(C2KSYS_BASE+0x05C00100))
#define C2K_C2KSPHSYS_DELSEL1	((UINT32P)(C2KSYS_BASE+0x05C00104))
#define C2K_C2KSPHSYS_DELSEL2	((UINT32P)(C2KSYS_BASE+0x05C00108))
#define C2K_C2KSPHSYS_DELSEL3	((UINT32P)(C2KSYS_BASE+0x05C0010C))
#define C2K_C2KSPHSYS_DELSEL4	((UINT32P)(C2KSYS_BASE+0x05C00110))
#define C2K_C2KSPHSYS_AXI_STA0	((UINT32P)(C2KSYS_BASE+0x05C00200))
#define C2K_C2KSPHSYS_AXI_CON0	((UINT32P)(C2KSYS_BASE+0x05C00204))
#define C2K_C2KSPHSYS_AHB_STA0	((UINT32P)(C2KSYS_BASE+0x05C00210))
#define C2K_C2KSPHSYS_AHB_CON0	((UINT32P)(C2KSYS_BASE+0x05C00214))
#define C2K_C2KSPHSYS_APB_STA0	((UINT32P)(C2KSYS_BASE+0x05C00220))
#define C2K_C2KSPHSYS_APB_CON0	((UINT32P)(C2KSYS_BASE+0x05C00224))
#define C2K_C2KSPHSYS_DBG_CON0	((UINT32P)(C2KSYS_BASE+0x05C00300))
#define C2K_C2KSPHSYS_IRDMA_DBG	((UINT32P)(C2KSYS_BASE+0x05C00304))
#define C2K_C2KSPHSYS_SPARE0	((UINT32P)(C2KSYS_BASE+0x05C00308))
#define C2K_MDAFE_MCU_CON0	((UINT32P)(C2KSYS_BASE+0x05CD0080))
#define C2K_MDAFE_MCU_CON1	((UINT32P)(C2KSYS_BASE+0x05CD0084))
#define C2K_MDAFE_IRQ_CON1	((UINT32P)(C2KSYS_BASE+0x05CD0034))
#define C2K_MDAFE_PCM_CON0	((UINT32P)(C2KSYS_BASE+0x05CD0014))
#define C2K_MDAFE_CONN0	((UINT32P)(C2KSYS_BASE+0x05CD00A0))
#define C2K_MDAFE_VMCU_CON0	((UINT32P)(C2KSYS_BASE+0x05CD0000))
#define C2K_MDAFE_VMCU_CON1	((UINT32P)(C2KSYS_BASE+0x05CD000C))
#define C2K_MDAFE_AMCU_CON0	((UINT32P)(C2KSYS_BASE+0x05CD0020))
#define C2K_MDAFE_AMCU_CON1	((UINT32P)(C2KSYS_BASE+0x05CD0024))
#define C2K_PATCH_P0	((UINT32P)(C2KSYS_BASE+0x05CC0000))
#define C2K_PATCH_A0	((UINT32P)(C2KSYS_BASE+0x05CC0004))
#define C2K_PATCH_I0L	((UINT32P)(C2KSYS_BASE+0x05CC0008))
#define C2K_PATCH_I0H	((UINT32P)(C2KSYS_BASE+0x05CC000C))
#define C2K_PATCH_P1	((UINT32P)(C2KSYS_BASE+0x05CC0010))
#define C2K_PATCH_A1	((UINT32P)(C2KSYS_BASE+0x05CC0014))
#define C2K_PATCH_I1L	((UINT32P)(C2KSYS_BASE+0x05CC0018))
#define C2K_PATCH_I1H	((UINT32P)(C2KSYS_BASE+0x05CC001C))
#define C2K_PATCH_EN1L	((UINT32P)(C2KSYS_BASE+0x05CC0100))
#define C2K_PATCH_EN1H	((UINT32P)(C2KSYS_BASE+0x05CC0104))
#define C2K_TRAP_CFG	((UINT32P)(C2KSYS_BASE+0x05CC0150))
#define C2K_TRAP_STA	((UINT32P)(C2KSYS_BASE+0x05CC0154))
#define C2K_TRAP_DA0	((UINT32P)(C2KSYS_BASE+0x05CC0158))
#define C2K_TRAP_DD0	((UINT32P)(C2KSYS_BASE+0x05CC015C))
#define C2K_TRAP_DC0	((UINT32P)(C2KSYS_BASE+0x05CC0160))
#define C2K_TRAP_DA1	((UINT32P)(C2KSYS_BASE+0x05CC0164))
#define C2K_TRAP_DD1	((UINT32P)(C2KSYS_BASE+0x05CC0168))
#define C2K_TRAP_DC1	((UINT32P)(C2KSYS_BASE+0x05CC016C))
#define C2K_TRAP_DA2	((UINT32P)(C2KSYS_BASE+0x05CC0170))
#define C2K_TRAP_DD2	((UINT32P)(C2KSYS_BASE+0x05CC0174))
#define C2K_TRAP_DC2	((UINT32P)(C2KSYS_BASE+0x05CC0178))
#define C2K_SPH_MBIST_START_0	((UINT32P)(C2KSYS_BASE+0x05C10000))
#define C2K_SPH_MBIST_HOLD	((UINT32P)(C2KSYS_BASE+0x05C10004))
#define C2K_SPH_MBIST_BACKGROUND	((UINT32P)(C2KSYS_BASE+0x05C10008))
#define C2K_SPH_MBIST_BSEL	((UINT32P)(C2KSYS_BASE+0x05C1000C))
#define C2K_SPH_MBIST_DONE_SEL	((UINT32P)(C2KSYS_BASE+0x05C10010))
#define C2K_SPH_MBIST_FAIL_SEL	((UINT32P)(C2KSYS_BASE+0x05C10014))
#define C2K_SPH_MBIST_DONE_MASK_0	((UINT32P)(C2KSYS_BASE+0x05C10018))
#define C2K_SPH_MBIST_FAIL_MASK_0	((UINT32P)(C2KSYS_BASE+0x05C10020))
#define C2K_SPH_MBIST_FAIL_MASK_1	((UINT32P)(C2KSYS_BASE+0x05C10024))
#define C2K_SPH_MBIST_DONE_0	((UINT32P)(C2KSYS_BASE+0x05C10030))
#define C2K_SPH_MBIST_FAIL_0	((UINT32P)(C2KSYS_BASE+0x05C10040))
#define C2K_SPH_MBIST_FAIL_1	((UINT32P)(C2KSYS_BASE+0x05C10044))
#define C2K_SPH_DELSEL_DSP_0	((UINT32P)(C2KSYS_BASE+0x05C10050))
#define C2K_SPH_DELSEL_DSP_1	((UINT32P)(C2KSYS_BASE+0x05C10054))
#define C2K_SPH_DELSEL_DSP_2	((UINT32P)(C2KSYS_BASE+0x05C10058))
#define C2K_SPH_DELSEL_DSP_3	((UINT32P)(C2KSYS_BASE+0x05C1005C))
#define C2K_SPH_DELSEL_DSP_4	((UINT32P)(C2KSYS_BASE+0x05C10060))
#define C2K_SPH_DELSEL_DSP_5	((UINT32P)(C2KSYS_BASE+0x05C10064))
#define C2K_SPH_DELSEL_DSP_6	((UINT32P)(C2KSYS_BASE+0x05C10068))
#define C2K_SPH_DELSEL_DSP_7	((UINT32P)(C2KSYS_BASE+0x05C1006C))
#define C2K_SPH_DELSEL_DSP_8	((UINT32P)(C2KSYS_BASE+0x05C10070))
#define C2K_SPH_DELSEL_DSP_9	((UINT32P)(C2KSYS_BASE+0x05C10074))
#define C2K_SPH_DELSEL_DSP_10	((UINT32P)(C2KSYS_BASE+0x05C10078))
#define C2K_SPH_DELSEL_DSP_11	((UINT32P)(C2KSYS_BASE+0x05C1007C))
#define C2K_SPH_DELSEL_DSP_12	((UINT32P)(C2KSYS_BASE+0x05C10080))
#define C2K_SPH_SIGNATURE_CMROM	((UINT32P)(C2KSYS_BASE+0x05C100E0))
#define C2K_SPH_SIGNATURE_PMROM	((UINT32P)(C2KSYS_BASE+0x05C100E4))
#define C2K_SPH_MBIST_RESETB	((UINT32P)(C2KSYS_BASE+0x05C100F0))
#define C2K_SPH_MBIST_SPARE_REG	((UINT32P)(C2KSYS_BASE+0x05C100F4))
#define C2K_SPH_MBIST_MODE_CG_FORCE_ON	((UINT32P)(C2KSYS_BASE+0x05C100F8))
#define C2K_SPH_SLEEP_MEM_CON	((UINT32P)(C2KSYS_BASE+0x05C100FC))
#define C2K_SPH_MBIST_REPAIR_RSTB	((UINT32P)(C2KSYS_BASE+0x05C10100))
#define C2K_SPH_MBIST_REPAIR_REG	((UINT32P)(C2KSYS_BASE+0x05C10104))
#define C2K_SPH_MBIST_REPAIR_OK_0	((UINT32P)(C2KSYS_BASE+0x05C10110))
#define C2K_SPH_MBIST_REPAIR_OK_1	((UINT32P)(C2KSYS_BASE+0x05C10114))
#define C2K_SPH_MBIST_REPAIR_FAIL_0	((UINT32P)(C2KSYS_BASE+0x05C10118))
#define C2K_SPH_MBIST_REPAIR_FAIL_1	((UINT32P)(C2KSYS_BASE+0x05C1011C))
#define C2K_SPH_MBIST_REPAIR_PREFUSE_0	((UINT32P)(C2KSYS_BASE+0x05C10130))
#define C2K_SPH_MBIST_REPAIR_PREFUSE_1	((UINT32P)(C2KSYS_BASE+0x05C10134))
#define C2K_SPH_MBIST_REPAIR_PREFUSE_2	((UINT32P)(C2KSYS_BASE+0x05C10138))
#define C2K_SPH_MBIST_DEBUG_0	((UINT32P)(C2KSYS_BASE+0x05C10140))

// APB Module rccif
#define C2K_RCCIF_MD1_C2K_BASE (0xA0270000)
#define C2K_RCCIF_MD1_C2K_CCIRQ_SET_IRQ	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0000))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CLEAR_IRQ	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0004))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CLEAR_AUTH_EXC	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x000C))
#define C2K_RCCIF_MD1_C2K_CCIRQ_EXC_IRQ	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0010))
#define C2K_RCCIF_MD1_C2K_CCIRQ_EXC_AUTH_FAIL	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0014))
#define C2K_RCCIF_MD1_C2K_CCIRQ_EXC_OVERFLOW	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0018))
#define C2K_RCCIF_MD1_C2K_CCIRQ_EXC_UNDERFLOW	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x001C))
#define C2K_RCCIF_MD1_C2K_CCIRQ_WAKEUP_MASK	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0030))
#define C2K_RCCIF_MD1_C2K_CCIRQ_WAKEUP_MASK_SET	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0034))
#define C2K_RCCIF_MD1_C2K_CCIRQ_WAKEUP_MASK_CLR	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0038))
#define C2K_RCCIF_MD1_C2K_CCIRQ_WAKEUP_STA	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x003C))
#define C2K_RCCIF_MD1_C2K_CCIRQ_DUMMY_0	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0040))
#define C2K_RCCIF_MD1_C2K_CCIRQ_DUMMY_1	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0044))
#define C2K_RCCIF_MD1_C2K_CCIRQ_DUMMY_2	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0048))
#define C2K_RCCIF_MD1_C2K_CCIRQ_DUMMY_3	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x004C))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CTI_EVENT	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0080))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_0	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0100))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_1	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0104))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_2	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0108))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_3	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x010C))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_4	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0110))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_5	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0114))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_6	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0118))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_7	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x011C))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_8	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0120))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_9	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0124))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_10	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0128))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_11	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x012C))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_12	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0130))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_13	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0134))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_14	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0138))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_15	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x013C))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_16	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0140))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_17	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0144))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_18	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0148))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_19	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x014C))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_20	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0150))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_21	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0154))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_22	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0158))
#define C2K_RCCIF_MD1_C2K_CCIRQ_CNT_IRQ_23	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x015C))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_0	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0180))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_1	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0184))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_2	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0188))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_3	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x018C))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_4	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0190))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_5	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0194))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_6	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x0198))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_7	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x019C))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_8	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x01A0))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_9	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x01A4))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_10	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x01A8))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_11	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x01AC))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_12	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x01B0))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_13	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x01B4))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_14	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x01B8))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_15	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x01BC))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_16	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x01C0))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_17	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x01C4))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_18	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x01C8))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_19	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x01CC))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_20	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x01D0))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_21	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x01D4))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_22	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x01D8))
#define C2K_RCCIF_MD1_C2K_CCIRQ_ACK_IRQ_23	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0x01DC))
#define C2K_RCCIF_MD1_C2K_CCIRQ_TXID_AUTH	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0xA))
#define C2K_RCCIF_MD1_C2K_CCIRQ_RXID_AUTH	((UINT32P)(C2K_RCCIF_MD1_C2K_BASE+0xB))

// APB Module rccif
#define C2K_RCCIF_C2K_MD1_BASE (0xA02B0000)
#define C2K_RCCIF_C2K_MD1_CCIRQ_SET_IRQ	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0000))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CLEAR_IRQ	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0004))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CLEAR_AUTH_EXC	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x000C))
#define C2K_RCCIF_C2K_MD1_CCIRQ_EXC_IRQ	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0010))
#define C2K_RCCIF_C2K_MD1_CCIRQ_EXC_AUTH_FAIL	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0014))
#define C2K_RCCIF_C2K_MD1_CCIRQ_EXC_OVERFLOW	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0018))
#define C2K_RCCIF_C2K_MD1_CCIRQ_EXC_UNDERFLOW	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x001C))
#define C2K_RCCIF_C2K_MD1_CCIRQ_WAKEUP_MASK	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0030))
#define C2K_RCCIF_C2K_MD1_CCIRQ_WAKEUP_MASK_SET	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0034))
#define C2K_RCCIF_C2K_MD1_CCIRQ_WAKEUP_MASK_CLR	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0038))
#define C2K_RCCIF_C2K_MD1_CCIRQ_WAKEUP_STA	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x003C))
#define C2K_RCCIF_C2K_MD1_CCIRQ_DUMMY_0	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0040))
#define C2K_RCCIF_C2K_MD1_CCIRQ_DUMMY_1	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0044))
#define C2K_RCCIF_C2K_MD1_CCIRQ_DUMMY_2	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0048))
#define C2K_RCCIF_C2K_MD1_CCIRQ_DUMMY_3	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x004C))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CTI_EVENT	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0080))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_0	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0100))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_1	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0104))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_2	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0108))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_3	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x010C))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_4	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0110))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_5	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0114))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_6	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0118))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_7	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x011C))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_8	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0120))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_9	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0124))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_10	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0128))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_11	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x012C))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_12	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0130))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_13	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0134))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_14	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0138))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_15	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x013C))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_16	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0140))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_17	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0144))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_18	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0148))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_19	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x014C))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_20	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0150))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_21	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0154))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_22	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0158))
#define C2K_RCCIF_C2K_MD1_CCIRQ_CNT_IRQ_23	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x015C))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_0	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0180))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_1	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0184))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_2	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0188))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_3	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x018C))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_4	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0190))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_5	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0194))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_6	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x0198))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_7	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x019C))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_8	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x01A0))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_9	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x01A4))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_10	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x01A8))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_11	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x01AC))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_12	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x01B0))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_13	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x01B4))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_14	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x01B8))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_15	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x01BC))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_16	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x01C0))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_17	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x01C4))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_18	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x01C8))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_19	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x01CC))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_20	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x01D0))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_21	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x01D4))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_22	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x01D8))
#define C2K_RCCIF_C2K_MD1_CCIRQ_ACK_IRQ_23	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0x01DC))
#define C2K_RCCIF_C2K_MD1_CCIRQ_TXID_AUTH	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0xA))
#define C2K_RCCIF_C2K_MD1_CCIRQ_RXID_AUTH	((UINT32P)(C2K_RCCIF_C2K_MD1_BASE+0xB))

// APB Module ccif
#define C2K_CCIF1_BASE (0xA0701000)
#define C2K_CCIF1_CCIF_AP_CTL	((UINT32P)(C2K_CCIF1_BASE+0x000))
#define C2K_CCIF1_CCIF_AP_BSY	((UINT32P)(C2K_CCIF1_BASE+0x004))
#define C2K_CCIF1_CCIF_AP_START	((UINT32P)(C2K_CCIF1_BASE+0x008))
#define C2K_CCIF1_CCIF_AP_WCH	((UINT32P)(C2K_CCIF1_BASE+0x00c))
#define C2K_CCIF1_CCIF_AP_DAT	((UINT32P)(C2K_CCIF1_BASE+0x100))
#define C2K_CCIF1_CCIF_AP_RCH	((UINT32P)(C2K_CCIF1_BASE+0x010))
#define C2K_CCIF1_CCIF_AP_ACK	((UINT32P)(C2K_CCIF1_BASE+0x014))
#define C2K_CCIF1_CCIF_MD_CTL	((UINT32P)(C2K_CCIF1_BASE+0x000))
#define C2K_CCIF1_CCIF_MD_BSY	((UINT32P)(C2K_CCIF1_BASE+0x004))
#define C2K_CCIF1_CCIF_MD_START	((UINT32P)(C2K_CCIF1_BASE+0x008))
#define C2K_CCIF1_CCIF_MD_WCH	((UINT32P)(C2K_CCIF1_BASE+0x00c))
#define C2K_CCIF1_CCIF_MD_DAT	((UINT32P)(C2K_CCIF1_BASE+0x100))
#define C2K_CCIF1_CCIF_MD_RCH	((UINT32P)(C2K_CCIF1_BASE+0x010))
#define C2K_CCIF1_CCIF_MD_ACK	((UINT32P)(C2K_CCIF1_BASE+0x014))
