Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto fd88e3c81a9d42108ae29bdd0eaf23f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSyncs_behav xil_defaultlib.testSyncs xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'leds' [C:/Users/kho29/Desktop/p6_17/p6_17.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'ship_side' [C:/Users/kho29/Desktop/p6_17/p6_17.srcs/sources_1/new/top.v:96]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'ship_side' [C:/Users/kho29/Desktop/p6_17/p6_17.srcs/sources_1/new/top.v:98]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'ship_side' [C:/Users/kho29/Desktop/p6_17/p6_17.srcs/sources_1/new/top.v:100]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'ship_side' [C:/Users/kho29/Desktop/p6_17/p6_17.srcs/sources_1/new/top.v:102]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'ship_side' [C:/Users/kho29/Desktop/p6_17/p6_17.srcs/sources_1/new/top.v:104]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
