<!DOCTYPE html>
<html>
<head>
    <title>全文阅读--XML全文阅读--中国知网</title>
    <link rel="icon" href="/kxreader/favicon.ico" />
    <link rel="shortcut Icon" href="/kxreader/favicon.ico" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <meta name="keywords" content="文献 XML KBASE CNKI 中国知网" />
    <meta name="description" content="XML文献检索" />
    <link href="/kxreader/Content/css/detail?v=qX2z2KjRAEyQiNfAbKtl7dLnsqFoQ5Jdw3TZfDf0n1k1" rel="stylesheet"/>

    <script type="text/javascript">
        var APPPATH = '/kxreader';
    </script>
</head>

<body>
    
<script type="text/javascript" src="//login.cnki.net/TopLogin/api/loginapi/get?type=top&amp;localCSS=&amp;returnurl=%2f%2fkns.cnki.net%2f%2fKXReader%2fDetail%3fTIMESTAMP%3d637133852580725000%26DBCODE%3dCJFD%26TABLEName%3dCJFDLAST2019%26FileName%3dWXYJ201908004%26RESULT%3d1%26SIGN%3dLBEEaZ8XJaadJxmx63zqYQhRkQY%253d"></script>

<div id="headerBox" class="header">
    <div class="topbar">
        <div class="textalign">
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201908004&amp;align=md">
                <i class="icon-cen active" title="居中对齐"></i>
            </a>
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201908004&amp;align=lt">
                <i class="icon-left " title="左对齐"></i>
            </a>
        </div>
        <h6 class="free-tip"><i class="icon"></i>HTML阅读开放试用阶段，欢迎体验！</h6>
    </div>
</div>

    



<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201908004&amp;v=MDg5MDVSNFQ2ajU0TzN6cXFCdEdGckNVUkxPZVplVnVGeW5uVnIvQU1qWFNaTEc0SDlqTXA0OUZZSVFLREg4NHY=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>

    <div class="main">

        

    <div class="sidebar-a">
        <!--sidebar start-->
        <div class="sidenav">
            <div class="arrow"><span></span></div>
            <!--sidebar_list start-->
            <dl class="sidenav-list">
                    <dt class="tit">目录结构</dt>
                            <dd class="guide">
                                    <p><a href="#21" data-title="1 &lt;b&gt;引 言&lt;/b&gt; ">1 <b>引 言</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#24" data-title="2 &lt;b&gt;可重构的基于忆阻器异步时序逻辑电路&lt;/b&gt; ">2 <b>可重构的基于忆阻器异步时序逻辑电路</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#25" data-title="2.1 &lt;b&gt;忆阻器模型&lt;/b&gt;">2.1 <b>忆阻器模型</b></a></li>
                                                <li><a href="#35" data-title="2.2 &lt;b&gt;基于忆阻器的可重构逻辑电路&lt;/b&gt;">2.2 <b>基于忆阻器的可重构逻辑电路</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#44" data-title="3 &lt;b&gt;逻辑仿真与分析&lt;/b&gt; ">3 <b>逻辑仿真与分析</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#48" data-title="3.1 &lt;b&gt;三种基本的逻辑运算&lt;/b&gt;">3.1 <b>三种基本的逻辑运算</b></a></li>
                                                <li><a href="#62" data-title="3.2 &lt;b&gt;其它逻辑运算&lt;/b&gt;">3.2 <b>其它逻辑运算</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#73" data-title="4 &lt;b&gt;结束语&lt;/b&gt; ">4 <b>结束语</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#" data-title="文内图表 ">文内图表</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#31" data-title="&lt;b&gt;表&lt;/b&gt;1 &lt;b&gt;忆阻器的模型参数&lt;/b&gt;"><b>表</b>1 <b>忆阻器的模型参数</b></a></li>
                                                <li><a href="#37" data-title="&lt;b&gt;图&lt;/b&gt;1 &lt;b&gt;一种新型电压控制可重构的基于忆阻器逻辑电路&lt;/b&gt;"><b>图</b>1 <b>一种新型电压控制可重构的基于忆阻器逻辑电路</b></a></li>
                                                <li><a href="#39" data-title="&lt;b&gt;表&lt;/b&gt;2 &lt;b&gt;基于忆阻器电路实现的逻辑功能&lt;/b&gt;"><b>表</b>2 <b>基于忆阻器电路实现的逻辑功能</b></a></li>
                                                <li><a href="#43" data-title="&lt;b&gt;图&lt;/b&gt;2 &lt;b&gt;忆阻器特性仿真结果&lt;/b&gt;"><b>图</b>2 <b>忆阻器特性仿真结果</b></a></li>
                                                <li><a href="#47" data-title="&lt;b&gt;图&lt;/b&gt;3 &lt;b&gt;输入变量信号与脉冲电压源信号的时序逻辑图&lt;/b&gt;"><b>图</b>3 <b>输入变量信号与脉冲电压源信号的时序逻辑图</b></a></li>
                                                <li><a href="#51" data-title="&lt;b&gt;图&lt;/b&gt;4 &lt;b&gt;忆阻器与逻辑功能电路时序图&lt;/b&gt;"><b>图</b>4 <b>忆阻器与逻辑功能电路时序图</b></a></li>
                                                <li><a href="#53" data-title="&lt;b&gt;图&lt;/b&gt;5 &lt;b&gt;忆阻器实质蕴涵逻辑功能时序图&lt;/b&gt;"><b>图</b>5 <b>忆阻器实质蕴涵逻辑功能时序图</b></a></li>
                                                <li><a href="#58" data-title="&lt;b&gt;图&lt;/b&gt;6 &lt;b&gt;忆阻器或逻辑功能的电路时序图&lt;/b&gt;"><b>图</b>6 <b>忆阻器或逻辑功能的电路时序图</b></a></li>
                                                <li><a href="#61" data-title="&lt;b&gt;表&lt;/b&gt;3 &lt;b&gt;可重构忆阻器逻辑电路与现有逻辑电路对比表&lt;/b&gt;"><b>表</b>3 <b>可重构忆阻器逻辑电路与现有逻辑电路对比表</b></a></li>
                                                <li><a href="#65" data-title="&lt;b&gt;表&lt;/b&gt;4 &lt;b&gt;基于实质蕴涵与非逻辑的迭代逻辑对应表&lt;/b&gt;"><b>表</b>4 <b>基于实质蕴涵与非逻辑的迭代逻辑对应表</b></a></li>
                                                <li><a href="#67" data-title="&lt;b&gt;图&lt;/b&gt;7 &lt;b&gt;基于实质蕴涵和非逻辑的迭代步骤图&lt;/b&gt;"><b>图</b>7 <b>基于实质蕴涵和非逻辑的迭代步骤图</b></a></li>
                                    </ul>
                            </dd>
                                    <dd class="guide">
                                        <h6>
                                            <p><a href="#a_bibliography">参考文献</a> </p>
                                        </h6>
                                    </dd>

            </dl>
        </div>
        <!--sidebar end-->
        &nbsp;
        <!--此处有一空格符 勿删-->
    </div>

                <div class="sidebar-b three-collumn" style="width:0;">
            <div class="refer" style="width: 0;">
                <div class="arrow off" title="参考文献"><span></span></div>
                <div class="js-scrollbox" >
                    
                    <div class="subbox active">
                        <h4>
                            <span class="tit">参考文献</span>
                            <a class="close" href="javascript:void(0)">x</a>
                        </h4>
                        <div class="side-scroller">
                            <ul class="refer-list">
                                <li id="82">


                                    <a id="bibliography_1" title=" CHUA L.Memristor--the Missing Circuit Element.[J] IEEE Transactions on Circuit Theory.1971, 18 (5) :507-519." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=&amp;quot;Memristor-The Missing CircuitElement&amp;quot;">
                                        <b>[1]</b>
                                         CHUA L.Memristor--the Missing Circuit Element.[J] IEEE Transactions on Circuit Theory.1971, 18 (5) :507-519.
                                    </a>
                                </li>
                                <li id="84">


                                    <a id="bibliography_2" title=" STRUKOV D B, SNIDER G S, STEWART D R, et al.The Missing Memristor Found.[J] Nature, 2008, 453 (7191) :80-83." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=The missing memristor found">
                                        <b>[2]</b>
                                         STRUKOV D B, SNIDER G S, STEWART D R, et al.The Missing Memristor Found.[J] Nature, 2008, 453 (7191) :80-83.
                                    </a>
                                </li>
                                <li id="86">


                                    <a id="bibliography_3" title=" CHEN Q, WANG X P, WAN H B, et al.A Circuit Design for Muliti-inputs Stateful OR Gate.[J] Physics Letters A.2016, 380 (38) :3081-3085." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A Circuit Design for Muliti-inputs Stateful OR Gate">
                                        <b>[3]</b>
                                         CHEN Q, WANG X P, WAN H B, et al.A Circuit Design for Muliti-inputs Stateful OR Gate.[J] Physics Letters A.2016, 380 (38) :3081-3085.
                                    </a>
                                </li>
                                <li id="88">


                                    <a id="bibliography_4" title=" ZHANG Y, SHEN Y, WANG X P, et al.A Novel Design for Memristor Based Logic Switch and Crossbar Circuits.[J] IEEE Transactions on Circuit and System-I Regular Papers.2015, 62 (5) :1402-1411." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A novel design for memristor-based logic switch and crossbar circuits">
                                        <b>[4]</b>
                                         ZHANG Y, SHEN Y, WANG X P, et al.A Novel Design for Memristor Based Logic Switch and Crossbar Circuits.[J] IEEE Transactions on Circuit and System-I Regular Papers.2015, 62 (5) :1402-1411.
                                    </a>
                                </li>
                                <li id="90">


                                    <a id="bibliography_5" title=" KHALID M, SINGH J.Memristor Based Unbalanced Ternary Logic Gates.[J] Analog Integrated Circuits &amp;amp; Signal Processing, 2016, 87 (3) :399-406." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Memristor Based Unbalanced Ternary Logic Gates">
                                        <b>[5]</b>
                                         KHALID M, SINGH J.Memristor Based Unbalanced Ternary Logic Gates.[J] Analog Integrated Circuits &amp;amp; Signal Processing, 2016, 87 (3) :399-406.
                                    </a>
                                </li>
                                <li id="92">


                                    <a id="bibliography_6" title=" WANG Z R, SU Y T, LI Y, et al.Functionally Complete Boolean Logic in 1T1R Resistive Random Access Memory.[J] IEEE Electron Device Letters.2017, 38 (2) :179-182." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Functionally complete Boolean logic in 1T1R resistive random access memory">
                                        <b>[6]</b>
                                         WANG Z R, SU Y T, LI Y, et al.Functionally Complete Boolean Logic in 1T1R Resistive Random Access Memory.[J] IEEE Electron Device Letters.2017, 38 (2) :179-182.
                                    </a>
                                </li>
                                <li id="94">


                                    <a id="bibliography_7" title=" NISHIL T, GUPTA S, MANE P, et al.Logic Design within Memristive Memories Using Memristor Aided Logic.[J] IEEE Transactions on Nanotechnology.2016, 15 (4) :635-650." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Logic design within memristive memories using memristor-aided lo gic (MAGIC)">
                                        <b>[7]</b>
                                         NISHIL T, GUPTA S, MANE P, et al.Logic Design within Memristive Memories Using Memristor Aided Logic.[J] IEEE Transactions on Nanotechnology.2016, 15 (4) :635-650.
                                    </a>
                                </li>
                                <li id="96">


                                    <a id="bibliography_8" title=" KVATINSKY S, STATAT G, WALD N, et al.Memristor-Based Material Implication (IMPLY) Logic:Design Principles and Methodologies.[J] IEEE Transactions on very large scale integration (VLSI) systems.2014, 20 (10) :2054-2066." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Memristorbased material implication(IMPLY)logic:design principles and methodologies">
                                        <b>[8]</b>
                                         KVATINSKY S, STATAT G, WALD N, et al.Memristor-Based Material Implication (IMPLY) Logic:Design Principles and Methodologies.[J] IEEE Transactions on very large scale integration (VLSI) systems.2014, 20 (10) :2054-2066.
                                    </a>
                                </li>
                                <li id="98">


                                    <a id="bibliography_9" title=" VOURKAS I, BATSOS A, SIRAKOULIS G C.SPICE modeling nonlinear memristive behavior.[J] International Journal of Circuit Theory and Applications.2015, 43 (5) :533-565." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=SJWD&amp;filename=SJWD15042400000562&amp;v=MjYyNjhDWG83b0JNVDZUNFBRSC9pclJkR2VycVFUTW53WmVadUh5am1VYi9JSVZ3UmFobz1OaWZjYXJLOUh0WE9xNDlGWk9zUA==&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[9]</b>
                                         VOURKAS I, BATSOS A, SIRAKOULIS G C.SPICE modeling nonlinear memristive behavior.[J] International Journal of Circuit Theory and Applications.2015, 43 (5) :533-565.
                                    </a>
                                </li>
                            </ul>
                            <div style='display: none;' class="zqscroller" >
                                <h4 class="">附加材料</h4>
                                <ul></ul>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
            &nbsp;
            <!--此处有一空格符 勿删-->
        </div>

        
    <div class="content">



        <!--tips start-->
                            <div class="tips">
                    <a href="http://navi.cnki.net/KNavi/JournalDetail?pcode=CJFD&amp;pykm=WXYJ" target="_blank">微电子学与计算机</a>
                2019,36(08),14-18             </div>
        <!--tips end-->
            <div class="top-title">
                <h1 class="title">
                    <span class="vm"><b>一种基于忆阻器的可重构逻辑电路</b></span>
                                    </h1>

            </div>
                        <h2>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E4%BB%98%E8%BF%85&amp;code=38560053&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">付迅</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E5%BD%AD%E8%8F%8A%E7%BA%A2&amp;code=07360645&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">彭菊红</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E6%9D%A8%E7%BB%B4%E6%98%8E&amp;code=07366619&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">杨维明</a>
                </h2>
                    <h2>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E6%B9%96%E5%8C%97%E5%A4%A7%E5%AD%A6%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%B8%8E%E4%BF%A1%E6%81%AF%E5%B7%A5%E7%A8%8B%E5%AD%A6%E9%99%A2&amp;code=0234810&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">湖北大学计算机与信息工程学院</a>
            </h2>

        
<div class="link">
    <a id="aexport" class="icon icon-output"  onclick="" href="javascript:void(0);"><i></i>导出/参考文献</a>
    
    <span class="shareBoard" onmouseover="$('#sharedet').show();$('#this').addClass('shareBoardCUR')" onmouseout="$('#sharedet').hide();$('#this').removeClass('shareBoardCUR')">
        <a class="icon icon-share" href="#"><i></i>分享<em></em></a>
        <ul class="shareHide" id="sharedet" style="display: none;">
            <li><a title="复制链接" class="copy" onclick="" href="#"><i></i>复制链接</a></li>
            <li><a title="分享到新浪微博" class="xl" onclick="" href="javascript:common.ShareAction('xl');"><i></i>新浪微博</a></li>
            <li>
                <a title="分享到微信" class="wx" onclick="" href="#"><i></i>微信扫一扫</a>
                <div class="qrcode"><img src='' alt='' /></div>
            </li>
        </ul>

    </span>
    
    <a id="RefTrack" title="创建引文跟踪" class="icon icon-track" onclick="" href="javascript:void(0);"> <i></i>创建引文跟踪 </a>
    <a id="ashoucang" title="收藏" class="icon icon-favor" onclick="" href="javascript:void(0);"><i></i>收藏</a>
    <a class="icon icon-print" onclick="window.print();" href="javascript:void(0);"><i></i>打印</a>
    
    <!--版本切换 end-->
</div>
                            <div class="data" id="a_abstract">
                <span class="keys">摘<span style="font-family: 'Times New Roman';">&nbsp;&nbsp;&nbsp;&nbsp;</span>要：</span>
                <p>为解决现有忆阻器电路逻辑功能单一与结构简单之间的矛盾, 论文设计了一种具有可重构功能的忆阻器逻辑电路.该电路利用忆阻器具有记忆电阻的特性, 通过预置和逻辑运算两个操作步骤, 可以实现大多数的逻辑操作.为了使该电路具备逻辑功能的完备性, 其他未实现的逻辑操作可以采用基于实质蕴涵和非逻辑的逻辑迭代运算来实现;并通过设计异步时序结构克服电路逻辑的误操作, 增强电路稳定性.与其他已提出的基于忆阻器逻辑电路相比, 此电路用较少的忆阻器与操作步骤去实现更多的逻辑功能.通过使用P-spice仿真, 验证了逻辑电路的可行性.</p>
            </div>
                    <div class="data" id="a_keywords">
                <span class="keys">关键词：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%BF%86%E9%98%BB%E5%99%A8&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">忆阻器;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%8F%AF%E9%87%8D%E6%9E%84&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">可重构;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%AE%9E%E8%B4%A8%E8%95%B4%E6%B6%B5&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">实质蕴涵;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E9%80%BB%E8%BE%91%E8%BF%90%E7%AE%97&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">逻辑运算;</a>
                </p>
            </div>
        
        <!--brief start-->
        
            <div class="brief">
                    <p>
                            <b>作者简介：</b>
                                                        <span>
                                    付迅, 男, (1994-) , 硕士研究生.研究方向为忆阻器电路设计.;
                                </span>
                                <span>
                                    *彭菊红, (通讯作者) , 女, (1978-) , 硕士, 讲师.研究方向为记忆电路的研究与设计.E-mail:juhongpeng@hubu.edu.cn.;
                                </span>
                                <span>
                                    杨维明, 男, (1969-) , 博士, 教授.研究方向为射频器件与电路.;
                                </span>
                    </p>
                                    <p><b>收稿日期：</b>2018-11-06</p>

                    <p>

                            <b>基金：</b>
                                                        <span>国家大创项目 (201710512009);</span>
                                <span>湖北省科技厅自然科学基金 (2017CFB347);</span>
                    </p>
            </div>
                    <h1><b>A reconfigurable logical circuit based on memristor</b></h1>
                    <h2>
                    <span>FU Xun</span>
                    <span>PENG Ju-hong</span>
                    <span>YANG Wei-ming</span>
            </h2>
                    <h2>
                    <span>Faculty of yuand Information Engineering, Hubei University</span>
            </h2>
                            <div class="data" id="a_abstractEN">
                <span class="keys">Abstract：</span>
                <p>To solve the contradiction between simple logical functions and simple circuit structure, a kind of reconfigurable logical circuit based on memristor was designed in this paper. By using the characteristics of memory and two operation steps of initialization and logical operation, most of logic functions can be implemented. The other logic functions can be realized by the iterated operation based on IMP and FALSE. To overcome the logic misoperation and enhance the stability of the circuit, an asynchronous sequential circuit structure was employed. Compared to other logical circuit based on memristor, less memristors and logical steps are used to implement more logical functions. The Pspice simulation results verified the feasible of the circuit.</p>
            </div>
                    <div class="data" id="a_keywordsEN">
                <span class="keys">Keyword：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=Memristor&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">Memristor;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=Reconfigurable&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">Reconfigurable;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=Asynchronous%20Sequential&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">Asynchronous Sequential;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=Imply&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">Imply;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=Initialization&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">Initialization;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=Logic%20operation&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">Logic operation;</a>
                </p>
            </div>
                    <div class="brief">
                
                    <p>
                                            </p>
                                    <p><b>Received：</b> 2018-11-06</p>
                                    <p>
                                            </p>
            </div>


        <!--brief start-->
                        <h3 id="21" name="21" class="anchor-tag">1 <b>引 言</b></h3>
                <div class="p1">
                    <p id="22">忆阻器与晶体管相比, 具有非易失性、高集成性、低功率、良好的CMOS器件的兼容性等优点, 被认为是一个有希望的取代传统CMOS的新型纳米器件<citation id="105" type="reference"><link href="82" rel="bibliography" /><link href="84" rel="bibliography" /><sup>[<a class="sup">1</a>,<a class="sup">2</a>]</sup></citation>.基于忆阻器的电路单元可以实现电路并行存储与擦写操作, 成为数字逻辑电路设计领域的热点.文献<citation id="100" type="reference">[<a class="sup">3</a>]</citation>报道了一种通过两个忆阻器与一个操作步骤去实现或逻辑运算的电路, 文献<citation id="101" type="reference">[<a class="sup">4</a>]</citation>通过初始化几个模拟开关实现与、或、非逻辑运算的4M1M结构, 文献<citation id="102" type="reference">[<a class="sup">5</a>]</citation>基于非平衡三元实现与、或、非、与非、或非逻辑功能的忆阻器逻辑电路, 文献<citation id="103" type="reference">[<a class="sup">6</a>]</citation>通过初始化与写入数据两步去实现大多数逻辑运算的1T1R, 一个基于忆阻器的可重配置的电路<citation id="104" type="reference"><link href="94" rel="bibliography" /><sup>[<a class="sup">7</a>]</sup></citation>等.</p>
                </div>
                <div class="p1">
                    <p id="23">本文设计了一种新的可重构的基于忆阻器异步时序逻辑电路, 简化了忆阻器逻辑电路结构, 采用异步时序结构解决了输出逻辑改变时忆阻器电阻状态的改变引起的电路逻辑功能错误的问题.</p>
                </div>
                <h3 id="24" name="24" class="anchor-tag">2 <b>可重构的基于忆阻器异步时序逻辑电路</b></h3>
                <h4 class="anchor-tag" id="25" name="25">2.1 <b>忆阻器模型</b></h4>
                <div class="p1">
                    <p id="26">忆阻器模型可以由以下方程描述其工作原理:</p>
                </div>
                <div class="p1">
                    <p id="27" class="code-formula">
                        <mathml id="27"><math xmlns="http://www.w3.org/1998/Math/MathML"><mtable columnalign="left"><mtr><mtd><mfrac><mrow><mi>d</mi><mi>ω</mi><mo stretchy="false"> (</mo><mi>t</mi><mo stretchy="false">) </mo></mrow><mrow><mi>d</mi><mi>t</mi></mrow></mfrac><mo>=</mo><mi>f</mi><mo stretchy="false"> (</mo><mi>ω</mi><mo>, </mo><mi>i</mi><mo stretchy="false">) </mo><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>1</mn><mo stretchy="false">) </mo></mtd></mtr><mtr><mtd><mi>v</mi><mo stretchy="false"> (</mo><mi>t</mi><mo stretchy="false">) </mo><mo>=</mo><mi>R</mi><mo stretchy="false"> (</mo><mi>ω</mi><mo>, </mo><mi>i</mi><mo stretchy="false">) </mo><mo>⋅</mo><mi>i</mi><mo stretchy="false"> (</mo><mi>t</mi><mo stretchy="false">) </mo><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>2</mn><mo stretchy="false">) </mo></mtd></mtr><mtr><mtd><mi>v</mi><mo stretchy="false"> (</mo><mi>t</mi><mo stretchy="false">) </mo><mo>=</mo><mo stretchy="false"> (</mo><mi>R</mi><msub><mrow></mrow><mrow><mtext>o</mtext><mtext>n</mtext></mrow></msub><mfrac><mrow><mi>ω</mi><mo stretchy="false"> (</mo><mi>t</mi><mo stretchy="false">) </mo></mrow><mi>D</mi></mfrac><mo>+</mo><mi>R</mi><msub><mrow></mrow><mrow><mtext>o</mtext><mtext>f</mtext><mtext>f</mtext></mrow></msub><mo stretchy="false"> (</mo><mn>1</mn><mo>-</mo><mfrac><mrow><mi>ω</mi><mo stretchy="false"> (</mo><mi>t</mi><mo stretchy="false">) </mo></mrow><mi>D</mi></mfrac><mo stretchy="false">) </mo><mi>i</mi><mo stretchy="false"> (</mo><mi>t</mi><mo stretchy="false">) </mo><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>3</mn><mo stretchy="false">) </mo></mtd></mtr><mtr><mtd><mfrac><mrow><mi>d</mi><mi>ω</mi></mrow><mrow><mi>d</mi><mi>t</mi></mrow></mfrac><mo>=</mo><mi>μ</mi><msub><mrow></mrow><mi>v</mi></msub><mfrac><mrow><mi>R</mi><msub><mrow></mrow><mrow><mtext>o</mtext><mtext>n</mtext></mrow></msub></mrow><mi>D</mi></mfrac><mi>i</mi><mo stretchy="false"> (</mo><mi>t</mi><mo stretchy="false">) </mo><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>4</mn><mo stretchy="false">) </mo></mtd></mtr></mtable></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="28">式中, <i>D</i>为半导体材料薄膜厚度;掺杂区的宽度为ω;而非掺杂去区的宽度为<i>D</i>-<i>ω</i>;<i>i</i> (<i>t</i>) 代表忆阻器的电流;<i>v</i> (<i>t</i>) 代表忆阻器的电压值;<i>t</i>为时间.</p>
                </div>
                <div class="p1">
                    <p id="29">当<i>ω</i> (<i>t</i>) =<i>D</i>的时候, 忆阻器的电阻为<i>R</i><sub>on</sub>, 当<i>ω</i> (<i>t</i>) =0的时候, 忆阻器的电阻为 <i>R</i><sub>off</sub>. <i>ω</i> (<i>t</i>) 的范围为[0, <i>D</i>], <i>μ</i><sub><i>v</i></sub>为平均离子迁移率.忆阻器可以被等效为非掺杂区的绝缘电阻与掺杂取的导通电阻串联而成.</p>
                </div>
                <div class="p1">
                    <p id="30">本文采用VourKas所提出的模型<citation id="106" type="reference"><link href="96" rel="bibliography" /><link href="98" rel="bibliography" /><sup>[<a class="sup">8</a>,<a class="sup">9</a>]</sup></citation>, 其中忆阻器模型的参数如表1所示.</p>
                </div>
                <div class="area_img" id="31">
                    <p class="img_tit"><b>表</b>1 <b>忆阻器的模型参数</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="31" border="1"><tr><td><br />模型参数</td><td>数值</td></tr><tr><td><br />忆阻器变化参数α</td><td>1×10<sup>13</sup></td></tr><tr><td><br />忆阻器阈值电压</td><td>±1.6 V</td></tr><tr><td><br />忆阻器高阻态电阻</td><td>20 KΩ</td></tr><tr><td><br />忆阻器低阻态电阻</td><td>1 KΩ</td></tr><tr><td><br />忆阻器初始阻态电阻</td><td>10 KΩ</td></tr><tr><td><br />忆阻器窗函数的光滑曲线参数β</td><td>10<sup>-4</sup></td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="p1">
                    <p id="32">忆阻器的初始电阻<i>R</i><sub>int</sub>为10 K, 当加在忆阻器的两端电压超过正向阈值电压<i>V</i><sub>th+</sub> (正向阈值电压是1.6 V) , 忆阻器的电阻状态为置被低阻态 <i>R</i><sub>on</sub>, 当加在忆阻器的两端电压超过负向阈值电压<i>V</i><sub>th-</sub> (负向阈值电压是-1.6 V) , 忆阻器的电阻状态被置为高阻态 <i>R</i><sub>off</sub>.任何不会超过阈值电压的电压信号加在忆阻器的两端不会引起忆阻器的阻态变化.</p>
                </div>
                <div class="p1">
                    <p id="33" class="code-formula">
                        <mathml id="33"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mrow><mo>{</mo><mrow><mtable><mtr><mtd columnalign="left"><mo stretchy="false"> (</mo><mi>V</mi><msub><mrow></mrow><mrow><mi>Μ</mi><mo>+</mo></mrow></msub><mo>-</mo><mi>V</mi><msub><mrow></mrow><mrow><mi>Μ</mi><mo>-</mo></mrow></msub><mo stretchy="false">) </mo><mo>&gt;</mo><mi>V</mi><msub><mrow></mrow><mrow><mtext>t</mtext><mtext>h</mtext><mo>+</mo></mrow></msub><mi>R</mi><msub><mrow></mrow><mi>Μ</mi></msub><mo>=</mo><mi>R</mi><msub><mrow></mrow><mrow><mtext>o</mtext><mtext>n</mtext></mrow></msub></mtd></mtr><mtr><mtd columnalign="left"><mi>V</mi><msub><mrow></mrow><mrow><mtext>t</mtext><mtext>h</mtext><mo>-</mo></mrow></msub><mo>&lt;</mo><mo stretchy="false"> (</mo><mi>V</mi><msub><mrow></mrow><mrow><mi>Μ</mi><mo>+</mo></mrow></msub><mo>-</mo><mi>V</mi><msub><mrow></mrow><mrow><mi>Μ</mi><mo>-</mo></mrow></msub><mo stretchy="false">) </mo><mo>&lt;</mo><mi>V</mi><msub><mrow></mrow><mrow><mtext>t</mtext><mtext>h</mtext><mo>+</mo></mrow></msub><mi>R</mi><msub><mrow></mrow><mi>Μ</mi></msub><mo>=</mo><mtext>R</mtext><msub><mrow></mrow><mi>Μ</mi></msub></mtd></mtr><mtr><mtd columnalign="left"><mo stretchy="false"> (</mo><mi>V</mi><msub><mrow></mrow><mrow><mi>Μ</mi><mo>+</mo></mrow></msub><mo>-</mo><mi>V</mi><msub><mrow></mrow><mrow><mi>Μ</mi><mo>-</mo></mrow></msub><mo stretchy="false">) </mo><mo>&lt;</mo><mi>V</mi><msub><mrow></mrow><mrow><mtext>t</mtext><mtext>h</mtext><mo>-</mo></mrow></msub><mi>R</mi><msub><mrow></mrow><mi>Μ</mi></msub><mo>=</mo><mi>R</mi><msub><mrow></mrow><mrow><mtext>o</mtext><mtext>f</mtext><mtext>f</mtext></mrow></msub></mtd></mtr></mtable></mrow></mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>5</mn><mo stretchy="false">) </mo></mrow></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="34">忆阻器的电阻状态可以作为输出变量<i>M</i>, 当它为高电阻状态<i>R</i><sub>off</sub>的时候记作逻辑“0”, 当它为低电阻状态<i>R</i><sub>on</sub>的时候记作逻辑“1”.</p>
                </div>
                <h4 class="anchor-tag" id="35" name="35">2.2 <b>基于忆阻器的可重构逻辑电路</b></h4>
                <div class="p1">
                    <p id="36">本文提出的可重构忆阻器电路如图1所示, 此电路有4个输入变量:电压输入信号<i>V</i>in1和<i>V</i>in2、控制信号<i>E</i>, 忆阻器的状态信号<i>M</i>. 通过初始化与逻辑运算这两个操作步骤实现所需的逻辑功能, 两个操作步骤输入信号的时域参数取决于忆阻器的阻变时间.图2由忆阻器<i>M</i>1、模拟开关<i>S</i>1、<i>S</i>2, 脉冲电压源、<i>V</i>in1、<i>V</i>in2、<i>V</i>3和<i>V</i>4组成.这种模拟开关可由MOS晶体管的开关特性去实现.本文采用异步时序电路设计方法 (即使用预制与逻辑操作这两步实现逻辑运算) , 预置步骤可克服逻辑功能的误操作, 增强电路的稳定性.</p>
                </div>
                <div class="area_img" id="37">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201908004_037.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图1 一种新型电压控制可重构的基于忆阻器逻辑电路" src="Detail/GetImg?filename=images/WXYJ201908004_037.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>1 <b>一种新型电压控制可重构的基于忆阻器逻辑电路</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201908004_037.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="38"><i>V</i>3和<i>V</i>4是由同一个输入信号<i>M</i>来控制, 这三个输入组成了忆阻器预置操作的电路, 其中<i>M</i>的<i>T</i><sub>TR</sub>上升时间、<i>T</i><sub>TF</sub>下降时间、<i>T</i><sub>TD</sub>延迟时间和<i>T</i><sub>PW</sub> 脉冲宽度与脉冲电压源<i>V</i>3和<i>V</i>4保持一致.当<i>M</i>=<i>V</i><sub>IH</sub>, <i>V</i>3与忆阻器的电路导通而<i>V</i>4与忆阻器的电路断开, 此时忆阻器的电阻状态被初始化为高电阻<i>R</i><sub>on</sub> 即逻辑“1”;当<i>M</i>=<i>V</i><sub>IL</sub>, <i>V</i>3与忆阻器的电路断开而<i>V</i>4与忆阻器的电路导通, 此时忆阻器的电阻状态被初始化为低电阻<i>R</i><sub>off</sub> 即逻辑“0”.</p>
                </div>
                <div class="area_img" id="39">
                    <p class="img_tit"><b>表</b>2 <b>基于忆阻器电路实现的逻辑功能</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="39" border="1"><tr><td><br /><i>V</i>in1</td><td><i>V</i>in2</td><td><i>M</i></td><td><i>E</i></td><td>Logic<br /> function</td></tr><tr><td><br />A</td><td>B</td><td>0</td><td>0</td><td>False</td></tr><tr><td><br />A</td><td>B</td><td>0</td><td>1</td><td>A</td></tr><tr><td><br />B</td><td>A</td><td>1</td><td>0</td><td>NOT A</td></tr><tr><td><br />A</td><td>B</td><td>1</td><td>0</td><td>NOT B</td></tr><tr><td><br />A</td><td>B</td><td>1</td><td>1</td><td>TRUE</td></tr><tr><td><br />A</td><td>0</td><td>B</td><td>0</td><td>B</td></tr><tr><td><br />A</td><td>0</td><td>B</td><td>1</td><td>A OR B</td></tr><tr><td><br />A</td><td>0</td><td>0</td><td>B</td><td>A AND B</td></tr><tr><td><br />0</td><td>A</td><td>B</td><td>0</td><td>B NIMP A</td></tr><tr><td><br />0</td><td>A</td><td>1</td><td>B</td><td>A IMP B</td></tr><tr><td><br />0</td><td>B</td><td>A</td><td>0</td><td>A NIMP B</td></tr><tr><td><br />0</td><td>B</td><td>1</td><td>A</td><td>B IMP A</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="p1">
                    <p id="40">输入信号E控制<i>V</i>in1和<i>V</i>in2电路的导通与断开, 这三个信号组成了忆阻器逻辑操作的电路, 其中<i>E</i>的<i>T</i><sub>TR</sub>、<i>T</i><sub>TF</sub>、<i>T</i><sub>TD</sub>和<i>T</i><sub>PW</sub> 与输入信号<i>V</i>in1和<i>V</i>in2保持一致.</p>
                </div>
                <div class="p1">
                    <p id="41">当<i>E</i>=<i>V</i><sub>IH</sub>, <i>V</i>in1与忆阻器的电路导通而<i>V</i>in2与忆阻器的电路断开, 若<i>V</i>in1=<i>V</i><sub>IH</sub>, 则加在忆阻器两端的电压大于正向阈值电压, 忆阻器的阻值状态会改变为高阻态<i>R</i><sub>on</sub>即逻辑“1”, 其他情况下忆阻器的阻值状态不会发生改变;当<i>E</i>=<i>V</i><sub>IL</sub>, <i>V</i>in1与忆阻器的电路断开而<i>V</i>in2与忆阻器的电路导通, 如果此时<i>V</i>in1=-<i>V</i><sub>IH</sub>, 则加在忆阻器两端的电压小于负向阈值电压, 忆阻器的阻值状态会改变为低阻态<i>R</i><sub>off.</sub>即逻辑“0”, 其他情况下忆阻器的阻值状态不会发生改变.</p>
                </div>
                <div class="p1">
                    <p id="42">如表2, 该电路可以通过初始化与逻辑运算两个步骤来实现大多数的逻辑功能.将电路的两个输入变量初始化为一个特定的值, 另两个输入变量看作逻辑输入变量<i>A</i>与<i>B</i>, 在进行逻辑运算之后, 忆阻器的阻值状态<i>M</i> (set) 可以作为逻辑输出, 存储在忆阻器中的数据可以通过电阻分压电路实现电阻逻辑到电压逻辑的转换.</p>
                </div>
                <div class="area_img" id="43">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201908004_04300.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图2 忆阻器特性仿真结果" src="Detail/GetImg?filename=images/WXYJ201908004_04300.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>2 <b>忆阻器特性仿真结果</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201908004_04300.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h3 id="44" name="44" class="anchor-tag">3 <b>逻辑仿真与分析</b></h3>
                <div class="p1">
                    <p id="45">忆阻器特性仿真如图2所示.</p>
                </div>
                <div class="p1">
                    <p id="46">从图2 (a) 可以看出, 忆阻器从高阻态<i>R</i><sub>off</sub>转变到低阻态<i>R</i><sub>on</sub>的时间约为4 ns, 从低阻态<i>R</i><sub>on</sub>转变为高阻态<i>R</i><sub>off</sub>的时间近似约为5 ns.脉冲电压源<i>V</i>3、<i>V</i>4和输入信号<i>M</i>的时域参数被设计为:<i>T</i><sub>PW</sub>=10ns, <i>T</i><sub>TD</sub>=20ns, <i>T</i><sub>TR</sub>=0ns, <i>T</i><sub>TF</sub>=0ns, 输入信号<i>V</i>in1、<i>V</i>in2和E的时域参数被设计为:<i>T</i><sub>PW</sub>=20ns, <i>T</i><sub>TD</sub>=10ns, <i>T</i><sub>TR</sub>=0ns, <i>T</i><sub>TF</sub>=0ns, 且电路刚开始启动的时候后者比前者要滞后10ns, 输入信号的时序如图3所示, 电路的周期T为30ns, 被分成10ns的初始化周期<i>t</i><sub>1</sub>与20ns的逻辑运算周期<i>t</i><sub>2</sub>两个部分.使用P-SPICE进行仿真验证, 其中电路元件的参数为:<i>V</i><sub>th+</sub>=|<i>V</i><sub>th-</sub>|=1.6V, <i>R</i><sub>off</sub>=20K, <i>R</i><sub>on</sub>=1k, <i>R</i><sub>int</sub>=10K, <i>V</i><sub>IH</sub>=2V, <i>V</i><sub>IL</sub>=0.5V, <i>V</i>3=2V, <i>V</i>4=-2V.</p>
                </div>
                <div class="area_img" id="47">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201908004_047.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图3 输入变量信号与脉冲电压源信号的时序逻辑图" src="Detail/GetImg?filename=images/WXYJ201908004_047.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>3 <b>输入变量信号与脉冲电压源信号的时序逻辑图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201908004_047.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="48" name="48">3.1 <b>三种基本的逻辑运算</b></h4>
                <h4 class="anchor-tag" id="49" name="49">3.1.1 与逻辑</h4>
                <div class="p1">
                    <p id="50">与逻辑电路由两个操作步骤实现:第一步, 初始化.忆阻器的初始状态通过输入信号<i>M</i>被预置为<i>R</i><sub>off</sub>, 即输入信号<i>M</i>是低电平<i>V</i><sub>IL</sub>即逻辑“0”, <i>V</i>in2被预置为 (-V<sub>IL</sub>) 即逻辑“0”.第二步, 逻辑运算.输入信号<i>V</i>in1被设计为逻辑变量<i>A</i>, 输入信号<i>E</i>被设计为逻辑变量<i>B</i>, 逻辑运算之后忆阻器的阻值状态即逻辑输出变量<i>M</i> (set) =<i>AB</i>.仿真结果如图4所示.</p>
                </div>
                <div class="area_img" id="51">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201908004_051.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图4 忆阻器与逻辑功能电路时序图" src="Detail/GetImg?filename=images/WXYJ201908004_051.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>4 <b>忆阻器与逻辑功能电路时序图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201908004_051.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="52" name="52">3.1.2 实质蕴涵逻辑</h4>
                <div class="area_img" id="53">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201908004_053.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图5 忆阻器实质蕴涵逻辑功能时序图" src="Detail/GetImg?filename=images/WXYJ201908004_053.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>5 <b>忆阻器实质蕴涵逻辑功能时序图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201908004_053.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="54">第一步, 忆阻器的初始状态通过输入信号<i>M</i>被预置为<i>R</i><sub>on</sub>, 即输入信号<i>M</i>是高电平<i>V</i><sub>IH</sub>即逻辑“1”, <i>V</i>in1被预置为<i>V</i><sub>IL</sub>即逻辑“0”;第二步, 输入信号<i>V</i>in2被设计为逻辑变量<i>A</i>, 输入信号<i>E</i>被设计为逻辑变量<i>B</i>, 逻辑运算后忆阻器的阻值状态即逻辑输出变量<mathml id="55"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi>Μ</mi><mo stretchy="false"> (</mo><mtext>s</mtext><mtext>e</mtext><mtext>t</mtext><mo stretchy="false">) </mo><mo>=</mo><mover accent="true"><mi>A</mi><mo>¯</mo></mover><mo>+</mo><mi>B</mi></mrow></math></mathml>.仿真结果如图5所示.</p>
                </div>
                <h4 class="anchor-tag" id="56" name="56">3.1.3 或逻辑</h4>
                <div class="p1">
                    <p id="57">第一步, 输入信号<i>E</i>被预置为低电平<i>V</i><sub>IL</sub>即逻辑“0”, <i>V</i>in2被预置为<i>V</i><sub>IL</sub>即逻辑“0”;第二步, 输入信号<i>M</i>被设计为逻辑变量<i>A</i>, 输入信号<i>V</i>in1被设计为逻辑变量B, 逻辑运算之后忆阻器的阻值状态即逻辑输出变量<i>M</i> (set) =<i>A</i>+<i>B</i>.仿真结果如图6所示.</p>
                </div>
                <div class="area_img" id="58">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201908004_058.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图6 忆阻器或逻辑功能的电路时序图" src="Detail/GetImg?filename=images/WXYJ201908004_058.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>6 <b>忆阻器或逻辑功能的电路时序图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201908004_058.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="59">可重构忆阻器逻辑电路与现有逻辑电路的操作步骤和忆阻器数量消耗对比如表3所示.本文提出的电路使用了更少的忆阻器进行逻辑运算, 降低了整个电路执行一次逻辑运算所消耗的能量.此外, 使用了异步时序的设计方法解决了前文提到的一些问题, 并使电路减少了误操作与改变电路逻辑功能的可能性, 增加了电路的稳定性.</p>
                </div>
                <div class="p1">
                    <p id="60">电路逻辑运算周期取决于忆阻器阻态变化的时间, 现有的部分忆阻器仿真模型可以将忆阻器阻态变化的时间降低到1 ns甚至更低, 这将使本电路的逻辑运算周期大大缩短.</p>
                </div>
                <div class="area_img" id="61">
                    <p class="img_tit"><b>表</b>3 <b>可重构忆阻器逻辑电路与现有逻辑电路对比表</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="61" border="1"><tr><td><br /></td><td>文献[8]</td><td>文献[4]</td><td>本文</td><td></td></tr><tr><td><br />操作步骤</td><td>AND<br />NOT<br />OR</td><td>1<br />1<br />1</td><td>1<br />1<br />2</td><td>2<br />2<br />2</td></tr><tr><td><br />忆阻器数量</td><td>AND<br />NOT<br />OR</td><td>3<br />3<br />2</td><td>2<br />2<br />2</td><td>1<br />1<br />1</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <h4 class="anchor-tag" id="62" name="62">3.2 <b>其它逻辑运算</b></h4>
                <div class="p1">
                    <p id="63">本文提出的电路并不具备逻辑功能的完备性, 所以采用基于实质蕴涵和非逻辑迭代的方式, 来实现本电路未实现的其它逻辑功能.</p>
                </div>
                <div class="p1">
                    <p id="64">从表4中可知, 基于实质蕴涵和非逻辑的异或迭代公式为:<i>A</i> NOR <i>B</i>= ( (<i>A</i> IMP <i>B</i>) IMP ( (<i>B</i> IMP <i>A</i>) IMP 0) ) IMP 0.</p>
                </div>
                <div class="area_img" id="65">
                    <p class="img_tit"><b>表</b>4 <b>基于实质蕴涵与非逻辑的迭代逻辑对应表</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="65" border="1"><tr><td><br />迭代公式</td><td>逻辑功能</td></tr><tr><td><br /><i>A</i> IMP (<i>B</i> IMP 0) ) </td><td><i>A</i> NAND <i>B</i></td></tr><tr><td><br /> ( (<i>A</i> IMP 0) IMP <i>B</i>) IMP 0</td><td><i>A</i> NOR <i>B</i></td></tr><tr><td><br /> ( (<i>A</i> IMP <i>B</i>) IMP ( (<i>B</i> IMP <i>A</i>) IMP 0) ) IMP 0</td><td><i>A</i> XNOR <i>B</i></td></tr><tr><td><br /> (<i>A</i> IMP <i>B</i>) IMP ( (<i>B</i> IMP <i>A</i>) IMP 0 ) </td><td><i>A</i> XOR <i>B</i></td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="p1">
                    <p id="66">下面以异或逻辑作为例, 在多个可重构的基于忆阻器异步时序逻辑电路下进行逻辑迭代, 如图7所示.</p>
                </div>
                <div class="area_img" id="67">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201908004_067.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图7 基于实质蕴涵和非逻辑的迭代步骤图" src="Detail/GetImg?filename=images/WXYJ201908004_067.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>7 <b>基于实质蕴涵和非逻辑的迭代步骤图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201908004_067.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="68">第一步, 将逻辑变量<i>A</i>、<i>B</i>、“0”写入忆阻器.</p>
                </div>
                <div class="p1">
                    <p id="69">第二步, 初始化电路, 将电路预置为实质蕴涵逻辑电路并进行逻辑操作, 将逻辑变量<i>A</i>写入忆阻器, <i>M</i>11=<i>B</i> IMP <i>A</i>, <i>M</i>12=<i>A</i> IMP <i>B</i>.</p>
                </div>
                <div class="p1">
                    <p id="70">第三步, 将存储在忆阻器的数据读出, <i>M</i>11= (<i>A</i> IMP <i>B</i>) IMP (<i>B</i> IMP <i>A</i>) .</p>
                </div>
                <div class="p1">
                    <p id="71">第四步, 初始化电路, 将电路预置为实质蕴涵逻辑电路并进行逻辑操作.将存储在忆阻器的数据读出并将其作为输入逻辑变量, <i>M</i>21= ( (<i>A</i> IMP <i>B</i>) IMP (<i>B</i> IMP <i>A</i>) ) IMP 0.</p>
                </div>
                <div class="p1">
                    <p id="72">第五步, 初始化电路, 将电路预置为实质蕴涵逻辑电路并进行逻辑操作.将存储在忆阻器的数据读出并将其作为输入逻辑变量, <i>M</i>21= ( ( (<i>A</i> IMP <i>B</i>) IMP (<i>B</i> IMP <i>A</i>) ) IMP 0) IMP 0, 实现了<i>A</i>异或<i>B</i>.</p>
                </div>
                <h3 id="73" name="73" class="anchor-tag">4 <b>结束语</b></h3>
                <div class="p1">
                    <p id="74">为了使用更少的忆阻器元件实现完备的逻辑功能电路, 本文设计了一款电压控制可重构的基于忆阻器异步时序电路.本文提出的电路通过4个输入信号编码, 采用1个忆阻器和2个模拟开关可实现大部分的基本逻辑功能;基于忆阻器的实质蕴涵与非逻辑, 实现了与非、或非、异或等其它逻辑功能;并通过异步时序设计, 克服了电路逻辑的误操作, 增强了电路的稳定性.P-SPICE软件仿真结果证明了逻辑电路的可行性.然而, 存储数据是以电阻值的状态存储于忆阻器中, 如何能将电阻逻辑转变为电压逻辑输出到下一级仍然是值得研究的问题.</p>
                </div>

        <!--brief end-->
        
        <!--conten left  end-->
        <!--增强附件-->
        

        <!--reference start-->
            <div class="reference anchor-tag" id="a_bibliography">
                    <h3>参考文献</h3>
                                        <p id="82">
                            <a id="bibliography_1" target="_blank" href="http://scholar.cnki.net/result.aspx?q=&amp;quot;Memristor-The Missing CircuitElement&amp;quot;">

                                <b>[1]</b> CHUA L.Memristor--the Missing Circuit Element.[J] IEEE Transactions on Circuit Theory.1971, 18 (5) :507-519.
                            </a>
                        </p>
                        <p id="84">
                            <a id="bibliography_2" target="_blank" href="http://scholar.cnki.net/result.aspx?q=The missing memristor found">

                                <b>[2]</b> STRUKOV D B, SNIDER G S, STEWART D R, et al.The Missing Memristor Found.[J] Nature, 2008, 453 (7191) :80-83.
                            </a>
                        </p>
                        <p id="86">
                            <a id="bibliography_3" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A Circuit Design for Muliti-inputs Stateful OR Gate">

                                <b>[3]</b> CHEN Q, WANG X P, WAN H B, et al.A Circuit Design for Muliti-inputs Stateful OR Gate.[J] Physics Letters A.2016, 380 (38) :3081-3085.
                            </a>
                        </p>
                        <p id="88">
                            <a id="bibliography_4" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A novel design for memristor-based logic switch and crossbar circuits">

                                <b>[4]</b> ZHANG Y, SHEN Y, WANG X P, et al.A Novel Design for Memristor Based Logic Switch and Crossbar Circuits.[J] IEEE Transactions on Circuit and System-I Regular Papers.2015, 62 (5) :1402-1411.
                            </a>
                        </p>
                        <p id="90">
                            <a id="bibliography_5" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Memristor Based Unbalanced Ternary Logic Gates">

                                <b>[5]</b> KHALID M, SINGH J.Memristor Based Unbalanced Ternary Logic Gates.[J] Analog Integrated Circuits &amp; Signal Processing, 2016, 87 (3) :399-406.
                            </a>
                        </p>
                        <p id="92">
                            <a id="bibliography_6" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Functionally complete Boolean logic in 1T1R resistive random access memory">

                                <b>[6]</b> WANG Z R, SU Y T, LI Y, et al.Functionally Complete Boolean Logic in 1T1R Resistive Random Access Memory.[J] IEEE Electron Device Letters.2017, 38 (2) :179-182.
                            </a>
                        </p>
                        <p id="94">
                            <a id="bibliography_7" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Logic design within memristive memories using memristor-aided lo gic (MAGIC)">

                                <b>[7]</b> NISHIL T, GUPTA S, MANE P, et al.Logic Design within Memristive Memories Using Memristor Aided Logic.[J] IEEE Transactions on Nanotechnology.2016, 15 (4) :635-650.
                            </a>
                        </p>
                        <p id="96">
                            <a id="bibliography_8" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Memristorbased material implication(IMPLY)logic:design principles and methodologies">

                                <b>[8]</b> KVATINSKY S, STATAT G, WALD N, et al.Memristor-Based Material Implication (IMPLY) Logic:Design Principles and Methodologies.[J] IEEE Transactions on very large scale integration (VLSI) systems.2014, 20 (10) :2054-2066.
                            </a>
                        </p>
                        <p id="98">
                            <a id="bibliography_9" target="_blank" href="/kcms/detail/detail.aspx?dbcode=SJWD&amp;filename=SJWD15042400000562&amp;v=MTEzMjZkR2VycVFUTW53WmVadUh5am1VYi9JSVZ3UmFobz1OaWZjYXJLOUh0WE9xNDlGWk9zUENYbzdvQk1UNlQ0UFFIL2lyUg==&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[9]</b> VOURKAS I, BATSOS A, SIRAKOULIS G C.SPICE modeling nonlinear memristive behavior.[J] International Journal of Circuit Theory and Applications.2015, 43 (5) :533-565.
                            </a>
                        </p>
            </div>
        <!--reference end-->
        <!--footnote start-->
        <!--footnote end-->



    </div>

        <input id="fileid" type="hidden" value="WXYJ201908004" />
        <input id="dpi" type="hidden" value="800" />
    </div>

<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?6e967eb120601ea41b9d312166416aa6";
  var s = document.getElementsByTagName("script")[0];
  s.parentNode.insertBefore(hm, s);
})();
</script>

    


<input id="hid_uid" name="hid_uid" type="hidden" value="WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
<input id="hid_kLogin_headerUrl" name="hid_kLogin_headerUrl" type="hidden" value="/KLogin/Request/GetKHeader.ashx%3Fcallback%3D%3F" />
<input id="hid_kLogin_footerUrl" name="hid_kLogin_footerUrl" type="hidden" value="/KLogin/Request/GetKFooter.ashx%3Fcallback%3D%3F" />
<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201908004&amp;v=MDg5MDVSNFQ2ajU0TzN6cXFCdEdGckNVUkxPZVplVnVGeW5uVnIvQU1qWFNaTEc0SDlqTXA0OUZZSVFLREg4NHY=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>
<div class="popflow" id="popupTips" style="display: none;">
    <div class="popflowArr"></div>
    <div class="popflowCot">
        <div class="hd"><a href="javascript:void(0);" onclick="$('#popupTips').hide();$('#popupmsg').html('')" class="close">X</a></div>
        <div class="bd">
            <p class="mes" id="popupmsg" name="popupmsg"></p>
          
        </div>
    </div>
</div>
<input type="hidden" id="myexport" value="//kns.cnki.net" />

<input type="hidden" id="KPCAPIPATH" value="//ishufang.cnki.net" />
<input type="hidden" id="CitedTimes" value="" />
<div class="link" id="GLSearch" style="display: none;">
    <i class="icon-trangle"></i>
    <div class="inner">
        <a class="icon" id="copytext">复制</a>
        <a class="icon" target="_blank" onclick="searchCRFD(this)">工具书搜索</a>
    </div>
</div>




<input id="hidVirtualPath" name="hidVirtualPath" type="hidden" value="/kxreader" />
<script src="/kxreader/bundles/detail?v=-ULdk-c6FkZHtJA2KAXPgHnyA8mtgyPnBde_C2VZ2BY1"></script>

<script src="/kxreader/Scripts/layer.min.js" type="text/javascript"></script>

<div id="footerBox" class="rootw footer">
</div>
<script>
    if (typeof FlushLogin == 'function') {
        FlushLogin();
    }
    modifyEcpHeader(true);
</script>

<!--图片放大功能 start-->
<script src="/kxreader/bundles/imagebox?v=W4phPu9SNkGcuPeJclikuVE3PpRyIW_gnfjm_19nynI1"></script>

<script type="text/javascript">
    $(function () {
        var j = $.noConflict();
        j(function () {
            j(".zoom-in,.btn-zoomin").imgbox({
                'alignment': 'center',
                'allowMultiple': false,
                'overlayShow': true
            });
        })
    });
</script>
<!--图片放大功能 end-->
<div class="fixedbar">
    <div class="backtop hiddenV" id="backtop">
        <a id="backTopSide" href="javascript:scroll(0,0);" title=""></a>
    </div>
</div>
<script type="text/javascript" src="/kxreader/Scripts/MathJax-2.6-latest/MathJax.js?config=MML_HTMLorMML-full"></script>

</body>
</html>
