

================================================================
== Vitis HLS Report for 'hls_object_green_classification'
================================================================
* Date:           Wed Nov 12 17:49:00 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_detect_ver4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                  |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |     Loop Name    |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- PASS_1          |        ?|           ?|          ?|          -|          -|      76800|        no|
        |- PASS1_5_Outer   |    82586|       82586|        347|          -|          -|        238|        no|
        |- PASS2           |        ?|           ?|          ?|          -|          -|  0 ~ 65535|        no|
        |- PASS_3_5_2_out  |        3|  4295491564|  3 ~ 65546|          -|          -|  1 ~ 65534|        no|
        +------------------+---------+------------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 90
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 57 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 40 
39 --> 55 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 55 
45 --> 46 
46 --> 47 
47 --> 48 55 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 3 
57 --> 58 70 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 57 
70 --> 71 77 
71 --> 72 76 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 70 
77 --> 78 
78 --> 79 
79 --> 80 81 
80 --> 81 
81 --> 82 86 
82 --> 83 85 
83 --> 84 
84 --> 85 
85 --> 81 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 91 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 92 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%row = alloca i32 1"   --->   Operation 93 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_0_0_0176863 = alloca i32 1"   --->   Operation 94 'alloca' 'p_0_0_0176863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_0_0_01768_165 = alloca i32 1"   --->   Operation 95 'alloca' 'p_0_0_01768_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_0_0_01768_267 = alloca i32 1"   --->   Operation 96 'alloca' 'p_0_0_01768_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%lbl = alloca i32 1"   --->   Operation 97 'alloca' 'lbl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%top_2 = alloca i32 1"   --->   Operation 98 'alloca' 'top_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%middle_2 = alloca i32 1"   --->   Operation 99 'alloca' 'middle_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%gray_pix_1 = alloca i32 1"   --->   Operation 100 'alloca' 'gray_pix_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%count_loc = alloca i64 1"   --->   Operation 101 'alloca' 'count_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%root_loc = alloca i64 1"   --->   Operation 102 'alloca' 'root_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln25_2_loc = alloca i64 1"   --->   Operation 103 'alloca' 'zext_ln25_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%rb_1_loc = alloca i64 1"   --->   Operation 104 'alloca' 'rb_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%ra_1_loc = alloca i64 1"   --->   Operation 105 'alloca' 'ra_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_InitLoop, i16 %parent, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i1 %center_is_green"   --->   Operation 106 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln143 = store i16 1, i16 %lbl" [obj_detect.cpp:143]   --->   Operation 107 'store' 'store_ln143' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln143 = store i32 0, i32 %row" [obj_detect.cpp:143]   --->   Operation 108 'store' 'store_ln143' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln143 = store i32 0, i32 %col" [obj_detect.cpp:143]   --->   Operation 109 'store' 'store_ln143' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln143 = store i17 0, i17 %i_2" [obj_detect.cpp:143]   --->   Operation 110 'store' 'store_ln143' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%spectopmodule_ln73 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [obj_detect.cpp:73]   --->   Operation 111 'spectopmodule' 'spectopmodule_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln73 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0" [obj_detect.cpp:73]   --->   Operation 112 'specinterface' 'specinterface_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in_stream_V_data_V, i3 %in_stream_V_keep_V, i3 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, void @empty_2, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %in_stream_V_data_V"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_stream_V_keep_V"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_stream_V_strb_V"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_user_V"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_id_V"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_dest_V"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty_2, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %out_stream_V_data_V"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %out_stream_V_keep_V"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %out_stream_V_strb_V"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_user_V"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_id_V"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_dest_V"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_x, void @empty_7, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_17, void @empty_11, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_x, void @empty_5, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %obj_x, i64 666, i64 207, i64 1"   --->   Operation 131 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %obj_x"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_y, void @empty_7, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_17, void @empty_21, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_y, void @empty_5, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %obj_y, i64 666, i64 207, i64 1"   --->   Operation 135 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %obj_y"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %obj_is_green, void @empty_7, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_17, void @empty_0, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %obj_is_green, void @empty_5, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %obj_is_green, i64 666, i64 207, i64 1"   --->   Operation 139 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %obj_is_green"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %object_count"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %object_count, void @empty_7, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_17, void @empty_15, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %object_count, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%specmemcore_ln93 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgR, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:93]   --->   Operation 144 'specmemcore' 'specmemcore_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%specmemcore_ln94 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgG, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:94]   --->   Operation 145 'specmemcore' 'specmemcore_ln94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%specmemcore_ln95 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgB, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:95]   --->   Operation 146 'specmemcore' 'specmemcore_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%specmemcore_ln99 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:99]   --->   Operation 147 'specmemcore' 'specmemcore_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%specmemcore_ln99 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:99]   --->   Operation 148 'specmemcore' 'specmemcore_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%specmemcore_ln99 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:99]   --->   Operation 149 'specmemcore' 'specmemcore_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%specmemcore_ln99 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:99]   --->   Operation 150 'specmemcore' 'specmemcore_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%specmemcore_ln99 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:99]   --->   Operation 151 'specmemcore' 'specmemcore_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%specmemcore_ln99 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:99]   --->   Operation 152 'specmemcore' 'specmemcore_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%specmemcore_ln99 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:99]   --->   Operation 153 'specmemcore' 'specmemcore_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%specmemcore_ln99 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:99]   --->   Operation 154 'specmemcore' 'specmemcore_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%specmemcore_ln99 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:99]   --->   Operation 155 'specmemcore' 'specmemcore_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%specmemcore_ln103 = specmemcore void @_ssdm_op_SpecMemCore, i16 %label_map, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:103]   --->   Operation 156 'specmemcore' 'specmemcore_ln103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%specmemcore_ln107 = specmemcore void @_ssdm_op_SpecMemCore, i16 %parent, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:107]   --->   Operation 157 'specmemcore' 'specmemcore_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%specmemcore_ln116 = specmemcore void @_ssdm_op_SpecMemCore, i9 %min_x, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:116]   --->   Operation 158 'specmemcore' 'specmemcore_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%specmemcore_ln117 = specmemcore void @_ssdm_op_SpecMemCore, i9 %max_x, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:117]   --->   Operation 159 'specmemcore' 'specmemcore_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln118 = specmemcore void @_ssdm_op_SpecMemCore, i8 %min_y, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:118]   --->   Operation 160 'specmemcore' 'specmemcore_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%specmemcore_ln119 = specmemcore void @_ssdm_op_SpecMemCore, i8 %max_y, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:119]   --->   Operation 161 'specmemcore' 'specmemcore_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i1 %center_is_green, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:120]   --->   Operation 162 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln123 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty_12" [obj_detect.cpp:123]   --->   Operation 163 'specaxissidechannel' 'specaxissidechannel_ln123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln123 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %in_stream_V_data_V, i3 %in_stream_V_keep_V, i3 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, void @empty_18" [obj_detect.cpp:123]   --->   Operation 164 'specaxissidechannel' 'specaxissidechannel_ln123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_InitLoop, i16 %parent, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i1 %center_is_green"   --->   Operation 165 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln143 = br void %for.inc211" [obj_detect.cpp:143]   --->   Operation 166 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.12>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%i = load i17 %i_2" [obj_detect.cpp:143]   --->   Operation 167 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%row_2 = load i32 %row" [obj_detect.cpp:164]   --->   Operation 168 'load' 'row_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%top_2_load = load i8 %top_2" [obj_detect.cpp:176]   --->   Operation 169 'load' 'top_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%middle_2_load = load i8 %middle_2"   --->   Operation 170 'load' 'middle_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%gray_pix_1_load = load i8 %gray_pix_1" [obj_detect.cpp:176]   --->   Operation 171 'load' 'gray_pix_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i32 %row_2" [obj_detect.cpp:143]   --->   Operation 172 'trunc' 'trunc_ln143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln143_1 = trunc i32 %row_2" [obj_detect.cpp:143]   --->   Operation 173 'trunc' 'trunc_ln143_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (2.10ns)   --->   "%icmp_ln143 = icmp_eq  i17 %i, i17 76800" [obj_detect.cpp:143]   --->   Operation 174 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (2.10ns)   --->   "%i_9 = add i17 %i, i17 1" [obj_detect.cpp:143]   --->   Operation 175 'add' 'i_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %for.inc211.split_ifconv, void %Pass1_5_inner0.preheader" [obj_detect.cpp:143]   --->   Operation 176 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%col_load_1 = load i32 %col" [obj_detect.cpp:151]   --->   Operation 177 'load' 'col_load_1' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln143_3 = trunc i32 %col_load_1" [obj_detect.cpp:143]   --->   Operation 178 'trunc' 'trunc_ln143_3' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %trunc_ln143_1, i8 0" [obj_detect.cpp:153]   --->   Operation 179 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %trunc_ln143, i6 0" [obj_detect.cpp:153]   --->   Operation 180 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (2.10ns)   --->   "%add_ln153 = add i17 %tmp_s, i17 %tmp_31" [obj_detect.cpp:153]   --->   Operation 181 'add' 'add_ln153' <Predicate = (!icmp_ln143)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln151)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %row_2, i32 31" [obj_detect.cpp:151]   --->   Operation 182 'bitselect' 'tmp_36' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node xor_ln151)   --->   "%select_ln151_2 = select i1 %tmp_36, i32 4294967295, i32 0" [obj_detect.cpp:151]   --->   Operation 183 'select' 'select_ln151_2' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln151 = xor i32 %row_2, i32 %select_ln151_2" [obj_detect.cpp:151]   --->   Operation 184 'xor' 'xor_ln151' <Predicate = (!icmp_ln143)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [36/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 185 'urem' 'urem_ln151' <Predicate = (!icmp_ln143)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %col_load_1, i32 31" [obj_detect.cpp:151]   --->   Operation 186 'bitselect' 'tmp_37' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln151_1)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %col_load_1, i32 31" [obj_detect.cpp:151]   --->   Operation 187 'bitselect' 'tmp_38' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node xor_ln151_1)   --->   "%select_ln151_3 = select i1 %tmp_38, i32 4294967295, i32 0" [obj_detect.cpp:151]   --->   Operation 188 'select' 'select_ln151_3' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln151_1 = xor i32 %col_load_1, i32 %select_ln151_3" [obj_detect.cpp:151]   --->   Operation 189 'xor' 'xor_ln151_1' <Predicate = (!icmp_ln143)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [36/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 190 'urem' 'urem_ln151_1' <Predicate = (!icmp_ln143)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 191 'alloca' 'y' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (1.58ns)   --->   "%store_ln200 = store i8 1, i8 %y" [obj_detect.cpp:200]   --->   Operation 192 'store' 'store_ln200' <Predicate = (icmp_ln143)> <Delay = 1.58>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln200 = br void %Pass1_5_inner0" [obj_detect.cpp:200]   --->   Operation 193 'br' 'br_ln200' <Predicate = (icmp_ln143)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 194 [35/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 194 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [35/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 195 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 196 [34/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 196 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [34/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 197 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 198 [33/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 198 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [33/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 199 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 200 [32/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 200 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 201 [32/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 201 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 202 [31/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 202 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 203 [31/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 203 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 204 [30/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 204 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 205 [30/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 205 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 206 [29/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 206 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [29/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 207 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 208 [28/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 208 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 209 [28/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 209 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 210 [27/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 210 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 211 [27/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 211 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 212 [26/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 212 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [26/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 213 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 214 [25/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 214 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 215 [25/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 215 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 216 [24/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 216 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 217 [24/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 217 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 218 [23/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 218 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 219 [23/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 219 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 220 [22/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 220 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 221 [22/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 221 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 222 [21/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 222 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [21/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 223 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 224 [20/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 224 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 225 [20/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 225 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 226 [19/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 226 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 227 [19/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 227 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 228 [18/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 228 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 229 [18/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 229 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 230 [17/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 230 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 231 [17/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 231 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 232 [16/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 232 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 233 [16/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 233 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 234 [15/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 234 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 235 [15/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 235 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 236 [14/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 236 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 237 [14/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 237 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 238 [13/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 238 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 239 [13/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 239 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 240 [12/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 240 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 241 [12/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 241 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 242 [11/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 242 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 243 [11/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 243 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 244 [10/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 244 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 245 [10/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 245 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 246 [1/1] (0.00ns)   --->   "%empty = read i34 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %in_stream_V_data_V, i3 %in_stream_V_keep_V, i3 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V" [obj_detect.cpp:146]   --->   Operation 246 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_30 : Operation 247 [1/1] (0.00ns)   --->   "%in_pix_data_V = extractvalue i34 %empty" [obj_detect.cpp:146]   --->   Operation 247 'extractvalue' 'in_pix_data_V' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 248 [1/1] (0.00ns)   --->   "%R = trunc i24 %in_pix_data_V" [obj_detect.cpp:147]   --->   Operation 248 'trunc' 'R' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 249 [1/1] (0.00ns)   --->   "%G = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %in_pix_data_V, i32 8, i32 15" [obj_detect.cpp:148]   --->   Operation 249 'partselect' 'G' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 250 [1/1] (0.00ns)   --->   "%B = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %in_pix_data_V, i32 16, i32 23" [obj_detect.cpp:149]   --->   Operation 250 'partselect' 'B' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 251 [9/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 251 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 252 [9/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 252 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln155_2 = zext i8 %G" [obj_detect.cpp:155]   --->   Operation 253 'zext' 'zext_ln155_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 254 [3/3] (1.05ns) (grouped into DSP with root node add_ln155)   --->   "%mul_ln155 = mul i14 %zext_ln155_2, i14 59" [obj_detect.cpp:155]   --->   Operation 254 'mul' 'mul_ln155' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 255 [8/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 255 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 256 [8/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 256 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 257 [2/3] (1.05ns) (grouped into DSP with root node add_ln155)   --->   "%mul_ln155 = mul i14 %zext_ln155_2, i14 59" [obj_detect.cpp:155]   --->   Operation 257 'mul' 'mul_ln155' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln155_5 = zext i8 %B" [obj_detect.cpp:155]   --->   Operation 258 'zext' 'zext_ln155_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 259 [3/3] (1.05ns) (grouped into DSP with root node add_ln155_1)   --->   "%mul_ln155_1 = mul i12 %zext_ln155_5, i12 11" [obj_detect.cpp:155]   --->   Operation 259 'mul' 'mul_ln155_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 5.36>
ST_32 : Operation 260 [7/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 260 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 261 [1/1] (2.10ns)   --->   "%add_ln153_1 = add i17 %add_ln153, i17 %trunc_ln143_3" [obj_detect.cpp:153]   --->   Operation 261 'add' 'add_ln153_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i17 %add_ln153_1" [obj_detect.cpp:153]   --->   Operation 262 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 263 [1/1] (0.00ns)   --->   "%imgB_addr = getelementptr i8 %imgB, i64 0, i64 %zext_ln153" [obj_detect.cpp:153]   --->   Operation 263 'getelementptr' 'imgB_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 264 [1/1] (0.00ns)   --->   "%imgG_addr = getelementptr i8 %imgG, i64 0, i64 %zext_ln153" [obj_detect.cpp:152]   --->   Operation 264 'getelementptr' 'imgG_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 265 [1/1] (0.00ns)   --->   "%imgR_addr = getelementptr i8 %imgR, i64 0, i64 %zext_ln153" [obj_detect.cpp:151]   --->   Operation 265 'getelementptr' 'imgR_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 266 [1/1] (0.00ns)   --->   "%label_map_addr = getelementptr i16 %label_map, i64 0, i64 %zext_ln153" [obj_detect.cpp:192]   --->   Operation 266 'getelementptr' 'label_map_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 267 [7/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 267 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 268 [1/1] (3.25ns)   --->   "%store_ln151 = store i8 %R, i17 %imgR_addr" [obj_detect.cpp:151]   --->   Operation 268 'store' 'store_ln151' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_32 : Operation 269 [1/1] (3.25ns)   --->   "%store_ln152 = store i8 %G, i17 %imgG_addr" [obj_detect.cpp:152]   --->   Operation 269 'store' 'store_ln152' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_32 : Operation 270 [1/1] (3.25ns)   --->   "%store_ln153 = store i8 %B, i17 %imgB_addr" [obj_detect.cpp:153]   --->   Operation 270 'store' 'store_ln153' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_32 : Operation 271 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %R, i5 0" [obj_detect.cpp:155]   --->   Operation 271 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i13 %shl_ln" [obj_detect.cpp:155]   --->   Operation 272 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 273 [1/1] (0.00ns)   --->   "%shl_ln155_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %R, i1 0" [obj_detect.cpp:155]   --->   Operation 273 'bitconcatenate' 'shl_ln155_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln155_1 = zext i9 %shl_ln155_1" [obj_detect.cpp:155]   --->   Operation 274 'zext' 'zext_ln155_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 275 [1/1] (1.67ns)   --->   "%sub_ln155 = sub i14 %zext_ln155, i14 %zext_ln155_1" [obj_detect.cpp:155]   --->   Operation 275 'sub' 'sub_ln155' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 276 [1/3] (0.00ns) (grouped into DSP with root node add_ln155)   --->   "%mul_ln155 = mul i14 %zext_ln155_2, i14 59" [obj_detect.cpp:155]   --->   Operation 276 'mul' 'mul_ln155' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln155 = sext i14 %sub_ln155" [obj_detect.cpp:155]   --->   Operation 277 'sext' 'sext_ln155' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln155_4 = zext i40 %sext_ln155" [obj_detect.cpp:155]   --->   Operation 278 'zext' 'zext_ln155_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 279 [1/1] (0.00ns) (grouped into DSP with root node add_ln155)   --->   "%zext_ln155_3 = zext i14 %mul_ln155" [obj_detect.cpp:155]   --->   Operation 279 'zext' 'zext_ln155_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 280 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln155 = add i41 %zext_ln155_3, i41 %zext_ln155_4" [obj_detect.cpp:155]   --->   Operation 280 'add' 'add_ln155' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 281 [2/3] (1.05ns) (grouped into DSP with root node add_ln155_1)   --->   "%mul_ln155_1 = mul i12 %zext_ln155_5, i12 11" [obj_detect.cpp:155]   --->   Operation 281 'mul' 'mul_ln155_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 6.91>
ST_33 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i32 %row_2" [obj_detect.cpp:151]   --->   Operation 282 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_33 : [1/1] (1.58ns)   --->   Input mux for Operation 283 '%mul_ln151 = mul i65 %zext_ln151, i65 5726623062'
ST_33 : Operation 283 [2/2] (5.32ns)   --->   "%mul_ln151 = mul i65 %zext_ln151, i65 5726623062" [obj_detect.cpp:151]   --->   Operation 283 'mul' 'mul_ln151' <Predicate = true> <Delay = 5.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 284 [6/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 284 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 285 [6/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 285 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 286 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln155 = add i41 %zext_ln155_3, i41 %zext_ln155_4" [obj_detect.cpp:155]   --->   Operation 286 'add' 'add_ln155' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 287 [1/3] (0.00ns) (grouped into DSP with root node add_ln155_1)   --->   "%mul_ln155_1 = mul i12 %zext_ln155_5, i12 11" [obj_detect.cpp:155]   --->   Operation 287 'mul' 'mul_ln155_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 288 [1/1] (0.00ns) (grouped into DSP with root node add_ln155_1)   --->   "%zext_ln155_6 = zext i12 %mul_ln155_1" [obj_detect.cpp:155]   --->   Operation 288 'zext' 'zext_ln155_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 289 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln155_1 = add i41 %add_ln155, i41 %zext_ln155_6" [obj_detect.cpp:155]   --->   Operation 289 'add' 'add_ln155_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 6.91>
ST_34 : Operation 290 [1/2] (6.91ns)   --->   "%mul_ln151 = mul i65 %zext_ln151, i65 5726623062" [obj_detect.cpp:151]   --->   Operation 290 'mul' 'mul_ln151' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 291 [1/1] (0.00ns)   --->   "%udiv_ln_cast = partselect i14 @_ssdm_op_PartSelect.i14.i65.i32.i32, i65 %mul_ln151, i32 34, i32 47" [obj_detect.cpp:180]   --->   Operation 291 'partselect' 'udiv_ln_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 292 [5/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 292 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 293 [5/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 293 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 294 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln155_1 = add i41 %add_ln155, i41 %zext_ln155_6" [obj_detect.cpp:155]   --->   Operation 294 'add' 'add_ln155_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 7.08>
ST_35 : Operation 295 [3/3] (1.05ns) (grouped into DSP with root node add_ln180)   --->   "%mul_ln180 = mul i14 %udiv_ln_cast, i14 107" [obj_detect.cpp:180]   --->   Operation 295 'mul' 'mul_ln180' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 296 [4/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 296 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln151_1 = zext i32 %col_load_1" [obj_detect.cpp:151]   --->   Operation 297 'zext' 'zext_ln151_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln151_2 = zext i32 %col_load_1" [obj_detect.cpp:151]   --->   Operation 298 'zext' 'zext_ln151_2' <Predicate = true> <Delay = 0.00>
ST_35 : [1/1] (1.58ns)   --->   Input mux for Operation 299 '%mul_ln151_1 = mul i65 %zext_ln151_2, i65 5726623062'
ST_35 : Operation 299 [2/2] (5.32ns)   --->   "%mul_ln151_1 = mul i65 %zext_ln151_2, i65 5726623062" [obj_detect.cpp:151]   --->   Operation 299 'mul' 'mul_ln151_1' <Predicate = true> <Delay = 5.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 300 [4/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 300 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln155_7 = zext i41 %add_ln155_1" [obj_detect.cpp:155]   --->   Operation 301 'zext' 'zext_ln155_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 302 [3/3] (7.08ns)   --->   "%mul_ln155_2 = mul i56 %zext_ln155_7, i56 2814749767107" [obj_detect.cpp:155]   --->   Operation 302 'mul' 'mul_ln155_2' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 303 [1/1] (0.00ns)   --->   "%hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2 = getelementptr i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1, i64 0, i64 %zext_ln151_1" [obj_detect.cpp:170]   --->   Operation 303 'getelementptr' 'hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 304 [1/1] (0.00ns)   --->   "%hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3 = getelementptr i8 %hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint, i64 0, i64 %zext_ln151_1" [obj_detect.cpp:170]   --->   Operation 304 'getelementptr' 'hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3' <Predicate = true> <Delay = 0.00>

State 36 <SV = 35> <Delay = 7.08>
ST_36 : Operation 305 [2/3] (1.05ns) (grouped into DSP with root node add_ln180)   --->   "%mul_ln180 = mul i14 %udiv_ln_cast, i14 107" [obj_detect.cpp:180]   --->   Operation 305 'mul' 'mul_ln180' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 306 [3/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 306 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 307 [1/2] (6.91ns)   --->   "%mul_ln151_1 = mul i65 %zext_ln151_2, i65 5726623062" [obj_detect.cpp:151]   --->   Operation 307 'mul' 'mul_ln151_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 308 [1/1] (0.00ns)   --->   "%udiv_ln151_1_cast = partselect i14 @_ssdm_op_PartSelect.i14.i65.i32.i32, i65 %mul_ln151_1, i32 34, i32 47" [obj_detect.cpp:180]   --->   Operation 308 'partselect' 'udiv_ln151_1_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 309 [3/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 309 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 310 [2/3] (7.08ns)   --->   "%mul_ln155_2 = mul i56 %zext_ln155_7, i56 2814749767107" [obj_detect.cpp:155]   --->   Operation 310 'mul' 'mul_ln155_2' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.08>
ST_37 : Operation 311 [1/3] (0.00ns) (grouped into DSP with root node add_ln180)   --->   "%mul_ln180 = mul i14 %udiv_ln_cast, i14 107" [obj_detect.cpp:180]   --->   Operation 311 'mul' 'mul_ln180' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 312 [2/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 312 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 313 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln180 = add i14 %mul_ln180, i14 %udiv_ln151_1_cast" [obj_detect.cpp:180]   --->   Operation 313 'add' 'add_ln180' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 314 [2/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 314 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 315 [1/3] (7.08ns)   --->   "%mul_ln155_2 = mul i56 %zext_ln155_7, i56 2814749767107" [obj_detect.cpp:155]   --->   Operation 315 'mul' 'mul_ln155_2' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 316 [1/1] (0.00ns)   --->   "%gray_pix = partselect i8 @_ssdm_op_PartSelect.i8.i56.i32.i32, i56 %mul_ln155_2, i32 48, i32 55" [obj_detect.cpp:155]   --->   Operation 316 'partselect' 'gray_pix' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 317 [2/2] (3.25ns)   --->   "%hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4 = load i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2" [obj_detect.cpp:164]   --->   Operation 317 'load' 'hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_37 : Operation 318 [2/2] (3.25ns)   --->   "%hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5 = load i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3" [obj_detect.cpp:164]   --->   Operation 318 'load' 'hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>

State 38 <SV = 37> <Delay = 6.69>
ST_38 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln143_2 = trunc i32 %row_2" [obj_detect.cpp:143]   --->   Operation 319 'trunc' 'trunc_ln143_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln143_4 = trunc i32 %row_2" [obj_detect.cpp:143]   --->   Operation 320 'trunc' 'trunc_ln143_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 321 [1/1] (0.00ns)   --->   "%speclooptripcount_ln146 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800" [obj_detect.cpp:146]   --->   Operation 321 'speclooptripcount' 'speclooptripcount_ln146' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 322 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [obj_detect.cpp:143]   --->   Operation 322 'specloopname' 'specloopname_ln143' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %row_2, i32 31" [obj_detect.cpp:151]   --->   Operation 323 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 324 [1/36] (4.13ns)   --->   "%urem_ln151 = urem i32 %xor_ln151, i32 3" [obj_detect.cpp:151]   --->   Operation 324 'urem' 'urem_ln151' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln151 = trunc i2 %urem_ln151" [obj_detect.cpp:151]   --->   Operation 325 'trunc' 'trunc_ln151' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 326 [1/1] (1.56ns)   --->   "%sub_ln151 = sub i2 2, i2 %trunc_ln151" [obj_detect.cpp:151]   --->   Operation 326 'sub' 'sub_ln151' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 327 [1/1] (0.99ns)   --->   "%select_ln151 = select i1 %tmp_35, i2 %sub_ln151, i2 %trunc_ln151" [obj_detect.cpp:151]   --->   Operation 327 'select' 'select_ln151' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 328 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln180 = add i14 %mul_ln180, i14 %udiv_ln151_1_cast" [obj_detect.cpp:180]   --->   Operation 328 'add' 'add_ln180' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i14 %add_ln180" [obj_detect.cpp:180]   --->   Operation 329 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 330 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i64 0, i64 %zext_ln180" [obj_detect.cpp:180]   --->   Operation 330 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 331 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i64 0, i64 %zext_ln180" [obj_detect.cpp:180]   --->   Operation 331 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 332 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i64 0, i64 %zext_ln180" [obj_detect.cpp:180]   --->   Operation 332 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 333 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i64 0, i64 %zext_ln180" [obj_detect.cpp:180]   --->   Operation 333 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 334 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i64 0, i64 %zext_ln180" [obj_detect.cpp:180]   --->   Operation 334 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 335 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i64 0, i64 %zext_ln180" [obj_detect.cpp:180]   --->   Operation 335 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 336 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i64 0, i64 %zext_ln180" [obj_detect.cpp:180]   --->   Operation 336 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 337 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i64 0, i64 %zext_ln180" [obj_detect.cpp:180]   --->   Operation 337 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 338 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i64 0, i64 %zext_ln180" [obj_detect.cpp:180]   --->   Operation 338 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 339 [1/36] (4.13ns)   --->   "%urem_ln151_1 = urem i32 %xor_ln151_1, i32 3" [obj_detect.cpp:151]   --->   Operation 339 'urem' 'urem_ln151_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln151_1 = trunc i2 %urem_ln151_1" [obj_detect.cpp:151]   --->   Operation 340 'trunc' 'trunc_ln151_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 341 [1/1] (1.56ns)   --->   "%sub_ln151_1 = sub i2 2, i2 %trunc_ln151_1" [obj_detect.cpp:151]   --->   Operation 341 'sub' 'sub_ln151_1' <Predicate = (tmp_37)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 342 [1/1] (0.99ns)   --->   "%select_ln151_1 = select i1 %tmp_37, i2 %sub_ln151_1, i2 %trunc_ln151_1" [obj_detect.cpp:151]   --->   Operation 342 'select' 'select_ln151_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %row_2, i32 1, i32 31" [obj_detect.cpp:164]   --->   Operation 343 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 344 [1/1] (2.52ns)   --->   "%icmp_ln164 = icmp_sgt  i31 %tmp_39, i31 0" [obj_detect.cpp:164]   --->   Operation 344 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 345 [1/2] (3.25ns)   --->   "%hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4 = load i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2" [obj_detect.cpp:164]   --->   Operation 345 'load' 'hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_38 : Operation 346 [1/2] (3.25ns)   --->   "%hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5 = load i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3" [obj_detect.cpp:164]   --->   Operation 346 'load' 'hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_38 : Operation 347 [1/1] (1.58ns)   --->   "%top = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4, i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5, i1 %trunc_ln143_4" [obj_detect.cpp:164]   --->   Operation 347 'mux' 'top' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 348 [1/1] (1.24ns)   --->   "%top_3 = select i1 %icmp_ln164, i8 %top, i8 0" [obj_detect.cpp:164]   --->   Operation 348 'select' 'top_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 349 [1/1] (2.55ns)   --->   "%icmp_ln165 = icmp_sgt  i32 %row_2, i32 0" [obj_detect.cpp:165]   --->   Operation 349 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 350 [1/1] (1.58ns)   --->   "%middle = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5, i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4, i1 %trunc_ln143_4" [obj_detect.cpp:165]   --->   Operation 350 'mux' 'middle' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 351 [1/1] (1.24ns)   --->   "%middle_3 = select i1 %icmp_ln165, i8 %middle, i8 0" [obj_detect.cpp:165]   --->   Operation 351 'select' 'middle_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln170 = br i1 %trunc_ln143_4, void %arrayidx23920.case.0, void %arrayidx23920.case.1" [obj_detect.cpp:170]   --->   Operation 352 'br' 'br_ln170' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 353 [1/1] (3.25ns)   --->   "%store_ln170 = store i8 %gray_pix, i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2" [obj_detect.cpp:170]   --->   Operation 353 'store' 'store_ln170' <Predicate = (!trunc_ln143_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_38 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx23920.exit" [obj_detect.cpp:170]   --->   Operation 354 'br' 'br_ln170' <Predicate = (!trunc_ln143_4)> <Delay = 0.00>
ST_38 : Operation 355 [1/1] (3.25ns)   --->   "%store_ln170 = store i8 %gray_pix, i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3" [obj_detect.cpp:170]   --->   Operation 355 'store' 'store_ln170' <Predicate = (trunc_ln143_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_38 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx23920.exit" [obj_detect.cpp:170]   --->   Operation 356 'br' 'br_ln170' <Predicate = (trunc_ln143_4)> <Delay = 0.00>
ST_38 : Operation 357 [1/1] (0.00ns)   --->   "%col_load = load i32 %col" [obj_detect.cpp:174]   --->   Operation 357 'load' 'col_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %col_load, i32 1, i32 31" [obj_detect.cpp:174]   --->   Operation 358 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 359 [1/1] (2.52ns)   --->   "%icmp_ln174 = icmp_sgt  i31 %tmp_44, i31 0" [obj_detect.cpp:174]   --->   Operation 359 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 360 [1/1] (0.97ns)   --->   "%and_ln174 = and i1 %icmp_ln164, i1 %icmp_ln174" [obj_detect.cpp:174]   --->   Operation 360 'and' 'and_ln174' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %and_ln174, void %if.end287, void %if.then" [obj_detect.cpp:174]   --->   Operation 361 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 362 [1/1] (0.00ns)   --->   "%p_0_0_01768_165_load = load i8 %p_0_0_01768_165" [obj_detect.cpp:175]   --->   Operation 362 'load' 'p_0_0_01768_165_load' <Predicate = (and_ln174)> <Delay = 0.00>
ST_38 : Operation 363 [1/1] (0.00ns)   --->   "%p_0_0_01768_267_load = load i8 %p_0_0_01768_267" [obj_detect.cpp:175]   --->   Operation 363 'load' 'p_0_0_01768_267_load' <Predicate = (and_ln174)> <Delay = 0.00>
ST_38 : Operation 364 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_0_0_01768_165_load, i1 0" [obj_detect.cpp:175]   --->   Operation 364 'bitconcatenate' 'shl_ln1' <Predicate = (and_ln174)> <Delay = 0.00>
ST_38 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln175_2 = zext i9 %shl_ln1" [obj_detect.cpp:175]   --->   Operation 365 'zext' 'zext_ln175_2' <Predicate = (and_ln174)> <Delay = 0.00>
ST_38 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln175_4 = zext i8 %p_0_0_01768_267_load" [obj_detect.cpp:175]   --->   Operation 366 'zext' 'zext_ln175_4' <Predicate = (and_ln174)> <Delay = 0.00>
ST_38 : Operation 367 [1/1] (1.82ns)   --->   "%add_ln175 = add i10 %zext_ln175_2, i10 %zext_ln175_4" [obj_detect.cpp:175]   --->   Operation 367 'add' 'add_ln175' <Predicate = (and_ln174)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 368 [1/1] (0.00ns)   --->   "%shl_ln176_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %gray_pix_1_load, i1 0" [obj_detect.cpp:176]   --->   Operation 368 'bitconcatenate' 'shl_ln176_1' <Predicate = (and_ln174)> <Delay = 0.00>
ST_38 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln176_2 = zext i9 %shl_ln176_1" [obj_detect.cpp:176]   --->   Operation 369 'zext' 'zext_ln176_2' <Predicate = (and_ln174)> <Delay = 0.00>
ST_38 : Operation 370 [1/1] (1.82ns)   --->   "%add_ln176 = add i10 %zext_ln176_2, i10 %zext_ln175_4" [obj_detect.cpp:176]   --->   Operation 370 'add' 'add_ln176' <Predicate = (and_ln174)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.25>
ST_39 : Operation 371 [1/1] (1.86ns)   --->   "%switch_ln180 = switch i2 %select_ln151, void %arrayidx29121111.case.2, i2 0, void %arrayidx29121111.case.0, i2 1, void %arrayidx29121111.case.1" [obj_detect.cpp:180]   --->   Operation 371 'switch' 'switch_ln180' <Predicate = true> <Delay = 1.86>
ST_39 : Operation 372 [1/1] (1.86ns)   --->   "%switch_ln180 = switch i2 %select_ln151_1, void %arrayidx29121111.case.2130, i2 0, void %arrayidx29121111.case.0128, i2 1, void %arrayidx29121111.case.1129" [obj_detect.cpp:180]   --->   Operation 372 'switch' 'switch_ln180' <Predicate = (select_ln151 == 1)> <Delay = 1.86>
ST_39 : Operation 373 [1/1] (3.25ns)   --->   "%store_ln180 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175" [obj_detect.cpp:180]   --->   Operation 373 'store' 'store_ln180' <Predicate = (select_ln151 == 1 & select_ln151_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit127" [obj_detect.cpp:180]   --->   Operation 374 'br' 'br_ln180' <Predicate = (select_ln151 == 1 & select_ln151_1 == 1)> <Delay = 0.00>
ST_39 : Operation 375 [1/1] (3.25ns)   --->   "%store_ln180 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174" [obj_detect.cpp:180]   --->   Operation 375 'store' 'store_ln180' <Predicate = (select_ln151 == 1 & select_ln151_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit127" [obj_detect.cpp:180]   --->   Operation 376 'br' 'br_ln180' <Predicate = (select_ln151 == 1 & select_ln151_1 == 0)> <Delay = 0.00>
ST_39 : Operation 377 [1/1] (3.25ns)   --->   "%store_ln180 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176" [obj_detect.cpp:180]   --->   Operation 377 'store' 'store_ln180' <Predicate = (select_ln151 == 1 & select_ln151_1 != 0 & select_ln151_1 != 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit127" [obj_detect.cpp:180]   --->   Operation 378 'br' 'br_ln180' <Predicate = (select_ln151 == 1 & select_ln151_1 != 0 & select_ln151_1 != 1)> <Delay = 0.00>
ST_39 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit" [obj_detect.cpp:180]   --->   Operation 379 'br' 'br_ln180' <Predicate = (select_ln151 == 1)> <Delay = 0.00>
ST_39 : Operation 380 [1/1] (1.86ns)   --->   "%switch_ln180 = switch i2 %select_ln151_1, void %arrayidx29121111.case.2125, i2 0, void %arrayidx29121111.case.0123, i2 1, void %arrayidx29121111.case.1124" [obj_detect.cpp:180]   --->   Operation 380 'switch' 'switch_ln180' <Predicate = (select_ln151 == 0)> <Delay = 1.86>
ST_39 : Operation 381 [1/1] (3.25ns)   --->   "%store_ln180 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172" [obj_detect.cpp:180]   --->   Operation 381 'store' 'store_ln180' <Predicate = (select_ln151 == 0 & select_ln151_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit122" [obj_detect.cpp:180]   --->   Operation 382 'br' 'br_ln180' <Predicate = (select_ln151 == 0 & select_ln151_1 == 1)> <Delay = 0.00>
ST_39 : Operation 383 [1/1] (3.25ns)   --->   "%store_ln180 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171" [obj_detect.cpp:180]   --->   Operation 383 'store' 'store_ln180' <Predicate = (select_ln151 == 0 & select_ln151_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit122" [obj_detect.cpp:180]   --->   Operation 384 'br' 'br_ln180' <Predicate = (select_ln151 == 0 & select_ln151_1 == 0)> <Delay = 0.00>
ST_39 : Operation 385 [1/1] (3.25ns)   --->   "%store_ln180 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173" [obj_detect.cpp:180]   --->   Operation 385 'store' 'store_ln180' <Predicate = (select_ln151 == 0 & select_ln151_1 != 0 & select_ln151_1 != 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit122" [obj_detect.cpp:180]   --->   Operation 386 'br' 'br_ln180' <Predicate = (select_ln151 == 0 & select_ln151_1 != 0 & select_ln151_1 != 1)> <Delay = 0.00>
ST_39 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit" [obj_detect.cpp:180]   --->   Operation 387 'br' 'br_ln180' <Predicate = (select_ln151 == 0)> <Delay = 0.00>
ST_39 : Operation 388 [1/1] (1.86ns)   --->   "%switch_ln180 = switch i2 %select_ln151_1, void %arrayidx29121111.case.2135, i2 0, void %arrayidx29121111.case.0133, i2 1, void %arrayidx29121111.case.1134" [obj_detect.cpp:180]   --->   Operation 388 'switch' 'switch_ln180' <Predicate = (select_ln151 != 0 & select_ln151 != 1)> <Delay = 1.86>
ST_39 : Operation 389 [1/1] (3.25ns)   --->   "%store_ln180 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178" [obj_detect.cpp:180]   --->   Operation 389 'store' 'store_ln180' <Predicate = (select_ln151 != 0 & select_ln151 != 1 & select_ln151_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit132" [obj_detect.cpp:180]   --->   Operation 390 'br' 'br_ln180' <Predicate = (select_ln151 != 0 & select_ln151 != 1 & select_ln151_1 == 1)> <Delay = 0.00>
ST_39 : Operation 391 [1/1] (3.25ns)   --->   "%store_ln180 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177" [obj_detect.cpp:180]   --->   Operation 391 'store' 'store_ln180' <Predicate = (select_ln151 != 0 & select_ln151 != 1 & select_ln151_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit132" [obj_detect.cpp:180]   --->   Operation 392 'br' 'br_ln180' <Predicate = (select_ln151 != 0 & select_ln151 != 1 & select_ln151_1 == 0)> <Delay = 0.00>
ST_39 : Operation 393 [1/1] (3.25ns)   --->   "%store_ln180 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179" [obj_detect.cpp:180]   --->   Operation 393 'store' 'store_ln180' <Predicate = (select_ln151 != 0 & select_ln151 != 1 & select_ln151_1 != 0 & select_ln151_1 != 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit132" [obj_detect.cpp:180]   --->   Operation 394 'br' 'br_ln180' <Predicate = (select_ln151 != 0 & select_ln151 != 1 & select_ln151_1 != 0 & select_ln151_1 != 1)> <Delay = 0.00>
ST_39 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit" [obj_detect.cpp:180]   --->   Operation 395 'br' 'br_ln180' <Predicate = (select_ln151 != 0 & select_ln151 != 1)> <Delay = 0.00>
ST_39 : Operation 396 [1/1] (1.58ns)   --->   "%br_ln184 = br void %if.end328" [obj_detect.cpp:184]   --->   Operation 396 'br' 'br_ln184' <Predicate = true> <Delay = 1.58>

State 40 <SV = 38> <Delay = 6.72>
ST_40 : Operation 397 [1/1] (0.00ns)   --->   "%p_0_0_0176863_load = load i8 %p_0_0_0176863" [obj_detect.cpp:175]   --->   Operation 397 'load' 'p_0_0_0176863_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i8 %p_0_0_0176863_load" [obj_detect.cpp:175]   --->   Operation 398 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln175_1 = zext i8 %top_3" [obj_detect.cpp:175]   --->   Operation 399 'zext' 'zext_ln175_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 400 [1/1] (1.91ns)   --->   "%sub_ln175 = sub i9 %zext_ln175_1, i9 %zext_ln175" [obj_detect.cpp:175]   --->   Operation 400 'sub' 'sub_ln175' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln175 = sext i9 %sub_ln175" [obj_detect.cpp:175]   --->   Operation 401 'sext' 'sext_ln175' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 402 [1/1] (0.00ns)   --->   "%shl_ln175_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %middle_3, i1 0" [obj_detect.cpp:175]   --->   Operation 402 'bitconcatenate' 'shl_ln175_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln175_3 = zext i9 %shl_ln175_1" [obj_detect.cpp:175]   --->   Operation 403 'zext' 'zext_ln175_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln175_5 = zext i8 %gray_pix" [obj_detect.cpp:175]   --->   Operation 404 'zext' 'zext_ln175_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln175_6 = zext i8 %gray_pix" [obj_detect.cpp:175]   --->   Operation 405 'zext' 'zext_ln175_6' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln175_7 = zext i10 %add_ln175" [obj_detect.cpp:175]   --->   Operation 406 'zext' 'zext_ln175_7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 407 [1/1] (1.73ns)   --->   "%sub_ln175_1 = sub i11 %zext_ln175_5, i11 %zext_ln175_7" [obj_detect.cpp:175]   --->   Operation 407 'sub' 'sub_ln175_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 408 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln175_1 = add i11 %zext_ln175_3, i11 %sext_ln175" [obj_detect.cpp:175]   --->   Operation 408 'add' 'add_ln175_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 409 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%gx = add i11 %add_ln175_1, i11 %sub_ln175_1" [obj_detect.cpp:175]   --->   Operation 409 'add' 'gx' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 410 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %top_2_load, i1 0" [obj_detect.cpp:176]   --->   Operation 410 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i9 %shl_ln2" [obj_detect.cpp:176]   --->   Operation 411 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln176_1 = zext i8 %top_3" [obj_detect.cpp:176]   --->   Operation 412 'zext' 'zext_ln176_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln176_3 = zext i10 %add_ln176" [obj_detect.cpp:176]   --->   Operation 413 'zext' 'zext_ln176_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 414 [1/1] (1.73ns)   --->   "%sub_ln176 = sub i11 %zext_ln176_3, i11 %zext_ln176" [obj_detect.cpp:176]   --->   Operation 414 'sub' 'sub_ln176' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 415 [1/1] (1.91ns)   --->   "%sub_ln176_1 = sub i9 %zext_ln175_6, i9 %zext_ln175" [obj_detect.cpp:176]   --->   Operation 415 'sub' 'sub_ln176_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln176 = sext i9 %sub_ln176_1" [obj_detect.cpp:176]   --->   Operation 416 'sext' 'sext_ln176' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln176_1 = add i11 %sext_ln176, i11 %sub_ln176" [obj_detect.cpp:176]   --->   Operation 417 'add' 'add_ln176_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 418 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%gy = sub i11 %add_ln176_1, i11 %zext_ln176_1" [obj_detect.cpp:176]   --->   Operation 418 'sub' 'gy' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln177_1 = sext i11 %gy" [obj_detect.cpp:177]   --->   Operation 419 'sext' 'sext_ln177_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 420 [3/3] (1.05ns) (grouped into DSP with root node mag_sq)   --->   "%mul_ln177_1 = mul i21 %sext_ln177_1, i21 %sext_ln177_1" [obj_detect.cpp:177]   --->   Operation 420 'mul' 'mul_ln177_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 39> <Delay = 5.63>
ST_41 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln177 = sext i11 %gx" [obj_detect.cpp:177]   --->   Operation 421 'sext' 'sext_ln177' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 422 [1/1] (5.63ns)   --->   "%mul_ln177 = mul i21 %sext_ln177, i21 %sext_ln177" [obj_detect.cpp:177]   --->   Operation 422 'mul' 'mul_ln177' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 423 [2/3] (1.05ns) (grouped into DSP with root node mag_sq)   --->   "%mul_ln177_1 = mul i21 %sext_ln177_1, i21 %sext_ln177_1" [obj_detect.cpp:177]   --->   Operation 423 'mul' 'mul_ln177_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 40> <Delay = 2.10>
ST_42 : Operation 424 [1/3] (0.00ns) (grouped into DSP with root node mag_sq)   --->   "%mul_ln177_1 = mul i21 %sext_ln177_1, i21 %sext_ln177_1" [obj_detect.cpp:177]   --->   Operation 424 'mul' 'mul_ln177_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 425 [2/2] (2.10ns) (root node of the DSP)   --->   "%mag_sq = add i21 %mul_ln177, i21 %mul_ln177_1" [obj_detect.cpp:177]   --->   Operation 425 'add' 'mag_sq' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 41> <Delay = 4.32>
ST_43 : Operation 426 [1/2] (2.10ns) (root node of the DSP)   --->   "%mag_sq = add i21 %mul_ln177, i21 %mul_ln177_1" [obj_detect.cpp:177]   --->   Operation 426 'add' 'mag_sq' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 427 [1/1] (2.22ns)   --->   "%edge = icmp_ugt  i21 %mag_sq, i21 48400" [obj_detect.cpp:178]   --->   Operation 427 'icmp' 'edge' <Predicate = true> <Delay = 2.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 428 [1/1] (1.86ns)   --->   "%switch_ln180 = switch i2 %select_ln151, void %arrayidx29121111.case.2139, i2 0, void %arrayidx29121111.case.0137, i2 1, void %arrayidx29121111.case.1138" [obj_detect.cpp:180]   --->   Operation 428 'switch' 'switch_ln180' <Predicate = true> <Delay = 1.86>
ST_43 : Operation 429 [1/1] (1.86ns)   --->   "%switch_ln180 = switch i2 %select_ln151_1, void %arrayidx29121111.case.2149, i2 0, void %arrayidx29121111.case.0147, i2 1, void %arrayidx29121111.case.1148" [obj_detect.cpp:180]   --->   Operation 429 'switch' 'switch_ln180' <Predicate = (select_ln151 == 1)> <Delay = 1.86>
ST_43 : Operation 430 [1/1] (1.86ns)   --->   "%switch_ln180 = switch i2 %select_ln151_1, void %arrayidx29121111.case.2144, i2 0, void %arrayidx29121111.case.0142, i2 1, void %arrayidx29121111.case.1143" [obj_detect.cpp:180]   --->   Operation 430 'switch' 'switch_ln180' <Predicate = (select_ln151 == 0)> <Delay = 1.86>
ST_43 : Operation 431 [1/1] (1.86ns)   --->   "%switch_ln180 = switch i2 %select_ln151_1, void %arrayidx29121111.case.2154, i2 0, void %arrayidx29121111.case.0152, i2 1, void %arrayidx29121111.case.1153" [obj_detect.cpp:180]   --->   Operation 431 'switch' 'switch_ln180' <Predicate = (select_ln151 != 0 & select_ln151 != 1)> <Delay = 1.86>

State 44 <SV = 42> <Delay = 5.84>
ST_44 : Operation 432 [1/1] (3.25ns)   --->   "%store_ln180 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175" [obj_detect.cpp:180]   --->   Operation 432 'store' 'store_ln180' <Predicate = (select_ln151 == 1 & select_ln151_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit146" [obj_detect.cpp:180]   --->   Operation 433 'br' 'br_ln180' <Predicate = (select_ln151 == 1 & select_ln151_1 == 1)> <Delay = 0.00>
ST_44 : Operation 434 [1/1] (3.25ns)   --->   "%store_ln180 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174" [obj_detect.cpp:180]   --->   Operation 434 'store' 'store_ln180' <Predicate = (select_ln151 == 1 & select_ln151_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit146" [obj_detect.cpp:180]   --->   Operation 435 'br' 'br_ln180' <Predicate = (select_ln151 == 1 & select_ln151_1 == 0)> <Delay = 0.00>
ST_44 : Operation 436 [1/1] (3.25ns)   --->   "%store_ln180 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176" [obj_detect.cpp:180]   --->   Operation 436 'store' 'store_ln180' <Predicate = (select_ln151 == 1 & select_ln151_1 != 0 & select_ln151_1 != 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 437 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit146" [obj_detect.cpp:180]   --->   Operation 437 'br' 'br_ln180' <Predicate = (select_ln151 == 1 & select_ln151_1 != 0 & select_ln151_1 != 1)> <Delay = 0.00>
ST_44 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit136" [obj_detect.cpp:180]   --->   Operation 438 'br' 'br_ln180' <Predicate = (select_ln151 == 1)> <Delay = 0.00>
ST_44 : Operation 439 [1/1] (3.25ns)   --->   "%store_ln180 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172" [obj_detect.cpp:180]   --->   Operation 439 'store' 'store_ln180' <Predicate = (select_ln151 == 0 & select_ln151_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit141" [obj_detect.cpp:180]   --->   Operation 440 'br' 'br_ln180' <Predicate = (select_ln151 == 0 & select_ln151_1 == 1)> <Delay = 0.00>
ST_44 : Operation 441 [1/1] (3.25ns)   --->   "%store_ln180 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171" [obj_detect.cpp:180]   --->   Operation 441 'store' 'store_ln180' <Predicate = (select_ln151 == 0 & select_ln151_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit141" [obj_detect.cpp:180]   --->   Operation 442 'br' 'br_ln180' <Predicate = (select_ln151 == 0 & select_ln151_1 == 0)> <Delay = 0.00>
ST_44 : Operation 443 [1/1] (3.25ns)   --->   "%store_ln180 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173" [obj_detect.cpp:180]   --->   Operation 443 'store' 'store_ln180' <Predicate = (select_ln151 == 0 & select_ln151_1 != 0 & select_ln151_1 != 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit141" [obj_detect.cpp:180]   --->   Operation 444 'br' 'br_ln180' <Predicate = (select_ln151 == 0 & select_ln151_1 != 0 & select_ln151_1 != 1)> <Delay = 0.00>
ST_44 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit136" [obj_detect.cpp:180]   --->   Operation 445 'br' 'br_ln180' <Predicate = (select_ln151 == 0)> <Delay = 0.00>
ST_44 : Operation 446 [1/1] (3.25ns)   --->   "%store_ln180 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178" [obj_detect.cpp:180]   --->   Operation 446 'store' 'store_ln180' <Predicate = (select_ln151 != 0 & select_ln151 != 1 & select_ln151_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit151" [obj_detect.cpp:180]   --->   Operation 447 'br' 'br_ln180' <Predicate = (select_ln151 != 0 & select_ln151 != 1 & select_ln151_1 == 1)> <Delay = 0.00>
ST_44 : Operation 448 [1/1] (3.25ns)   --->   "%store_ln180 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177" [obj_detect.cpp:180]   --->   Operation 448 'store' 'store_ln180' <Predicate = (select_ln151 != 0 & select_ln151 != 1 & select_ln151_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit151" [obj_detect.cpp:180]   --->   Operation 449 'br' 'br_ln180' <Predicate = (select_ln151 != 0 & select_ln151 != 1 & select_ln151_1 == 0)> <Delay = 0.00>
ST_44 : Operation 450 [1/1] (3.25ns)   --->   "%store_ln180 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179" [obj_detect.cpp:180]   --->   Operation 450 'store' 'store_ln180' <Predicate = (select_ln151 != 0 & select_ln151 != 1 & select_ln151_1 != 0 & select_ln151_1 != 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit151" [obj_detect.cpp:180]   --->   Operation 451 'br' 'br_ln180' <Predicate = (select_ln151 != 0 & select_ln151 != 1 & select_ln151_1 != 0 & select_ln151_1 != 1)> <Delay = 0.00>
ST_44 : Operation 452 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx29121111.exit136" [obj_detect.cpp:180]   --->   Operation 452 'br' 'br_ln180' <Predicate = (select_ln151 != 0 & select_ln151 != 1)> <Delay = 0.00>
ST_44 : Operation 453 [1/1] (1.58ns)   --->   "%br_ln184 = br i1 %edge, void %if.end328, void %cond.end311_ifconv" [obj_detect.cpp:184]   --->   Operation 453 'br' 'br_ln184' <Predicate = true> <Delay = 1.58>
ST_44 : Operation 454 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185 = add i17 %trunc_ln143_3, i17 131071" [obj_detect.cpp:185]   --->   Operation 454 'add' 'add_ln185' <Predicate = (edge)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 455 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln185_1 = add i17 %add_ln153, i17 %add_ln185" [obj_detect.cpp:185]   --->   Operation 455 'add' 'add_ln185_1' <Predicate = (edge)> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 456 [1/1] (1.91ns)   --->   "%add_ln186 = add i8 %trunc_ln143_2, i8 255" [obj_detect.cpp:186]   --->   Operation 456 'add' 'add_ln186' <Predicate = (edge)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln186, i8 0" [obj_detect.cpp:186]   --->   Operation 457 'bitconcatenate' 'tmp_32' <Predicate = (edge)> <Delay = 0.00>
ST_44 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i16 %tmp_32" [obj_detect.cpp:186]   --->   Operation 458 'zext' 'zext_ln186' <Predicate = (edge)> <Delay = 0.00>
ST_44 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %add_ln186, i6 0" [obj_detect.cpp:186]   --->   Operation 459 'bitconcatenate' 'tmp_33' <Predicate = (edge)> <Delay = 0.00>
ST_44 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i14 %tmp_33" [obj_detect.cpp:186]   --->   Operation 460 'zext' 'zext_ln186_1' <Predicate = (edge)> <Delay = 0.00>
ST_44 : Operation 461 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_1 = add i17 %zext_ln186, i17 %zext_ln186_1" [obj_detect.cpp:186]   --->   Operation 461 'add' 'add_ln186_1' <Predicate = (edge)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 462 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln186_2 = add i17 %add_ln186_1, i17 %trunc_ln143_3" [obj_detect.cpp:186]   --->   Operation 462 'add' 'add_ln186_2' <Predicate = (edge)> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 43> <Delay = 3.25>
ST_45 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i17 %add_ln185_1" [obj_detect.cpp:185]   --->   Operation 463 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 464 [1/1] (0.00ns)   --->   "%label_map_addr_1 = getelementptr i16 %label_map, i64 0, i64 %zext_ln185" [obj_detect.cpp:185]   --->   Operation 464 'getelementptr' 'label_map_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 465 [2/2] (3.25ns)   --->   "%cur = load i17 %label_map_addr_1" [obj_detect.cpp:185]   --->   Operation 465 'load' 'cur' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>
ST_45 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln186_2 = zext i17 %add_ln186_2" [obj_detect.cpp:186]   --->   Operation 466 'zext' 'zext_ln186_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 467 [1/1] (0.00ns)   --->   "%label_map_addr_2 = getelementptr i16 %label_map, i64 0, i64 %zext_ln186_2" [obj_detect.cpp:186]   --->   Operation 467 'getelementptr' 'label_map_addr_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 468 [2/2] (3.25ns)   --->   "%cur_7 = load i17 %label_map_addr_2" [obj_detect.cpp:186]   --->   Operation 468 'load' 'cur_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>

State 46 <SV = 44> <Delay = 5.33>
ST_46 : Operation 469 [1/2] (3.25ns)   --->   "%cur = load i17 %label_map_addr_1" [obj_detect.cpp:185]   --->   Operation 469 'load' 'cur' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>
ST_46 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i16 %cur" [obj_detect.cpp:26->obj_detect.cpp:38->obj_detect.cpp:190]   --->   Operation 470 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 471 [1/2] (3.25ns)   --->   "%cur_7 = load i17 %label_map_addr_2" [obj_detect.cpp:186]   --->   Operation 471 'load' 'cur_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>
ST_46 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i16 %cur_7" [obj_detect.cpp:26->obj_detect.cpp:39->obj_detect.cpp:190]   --->   Operation 472 'trunc' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 473 [1/1] (2.07ns)   --->   "%icmp_ln187 = icmp_ne  i16 %cur, i16 0" [obj_detect.cpp:187]   --->   Operation 473 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 474 [1/1] (2.07ns)   --->   "%icmp_ln190 = icmp_ne  i16 %cur_7, i16 0" [obj_detect.cpp:190]   --->   Operation 474 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 475 [1/1] (2.07ns)   --->   "%icmp_ln190_1 = icmp_ne  i16 %cur, i16 %cur_7" [obj_detect.cpp:190]   --->   Operation 475 'icmp' 'icmp_ln190_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 45> <Delay = 5.82>
ST_47 : Operation 476 [1/1] (0.00ns)   --->   "%lbl_load_6 = load i16 %lbl" [obj_detect.cpp:189]   --->   Operation 476 'load' 'lbl_load_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 477 [1/1] (2.07ns)   --->   "%next_label_1 = add i16 %lbl_load_6, i16 1" [obj_detect.cpp:189]   --->   Operation 477 'add' 'next_label_1' <Predicate = (!icmp_ln190 & !icmp_ln187)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node next_label_2)   --->   "%next_label = select i1 %icmp_ln190, i16 %lbl_load_6, i16 %next_label_1" [obj_detect.cpp:188]   --->   Operation 478 'select' 'next_label' <Predicate = (!icmp_ln187)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node lbl_3)   --->   "%lbl_1 = select i1 %icmp_ln190, i16 %cur_7, i16 %lbl_load_6" [obj_detect.cpp:188]   --->   Operation 479 'select' 'lbl_1' <Predicate = (!icmp_ln187)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 480 [1/1] (0.80ns) (out node of the LUT)   --->   "%next_label_2 = select i1 %icmp_ln187, i16 %lbl_load_6, i16 %next_label" [obj_detect.cpp:187]   --->   Operation 480 'select' 'next_label_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 481 [1/1] (0.80ns) (out node of the LUT)   --->   "%lbl_3 = select i1 %icmp_ln187, i16 %cur, i16 %lbl_1" [obj_detect.cpp:187]   --->   Operation 481 'select' 'lbl_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node and_ln190_1)   --->   "%and_ln190 = and i1 %icmp_ln190, i1 %icmp_ln190_1" [obj_detect.cpp:190]   --->   Operation 482 'and' 'and_ln190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 483 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln190_1 = and i1 %and_ln190, i1 %icmp_ln187" [obj_detect.cpp:190]   --->   Operation 483 'and' 'and_ln190_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 484 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %and_ln190_1, void %if.end327, void %while.cond.i.i.preheader" [obj_detect.cpp:190]   --->   Operation 484 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 485 [2/2] (4.84ns)   --->   "%call_ln185 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_25_1, i16 %cur, i16 %ra_1_loc, i16 %parent" [obj_detect.cpp:185]   --->   Operation 485 'call' 'call_ln185' <Predicate = (and_ln190_1)> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 46> <Delay = 5.33>
ST_48 : Operation 486 [1/2] (5.33ns)   --->   "%call_ln185 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_25_1, i16 %cur, i16 %ra_1_loc, i16 %parent" [obj_detect.cpp:185]   --->   Operation 486 'call' 'call_ln185' <Predicate = true> <Delay = 5.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 47> <Delay = 4.84>
ST_49 : Operation 487 [1/1] (0.00ns)   --->   "%ra_1_loc_load = load i16 %ra_1_loc"   --->   Operation 487 'load' 'ra_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 488 [2/2] (4.84ns)   --->   "%call_ln26 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_27_2, i9 %trunc_ln26, i16 %ra_1_loc_load, i16 %parent" [obj_detect.cpp:26->obj_detect.cpp:38->obj_detect.cpp:190]   --->   Operation 488 'call' 'call_ln26' <Predicate = true> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 48> <Delay = 0.00>
ST_50 : Operation 489 [1/2] (0.00ns)   --->   "%call_ln26 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_27_2, i9 %trunc_ln26, i16 %ra_1_loc_load, i16 %parent" [obj_detect.cpp:26->obj_detect.cpp:38->obj_detect.cpp:190]   --->   Operation 489 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 49> <Delay = 4.84>
ST_51 : Operation 490 [2/2] (4.84ns)   --->   "%call_ln186 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_25_11, i16 %cur_7, i16 %rb_1_loc, i9 %zext_ln25_2_loc, i16 %parent" [obj_detect.cpp:186]   --->   Operation 490 'call' 'call_ln186' <Predicate = true> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 50> <Delay = 5.33>
ST_52 : Operation 491 [1/2] (5.33ns)   --->   "%call_ln186 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_25_11, i16 %cur_7, i16 %rb_1_loc, i9 %zext_ln25_2_loc, i16 %parent" [obj_detect.cpp:186]   --->   Operation 491 'call' 'call_ln186' <Predicate = true> <Delay = 5.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 51> <Delay = 4.84>
ST_53 : Operation 492 [1/1] (0.00ns)   --->   "%rb_1_loc_load = load i16 %rb_1_loc"   --->   Operation 492 'load' 'rb_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 493 [2/2] (4.84ns)   --->   "%call_ln26 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_27_22, i9 %trunc_ln26_1, i16 %rb_1_loc_load, i16 %parent" [obj_detect.cpp:26->obj_detect.cpp:39->obj_detect.cpp:190]   --->   Operation 493 'call' 'call_ln26' <Predicate = true> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 494 [1/1] (2.07ns)   --->   "%icmp_ln40 = icmp_eq  i16 %ra_1_loc_load, i16 %rb_1_loc_load" [obj_detect.cpp:40->obj_detect.cpp:190]   --->   Operation 494 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 52> <Delay = 0.00>
ST_54 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln25_2_loc_load = load i9 %zext_ln25_2_loc"   --->   Operation 495 'load' 'zext_ln25_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln25_2_reload_cast = zext i9 %zext_ln25_2_loc_load"   --->   Operation 496 'zext' 'zext_ln25_2_reload_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 497 [1/2] (0.00ns)   --->   "%call_ln26 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_27_22, i9 %trunc_ln26_1, i16 %rb_1_loc_load, i16 %parent" [obj_detect.cpp:26->obj_detect.cpp:39->obj_detect.cpp:190]   --->   Operation 497 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %if.then.i, void %_ZL8uf_unionP7ap_uintILi16EES0_S0_.exit" [obj_detect.cpp:40->obj_detect.cpp:190]   --->   Operation 498 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>

State 55 <SV = 53> <Delay = 3.25>
ST_55 : Operation 499 [1/1] (0.00ns)   --->   "%parent_addr_2 = getelementptr i16 %parent, i64 0, i64 %zext_ln25_2_reload_cast" [obj_detect.cpp:25->obj_detect.cpp:39->obj_detect.cpp:190]   --->   Operation 499 'getelementptr' 'parent_addr_2' <Predicate = (and_ln174 & edge & and_ln190_1 & !icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 500 [1/1] (3.25ns)   --->   "%store_ln40 = store i16 %ra_1_loc_load, i9 %parent_addr_2" [obj_detect.cpp:40->obj_detect.cpp:190]   --->   Operation 500 'store' 'store_ln40' <Predicate = (and_ln174 & edge & and_ln190_1 & !icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_55 : Operation 501 [1/1] (0.00ns)   --->   "%br_ln40 = br void %_ZL8uf_unionP7ap_uintILi16EES0_S0_.exit" [obj_detect.cpp:40->obj_detect.cpp:190]   --->   Operation 501 'br' 'br_ln40' <Predicate = (and_ln174 & edge & and_ln190_1 & !icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln190 = br void %if.end327" [obj_detect.cpp:190]   --->   Operation 502 'br' 'br_ln190' <Predicate = (and_ln174 & edge & and_ln190_1)> <Delay = 0.00>
ST_55 : Operation 503 [1/1] (1.58ns)   --->   "%store_ln191 = store i16 %next_label_2, i16 %lbl" [obj_detect.cpp:191]   --->   Operation 503 'store' 'store_ln191' <Predicate = (and_ln174 & edge)> <Delay = 1.58>
ST_55 : Operation 504 [1/1] (1.58ns)   --->   "%br_ln191 = br void %if.end328" [obj_detect.cpp:191]   --->   Operation 504 'br' 'br_ln191' <Predicate = (and_ln174 & edge)> <Delay = 1.58>
ST_55 : Operation 505 [1/1] (0.00ns)   --->   "%col_load_2 = load i32 %col" [obj_detect.cpp:194]   --->   Operation 505 'load' 'col_load_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 506 [1/1] (2.55ns)   --->   "%col_1 = add i32 %col_load_2, i32 1" [obj_detect.cpp:194]   --->   Operation 506 'add' 'col_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 507 [1/1] (0.00ns)   --->   "%store_ln143 = store i8 %gray_pix, i8 %gray_pix_1" [obj_detect.cpp:143]   --->   Operation 507 'store' 'store_ln143' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 508 [1/1] (0.00ns)   --->   "%store_ln143 = store i8 %middle_3, i8 %middle_2" [obj_detect.cpp:143]   --->   Operation 508 'store' 'store_ln143' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 509 [1/1] (0.00ns)   --->   "%store_ln143 = store i8 %top_3, i8 %top_2" [obj_detect.cpp:143]   --->   Operation 509 'store' 'store_ln143' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 510 [1/1] (0.00ns)   --->   "%store_ln143 = store i8 %gray_pix_1_load, i8 %p_0_0_01768_267" [obj_detect.cpp:143]   --->   Operation 510 'store' 'store_ln143' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 511 [1/1] (0.00ns)   --->   "%store_ln143 = store i8 %middle_2_load, i8 %p_0_0_01768_165" [obj_detect.cpp:143]   --->   Operation 511 'store' 'store_ln143' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 512 [1/1] (0.00ns)   --->   "%store_ln143 = store i8 %top_2_load, i8 %p_0_0_0176863" [obj_detect.cpp:143]   --->   Operation 512 'store' 'store_ln143' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 513 [1/1] (1.58ns)   --->   "%store_ln143 = store i17 %i_9, i17 %i_2" [obj_detect.cpp:143]   --->   Operation 513 'store' 'store_ln143' <Predicate = true> <Delay = 1.58>

State 56 <SV = 54> <Delay = 4.83>
ST_56 : Operation 514 [1/1] (0.00ns)   --->   "%lbl_2 = phi i16 %lbl_3, void %if.end327, i16 0, void %arrayidx29121111.exit, i16 0, void %arrayidx29121111.exit136"   --->   Operation 514 'phi' 'lbl_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 515 [1/1] (3.25ns)   --->   "%store_ln192 = store i16 %lbl_2, i17 %label_map_addr" [obj_detect.cpp:192]   --->   Operation 515 'store' 'store_ln192' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>
ST_56 : Operation 516 [1/1] (2.55ns)   --->   "%icmp_ln195 = icmp_eq  i32 %col_1, i32 320" [obj_detect.cpp:195]   --->   Operation 516 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 517 [1/1] (2.55ns)   --->   "%add_ln195 = add i32 %row_2, i32 1" [obj_detect.cpp:195]   --->   Operation 517 'add' 'add_ln195' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 518 [1/1] (0.69ns)   --->   "%col_2 = select i1 %icmp_ln195, i32 0, i32 %col_1" [obj_detect.cpp:195]   --->   Operation 518 'select' 'col_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 519 [1/1] (0.69ns)   --->   "%row_3 = select i1 %icmp_ln195, i32 %add_ln195, i32 %row_2" [obj_detect.cpp:195]   --->   Operation 519 'select' 'row_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 520 [1/1] (1.58ns)   --->   "%store_ln143 = store i32 %row_3, i32 %row" [obj_detect.cpp:143]   --->   Operation 520 'store' 'store_ln143' <Predicate = true> <Delay = 1.58>
ST_56 : Operation 521 [1/1] (1.58ns)   --->   "%store_ln143 = store i32 %col_2, i32 %col" [obj_detect.cpp:143]   --->   Operation 521 'store' 'store_ln143' <Predicate = true> <Delay = 1.58>
ST_56 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln143 = br void %for.inc211" [obj_detect.cpp:143]   --->   Operation 522 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>

State 57 <SV = 3> <Delay = 3.50>
ST_57 : Operation 523 [1/1] (0.00ns)   --->   "%y_3 = load i8 %y"   --->   Operation 523 'load' 'y_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 524 [1/1] (1.91ns)   --->   "%icmp_ln200 = icmp_eq  i8 %y_3, i8 239" [obj_detect.cpp:200]   --->   Operation 524 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln200 = br i1 %icmp_ln200, void %Pass1_5_inner0.split, void %PASS2" [obj_detect.cpp:200]   --->   Operation 525 'br' 'br_ln200' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 526 [12/12] (3.41ns)   --->   "%urem_ln200 = urem i8 %y_3, i8 3" [obj_detect.cpp:200]   --->   Operation 526 'urem' 'urem_ln200' <Predicate = (!icmp_ln200)> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 527 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1"   --->   Operation 527 'alloca' 'i_6' <Predicate = (icmp_ln200)> <Delay = 0.00>
ST_57 : Operation 528 [1/1] (0.00ns)   --->   "%lbl_load = load i16 %lbl" [obj_detect.cpp:216]   --->   Operation 528 'load' 'lbl_load' <Predicate = (icmp_ln200)> <Delay = 0.00>
ST_57 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %lbl_load, i32 1, i32 15" [obj_detect.cpp:216]   --->   Operation 529 'partselect' 'tmp_40' <Predicate = (icmp_ln200)> <Delay = 0.00>
ST_57 : Operation 530 [1/1] (1.94ns)   --->   "%icmp_ln216 = icmp_eq  i15 %tmp_40, i15 0" [obj_detect.cpp:216]   --->   Operation 530 'icmp' 'icmp_ln216' <Predicate = (icmp_ln200)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 531 [1/1] (1.58ns)   --->   "%store_ln216 = store i16 1, i16 %i_6" [obj_detect.cpp:216]   --->   Operation 531 'store' 'store_ln216' <Predicate = (icmp_ln200)> <Delay = 1.58>
ST_57 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln216 = br void %for.body387" [obj_detect.cpp:216]   --->   Operation 532 'br' 'br_ln216' <Predicate = (icmp_ln200)> <Delay = 0.00>

State 58 <SV = 4> <Delay = 3.41>
ST_58 : Operation 533 [11/12] (3.41ns)   --->   "%urem_ln200 = urem i8 %y_3, i8 3" [obj_detect.cpp:200]   --->   Operation 533 'urem' 'urem_ln200' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 5> <Delay = 3.41>
ST_59 : Operation 534 [10/12] (3.41ns)   --->   "%urem_ln200 = urem i8 %y_3, i8 3" [obj_detect.cpp:200]   --->   Operation 534 'urem' 'urem_ln200' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 6> <Delay = 3.41>
ST_60 : Operation 535 [9/12] (3.41ns)   --->   "%urem_ln200 = urem i8 %y_3, i8 3" [obj_detect.cpp:200]   --->   Operation 535 'urem' 'urem_ln200' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 7> <Delay = 3.41>
ST_61 : Operation 536 [8/12] (3.41ns)   --->   "%urem_ln200 = urem i8 %y_3, i8 3" [obj_detect.cpp:200]   --->   Operation 536 'urem' 'urem_ln200' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 8> <Delay = 3.41>
ST_62 : Operation 537 [7/12] (3.41ns)   --->   "%urem_ln200 = urem i8 %y_3, i8 3" [obj_detect.cpp:200]   --->   Operation 537 'urem' 'urem_ln200' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 9> <Delay = 3.41>
ST_63 : Operation 538 [6/12] (3.41ns)   --->   "%urem_ln200 = urem i8 %y_3, i8 3" [obj_detect.cpp:200]   --->   Operation 538 'urem' 'urem_ln200' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 10> <Delay = 4.52>
ST_64 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i8 %y_3" [obj_detect.cpp:200]   --->   Operation 539 'zext' 'zext_ln200' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 540 [1/1] (4.52ns)   --->   "%mul_ln200 = mul i17 %zext_ln200, i17 342" [obj_detect.cpp:200]   --->   Operation 540 'mul' 'mul_ln200' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln200, i32 10, i32 16" [obj_detect.cpp:200]   --->   Operation 541 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 542 [5/12] (3.41ns)   --->   "%urem_ln200 = urem i8 %y_3, i8 3" [obj_detect.cpp:200]   --->   Operation 542 'urem' 'urem_ln200' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 11> <Delay = 4.17>
ST_65 : Operation 543 [1/1] (0.00ns)   --->   "%udiv_ln1_cast = zext i7 %tmp_41" [obj_detect.cpp:200]   --->   Operation 543 'zext' 'udiv_ln1_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 544 [1/1] (4.17ns)   --->   "%empty_49 = mul i14 %udiv_ln1_cast, i14 107" [obj_detect.cpp:200]   --->   Operation 544 'mul' 'empty_49' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 545 [4/12] (3.41ns)   --->   "%urem_ln200 = urem i8 %y_3, i8 3" [obj_detect.cpp:200]   --->   Operation 545 'urem' 'urem_ln200' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 12> <Delay = 6.43>
ST_66 : Operation 546 [1/1] (0.00ns)   --->   "%p_cast82 = zext i14 %empty_49" [obj_detect.cpp:200]   --->   Operation 546 'zext' 'p_cast82' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 547 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_180 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i64 0, i64 %p_cast82" [obj_detect.cpp:200]   --->   Operation 547 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_180' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 548 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_181 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i64 0, i64 %p_cast82" [obj_detect.cpp:200]   --->   Operation 548 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_181' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 549 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_182 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i64 0, i64 %p_cast82" [obj_detect.cpp:200]   --->   Operation 549 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_182' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 550 [3/12] (3.41ns)   --->   "%urem_ln200 = urem i8 %y_3, i8 3" [obj_detect.cpp:200]   --->   Operation 550 'urem' 'urem_ln200' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 551 [1/1] (1.91ns)   --->   "%empty_50 = add i8 %y_3, i8 255"   --->   Operation 551 'add' 'empty_50' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 552 [1/1] (0.00ns)   --->   "%p_cast80 = zext i8 %empty_50"   --->   Operation 552 'zext' 'p_cast80' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 553 [1/1] (4.52ns)   --->   "%mul28 = mul i17 %p_cast80, i17 342"   --->   Operation 553 'mul' 'mul28' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul28, i32 10, i32 16"   --->   Operation 554 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 555 [1/1] (1.91ns)   --->   "%indvars_iv_next104 = add i8 %y_3, i8 1"   --->   Operation 555 'add' 'indvars_iv_next104' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 556 [1/1] (0.00ns)   --->   "%indvars_iv_next104_cast = zext i8 %indvars_iv_next104"   --->   Operation 556 'zext' 'indvars_iv_next104_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 557 [1/1] (4.52ns)   --->   "%mul26 = mul i17 %indvars_iv_next104_cast, i17 342"   --->   Operation 557 'mul' 'mul26' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul26, i32 10, i32 16"   --->   Operation 558 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 559 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_180" [obj_detect.cpp:200]   --->   Operation 559 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_66 : Operation 560 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_181" [obj_detect.cpp:200]   --->   Operation 560 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_66 : Operation 561 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_182" [obj_detect.cpp:200]   --->   Operation 561 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_66 : Operation 562 [1/1] (1.58ns)   --->   "%store_ln200 = store i8 %indvars_iv_next104, i8 %y" [obj_detect.cpp:200]   --->   Operation 562 'store' 'store_ln200' <Predicate = true> <Delay = 1.58>

State 67 <SV = 13> <Delay = 4.17>
ST_67 : Operation 563 [2/12] (3.41ns)   --->   "%urem_ln200 = urem i8 %y_3, i8 3" [obj_detect.cpp:200]   --->   Operation 563 'urem' 'urem_ln200' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i7 %tmp_42" [obj_detect.cpp:207]   --->   Operation 564 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 565 [1/1] (4.17ns)   --->   "%mul_ln207 = mul i14 %zext_ln207, i14 107" [obj_detect.cpp:207]   --->   Operation 565 'mul' 'mul_ln207' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln207_13 = zext i7 %tmp_43" [obj_detect.cpp:207]   --->   Operation 566 'zext' 'zext_ln207_13' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 567 [1/1] (4.17ns)   --->   "%mul_ln207_1 = mul i14 %zext_ln207_13, i14 107" [obj_detect.cpp:207]   --->   Operation 567 'mul' 'mul_ln207_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 568 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_180" [obj_detect.cpp:200]   --->   Operation 568 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_67 : Operation 569 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_181" [obj_detect.cpp:200]   --->   Operation 569 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_67 : Operation 570 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_182" [obj_detect.cpp:200]   --->   Operation 570 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>

State 68 <SV = 14> <Delay = 6.97>
ST_68 : Operation 571 [1/12] (3.41ns)   --->   "%urem_ln200 = urem i8 %y_3, i8 3" [obj_detect.cpp:200]   --->   Operation 571 'urem' 'urem_ln200' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i2 %urem_ln200" [obj_detect.cpp:200]   --->   Operation 572 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 573 [1/1] (1.70ns)   --->   "%tmp = mux i1 @_ssdm_op_Mux.ap_auto.3i1.i2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185, i2 %trunc_ln200" [obj_detect.cpp:200]   --->   Operation 573 'mux' 'tmp' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 574 [2/2] (1.86ns)   --->   "%call_ln200 = call void @hls_object_green_classification_Pipeline_Pass1_5_inner0, i1 %tmp, i14 %mul_ln207, i14 %empty_49, i14 %mul_ln207_1, i2 %trunc_ln200, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm" [obj_detect.cpp:200]   --->   Operation 574 'call' 'call_ln200' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 15> <Delay = 0.00>
ST_69 : Operation 575 [1/1] (0.00ns)   --->   "%speclooptripcount_ln200 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 238, i64 238, i64 238" [obj_detect.cpp:200]   --->   Operation 575 'speclooptripcount' 'speclooptripcount_ln200' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 576 [1/1] (0.00ns)   --->   "%specloopname_ln200 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [obj_detect.cpp:200]   --->   Operation 576 'specloopname' 'specloopname_ln200' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 577 [1/2] (0.00ns)   --->   "%call_ln200 = call void @hls_object_green_classification_Pipeline_Pass1_5_inner0, i1 %tmp, i14 %mul_ln207, i14 %empty_49, i14 %mul_ln207_1, i2 %trunc_ln200, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm" [obj_detect.cpp:200]   --->   Operation 577 'call' 'call_ln200' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 578 [1/1] (0.00ns)   --->   "%br_ln200 = br void %Pass1_5_inner0" [obj_detect.cpp:200]   --->   Operation 578 'br' 'br_ln200' <Predicate = true> <Delay = 0.00>

State 70 <SV = 4> <Delay = 3.25>
ST_70 : Operation 579 [1/1] (0.00ns)   --->   "%root = load i16 %i_6" [obj_detect.cpp:216]   --->   Operation 579 'load' 'root' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 580 [1/1] (0.00ns)   --->   "%lbl_load_1 = load i16 %lbl" [obj_detect.cpp:216]   --->   Operation 580 'load' 'lbl_load_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 581 [1/1] (0.00ns)   --->   "%trunc_ln216 = trunc i16 %root" [obj_detect.cpp:216]   --->   Operation 581 'trunc' 'trunc_ln216' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 582 [1/1] (2.07ns)   --->   "%icmp_ln216_1 = icmp_ult  i16 %root, i16 %lbl_load_1" [obj_detect.cpp:216]   --->   Operation 582 'icmp' 'icmp_ln216_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 583 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln216_1, void %for.body408.preheader, void %for.body387.split" [obj_detect.cpp:216]   --->   Operation 583 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i16 %root" [obj_detect.cpp:26->obj_detect.cpp:219]   --->   Operation 584 'zext' 'zext_ln26' <Predicate = (icmp_ln216_1)> <Delay = 0.00>
ST_70 : Operation 585 [1/1] (0.00ns)   --->   "%parent_addr = getelementptr i16 %parent, i64 0, i64 %zext_ln26" [obj_detect.cpp:219]   --->   Operation 585 'getelementptr' 'parent_addr' <Predicate = (icmp_ln216_1)> <Delay = 0.00>
ST_70 : Operation 586 [2/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:219]   --->   Operation 586 'load' 'parent_load' <Predicate = (icmp_ln216_1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_70 : Operation 587 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2, i16 %label_map, i16 %parent"   --->   Operation 587 'call' 'call_ln0' <Predicate = (!icmp_ln216_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 5> <Delay = 5.33>
ST_71 : Operation 588 [1/1] (0.00ns)   --->   "%speclooptripcount_ln216 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [obj_detect.cpp:216]   --->   Operation 588 'speclooptripcount' 'speclooptripcount_ln216' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 589 [1/1] (0.00ns)   --->   "%specloopname_ln216 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [obj_detect.cpp:216]   --->   Operation 589 'specloopname' 'specloopname_ln216' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 590 [1/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:219]   --->   Operation 590 'load' 'parent_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_71 : Operation 591 [1/1] (2.07ns)   --->   "%icmp_ln219 = icmp_eq  i16 %root, i16 %parent_load" [obj_detect.cpp:219]   --->   Operation 591 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 592 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %icmp_ln219, void %while.cond.i.preheader, void %for.inc397" [obj_detect.cpp:219]   --->   Operation 592 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>

State 72 <SV = 6> <Delay = 4.84>
ST_72 : Operation 593 [2/2] (4.84ns)   --->   "%call_ln216 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_25_13, i16 %root, i16 %root_loc, i16 %parent" [obj_detect.cpp:216]   --->   Operation 593 'call' 'call_ln216' <Predicate = true> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 7> <Delay = 5.33>
ST_73 : Operation 594 [1/2] (5.33ns)   --->   "%call_ln216 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_25_13, i16 %root, i16 %root_loc, i16 %parent" [obj_detect.cpp:216]   --->   Operation 594 'call' 'call_ln216' <Predicate = true> <Delay = 5.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 8> <Delay = 4.84>
ST_74 : Operation 595 [1/1] (0.00ns)   --->   "%root_loc_load = load i16 %root_loc"   --->   Operation 595 'load' 'root_loc_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 596 [2/2] (4.84ns)   --->   "%call_ln216 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_27_24, i9 %trunc_ln216, i16 %root_loc_load, i16 %parent" [obj_detect.cpp:216]   --->   Operation 596 'call' 'call_ln216' <Predicate = true> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 9> <Delay = 0.00>
ST_75 : Operation 597 [1/2] (0.00ns)   --->   "%call_ln216 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_27_24, i9 %trunc_ln216, i16 %root_loc_load, i16 %parent" [obj_detect.cpp:216]   --->   Operation 597 'call' 'call_ln216' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 10> <Delay = 3.66>
ST_76 : Operation 598 [1/1] (3.25ns)   --->   "%store_ln219 = store i16 %root_loc_load, i9 %parent_addr" [obj_detect.cpp:219]   --->   Operation 598 'store' 'store_ln219' <Predicate = (!icmp_ln219)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_76 : Operation 599 [1/1] (0.00ns)   --->   "%br_ln219 = br void %for.inc397" [obj_detect.cpp:219]   --->   Operation 599 'br' 'br_ln219' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_76 : Operation 600 [1/1] (2.07ns)   --->   "%add_ln216 = add i16 %root, i16 1" [obj_detect.cpp:216]   --->   Operation 600 'add' 'add_ln216' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 601 [1/1] (1.58ns)   --->   "%store_ln216 = store i16 %add_ln216, i16 %i_6" [obj_detect.cpp:216]   --->   Operation 601 'store' 'store_ln216' <Predicate = true> <Delay = 1.58>
ST_76 : Operation 602 [1/1] (0.00ns)   --->   "%br_ln216 = br void %for.body387" [obj_detect.cpp:216]   --->   Operation 602 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>

State 77 <SV = 5> <Delay = 0.00>
ST_77 : Operation 603 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2, i16 %label_map, i16 %parent"   --->   Operation 603 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 6> <Delay = 0.00>
ST_78 : Operation 604 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4, i16 %label_map, i8 %max_y, i8 %min_y, i9 %max_x, i9 %min_x"   --->   Operation 604 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 7> <Delay = 3.66>
ST_79 : Operation 605 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4, i16 %label_map, i8 %max_y, i8 %min_y, i9 %max_x, i9 %min_x"   --->   Operation 605 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 606 [1/1] (0.00ns)   --->   "%specmemcore_ln250 = specmemcore void @_ssdm_op_SpecMemCore, i1 %is_external, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:250]   --->   Operation 606 'specmemcore' 'specmemcore_ln250' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 607 [1/1] (0.00ns)   --->   "%br_ln253 = br i1 %icmp_ln216, void %for.inc505.preheader, void %pass_4" [obj_detect.cpp:253]   --->   Operation 607 'br' 'br_ln253' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 608 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 608 'alloca' 'i_5' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_79 : Operation 609 [1/1] (0.00ns)   --->   "%lbl_load_2 = load i16 %lbl"   --->   Operation 609 'load' 'lbl_load_2' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_79 : Operation 610 [2/2] (3.66ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_PASS_3_5_1, i16 %lbl_load_2, i16 %parent, i1 %is_external"   --->   Operation 610 'call' 'call_ln0' <Predicate = (!icmp_ln216)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 611 [1/1] (1.58ns)   --->   "%store_ln259 = store i16 1, i16 %i_5" [obj_detect.cpp:259]   --->   Operation 611 'store' 'store_ln259' <Predicate = (!icmp_ln216)> <Delay = 1.58>

State 80 <SV = 8> <Delay = 0.00>
ST_80 : Operation 612 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_PASS_3_5_1, i16 %lbl_load_2, i16 %parent, i1 %is_external"   --->   Operation 612 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 613 [1/1] (0.00ns)   --->   "%br_ln259 = br void %for.body512" [obj_detect.cpp:259]   --->   Operation 613 'br' 'br_ln259' <Predicate = true> <Delay = 0.00>

State 81 <SV = 9> <Delay = 5.13>
ST_81 : Operation 614 [1/1] (0.00ns)   --->   "%i_8 = load i16 %i_5" [obj_detect.cpp:259]   --->   Operation 614 'load' 'i_8' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_81 : Operation 615 [1/1] (0.00ns)   --->   "%lbl_load_3 = load i16 %lbl" [obj_detect.cpp:259]   --->   Operation 615 'load' 'lbl_load_3' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_81 : Operation 616 [1/1] (2.07ns)   --->   "%icmp_ln259 = icmp_eq  i16 %i_8, i16 %lbl_load_3" [obj_detect.cpp:259]   --->   Operation 616 'icmp' 'icmp_ln259' <Predicate = (!icmp_ln216)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 617 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 65534, i64 32767"   --->   Operation 617 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_81 : Operation 618 [1/1] (0.00ns)   --->   "%br_ln259 = br i1 %icmp_ln259, void %for.body512.split, void %pass_4.loopexit" [obj_detect.cpp:259]   --->   Operation 618 'br' 'br_ln259' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_81 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i16 %i_8" [obj_detect.cpp:259]   --->   Operation 619 'zext' 'zext_ln259' <Predicate = (!icmp_ln216 & !icmp_ln259)> <Delay = 0.00>
ST_81 : Operation 620 [1/1] (0.00ns)   --->   "%parent_addr_1 = getelementptr i16 %parent, i64 0, i64 %zext_ln259" [obj_detect.cpp:260]   --->   Operation 620 'getelementptr' 'parent_addr_1' <Predicate = (!icmp_ln216 & !icmp_ln259)> <Delay = 0.00>
ST_81 : Operation 621 [2/2] (3.25ns)   --->   "%parent_load_1 = load i9 %parent_addr_1" [obj_detect.cpp:260]   --->   Operation 621 'load' 'parent_load_1' <Predicate = (!icmp_ln216 & !icmp_ln259)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_81 : Operation 622 [1/1] (0.00ns)   --->   "%br_ln0 = br void %pass_4"   --->   Operation 622 'br' 'br_ln0' <Predicate = (!icmp_ln216 & icmp_ln259)> <Delay = 0.00>
ST_81 : Operation 623 [1/1] (0.00ns)   --->   "%lbl_load_4 = load i16 %lbl"   --->   Operation 623 'load' 'lbl_load_4' <Predicate = (icmp_ln259) | (icmp_ln216)> <Delay = 0.00>
ST_81 : Operation 624 [2/2] (3.05ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_pass_4, i16 %lbl_load_4, i16 %obj_x, i16 %obj_y, i1 %obj_is_green, i16 %count_loc, i16 %parent, i1 %is_external, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i8 %imgR, i8 %imgG, i8 %imgB, i1 %center_is_green"   --->   Operation 624 'call' 'call_ln0' <Predicate = (icmp_ln259) | (icmp_ln216)> <Delay = 3.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 10> <Delay = 5.33>
ST_82 : Operation 625 [1/1] (0.00ns)   --->   "%specloopname_ln259 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [obj_detect.cpp:259]   --->   Operation 625 'specloopname' 'specloopname_ln259' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 626 [1/2] (3.25ns)   --->   "%parent_load_1 = load i9 %parent_addr_1" [obj_detect.cpp:260]   --->   Operation 626 'load' 'parent_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_82 : Operation 627 [1/1] (2.07ns)   --->   "%icmp_ln260 = icmp_eq  i16 %i_8, i16 %parent_load_1" [obj_detect.cpp:260]   --->   Operation 627 'icmp' 'icmp_ln260' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 628 [1/1] (0.00ns)   --->   "%br_ln260 = br i1 %icmp_ln260, void %for.inc559, void %PASS_3_5_2_in" [obj_detect.cpp:260]   --->   Operation 628 'br' 'br_ln260' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 629 [1/1] (0.00ns)   --->   "%min_x_addr = getelementptr i9 %min_x, i64 0, i64 %zext_ln259" [obj_detect.cpp:259]   --->   Operation 629 'getelementptr' 'min_x_addr' <Predicate = (icmp_ln260)> <Delay = 0.00>
ST_82 : Operation 630 [1/1] (0.00ns)   --->   "%max_x_addr = getelementptr i9 %max_x, i64 0, i64 %zext_ln259" [obj_detect.cpp:259]   --->   Operation 630 'getelementptr' 'max_x_addr' <Predicate = (icmp_ln260)> <Delay = 0.00>
ST_82 : Operation 631 [1/1] (0.00ns)   --->   "%min_y_addr = getelementptr i8 %min_y, i64 0, i64 %zext_ln259" [obj_detect.cpp:259]   --->   Operation 631 'getelementptr' 'min_y_addr' <Predicate = (icmp_ln260)> <Delay = 0.00>
ST_82 : Operation 632 [1/1] (0.00ns)   --->   "%max_y_addr = getelementptr i8 %max_y, i64 0, i64 %zext_ln259" [obj_detect.cpp:259]   --->   Operation 632 'getelementptr' 'max_y_addr' <Predicate = (icmp_ln260)> <Delay = 0.00>
ST_82 : Operation 633 [2/2] (3.25ns)   --->   "%min_x_load = load i9 %min_x_addr" [obj_detect.cpp:265]   --->   Operation 633 'load' 'min_x_load' <Predicate = (icmp_ln260)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_82 : Operation 634 [2/2] (3.25ns)   --->   "%max_x_load = load i9 %max_x_addr" [obj_detect.cpp:265]   --->   Operation 634 'load' 'max_x_load' <Predicate = (icmp_ln260)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_82 : Operation 635 [2/2] (3.25ns)   --->   "%min_y_load = load i9 %min_y_addr" [obj_detect.cpp:266]   --->   Operation 635 'load' 'min_y_load' <Predicate = (icmp_ln260)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_82 : Operation 636 [2/2] (3.25ns)   --->   "%max_y_load = load i9 %max_y_addr" [obj_detect.cpp:266]   --->   Operation 636 'load' 'max_y_load' <Predicate = (icmp_ln260)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 83 <SV = 11> <Delay = 3.25>
ST_83 : Operation 637 [1/2] (3.25ns)   --->   "%min_x_load = load i9 %min_x_addr" [obj_detect.cpp:265]   --->   Operation 637 'load' 'min_x_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_83 : Operation 638 [1/2] (3.25ns)   --->   "%max_x_load = load i9 %max_x_addr" [obj_detect.cpp:265]   --->   Operation 638 'load' 'max_x_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_83 : Operation 639 [1/2] (3.25ns)   --->   "%min_y_load = load i9 %min_y_addr" [obj_detect.cpp:266]   --->   Operation 639 'load' 'min_y_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_83 : Operation 640 [1/2] (3.25ns)   --->   "%max_y_load = load i9 %max_y_addr" [obj_detect.cpp:266]   --->   Operation 640 'load' 'max_y_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 84 <SV = 12> <Delay = 3.66>
ST_84 : Operation 641 [1/1] (0.00ns)   --->   "%lbl_load_5 = load i16 %lbl"   --->   Operation 641 'load' 'lbl_load_5' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 642 [2/2] (3.66ns)   --->   "%call_ln259 = call void @hls_object_green_classification_Pipeline_PASS_3_5_2_in, i16 %lbl_load_5, i16 %i_8, i9 %min_x_load, i9 %max_x_load, i8 %min_y_load, i8 %max_y_load, i16 %parent, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i1 %is_external" [obj_detect.cpp:259]   --->   Operation 642 'call' 'call_ln259' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 13> <Delay = 3.66>
ST_85 : Operation 643 [1/2] (0.00ns)   --->   "%call_ln259 = call void @hls_object_green_classification_Pipeline_PASS_3_5_2_in, i16 %lbl_load_5, i16 %i_8, i9 %min_x_load, i9 %max_x_load, i8 %min_y_load, i8 %max_y_load, i16 %parent, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i1 %is_external" [obj_detect.cpp:259]   --->   Operation 643 'call' 'call_ln259' <Predicate = (icmp_ln260)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_85 : Operation 644 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc559"   --->   Operation 644 'br' 'br_ln0' <Predicate = (icmp_ln260)> <Delay = 0.00>
ST_85 : Operation 645 [1/1] (2.07ns)   --->   "%add_ln259 = add i16 %i_8, i16 1" [obj_detect.cpp:259]   --->   Operation 645 'add' 'add_ln259' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 646 [1/1] (1.58ns)   --->   "%store_ln259 = store i16 %add_ln259, i16 %i_5" [obj_detect.cpp:259]   --->   Operation 646 'store' 'store_ln259' <Predicate = true> <Delay = 1.58>
ST_85 : Operation 647 [1/1] (0.00ns)   --->   "%br_ln259 = br void %for.body512" [obj_detect.cpp:259]   --->   Operation 647 'br' 'br_ln259' <Predicate = true> <Delay = 0.00>

State 86 <SV = 10> <Delay = 0.00>
ST_86 : Operation 648 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_pass_4, i16 %lbl_load_4, i16 %obj_x, i16 %obj_y, i1 %obj_is_green, i16 %count_loc, i16 %parent, i1 %is_external, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i8 %imgR, i8 %imgG, i8 %imgB, i1 %center_is_green"   --->   Operation 648 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 11> <Delay = 1.00>
ST_87 : Operation 649 [1/1] (0.00ns)   --->   "%count_loc_load = load i16 %count_loc"   --->   Operation 649 'load' 'count_loc_load' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 650 [1/1] (1.00ns)   --->   "%write_ln288 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %object_count, i16 %count_loc_load" [obj_detect.cpp:288]   --->   Operation 650 'write' 'write_ln288' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 88 <SV = 12> <Delay = 0.00>
ST_88 : Operation 651 [1/1] (0.00ns)   --->   "%empty_51 = wait i32 @_ssdm_op_Wait"   --->   Operation 651 'wait' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 652 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_pass5_out_pass5_in, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, i8 %imgR, i8 %imgG, i8 %imgB, i16 %label_map, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i1 %center_is_green"   --->   Operation 652 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 13> <Delay = 4.50>
ST_89 : Operation 653 [1/2] (4.50ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_pass5_out_pass5_in, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, i8 %imgR, i8 %imgG, i8 %imgB, i16 %label_map, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i1 %center_is_green"   --->   Operation 653 'call' 'call_ln0' <Predicate = true> <Delay = 4.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 14> <Delay = 0.00>
ST_90 : Operation 654 [1/1] (0.00ns)   --->   "%ret_ln316 = ret" [obj_detect.cpp:316]   --->   Operation 654 'ret' 'ret_ln316' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('lbl') [47]  (0.000 ns)
	'store' operation ('store_ln143', obj_detect.cpp:143) of constant 1 on local variable 'lbl' [111]  (1.588 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 5.128ns
The critical path consists of the following:
	'load' operation ('row', obj_detect.cpp:164) on local variable 'row' [118]  (0.000 ns)
	'xor' operation ('xor_ln151', obj_detect.cpp:151) [149]  (0.993 ns)
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 4>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 5>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 6>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 7>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 8>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 9>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 10>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 11>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 12>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 13>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 14>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 15>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 16>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 17>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 18>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 19>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 20>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 21>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 22>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 23>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 24>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 25>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 26>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 27>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 28>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 29>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 30>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 31>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)

 <State 32>: 5.361ns
The critical path consists of the following:
	'add' operation ('add_ln153_1', obj_detect.cpp:153) [155]  (2.107 ns)
	'getelementptr' operation ('imgR_addr', obj_detect.cpp:151) [159]  (0.000 ns)
	'store' operation ('store_ln151', obj_detect.cpp:151) of variable 'R', obj_detect.cpp:147 on array 'imgR' [183]  (3.254 ns)

 <State 33>: 6.912ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.588 ns)
'mul' operation ('mul_ln151', obj_detect.cpp:151) [143]  (5.324 ns)

 <State 34>: 6.912ns
The critical path consists of the following:
	'mul' operation ('mul_ln151', obj_detect.cpp:151) [143]  (6.912 ns)

 <State 35>: 7.080ns
The critical path consists of the following:
	'mul' operation ('mul_ln155_2', obj_detect.cpp:155) [202]  (7.080 ns)

 <State 36>: 7.080ns
The critical path consists of the following:
	'mul' operation ('mul_ln155_2', obj_detect.cpp:155) [202]  (7.080 ns)

 <State 37>: 7.080ns
The critical path consists of the following:
	'mul' operation ('mul_ln155_2', obj_detect.cpp:155) [202]  (7.080 ns)

 <State 38>: 6.693ns
The critical path consists of the following:
	'urem' operation ('urem_ln151', obj_detect.cpp:151) [150]  (4.135 ns)
	'sub' operation ('sub_ln151', obj_detect.cpp:151) [152]  (1.565 ns)
	'select' operation ('select_ln151', obj_detect.cpp:151) [153]  (0.993 ns)

 <State 39>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln180', obj_detect.cpp:180) of constant 0 on array 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4' [233]  (3.254 ns)

 <State 40>: 6.722ns
The critical path consists of the following:
	'load' operation ('p_0_0_0176863_load', obj_detect.cpp:175) on local variable 'p_0_0_0176863' [272]  (0.000 ns)
	'sub' operation ('sub_ln176_1', obj_detect.cpp:176) [299]  (1.915 ns)
	'add' operation ('add_ln176_1', obj_detect.cpp:176) [301]  (0.000 ns)
	'sub' operation ('gy', obj_detect.cpp:176) [302]  (3.757 ns)
	'mul' operation of DSP[307] ('mul_ln177_1', obj_detect.cpp:177) [306]  (1.050 ns)

 <State 41>: 5.630ns
The critical path consists of the following:
	'mul' operation ('mul_ln177', obj_detect.cpp:177) [304]  (5.630 ns)

 <State 42>: 2.100ns
The critical path consists of the following:
	'mul' operation of DSP[307] ('mul_ln177_1', obj_detect.cpp:177) [306]  (0.000 ns)
	'add' operation of DSP[307] ('mag_sq', obj_detect.cpp:177) [307]  (2.100 ns)

 <State 43>: 4.325ns
The critical path consists of the following:
	'add' operation of DSP[307] ('mag_sq', obj_detect.cpp:177) [307]  (2.100 ns)
	'icmp' operation ('edge', obj_detect.cpp:178) [308]  (2.225 ns)

 <State 44>: 5.847ns
The critical path consists of the following:
	'add' operation ('add_ln186', obj_detect.cpp:186) [359]  (1.915 ns)
	'add' operation ('add_ln186_1', obj_detect.cpp:186) [364]  (0.000 ns)
	'add' operation ('add_ln186_2', obj_detect.cpp:186) [365]  (3.932 ns)

 <State 45>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('label_map_addr_1', obj_detect.cpp:185) [356]  (0.000 ns)
	'load' operation ('cur', obj_detect.cpp:185) on array 'label_map' [357]  (3.254 ns)

 <State 46>: 5.331ns
The critical path consists of the following:
	'load' operation ('cur', obj_detect.cpp:185) on array 'label_map' [357]  (3.254 ns)
	'icmp' operation ('icmp_ln187', obj_detect.cpp:187) [370]  (2.077 ns)

 <State 47>: 5.820ns
The critical path consists of the following:
	'call' operation ('call_ln185', obj_detect.cpp:185) to 'hls_object_green_classification_Pipeline_VITIS_LOOP_25_1' [382]  (4.842 ns)
	blocking operation 0.978 ns on control path)

 <State 48>: 5.331ns
The critical path consists of the following:
	'call' operation ('call_ln185', obj_detect.cpp:185) to 'hls_object_green_classification_Pipeline_VITIS_LOOP_25_1' [382]  (5.331 ns)

 <State 49>: 4.842ns
The critical path consists of the following:
	'load' operation ('ra_1_loc_load') on local variable 'ra_1_loc' [383]  (0.000 ns)
	'call' operation ('call_ln26', obj_detect.cpp:26->obj_detect.cpp:38->obj_detect.cpp:190) to 'hls_object_green_classification_Pipeline_VITIS_LOOP_27_2' [384]  (4.842 ns)

 <State 50>: 0.000ns
The critical path consists of the following:

 <State 51>: 4.842ns
The critical path consists of the following:
	'call' operation ('call_ln186', obj_detect.cpp:186) to 'hls_object_green_classification_Pipeline_VITIS_LOOP_25_11' [385]  (4.842 ns)

 <State 52>: 5.331ns
The critical path consists of the following:
	'call' operation ('call_ln186', obj_detect.cpp:186) to 'hls_object_green_classification_Pipeline_VITIS_LOOP_25_11' [385]  (5.331 ns)

 <State 53>: 4.842ns
The critical path consists of the following:
	'load' operation ('rb_1_loc_load') on local variable 'rb_1_loc' [386]  (0.000 ns)
	'call' operation ('call_ln26', obj_detect.cpp:26->obj_detect.cpp:39->obj_detect.cpp:190) to 'hls_object_green_classification_Pipeline_VITIS_LOOP_27_22' [389]  (4.842 ns)

 <State 54>: 0.000ns
The critical path consists of the following:

 <State 55>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('parent_addr_2', obj_detect.cpp:25->obj_detect.cpp:39->obj_detect.cpp:190) [393]  (0.000 ns)
	'store' operation ('store_ln40', obj_detect.cpp:40->obj_detect.cpp:190) of variable 'ra_1_loc_load' on array 'parent' [394]  (3.254 ns)

 <State 56>: 4.838ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln195', obj_detect.cpp:195) [406]  (2.552 ns)
	'select' operation ('row', obj_detect.cpp:195) [409]  (0.698 ns)
	'store' operation ('store_ln143', obj_detect.cpp:143) of variable 'row', obj_detect.cpp:195 on local variable 'row' [416]  (1.588 ns)

 <State 57>: 3.503ns
The critical path consists of the following:
	'load' operation ('y') on local variable 'y' [425]  (0.000 ns)
	'urem' operation ('urem_ln200', obj_detect.cpp:200) [440]  (3.412 ns)
	blocking operation 0.091 ns on control path)

 <State 58>: 3.412ns
The critical path consists of the following:
	'urem' operation ('urem_ln200', obj_detect.cpp:200) [440]  (3.412 ns)

 <State 59>: 3.412ns
The critical path consists of the following:
	'urem' operation ('urem_ln200', obj_detect.cpp:200) [440]  (3.412 ns)

 <State 60>: 3.412ns
The critical path consists of the following:
	'urem' operation ('urem_ln200', obj_detect.cpp:200) [440]  (3.412 ns)

 <State 61>: 3.412ns
The critical path consists of the following:
	'urem' operation ('urem_ln200', obj_detect.cpp:200) [440]  (3.412 ns)

 <State 62>: 3.412ns
The critical path consists of the following:
	'urem' operation ('urem_ln200', obj_detect.cpp:200) [440]  (3.412 ns)

 <State 63>: 3.412ns
The critical path consists of the following:
	'urem' operation ('urem_ln200', obj_detect.cpp:200) [440]  (3.412 ns)

 <State 64>: 4.520ns
The critical path consists of the following:
	'mul' operation ('mul_ln200', obj_detect.cpp:200) [432]  (4.520 ns)

 <State 65>: 4.170ns
The critical path consists of the following:
	'mul' operation ('empty_49', obj_detect.cpp:200) [435]  (4.170 ns)

 <State 66>: 6.435ns
The critical path consists of the following:
	'add' operation ('empty_50') [442]  (1.915 ns)
	'mul' operation ('mul28') [444]  (4.520 ns)

 <State 67>: 4.170ns
The critical path consists of the following:
	'mul' operation ('mul_ln207', obj_detect.cpp:207) [447]  (4.170 ns)

 <State 68>: 6.979ns
The critical path consists of the following:
	'urem' operation ('urem_ln200', obj_detect.cpp:200) [440]  (3.412 ns)
	'mux' operation ('tmp', obj_detect.cpp:200) [457]  (1.707 ns)
	'call' operation ('call_ln200', obj_detect.cpp:200) to 'hls_object_green_classification_Pipeline_Pass1_5_inner0' [458]  (1.860 ns)

 <State 69>: 0.000ns
The critical path consists of the following:

 <State 70>: 3.254ns
The critical path consists of the following:
	'load' operation ('root', obj_detect.cpp:216) on local variable 'i' [469]  (0.000 ns)
	'getelementptr' operation ('parent_addr', obj_detect.cpp:219) [478]  (0.000 ns)
	'load' operation ('parent_load', obj_detect.cpp:219) on array 'parent' [479]  (3.254 ns)

 <State 71>: 5.331ns
The critical path consists of the following:
	'load' operation ('parent_load', obj_detect.cpp:219) on array 'parent' [479]  (3.254 ns)
	'icmp' operation ('icmp_ln219', obj_detect.cpp:219) [480]  (2.077 ns)

 <State 72>: 4.842ns
The critical path consists of the following:
	'call' operation ('call_ln216', obj_detect.cpp:216) to 'hls_object_green_classification_Pipeline_VITIS_LOOP_25_13' [483]  (4.842 ns)

 <State 73>: 5.331ns
The critical path consists of the following:
	'call' operation ('call_ln216', obj_detect.cpp:216) to 'hls_object_green_classification_Pipeline_VITIS_LOOP_25_13' [483]  (5.331 ns)

 <State 74>: 4.842ns
The critical path consists of the following:
	'load' operation ('root_loc_load') on local variable 'root_loc' [484]  (0.000 ns)
	'call' operation ('call_ln216', obj_detect.cpp:216) to 'hls_object_green_classification_Pipeline_VITIS_LOOP_27_24' [485]  (4.842 ns)

 <State 75>: 0.000ns
The critical path consists of the following:

 <State 76>: 3.665ns
The critical path consists of the following:
	'add' operation ('add_ln216', obj_detect.cpp:216) [489]  (2.077 ns)
	'store' operation ('store_ln216', obj_detect.cpp:216) of variable 'add_ln216', obj_detect.cpp:216 on local variable 'i' [490]  (1.588 ns)

 <State 77>: 0.000ns
The critical path consists of the following:

 <State 78>: 0.000ns
The critical path consists of the following:

 <State 79>: 3.665ns
The critical path consists of the following:
	'load' operation ('lbl_load_2') on local variable 'lbl' [499]  (0.000 ns)
	'call' operation ('call_ln0') to 'hls_object_green_classification_Pipeline_PASS_3_5_1' [500]  (3.665 ns)

 <State 80>: 0.000ns
The critical path consists of the following:

 <State 81>: 5.132ns
The critical path consists of the following:
	'load' operation ('i', obj_detect.cpp:259) on local variable 'i' [504]  (0.000 ns)
	'getelementptr' operation ('parent_addr_1', obj_detect.cpp:260) [512]  (0.000 ns)
	'load' operation ('parent_load_1', obj_detect.cpp:260) on array 'parent' [513]  (3.254 ns)
	blocking operation 1.878 ns on control path)

 <State 82>: 5.331ns
The critical path consists of the following:
	'load' operation ('parent_load_1', obj_detect.cpp:260) on array 'parent' [513]  (3.254 ns)
	'icmp' operation ('icmp_ln260', obj_detect.cpp:260) [514]  (2.077 ns)

 <State 83>: 3.254ns
The critical path consists of the following:
	'load' operation ('min_x_load', obj_detect.cpp:265) on array 'min_x' [522]  (3.254 ns)

 <State 84>: 3.665ns
The critical path consists of the following:
	'load' operation ('lbl_load_5') on local variable 'lbl' [517]  (0.000 ns)
	'call' operation ('call_ln259', obj_detect.cpp:259) to 'hls_object_green_classification_Pipeline_PASS_3_5_2_in' [526]  (3.665 ns)

 <State 85>: 3.665ns
The critical path consists of the following:
	'add' operation ('add_ln259', obj_detect.cpp:259) [529]  (2.077 ns)
	'store' operation ('store_ln259', obj_detect.cpp:259) of variable 'add_ln259', obj_detect.cpp:259 on local variable 'i' [530]  (1.588 ns)

 <State 86>: 0.000ns
The critical path consists of the following:

 <State 87>: 1.000ns
The critical path consists of the following:
	'load' operation ('count_loc_load') on local variable 'count_loc' [537]  (0.000 ns)
	s_axi write operation ('write_ln288', obj_detect.cpp:288) on port 'object_count' (obj_detect.cpp:288) [538]  (1.000 ns)

 <State 88>: 0.000ns
The critical path consists of the following:

 <State 89>: 4.502ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'hls_object_green_classification_Pipeline_pass5_out_pass5_in' [540]  (4.502 ns)

 <State 90>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
