{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581908033259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581908033267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 16 23:23:53 2020 " "Processing started: Sun Feb 16 23:23:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581908033267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581908033267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ward_switch_7 -c ward_switch_7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ward_switch_7 -c ward_switch_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581908033267 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581908033673 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581908033674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ward_switch_7.vhd 6 3 " "Found 6 design units, including 3 entities, in source file ward_switch_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_8_3-design_encoder_8_3 " "Found design unit 1: encoder_8_3-design_encoder_8_3" {  } { { "ward_switch_7.vhd" "" { Text "D:/intelFPGA_lite/program/A2_Task2/ward_switch_7.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581908043975 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder_4_7-design_decoder_4_7 " "Found design unit 2: decoder_4_7-design_decoder_4_7" {  } { { "ward_switch_7.vhd" "" { Text "D:/intelFPGA_lite/program/A2_Task2/ward_switch_7.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581908043975 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ward_switch_7-design_ward " "Found design unit 3: ward_switch_7-design_ward" {  } { { "ward_switch_7.vhd" "" { Text "D:/intelFPGA_lite/program/A2_Task2/ward_switch_7.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581908043975 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_8_3 " "Found entity 1: encoder_8_3" {  } { { "ward_switch_7.vhd" "" { Text "D:/intelFPGA_lite/program/A2_Task2/ward_switch_7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581908043975 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_4_7 " "Found entity 2: decoder_4_7" {  } { { "ward_switch_7.vhd" "" { Text "D:/intelFPGA_lite/program/A2_Task2/ward_switch_7.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581908043975 ""} { "Info" "ISGN_ENTITY_NAME" "3 ward_switch_7 " "Found entity 3: ward_switch_7" {  } { { "ward_switch_7.vhd" "" { Text "D:/intelFPGA_lite/program/A2_Task2/ward_switch_7.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581908043975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581908043975 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ward_switch_7 " "Elaborating entity \"ward_switch_7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581908044003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_8_3 encoder_8_3:encoder " "Elaborating entity \"encoder_8_3\" for hierarchy \"encoder_8_3:encoder\"" {  } { { "ward_switch_7.vhd" "encoder" { Text "D:/intelFPGA_lite/program/A2_Task2/ward_switch_7.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581908044011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4_7 decoder_4_7:decoder " "Elaborating entity \"decoder_4_7\" for hierarchy \"decoder_4_7:decoder\"" {  } { { "ward_switch_7.vhd" "decoder" { Text "D:/intelFPGA_lite/program/A2_Task2/ward_switch_7.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581908044018 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581908044590 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581908044906 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581908044906 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581908044979 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581908044979 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581908044979 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581908044979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "712 " "Peak virtual memory: 712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581908044993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 16 23:24:04 2020 " "Processing ended: Sun Feb 16 23:24:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581908044993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581908044993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581908044993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581908044993 ""}
