library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity Dec2_4EnDemo is
port(enable : in std_logic;
inputs : in std_logic_vector(1 downto 0);
outputs : out std_logic_vector(3 downto 0));
end Dec2_4EnDemo;
architecture BehavEquations of Dec2_4EnDemo is
begin
outputs(0) <= enable and (not inputs(1)) and (not inputs(0));
outputs(1) <= enable and (not inputs(1)) and (
inputs(0));
outputs(2) <= enable and (
inputs(1)) and (not inputs(0));
outputs(3) <= enable and (
inputs(1)) and (
inputs(0));
end BehavEquations;

entity Dec2_4EnDemo is
port(SW
: std_logic_vector(2 downto 0);
LEDG : std_logic_vector(3 downto 0));
architecture Shell of Dec2_4EnDemo is
begin
system_core : work entity.Dec2_4En(BehavEquations)
port map(enable <= SW(2);
inputs <= SW;
outputs => LEDG(3 downto 0);
end Dec2_4EnDemo;