{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 07 21:37:26 2014 " "Info: Processing started: Thu Aug 07 21:37:26 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpganic -c fpganic " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpganic -c fpganic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaohui/small_big_bridge_fullpkt.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xiaohui/small_big_bridge_fullpkt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 small_big_bridge_fullpkt-logicfunc " "Info: Found design unit 1: small_big_bridge_fullpkt-logicfunc" {  } { { "xiaohui/small_big_bridge_fullpkt.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/small_big_bridge_fullpkt.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 small_big_bridge_fullpkt " "Info: Found entity 1: small_big_bridge_fullpkt" {  } { { "xiaohui/small_big_bridge_fullpkt.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/small_big_bridge_fullpkt.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaohui/fullpktflagfifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xiaohui/fullpktflagfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullpktflagfifo-SYN " "Info: Found design unit 1: fullpktflagfifo-SYN" {  } { { "xiaohui/fullpktflagfifo.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fullpktflagfifo.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fullpktflagfifo " "Info: Found entity 1: fullpktflagfifo" {  } { { "xiaohui/fullpktflagfifo.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fullpktflagfifo.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaohui/bigfifo_converge.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xiaohui/bigfifo_converge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bigfifo_converge-SYN " "Info: Found design unit 1: bigfifo_converge-SYN" {  } { { "xiaohui/bigfifo_converge.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/bigfifo_converge.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bigfifo_converge " "Info: Found entity 1: bigfifo_converge" {  } { { "xiaohui/bigfifo_converge.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/bigfifo_converge.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaohui/bigfifo_spi3tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xiaohui/bigfifo_spi3tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bigfifo_spi3tx-SYN " "Info: Found design unit 1: bigfifo_spi3tx-SYN" {  } { { "xiaohui/bigfifo_spi3tx.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/bigfifo_spi3tx.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bigfifo_spi3tx " "Info: Found entity 1: bigfifo_spi3tx" {  } { { "xiaohui/bigfifo_spi3tx.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/bigfifo_spi3tx.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaohui/pkt_forward.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xiaohui/pkt_forward.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkt_forward-logicfunc " "Info: Found design unit 1: pkt_forward-logicfunc" {  } { { "xiaohui/pkt_forward.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/pkt_forward.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pkt_forward " "Info: Found entity 1: pkt_forward" {  } { { "xiaohui/pkt_forward.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/pkt_forward.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaohui/pkt_converge.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xiaohui/pkt_converge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkt_converge-logicfunc " "Info: Found design unit 1: pkt_converge-logicfunc" {  } { { "xiaohui/pkt_converge.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/pkt_converge.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pkt_converge " "Info: Found entity 1: pkt_converge" {  } { { "xiaohui/pkt_converge.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/pkt_converge.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaohui/converge.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xiaohui/converge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 converge-logicfunc " "Info: Found design unit 1: converge-logicfunc" {  } { { "xiaohui/converge.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/converge.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 converge " "Info: Found entity 1: converge" {  } { { "xiaohui/converge.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/converge.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaohui/spi3_tx_gateway.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xiaohui/spi3_tx_gateway.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi3_tx_gateway-logicfunc " "Info: Found design unit 1: spi3_tx_gateway-logicfunc" {  } { { "xiaohui/spi3_tx_gateway.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/spi3_tx_gateway.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 spi3_tx_gateway " "Info: Found entity 1: spi3_tx_gateway" {  } { { "xiaohui/spi3_tx_gateway.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/spi3_tx_gateway.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaohui/spi3_tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xiaohui/spi3_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi3_tx-logicfunc " "Info: Found design unit 1: spi3_tx-logicfunc" {  } { { "xiaohui/spi3_tx.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/spi3_tx.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 spi3_tx " "Info: Found entity 1: spi3_tx" {  } { { "xiaohui/spi3_tx.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/spi3_tx.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaohui/spi3_rx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xiaohui/spi3_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi3_rx-logicfunc " "Info: Found design unit 1: spi3_rx-logicfunc" {  } { { "xiaohui/spi3_rx.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/spi3_rx.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 spi3_rx " "Info: Found entity 1: spi3_rx" {  } { { "xiaohui/spi3_rx.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/spi3_rx.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaohui/small_big_bridge.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xiaohui/small_big_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 small_big_bridge-logicfunc " "Info: Found design unit 1: small_big_bridge-logicfunc" {  } { { "xiaohui/small_big_bridge.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/small_big_bridge.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 small_big_bridge " "Info: Found entity 1: small_big_bridge" {  } { { "xiaohui/small_big_bridge.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/small_big_bridge.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaohui/pkttx_fifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xiaohui/pkttx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkttx_fifo-SYN " "Info: Found design unit 1: pkttx_fifo-SYN" {  } { { "xiaohui/pkttx_fifo.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/pkttx_fifo.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pkttx_fifo " "Info: Found entity 1: pkttx_fifo" {  } { { "xiaohui/pkttx_fifo.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/pkttx_fifo.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaohui/pktrx_fifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xiaohui/pktrx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pktrx_fifo-SYN " "Info: Found design unit 1: pktrx_fifo-SYN" {  } { { "xiaohui/pktrx_fifo.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/pktrx_fifo.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pktrx_fifo " "Info: Found entity 1: pktrx_fifo" {  } { { "xiaohui/pktrx_fifo.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/pktrx_fifo.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaohui/package_custom.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file xiaohui/package_custom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 custom " "Info: Found design unit 1: custom" {  } { { "xiaohui/package_custom.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/package_custom.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 custom-body " "Info: Found design unit 2: custom-body" {  } { { "xiaohui/package_custom.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/package_custom.vhd" 194 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaohui/fpganic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xiaohui/fpganic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpganic-logicfunc " "Info: Found design unit 1: fpganic-logicfunc" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fpganic " "Info: Found entity 1: fpganic" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaohui/rx_bigfifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xiaohui/rx_bigfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_bigfifo-SYN " "Info: Found design unit 1: rx_bigfifo-SYN" {  } { { "xiaohui/rx_bigfifo.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/rx_bigfifo.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rx_bigfifo " "Info: Found entity 1: rx_bigfifo" {  } { { "xiaohui/rx_bigfifo.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/rx_bigfifo.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaohui/tx_bigfifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xiaohui/tx_bigfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_bigfifo-SYN " "Info: Found design unit 1: tx_bigfifo-SYN" {  } { { "xiaohui/tx_bigfifo.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/tx_bigfifo.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tx_bigfifo " "Info: Found entity 1: tx_bigfifo" {  } { { "xiaohui/tx_bigfifo.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/tx_bigfifo.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaohui/sys_ctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xiaohui/sys_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sys_ctrl-logicfunc " "Info: Found design unit 1: sys_ctrl-logicfunc" {  } { { "xiaohui/sys_ctrl.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/sys_ctrl.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sys_ctrl " "Info: Found entity 1: sys_ctrl" {  } { { "xiaohui/sys_ctrl.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/sys_ctrl.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpganic " "Info: Elaborating entity \"fpganic\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "smac_local_array fpganic.vhd(61) " "Warning (10036): Verilog HDL or VHDL warning at fpganic.vhd(61): object \"smac_local_array\" assigned a value but never read" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_bigfifo_almost_empty_array fpganic.vhd(207) " "Warning (10036): Verilog HDL or VHDL warning at fpganic.vhd(207): object \"tx_bigfifo_almost_empty_array\" assigned a value but never read" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "module_int fpganic.vhd(258) " "Warning (10541): VHDL Signal Declaration warning at fpganic.vhd(258): used implicit default value for signal \"module_int\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 258 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "datapass_stb fpganic.vhd(259) " "Warning (10036): Verilog HDL or VHDL warning at fpganic.vhd(259): object \"datapass_stb\" assigned a value but never read" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_bigfifo rx_bigfifo:\\getx_interface:0:rx_bigfifo_model " "Info: Elaborating entity \"rx_bigfifo\" for hierarchy \"rx_bigfifo:\\getx_interface:0:rx_bigfifo_model\"" {  } { { "xiaohui/fpganic.vhd" "\\getx_interface:0:rx_bigfifo_model" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 305 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo rx_bigfifo:\\getx_interface:0:rx_bigfifo_model\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"rx_bigfifo:\\getx_interface:0:rx_bigfifo_model\|scfifo:scfifo_component\"" {  } { { "xiaohui/rx_bigfifo.vhd" "scfifo_component" { Text "C:/Users/curious/Desktop/NIC/xiaohui/rx_bigfifo.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_bigfifo:\\getx_interface:0:rx_bigfifo_model\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"rx_bigfifo:\\getx_interface:0:rx_bigfifo_model\|scfifo:scfifo_component\"" {  } { { "xiaohui/rx_bigfifo.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/rx_bigfifo.vhd" 101 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_bigfifo:\\getx_interface:0:rx_bigfifo_model\|scfifo:scfifo_component " "Info: Instantiated megafunction \"rx_bigfifo:\\getx_interface:0:rx_bigfifo_model\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 11 " "Info: Parameter \"almost_empty_value\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 15 " "Info: Parameter \"almost_full_value\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Info: Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 135 " "Info: Parameter \"lpm_width\" = \"135\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Info: Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "xiaohui/rx_bigfifo.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/rx_bigfifo.vhd" 101 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ba91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_ba91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ba91 " "Info: Found entity 1: scfifo_ba91" {  } { { "db/scfifo_ba91.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/scfifo_ba91.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ba91 rx_bigfifo:\\getx_interface:0:rx_bigfifo_model\|scfifo:scfifo_component\|scfifo_ba91:auto_generated " "Info: Elaborating entity \"scfifo_ba91\" for hierarchy \"rx_bigfifo:\\getx_interface:0:rx_bigfifo_model\|scfifo:scfifo_component\|scfifo_ba91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_c231.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_c231.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_c231 " "Info: Found entity 1: a_dpfifo_c231" {  } { { "db/a_dpfifo_c231.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_c231.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_c231 rx_bigfifo:\\getx_interface:0:rx_bigfifo_model\|scfifo:scfifo_component\|scfifo_ba91:auto_generated\|a_dpfifo_c231:dpfifo " "Info: Elaborating entity \"a_dpfifo_c231\" for hierarchy \"rx_bigfifo:\\getx_interface:0:rx_bigfifo_model\|scfifo:scfifo_component\|scfifo_ba91:auto_generated\|a_dpfifo_c231:dpfifo\"" {  } { { "db/scfifo_ba91.tdf" "dpfifo" { Text "C:/Users/curious/Desktop/NIC/db/scfifo_ba91.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bud1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bud1 " "Info: Found entity 1: altsyncram_bud1" {  } { { "db/altsyncram_bud1.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/altsyncram_bud1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bud1 rx_bigfifo:\\getx_interface:0:rx_bigfifo_model\|scfifo:scfifo_component\|scfifo_ba91:auto_generated\|a_dpfifo_c231:dpfifo\|altsyncram_bud1:FIFOram " "Info: Elaborating entity \"altsyncram_bud1\" for hierarchy \"rx_bigfifo:\\getx_interface:0:rx_bigfifo_model\|scfifo:scfifo_component\|scfifo_ba91:auto_generated\|a_dpfifo_c231:dpfifo\|altsyncram_bud1:FIFOram\"" {  } { { "db/a_dpfifo_c231.tdf" "FIFOram" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_c231.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1p8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_1p8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1p8 " "Info: Found entity 1: cmpr_1p8" {  } { { "db/cmpr_1p8.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cmpr_1p8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1p8 rx_bigfifo:\\getx_interface:0:rx_bigfifo_model\|scfifo:scfifo_component\|scfifo_ba91:auto_generated\|a_dpfifo_c231:dpfifo\|cmpr_1p8:almost_full_comparer " "Info: Elaborating entity \"cmpr_1p8\" for hierarchy \"rx_bigfifo:\\getx_interface:0:rx_bigfifo_model\|scfifo:scfifo_component\|scfifo_ba91:auto_generated\|a_dpfifo_c231:dpfifo\|cmpr_1p8:almost_full_comparer\"" {  } { { "db/a_dpfifo_c231.tdf" "almost_full_comparer" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_c231.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1p8 rx_bigfifo:\\getx_interface:0:rx_bigfifo_model\|scfifo:scfifo_component\|scfifo_ba91:auto_generated\|a_dpfifo_c231:dpfifo\|cmpr_1p8:three_comparison " "Info: Elaborating entity \"cmpr_1p8\" for hierarchy \"rx_bigfifo:\\getx_interface:0:rx_bigfifo_model\|scfifo:scfifo_component\|scfifo_ba91:auto_generated\|a_dpfifo_c231:dpfifo\|cmpr_1p8:three_comparison\"" {  } { { "db/a_dpfifo_c231.tdf" "three_comparison" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_c231.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c6b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_c6b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c6b " "Info: Found entity 1: cntr_c6b" {  } { { "db/cntr_c6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_c6b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c6b rx_bigfifo:\\getx_interface:0:rx_bigfifo_model\|scfifo:scfifo_component\|scfifo_ba91:auto_generated\|a_dpfifo_c231:dpfifo\|cntr_c6b:rd_ptr_msb " "Info: Elaborating entity \"cntr_c6b\" for hierarchy \"rx_bigfifo:\\getx_interface:0:rx_bigfifo_model\|scfifo:scfifo_component\|scfifo_ba91:auto_generated\|a_dpfifo_c231:dpfifo\|cntr_c6b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_c231.tdf" "rd_ptr_msb" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_c231.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p67.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_p67.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p67 " "Info: Found entity 1: cntr_p67" {  } { { "db/cntr_p67.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_p67.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p67 rx_bigfifo:\\getx_interface:0:rx_bigfifo_model\|scfifo:scfifo_component\|scfifo_ba91:auto_generated\|a_dpfifo_c231:dpfifo\|cntr_p67:usedw_counter " "Info: Elaborating entity \"cntr_p67\" for hierarchy \"rx_bigfifo:\\getx_interface:0:rx_bigfifo_model\|scfifo:scfifo_component\|scfifo_ba91:auto_generated\|a_dpfifo_c231:dpfifo\|cntr_p67:usedw_counter\"" {  } { { "db/a_dpfifo_c231.tdf" "usedw_counter" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_c231.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d6b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_d6b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d6b " "Info: Found entity 1: cntr_d6b" {  } { { "db/cntr_d6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_d6b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d6b rx_bigfifo:\\getx_interface:0:rx_bigfifo_model\|scfifo:scfifo_component\|scfifo_ba91:auto_generated\|a_dpfifo_c231:dpfifo\|cntr_d6b:wr_ptr " "Info: Elaborating entity \"cntr_d6b\" for hierarchy \"rx_bigfifo:\\getx_interface:0:rx_bigfifo_model\|scfifo:scfifo_component\|scfifo_ba91:auto_generated\|a_dpfifo_c231:dpfifo\|cntr_d6b:wr_ptr\"" {  } { { "db/a_dpfifo_c231.tdf" "wr_ptr" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_c231.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi3_rx spi3_rx:\\getx_interface:0:spi3rx_model " "Info: Elaborating entity \"spi3_rx\" for hierarchy \"spi3_rx:\\getx_interface:0:spi3rx_model\"" {  } { { "xiaohui/fpganic.vhd" "\\getx_interface:0:spi3rx_model" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 316 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_bigfifo tx_bigfifo:\\getx_interface:0:tx_bigfifo_model " "Info: Elaborating entity \"tx_bigfifo\" for hierarchy \"tx_bigfifo:\\getx_interface:0:tx_bigfifo_model\"" {  } { { "xiaohui/fpganic.vhd" "\\getx_interface:0:tx_bigfifo_model" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 335 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi3_tx spi3_tx:\\getx_interface:0:spi3tx_model " "Info: Elaborating entity \"spi3_tx\" for hierarchy \"spi3_tx:\\getx_interface:0:spi3tx_model\"" {  } { { "xiaohui/fpganic.vhd" "\\getx_interface:0:spi3tx_model" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 346 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "small_big_bridge spi3_tx:\\getx_interface:0:spi3tx_model\|small_big_bridge:fifo_bridge " "Info: Elaborating entity \"small_big_bridge\" for hierarchy \"spi3_tx:\\getx_interface:0:spi3tx_model\|small_big_bridge:fifo_bridge\"" {  } { { "xiaohui/spi3_tx.vhd" "fifo_bridge" { Text "C:/Users/curious/Desktop/NIC/xiaohui/spi3_tx.vhd" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dat_in small_big_bridge.vhd(31) " "Warning (10036): Verilog HDL or VHDL warning at small_big_bridge.vhd(31): object \"dat_in\" assigned a value but never read" {  } { { "xiaohui/small_big_bridge.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/small_big_bridge.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mty_in small_big_bridge.vhd(35) " "Warning (10036): Verilog HDL or VHDL warning at small_big_bridge.vhd(35): object \"mty_in\" assigned a value but never read" {  } { { "xiaohui/small_big_bridge.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/small_big_bridge.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "err_in small_big_bridge.vhd(36) " "Warning (10036): Verilog HDL or VHDL warning at small_big_bridge.vhd(36): object \"err_in\" assigned a value but never read" {  } { { "xiaohui/small_big_bridge.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/small_big_bridge.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bigfifo_spi3tx spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo " "Info: Elaborating entity \"bigfifo_spi3tx\" for hierarchy \"spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\"" {  } { { "xiaohui/spi3_tx.vhd" "big_fifo" { Text "C:/Users/curious/Desktop/NIC/xiaohui/spi3_tx.vhd" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\"" {  } { { "xiaohui/bigfifo_spi3tx.vhd" "scfifo_component" { Text "C:/Users/curious/Desktop/NIC/xiaohui/bigfifo_spi3tx.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\"" {  } { { "xiaohui/bigfifo_spi3tx.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/bigfifo_spi3tx.vhd" 101 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component " "Info: Instantiated megafunction \"spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 411 " "Info: Parameter \"almost_empty_value\" = \"411\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 511 " "Info: Parameter \"almost_full_value\" = \"511\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Info: Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 135 " "Info: Parameter \"lpm_width\" = \"135\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Info: Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "xiaohui/bigfifo_spi3tx.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/bigfifo_spi3tx.vhd" 101 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6f91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_6f91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6f91 " "Info: Found entity 1: scfifo_6f91" {  } { { "db/scfifo_6f91.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/scfifo_6f91.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6f91 spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated " "Info: Elaborating entity \"scfifo_6f91\" for hierarchy \"spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2431.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_2431.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2431 " "Info: Found entity 1: a_dpfifo_2431" {  } { { "db/a_dpfifo_2431.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_2431.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2431 spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo " "Info: Elaborating entity \"a_dpfifo_2431\" for hierarchy \"spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\"" {  } { { "db/scfifo_6f91.tdf" "dpfifo" { Text "C:/Users/curious/Desktop/NIC/db/scfifo_6f91.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n1e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n1e1 " "Info: Found entity 1: altsyncram_n1e1" {  } { { "db/altsyncram_n1e1.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/altsyncram_n1e1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n1e1 spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|altsyncram_n1e1:FIFOram " "Info: Elaborating entity \"altsyncram_n1e1\" for hierarchy \"spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|altsyncram_n1e1:FIFOram\"" {  } { { "db/a_dpfifo_2431.tdf" "FIFOram" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_2431.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6p8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_6p8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6p8 " "Info: Found entity 1: cmpr_6p8" {  } { { "db/cmpr_6p8.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cmpr_6p8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6p8 spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cmpr_6p8:almost_full_comparer " "Info: Elaborating entity \"cmpr_6p8\" for hierarchy \"spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cmpr_6p8:almost_full_comparer\"" {  } { { "db/a_dpfifo_2431.tdf" "almost_full_comparer" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_2431.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6p8 spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cmpr_6p8:three_comparison " "Info: Elaborating entity \"cmpr_6p8\" for hierarchy \"spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cmpr_6p8:three_comparison\"" {  } { { "db/a_dpfifo_2431.tdf" "three_comparison" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_2431.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h6b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_h6b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h6b " "Info: Found entity 1: cntr_h6b" {  } { { "db/cntr_h6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_h6b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h6b spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_h6b:rd_ptr_msb " "Info: Elaborating entity \"cntr_h6b\" for hierarchy \"spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_h6b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_2431.tdf" "rd_ptr_msb" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_2431.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u67.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_u67.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u67 " "Info: Found entity 1: cntr_u67" {  } { { "db/cntr_u67.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_u67.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u67 spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_u67:usedw_counter " "Info: Elaborating entity \"cntr_u67\" for hierarchy \"spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_u67:usedw_counter\"" {  } { { "db/a_dpfifo_2431.tdf" "usedw_counter" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_2431.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_i6b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6b " "Info: Found entity 1: cntr_i6b" {  } { { "db/cntr_i6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_i6b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i6b spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr " "Info: Elaborating entity \"cntr_i6b\" for hierarchy \"spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\"" {  } { { "db/a_dpfifo_2431.tdf" "wr_ptr" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_2431.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi3_tx_gateway spi3_tx:\\getx_interface:0:spi3tx_model\|spi3_tx_gateway:spi3_tx_gateway_m " "Info: Elaborating entity \"spi3_tx_gateway\" for hierarchy \"spi3_tx:\\getx_interface:0:spi3tx_model\|spi3_tx_gateway:spi3_tx_gateway_m\"" {  } { { "xiaohui/spi3_tx.vhd" "spi3_tx_gateway_m" { Text "C:/Users/curious/Desktop/NIC/xiaohui/spi3_tx.vhd" 159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pkt_converge pkt_converge:pktconverge_ge " "Info: Elaborating entity \"pkt_converge\" for hierarchy \"pkt_converge:pktconverge_ge\"" {  } { { "xiaohui/fpganic.vhd" "pktconverge_ge" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 369 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "small_big_bridge_fullpkt pkt_converge:pktconverge_ge\|small_big_bridge_fullpkt:\\fullpktfifo:0:fifo_bridge " "Info: Elaborating entity \"small_big_bridge_fullpkt\" for hierarchy \"pkt_converge:pktconverge_ge\|small_big_bridge_fullpkt:\\fullpktfifo:0:fifo_bridge\"" {  } { { "xiaohui/pkt_converge.vhd" "\\fullpktfifo:0:fifo_bridge" { Text "C:/Users/curious/Desktop/NIC/xiaohui/pkt_converge.vhd" 149 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dat_in small_big_bridge_fullpkt.vhd(33) " "Warning (10036): Verilog HDL or VHDL warning at small_big_bridge_fullpkt.vhd(33): object \"dat_in\" assigned a value but never read" {  } { { "xiaohui/small_big_bridge_fullpkt.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/small_big_bridge_fullpkt.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mty_in small_big_bridge_fullpkt.vhd(37) " "Warning (10036): Verilog HDL or VHDL warning at small_big_bridge_fullpkt.vhd(37): object \"mty_in\" assigned a value but never read" {  } { { "xiaohui/small_big_bridge_fullpkt.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/small_big_bridge_fullpkt.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "err_in small_big_bridge_fullpkt.vhd(38) " "Warning (10036): Verilog HDL or VHDL warning at small_big_bridge_fullpkt.vhd(38): object \"err_in\" assigned a value but never read" {  } { { "xiaohui/small_big_bridge_fullpkt.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/small_big_bridge_fullpkt.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bigfifo_converge pkt_converge:pktconverge_ge\|bigfifo_converge:\\fullpktfifo:0:big_fifo " "Info: Elaborating entity \"bigfifo_converge\" for hierarchy \"pkt_converge:pktconverge_ge\|bigfifo_converge:\\fullpktfifo:0:big_fifo\"" {  } { { "xiaohui/pkt_converge.vhd" "\\fullpktfifo:0:big_fifo" { Text "C:/Users/curious/Desktop/NIC/xiaohui/pkt_converge.vhd" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pkt_converge:pktconverge_ge\|bigfifo_converge:\\fullpktfifo:0:big_fifo\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"pkt_converge:pktconverge_ge\|bigfifo_converge:\\fullpktfifo:0:big_fifo\|scfifo:scfifo_component\"" {  } { { "xiaohui/bigfifo_converge.vhd" "scfifo_component" { Text "C:/Users/curious/Desktop/NIC/xiaohui/bigfifo_converge.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pkt_converge:pktconverge_ge\|bigfifo_converge:\\fullpktfifo:0:big_fifo\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"pkt_converge:pktconverge_ge\|bigfifo_converge:\\fullpktfifo:0:big_fifo\|scfifo:scfifo_component\"" {  } { { "xiaohui/bigfifo_converge.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/bigfifo_converge.vhd" 101 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pkt_converge:pktconverge_ge\|bigfifo_converge:\\fullpktfifo:0:big_fifo\|scfifo:scfifo_component " "Info: Instantiated megafunction \"pkt_converge:pktconverge_ge\|bigfifo_converge:\\fullpktfifo:0:big_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 150 " "Info: Parameter \"almost_empty_value\" = \"150\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 250 " "Info: Parameter \"almost_full_value\" = \"250\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Info: Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 135 " "Info: Parameter \"lpm_width\" = \"135\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Info: Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "xiaohui/bigfifo_converge.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/bigfifo_converge.vhd" 101 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_af91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_af91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_af91 " "Info: Found entity 1: scfifo_af91" {  } { { "db/scfifo_af91.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/scfifo_af91.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_af91 pkt_converge:pktconverge_ge\|bigfifo_converge:\\fullpktfifo:0:big_fifo\|scfifo:scfifo_component\|scfifo_af91:auto_generated " "Info: Elaborating entity \"scfifo_af91\" for hierarchy \"pkt_converge:pktconverge_ge\|bigfifo_converge:\\fullpktfifo:0:big_fifo\|scfifo:scfifo_component\|scfifo_af91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_6431.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_6431.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_6431 " "Info: Found entity 1: a_dpfifo_6431" {  } { { "db/a_dpfifo_6431.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_6431.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_6431 pkt_converge:pktconverge_ge\|bigfifo_converge:\\fullpktfifo:0:big_fifo\|scfifo:scfifo_component\|scfifo_af91:auto_generated\|a_dpfifo_6431:dpfifo " "Info: Elaborating entity \"a_dpfifo_6431\" for hierarchy \"pkt_converge:pktconverge_ge\|bigfifo_converge:\\fullpktfifo:0:big_fifo\|scfifo:scfifo_component\|scfifo_af91:auto_generated\|a_dpfifo_6431:dpfifo\"" {  } { { "db/scfifo_af91.tdf" "dpfifo" { Text "C:/Users/curious/Desktop/NIC/db/scfifo_af91.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v1e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v1e1 " "Info: Found entity 1: altsyncram_v1e1" {  } { { "db/altsyncram_v1e1.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/altsyncram_v1e1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v1e1 pkt_converge:pktconverge_ge\|bigfifo_converge:\\fullpktfifo:0:big_fifo\|scfifo:scfifo_component\|scfifo_af91:auto_generated\|a_dpfifo_6431:dpfifo\|altsyncram_v1e1:FIFOram " "Info: Elaborating entity \"altsyncram_v1e1\" for hierarchy \"pkt_converge:pktconverge_ge\|bigfifo_converge:\\fullpktfifo:0:big_fifo\|scfifo:scfifo_component\|scfifo_af91:auto_generated\|a_dpfifo_6431:dpfifo\|altsyncram_v1e1:FIFOram\"" {  } { { "db/a_dpfifo_6431.tdf" "FIFOram" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_6431.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5p8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_5p8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5p8 " "Info: Found entity 1: cmpr_5p8" {  } { { "db/cmpr_5p8.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cmpr_5p8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5p8 pkt_converge:pktconverge_ge\|bigfifo_converge:\\fullpktfifo:0:big_fifo\|scfifo:scfifo_component\|scfifo_af91:auto_generated\|a_dpfifo_6431:dpfifo\|cmpr_5p8:almost_full_comparer " "Info: Elaborating entity \"cmpr_5p8\" for hierarchy \"pkt_converge:pktconverge_ge\|bigfifo_converge:\\fullpktfifo:0:big_fifo\|scfifo:scfifo_component\|scfifo_af91:auto_generated\|a_dpfifo_6431:dpfifo\|cmpr_5p8:almost_full_comparer\"" {  } { { "db/a_dpfifo_6431.tdf" "almost_full_comparer" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_6431.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5p8 pkt_converge:pktconverge_ge\|bigfifo_converge:\\fullpktfifo:0:big_fifo\|scfifo:scfifo_component\|scfifo_af91:auto_generated\|a_dpfifo_6431:dpfifo\|cmpr_5p8:three_comparison " "Info: Elaborating entity \"cmpr_5p8\" for hierarchy \"pkt_converge:pktconverge_ge\|bigfifo_converge:\\fullpktfifo:0:big_fifo\|scfifo:scfifo_component\|scfifo_af91:auto_generated\|a_dpfifo_6431:dpfifo\|cmpr_5p8:three_comparison\"" {  } { { "db/a_dpfifo_6431.tdf" "three_comparison" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_6431.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g6b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_g6b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g6b " "Info: Found entity 1: cntr_g6b" {  } { { "db/cntr_g6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_g6b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g6b pkt_converge:pktconverge_ge\|bigfifo_converge:\\fullpktfifo:0:big_fifo\|scfifo:scfifo_component\|scfifo_af91:auto_generated\|a_dpfifo_6431:dpfifo\|cntr_g6b:rd_ptr_msb " "Info: Elaborating entity \"cntr_g6b\" for hierarchy \"pkt_converge:pktconverge_ge\|bigfifo_converge:\\fullpktfifo:0:big_fifo\|scfifo:scfifo_component\|scfifo_af91:auto_generated\|a_dpfifo_6431:dpfifo\|cntr_g6b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_6431.tdf" "rd_ptr_msb" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_6431.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t67.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_t67.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t67 " "Info: Found entity 1: cntr_t67" {  } { { "db/cntr_t67.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_t67.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t67 pkt_converge:pktconverge_ge\|bigfifo_converge:\\fullpktfifo:0:big_fifo\|scfifo:scfifo_component\|scfifo_af91:auto_generated\|a_dpfifo_6431:dpfifo\|cntr_t67:usedw_counter " "Info: Elaborating entity \"cntr_t67\" for hierarchy \"pkt_converge:pktconverge_ge\|bigfifo_converge:\\fullpktfifo:0:big_fifo\|scfifo:scfifo_component\|scfifo_af91:auto_generated\|a_dpfifo_6431:dpfifo\|cntr_t67:usedw_counter\"" {  } { { "db/a_dpfifo_6431.tdf" "usedw_counter" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_6431.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullpktflagfifo pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m " "Info: Elaborating entity \"fullpktflagfifo\" for hierarchy \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\"" {  } { { "xiaohui/pkt_converge.vhd" "\\fullpktfifo:0:fullpktflagfifo_m" { Text "C:/Users/curious/Desktop/NIC/xiaohui/pkt_converge.vhd" 219 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\"" {  } { { "xiaohui/fullpktflagfifo.vhd" "scfifo_component" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fullpktflagfifo.vhd" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\"" {  } { { "xiaohui/fullpktflagfifo.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fullpktflagfifo.vhd" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component " "Info: Instantiated megafunction \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 30 " "Info: Parameter \"almost_empty_value\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Info: Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Info: Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "xiaohui/fullpktflagfifo.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fullpktflagfifo.vhd" 96 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0261.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_0261.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0261 " "Info: Found entity 1: scfifo_0261" {  } { { "db/scfifo_0261.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/scfifo_0261.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0261 pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated " "Info: Elaborating entity \"scfifo_0261\" for hierarchy \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3v21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_3v21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3v21 " "Info: Found entity 1: a_dpfifo_3v21" {  } { { "db/a_dpfifo_3v21.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_3v21.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3v21 pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo " "Info: Elaborating entity \"a_dpfifo_3v21\" for hierarchy \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\"" {  } { { "db/scfifo_0261.tdf" "dpfifo" { Text "C:/Users/curious/Desktop/NIC/db/scfifo_0261.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pnd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pnd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pnd1 " "Info: Found entity 1: altsyncram_pnd1" {  } { { "db/altsyncram_pnd1.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/altsyncram_pnd1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pnd1 pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|altsyncram_pnd1:FIFOram " "Info: Elaborating entity \"altsyncram_pnd1\" for hierarchy \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|altsyncram_pnd1:FIFOram\"" {  } { { "db/a_dpfifo_3v21.tdf" "FIFOram" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_3v21.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2p8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_2p8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2p8 " "Info: Found entity 1: cmpr_2p8" {  } { { "db/cmpr_2p8.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cmpr_2p8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2p8 pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cmpr_2p8:almost_full_comparer " "Info: Elaborating entity \"cmpr_2p8\" for hierarchy \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cmpr_2p8:almost_full_comparer\"" {  } { { "db/a_dpfifo_3v21.tdf" "almost_full_comparer" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_3v21.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2p8 pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cmpr_2p8:three_comparison " "Info: Elaborating entity \"cmpr_2p8\" for hierarchy \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cmpr_2p8:three_comparison\"" {  } { { "db/a_dpfifo_3v21.tdf" "three_comparison" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_3v21.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q67.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_q67.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q67 " "Info: Found entity 1: cntr_q67" {  } { { "db/cntr_q67.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_q67.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q67 pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_q67:usedw_counter " "Info: Elaborating entity \"cntr_q67\" for hierarchy \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_q67:usedw_counter\"" {  } { { "db/a_dpfifo_3v21.tdf" "usedw_counter" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_3v21.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e6b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_e6b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e6b " "Info: Found entity 1: cntr_e6b" {  } { { "db/cntr_e6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_e6b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e6b pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr " "Info: Elaborating entity \"cntr_e6b\" for hierarchy \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\"" {  } { { "db/a_dpfifo_3v21.tdf" "wr_ptr" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_3v21.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converge pkt_converge:pktconverge_ge\|converge:converge_m " "Info: Elaborating entity \"converge\" for hierarchy \"pkt_converge:pktconverge_ge\|converge:converge_m\"" {  } { { "xiaohui/pkt_converge.vhd" "converge_m" { Text "C:/Users/curious/Desktop/NIC/xiaohui/pkt_converge.vhd" 234 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dat_in converge.vhd(55) " "Warning (10036): Verilog HDL or VHDL warning at converge.vhd(55): object \"dat_in\" assigned a value but never read" {  } { { "xiaohui/converge.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/converge.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mty_in converge.vhd(59) " "Warning (10036): Verilog HDL or VHDL warning at converge.vhd(59): object \"mty_in\" assigned a value but never read" {  } { { "xiaohui/converge.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/converge.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "err_in converge.vhd(60) " "Warning (10036): Verilog HDL or VHDL warning at converge.vhd(60): object \"err_in\" assigned a value but never read" {  } { { "xiaohui/converge.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/converge.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pktrx_fifo pktrx_fifo:pktrx_fifo_model " "Info: Elaborating entity \"pktrx_fifo\" for hierarchy \"pktrx_fifo:pktrx_fifo_model\"" {  } { { "xiaohui/fpganic.vhd" "pktrx_fifo_model" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 396 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pkttx_fifo pkttx_fifo:pkttx_fifo_model " "Info: Elaborating entity \"pkttx_fifo\" for hierarchy \"pkttx_fifo:pkttx_fifo_model\"" {  } { { "xiaohui/fpganic.vhd" "pkttx_fifo_model" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 407 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pkt_forward pkt_forward:pkt_forwar_module " "Info: Elaborating entity \"pkt_forward\" for hierarchy \"pkt_forward:pkt_forwar_module\"" {  } { { "xiaohui/fpganic.vhd" "pkt_forwar_module" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 420 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mty_in pkt_forward.vhd(47) " "Warning (10036): Verilog HDL or VHDL warning at pkt_forward.vhd(47): object \"mty_in\" assigned a value but never read" {  } { { "xiaohui/pkt_forward.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/pkt_forward.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "err_in pkt_forward.vhd(48) " "Warning (10036): Verilog HDL or VHDL warning at pkt_forward.vhd(48): object \"err_in\" assigned a value but never read" {  } { { "xiaohui/pkt_forward.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/pkt_forward.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dat_in pkt_forward.vhd(49) " "Warning (10036): Verilog HDL or VHDL warning at pkt_forward.vhd(49): object \"dat_in\" assigned a value but never read" {  } { { "xiaohui/pkt_forward.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/pkt_forward.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frame_type pkt_forward.vhd(54) " "Warning (10036): Verilog HDL or VHDL warning at pkt_forward.vhd(54): object \"frame_type\" assigned a value but never read" {  } { { "xiaohui/pkt_forward.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/pkt_forward.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_ctrl sys_ctrl:sys_ctrl_module " "Info: Elaborating entity \"sys_ctrl\" for hierarchy \"sys_ctrl:sys_ctrl_module\"" {  } { { "xiaohui/fpganic.vhd" "sys_ctrl_module" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 447 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PORTX_INT sys_ctrl.vhd(28) " "Warning (10541): VHDL Signal Declaration warning at sys_ctrl.vhd(28): used implicit default value for signal \"PORTX_INT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "xiaohui/sys_ctrl.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/sys_ctrl.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "group_num sys_ctrl.vhd(122) " "Warning (10036): Verilog HDL or VHDL warning at sys_ctrl.vhd(122): object \"group_num\" assigned a value but never read" {  } { { "xiaohui/sys_ctrl.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/sys_ctrl.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "member_num sys_ctrl.vhd(123) " "Warning (10036): Verilog HDL or VHDL warning at sys_ctrl.vhd(123): object \"member_num\" assigned a value but never read" {  } { { "xiaohui/sys_ctrl.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/sys_ctrl.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "number sys_ctrl.vhd(124) " "Warning (10036): Verilog HDL or VHDL warning at sys_ctrl.vhd(124): object \"number\" assigned a value but never read" {  } { { "xiaohui/sys_ctrl.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/sys_ctrl.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PORTX_A sys_ctrl.vhd(126) " "Warning (10492): VHDL Process Statement warning at sys_ctrl.vhd(126): signal \"PORTX_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xiaohui/sys_ctrl.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/sys_ctrl.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "group_num sys_ctrl.vhd(166) " "Warning (10036): Verilog HDL or VHDL warning at sys_ctrl.vhd(166): object \"group_num\" assigned a value but never read" {  } { { "xiaohui/sys_ctrl.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/sys_ctrl.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "member_num sys_ctrl.vhd(167) " "Warning (10036): Verilog HDL or VHDL warning at sys_ctrl.vhd(167): object \"member_num\" assigned a value but never read" {  } { { "xiaohui/sys_ctrl.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/sys_ctrl.vhd" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PORTX_A sys_ctrl.vhd(169) " "Warning (10492): VHDL Process Statement warning at sys_ctrl.vhd(169): signal \"PORTX_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xiaohui/sys_ctrl.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/sys_ctrl.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|altsyncram_pnd1:FIFOram\|q_b\[0\] " "Warning (14320): Synthesized away node \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|altsyncram_pnd1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_pnd1.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/altsyncram_pnd1.tdf" 39 2 0 } } { "db/a_dpfifo_3v21.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_3v21.tdf" 44 2 0 } } { "db/scfifo_0261.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/scfifo_0261.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "xiaohui/fullpktflagfifo.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fullpktflagfifo.vhd" 96 0 0 } } { "xiaohui/pkt_converge.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/pkt_converge.vhd" 219 0 0 } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 369 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|altsyncram_pnd1:FIFOram\|q_b\[0\] " "Warning (14320): Synthesized away node \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|altsyncram_pnd1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_pnd1.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/altsyncram_pnd1.tdf" 39 2 0 } } { "db/a_dpfifo_3v21.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_3v21.tdf" 44 2 0 } } { "db/scfifo_0261.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/scfifo_0261.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "xiaohui/fullpktflagfifo.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fullpktflagfifo.vhd" 96 0 0 } } { "xiaohui/pkt_converge.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/pkt_converge.vhd" 219 0 0 } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 369 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|altsyncram_pnd1:FIFOram\|q_b\[0\] " "Warning (14320): Synthesized away node \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|altsyncram_pnd1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_pnd1.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/altsyncram_pnd1.tdf" 39 2 0 } } { "db/a_dpfifo_3v21.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_3v21.tdf" 44 2 0 } } { "db/scfifo_0261.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/scfifo_0261.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "xiaohui/fullpktflagfifo.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fullpktflagfifo.vhd" 96 0 0 } } { "xiaohui/pkt_converge.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/pkt_converge.vhd" 219 0 0 } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 369 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|altsyncram_pnd1:FIFOram\|q_b\[0\] " "Warning (14320): Synthesized away node \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|altsyncram_pnd1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_pnd1.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/altsyncram_pnd1.tdf" 39 2 0 } } { "db/a_dpfifo_3v21.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_3v21.tdf" 44 2 0 } } { "db/scfifo_0261.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/scfifo_0261.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "xiaohui/fullpktflagfifo.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fullpktflagfifo.vhd" 96 0 0 } } { "xiaohui/pkt_converge.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/pkt_converge.vhd" 219 0 0 } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 369 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_PORTX_INT3 GND " "Warning (13410): Pin \"CPU_PORTX_INT3\" is stuck at GND" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "MAC1_PTM1_RENB\[0\] GND " "Warning (13410): Pin \"MAC1_PTM1_RENB\[0\]\" is stuck at GND" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "MAC1_PTM1_RENB\[1\] GND " "Warning (13410): Pin \"MAC1_PTM1_RENB\[1\]\" is stuck at GND" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "MAC1_PTM1_RENB\[2\] GND " "Warning (13410): Pin \"MAC1_PTM1_RENB\[2\]\" is stuck at GND" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "MAC1_PTM1_RENB\[3\] GND " "Warning (13410): Pin \"MAC1_PTM1_RENB\[3\]\" is stuck at GND" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "PTM1_MAC1_TPRTY\[0\] GND " "Warning (13410): Pin \"PTM1_MAC1_TPRTY\[0\]\" is stuck at GND" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "PTM1_MAC1_TPRTY\[1\] GND " "Warning (13410): Pin \"PTM1_MAC1_TPRTY\[1\]\" is stuck at GND" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "PTM1_MAC1_TPRTY\[2\] GND " "Warning (13410): Pin \"PTM1_MAC1_TPRTY\[2\]\" is stuck at GND" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "PTM1_MAC1_TPRTY\[3\] GND " "Warning (13410): Pin \"PTM1_MAC1_TPRTY\[3\]\" is stuck at GND" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "xiaohui/spi3_tx_gateway.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/spi3_tx_gateway.vhd" 17 -1 0 } } { "xiaohui/spi3_tx_gateway.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/spi3_tx_gateway.vhd" 77 -1 0 } } { "xiaohui/spi3_tx_gateway.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/spi3_tx_gateway.vhd" 80 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "68 68 " "Info: 68 registers lost all their fanouts during netlist optimizations. The first 68 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|small_big_bridge_fullpkt:\\fullpktfifo:3:fifo_bridge\|fullpktfifo_data\[0\] " "Info: Register \"pkt_converge:pktconverge_ge\|small_big_bridge_fullpkt:\\fullpktfifo:3:fifo_bridge\|fullpktfifo_data\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|small_big_bridge_fullpkt:\\fullpktfifo:2:fifo_bridge\|fullpktfifo_data\[0\] " "Info: Register \"pkt_converge:pktconverge_ge\|small_big_bridge_fullpkt:\\fullpktfifo:2:fifo_bridge\|fullpktfifo_data\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|small_big_bridge_fullpkt:\\fullpktfifo:1:fifo_bridge\|fullpktfifo_data\[0\] " "Info: Register \"pkt_converge:pktconverge_ge\|small_big_bridge_fullpkt:\\fullpktfifo:1:fifo_bridge\|fullpktfifo_data\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|small_big_bridge_fullpkt:\\fullpktfifo:0:fifo_bridge\|fullpktfifo_data\[0\] " "Info: Register \"pkt_converge:pktconverge_ge\|small_big_bridge_fullpkt:\\fullpktfifo:0:fifo_bridge\|fullpktfifo_data\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[4\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[3\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[2\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[1\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[0\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|rd_ptr_lsb " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|rd_ptr_lsb\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|wrreq_delaya\[0\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|wrreq_delaya\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[4\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[3\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[2\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[1\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[0\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[3\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[2\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[1\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[0\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:3:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[4\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[3\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[2\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[1\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[0\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|rd_ptr_lsb " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|rd_ptr_lsb\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|wrreq_delaya\[0\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|wrreq_delaya\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[4\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[3\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[2\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[1\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[0\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[3\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[2\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[1\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[0\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:2:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[4\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[3\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[2\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[1\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[0\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|rd_ptr_lsb " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|rd_ptr_lsb\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|wrreq_delaya\[0\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|wrreq_delaya\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[4\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[3\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[2\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[1\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[0\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[3\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[2\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[1\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[0\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:1:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[4\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[3\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[2\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[1\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[0\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|low_addressa\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|rd_ptr_lsb " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|rd_ptr_lsb\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|wrreq_delaya\[0\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|wrreq_delaya\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[4\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[3\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[2\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[1\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[0\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_e6b:wr_ptr\|safe_q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[3\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[2\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[1\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[0\] " "Info: Register \"pkt_converge:pktconverge_ge\|fullpktflagfifo:\\fullpktfifo:0:fullpktflagfifo_m\|scfifo:scfifo_component\|scfifo_0261:auto_generated\|a_dpfifo_3v21:dpfifo\|cntr_d6b:rd_ptr_msb\|safe_q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Warning: Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PTM1_CLK155 " "Warning (15610): No output dependent on input pin \"PTM1_CLK155\"" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PTM1_CLK100 " "Warning (15610): No output dependent on input pin \"PTM1_CLK100\"" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PTM1_CLK133 " "Warning (15610): No output dependent on input pin \"PTM1_CLK133\"" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_PORTX_A\[20\] " "Warning (15610): No output dependent on input pin \"CPU_PORTX_A\[20\]\"" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_PORTX_A\[21\] " "Warning (15610): No output dependent on input pin \"CPU_PORTX_A\[21\]\"" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_PORTX_AS " "Warning (15610): No output dependent on input pin \"CPU_PORTX_AS\"" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAC1_PTM1_RPRTY\[0\] " "Warning (15610): No output dependent on input pin \"MAC1_PTM1_RPRTY\[0\]\"" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAC1_PTM1_RPRTY\[1\] " "Warning (15610): No output dependent on input pin \"MAC1_PTM1_RPRTY\[1\]\"" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAC1_PTM1_RPRTY\[2\] " "Warning (15610): No output dependent on input pin \"MAC1_PTM1_RPRTY\[2\]\"" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAC1_PTM1_RPRTY\[3\] " "Warning (15610): No output dependent on input pin \"MAC1_PTM1_RPRTY\[3\]\"" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PTM1_MAC1_LDATA " "Warning (15610): No output dependent on input pin \"PTM1_MAC1_LDATA\"" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PTM1_MAC1_LCLK " "Warning (15610): No output dependent on input pin \"PTM1_MAC1_LCLK\"" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PTM1_MAC1_LLATCH " "Warning (15610): No output dependent on input pin \"PTM1_MAC1_LLATCH\"" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PTM1_MAC1_MOD_DEF " "Warning (15610): No output dependent on input pin \"PTM1_MAC1_MOD_DEF\"" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PTM1_MAC1_RX_LOS " "Warning (15610): No output dependent on input pin \"PTM1_MAC1_RX_LOS\"" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PTM1_MAC1_TX_FAULT " "Warning (15610): No output dependent on input pin \"PTM1_MAC1_TX_FAULT\"" {  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7284 " "Info: Implemented 7284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "94 " "Info: Implemented 94 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Info: Implemented 60 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Info: Implemented 36 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4664 " "Info: Implemented 4664 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "2430 " "Info: Implemented 2430 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Info: Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 07 21:37:50 2014 " "Info: Processing ended: Thu Aug 07 21:37:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Info: Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Info: Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 07 21:37:51 2014 " "Info: Processing started: Thu Aug 07 21:37:51 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpganic -c fpganic " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off fpganic -c fpganic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpganic EP2S60F1020C5 " "Info: Selected device EP2S60F1020C5 for design \"fpganic\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F1020C5ES " "Info: Device EP2S60F1020C5ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S90F1020C5 " "Info: Device EP2S90F1020C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S130F1020C5 " "Info: Device EP2S130F1020C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S180F1020C5 " "Info: Device EP2S180F1020C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ H19 " "Info: Pin ~DATA0~ is reserved at location H19" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 54731 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 190 " "Critical Warning: No exact pin location assignment(s) for 20 pins of 190 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PTM1_CLK155 " "Info: Pin PTM1_CLK155 not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { PTM1_CLK155 } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 8 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PTM1_CLK155 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 433 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PTM1_CLK100 " "Info: Pin PTM1_CLK100 not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { PTM1_CLK100 } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 10 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PTM1_CLK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 435 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PTM1_CLK133 " "Info: Pin PTM1_CLK133 not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { PTM1_CLK133 } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 11 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PTM1_CLK133 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 436 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPU_PORTX_AS " "Info: Pin CPU_PORTX_AS not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { CPU_PORTX_AS } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 19 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_PORTX_AS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 440 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPU_PORTX_INT3 " "Info: Pin CPU_PORTX_INT3 not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { CPU_PORTX_INT3 } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 22 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_PORTX_INT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 443 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PTM1_MAC1_RFCLK " "Info: Pin PTM1_MAC1_RFCLK not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { PTM1_MAC1_RFCLK } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 26 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PTM1_MAC1_RFCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 444 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PTM1_MAC1_TFCLK " "Info: Pin PTM1_MAC1_TFCLK not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { PTM1_MAC1_TFCLK } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 35 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PTM1_MAC1_TFCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 445 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PTM1_MAC1_LDATA " "Info: Pin PTM1_MAC1_LDATA not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { PTM1_MAC1_LDATA } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 43 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PTM1_MAC1_LDATA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 446 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PTM1_MAC1_LCLK " "Info: Pin PTM1_MAC1_LCLK not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { PTM1_MAC1_LCLK } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 44 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PTM1_MAC1_LCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 447 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PTM1_MAC1_LLATCH " "Info: Pin PTM1_MAC1_LLATCH not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { PTM1_MAC1_LLATCH } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 45 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PTM1_MAC1_LLATCH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 448 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PTM1_MAC1_RST " "Info: Pin PTM1_MAC1_RST not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { PTM1_MAC1_RST } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 47 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PTM1_MAC1_RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 449 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PTM1_MAC1_MOD_DEF " "Info: Pin PTM1_MAC1_MOD_DEF not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { PTM1_MAC1_MOD_DEF } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 48 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PTM1_MAC1_MOD_DEF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 450 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PTM1_MAC1_RX_LOS " "Info: Pin PTM1_MAC1_RX_LOS not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { PTM1_MAC1_RX_LOS } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 49 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PTM1_MAC1_RX_LOS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 451 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PTM1_MAC1_TX_FAULT " "Info: Pin PTM1_MAC1_TX_FAULT not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { PTM1_MAC1_TX_FAULT } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 50 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PTM1_MAC1_TX_FAULT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 452 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PTM1_CLK125 " "Info: Pin PTM1_CLK125 not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { PTM1_CLK125 } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 9 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PTM1_CLK125 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 434 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRESET " "Info: Pin HRESET not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { HRESET } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 13 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HRESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 437 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRESET " "Info: Pin SRESET not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { SRESET } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 14 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 438 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPU_PORTX_WE " "Info: Pin CPU_PORTX_WE not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { CPU_PORTX_WE } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 20 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_PORTX_WE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 441 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPU_PORTX_OE " "Info: Pin CPU_PORTX_OE not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { CPU_PORTX_OE } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 21 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_PORTX_OE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 442 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPU_PTM1_CS " "Info: Pin CPU_PTM1_CS not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { CPU_PTM1_CS } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 18 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_PTM1_CS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 439 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpganic.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'fpganic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PTM1_CLK125 (placed in PIN T30 (CLK1p, Input)) " "Info: Automatically promoted node PTM1_CLK125 (placed in PIN T30 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PTM1_MAC1_RFCLK " "Info: Destination node PTM1_MAC1_RFCLK" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { PTM1_MAC1_RFCLK } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 26 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PTM1_MAC1_RFCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 444 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PTM1_MAC1_TFCLK " "Info: Destination node PTM1_MAC1_TFCLK" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { PTM1_MAC1_TFCLK } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 35 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PTM1_MAC1_TFCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 445 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { PTM1_CLK125 } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 9 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PTM1_CLK125 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 434 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:sys_ctrl_module\|reset_m\[0\]~0  " "Info: Automatically promoted node sys_ctrl:sys_ctrl_module\|reset_m\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|full_dff " "Info: Destination node spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|full_dff" {  } { { "db/a_dpfifo_2431.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_2431.tdf" 46 2 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|full_dff } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 2813 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[0\] " "Info: Destination node spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[0\]" {  } { { "db/cntr_i6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_i6b.tdf" 90 19 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_i6b:wr_ptr|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 2236 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[1\] " "Info: Destination node spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[1\]" {  } { { "db/cntr_i6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_i6b.tdf" 90 19 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_i6b:wr_ptr|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 2234 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[2\] " "Info: Destination node spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[2\]" {  } { { "db/cntr_i6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_i6b.tdf" 90 19 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_i6b:wr_ptr|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 2232 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[3\] " "Info: Destination node spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[3\]" {  } { { "db/cntr_i6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_i6b.tdf" 90 19 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_i6b:wr_ptr|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 2230 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[4\] " "Info: Destination node spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[4\]" {  } { { "db/cntr_i6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_i6b.tdf" 90 19 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_i6b:wr_ptr|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 2228 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[5\] " "Info: Destination node spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[5\]" {  } { { "db/cntr_i6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_i6b.tdf" 90 19 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_i6b:wr_ptr|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 2226 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[6\] " "Info: Destination node spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[6\]" {  } { { "db/cntr_i6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_i6b.tdf" 90 19 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_i6b:wr_ptr|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 2224 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[7\] " "Info: Destination node spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[7\]" {  } { { "db/cntr_i6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_i6b.tdf" 90 19 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_i6b:wr_ptr|safe_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 2222 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[8\] " "Info: Destination node spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[8\]" {  } { { "db/cntr_i6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_i6b.tdf" 90 19 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_i6b:wr_ptr|safe_q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 2220 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "xiaohui/sys_ctrl.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/sys_ctrl.vhd" 13 -1 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:sys_ctrl_module|reset_m[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 13783 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga_reset~0  " "Info: Automatically promoted node fpga_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys_ctrl:sys_ctrl_module\|pktrx_fifo_data\[83\]~0 " "Info: Destination node sys_ctrl:sys_ctrl_module\|pktrx_fifo_data\[83\]~0" {  } { { "xiaohui/sys_ctrl.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/sys_ctrl.vhd" 171 -1 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:sys_ctrl_module|pktrx_fifo_data[83]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 15257 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys_ctrl:sys_ctrl_module\|pktrx_fifo_data\[134\]~1 " "Info: Destination node sys_ctrl:sys_ctrl_module\|pktrx_fifo_data\[134\]~1" {  } { { "xiaohui/sys_ctrl.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/sys_ctrl.vhd" 171 -1 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:sys_ctrl_module|pktrx_fifo_data[134]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 15276 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys_ctrl:sys_ctrl_module\|pktrx_fifo_data\[120\]~2 " "Info: Destination node sys_ctrl:sys_ctrl_module\|pktrx_fifo_data\[120\]~2" {  } { { "xiaohui/sys_ctrl.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/sys_ctrl.vhd" 171 -1 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:sys_ctrl_module|pktrx_fifo_data[120]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 15277 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys_ctrl:sys_ctrl_module\|pktrx_fifo_data\[56\]~3 " "Info: Destination node sys_ctrl:sys_ctrl_module\|pktrx_fifo_data\[56\]~3" {  } { { "xiaohui/sys_ctrl.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/sys_ctrl.vhd" 171 -1 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:sys_ctrl_module|pktrx_fifo_data[56]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 15278 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys_ctrl:sys_ctrl_module\|pktrx_fifo_data\[24\]~4 " "Info: Destination node sys_ctrl:sys_ctrl_module\|pktrx_fifo_data\[24\]~4" {  } { { "xiaohui/sys_ctrl.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/sys_ctrl.vhd" 171 -1 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:sys_ctrl_module|pktrx_fifo_data[24]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 15279 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 255 -1 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { fpga_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 13788 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 3.3V 15 4 0 " "Info: Number of I/O pins in group: 19 (unused VREF, 3.3V VCCIO, 15 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 88 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  88 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 59 29 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 59 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 85 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 36 50 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 76 12 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 76 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 88 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  88 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 86 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  86 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 84 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  84 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "11 does not use undetermined 0 6 " "Info: I/O bank number 11 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "12 does not use undetermined 0 6 " "Info: I/O bank number 12 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Info: Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Info: Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X33_Y26 X44_Y38 " "Info: Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X33_Y26 to location X44_Y38" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Info: Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "96 " "Warning: Found 96 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[0\] 0 " "Info: Pin \"CPU_PORTX_DAT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[1\] 0 " "Info: Pin \"CPU_PORTX_DAT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[2\] 0 " "Info: Pin \"CPU_PORTX_DAT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[3\] 0 " "Info: Pin \"CPU_PORTX_DAT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[4\] 0 " "Info: Pin \"CPU_PORTX_DAT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[5\] 0 " "Info: Pin \"CPU_PORTX_DAT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[6\] 0 " "Info: Pin \"CPU_PORTX_DAT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[7\] 0 " "Info: Pin \"CPU_PORTX_DAT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[8\] 0 " "Info: Pin \"CPU_PORTX_DAT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[9\] 0 " "Info: Pin \"CPU_PORTX_DAT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[10\] 0 " "Info: Pin \"CPU_PORTX_DAT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[11\] 0 " "Info: Pin \"CPU_PORTX_DAT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[12\] 0 " "Info: Pin \"CPU_PORTX_DAT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[13\] 0 " "Info: Pin \"CPU_PORTX_DAT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[14\] 0 " "Info: Pin \"CPU_PORTX_DAT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[15\] 0 " "Info: Pin \"CPU_PORTX_DAT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[16\] 0 " "Info: Pin \"CPU_PORTX_DAT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[17\] 0 " "Info: Pin \"CPU_PORTX_DAT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[18\] 0 " "Info: Pin \"CPU_PORTX_DAT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[19\] 0 " "Info: Pin \"CPU_PORTX_DAT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[20\] 0 " "Info: Pin \"CPU_PORTX_DAT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[21\] 0 " "Info: Pin \"CPU_PORTX_DAT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[22\] 0 " "Info: Pin \"CPU_PORTX_DAT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[23\] 0 " "Info: Pin \"CPU_PORTX_DAT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[24\] 0 " "Info: Pin \"CPU_PORTX_DAT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[25\] 0 " "Info: Pin \"CPU_PORTX_DAT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[26\] 0 " "Info: Pin \"CPU_PORTX_DAT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[27\] 0 " "Info: Pin \"CPU_PORTX_DAT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[28\] 0 " "Info: Pin \"CPU_PORTX_DAT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[29\] 0 " "Info: Pin \"CPU_PORTX_DAT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[30\] 0 " "Info: Pin \"CPU_PORTX_DAT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[31\] 0 " "Info: Pin \"CPU_PORTX_DAT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[32\] 0 " "Info: Pin \"CPU_PORTX_DAT\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[33\] 0 " "Info: Pin \"CPU_PORTX_DAT\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[34\] 0 " "Info: Pin \"CPU_PORTX_DAT\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[35\] 0 " "Info: Pin \"CPU_PORTX_DAT\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_INT3 0 " "Info: Pin \"CPU_PORTX_INT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_RFCLK 0 " "Info: Pin \"PTM1_MAC1_RFCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAC1_PTM1_RENB\[0\] 0 " "Info: Pin \"MAC1_PTM1_RENB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAC1_PTM1_RENB\[1\] 0 " "Info: Pin \"MAC1_PTM1_RENB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAC1_PTM1_RENB\[2\] 0 " "Info: Pin \"MAC1_PTM1_RENB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAC1_PTM1_RENB\[3\] 0 " "Info: Pin \"MAC1_PTM1_RENB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TFCLK 0 " "Info: Pin \"PTM1_MAC1_TFCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[0\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[1\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[2\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[3\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[4\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[5\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[6\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[7\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[8\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[9\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[10\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[11\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[12\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[13\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[14\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[15\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[16\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[17\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[18\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[19\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[20\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[21\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[22\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[23\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[24\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[25\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[26\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[27\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[28\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[29\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[30\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[31\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TENB\[0\] 0 " "Info: Pin \"PTM1_MAC1_TENB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TENB\[1\] 0 " "Info: Pin \"PTM1_MAC1_TENB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TENB\[2\] 0 " "Info: Pin \"PTM1_MAC1_TENB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TENB\[3\] 0 " "Info: Pin \"PTM1_MAC1_TENB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TERR\[0\] 0 " "Info: Pin \"PTM1_MAC1_TERR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TERR\[1\] 0 " "Info: Pin \"PTM1_MAC1_TERR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TERR\[2\] 0 " "Info: Pin \"PTM1_MAC1_TERR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TERR\[3\] 0 " "Info: Pin \"PTM1_MAC1_TERR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TPRTY\[0\] 0 " "Info: Pin \"PTM1_MAC1_TPRTY\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TPRTY\[1\] 0 " "Info: Pin \"PTM1_MAC1_TPRTY\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TPRTY\[2\] 0 " "Info: Pin \"PTM1_MAC1_TPRTY\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TPRTY\[3\] 0 " "Info: Pin \"PTM1_MAC1_TPRTY\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TSOP\[0\] 0 " "Info: Pin \"PTM1_MAC1_TSOP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TSOP\[1\] 0 " "Info: Pin \"PTM1_MAC1_TSOP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TSOP\[2\] 0 " "Info: Pin \"PTM1_MAC1_TSOP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TSOP\[3\] 0 " "Info: Pin \"PTM1_MAC1_TSOP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TEOP\[0\] 0 " "Info: Pin \"PTM1_MAC1_TEOP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TEOP\[1\] 0 " "Info: Pin \"PTM1_MAC1_TEOP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TEOP\[2\] 0 " "Info: Pin \"PTM1_MAC1_TEOP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TEOP\[3\] 0 " "Info: Pin \"PTM1_MAC1_TEOP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_RST 0 " "Info: Pin \"PTM1_MAC1_RST\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/curious/Desktop/NIC/fpganic.fit.smsg " "Info: Generated suppressed messages file C:/Users/curious/Desktop/NIC/fpganic.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "684 " "Info: Peak virtual memory: 684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 07 21:38:34 2014 " "Info: Processing ended: Thu Aug 07 21:38:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Info: Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Info: Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 07 21:38:35 2014 " "Info: Processing started: Thu Aug 07 21:38:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpganic -c fpganic " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off fpganic -c fpganic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 07 21:38:35 2014 " "Info: Processing started: Thu Aug 07 21:38:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpganic -c fpganic " "Info: Command: quartus_sta fpganic -c fpganic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpganic.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'fpganic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PTM1_CLK125 PTM1_CLK125 " "Info: create_clock -period 1.000 -name PTM1_CLK125 PTM1_CLK125" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.262 " "Info: Worst-case setup slack is -6.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.262    -35987.687 PTM1_CLK125  " "Info:    -6.262    -35987.687 PTM1_CLK125 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.457 " "Info: Worst-case hold slack is 0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PTM1_CLK125  " "Info:     0.457         0.000 PTM1_CLK125 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.841 " "Info: Worst-case recovery slack is -2.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.841     -6170.494 PTM1_CLK125  " "Info:    -2.841     -6170.494 PTM1_CLK125 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.515 " "Info: Worst-case removal slack is 3.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.515         0.000 PTM1_CLK125  " "Info:     3.515         0.000 PTM1_CLK125 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.500 " "Info: Worst-case minimum pulse width slack is -1.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500    -16140.680 PTM1_CLK125  " "Info:    -1.500    -16140.680 PTM1_CLK125 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "96 " "Warning: Found 96 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[0\] 0 " "Info: Pin \"CPU_PORTX_DAT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[1\] 0 " "Info: Pin \"CPU_PORTX_DAT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[2\] 0 " "Info: Pin \"CPU_PORTX_DAT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[3\] 0 " "Info: Pin \"CPU_PORTX_DAT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[4\] 0 " "Info: Pin \"CPU_PORTX_DAT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[5\] 0 " "Info: Pin \"CPU_PORTX_DAT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[6\] 0 " "Info: Pin \"CPU_PORTX_DAT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[7\] 0 " "Info: Pin \"CPU_PORTX_DAT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[8\] 0 " "Info: Pin \"CPU_PORTX_DAT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[9\] 0 " "Info: Pin \"CPU_PORTX_DAT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[10\] 0 " "Info: Pin \"CPU_PORTX_DAT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[11\] 0 " "Info: Pin \"CPU_PORTX_DAT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[12\] 0 " "Info: Pin \"CPU_PORTX_DAT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[13\] 0 " "Info: Pin \"CPU_PORTX_DAT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[14\] 0 " "Info: Pin \"CPU_PORTX_DAT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[15\] 0 " "Info: Pin \"CPU_PORTX_DAT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[16\] 0 " "Info: Pin \"CPU_PORTX_DAT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[17\] 0 " "Info: Pin \"CPU_PORTX_DAT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[18\] 0 " "Info: Pin \"CPU_PORTX_DAT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[19\] 0 " "Info: Pin \"CPU_PORTX_DAT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[20\] 0 " "Info: Pin \"CPU_PORTX_DAT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[21\] 0 " "Info: Pin \"CPU_PORTX_DAT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[22\] 0 " "Info: Pin \"CPU_PORTX_DAT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[23\] 0 " "Info: Pin \"CPU_PORTX_DAT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[24\] 0 " "Info: Pin \"CPU_PORTX_DAT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[25\] 0 " "Info: Pin \"CPU_PORTX_DAT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[26\] 0 " "Info: Pin \"CPU_PORTX_DAT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[27\] 0 " "Info: Pin \"CPU_PORTX_DAT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[28\] 0 " "Info: Pin \"CPU_PORTX_DAT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[29\] 0 " "Info: Pin \"CPU_PORTX_DAT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[30\] 0 " "Info: Pin \"CPU_PORTX_DAT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[31\] 0 " "Info: Pin \"CPU_PORTX_DAT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[32\] 0 " "Info: Pin \"CPU_PORTX_DAT\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[33\] 0 " "Info: Pin \"CPU_PORTX_DAT\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[34\] 0 " "Info: Pin \"CPU_PORTX_DAT\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[35\] 0 " "Info: Pin \"CPU_PORTX_DAT\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_INT3 0 " "Info: Pin \"CPU_PORTX_INT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_RFCLK 0 " "Info: Pin \"PTM1_MAC1_RFCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAC1_PTM1_RENB\[0\] 0 " "Info: Pin \"MAC1_PTM1_RENB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAC1_PTM1_RENB\[1\] 0 " "Info: Pin \"MAC1_PTM1_RENB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAC1_PTM1_RENB\[2\] 0 " "Info: Pin \"MAC1_PTM1_RENB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAC1_PTM1_RENB\[3\] 0 " "Info: Pin \"MAC1_PTM1_RENB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TFCLK 0 " "Info: Pin \"PTM1_MAC1_TFCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[0\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[1\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[2\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[3\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[4\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[5\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[6\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[7\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[8\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[9\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[10\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[11\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[12\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[13\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[14\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[15\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[16\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[17\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[18\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[19\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[20\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[21\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[22\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[23\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[24\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[25\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[26\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[27\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[28\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[29\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[30\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[31\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TENB\[0\] 0 " "Info: Pin \"PTM1_MAC1_TENB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TENB\[1\] 0 " "Info: Pin \"PTM1_MAC1_TENB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TENB\[2\] 0 " "Info: Pin \"PTM1_MAC1_TENB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TENB\[3\] 0 " "Info: Pin \"PTM1_MAC1_TENB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TERR\[0\] 0 " "Info: Pin \"PTM1_MAC1_TERR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TERR\[1\] 0 " "Info: Pin \"PTM1_MAC1_TERR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TERR\[2\] 0 " "Info: Pin \"PTM1_MAC1_TERR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TERR\[3\] 0 " "Info: Pin \"PTM1_MAC1_TERR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TPRTY\[0\] 0 " "Info: Pin \"PTM1_MAC1_TPRTY\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TPRTY\[1\] 0 " "Info: Pin \"PTM1_MAC1_TPRTY\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TPRTY\[2\] 0 " "Info: Pin \"PTM1_MAC1_TPRTY\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TPRTY\[3\] 0 " "Info: Pin \"PTM1_MAC1_TPRTY\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TSOP\[0\] 0 " "Info: Pin \"PTM1_MAC1_TSOP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TSOP\[1\] 0 " "Info: Pin \"PTM1_MAC1_TSOP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TSOP\[2\] 0 " "Info: Pin \"PTM1_MAC1_TSOP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TSOP\[3\] 0 " "Info: Pin \"PTM1_MAC1_TSOP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TEOP\[0\] 0 " "Info: Pin \"PTM1_MAC1_TEOP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TEOP\[1\] 0 " "Info: Pin \"PTM1_MAC1_TEOP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TEOP\[2\] 0 " "Info: Pin \"PTM1_MAC1_TEOP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TEOP\[3\] 0 " "Info: Pin \"PTM1_MAC1_TEOP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_RST 0 " "Info: Pin \"PTM1_MAC1_RST\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.992 " "Info: Worst-case setup slack is -1.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.992     -7648.805 PTM1_CLK125  " "Info:    -1.992     -7648.805 PTM1_CLK125 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.217 " "Info: Worst-case hold slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217         0.000 PTM1_CLK125  " "Info:     0.217         0.000 PTM1_CLK125 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.721 " "Info: Worst-case recovery slack is -0.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.721     -1563.672 PTM1_CLK125  " "Info:    -0.721     -1563.672 PTM1_CLK125 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.595 " "Info: Worst-case removal slack is 1.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.595         0.000 PTM1_CLK125  " "Info:     1.595         0.000 PTM1_CLK125 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Info: Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000     -8918.204 PTM1_CLK125  " "Info:    -1.000     -8918.204 PTM1_CLK125 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "401 " "Info: Peak virtual memory: 401 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 07 21:38:41 2014 " "Info: Processing ended: Thu Aug 07 21:38:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Info: Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 07 21:38:41 2014 " "Info: Processing ended: Thu Aug 07 21:38:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 68 s " "Info: Quartus II Full Compilation was successful. 0 errors, 68 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
