Albert, R., Jeong, H. and Barabasi, A. L.2000. Error and attack tolerance of complex networks.Lett. Nature 406, 378--382.
Argade, P. V.1997. Digital secretary. US patent 5651055. http://freepatentsonline.com/5651055.html.
M. H. Azadmanesh , R. M. Kieckhafer, Exploiting Omissive Faults in Synchronous Approximate Agreement, IEEE Transactions on Computers, v.49 n.10, p.1031-1042, October 2000[doi>10.1109/12.888039]
Bahar, R. I.2006. Trends and future directions in nano structure based computing and fabrication. InProceedings of the International Conference on Computer Design (ICCD’06). 522--527.
Melvin A. Breuer, Intelligible Test Techniques to Support Error-Tolerance, Proceedings of the 13th Asian Test Symposium, p.386-393, November 15-17, 2004[doi>10.1109/ATS.2004.51]
Melvin A. Breuer, Determining error rate in error tolerant VLSI chips, Proceedings of the Second IEEE International Workshop on Electronic Design, Test and Applications, p.321, January 28-30, 2004
Melvin A. Breuer , Haiyang (Henry) Zhu, An Illustrated Methodology for Analysis of Error Tolerance, IEEE Design & Test, v.25 n.2, p.168-177, March 2008[doi>10.1109/MDT.2008.30]
M. A. Breuer , S. K. Gupta , T. M. Mak, Defect and Error Tolerance in the Presence of Massive Numbers of Defects, IEEE Design & Test, v.21 n.3, p.216-227, May 2004[doi>10.1109/MDT.2004.8]
Michael Butts , Andrée DeHon , Seth Copen Goldstein, Molecular electronics: devices, systems and tools for gigagate, gigabit chips, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.433-440, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774636]
Casella, G. and Berger, R. L.2001.Statistical Inference2nd Ed. Duxbury Press.
Cheong, H.-Y. and Ortega, A.2007. Motion estimation performance models with application to hardware error tolerance. InProceedings of the Visual Communications and Image Processing (VCIP). 1--12.
Chong, I. S., Cheong, H.-Y. and Ortega, A.2006. New quality metrics for multimedia compression using faulty hardware. InProceedings of 2nd International Workshop on Video Processing and Quality Metrics for Consumer Electronics (VPQM’06).
Chong, I. S. and Ortega, A.2007. Power efficient motion estimation using multiple imprecise metric computations. InProceedings of the International Conference on Multimedia and Expo (ICME’07). 2046--2049.
Hyukjune Chung , Antonio Ortega, Analysis and Testing for Error Tolerant Motion Estimation, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.514-522, October 03-05, 2005[doi>10.1109/DFTVS.2005.19]
Tomoo Inoue , Nobukazu Izumi , Yuki Yoshikawa , Hideyuki Ichihara, A Fast Threshold Test Generation Algorithm Based on 5-Valued Logic, Proceedings of the 2010 Fifth IEEE International Symposium on Electronic Design, Test & Applications, p.345-349, January 13-15, 2010[doi>10.1109/DELTA.2010.52]
International Technology Roadmap for Semiconductors: Yield Enhancement.2007 Ed. and 2008 update. http://www.itrs.net/Links/2007ITRS/Home2007.htm. http://www.itrs.net/Links/2008ITRS/Update/2008_Update.pdf.
Zhigang Jiang , Sandeep K. Gupta, Threshold testing: Covering bridging and other realistic faults, Proceedings of the 14th Asian Test Symposium on Asian Test Symposium, p.390-397, December 18-21, 2005[doi>10.1109/ATS.2005.108]
Koren, I. and Koren, Z.1998. Defect tolerance in VLSI circuits: Techniques and yield analysis.Proceedings IEEE 86, 9, 1819--1838.
Kuok, H. H.1995. Audio recording apparatus using an imperfect memory circuit. US Patent 5414758. http://www.freepatentsonline.com/5414758.html.
Shubu Mukherjee, Architecture Design for Soft Errors, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2008
Krishna V. Palem, Energy Aware Computing through Probabilistic Switching: A Study of Limits, IEEE Transactions on Computers, v.54 n.9, p.1123-1137, September 2005[doi>10.1109/TC.2005.145]
Pan, Z.2008. Error-rate and significance based error-rate (SBER) estimation via built-in self-test in support of error tolerance. Ph.D. dissertation, University of Southern California.
Zhaoliang Pan , Melvin A. Breuer, Estimating Error Rate in Defective Logic Using Signature Analysis, IEEE Transactions on Computers, v.56 n.5, p.650-661, May 2007[doi>10.1109/TC.2007.1017]
Zhaoliang Pan , Melvin A. Breuer, Ones Counting Based Error-Rate Estimation for Multiple Output Circuits, Proceedings of the 2008 IEEE International Workshop on Design and Test of Nano Devices, Circuits and Systems, p.59-62, September 29-30, 2008[doi>10.1109/NDCS.2008.18]
K. Radecka , J. Rajski , J. Tyszser, Arithmetic built-in self-test for DSP cores, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.11, p.1358-1369, November 2006[doi>10.1109/43.663825]
Shahidi, S. and Gupta, S. K.2006. Estimating error rate during self-test via ones counting. InProceedings of the International Test Conference. Paper 15.3.
On Wa Yeung , Keith M. Chugg, An Iterative Algorithm and Low Complexity Hardware Architecture for Fast Acquisition of Long PN Codes in UWB Systems, Journal of VLSI Signal Processing Systems, v.43 n.1, p.25-42, April     2006[doi>10.1007/s11265-006-7278-y]
Bin Zhang, Online circuit reliability monitoring, Proceedings of the 19th ACM Great Lakes symposium on VLSI, May 10-12, 2009, Boston Area, MA, USA[doi>10.1145/1531542.1531597]
Rui Zhang , Niraj K. Jha, Threshold/majority logic synthesis and concurrent error detection targeting nanoelectronic implementations, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA[doi>10.1145/1127908.1127913]
Zhu, H. and Breuer, M. A.2008. A framework for the analysis of error-tolerance.IEEE Des. Test Mag. 25, 168--177.
