#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001c37c51bb00 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001c37c5ae530_0 .net "PC", 31 0, L_000001c37c63a960;  1 drivers
v000001c37c5ae5d0_0 .net "cycles_consumed", 31 0, v000001c37c5ac870_0;  1 drivers
v000001c37c5ae670_0 .var "input_clk", 0 0;
v000001c37c5ae710_0 .var "rst", 0 0;
S_000001c37c349f80 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001c37c51bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001c37c4f1180 .functor NOR 1, v000001c37c5ae670_0, v000001c37c5a83b0_0, C4<0>, C4<0>;
L_000001c37c4f1030 .functor AND 1, v000001c37c5844e0_0, v000001c37c584440_0, C4<1>, C4<1>;
L_000001c37c4f0000 .functor AND 1, L_000001c37c4f1030, L_000001c37c5acd70, C4<1>, C4<1>;
L_000001c37c4f0a80 .functor AND 1, v000001c37c571a80_0, v000001c37c573100_0, C4<1>, C4<1>;
L_000001c37c4efa50 .functor AND 1, L_000001c37c4f0a80, L_000001c37c5ace10, C4<1>, C4<1>;
L_000001c37c4eff20 .functor AND 1, v000001c37c5a8090_0, v000001c37c5a9210_0, C4<1>, C4<1>;
L_000001c37c4f0cb0 .functor AND 1, L_000001c37c4eff20, L_000001c37c5ac190, C4<1>, C4<1>;
L_000001c37c4f0230 .functor AND 1, v000001c37c5844e0_0, v000001c37c584440_0, C4<1>, C4<1>;
L_000001c37c4f08c0 .functor AND 1, L_000001c37c4f0230, L_000001c37c5acf50, C4<1>, C4<1>;
L_000001c37c4f0310 .functor AND 1, v000001c37c571a80_0, v000001c37c573100_0, C4<1>, C4<1>;
L_000001c37c4f03f0 .functor AND 1, L_000001c37c4f0310, L_000001c37c5acff0, C4<1>, C4<1>;
L_000001c37c4f0460 .functor AND 1, v000001c37c5a8090_0, v000001c37c5a9210_0, C4<1>, C4<1>;
L_000001c37c4f04d0 .functor AND 1, L_000001c37c4f0460, L_000001c37c5ad1d0, C4<1>, C4<1>;
L_000001c37c5b5390 .functor NOT 1, L_000001c37c4f1180, C4<0>, C4<0>, C4<0>;
L_000001c37c5b4130 .functor NOT 1, L_000001c37c4f1180, C4<0>, C4<0>, C4<0>;
L_000001c37c61b2a0 .functor NOT 1, L_000001c37c4f1180, C4<0>, C4<0>, C4<0>;
L_000001c37c61be70 .functor NOT 1, L_000001c37c4f1180, C4<0>, C4<0>, C4<0>;
L_000001c37c61bbd0 .functor NOT 1, L_000001c37c4f1180, C4<0>, C4<0>, C4<0>;
L_000001c37c63a960 .functor BUFZ 32, v000001c37c5a6330_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c37c5a9670_0 .net "EX1_ALU_OPER1", 31 0, L_000001c37c5b43d0;  1 drivers
v000001c37c5a97b0_0 .net "EX1_ALU_OPER2", 31 0, L_000001c37c61b850;  1 drivers
v000001c37c5a98f0_0 .net "EX1_PC", 31 0, v000001c37c5816a0_0;  1 drivers
v000001c37c5a9490_0 .net "EX1_PFC", 31 0, v000001c37c581ba0_0;  1 drivers
v000001c37c5a9350_0 .net "EX1_PFC_to_IF", 31 0, L_000001c37c5b2bd0;  1 drivers
v000001c37c5a9990_0 .net "EX1_forward_to_B", 31 0, v000001c37c582fa0_0;  1 drivers
v000001c37c5a9530_0 .net "EX1_is_beq", 0 0, v000001c37c581600_0;  1 drivers
v000001c37c5a92b0_0 .net "EX1_is_bne", 0 0, v000001c37c581060_0;  1 drivers
v000001c37c5a40d0_0 .net "EX1_is_jal", 0 0, v000001c37c580e80_0;  1 drivers
v000001c37c5a3630_0 .net "EX1_is_jr", 0 0, v000001c37c5812e0_0;  1 drivers
v000001c37c5a33b0_0 .net "EX1_is_oper2_immed", 0 0, v000001c37c581ec0_0;  1 drivers
v000001c37c5a1d30_0 .net "EX1_memread", 0 0, v000001c37c580ac0_0;  1 drivers
v000001c37c5a3310_0 .net "EX1_memwrite", 0 0, v000001c37c5828c0_0;  1 drivers
v000001c37c5a2730_0 .net "EX1_opcode", 11 0, v000001c37c582820_0;  1 drivers
v000001c37c5a2370_0 .net "EX1_predicted", 0 0, v000001c37c582960_0;  1 drivers
v000001c37c5a3ef0_0 .net "EX1_rd_ind", 4 0, v000001c37c580f20_0;  1 drivers
v000001c37c5a2230_0 .net "EX1_rd_indzero", 0 0, v000001c37c581c40_0;  1 drivers
v000001c37c5a39f0_0 .net "EX1_regwrite", 0 0, v000001c37c580a20_0;  1 drivers
v000001c37c5a2a50_0 .net "EX1_rs1", 31 0, v000001c37c582dc0_0;  1 drivers
v000001c37c5a34f0_0 .net "EX1_rs1_ind", 4 0, v000001c37c582aa0_0;  1 drivers
v000001c37c5a4170_0 .net "EX1_rs2", 31 0, v000001c37c582b40_0;  1 drivers
v000001c37c5a3c70_0 .net "EX1_rs2_ind", 4 0, v000001c37c582be0_0;  1 drivers
v000001c37c5a2f50_0 .net "EX1_rs2_out", 31 0, L_000001c37c61add0;  1 drivers
v000001c37c5a2870_0 .net "EX2_ALU_OPER1", 31 0, v000001c37c583ea0_0;  1 drivers
v000001c37c5a36d0_0 .net "EX2_ALU_OPER2", 31 0, v000001c37c583900_0;  1 drivers
v000001c37c5a1dd0_0 .net "EX2_ALU_OUT", 31 0, L_000001c37c5b15f0;  1 drivers
v000001c37c5a3770_0 .net "EX2_PC", 31 0, v000001c37c5839a0_0;  1 drivers
v000001c37c5a1b50_0 .net "EX2_PFC_to_IF", 31 0, v000001c37c5837c0_0;  1 drivers
v000001c37c5a3810_0 .net "EX2_forward_to_B", 31 0, v000001c37c583220_0;  1 drivers
v000001c37c5a4210_0 .net "EX2_is_beq", 0 0, v000001c37c583720_0;  1 drivers
v000001c37c5a3270_0 .net "EX2_is_bne", 0 0, v000001c37c583f40_0;  1 drivers
v000001c37c5a3450_0 .net "EX2_is_jal", 0 0, v000001c37c583a40_0;  1 drivers
v000001c37c5a2cd0_0 .net "EX2_is_jr", 0 0, v000001c37c5841c0_0;  1 drivers
v000001c37c5a3590_0 .net "EX2_is_oper2_immed", 0 0, v000001c37c584120_0;  1 drivers
v000001c37c5a2410_0 .net "EX2_memread", 0 0, v000001c37c583860_0;  1 drivers
v000001c37c5a38b0_0 .net "EX2_memwrite", 0 0, v000001c37c5832c0_0;  1 drivers
v000001c37c5a3950_0 .net "EX2_opcode", 11 0, v000001c37c583ae0_0;  1 drivers
v000001c37c5a2e10_0 .net "EX2_predicted", 0 0, v000001c37c584300_0;  1 drivers
v000001c37c5a3e50_0 .net "EX2_rd_ind", 4 0, v000001c37c5843a0_0;  1 drivers
v000001c37c5a22d0_0 .net "EX2_rd_indzero", 0 0, v000001c37c584440_0;  1 drivers
v000001c37c5a2d70_0 .net "EX2_regwrite", 0 0, v000001c37c5844e0_0;  1 drivers
v000001c37c5a3bd0_0 .net "EX2_rs1", 31 0, v000001c37c584580_0;  1 drivers
v000001c37c5a24b0_0 .net "EX2_rs1_ind", 4 0, v000001c37c584760_0;  1 drivers
v000001c37c5a3a90_0 .net "EX2_rs2_ind", 4 0, v000001c37c5834a0_0;  1 drivers
v000001c37c5a2050_0 .net "EX2_rs2_out", 31 0, v000001c37c583540_0;  1 drivers
v000001c37c5a1ab0_0 .net "ID_INST", 31 0, v000001c37c58d2d0_0;  1 drivers
v000001c37c5a27d0_0 .net "ID_PC", 31 0, v000001c37c58cfb0_0;  1 drivers
v000001c37c5a1e70_0 .net "ID_PFC_to_EX", 31 0, L_000001c37c5afed0;  1 drivers
v000001c37c5a31d0_0 .net "ID_PFC_to_IF", 31 0, L_000001c37c5b0d30;  1 drivers
v000001c37c5a2eb0_0 .net "ID_forward_to_B", 31 0, L_000001c37c5b08d0;  1 drivers
v000001c37c5a2ff0_0 .net "ID_is_beq", 0 0, L_000001c37c5af7f0;  1 drivers
v000001c37c5a3090_0 .net "ID_is_bne", 0 0, L_000001c37c5af890;  1 drivers
v000001c37c5a2190_0 .net "ID_is_j", 0 0, L_000001c37c5b1c30;  1 drivers
v000001c37c5a3130_0 .net "ID_is_jal", 0 0, L_000001c37c5b1690;  1 drivers
v000001c37c5a3b30_0 .net "ID_is_jr", 0 0, L_000001c37c5af9d0;  1 drivers
v000001c37c5a3d10_0 .net "ID_is_oper2_immed", 0 0, L_000001c37c5b42f0;  1 drivers
v000001c37c5a3db0_0 .net "ID_memread", 0 0, L_000001c37c5b1b90;  1 drivers
v000001c37c5a3f90_0 .net "ID_memwrite", 0 0, L_000001c37c5b2310;  1 drivers
v000001c37c5a20f0_0 .net "ID_opcode", 11 0, v000001c37c5a5cf0_0;  1 drivers
v000001c37c5a4030_0 .net "ID_predicted", 0 0, v000001c37c585ad0_0;  1 drivers
v000001c37c5a1bf0_0 .net "ID_rd_ind", 4 0, v000001c37c5a61f0_0;  1 drivers
v000001c37c5a2910_0 .net "ID_regwrite", 0 0, L_000001c37c5b1730;  1 drivers
v000001c37c5a2690_0 .net "ID_rs1", 31 0, v000001c37c58bd90_0;  1 drivers
v000001c37c5a1c90_0 .net "ID_rs1_ind", 4 0, v000001c37c5a4670_0;  1 drivers
v000001c37c5a2b90_0 .net "ID_rs2", 31 0, v000001c37c58c970_0;  1 drivers
v000001c37c5a2550_0 .net "ID_rs2_ind", 4 0, v000001c37c5a5f70_0;  1 drivers
v000001c37c5a1f10_0 .net "IF_INST", 31 0, L_000001c37c5b4750;  1 drivers
v000001c37c5a1fb0_0 .net "IF_pc", 31 0, v000001c37c5a6330_0;  1 drivers
v000001c37c5a25f0_0 .net "MEM_ALU_OUT", 31 0, v000001c37c573380_0;  1 drivers
v000001c37c5a29b0_0 .net "MEM_Data_mem_out", 31 0, v000001c37c5a8bd0_0;  1 drivers
v000001c37c5a2af0_0 .net "MEM_memread", 0 0, v000001c37c571da0_0;  1 drivers
v000001c37c5a2c30_0 .net "MEM_memwrite", 0 0, v000001c37c5723e0_0;  1 drivers
v000001c37c5adc70_0 .net "MEM_opcode", 11 0, v000001c37c5711c0_0;  1 drivers
v000001c37c5ada90_0 .net "MEM_rd_ind", 4 0, v000001c37c571580_0;  1 drivers
v000001c37c5ac2d0_0 .net "MEM_rd_indzero", 0 0, v000001c37c573100_0;  1 drivers
v000001c37c5ac690_0 .net "MEM_regwrite", 0 0, v000001c37c571a80_0;  1 drivers
v000001c37c5ac910_0 .net "MEM_rs2", 31 0, v000001c37c572e80_0;  1 drivers
v000001c37c5ad450_0 .net "PC", 31 0, L_000001c37c63a960;  alias, 1 drivers
v000001c37c5accd0_0 .net "STALL_ID1_FLUSH", 0 0, v000001c37c5862f0_0;  1 drivers
v000001c37c5ae030_0 .net "STALL_ID2_FLUSH", 0 0, v000001c37c585990_0;  1 drivers
v000001c37c5add10_0 .net "STALL_IF_FLUSH", 0 0, v000001c37c589770_0;  1 drivers
v000001c37c5ad090_0 .net "WB_ALU_OUT", 31 0, v000001c37c5a8e50_0;  1 drivers
v000001c37c5ac7d0_0 .net "WB_Data_mem_out", 31 0, v000001c37c5a9170_0;  1 drivers
v000001c37c5ad270_0 .net "WB_memread", 0 0, v000001c37c5a7370_0;  1 drivers
v000001c37c5ad9f0_0 .net "WB_rd_ind", 4 0, v000001c37c5a7a50_0;  1 drivers
v000001c37c5ac9b0_0 .net "WB_rd_indzero", 0 0, v000001c37c5a9210_0;  1 drivers
v000001c37c5addb0_0 .net "WB_regwrite", 0 0, v000001c37c5a8090_0;  1 drivers
v000001c37c5ad310_0 .net "Wrong_prediction", 0 0, L_000001c37c61be00;  1 drivers
v000001c37c5ad8b0_0 .net *"_ivl_1", 0 0, L_000001c37c4f1030;  1 drivers
v000001c37c5ad3b0_0 .net *"_ivl_13", 0 0, L_000001c37c4eff20;  1 drivers
v000001c37c5ae3f0_0 .net *"_ivl_14", 0 0, L_000001c37c5ac190;  1 drivers
v000001c37c5ac5f0_0 .net *"_ivl_19", 0 0, L_000001c37c4f0230;  1 drivers
v000001c37c5ad4f0_0 .net *"_ivl_2", 0 0, L_000001c37c5acd70;  1 drivers
v000001c37c5ae170_0 .net *"_ivl_20", 0 0, L_000001c37c5acf50;  1 drivers
v000001c37c5ae7b0_0 .net *"_ivl_25", 0 0, L_000001c37c4f0310;  1 drivers
v000001c37c5ac410_0 .net *"_ivl_26", 0 0, L_000001c37c5acff0;  1 drivers
v000001c37c5adb30_0 .net *"_ivl_31", 0 0, L_000001c37c4f0460;  1 drivers
v000001c37c5ad590_0 .net *"_ivl_32", 0 0, L_000001c37c5ad1d0;  1 drivers
v000001c37c5ac4b0_0 .net *"_ivl_40", 31 0, L_000001c37c5b17d0;  1 drivers
L_000001c37c5d0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c37c5ae490_0 .net *"_ivl_43", 26 0, L_000001c37c5d0c58;  1 drivers
L_000001c37c5d0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c37c5ac370_0 .net/2u *"_ivl_44", 31 0, L_000001c37c5d0ca0;  1 drivers
v000001c37c5ad770_0 .net *"_ivl_52", 31 0, L_000001c37c626000;  1 drivers
L_000001c37c5d0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c37c5ae0d0_0 .net *"_ivl_55", 26 0, L_000001c37c5d0d30;  1 drivers
L_000001c37c5d0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c37c5ad630_0 .net/2u *"_ivl_56", 31 0, L_000001c37c5d0d78;  1 drivers
v000001c37c5ad6d0_0 .net *"_ivl_7", 0 0, L_000001c37c4f0a80;  1 drivers
v000001c37c5adef0_0 .net *"_ivl_8", 0 0, L_000001c37c5ace10;  1 drivers
v000001c37c5ad950_0 .net "alu_selA", 1 0, L_000001c37c5ac230;  1 drivers
v000001c37c5ac730_0 .net "alu_selB", 1 0, L_000001c37c5b05b0;  1 drivers
v000001c37c5adf90_0 .net "clk", 0 0, L_000001c37c4f1180;  1 drivers
v000001c37c5ac870_0 .var "cycles_consumed", 31 0;
v000001c37c5acb90_0 .net "exhaz", 0 0, L_000001c37c4efa50;  1 drivers
v000001c37c5acc30_0 .net "exhaz2", 0 0, L_000001c37c4f03f0;  1 drivers
v000001c37c5ac050_0 .net "hlt", 0 0, v000001c37c5a83b0_0;  1 drivers
v000001c37c5ad130_0 .net "idhaz", 0 0, L_000001c37c4f0000;  1 drivers
v000001c37c5aca50_0 .net "idhaz2", 0 0, L_000001c37c4f08c0;  1 drivers
v000001c37c5ac0f0_0 .net "if_id_write", 0 0, v000001c37c589a90_0;  1 drivers
v000001c37c5ad810_0 .net "input_clk", 0 0, v000001c37c5ae670_0;  1 drivers
v000001c37c5ae350_0 .net "is_branch_and_taken", 0 0, L_000001c37c5b4d70;  1 drivers
v000001c37c5aceb0_0 .net "memhaz", 0 0, L_000001c37c4f0cb0;  1 drivers
v000001c37c5ae210_0 .net "memhaz2", 0 0, L_000001c37c4f04d0;  1 drivers
v000001c37c5ac550_0 .net "pc_src", 2 0, L_000001c37c5af390;  1 drivers
v000001c37c5ade50_0 .net "pc_write", 0 0, v000001c37c587e70_0;  1 drivers
v000001c37c5acaf0_0 .net "rst", 0 0, v000001c37c5ae710_0;  1 drivers
v000001c37c5adbd0_0 .net "store_rs2_forward", 1 0, L_000001c37c5b0ab0;  1 drivers
v000001c37c5ae2b0_0 .net "wdata_to_reg_file", 31 0, L_000001c37c63a420;  1 drivers
E_000001c37c4f9cd0/0 .event negedge, v000001c37c585710_0;
E_000001c37c4f9cd0/1 .event posedge, v000001c37c572200_0;
E_000001c37c4f9cd0 .event/or E_000001c37c4f9cd0/0, E_000001c37c4f9cd0/1;
L_000001c37c5acd70 .cmp/eq 5, v000001c37c5843a0_0, v000001c37c582aa0_0;
L_000001c37c5ace10 .cmp/eq 5, v000001c37c571580_0, v000001c37c582aa0_0;
L_000001c37c5ac190 .cmp/eq 5, v000001c37c5a7a50_0, v000001c37c582aa0_0;
L_000001c37c5acf50 .cmp/eq 5, v000001c37c5843a0_0, v000001c37c582be0_0;
L_000001c37c5acff0 .cmp/eq 5, v000001c37c571580_0, v000001c37c582be0_0;
L_000001c37c5ad1d0 .cmp/eq 5, v000001c37c5a7a50_0, v000001c37c582be0_0;
L_000001c37c5b17d0 .concat [ 5 27 0 0], v000001c37c5a61f0_0, L_000001c37c5d0c58;
L_000001c37c5b1e10 .cmp/ne 32, L_000001c37c5b17d0, L_000001c37c5d0ca0;
L_000001c37c626000 .concat [ 5 27 0 0], v000001c37c5843a0_0, L_000001c37c5d0d30;
L_000001c37c625ba0 .cmp/ne 32, L_000001c37c626000, L_000001c37c5d0d78;
S_000001c37c3596a0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001c37c349f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001c37c4eff90 .functor NOT 1, L_000001c37c4efa50, C4<0>, C4<0>, C4<0>;
L_000001c37c4f0070 .functor AND 1, L_000001c37c4f0cb0, L_000001c37c4eff90, C4<1>, C4<1>;
L_000001c37c4f00e0 .functor OR 1, L_000001c37c4f0000, L_000001c37c4f0070, C4<0>, C4<0>;
L_000001c37c4f0ee0 .functor OR 1, L_000001c37c4f0000, L_000001c37c4efa50, C4<0>, C4<0>;
v000001c37c51b5e0_0 .net *"_ivl_12", 0 0, L_000001c37c4f0ee0;  1 drivers
v000001c37c51a780_0 .net *"_ivl_2", 0 0, L_000001c37c4eff90;  1 drivers
v000001c37c51b0e0_0 .net *"_ivl_5", 0 0, L_000001c37c4f0070;  1 drivers
v000001c37c51a1e0_0 .net *"_ivl_7", 0 0, L_000001c37c4f00e0;  1 drivers
v000001c37c51a500_0 .net "alu_selA", 1 0, L_000001c37c5ac230;  alias, 1 drivers
v000001c37c51a5a0_0 .net "exhaz", 0 0, L_000001c37c4efa50;  alias, 1 drivers
v000001c37c51b180_0 .net "idhaz", 0 0, L_000001c37c4f0000;  alias, 1 drivers
v000001c37c51a6e0_0 .net "memhaz", 0 0, L_000001c37c4f0cb0;  alias, 1 drivers
L_000001c37c5ac230 .concat8 [ 1 1 0 0], L_000001c37c4f00e0, L_000001c37c4f0ee0;
S_000001c37c316000 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001c37c349f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001c37c4f0a10 .functor NOT 1, L_000001c37c4f03f0, C4<0>, C4<0>, C4<0>;
L_000001c37c4f0b60 .functor AND 1, L_000001c37c4f04d0, L_000001c37c4f0a10, C4<1>, C4<1>;
L_000001c37c4f0d20 .functor OR 1, L_000001c37c4f08c0, L_000001c37c4f0b60, C4<0>, C4<0>;
L_000001c37c4f0e00 .functor NOT 1, v000001c37c581ec0_0, C4<0>, C4<0>, C4<0>;
L_000001c37c4f0f50 .functor AND 1, L_000001c37c4f0d20, L_000001c37c4f0e00, C4<1>, C4<1>;
L_000001c37c4f11f0 .functor OR 1, L_000001c37c4f08c0, L_000001c37c4f03f0, C4<0>, C4<0>;
L_000001c37c4f1260 .functor NOT 1, v000001c37c581ec0_0, C4<0>, C4<0>, C4<0>;
L_000001c37c4f15e0 .functor AND 1, L_000001c37c4f11f0, L_000001c37c4f1260, C4<1>, C4<1>;
v000001c37c51b2c0_0 .net "EX1_is_oper2_immed", 0 0, v000001c37c581ec0_0;  alias, 1 drivers
v000001c37c51a820_0 .net *"_ivl_11", 0 0, L_000001c37c4f0f50;  1 drivers
v000001c37c51afa0_0 .net *"_ivl_16", 0 0, L_000001c37c4f11f0;  1 drivers
v000001c37c51a8c0_0 .net *"_ivl_17", 0 0, L_000001c37c4f1260;  1 drivers
v000001c37c51a960_0 .net *"_ivl_2", 0 0, L_000001c37c4f0a10;  1 drivers
v000001c37c51aa00_0 .net *"_ivl_20", 0 0, L_000001c37c4f15e0;  1 drivers
v000001c37c51aaa0_0 .net *"_ivl_5", 0 0, L_000001c37c4f0b60;  1 drivers
v000001c37c51adc0_0 .net *"_ivl_7", 0 0, L_000001c37c4f0d20;  1 drivers
v000001c37c51b680_0 .net *"_ivl_8", 0 0, L_000001c37c4f0e00;  1 drivers
v000001c37c519ba0_0 .net "alu_selB", 1 0, L_000001c37c5b05b0;  alias, 1 drivers
v000001c37c51ae60_0 .net "exhaz", 0 0, L_000001c37c4f03f0;  alias, 1 drivers
v000001c37c51b040_0 .net "idhaz", 0 0, L_000001c37c4f08c0;  alias, 1 drivers
v000001c37c51b220_0 .net "memhaz", 0 0, L_000001c37c4f04d0;  alias, 1 drivers
L_000001c37c5b05b0 .concat8 [ 1 1 0 0], L_000001c37c4f0f50, L_000001c37c4f15e0;
S_000001c37c316190 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001c37c349f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001c37c4f16c0 .functor NOT 1, L_000001c37c4f03f0, C4<0>, C4<0>, C4<0>;
L_000001c37c4f1500 .functor AND 1, L_000001c37c4f04d0, L_000001c37c4f16c0, C4<1>, C4<1>;
L_000001c37c4f1650 .functor OR 1, L_000001c37c4f08c0, L_000001c37c4f1500, C4<0>, C4<0>;
L_000001c37c4f1730 .functor OR 1, L_000001c37c4f08c0, L_000001c37c4f03f0, C4<0>, C4<0>;
v000001c37c51b360_0 .net *"_ivl_12", 0 0, L_000001c37c4f1730;  1 drivers
v000001c37c519880_0 .net *"_ivl_2", 0 0, L_000001c37c4f16c0;  1 drivers
v000001c37c519920_0 .net *"_ivl_5", 0 0, L_000001c37c4f1500;  1 drivers
v000001c37c519a60_0 .net *"_ivl_7", 0 0, L_000001c37c4f1650;  1 drivers
v000001c37c519b00_0 .net "exhaz", 0 0, L_000001c37c4f03f0;  alias, 1 drivers
v000001c37c519ce0_0 .net "idhaz", 0 0, L_000001c37c4f08c0;  alias, 1 drivers
v000001c37c4957d0_0 .net "memhaz", 0 0, L_000001c37c4f04d0;  alias, 1 drivers
v000001c37c495870_0 .net "store_rs2_forward", 1 0, L_000001c37c5b0ab0;  alias, 1 drivers
L_000001c37c5b0ab0 .concat8 [ 1 1 0 0], L_000001c37c4f1650, L_000001c37c4f1730;
S_000001c37c2c69c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001c37c349f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001c37c495a50_0 .net "EX_ALU_OUT", 31 0, L_000001c37c5b15f0;  alias, 1 drivers
v000001c37c496130_0 .net "EX_memread", 0 0, v000001c37c583860_0;  alias, 1 drivers
v000001c37c47fb10_0 .net "EX_memwrite", 0 0, v000001c37c5832c0_0;  alias, 1 drivers
v000001c37c47f930_0 .net "EX_opcode", 11 0, v000001c37c583ae0_0;  alias, 1 drivers
v000001c37c571800_0 .net "EX_rd_ind", 4 0, v000001c37c5843a0_0;  alias, 1 drivers
v000001c37c572f20_0 .net "EX_rd_indzero", 0 0, L_000001c37c625ba0;  1 drivers
v000001c37c572c00_0 .net "EX_regwrite", 0 0, v000001c37c5844e0_0;  alias, 1 drivers
v000001c37c571300_0 .net "EX_rs2_out", 31 0, v000001c37c583540_0;  alias, 1 drivers
v000001c37c573380_0 .var "MEM_ALU_OUT", 31 0;
v000001c37c571da0_0 .var "MEM_memread", 0 0;
v000001c37c5723e0_0 .var "MEM_memwrite", 0 0;
v000001c37c5711c0_0 .var "MEM_opcode", 11 0;
v000001c37c571580_0 .var "MEM_rd_ind", 4 0;
v000001c37c573100_0 .var "MEM_rd_indzero", 0 0;
v000001c37c571a80_0 .var "MEM_regwrite", 0 0;
v000001c37c572e80_0 .var "MEM_rs2", 31 0;
v000001c37c572a20_0 .net "clk", 0 0, L_000001c37c61be70;  1 drivers
v000001c37c572200_0 .net "rst", 0 0, v000001c37c5ae710_0;  alias, 1 drivers
E_000001c37c4fa350 .event posedge, v000001c37c572200_0, v000001c37c572a20_0;
S_000001c37c2c6b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001c37c349f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001c37c321470 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c37c3214a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c37c3214e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c37c321518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c37c321550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c37c321588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c37c3215c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c37c3215f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c37c321630 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c37c321668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c37c3216a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c37c3216d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c37c321710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c37c321748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c37c321780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c37c3217b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c37c3217f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c37c321828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c37c321860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c37c321898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c37c3218d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c37c321908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c37c321940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c37c321978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c37c3219b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001c37c61ab30 .functor XOR 1, L_000001c37c61a9e0, v000001c37c584300_0, C4<0>, C4<0>;
L_000001c37c61bb60 .functor NOT 1, L_000001c37c61ab30, C4<0>, C4<0>, C4<0>;
L_000001c37c61bd90 .functor OR 1, v000001c37c5ae710_0, L_000001c37c61bb60, C4<0>, C4<0>;
L_000001c37c61be00 .functor NOT 1, L_000001c37c61bd90, C4<0>, C4<0>, C4<0>;
v000001c37c5756d0_0 .net "ALU_OP", 3 0, v000001c37c5753b0_0;  1 drivers
v000001c37c5788d0_0 .net "BranchDecision", 0 0, L_000001c37c61a9e0;  1 drivers
v000001c37c578330_0 .net "CF", 0 0, v000001c37c575130_0;  1 drivers
v000001c37c577f70_0 .net "EX_opcode", 11 0, v000001c37c583ae0_0;  alias, 1 drivers
v000001c37c578010_0 .net "Wrong_prediction", 0 0, L_000001c37c61be00;  alias, 1 drivers
v000001c37c577e30_0 .net "ZF", 0 0, L_000001c37c61ae40;  1 drivers
L_000001c37c5d0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c37c5785b0_0 .net/2u *"_ivl_0", 31 0, L_000001c37c5d0ce8;  1 drivers
v000001c37c578ab0_0 .net *"_ivl_11", 0 0, L_000001c37c61bd90;  1 drivers
v000001c37c5783d0_0 .net *"_ivl_2", 31 0, L_000001c37c5b1550;  1 drivers
v000001c37c578470_0 .net *"_ivl_6", 0 0, L_000001c37c61ab30;  1 drivers
v000001c37c578510_0 .net *"_ivl_8", 0 0, L_000001c37c61bb60;  1 drivers
v000001c37c577c50_0 .net "alu_out", 31 0, L_000001c37c5b15f0;  alias, 1 drivers
v000001c37c577bb0_0 .net "alu_outw", 31 0, v000001c37c575310_0;  1 drivers
v000001c37c577ed0_0 .net "is_beq", 0 0, v000001c37c583720_0;  alias, 1 drivers
v000001c37c5780b0_0 .net "is_bne", 0 0, v000001c37c583f40_0;  alias, 1 drivers
v000001c37c578c90_0 .net "is_jal", 0 0, v000001c37c583a40_0;  alias, 1 drivers
v000001c37c578b50_0 .net "oper1", 31 0, v000001c37c583ea0_0;  alias, 1 drivers
v000001c37c578150_0 .net "oper2", 31 0, v000001c37c583900_0;  alias, 1 drivers
v000001c37c578790_0 .net "pc", 31 0, v000001c37c5839a0_0;  alias, 1 drivers
v000001c37c578bf0_0 .net "predicted", 0 0, v000001c37c584300_0;  alias, 1 drivers
v000001c37c5779d0_0 .net "rst", 0 0, v000001c37c5ae710_0;  alias, 1 drivers
L_000001c37c5b1550 .arith/sum 32, v000001c37c5839a0_0, L_000001c37c5d0ce8;
L_000001c37c5b15f0 .functor MUXZ 32, v000001c37c575310_0, L_000001c37c5b1550, v000001c37c583a40_0, C4<>;
S_000001c37c339ad0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001c37c2c6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001c37c61a350 .functor AND 1, v000001c37c583720_0, L_000001c37c61a2e0, C4<1>, C4<1>;
L_000001c37c61a740 .functor NOT 1, L_000001c37c61a2e0, C4<0>, C4<0>, C4<0>;
L_000001c37c61a7b0 .functor AND 1, v000001c37c583f40_0, L_000001c37c61a740, C4<1>, C4<1>;
L_000001c37c61a9e0 .functor OR 1, L_000001c37c61a350, L_000001c37c61a7b0, C4<0>, C4<0>;
v000001c37c575f90_0 .net "BranchDecision", 0 0, L_000001c37c61a9e0;  alias, 1 drivers
v000001c37c575770_0 .net *"_ivl_2", 0 0, L_000001c37c61a740;  1 drivers
v000001c37c5767b0_0 .net "is_beq", 0 0, v000001c37c583720_0;  alias, 1 drivers
v000001c37c5772f0_0 .net "is_beq_taken", 0 0, L_000001c37c61a350;  1 drivers
v000001c37c576850_0 .net "is_bne", 0 0, v000001c37c583f40_0;  alias, 1 drivers
v000001c37c5771b0_0 .net "is_bne_taken", 0 0, L_000001c37c61a7b0;  1 drivers
v000001c37c577250_0 .net "is_eq", 0 0, L_000001c37c61a2e0;  1 drivers
v000001c37c5758b0_0 .net "oper1", 31 0, v000001c37c583ea0_0;  alias, 1 drivers
v000001c37c577390_0 .net "oper2", 31 0, v000001c37c583900_0;  alias, 1 drivers
S_000001c37c339c60 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001c37c339ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001c37c61b460 .functor XOR 1, L_000001c37c5b3b70, L_000001c37c5b3c10, C4<0>, C4<0>;
L_000001c37c61b1c0 .functor XOR 1, L_000001c37c5b3e90, L_000001c37c5b3cb0, C4<0>, C4<0>;
L_000001c37c61a040 .functor XOR 1, L_000001c37c5b3f30, L_000001c37c5b3990, C4<0>, C4<0>;
L_000001c37c61a270 .functor XOR 1, L_000001c37c5b3850, L_000001c37c5b38f0, C4<0>, C4<0>;
L_000001c37c61a3c0 .functor XOR 1, L_000001c37c5b3ad0, L_000001c37c5b3a30, C4<0>, C4<0>;
L_000001c37c61a6d0 .functor XOR 1, L_000001c37c5b3d50, L_000001c37c5b3df0, C4<0>, C4<0>;
L_000001c37c61b9a0 .functor XOR 1, L_000001c37c624200, L_000001c37c623c60, C4<0>, C4<0>;
L_000001c37c61a970 .functor XOR 1, L_000001c37c6220e0, L_000001c37c622ae0, C4<0>, C4<0>;
L_000001c37c61ba80 .functor XOR 1, L_000001c37c6229a0, L_000001c37c623bc0, C4<0>, C4<0>;
L_000001c37c61b310 .functor XOR 1, L_000001c37c622220, L_000001c37c622860, C4<0>, C4<0>;
L_000001c37c61a890 .functor XOR 1, L_000001c37c624020, L_000001c37c624160, C4<0>, C4<0>;
L_000001c37c61b700 .functor XOR 1, L_000001c37c623120, L_000001c37c624660, C4<0>, C4<0>;
L_000001c37c61aba0 .functor XOR 1, L_000001c37c622a40, L_000001c37c624340, C4<0>, C4<0>;
L_000001c37c61aa50 .functor XOR 1, L_000001c37c622360, L_000001c37c623260, C4<0>, C4<0>;
L_000001c37c61b770 .functor XOR 1, L_000001c37c623d00, L_000001c37c623e40, C4<0>, C4<0>;
L_000001c37c61b380 .functor XOR 1, L_000001c37c622c20, L_000001c37c6242a0, C4<0>, C4<0>;
L_000001c37c619f60 .functor XOR 1, L_000001c37c623b20, L_000001c37c6243e0, C4<0>, C4<0>;
L_000001c37c61b7e0 .functor XOR 1, L_000001c37c622cc0, L_000001c37c623da0, C4<0>, C4<0>;
L_000001c37c61aeb0 .functor XOR 1, L_000001c37c624480, L_000001c37c6225e0, C4<0>, C4<0>;
L_000001c37c61b930 .functor XOR 1, L_000001c37c6245c0, L_000001c37c622d60, C4<0>, C4<0>;
L_000001c37c61ba10 .functor XOR 1, L_000001c37c623ee0, L_000001c37c623800, C4<0>, C4<0>;
L_000001c37c61af20 .functor XOR 1, L_000001c37c6222c0, L_000001c37c6231c0, C4<0>, C4<0>;
L_000001c37c61a0b0 .functor XOR 1, L_000001c37c6224a0, L_000001c37c6233a0, C4<0>, C4<0>;
L_000001c37c61ac10 .functor XOR 1, L_000001c37c624520, L_000001c37c622900, C4<0>, C4<0>;
L_000001c37c61af90 .functor XOR 1, L_000001c37c623300, L_000001c37c622680, C4<0>, C4<0>;
L_000001c37c61b000 .functor XOR 1, L_000001c37c622720, L_000001c37c623440, C4<0>, C4<0>;
L_000001c37c61a660 .functor XOR 1, L_000001c37c624700, L_000001c37c623f80, C4<0>, C4<0>;
L_000001c37c61b0e0 .functor XOR 1, L_000001c37c6234e0, L_000001c37c621fa0, C4<0>, C4<0>;
L_000001c37c61a120 .functor XOR 1, L_000001c37c622040, L_000001c37c622e00, C4<0>, C4<0>;
L_000001c37c61a200 .functor XOR 1, L_000001c37c622ea0, L_000001c37c623580, C4<0>, C4<0>;
L_000001c37c61b230 .functor XOR 1, L_000001c37c6240c0, L_000001c37c622180, C4<0>, C4<0>;
L_000001c37c61b150 .functor XOR 1, L_000001c37c622b80, L_000001c37c622f40, C4<0>, C4<0>;
L_000001c37c61a2e0/0/0 .functor OR 1, L_000001c37c622540, L_000001c37c6227c0, L_000001c37c623a80, L_000001c37c623760;
L_000001c37c61a2e0/0/4 .functor OR 1, L_000001c37c622fe0, L_000001c37c623080, L_000001c37c623620, L_000001c37c6236c0;
L_000001c37c61a2e0/0/8 .functor OR 1, L_000001c37c6238a0, L_000001c37c623940, L_000001c37c6239e0, L_000001c37c625a60;
L_000001c37c61a2e0/0/12 .functor OR 1, L_000001c37c6266e0, L_000001c37c626e60, L_000001c37c6252e0, L_000001c37c6254c0;
L_000001c37c61a2e0/0/16 .functor OR 1, L_000001c37c624f20, L_000001c37c625f60, L_000001c37c625560, L_000001c37c6260a0;
L_000001c37c61a2e0/0/20 .functor OR 1, L_000001c37c626f00, L_000001c37c626320, L_000001c37c624de0, L_000001c37c625ce0;
L_000001c37c61a2e0/0/24 .functor OR 1, L_000001c37c624a20, L_000001c37c625b00, L_000001c37c6251a0, L_000001c37c625600;
L_000001c37c61a2e0/0/28 .functor OR 1, L_000001c37c624ca0, L_000001c37c625e20, L_000001c37c626820, L_000001c37c626960;
L_000001c37c61a2e0/1/0 .functor OR 1, L_000001c37c61a2e0/0/0, L_000001c37c61a2e0/0/4, L_000001c37c61a2e0/0/8, L_000001c37c61a2e0/0/12;
L_000001c37c61a2e0/1/4 .functor OR 1, L_000001c37c61a2e0/0/16, L_000001c37c61a2e0/0/20, L_000001c37c61a2e0/0/24, L_000001c37c61a2e0/0/28;
L_000001c37c61a2e0 .functor NOR 1, L_000001c37c61a2e0/1/0, L_000001c37c61a2e0/1/4, C4<0>, C4<0>;
v000001c37c572d40_0 .net *"_ivl_0", 0 0, L_000001c37c61b460;  1 drivers
v000001c37c571620_0 .net *"_ivl_101", 0 0, L_000001c37c6243e0;  1 drivers
v000001c37c573420_0 .net *"_ivl_102", 0 0, L_000001c37c61b7e0;  1 drivers
v000001c37c5719e0_0 .net *"_ivl_105", 0 0, L_000001c37c622cc0;  1 drivers
v000001c37c5736a0_0 .net *"_ivl_107", 0 0, L_000001c37c623da0;  1 drivers
v000001c37c572340_0 .net *"_ivl_108", 0 0, L_000001c37c61aeb0;  1 drivers
v000001c37c571c60_0 .net *"_ivl_11", 0 0, L_000001c37c5b3cb0;  1 drivers
v000001c37c572fc0_0 .net *"_ivl_111", 0 0, L_000001c37c624480;  1 drivers
v000001c37c5716c0_0 .net *"_ivl_113", 0 0, L_000001c37c6225e0;  1 drivers
v000001c37c571760_0 .net *"_ivl_114", 0 0, L_000001c37c61b930;  1 drivers
v000001c37c571bc0_0 .net *"_ivl_117", 0 0, L_000001c37c6245c0;  1 drivers
v000001c37c572de0_0 .net *"_ivl_119", 0 0, L_000001c37c622d60;  1 drivers
v000001c37c5731a0_0 .net *"_ivl_12", 0 0, L_000001c37c61a040;  1 drivers
v000001c37c571d00_0 .net *"_ivl_120", 0 0, L_000001c37c61ba10;  1 drivers
v000001c37c573560_0 .net *"_ivl_123", 0 0, L_000001c37c623ee0;  1 drivers
v000001c37c5734c0_0 .net *"_ivl_125", 0 0, L_000001c37c623800;  1 drivers
v000001c37c573060_0 .net *"_ivl_126", 0 0, L_000001c37c61af20;  1 drivers
v000001c37c5718a0_0 .net *"_ivl_129", 0 0, L_000001c37c6222c0;  1 drivers
v000001c37c573740_0 .net *"_ivl_131", 0 0, L_000001c37c6231c0;  1 drivers
v000001c37c571440_0 .net *"_ivl_132", 0 0, L_000001c37c61a0b0;  1 drivers
v000001c37c571e40_0 .net *"_ivl_135", 0 0, L_000001c37c6224a0;  1 drivers
v000001c37c572480_0 .net *"_ivl_137", 0 0, L_000001c37c6233a0;  1 drivers
v000001c37c571ee0_0 .net *"_ivl_138", 0 0, L_000001c37c61ac10;  1 drivers
v000001c37c5720c0_0 .net *"_ivl_141", 0 0, L_000001c37c624520;  1 drivers
v000001c37c571940_0 .net *"_ivl_143", 0 0, L_000001c37c622900;  1 drivers
v000001c37c573600_0 .net *"_ivl_144", 0 0, L_000001c37c61af90;  1 drivers
v000001c37c571b20_0 .net *"_ivl_147", 0 0, L_000001c37c623300;  1 drivers
v000001c37c571f80_0 .net *"_ivl_149", 0 0, L_000001c37c622680;  1 drivers
v000001c37c572020_0 .net *"_ivl_15", 0 0, L_000001c37c5b3f30;  1 drivers
v000001c37c5737e0_0 .net *"_ivl_150", 0 0, L_000001c37c61b000;  1 drivers
v000001c37c572700_0 .net *"_ivl_153", 0 0, L_000001c37c622720;  1 drivers
v000001c37c5722a0_0 .net *"_ivl_155", 0 0, L_000001c37c623440;  1 drivers
v000001c37c572160_0 .net *"_ivl_156", 0 0, L_000001c37c61a660;  1 drivers
v000001c37c572520_0 .net *"_ivl_159", 0 0, L_000001c37c624700;  1 drivers
v000001c37c571080_0 .net *"_ivl_161", 0 0, L_000001c37c623f80;  1 drivers
v000001c37c572840_0 .net *"_ivl_162", 0 0, L_000001c37c61b0e0;  1 drivers
v000001c37c5725c0_0 .net *"_ivl_165", 0 0, L_000001c37c6234e0;  1 drivers
v000001c37c572ca0_0 .net *"_ivl_167", 0 0, L_000001c37c621fa0;  1 drivers
v000001c37c573240_0 .net *"_ivl_168", 0 0, L_000001c37c61a120;  1 drivers
v000001c37c5732e0_0 .net *"_ivl_17", 0 0, L_000001c37c5b3990;  1 drivers
v000001c37c571120_0 .net *"_ivl_171", 0 0, L_000001c37c622040;  1 drivers
v000001c37c571260_0 .net *"_ivl_173", 0 0, L_000001c37c622e00;  1 drivers
v000001c37c572660_0 .net *"_ivl_174", 0 0, L_000001c37c61a200;  1 drivers
v000001c37c5727a0_0 .net *"_ivl_177", 0 0, L_000001c37c622ea0;  1 drivers
v000001c37c572b60_0 .net *"_ivl_179", 0 0, L_000001c37c623580;  1 drivers
v000001c37c572980_0 .net *"_ivl_18", 0 0, L_000001c37c61a270;  1 drivers
v000001c37c5728e0_0 .net *"_ivl_180", 0 0, L_000001c37c61b230;  1 drivers
v000001c37c5714e0_0 .net *"_ivl_183", 0 0, L_000001c37c6240c0;  1 drivers
v000001c37c572ac0_0 .net *"_ivl_185", 0 0, L_000001c37c622180;  1 drivers
v000001c37c574c80_0 .net *"_ivl_186", 0 0, L_000001c37c61b150;  1 drivers
v000001c37c5741e0_0 .net *"_ivl_190", 0 0, L_000001c37c622b80;  1 drivers
v000001c37c574280_0 .net *"_ivl_192", 0 0, L_000001c37c622f40;  1 drivers
v000001c37c574d20_0 .net *"_ivl_194", 0 0, L_000001c37c622540;  1 drivers
v000001c37c5739c0_0 .net *"_ivl_196", 0 0, L_000001c37c6227c0;  1 drivers
v000001c37c573d80_0 .net *"_ivl_198", 0 0, L_000001c37c623a80;  1 drivers
v000001c37c573c40_0 .net *"_ivl_200", 0 0, L_000001c37c623760;  1 drivers
v000001c37c574f00_0 .net *"_ivl_202", 0 0, L_000001c37c622fe0;  1 drivers
v000001c37c573a60_0 .net *"_ivl_204", 0 0, L_000001c37c623080;  1 drivers
v000001c37c573f60_0 .net *"_ivl_206", 0 0, L_000001c37c623620;  1 drivers
v000001c37c5743c0_0 .net *"_ivl_208", 0 0, L_000001c37c6236c0;  1 drivers
v000001c37c574000_0 .net *"_ivl_21", 0 0, L_000001c37c5b3850;  1 drivers
v000001c37c574320_0 .net *"_ivl_210", 0 0, L_000001c37c6238a0;  1 drivers
v000001c37c573ce0_0 .net *"_ivl_212", 0 0, L_000001c37c623940;  1 drivers
v000001c37c574dc0_0 .net *"_ivl_214", 0 0, L_000001c37c6239e0;  1 drivers
v000001c37c573e20_0 .net *"_ivl_216", 0 0, L_000001c37c625a60;  1 drivers
v000001c37c573ec0_0 .net *"_ivl_218", 0 0, L_000001c37c6266e0;  1 drivers
v000001c37c5740a0_0 .net *"_ivl_220", 0 0, L_000001c37c626e60;  1 drivers
v000001c37c574e60_0 .net *"_ivl_222", 0 0, L_000001c37c6252e0;  1 drivers
v000001c37c5745a0_0 .net *"_ivl_224", 0 0, L_000001c37c6254c0;  1 drivers
v000001c37c574460_0 .net *"_ivl_226", 0 0, L_000001c37c624f20;  1 drivers
v000001c37c574140_0 .net *"_ivl_228", 0 0, L_000001c37c625f60;  1 drivers
v000001c37c574500_0 .net *"_ivl_23", 0 0, L_000001c37c5b38f0;  1 drivers
v000001c37c573880_0 .net *"_ivl_230", 0 0, L_000001c37c625560;  1 drivers
v000001c37c5746e0_0 .net *"_ivl_232", 0 0, L_000001c37c6260a0;  1 drivers
v000001c37c574640_0 .net *"_ivl_234", 0 0, L_000001c37c626f00;  1 drivers
v000001c37c574960_0 .net *"_ivl_236", 0 0, L_000001c37c626320;  1 drivers
v000001c37c574aa0_0 .net *"_ivl_238", 0 0, L_000001c37c624de0;  1 drivers
v000001c37c574b40_0 .net *"_ivl_24", 0 0, L_000001c37c61a3c0;  1 drivers
v000001c37c574be0_0 .net *"_ivl_240", 0 0, L_000001c37c625ce0;  1 drivers
v000001c37c574780_0 .net *"_ivl_242", 0 0, L_000001c37c624a20;  1 drivers
v000001c37c573b00_0 .net *"_ivl_244", 0 0, L_000001c37c625b00;  1 drivers
v000001c37c573920_0 .net *"_ivl_246", 0 0, L_000001c37c6251a0;  1 drivers
v000001c37c573ba0_0 .net *"_ivl_248", 0 0, L_000001c37c625600;  1 drivers
v000001c37c574820_0 .net *"_ivl_250", 0 0, L_000001c37c624ca0;  1 drivers
v000001c37c5748c0_0 .net *"_ivl_252", 0 0, L_000001c37c625e20;  1 drivers
v000001c37c574a00_0 .net *"_ivl_254", 0 0, L_000001c37c626820;  1 drivers
v000001c37c496770_0 .net *"_ivl_256", 0 0, L_000001c37c626960;  1 drivers
v000001c37c576a30_0 .net *"_ivl_27", 0 0, L_000001c37c5b3ad0;  1 drivers
v000001c37c576350_0 .net *"_ivl_29", 0 0, L_000001c37c5b3a30;  1 drivers
v000001c37c576ad0_0 .net *"_ivl_3", 0 0, L_000001c37c5b3b70;  1 drivers
v000001c37c5763f0_0 .net *"_ivl_30", 0 0, L_000001c37c61a6d0;  1 drivers
v000001c37c5759f0_0 .net *"_ivl_33", 0 0, L_000001c37c5b3d50;  1 drivers
v000001c37c575950_0 .net *"_ivl_35", 0 0, L_000001c37c5b3df0;  1 drivers
v000001c37c5776b0_0 .net *"_ivl_36", 0 0, L_000001c37c61b9a0;  1 drivers
v000001c37c5762b0_0 .net *"_ivl_39", 0 0, L_000001c37c624200;  1 drivers
v000001c37c577750_0 .net *"_ivl_41", 0 0, L_000001c37c623c60;  1 drivers
v000001c37c576f30_0 .net *"_ivl_42", 0 0, L_000001c37c61a970;  1 drivers
v000001c37c576990_0 .net *"_ivl_45", 0 0, L_000001c37c6220e0;  1 drivers
v000001c37c5768f0_0 .net *"_ivl_47", 0 0, L_000001c37c622ae0;  1 drivers
v000001c37c577610_0 .net *"_ivl_48", 0 0, L_000001c37c61ba80;  1 drivers
v000001c37c575a90_0 .net *"_ivl_5", 0 0, L_000001c37c5b3c10;  1 drivers
v000001c37c576530_0 .net *"_ivl_51", 0 0, L_000001c37c6229a0;  1 drivers
v000001c37c576c10_0 .net *"_ivl_53", 0 0, L_000001c37c623bc0;  1 drivers
v000001c37c576030_0 .net *"_ivl_54", 0 0, L_000001c37c61b310;  1 drivers
v000001c37c576b70_0 .net *"_ivl_57", 0 0, L_000001c37c622220;  1 drivers
v000001c37c576670_0 .net *"_ivl_59", 0 0, L_000001c37c622860;  1 drivers
v000001c37c575b30_0 .net *"_ivl_6", 0 0, L_000001c37c61b1c0;  1 drivers
v000001c37c576710_0 .net *"_ivl_60", 0 0, L_000001c37c61a890;  1 drivers
v000001c37c576cb0_0 .net *"_ivl_63", 0 0, L_000001c37c624020;  1 drivers
v000001c37c5754f0_0 .net *"_ivl_65", 0 0, L_000001c37c624160;  1 drivers
v000001c37c576fd0_0 .net *"_ivl_66", 0 0, L_000001c37c61b700;  1 drivers
v000001c37c575590_0 .net *"_ivl_69", 0 0, L_000001c37c623120;  1 drivers
v000001c37c576170_0 .net *"_ivl_71", 0 0, L_000001c37c624660;  1 drivers
v000001c37c576210_0 .net *"_ivl_72", 0 0, L_000001c37c61aba0;  1 drivers
v000001c37c576d50_0 .net *"_ivl_75", 0 0, L_000001c37c622a40;  1 drivers
v000001c37c575bd0_0 .net *"_ivl_77", 0 0, L_000001c37c624340;  1 drivers
v000001c37c576df0_0 .net *"_ivl_78", 0 0, L_000001c37c61aa50;  1 drivers
v000001c37c576e90_0 .net *"_ivl_81", 0 0, L_000001c37c622360;  1 drivers
v000001c37c575630_0 .net *"_ivl_83", 0 0, L_000001c37c623260;  1 drivers
v000001c37c5774d0_0 .net *"_ivl_84", 0 0, L_000001c37c61b770;  1 drivers
v000001c37c5777f0_0 .net *"_ivl_87", 0 0, L_000001c37c623d00;  1 drivers
v000001c37c577070_0 .net *"_ivl_89", 0 0, L_000001c37c623e40;  1 drivers
v000001c37c576490_0 .net *"_ivl_9", 0 0, L_000001c37c5b3e90;  1 drivers
v000001c37c575c70_0 .net *"_ivl_90", 0 0, L_000001c37c61b380;  1 drivers
v000001c37c575db0_0 .net *"_ivl_93", 0 0, L_000001c37c622c20;  1 drivers
v000001c37c575d10_0 .net *"_ivl_95", 0 0, L_000001c37c6242a0;  1 drivers
v000001c37c575e50_0 .net *"_ivl_96", 0 0, L_000001c37c619f60;  1 drivers
v000001c37c5765d0_0 .net *"_ivl_99", 0 0, L_000001c37c623b20;  1 drivers
v000001c37c575ef0_0 .net "a", 31 0, v000001c37c583ea0_0;  alias, 1 drivers
v000001c37c5760d0_0 .net "b", 31 0, v000001c37c583900_0;  alias, 1 drivers
v000001c37c575810_0 .net "out", 0 0, L_000001c37c61a2e0;  alias, 1 drivers
v000001c37c577110_0 .net "temp", 31 0, L_000001c37c622400;  1 drivers
L_000001c37c5b3b70 .part v000001c37c583ea0_0, 0, 1;
L_000001c37c5b3c10 .part v000001c37c583900_0, 0, 1;
L_000001c37c5b3e90 .part v000001c37c583ea0_0, 1, 1;
L_000001c37c5b3cb0 .part v000001c37c583900_0, 1, 1;
L_000001c37c5b3f30 .part v000001c37c583ea0_0, 2, 1;
L_000001c37c5b3990 .part v000001c37c583900_0, 2, 1;
L_000001c37c5b3850 .part v000001c37c583ea0_0, 3, 1;
L_000001c37c5b38f0 .part v000001c37c583900_0, 3, 1;
L_000001c37c5b3ad0 .part v000001c37c583ea0_0, 4, 1;
L_000001c37c5b3a30 .part v000001c37c583900_0, 4, 1;
L_000001c37c5b3d50 .part v000001c37c583ea0_0, 5, 1;
L_000001c37c5b3df0 .part v000001c37c583900_0, 5, 1;
L_000001c37c624200 .part v000001c37c583ea0_0, 6, 1;
L_000001c37c623c60 .part v000001c37c583900_0, 6, 1;
L_000001c37c6220e0 .part v000001c37c583ea0_0, 7, 1;
L_000001c37c622ae0 .part v000001c37c583900_0, 7, 1;
L_000001c37c6229a0 .part v000001c37c583ea0_0, 8, 1;
L_000001c37c623bc0 .part v000001c37c583900_0, 8, 1;
L_000001c37c622220 .part v000001c37c583ea0_0, 9, 1;
L_000001c37c622860 .part v000001c37c583900_0, 9, 1;
L_000001c37c624020 .part v000001c37c583ea0_0, 10, 1;
L_000001c37c624160 .part v000001c37c583900_0, 10, 1;
L_000001c37c623120 .part v000001c37c583ea0_0, 11, 1;
L_000001c37c624660 .part v000001c37c583900_0, 11, 1;
L_000001c37c622a40 .part v000001c37c583ea0_0, 12, 1;
L_000001c37c624340 .part v000001c37c583900_0, 12, 1;
L_000001c37c622360 .part v000001c37c583ea0_0, 13, 1;
L_000001c37c623260 .part v000001c37c583900_0, 13, 1;
L_000001c37c623d00 .part v000001c37c583ea0_0, 14, 1;
L_000001c37c623e40 .part v000001c37c583900_0, 14, 1;
L_000001c37c622c20 .part v000001c37c583ea0_0, 15, 1;
L_000001c37c6242a0 .part v000001c37c583900_0, 15, 1;
L_000001c37c623b20 .part v000001c37c583ea0_0, 16, 1;
L_000001c37c6243e0 .part v000001c37c583900_0, 16, 1;
L_000001c37c622cc0 .part v000001c37c583ea0_0, 17, 1;
L_000001c37c623da0 .part v000001c37c583900_0, 17, 1;
L_000001c37c624480 .part v000001c37c583ea0_0, 18, 1;
L_000001c37c6225e0 .part v000001c37c583900_0, 18, 1;
L_000001c37c6245c0 .part v000001c37c583ea0_0, 19, 1;
L_000001c37c622d60 .part v000001c37c583900_0, 19, 1;
L_000001c37c623ee0 .part v000001c37c583ea0_0, 20, 1;
L_000001c37c623800 .part v000001c37c583900_0, 20, 1;
L_000001c37c6222c0 .part v000001c37c583ea0_0, 21, 1;
L_000001c37c6231c0 .part v000001c37c583900_0, 21, 1;
L_000001c37c6224a0 .part v000001c37c583ea0_0, 22, 1;
L_000001c37c6233a0 .part v000001c37c583900_0, 22, 1;
L_000001c37c624520 .part v000001c37c583ea0_0, 23, 1;
L_000001c37c622900 .part v000001c37c583900_0, 23, 1;
L_000001c37c623300 .part v000001c37c583ea0_0, 24, 1;
L_000001c37c622680 .part v000001c37c583900_0, 24, 1;
L_000001c37c622720 .part v000001c37c583ea0_0, 25, 1;
L_000001c37c623440 .part v000001c37c583900_0, 25, 1;
L_000001c37c624700 .part v000001c37c583ea0_0, 26, 1;
L_000001c37c623f80 .part v000001c37c583900_0, 26, 1;
L_000001c37c6234e0 .part v000001c37c583ea0_0, 27, 1;
L_000001c37c621fa0 .part v000001c37c583900_0, 27, 1;
L_000001c37c622040 .part v000001c37c583ea0_0, 28, 1;
L_000001c37c622e00 .part v000001c37c583900_0, 28, 1;
L_000001c37c622ea0 .part v000001c37c583ea0_0, 29, 1;
L_000001c37c623580 .part v000001c37c583900_0, 29, 1;
L_000001c37c6240c0 .part v000001c37c583ea0_0, 30, 1;
L_000001c37c622180 .part v000001c37c583900_0, 30, 1;
LS_000001c37c622400_0_0 .concat8 [ 1 1 1 1], L_000001c37c61b460, L_000001c37c61b1c0, L_000001c37c61a040, L_000001c37c61a270;
LS_000001c37c622400_0_4 .concat8 [ 1 1 1 1], L_000001c37c61a3c0, L_000001c37c61a6d0, L_000001c37c61b9a0, L_000001c37c61a970;
LS_000001c37c622400_0_8 .concat8 [ 1 1 1 1], L_000001c37c61ba80, L_000001c37c61b310, L_000001c37c61a890, L_000001c37c61b700;
LS_000001c37c622400_0_12 .concat8 [ 1 1 1 1], L_000001c37c61aba0, L_000001c37c61aa50, L_000001c37c61b770, L_000001c37c61b380;
LS_000001c37c622400_0_16 .concat8 [ 1 1 1 1], L_000001c37c619f60, L_000001c37c61b7e0, L_000001c37c61aeb0, L_000001c37c61b930;
LS_000001c37c622400_0_20 .concat8 [ 1 1 1 1], L_000001c37c61ba10, L_000001c37c61af20, L_000001c37c61a0b0, L_000001c37c61ac10;
LS_000001c37c622400_0_24 .concat8 [ 1 1 1 1], L_000001c37c61af90, L_000001c37c61b000, L_000001c37c61a660, L_000001c37c61b0e0;
LS_000001c37c622400_0_28 .concat8 [ 1 1 1 1], L_000001c37c61a120, L_000001c37c61a200, L_000001c37c61b230, L_000001c37c61b150;
LS_000001c37c622400_1_0 .concat8 [ 4 4 4 4], LS_000001c37c622400_0_0, LS_000001c37c622400_0_4, LS_000001c37c622400_0_8, LS_000001c37c622400_0_12;
LS_000001c37c622400_1_4 .concat8 [ 4 4 4 4], LS_000001c37c622400_0_16, LS_000001c37c622400_0_20, LS_000001c37c622400_0_24, LS_000001c37c622400_0_28;
L_000001c37c622400 .concat8 [ 16 16 0 0], LS_000001c37c622400_1_0, LS_000001c37c622400_1_4;
L_000001c37c622b80 .part v000001c37c583ea0_0, 31, 1;
L_000001c37c622f40 .part v000001c37c583900_0, 31, 1;
L_000001c37c622540 .part L_000001c37c622400, 0, 1;
L_000001c37c6227c0 .part L_000001c37c622400, 1, 1;
L_000001c37c623a80 .part L_000001c37c622400, 2, 1;
L_000001c37c623760 .part L_000001c37c622400, 3, 1;
L_000001c37c622fe0 .part L_000001c37c622400, 4, 1;
L_000001c37c623080 .part L_000001c37c622400, 5, 1;
L_000001c37c623620 .part L_000001c37c622400, 6, 1;
L_000001c37c6236c0 .part L_000001c37c622400, 7, 1;
L_000001c37c6238a0 .part L_000001c37c622400, 8, 1;
L_000001c37c623940 .part L_000001c37c622400, 9, 1;
L_000001c37c6239e0 .part L_000001c37c622400, 10, 1;
L_000001c37c625a60 .part L_000001c37c622400, 11, 1;
L_000001c37c6266e0 .part L_000001c37c622400, 12, 1;
L_000001c37c626e60 .part L_000001c37c622400, 13, 1;
L_000001c37c6252e0 .part L_000001c37c622400, 14, 1;
L_000001c37c6254c0 .part L_000001c37c622400, 15, 1;
L_000001c37c624f20 .part L_000001c37c622400, 16, 1;
L_000001c37c625f60 .part L_000001c37c622400, 17, 1;
L_000001c37c625560 .part L_000001c37c622400, 18, 1;
L_000001c37c6260a0 .part L_000001c37c622400, 19, 1;
L_000001c37c626f00 .part L_000001c37c622400, 20, 1;
L_000001c37c626320 .part L_000001c37c622400, 21, 1;
L_000001c37c624de0 .part L_000001c37c622400, 22, 1;
L_000001c37c625ce0 .part L_000001c37c622400, 23, 1;
L_000001c37c624a20 .part L_000001c37c622400, 24, 1;
L_000001c37c625b00 .part L_000001c37c622400, 25, 1;
L_000001c37c6251a0 .part L_000001c37c622400, 26, 1;
L_000001c37c625600 .part L_000001c37c622400, 27, 1;
L_000001c37c624ca0 .part L_000001c37c622400, 28, 1;
L_000001c37c625e20 .part L_000001c37c622400, 29, 1;
L_000001c37c626820 .part L_000001c37c622400, 30, 1;
L_000001c37c626960 .part L_000001c37c622400, 31, 1;
S_000001c37c37c8c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001c37c2c6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001c37c4fa590 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001c37c61ae40 .functor NOT 1, L_000001c37c5b14b0, C4<0>, C4<0>, C4<0>;
v000001c37c577430_0 .net "A", 31 0, v000001c37c583ea0_0;  alias, 1 drivers
v000001c37c577570_0 .net "ALUOP", 3 0, v000001c37c5753b0_0;  alias, 1 drivers
v000001c37c575090_0 .net "B", 31 0, v000001c37c583900_0;  alias, 1 drivers
v000001c37c575130_0 .var "CF", 0 0;
v000001c37c5751d0_0 .net "ZF", 0 0, L_000001c37c61ae40;  alias, 1 drivers
v000001c37c575270_0 .net *"_ivl_1", 0 0, L_000001c37c5b14b0;  1 drivers
v000001c37c575310_0 .var "res", 31 0;
E_000001c37c4f9f50 .event anyedge, v000001c37c577570_0, v000001c37c575ef0_0, v000001c37c5760d0_0, v000001c37c575130_0;
L_000001c37c5b14b0 .reduce/or v000001c37c575310_0;
S_000001c37c37ca50 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001c37c2c6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001c37c52be40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c37c52be78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c37c52beb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c37c52bee8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c37c52bf20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c37c52bf58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c37c52bf90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c37c52bfc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c37c52c000 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c37c52c038 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c37c52c070 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c37c52c0a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c37c52c0e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c37c52c118 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c37c52c150 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c37c52c188 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c37c52c1c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c37c52c1f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c37c52c230 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c37c52c268 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c37c52c2a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c37c52c2d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c37c52c310 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c37c52c348 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c37c52c380 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c37c5753b0_0 .var "ALU_OP", 3 0;
v000001c37c575450_0 .net "opcode", 11 0, v000001c37c583ae0_0;  alias, 1 drivers
E_000001c37c4f9d90 .event anyedge, v000001c37c47f930_0;
S_000001c37c383170 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001c37c349f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001c37c581e20_0 .net "EX1_forward_to_B", 31 0, v000001c37c582fa0_0;  alias, 1 drivers
v000001c37c582f00_0 .net "EX_PFC", 31 0, v000001c37c581ba0_0;  alias, 1 drivers
v000001c37c582320_0 .net "EX_PFC_to_IF", 31 0, L_000001c37c5b2bd0;  alias, 1 drivers
v000001c37c580ca0_0 .net "alu_selA", 1 0, L_000001c37c5ac230;  alias, 1 drivers
v000001c37c580d40_0 .net "alu_selB", 1 0, L_000001c37c5b05b0;  alias, 1 drivers
v000001c37c582780_0 .net "ex_haz", 31 0, v000001c37c573380_0;  alias, 1 drivers
v000001c37c580de0_0 .net "id_haz", 31 0, L_000001c37c5b15f0;  alias, 1 drivers
v000001c37c580980_0 .net "is_jr", 0 0, v000001c37c5812e0_0;  alias, 1 drivers
v000001c37c581560_0 .net "mem_haz", 31 0, L_000001c37c63a420;  alias, 1 drivers
v000001c37c581b00_0 .net "oper1", 31 0, L_000001c37c5b43d0;  alias, 1 drivers
v000001c37c581420_0 .net "oper2", 31 0, L_000001c37c61b850;  alias, 1 drivers
v000001c37c582500_0 .net "pc", 31 0, v000001c37c5816a0_0;  alias, 1 drivers
v000001c37c5823c0_0 .net "rs1", 31 0, v000001c37c582dc0_0;  alias, 1 drivers
v000001c37c582c80_0 .net "rs2_in", 31 0, v000001c37c582b40_0;  alias, 1 drivers
v000001c37c581100_0 .net "rs2_out", 31 0, L_000001c37c61add0;  alias, 1 drivers
v000001c37c582a00_0 .net "store_rs2_forward", 1 0, L_000001c37c5b0ab0;  alias, 1 drivers
L_000001c37c5b2bd0 .functor MUXZ 32, v000001c37c581ba0_0, L_000001c37c5b43d0, v000001c37c5812e0_0, C4<>;
S_000001c37c383300 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001c37c383170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001c37c4fa850 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001c37c5b57f0 .functor NOT 1, L_000001c37c5b2db0, C4<0>, C4<0>, C4<0>;
L_000001c37c5b5860 .functor NOT 1, L_000001c37c5b1eb0, C4<0>, C4<0>, C4<0>;
L_000001c37c5b5240 .functor NOT 1, L_000001c37c5b2d10, C4<0>, C4<0>, C4<0>;
L_000001c37c5b4bb0 .functor NOT 1, L_000001c37c5b2f90, C4<0>, C4<0>, C4<0>;
L_000001c37c5b4c90 .functor AND 32, L_000001c37c5b41a0, v000001c37c582dc0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c37c5b4de0 .functor AND 32, L_000001c37c5b59b0, L_000001c37c63a420, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c37c5b4e50 .functor OR 32, L_000001c37c5b4c90, L_000001c37c5b4de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c37c5b5a90 .functor AND 32, L_000001c37c5b4b40, v000001c37c573380_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c37c5b4280 .functor OR 32, L_000001c37c5b4e50, L_000001c37c5b5a90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c37c5b4fa0 .functor AND 32, L_000001c37c5b4c20, L_000001c37c5b15f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c37c5b43d0 .functor OR 32, L_000001c37c5b4280, L_000001c37c5b4fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c37c578dd0_0 .net *"_ivl_1", 0 0, L_000001c37c5b2db0;  1 drivers
v000001c37c577890_0 .net *"_ivl_13", 0 0, L_000001c37c5b2d10;  1 drivers
v000001c37c577a70_0 .net *"_ivl_14", 0 0, L_000001c37c5b5240;  1 drivers
v000001c37c577b10_0 .net *"_ivl_19", 0 0, L_000001c37c5b1cd0;  1 drivers
v000001c37c577d90_0 .net *"_ivl_2", 0 0, L_000001c37c5b57f0;  1 drivers
v000001c37c57ca80_0 .net *"_ivl_23", 0 0, L_000001c37c5b3670;  1 drivers
v000001c37c57bd60_0 .net *"_ivl_27", 0 0, L_000001c37c5b2f90;  1 drivers
v000001c37c57ac80_0 .net *"_ivl_28", 0 0, L_000001c37c5b4bb0;  1 drivers
v000001c37c57abe0_0 .net *"_ivl_33", 0 0, L_000001c37c5b2450;  1 drivers
v000001c37c57c760_0 .net *"_ivl_37", 0 0, L_000001c37c5b3030;  1 drivers
v000001c37c57adc0_0 .net *"_ivl_40", 31 0, L_000001c37c5b4c90;  1 drivers
v000001c37c57b9a0_0 .net *"_ivl_42", 31 0, L_000001c37c5b4de0;  1 drivers
v000001c37c57ba40_0 .net *"_ivl_44", 31 0, L_000001c37c5b4e50;  1 drivers
v000001c37c57c260_0 .net *"_ivl_46", 31 0, L_000001c37c5b5a90;  1 drivers
v000001c37c57b220_0 .net *"_ivl_48", 31 0, L_000001c37c5b4280;  1 drivers
v000001c37c57c120_0 .net *"_ivl_50", 31 0, L_000001c37c5b4fa0;  1 drivers
v000001c37c57c1c0_0 .net *"_ivl_7", 0 0, L_000001c37c5b1eb0;  1 drivers
v000001c37c57b0e0_0 .net *"_ivl_8", 0 0, L_000001c37c5b5860;  1 drivers
v000001c37c57c9e0_0 .net "ina", 31 0, v000001c37c582dc0_0;  alias, 1 drivers
v000001c37c57b040_0 .net "inb", 31 0, L_000001c37c63a420;  alias, 1 drivers
v000001c37c57c3a0_0 .net "inc", 31 0, v000001c37c573380_0;  alias, 1 drivers
v000001c37c57ae60_0 .net "ind", 31 0, L_000001c37c5b15f0;  alias, 1 drivers
v000001c37c57d020_0 .net "out", 31 0, L_000001c37c5b43d0;  alias, 1 drivers
v000001c37c57cb20_0 .net "s0", 31 0, L_000001c37c5b41a0;  1 drivers
v000001c37c57ad20_0 .net "s1", 31 0, L_000001c37c5b59b0;  1 drivers
v000001c37c57bc20_0 .net "s2", 31 0, L_000001c37c5b4b40;  1 drivers
v000001c37c57bb80_0 .net "s3", 31 0, L_000001c37c5b4c20;  1 drivers
v000001c37c57b4a0_0 .net "sel", 1 0, L_000001c37c5ac230;  alias, 1 drivers
L_000001c37c5b2db0 .part L_000001c37c5ac230, 1, 1;
LS_000001c37c5b1d70_0_0 .concat [ 1 1 1 1], L_000001c37c5b57f0, L_000001c37c5b57f0, L_000001c37c5b57f0, L_000001c37c5b57f0;
LS_000001c37c5b1d70_0_4 .concat [ 1 1 1 1], L_000001c37c5b57f0, L_000001c37c5b57f0, L_000001c37c5b57f0, L_000001c37c5b57f0;
LS_000001c37c5b1d70_0_8 .concat [ 1 1 1 1], L_000001c37c5b57f0, L_000001c37c5b57f0, L_000001c37c5b57f0, L_000001c37c5b57f0;
LS_000001c37c5b1d70_0_12 .concat [ 1 1 1 1], L_000001c37c5b57f0, L_000001c37c5b57f0, L_000001c37c5b57f0, L_000001c37c5b57f0;
LS_000001c37c5b1d70_0_16 .concat [ 1 1 1 1], L_000001c37c5b57f0, L_000001c37c5b57f0, L_000001c37c5b57f0, L_000001c37c5b57f0;
LS_000001c37c5b1d70_0_20 .concat [ 1 1 1 1], L_000001c37c5b57f0, L_000001c37c5b57f0, L_000001c37c5b57f0, L_000001c37c5b57f0;
LS_000001c37c5b1d70_0_24 .concat [ 1 1 1 1], L_000001c37c5b57f0, L_000001c37c5b57f0, L_000001c37c5b57f0, L_000001c37c5b57f0;
LS_000001c37c5b1d70_0_28 .concat [ 1 1 1 1], L_000001c37c5b57f0, L_000001c37c5b57f0, L_000001c37c5b57f0, L_000001c37c5b57f0;
LS_000001c37c5b1d70_1_0 .concat [ 4 4 4 4], LS_000001c37c5b1d70_0_0, LS_000001c37c5b1d70_0_4, LS_000001c37c5b1d70_0_8, LS_000001c37c5b1d70_0_12;
LS_000001c37c5b1d70_1_4 .concat [ 4 4 4 4], LS_000001c37c5b1d70_0_16, LS_000001c37c5b1d70_0_20, LS_000001c37c5b1d70_0_24, LS_000001c37c5b1d70_0_28;
L_000001c37c5b1d70 .concat [ 16 16 0 0], LS_000001c37c5b1d70_1_0, LS_000001c37c5b1d70_1_4;
L_000001c37c5b1eb0 .part L_000001c37c5ac230, 0, 1;
LS_000001c37c5b3210_0_0 .concat [ 1 1 1 1], L_000001c37c5b5860, L_000001c37c5b5860, L_000001c37c5b5860, L_000001c37c5b5860;
LS_000001c37c5b3210_0_4 .concat [ 1 1 1 1], L_000001c37c5b5860, L_000001c37c5b5860, L_000001c37c5b5860, L_000001c37c5b5860;
LS_000001c37c5b3210_0_8 .concat [ 1 1 1 1], L_000001c37c5b5860, L_000001c37c5b5860, L_000001c37c5b5860, L_000001c37c5b5860;
LS_000001c37c5b3210_0_12 .concat [ 1 1 1 1], L_000001c37c5b5860, L_000001c37c5b5860, L_000001c37c5b5860, L_000001c37c5b5860;
LS_000001c37c5b3210_0_16 .concat [ 1 1 1 1], L_000001c37c5b5860, L_000001c37c5b5860, L_000001c37c5b5860, L_000001c37c5b5860;
LS_000001c37c5b3210_0_20 .concat [ 1 1 1 1], L_000001c37c5b5860, L_000001c37c5b5860, L_000001c37c5b5860, L_000001c37c5b5860;
LS_000001c37c5b3210_0_24 .concat [ 1 1 1 1], L_000001c37c5b5860, L_000001c37c5b5860, L_000001c37c5b5860, L_000001c37c5b5860;
LS_000001c37c5b3210_0_28 .concat [ 1 1 1 1], L_000001c37c5b5860, L_000001c37c5b5860, L_000001c37c5b5860, L_000001c37c5b5860;
LS_000001c37c5b3210_1_0 .concat [ 4 4 4 4], LS_000001c37c5b3210_0_0, LS_000001c37c5b3210_0_4, LS_000001c37c5b3210_0_8, LS_000001c37c5b3210_0_12;
LS_000001c37c5b3210_1_4 .concat [ 4 4 4 4], LS_000001c37c5b3210_0_16, LS_000001c37c5b3210_0_20, LS_000001c37c5b3210_0_24, LS_000001c37c5b3210_0_28;
L_000001c37c5b3210 .concat [ 16 16 0 0], LS_000001c37c5b3210_1_0, LS_000001c37c5b3210_1_4;
L_000001c37c5b2d10 .part L_000001c37c5ac230, 1, 1;
LS_000001c37c5b1870_0_0 .concat [ 1 1 1 1], L_000001c37c5b5240, L_000001c37c5b5240, L_000001c37c5b5240, L_000001c37c5b5240;
LS_000001c37c5b1870_0_4 .concat [ 1 1 1 1], L_000001c37c5b5240, L_000001c37c5b5240, L_000001c37c5b5240, L_000001c37c5b5240;
LS_000001c37c5b1870_0_8 .concat [ 1 1 1 1], L_000001c37c5b5240, L_000001c37c5b5240, L_000001c37c5b5240, L_000001c37c5b5240;
LS_000001c37c5b1870_0_12 .concat [ 1 1 1 1], L_000001c37c5b5240, L_000001c37c5b5240, L_000001c37c5b5240, L_000001c37c5b5240;
LS_000001c37c5b1870_0_16 .concat [ 1 1 1 1], L_000001c37c5b5240, L_000001c37c5b5240, L_000001c37c5b5240, L_000001c37c5b5240;
LS_000001c37c5b1870_0_20 .concat [ 1 1 1 1], L_000001c37c5b5240, L_000001c37c5b5240, L_000001c37c5b5240, L_000001c37c5b5240;
LS_000001c37c5b1870_0_24 .concat [ 1 1 1 1], L_000001c37c5b5240, L_000001c37c5b5240, L_000001c37c5b5240, L_000001c37c5b5240;
LS_000001c37c5b1870_0_28 .concat [ 1 1 1 1], L_000001c37c5b5240, L_000001c37c5b5240, L_000001c37c5b5240, L_000001c37c5b5240;
LS_000001c37c5b1870_1_0 .concat [ 4 4 4 4], LS_000001c37c5b1870_0_0, LS_000001c37c5b1870_0_4, LS_000001c37c5b1870_0_8, LS_000001c37c5b1870_0_12;
LS_000001c37c5b1870_1_4 .concat [ 4 4 4 4], LS_000001c37c5b1870_0_16, LS_000001c37c5b1870_0_20, LS_000001c37c5b1870_0_24, LS_000001c37c5b1870_0_28;
L_000001c37c5b1870 .concat [ 16 16 0 0], LS_000001c37c5b1870_1_0, LS_000001c37c5b1870_1_4;
L_000001c37c5b1cd0 .part L_000001c37c5ac230, 0, 1;
LS_000001c37c5b3530_0_0 .concat [ 1 1 1 1], L_000001c37c5b1cd0, L_000001c37c5b1cd0, L_000001c37c5b1cd0, L_000001c37c5b1cd0;
LS_000001c37c5b3530_0_4 .concat [ 1 1 1 1], L_000001c37c5b1cd0, L_000001c37c5b1cd0, L_000001c37c5b1cd0, L_000001c37c5b1cd0;
LS_000001c37c5b3530_0_8 .concat [ 1 1 1 1], L_000001c37c5b1cd0, L_000001c37c5b1cd0, L_000001c37c5b1cd0, L_000001c37c5b1cd0;
LS_000001c37c5b3530_0_12 .concat [ 1 1 1 1], L_000001c37c5b1cd0, L_000001c37c5b1cd0, L_000001c37c5b1cd0, L_000001c37c5b1cd0;
LS_000001c37c5b3530_0_16 .concat [ 1 1 1 1], L_000001c37c5b1cd0, L_000001c37c5b1cd0, L_000001c37c5b1cd0, L_000001c37c5b1cd0;
LS_000001c37c5b3530_0_20 .concat [ 1 1 1 1], L_000001c37c5b1cd0, L_000001c37c5b1cd0, L_000001c37c5b1cd0, L_000001c37c5b1cd0;
LS_000001c37c5b3530_0_24 .concat [ 1 1 1 1], L_000001c37c5b1cd0, L_000001c37c5b1cd0, L_000001c37c5b1cd0, L_000001c37c5b1cd0;
LS_000001c37c5b3530_0_28 .concat [ 1 1 1 1], L_000001c37c5b1cd0, L_000001c37c5b1cd0, L_000001c37c5b1cd0, L_000001c37c5b1cd0;
LS_000001c37c5b3530_1_0 .concat [ 4 4 4 4], LS_000001c37c5b3530_0_0, LS_000001c37c5b3530_0_4, LS_000001c37c5b3530_0_8, LS_000001c37c5b3530_0_12;
LS_000001c37c5b3530_1_4 .concat [ 4 4 4 4], LS_000001c37c5b3530_0_16, LS_000001c37c5b3530_0_20, LS_000001c37c5b3530_0_24, LS_000001c37c5b3530_0_28;
L_000001c37c5b3530 .concat [ 16 16 0 0], LS_000001c37c5b3530_1_0, LS_000001c37c5b3530_1_4;
L_000001c37c5b3670 .part L_000001c37c5ac230, 1, 1;
LS_000001c37c5b1910_0_0 .concat [ 1 1 1 1], L_000001c37c5b3670, L_000001c37c5b3670, L_000001c37c5b3670, L_000001c37c5b3670;
LS_000001c37c5b1910_0_4 .concat [ 1 1 1 1], L_000001c37c5b3670, L_000001c37c5b3670, L_000001c37c5b3670, L_000001c37c5b3670;
LS_000001c37c5b1910_0_8 .concat [ 1 1 1 1], L_000001c37c5b3670, L_000001c37c5b3670, L_000001c37c5b3670, L_000001c37c5b3670;
LS_000001c37c5b1910_0_12 .concat [ 1 1 1 1], L_000001c37c5b3670, L_000001c37c5b3670, L_000001c37c5b3670, L_000001c37c5b3670;
LS_000001c37c5b1910_0_16 .concat [ 1 1 1 1], L_000001c37c5b3670, L_000001c37c5b3670, L_000001c37c5b3670, L_000001c37c5b3670;
LS_000001c37c5b1910_0_20 .concat [ 1 1 1 1], L_000001c37c5b3670, L_000001c37c5b3670, L_000001c37c5b3670, L_000001c37c5b3670;
LS_000001c37c5b1910_0_24 .concat [ 1 1 1 1], L_000001c37c5b3670, L_000001c37c5b3670, L_000001c37c5b3670, L_000001c37c5b3670;
LS_000001c37c5b1910_0_28 .concat [ 1 1 1 1], L_000001c37c5b3670, L_000001c37c5b3670, L_000001c37c5b3670, L_000001c37c5b3670;
LS_000001c37c5b1910_1_0 .concat [ 4 4 4 4], LS_000001c37c5b1910_0_0, LS_000001c37c5b1910_0_4, LS_000001c37c5b1910_0_8, LS_000001c37c5b1910_0_12;
LS_000001c37c5b1910_1_4 .concat [ 4 4 4 4], LS_000001c37c5b1910_0_16, LS_000001c37c5b1910_0_20, LS_000001c37c5b1910_0_24, LS_000001c37c5b1910_0_28;
L_000001c37c5b1910 .concat [ 16 16 0 0], LS_000001c37c5b1910_1_0, LS_000001c37c5b1910_1_4;
L_000001c37c5b2f90 .part L_000001c37c5ac230, 0, 1;
LS_000001c37c5b10f0_0_0 .concat [ 1 1 1 1], L_000001c37c5b4bb0, L_000001c37c5b4bb0, L_000001c37c5b4bb0, L_000001c37c5b4bb0;
LS_000001c37c5b10f0_0_4 .concat [ 1 1 1 1], L_000001c37c5b4bb0, L_000001c37c5b4bb0, L_000001c37c5b4bb0, L_000001c37c5b4bb0;
LS_000001c37c5b10f0_0_8 .concat [ 1 1 1 1], L_000001c37c5b4bb0, L_000001c37c5b4bb0, L_000001c37c5b4bb0, L_000001c37c5b4bb0;
LS_000001c37c5b10f0_0_12 .concat [ 1 1 1 1], L_000001c37c5b4bb0, L_000001c37c5b4bb0, L_000001c37c5b4bb0, L_000001c37c5b4bb0;
LS_000001c37c5b10f0_0_16 .concat [ 1 1 1 1], L_000001c37c5b4bb0, L_000001c37c5b4bb0, L_000001c37c5b4bb0, L_000001c37c5b4bb0;
LS_000001c37c5b10f0_0_20 .concat [ 1 1 1 1], L_000001c37c5b4bb0, L_000001c37c5b4bb0, L_000001c37c5b4bb0, L_000001c37c5b4bb0;
LS_000001c37c5b10f0_0_24 .concat [ 1 1 1 1], L_000001c37c5b4bb0, L_000001c37c5b4bb0, L_000001c37c5b4bb0, L_000001c37c5b4bb0;
LS_000001c37c5b10f0_0_28 .concat [ 1 1 1 1], L_000001c37c5b4bb0, L_000001c37c5b4bb0, L_000001c37c5b4bb0, L_000001c37c5b4bb0;
LS_000001c37c5b10f0_1_0 .concat [ 4 4 4 4], LS_000001c37c5b10f0_0_0, LS_000001c37c5b10f0_0_4, LS_000001c37c5b10f0_0_8, LS_000001c37c5b10f0_0_12;
LS_000001c37c5b10f0_1_4 .concat [ 4 4 4 4], LS_000001c37c5b10f0_0_16, LS_000001c37c5b10f0_0_20, LS_000001c37c5b10f0_0_24, LS_000001c37c5b10f0_0_28;
L_000001c37c5b10f0 .concat [ 16 16 0 0], LS_000001c37c5b10f0_1_0, LS_000001c37c5b10f0_1_4;
L_000001c37c5b2450 .part L_000001c37c5ac230, 1, 1;
LS_000001c37c5b2770_0_0 .concat [ 1 1 1 1], L_000001c37c5b2450, L_000001c37c5b2450, L_000001c37c5b2450, L_000001c37c5b2450;
LS_000001c37c5b2770_0_4 .concat [ 1 1 1 1], L_000001c37c5b2450, L_000001c37c5b2450, L_000001c37c5b2450, L_000001c37c5b2450;
LS_000001c37c5b2770_0_8 .concat [ 1 1 1 1], L_000001c37c5b2450, L_000001c37c5b2450, L_000001c37c5b2450, L_000001c37c5b2450;
LS_000001c37c5b2770_0_12 .concat [ 1 1 1 1], L_000001c37c5b2450, L_000001c37c5b2450, L_000001c37c5b2450, L_000001c37c5b2450;
LS_000001c37c5b2770_0_16 .concat [ 1 1 1 1], L_000001c37c5b2450, L_000001c37c5b2450, L_000001c37c5b2450, L_000001c37c5b2450;
LS_000001c37c5b2770_0_20 .concat [ 1 1 1 1], L_000001c37c5b2450, L_000001c37c5b2450, L_000001c37c5b2450, L_000001c37c5b2450;
LS_000001c37c5b2770_0_24 .concat [ 1 1 1 1], L_000001c37c5b2450, L_000001c37c5b2450, L_000001c37c5b2450, L_000001c37c5b2450;
LS_000001c37c5b2770_0_28 .concat [ 1 1 1 1], L_000001c37c5b2450, L_000001c37c5b2450, L_000001c37c5b2450, L_000001c37c5b2450;
LS_000001c37c5b2770_1_0 .concat [ 4 4 4 4], LS_000001c37c5b2770_0_0, LS_000001c37c5b2770_0_4, LS_000001c37c5b2770_0_8, LS_000001c37c5b2770_0_12;
LS_000001c37c5b2770_1_4 .concat [ 4 4 4 4], LS_000001c37c5b2770_0_16, LS_000001c37c5b2770_0_20, LS_000001c37c5b2770_0_24, LS_000001c37c5b2770_0_28;
L_000001c37c5b2770 .concat [ 16 16 0 0], LS_000001c37c5b2770_1_0, LS_000001c37c5b2770_1_4;
L_000001c37c5b3030 .part L_000001c37c5ac230, 0, 1;
LS_000001c37c5b19b0_0_0 .concat [ 1 1 1 1], L_000001c37c5b3030, L_000001c37c5b3030, L_000001c37c5b3030, L_000001c37c5b3030;
LS_000001c37c5b19b0_0_4 .concat [ 1 1 1 1], L_000001c37c5b3030, L_000001c37c5b3030, L_000001c37c5b3030, L_000001c37c5b3030;
LS_000001c37c5b19b0_0_8 .concat [ 1 1 1 1], L_000001c37c5b3030, L_000001c37c5b3030, L_000001c37c5b3030, L_000001c37c5b3030;
LS_000001c37c5b19b0_0_12 .concat [ 1 1 1 1], L_000001c37c5b3030, L_000001c37c5b3030, L_000001c37c5b3030, L_000001c37c5b3030;
LS_000001c37c5b19b0_0_16 .concat [ 1 1 1 1], L_000001c37c5b3030, L_000001c37c5b3030, L_000001c37c5b3030, L_000001c37c5b3030;
LS_000001c37c5b19b0_0_20 .concat [ 1 1 1 1], L_000001c37c5b3030, L_000001c37c5b3030, L_000001c37c5b3030, L_000001c37c5b3030;
LS_000001c37c5b19b0_0_24 .concat [ 1 1 1 1], L_000001c37c5b3030, L_000001c37c5b3030, L_000001c37c5b3030, L_000001c37c5b3030;
LS_000001c37c5b19b0_0_28 .concat [ 1 1 1 1], L_000001c37c5b3030, L_000001c37c5b3030, L_000001c37c5b3030, L_000001c37c5b3030;
LS_000001c37c5b19b0_1_0 .concat [ 4 4 4 4], LS_000001c37c5b19b0_0_0, LS_000001c37c5b19b0_0_4, LS_000001c37c5b19b0_0_8, LS_000001c37c5b19b0_0_12;
LS_000001c37c5b19b0_1_4 .concat [ 4 4 4 4], LS_000001c37c5b19b0_0_16, LS_000001c37c5b19b0_0_20, LS_000001c37c5b19b0_0_24, LS_000001c37c5b19b0_0_28;
L_000001c37c5b19b0 .concat [ 16 16 0 0], LS_000001c37c5b19b0_1_0, LS_000001c37c5b19b0_1_4;
S_000001c37c338230 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001c37c383300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c37c5b41a0 .functor AND 32, L_000001c37c5b1d70, L_000001c37c5b3210, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c37c5781f0_0 .net "in1", 31 0, L_000001c37c5b1d70;  1 drivers
v000001c37c578970_0 .net "in2", 31 0, L_000001c37c5b3210;  1 drivers
v000001c37c578d30_0 .net "out", 31 0, L_000001c37c5b41a0;  alias, 1 drivers
S_000001c37c3383c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001c37c383300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c37c5b59b0 .functor AND 32, L_000001c37c5b1870, L_000001c37c5b3530, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c37c577930_0 .net "in1", 31 0, L_000001c37c5b1870;  1 drivers
v000001c37c578650_0 .net "in2", 31 0, L_000001c37c5b3530;  1 drivers
v000001c37c578290_0 .net "out", 31 0, L_000001c37c5b59b0;  alias, 1 drivers
S_000001c37c371570 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001c37c383300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c37c5b4b40 .functor AND 32, L_000001c37c5b1910, L_000001c37c5b10f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c37c5786f0_0 .net "in1", 31 0, L_000001c37c5b1910;  1 drivers
v000001c37c578830_0 .net "in2", 31 0, L_000001c37c5b10f0;  1 drivers
v000001c37c578e70_0 .net "out", 31 0, L_000001c37c5b4b40;  alias, 1 drivers
S_000001c37c579ee0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001c37c383300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c37c5b4c20 .functor AND 32, L_000001c37c5b2770, L_000001c37c5b19b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c37c578a10_0 .net "in1", 31 0, L_000001c37c5b2770;  1 drivers
v000001c37c578f10_0 .net "in2", 31 0, L_000001c37c5b19b0;  1 drivers
v000001c37c577cf0_0 .net "out", 31 0, L_000001c37c5b4c20;  alias, 1 drivers
S_000001c37c579a30 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001c37c383170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001c37c4f9dd0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001c37c5b5010 .functor NOT 1, L_000001c37c5b1f50, C4<0>, C4<0>, C4<0>;
L_000001c37c5b5080 .functor NOT 1, L_000001c37c5b1190, C4<0>, C4<0>, C4<0>;
L_000001c37c5b52b0 .functor NOT 1, L_000001c37c5b3170, C4<0>, C4<0>, C4<0>;
L_000001c37c61a430 .functor NOT 1, L_000001c37c5b1a50, C4<0>, C4<0>, C4<0>;
L_000001c37c61a580 .functor AND 32, L_000001c37c5b5b00, v000001c37c582fa0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c37c619fd0 .functor AND 32, L_000001c37c5b50f0, L_000001c37c63a420, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c37c61ac80 .functor OR 32, L_000001c37c61a580, L_000001c37c619fd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c37c61a4a0 .functor AND 32, L_000001c37c4f0c40, v000001c37c573380_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c37c61b4d0 .functor OR 32, L_000001c37c61ac80, L_000001c37c61a4a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c37c61b070 .functor AND 32, L_000001c37c61a820, L_000001c37c5b15f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c37c61b850 .functor OR 32, L_000001c37c61b4d0, L_000001c37c61b070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c37c57bfe0_0 .net *"_ivl_1", 0 0, L_000001c37c5b1f50;  1 drivers
v000001c37c57c080_0 .net *"_ivl_13", 0 0, L_000001c37c5b3170;  1 drivers
v000001c37c57cc60_0 .net *"_ivl_14", 0 0, L_000001c37c5b52b0;  1 drivers
v000001c37c57be00_0 .net *"_ivl_19", 0 0, L_000001c37c5b1ff0;  1 drivers
v000001c37c57ce40_0 .net *"_ivl_2", 0 0, L_000001c37c5b5010;  1 drivers
v000001c37c57b720_0 .net *"_ivl_23", 0 0, L_000001c37c5b32b0;  1 drivers
v000001c37c57c4e0_0 .net *"_ivl_27", 0 0, L_000001c37c5b1a50;  1 drivers
v000001c37c57aaa0_0 .net *"_ivl_28", 0 0, L_000001c37c61a430;  1 drivers
v000001c37c57b400_0 .net *"_ivl_33", 0 0, L_000001c37c5b21d0;  1 drivers
v000001c37c57bea0_0 .net *"_ivl_37", 0 0, L_000001c37c5b33f0;  1 drivers
v000001c37c57bae0_0 .net *"_ivl_40", 31 0, L_000001c37c61a580;  1 drivers
v000001c37c57cf80_0 .net *"_ivl_42", 31 0, L_000001c37c619fd0;  1 drivers
v000001c37c57c800_0 .net *"_ivl_44", 31 0, L_000001c37c61ac80;  1 drivers
v000001c37c57c580_0 .net *"_ivl_46", 31 0, L_000001c37c61a4a0;  1 drivers
v000001c37c57c8a0_0 .net *"_ivl_48", 31 0, L_000001c37c61b4d0;  1 drivers
v000001c37c57cee0_0 .net *"_ivl_50", 31 0, L_000001c37c61b070;  1 drivers
v000001c37c57b540_0 .net *"_ivl_7", 0 0, L_000001c37c5b1190;  1 drivers
v000001c37c57ab40_0 .net *"_ivl_8", 0 0, L_000001c37c5b5080;  1 drivers
v000001c37c57c940_0 .net "ina", 31 0, v000001c37c582fa0_0;  alias, 1 drivers
v000001c37c57cd00_0 .net "inb", 31 0, L_000001c37c63a420;  alias, 1 drivers
v000001c37c57cda0_0 .net "inc", 31 0, v000001c37c573380_0;  alias, 1 drivers
v000001c37c57b5e0_0 .net "ind", 31 0, L_000001c37c5b15f0;  alias, 1 drivers
v000001c37c57a8c0_0 .net "out", 31 0, L_000001c37c61b850;  alias, 1 drivers
v000001c37c57b680_0 .net "s0", 31 0, L_000001c37c5b5b00;  1 drivers
v000001c37c57a960_0 .net "s1", 31 0, L_000001c37c5b50f0;  1 drivers
v000001c37c57b7c0_0 .net "s2", 31 0, L_000001c37c4f0c40;  1 drivers
v000001c37c57aa00_0 .net "s3", 31 0, L_000001c37c61a820;  1 drivers
v000001c37c57b860_0 .net "sel", 1 0, L_000001c37c5b05b0;  alias, 1 drivers
L_000001c37c5b1f50 .part L_000001c37c5b05b0, 1, 1;
LS_000001c37c5b2090_0_0 .concat [ 1 1 1 1], L_000001c37c5b5010, L_000001c37c5b5010, L_000001c37c5b5010, L_000001c37c5b5010;
LS_000001c37c5b2090_0_4 .concat [ 1 1 1 1], L_000001c37c5b5010, L_000001c37c5b5010, L_000001c37c5b5010, L_000001c37c5b5010;
LS_000001c37c5b2090_0_8 .concat [ 1 1 1 1], L_000001c37c5b5010, L_000001c37c5b5010, L_000001c37c5b5010, L_000001c37c5b5010;
LS_000001c37c5b2090_0_12 .concat [ 1 1 1 1], L_000001c37c5b5010, L_000001c37c5b5010, L_000001c37c5b5010, L_000001c37c5b5010;
LS_000001c37c5b2090_0_16 .concat [ 1 1 1 1], L_000001c37c5b5010, L_000001c37c5b5010, L_000001c37c5b5010, L_000001c37c5b5010;
LS_000001c37c5b2090_0_20 .concat [ 1 1 1 1], L_000001c37c5b5010, L_000001c37c5b5010, L_000001c37c5b5010, L_000001c37c5b5010;
LS_000001c37c5b2090_0_24 .concat [ 1 1 1 1], L_000001c37c5b5010, L_000001c37c5b5010, L_000001c37c5b5010, L_000001c37c5b5010;
LS_000001c37c5b2090_0_28 .concat [ 1 1 1 1], L_000001c37c5b5010, L_000001c37c5b5010, L_000001c37c5b5010, L_000001c37c5b5010;
LS_000001c37c5b2090_1_0 .concat [ 4 4 4 4], LS_000001c37c5b2090_0_0, LS_000001c37c5b2090_0_4, LS_000001c37c5b2090_0_8, LS_000001c37c5b2090_0_12;
LS_000001c37c5b2090_1_4 .concat [ 4 4 4 4], LS_000001c37c5b2090_0_16, LS_000001c37c5b2090_0_20, LS_000001c37c5b2090_0_24, LS_000001c37c5b2090_0_28;
L_000001c37c5b2090 .concat [ 16 16 0 0], LS_000001c37c5b2090_1_0, LS_000001c37c5b2090_1_4;
L_000001c37c5b1190 .part L_000001c37c5b05b0, 0, 1;
LS_000001c37c5b30d0_0_0 .concat [ 1 1 1 1], L_000001c37c5b5080, L_000001c37c5b5080, L_000001c37c5b5080, L_000001c37c5b5080;
LS_000001c37c5b30d0_0_4 .concat [ 1 1 1 1], L_000001c37c5b5080, L_000001c37c5b5080, L_000001c37c5b5080, L_000001c37c5b5080;
LS_000001c37c5b30d0_0_8 .concat [ 1 1 1 1], L_000001c37c5b5080, L_000001c37c5b5080, L_000001c37c5b5080, L_000001c37c5b5080;
LS_000001c37c5b30d0_0_12 .concat [ 1 1 1 1], L_000001c37c5b5080, L_000001c37c5b5080, L_000001c37c5b5080, L_000001c37c5b5080;
LS_000001c37c5b30d0_0_16 .concat [ 1 1 1 1], L_000001c37c5b5080, L_000001c37c5b5080, L_000001c37c5b5080, L_000001c37c5b5080;
LS_000001c37c5b30d0_0_20 .concat [ 1 1 1 1], L_000001c37c5b5080, L_000001c37c5b5080, L_000001c37c5b5080, L_000001c37c5b5080;
LS_000001c37c5b30d0_0_24 .concat [ 1 1 1 1], L_000001c37c5b5080, L_000001c37c5b5080, L_000001c37c5b5080, L_000001c37c5b5080;
LS_000001c37c5b30d0_0_28 .concat [ 1 1 1 1], L_000001c37c5b5080, L_000001c37c5b5080, L_000001c37c5b5080, L_000001c37c5b5080;
LS_000001c37c5b30d0_1_0 .concat [ 4 4 4 4], LS_000001c37c5b30d0_0_0, LS_000001c37c5b30d0_0_4, LS_000001c37c5b30d0_0_8, LS_000001c37c5b30d0_0_12;
LS_000001c37c5b30d0_1_4 .concat [ 4 4 4 4], LS_000001c37c5b30d0_0_16, LS_000001c37c5b30d0_0_20, LS_000001c37c5b30d0_0_24, LS_000001c37c5b30d0_0_28;
L_000001c37c5b30d0 .concat [ 16 16 0 0], LS_000001c37c5b30d0_1_0, LS_000001c37c5b30d0_1_4;
L_000001c37c5b3170 .part L_000001c37c5b05b0, 1, 1;
LS_000001c37c5b2630_0_0 .concat [ 1 1 1 1], L_000001c37c5b52b0, L_000001c37c5b52b0, L_000001c37c5b52b0, L_000001c37c5b52b0;
LS_000001c37c5b2630_0_4 .concat [ 1 1 1 1], L_000001c37c5b52b0, L_000001c37c5b52b0, L_000001c37c5b52b0, L_000001c37c5b52b0;
LS_000001c37c5b2630_0_8 .concat [ 1 1 1 1], L_000001c37c5b52b0, L_000001c37c5b52b0, L_000001c37c5b52b0, L_000001c37c5b52b0;
LS_000001c37c5b2630_0_12 .concat [ 1 1 1 1], L_000001c37c5b52b0, L_000001c37c5b52b0, L_000001c37c5b52b0, L_000001c37c5b52b0;
LS_000001c37c5b2630_0_16 .concat [ 1 1 1 1], L_000001c37c5b52b0, L_000001c37c5b52b0, L_000001c37c5b52b0, L_000001c37c5b52b0;
LS_000001c37c5b2630_0_20 .concat [ 1 1 1 1], L_000001c37c5b52b0, L_000001c37c5b52b0, L_000001c37c5b52b0, L_000001c37c5b52b0;
LS_000001c37c5b2630_0_24 .concat [ 1 1 1 1], L_000001c37c5b52b0, L_000001c37c5b52b0, L_000001c37c5b52b0, L_000001c37c5b52b0;
LS_000001c37c5b2630_0_28 .concat [ 1 1 1 1], L_000001c37c5b52b0, L_000001c37c5b52b0, L_000001c37c5b52b0, L_000001c37c5b52b0;
LS_000001c37c5b2630_1_0 .concat [ 4 4 4 4], LS_000001c37c5b2630_0_0, LS_000001c37c5b2630_0_4, LS_000001c37c5b2630_0_8, LS_000001c37c5b2630_0_12;
LS_000001c37c5b2630_1_4 .concat [ 4 4 4 4], LS_000001c37c5b2630_0_16, LS_000001c37c5b2630_0_20, LS_000001c37c5b2630_0_24, LS_000001c37c5b2630_0_28;
L_000001c37c5b2630 .concat [ 16 16 0 0], LS_000001c37c5b2630_1_0, LS_000001c37c5b2630_1_4;
L_000001c37c5b1ff0 .part L_000001c37c5b05b0, 0, 1;
LS_000001c37c5b1230_0_0 .concat [ 1 1 1 1], L_000001c37c5b1ff0, L_000001c37c5b1ff0, L_000001c37c5b1ff0, L_000001c37c5b1ff0;
LS_000001c37c5b1230_0_4 .concat [ 1 1 1 1], L_000001c37c5b1ff0, L_000001c37c5b1ff0, L_000001c37c5b1ff0, L_000001c37c5b1ff0;
LS_000001c37c5b1230_0_8 .concat [ 1 1 1 1], L_000001c37c5b1ff0, L_000001c37c5b1ff0, L_000001c37c5b1ff0, L_000001c37c5b1ff0;
LS_000001c37c5b1230_0_12 .concat [ 1 1 1 1], L_000001c37c5b1ff0, L_000001c37c5b1ff0, L_000001c37c5b1ff0, L_000001c37c5b1ff0;
LS_000001c37c5b1230_0_16 .concat [ 1 1 1 1], L_000001c37c5b1ff0, L_000001c37c5b1ff0, L_000001c37c5b1ff0, L_000001c37c5b1ff0;
LS_000001c37c5b1230_0_20 .concat [ 1 1 1 1], L_000001c37c5b1ff0, L_000001c37c5b1ff0, L_000001c37c5b1ff0, L_000001c37c5b1ff0;
LS_000001c37c5b1230_0_24 .concat [ 1 1 1 1], L_000001c37c5b1ff0, L_000001c37c5b1ff0, L_000001c37c5b1ff0, L_000001c37c5b1ff0;
LS_000001c37c5b1230_0_28 .concat [ 1 1 1 1], L_000001c37c5b1ff0, L_000001c37c5b1ff0, L_000001c37c5b1ff0, L_000001c37c5b1ff0;
LS_000001c37c5b1230_1_0 .concat [ 4 4 4 4], LS_000001c37c5b1230_0_0, LS_000001c37c5b1230_0_4, LS_000001c37c5b1230_0_8, LS_000001c37c5b1230_0_12;
LS_000001c37c5b1230_1_4 .concat [ 4 4 4 4], LS_000001c37c5b1230_0_16, LS_000001c37c5b1230_0_20, LS_000001c37c5b1230_0_24, LS_000001c37c5b1230_0_28;
L_000001c37c5b1230 .concat [ 16 16 0 0], LS_000001c37c5b1230_1_0, LS_000001c37c5b1230_1_4;
L_000001c37c5b32b0 .part L_000001c37c5b05b0, 1, 1;
LS_000001c37c5b2950_0_0 .concat [ 1 1 1 1], L_000001c37c5b32b0, L_000001c37c5b32b0, L_000001c37c5b32b0, L_000001c37c5b32b0;
LS_000001c37c5b2950_0_4 .concat [ 1 1 1 1], L_000001c37c5b32b0, L_000001c37c5b32b0, L_000001c37c5b32b0, L_000001c37c5b32b0;
LS_000001c37c5b2950_0_8 .concat [ 1 1 1 1], L_000001c37c5b32b0, L_000001c37c5b32b0, L_000001c37c5b32b0, L_000001c37c5b32b0;
LS_000001c37c5b2950_0_12 .concat [ 1 1 1 1], L_000001c37c5b32b0, L_000001c37c5b32b0, L_000001c37c5b32b0, L_000001c37c5b32b0;
LS_000001c37c5b2950_0_16 .concat [ 1 1 1 1], L_000001c37c5b32b0, L_000001c37c5b32b0, L_000001c37c5b32b0, L_000001c37c5b32b0;
LS_000001c37c5b2950_0_20 .concat [ 1 1 1 1], L_000001c37c5b32b0, L_000001c37c5b32b0, L_000001c37c5b32b0, L_000001c37c5b32b0;
LS_000001c37c5b2950_0_24 .concat [ 1 1 1 1], L_000001c37c5b32b0, L_000001c37c5b32b0, L_000001c37c5b32b0, L_000001c37c5b32b0;
LS_000001c37c5b2950_0_28 .concat [ 1 1 1 1], L_000001c37c5b32b0, L_000001c37c5b32b0, L_000001c37c5b32b0, L_000001c37c5b32b0;
LS_000001c37c5b2950_1_0 .concat [ 4 4 4 4], LS_000001c37c5b2950_0_0, LS_000001c37c5b2950_0_4, LS_000001c37c5b2950_0_8, LS_000001c37c5b2950_0_12;
LS_000001c37c5b2950_1_4 .concat [ 4 4 4 4], LS_000001c37c5b2950_0_16, LS_000001c37c5b2950_0_20, LS_000001c37c5b2950_0_24, LS_000001c37c5b2950_0_28;
L_000001c37c5b2950 .concat [ 16 16 0 0], LS_000001c37c5b2950_1_0, LS_000001c37c5b2950_1_4;
L_000001c37c5b1a50 .part L_000001c37c5b05b0, 0, 1;
LS_000001c37c5b3350_0_0 .concat [ 1 1 1 1], L_000001c37c61a430, L_000001c37c61a430, L_000001c37c61a430, L_000001c37c61a430;
LS_000001c37c5b3350_0_4 .concat [ 1 1 1 1], L_000001c37c61a430, L_000001c37c61a430, L_000001c37c61a430, L_000001c37c61a430;
LS_000001c37c5b3350_0_8 .concat [ 1 1 1 1], L_000001c37c61a430, L_000001c37c61a430, L_000001c37c61a430, L_000001c37c61a430;
LS_000001c37c5b3350_0_12 .concat [ 1 1 1 1], L_000001c37c61a430, L_000001c37c61a430, L_000001c37c61a430, L_000001c37c61a430;
LS_000001c37c5b3350_0_16 .concat [ 1 1 1 1], L_000001c37c61a430, L_000001c37c61a430, L_000001c37c61a430, L_000001c37c61a430;
LS_000001c37c5b3350_0_20 .concat [ 1 1 1 1], L_000001c37c61a430, L_000001c37c61a430, L_000001c37c61a430, L_000001c37c61a430;
LS_000001c37c5b3350_0_24 .concat [ 1 1 1 1], L_000001c37c61a430, L_000001c37c61a430, L_000001c37c61a430, L_000001c37c61a430;
LS_000001c37c5b3350_0_28 .concat [ 1 1 1 1], L_000001c37c61a430, L_000001c37c61a430, L_000001c37c61a430, L_000001c37c61a430;
LS_000001c37c5b3350_1_0 .concat [ 4 4 4 4], LS_000001c37c5b3350_0_0, LS_000001c37c5b3350_0_4, LS_000001c37c5b3350_0_8, LS_000001c37c5b3350_0_12;
LS_000001c37c5b3350_1_4 .concat [ 4 4 4 4], LS_000001c37c5b3350_0_16, LS_000001c37c5b3350_0_20, LS_000001c37c5b3350_0_24, LS_000001c37c5b3350_0_28;
L_000001c37c5b3350 .concat [ 16 16 0 0], LS_000001c37c5b3350_1_0, LS_000001c37c5b3350_1_4;
L_000001c37c5b21d0 .part L_000001c37c5b05b0, 1, 1;
LS_000001c37c5b2e50_0_0 .concat [ 1 1 1 1], L_000001c37c5b21d0, L_000001c37c5b21d0, L_000001c37c5b21d0, L_000001c37c5b21d0;
LS_000001c37c5b2e50_0_4 .concat [ 1 1 1 1], L_000001c37c5b21d0, L_000001c37c5b21d0, L_000001c37c5b21d0, L_000001c37c5b21d0;
LS_000001c37c5b2e50_0_8 .concat [ 1 1 1 1], L_000001c37c5b21d0, L_000001c37c5b21d0, L_000001c37c5b21d0, L_000001c37c5b21d0;
LS_000001c37c5b2e50_0_12 .concat [ 1 1 1 1], L_000001c37c5b21d0, L_000001c37c5b21d0, L_000001c37c5b21d0, L_000001c37c5b21d0;
LS_000001c37c5b2e50_0_16 .concat [ 1 1 1 1], L_000001c37c5b21d0, L_000001c37c5b21d0, L_000001c37c5b21d0, L_000001c37c5b21d0;
LS_000001c37c5b2e50_0_20 .concat [ 1 1 1 1], L_000001c37c5b21d0, L_000001c37c5b21d0, L_000001c37c5b21d0, L_000001c37c5b21d0;
LS_000001c37c5b2e50_0_24 .concat [ 1 1 1 1], L_000001c37c5b21d0, L_000001c37c5b21d0, L_000001c37c5b21d0, L_000001c37c5b21d0;
LS_000001c37c5b2e50_0_28 .concat [ 1 1 1 1], L_000001c37c5b21d0, L_000001c37c5b21d0, L_000001c37c5b21d0, L_000001c37c5b21d0;
LS_000001c37c5b2e50_1_0 .concat [ 4 4 4 4], LS_000001c37c5b2e50_0_0, LS_000001c37c5b2e50_0_4, LS_000001c37c5b2e50_0_8, LS_000001c37c5b2e50_0_12;
LS_000001c37c5b2e50_1_4 .concat [ 4 4 4 4], LS_000001c37c5b2e50_0_16, LS_000001c37c5b2e50_0_20, LS_000001c37c5b2e50_0_24, LS_000001c37c5b2e50_0_28;
L_000001c37c5b2e50 .concat [ 16 16 0 0], LS_000001c37c5b2e50_1_0, LS_000001c37c5b2e50_1_4;
L_000001c37c5b33f0 .part L_000001c37c5b05b0, 0, 1;
LS_000001c37c5b3710_0_0 .concat [ 1 1 1 1], L_000001c37c5b33f0, L_000001c37c5b33f0, L_000001c37c5b33f0, L_000001c37c5b33f0;
LS_000001c37c5b3710_0_4 .concat [ 1 1 1 1], L_000001c37c5b33f0, L_000001c37c5b33f0, L_000001c37c5b33f0, L_000001c37c5b33f0;
LS_000001c37c5b3710_0_8 .concat [ 1 1 1 1], L_000001c37c5b33f0, L_000001c37c5b33f0, L_000001c37c5b33f0, L_000001c37c5b33f0;
LS_000001c37c5b3710_0_12 .concat [ 1 1 1 1], L_000001c37c5b33f0, L_000001c37c5b33f0, L_000001c37c5b33f0, L_000001c37c5b33f0;
LS_000001c37c5b3710_0_16 .concat [ 1 1 1 1], L_000001c37c5b33f0, L_000001c37c5b33f0, L_000001c37c5b33f0, L_000001c37c5b33f0;
LS_000001c37c5b3710_0_20 .concat [ 1 1 1 1], L_000001c37c5b33f0, L_000001c37c5b33f0, L_000001c37c5b33f0, L_000001c37c5b33f0;
LS_000001c37c5b3710_0_24 .concat [ 1 1 1 1], L_000001c37c5b33f0, L_000001c37c5b33f0, L_000001c37c5b33f0, L_000001c37c5b33f0;
LS_000001c37c5b3710_0_28 .concat [ 1 1 1 1], L_000001c37c5b33f0, L_000001c37c5b33f0, L_000001c37c5b33f0, L_000001c37c5b33f0;
LS_000001c37c5b3710_1_0 .concat [ 4 4 4 4], LS_000001c37c5b3710_0_0, LS_000001c37c5b3710_0_4, LS_000001c37c5b3710_0_8, LS_000001c37c5b3710_0_12;
LS_000001c37c5b3710_1_4 .concat [ 4 4 4 4], LS_000001c37c5b3710_0_16, LS_000001c37c5b3710_0_20, LS_000001c37c5b3710_0_24, LS_000001c37c5b3710_0_28;
L_000001c37c5b3710 .concat [ 16 16 0 0], LS_000001c37c5b3710_1_0, LS_000001c37c5b3710_1_4;
S_000001c37c57a520 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001c37c579a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c37c5b5b00 .functor AND 32, L_000001c37c5b2090, L_000001c37c5b30d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c37c57c300_0 .net "in1", 31 0, L_000001c37c5b2090;  1 drivers
v000001c37c57cbc0_0 .net "in2", 31 0, L_000001c37c5b30d0;  1 drivers
v000001c37c57b2c0_0 .net "out", 31 0, L_000001c37c5b5b00;  alias, 1 drivers
S_000001c37c57a390 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001c37c579a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c37c5b50f0 .functor AND 32, L_000001c37c5b2630, L_000001c37c5b1230, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c37c57b180_0 .net "in1", 31 0, L_000001c37c5b2630;  1 drivers
v000001c37c57b360_0 .net "in2", 31 0, L_000001c37c5b1230;  1 drivers
v000001c37c57b900_0 .net "out", 31 0, L_000001c37c5b50f0;  alias, 1 drivers
S_000001c37c57a6b0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001c37c579a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c37c4f0c40 .functor AND 32, L_000001c37c5b2950, L_000001c37c5b3350, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c37c57c440_0 .net "in1", 31 0, L_000001c37c5b2950;  1 drivers
v000001c37c57c620_0 .net "in2", 31 0, L_000001c37c5b3350;  1 drivers
v000001c37c57bf40_0 .net "out", 31 0, L_000001c37c4f0c40;  alias, 1 drivers
S_000001c37c5798a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001c37c579a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c37c61a820 .functor AND 32, L_000001c37c5b2e50, L_000001c37c5b3710, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c37c57c6c0_0 .net "in1", 31 0, L_000001c37c5b2e50;  1 drivers
v000001c37c57af00_0 .net "in2", 31 0, L_000001c37c5b3710;  1 drivers
v000001c37c57afa0_0 .net "out", 31 0, L_000001c37c61a820;  alias, 1 drivers
S_000001c37c57a070 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001c37c383170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001c37c4fa410 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001c37c61a190 .functor NOT 1, L_000001c37c5b2590, C4<0>, C4<0>, C4<0>;
L_000001c37c61b3f0 .functor NOT 1, L_000001c37c5b37b0, C4<0>, C4<0>, C4<0>;
L_000001c37c61b5b0 .functor NOT 1, L_000001c37c5b1af0, C4<0>, C4<0>, C4<0>;
L_000001c37c61baf0 .functor NOT 1, L_000001c37c5b26d0, C4<0>, C4<0>, C4<0>;
L_000001c37c61b690 .functor AND 32, L_000001c37c61b540, v000001c37c582b40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c37c61b8c0 .functor AND 32, L_000001c37c61acf0, L_000001c37c63a420, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c37c61a510 .functor OR 32, L_000001c37c61b690, L_000001c37c61b8c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c37c61a900 .functor AND 32, L_000001c37c61ad60, v000001c37c573380_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c37c61aac0 .functor OR 32, L_000001c37c61a510, L_000001c37c61a900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c37c61a5f0 .functor AND 32, L_000001c37c61b620, L_000001c37c5b15f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c37c61add0 .functor OR 32, L_000001c37c61aac0, L_000001c37c61a5f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c37c57e2e0_0 .net *"_ivl_1", 0 0, L_000001c37c5b2590;  1 drivers
v000001c37c57e1a0_0 .net *"_ivl_13", 0 0, L_000001c37c5b1af0;  1 drivers
v000001c37c57e560_0 .net *"_ivl_14", 0 0, L_000001c37c61b5b0;  1 drivers
v000001c37c57d160_0 .net *"_ivl_19", 0 0, L_000001c37c5b1050;  1 drivers
v000001c37c57de80_0 .net *"_ivl_2", 0 0, L_000001c37c61a190;  1 drivers
v000001c37c57e240_0 .net *"_ivl_23", 0 0, L_000001c37c5b3490;  1 drivers
v000001c37c57d8e0_0 .net *"_ivl_27", 0 0, L_000001c37c5b26d0;  1 drivers
v000001c37c57dac0_0 .net *"_ivl_28", 0 0, L_000001c37c61baf0;  1 drivers
v000001c37c57e380_0 .net *"_ivl_33", 0 0, L_000001c37c5b35d0;  1 drivers
v000001c37c57d700_0 .net *"_ivl_37", 0 0, L_000001c37c5b28b0;  1 drivers
v000001c37c57d0c0_0 .net *"_ivl_40", 31 0, L_000001c37c61b690;  1 drivers
v000001c37c57dfc0_0 .net *"_ivl_42", 31 0, L_000001c37c61b8c0;  1 drivers
v000001c37c57d980_0 .net *"_ivl_44", 31 0, L_000001c37c61a510;  1 drivers
v000001c37c57e100_0 .net *"_ivl_46", 31 0, L_000001c37c61a900;  1 drivers
v000001c37c57e420_0 .net *"_ivl_48", 31 0, L_000001c37c61aac0;  1 drivers
v000001c37c57dde0_0 .net *"_ivl_50", 31 0, L_000001c37c61a5f0;  1 drivers
v000001c37c57e4c0_0 .net *"_ivl_7", 0 0, L_000001c37c5b37b0;  1 drivers
v000001c37c57df20_0 .net *"_ivl_8", 0 0, L_000001c37c61b3f0;  1 drivers
v000001c37c57d200_0 .net "ina", 31 0, v000001c37c582b40_0;  alias, 1 drivers
v000001c37c57e600_0 .net "inb", 31 0, L_000001c37c63a420;  alias, 1 drivers
v000001c37c57d2a0_0 .net "inc", 31 0, v000001c37c573380_0;  alias, 1 drivers
v000001c37c57d340_0 .net "ind", 31 0, L_000001c37c5b15f0;  alias, 1 drivers
v000001c37c57d5c0_0 .net "out", 31 0, L_000001c37c61add0;  alias, 1 drivers
v000001c37c57d660_0 .net "s0", 31 0, L_000001c37c61b540;  1 drivers
v000001c37c57da20_0 .net "s1", 31 0, L_000001c37c61acf0;  1 drivers
v000001c37c57dc00_0 .net "s2", 31 0, L_000001c37c61ad60;  1 drivers
v000001c37c580c00_0 .net "s3", 31 0, L_000001c37c61b620;  1 drivers
v000001c37c582d20_0 .net "sel", 1 0, L_000001c37c5b0ab0;  alias, 1 drivers
L_000001c37c5b2590 .part L_000001c37c5b0ab0, 1, 1;
LS_000001c37c5b2a90_0_0 .concat [ 1 1 1 1], L_000001c37c61a190, L_000001c37c61a190, L_000001c37c61a190, L_000001c37c61a190;
LS_000001c37c5b2a90_0_4 .concat [ 1 1 1 1], L_000001c37c61a190, L_000001c37c61a190, L_000001c37c61a190, L_000001c37c61a190;
LS_000001c37c5b2a90_0_8 .concat [ 1 1 1 1], L_000001c37c61a190, L_000001c37c61a190, L_000001c37c61a190, L_000001c37c61a190;
LS_000001c37c5b2a90_0_12 .concat [ 1 1 1 1], L_000001c37c61a190, L_000001c37c61a190, L_000001c37c61a190, L_000001c37c61a190;
LS_000001c37c5b2a90_0_16 .concat [ 1 1 1 1], L_000001c37c61a190, L_000001c37c61a190, L_000001c37c61a190, L_000001c37c61a190;
LS_000001c37c5b2a90_0_20 .concat [ 1 1 1 1], L_000001c37c61a190, L_000001c37c61a190, L_000001c37c61a190, L_000001c37c61a190;
LS_000001c37c5b2a90_0_24 .concat [ 1 1 1 1], L_000001c37c61a190, L_000001c37c61a190, L_000001c37c61a190, L_000001c37c61a190;
LS_000001c37c5b2a90_0_28 .concat [ 1 1 1 1], L_000001c37c61a190, L_000001c37c61a190, L_000001c37c61a190, L_000001c37c61a190;
LS_000001c37c5b2a90_1_0 .concat [ 4 4 4 4], LS_000001c37c5b2a90_0_0, LS_000001c37c5b2a90_0_4, LS_000001c37c5b2a90_0_8, LS_000001c37c5b2a90_0_12;
LS_000001c37c5b2a90_1_4 .concat [ 4 4 4 4], LS_000001c37c5b2a90_0_16, LS_000001c37c5b2a90_0_20, LS_000001c37c5b2a90_0_24, LS_000001c37c5b2a90_0_28;
L_000001c37c5b2a90 .concat [ 16 16 0 0], LS_000001c37c5b2a90_1_0, LS_000001c37c5b2a90_1_4;
L_000001c37c5b37b0 .part L_000001c37c5b0ab0, 0, 1;
LS_000001c37c5b2810_0_0 .concat [ 1 1 1 1], L_000001c37c61b3f0, L_000001c37c61b3f0, L_000001c37c61b3f0, L_000001c37c61b3f0;
LS_000001c37c5b2810_0_4 .concat [ 1 1 1 1], L_000001c37c61b3f0, L_000001c37c61b3f0, L_000001c37c61b3f0, L_000001c37c61b3f0;
LS_000001c37c5b2810_0_8 .concat [ 1 1 1 1], L_000001c37c61b3f0, L_000001c37c61b3f0, L_000001c37c61b3f0, L_000001c37c61b3f0;
LS_000001c37c5b2810_0_12 .concat [ 1 1 1 1], L_000001c37c61b3f0, L_000001c37c61b3f0, L_000001c37c61b3f0, L_000001c37c61b3f0;
LS_000001c37c5b2810_0_16 .concat [ 1 1 1 1], L_000001c37c61b3f0, L_000001c37c61b3f0, L_000001c37c61b3f0, L_000001c37c61b3f0;
LS_000001c37c5b2810_0_20 .concat [ 1 1 1 1], L_000001c37c61b3f0, L_000001c37c61b3f0, L_000001c37c61b3f0, L_000001c37c61b3f0;
LS_000001c37c5b2810_0_24 .concat [ 1 1 1 1], L_000001c37c61b3f0, L_000001c37c61b3f0, L_000001c37c61b3f0, L_000001c37c61b3f0;
LS_000001c37c5b2810_0_28 .concat [ 1 1 1 1], L_000001c37c61b3f0, L_000001c37c61b3f0, L_000001c37c61b3f0, L_000001c37c61b3f0;
LS_000001c37c5b2810_1_0 .concat [ 4 4 4 4], LS_000001c37c5b2810_0_0, LS_000001c37c5b2810_0_4, LS_000001c37c5b2810_0_8, LS_000001c37c5b2810_0_12;
LS_000001c37c5b2810_1_4 .concat [ 4 4 4 4], LS_000001c37c5b2810_0_16, LS_000001c37c5b2810_0_20, LS_000001c37c5b2810_0_24, LS_000001c37c5b2810_0_28;
L_000001c37c5b2810 .concat [ 16 16 0 0], LS_000001c37c5b2810_1_0, LS_000001c37c5b2810_1_4;
L_000001c37c5b1af0 .part L_000001c37c5b0ab0, 1, 1;
LS_000001c37c5b2270_0_0 .concat [ 1 1 1 1], L_000001c37c61b5b0, L_000001c37c61b5b0, L_000001c37c61b5b0, L_000001c37c61b5b0;
LS_000001c37c5b2270_0_4 .concat [ 1 1 1 1], L_000001c37c61b5b0, L_000001c37c61b5b0, L_000001c37c61b5b0, L_000001c37c61b5b0;
LS_000001c37c5b2270_0_8 .concat [ 1 1 1 1], L_000001c37c61b5b0, L_000001c37c61b5b0, L_000001c37c61b5b0, L_000001c37c61b5b0;
LS_000001c37c5b2270_0_12 .concat [ 1 1 1 1], L_000001c37c61b5b0, L_000001c37c61b5b0, L_000001c37c61b5b0, L_000001c37c61b5b0;
LS_000001c37c5b2270_0_16 .concat [ 1 1 1 1], L_000001c37c61b5b0, L_000001c37c61b5b0, L_000001c37c61b5b0, L_000001c37c61b5b0;
LS_000001c37c5b2270_0_20 .concat [ 1 1 1 1], L_000001c37c61b5b0, L_000001c37c61b5b0, L_000001c37c61b5b0, L_000001c37c61b5b0;
LS_000001c37c5b2270_0_24 .concat [ 1 1 1 1], L_000001c37c61b5b0, L_000001c37c61b5b0, L_000001c37c61b5b0, L_000001c37c61b5b0;
LS_000001c37c5b2270_0_28 .concat [ 1 1 1 1], L_000001c37c61b5b0, L_000001c37c61b5b0, L_000001c37c61b5b0, L_000001c37c61b5b0;
LS_000001c37c5b2270_1_0 .concat [ 4 4 4 4], LS_000001c37c5b2270_0_0, LS_000001c37c5b2270_0_4, LS_000001c37c5b2270_0_8, LS_000001c37c5b2270_0_12;
LS_000001c37c5b2270_1_4 .concat [ 4 4 4 4], LS_000001c37c5b2270_0_16, LS_000001c37c5b2270_0_20, LS_000001c37c5b2270_0_24, LS_000001c37c5b2270_0_28;
L_000001c37c5b2270 .concat [ 16 16 0 0], LS_000001c37c5b2270_1_0, LS_000001c37c5b2270_1_4;
L_000001c37c5b1050 .part L_000001c37c5b0ab0, 0, 1;
LS_000001c37c5b1370_0_0 .concat [ 1 1 1 1], L_000001c37c5b1050, L_000001c37c5b1050, L_000001c37c5b1050, L_000001c37c5b1050;
LS_000001c37c5b1370_0_4 .concat [ 1 1 1 1], L_000001c37c5b1050, L_000001c37c5b1050, L_000001c37c5b1050, L_000001c37c5b1050;
LS_000001c37c5b1370_0_8 .concat [ 1 1 1 1], L_000001c37c5b1050, L_000001c37c5b1050, L_000001c37c5b1050, L_000001c37c5b1050;
LS_000001c37c5b1370_0_12 .concat [ 1 1 1 1], L_000001c37c5b1050, L_000001c37c5b1050, L_000001c37c5b1050, L_000001c37c5b1050;
LS_000001c37c5b1370_0_16 .concat [ 1 1 1 1], L_000001c37c5b1050, L_000001c37c5b1050, L_000001c37c5b1050, L_000001c37c5b1050;
LS_000001c37c5b1370_0_20 .concat [ 1 1 1 1], L_000001c37c5b1050, L_000001c37c5b1050, L_000001c37c5b1050, L_000001c37c5b1050;
LS_000001c37c5b1370_0_24 .concat [ 1 1 1 1], L_000001c37c5b1050, L_000001c37c5b1050, L_000001c37c5b1050, L_000001c37c5b1050;
LS_000001c37c5b1370_0_28 .concat [ 1 1 1 1], L_000001c37c5b1050, L_000001c37c5b1050, L_000001c37c5b1050, L_000001c37c5b1050;
LS_000001c37c5b1370_1_0 .concat [ 4 4 4 4], LS_000001c37c5b1370_0_0, LS_000001c37c5b1370_0_4, LS_000001c37c5b1370_0_8, LS_000001c37c5b1370_0_12;
LS_000001c37c5b1370_1_4 .concat [ 4 4 4 4], LS_000001c37c5b1370_0_16, LS_000001c37c5b1370_0_20, LS_000001c37c5b1370_0_24, LS_000001c37c5b1370_0_28;
L_000001c37c5b1370 .concat [ 16 16 0 0], LS_000001c37c5b1370_1_0, LS_000001c37c5b1370_1_4;
L_000001c37c5b3490 .part L_000001c37c5b0ab0, 1, 1;
LS_000001c37c5b24f0_0_0 .concat [ 1 1 1 1], L_000001c37c5b3490, L_000001c37c5b3490, L_000001c37c5b3490, L_000001c37c5b3490;
LS_000001c37c5b24f0_0_4 .concat [ 1 1 1 1], L_000001c37c5b3490, L_000001c37c5b3490, L_000001c37c5b3490, L_000001c37c5b3490;
LS_000001c37c5b24f0_0_8 .concat [ 1 1 1 1], L_000001c37c5b3490, L_000001c37c5b3490, L_000001c37c5b3490, L_000001c37c5b3490;
LS_000001c37c5b24f0_0_12 .concat [ 1 1 1 1], L_000001c37c5b3490, L_000001c37c5b3490, L_000001c37c5b3490, L_000001c37c5b3490;
LS_000001c37c5b24f0_0_16 .concat [ 1 1 1 1], L_000001c37c5b3490, L_000001c37c5b3490, L_000001c37c5b3490, L_000001c37c5b3490;
LS_000001c37c5b24f0_0_20 .concat [ 1 1 1 1], L_000001c37c5b3490, L_000001c37c5b3490, L_000001c37c5b3490, L_000001c37c5b3490;
LS_000001c37c5b24f0_0_24 .concat [ 1 1 1 1], L_000001c37c5b3490, L_000001c37c5b3490, L_000001c37c5b3490, L_000001c37c5b3490;
LS_000001c37c5b24f0_0_28 .concat [ 1 1 1 1], L_000001c37c5b3490, L_000001c37c5b3490, L_000001c37c5b3490, L_000001c37c5b3490;
LS_000001c37c5b24f0_1_0 .concat [ 4 4 4 4], LS_000001c37c5b24f0_0_0, LS_000001c37c5b24f0_0_4, LS_000001c37c5b24f0_0_8, LS_000001c37c5b24f0_0_12;
LS_000001c37c5b24f0_1_4 .concat [ 4 4 4 4], LS_000001c37c5b24f0_0_16, LS_000001c37c5b24f0_0_20, LS_000001c37c5b24f0_0_24, LS_000001c37c5b24f0_0_28;
L_000001c37c5b24f0 .concat [ 16 16 0 0], LS_000001c37c5b24f0_1_0, LS_000001c37c5b24f0_1_4;
L_000001c37c5b26d0 .part L_000001c37c5b0ab0, 0, 1;
LS_000001c37c5b2b30_0_0 .concat [ 1 1 1 1], L_000001c37c61baf0, L_000001c37c61baf0, L_000001c37c61baf0, L_000001c37c61baf0;
LS_000001c37c5b2b30_0_4 .concat [ 1 1 1 1], L_000001c37c61baf0, L_000001c37c61baf0, L_000001c37c61baf0, L_000001c37c61baf0;
LS_000001c37c5b2b30_0_8 .concat [ 1 1 1 1], L_000001c37c61baf0, L_000001c37c61baf0, L_000001c37c61baf0, L_000001c37c61baf0;
LS_000001c37c5b2b30_0_12 .concat [ 1 1 1 1], L_000001c37c61baf0, L_000001c37c61baf0, L_000001c37c61baf0, L_000001c37c61baf0;
LS_000001c37c5b2b30_0_16 .concat [ 1 1 1 1], L_000001c37c61baf0, L_000001c37c61baf0, L_000001c37c61baf0, L_000001c37c61baf0;
LS_000001c37c5b2b30_0_20 .concat [ 1 1 1 1], L_000001c37c61baf0, L_000001c37c61baf0, L_000001c37c61baf0, L_000001c37c61baf0;
LS_000001c37c5b2b30_0_24 .concat [ 1 1 1 1], L_000001c37c61baf0, L_000001c37c61baf0, L_000001c37c61baf0, L_000001c37c61baf0;
LS_000001c37c5b2b30_0_28 .concat [ 1 1 1 1], L_000001c37c61baf0, L_000001c37c61baf0, L_000001c37c61baf0, L_000001c37c61baf0;
LS_000001c37c5b2b30_1_0 .concat [ 4 4 4 4], LS_000001c37c5b2b30_0_0, LS_000001c37c5b2b30_0_4, LS_000001c37c5b2b30_0_8, LS_000001c37c5b2b30_0_12;
LS_000001c37c5b2b30_1_4 .concat [ 4 4 4 4], LS_000001c37c5b2b30_0_16, LS_000001c37c5b2b30_0_20, LS_000001c37c5b2b30_0_24, LS_000001c37c5b2b30_0_28;
L_000001c37c5b2b30 .concat [ 16 16 0 0], LS_000001c37c5b2b30_1_0, LS_000001c37c5b2b30_1_4;
L_000001c37c5b35d0 .part L_000001c37c5b0ab0, 1, 1;
LS_000001c37c5b1410_0_0 .concat [ 1 1 1 1], L_000001c37c5b35d0, L_000001c37c5b35d0, L_000001c37c5b35d0, L_000001c37c5b35d0;
LS_000001c37c5b1410_0_4 .concat [ 1 1 1 1], L_000001c37c5b35d0, L_000001c37c5b35d0, L_000001c37c5b35d0, L_000001c37c5b35d0;
LS_000001c37c5b1410_0_8 .concat [ 1 1 1 1], L_000001c37c5b35d0, L_000001c37c5b35d0, L_000001c37c5b35d0, L_000001c37c5b35d0;
LS_000001c37c5b1410_0_12 .concat [ 1 1 1 1], L_000001c37c5b35d0, L_000001c37c5b35d0, L_000001c37c5b35d0, L_000001c37c5b35d0;
LS_000001c37c5b1410_0_16 .concat [ 1 1 1 1], L_000001c37c5b35d0, L_000001c37c5b35d0, L_000001c37c5b35d0, L_000001c37c5b35d0;
LS_000001c37c5b1410_0_20 .concat [ 1 1 1 1], L_000001c37c5b35d0, L_000001c37c5b35d0, L_000001c37c5b35d0, L_000001c37c5b35d0;
LS_000001c37c5b1410_0_24 .concat [ 1 1 1 1], L_000001c37c5b35d0, L_000001c37c5b35d0, L_000001c37c5b35d0, L_000001c37c5b35d0;
LS_000001c37c5b1410_0_28 .concat [ 1 1 1 1], L_000001c37c5b35d0, L_000001c37c5b35d0, L_000001c37c5b35d0, L_000001c37c5b35d0;
LS_000001c37c5b1410_1_0 .concat [ 4 4 4 4], LS_000001c37c5b1410_0_0, LS_000001c37c5b1410_0_4, LS_000001c37c5b1410_0_8, LS_000001c37c5b1410_0_12;
LS_000001c37c5b1410_1_4 .concat [ 4 4 4 4], LS_000001c37c5b1410_0_16, LS_000001c37c5b1410_0_20, LS_000001c37c5b1410_0_24, LS_000001c37c5b1410_0_28;
L_000001c37c5b1410 .concat [ 16 16 0 0], LS_000001c37c5b1410_1_0, LS_000001c37c5b1410_1_4;
L_000001c37c5b28b0 .part L_000001c37c5b0ab0, 0, 1;
LS_000001c37c5b29f0_0_0 .concat [ 1 1 1 1], L_000001c37c5b28b0, L_000001c37c5b28b0, L_000001c37c5b28b0, L_000001c37c5b28b0;
LS_000001c37c5b29f0_0_4 .concat [ 1 1 1 1], L_000001c37c5b28b0, L_000001c37c5b28b0, L_000001c37c5b28b0, L_000001c37c5b28b0;
LS_000001c37c5b29f0_0_8 .concat [ 1 1 1 1], L_000001c37c5b28b0, L_000001c37c5b28b0, L_000001c37c5b28b0, L_000001c37c5b28b0;
LS_000001c37c5b29f0_0_12 .concat [ 1 1 1 1], L_000001c37c5b28b0, L_000001c37c5b28b0, L_000001c37c5b28b0, L_000001c37c5b28b0;
LS_000001c37c5b29f0_0_16 .concat [ 1 1 1 1], L_000001c37c5b28b0, L_000001c37c5b28b0, L_000001c37c5b28b0, L_000001c37c5b28b0;
LS_000001c37c5b29f0_0_20 .concat [ 1 1 1 1], L_000001c37c5b28b0, L_000001c37c5b28b0, L_000001c37c5b28b0, L_000001c37c5b28b0;
LS_000001c37c5b29f0_0_24 .concat [ 1 1 1 1], L_000001c37c5b28b0, L_000001c37c5b28b0, L_000001c37c5b28b0, L_000001c37c5b28b0;
LS_000001c37c5b29f0_0_28 .concat [ 1 1 1 1], L_000001c37c5b28b0, L_000001c37c5b28b0, L_000001c37c5b28b0, L_000001c37c5b28b0;
LS_000001c37c5b29f0_1_0 .concat [ 4 4 4 4], LS_000001c37c5b29f0_0_0, LS_000001c37c5b29f0_0_4, LS_000001c37c5b29f0_0_8, LS_000001c37c5b29f0_0_12;
LS_000001c37c5b29f0_1_4 .concat [ 4 4 4 4], LS_000001c37c5b29f0_0_16, LS_000001c37c5b29f0_0_20, LS_000001c37c5b29f0_0_24, LS_000001c37c5b29f0_0_28;
L_000001c37c5b29f0 .concat [ 16 16 0 0], LS_000001c37c5b29f0_1_0, LS_000001c37c5b29f0_1_4;
S_000001c37c579bc0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001c37c57a070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c37c61b540 .functor AND 32, L_000001c37c5b2a90, L_000001c37c5b2810, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c37c57bcc0_0 .net "in1", 31 0, L_000001c37c5b2a90;  1 drivers
v000001c37c57d520_0 .net "in2", 31 0, L_000001c37c5b2810;  1 drivers
v000001c37c57e060_0 .net "out", 31 0, L_000001c37c61b540;  alias, 1 drivers
S_000001c37c579d50 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001c37c57a070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c37c61acf0 .functor AND 32, L_000001c37c5b2270, L_000001c37c5b1370, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c37c57e6a0_0 .net "in1", 31 0, L_000001c37c5b2270;  1 drivers
v000001c37c57db60_0 .net "in2", 31 0, L_000001c37c5b1370;  1 drivers
v000001c37c57dca0_0 .net "out", 31 0, L_000001c37c61acf0;  alias, 1 drivers
S_000001c37c57a200 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001c37c57a070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c37c61ad60 .functor AND 32, L_000001c37c5b24f0, L_000001c37c5b2b30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c37c57d840_0 .net "in1", 31 0, L_000001c37c5b24f0;  1 drivers
v000001c37c57e740_0 .net "in2", 31 0, L_000001c37c5b2b30;  1 drivers
v000001c37c57d7a0_0 .net "out", 31 0, L_000001c37c61ad60;  alias, 1 drivers
S_000001c37c580350 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001c37c57a070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c37c61b620 .functor AND 32, L_000001c37c5b1410, L_000001c37c5b29f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c37c57d480_0 .net "in1", 31 0, L_000001c37c5b1410;  1 drivers
v000001c37c57dd40_0 .net "in2", 31 0, L_000001c37c5b29f0;  1 drivers
v000001c37c57d3e0_0 .net "out", 31 0, L_000001c37c61b620;  alias, 1 drivers
S_000001c37c580670 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001c37c349f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001c37c584890 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c37c5848c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c37c584900 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c37c584938 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c37c584970 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c37c5849a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c37c5849e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c37c584a18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c37c584a50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c37c584a88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c37c584ac0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c37c584af8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c37c584b30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c37c584b68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c37c584ba0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c37c584bd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c37c584c10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c37c584c48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c37c584c80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c37c584cb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c37c584cf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c37c584d28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c37c584d60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c37c584d98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c37c584dd0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c37c5816a0_0 .var "EX1_PC", 31 0;
v000001c37c581ba0_0 .var "EX1_PFC", 31 0;
v000001c37c582fa0_0 .var "EX1_forward_to_B", 31 0;
v000001c37c581600_0 .var "EX1_is_beq", 0 0;
v000001c37c581060_0 .var "EX1_is_bne", 0 0;
v000001c37c580e80_0 .var "EX1_is_jal", 0 0;
v000001c37c5812e0_0 .var "EX1_is_jr", 0 0;
v000001c37c581ec0_0 .var "EX1_is_oper2_immed", 0 0;
v000001c37c580ac0_0 .var "EX1_memread", 0 0;
v000001c37c5828c0_0 .var "EX1_memwrite", 0 0;
v000001c37c582820_0 .var "EX1_opcode", 11 0;
v000001c37c582960_0 .var "EX1_predicted", 0 0;
v000001c37c580f20_0 .var "EX1_rd_ind", 4 0;
v000001c37c581c40_0 .var "EX1_rd_indzero", 0 0;
v000001c37c580a20_0 .var "EX1_regwrite", 0 0;
v000001c37c582dc0_0 .var "EX1_rs1", 31 0;
v000001c37c582aa0_0 .var "EX1_rs1_ind", 4 0;
v000001c37c582b40_0 .var "EX1_rs2", 31 0;
v000001c37c582be0_0 .var "EX1_rs2_ind", 4 0;
v000001c37c582e60_0 .net "FLUSH", 0 0, v000001c37c5862f0_0;  alias, 1 drivers
v000001c37c581ce0_0 .net "ID_PC", 31 0, v000001c37c58cfb0_0;  alias, 1 drivers
v000001c37c580b60_0 .net "ID_PFC_to_EX", 31 0, L_000001c37c5afed0;  alias, 1 drivers
v000001c37c581740_0 .net "ID_forward_to_B", 31 0, L_000001c37c5b08d0;  alias, 1 drivers
v000001c37c583040_0 .net "ID_is_beq", 0 0, L_000001c37c5af7f0;  alias, 1 drivers
v000001c37c5808e0_0 .net "ID_is_bne", 0 0, L_000001c37c5af890;  alias, 1 drivers
v000001c37c580fc0_0 .net "ID_is_jal", 0 0, L_000001c37c5b1690;  alias, 1 drivers
v000001c37c581920_0 .net "ID_is_jr", 0 0, L_000001c37c5af9d0;  alias, 1 drivers
v000001c37c5819c0_0 .net "ID_is_oper2_immed", 0 0, L_000001c37c5b42f0;  alias, 1 drivers
v000001c37c5814c0_0 .net "ID_memread", 0 0, L_000001c37c5b1b90;  alias, 1 drivers
v000001c37c582640_0 .net "ID_memwrite", 0 0, L_000001c37c5b2310;  alias, 1 drivers
v000001c37c5811a0_0 .net "ID_opcode", 11 0, v000001c37c5a5cf0_0;  alias, 1 drivers
v000001c37c5820a0_0 .net "ID_predicted", 0 0, v000001c37c585ad0_0;  alias, 1 drivers
v000001c37c581d80_0 .net "ID_rd_ind", 4 0, v000001c37c5a61f0_0;  alias, 1 drivers
v000001c37c581f60_0 .net "ID_rd_indzero", 0 0, L_000001c37c5b1e10;  1 drivers
v000001c37c581240_0 .net "ID_regwrite", 0 0, L_000001c37c5b1730;  alias, 1 drivers
v000001c37c581380_0 .net "ID_rs1", 31 0, v000001c37c58bd90_0;  alias, 1 drivers
v000001c37c5817e0_0 .net "ID_rs1_ind", 4 0, v000001c37c5a4670_0;  alias, 1 drivers
v000001c37c581880_0 .net "ID_rs2", 31 0, v000001c37c58c970_0;  alias, 1 drivers
v000001c37c5825a0_0 .net "ID_rs2_ind", 4 0, v000001c37c5a5f70_0;  alias, 1 drivers
v000001c37c5826e0_0 .net "clk", 0 0, L_000001c37c5b4130;  1 drivers
v000001c37c581a60_0 .net "rst", 0 0, v000001c37c5ae710_0;  alias, 1 drivers
E_000001c37c4fa490 .event posedge, v000001c37c572200_0, v000001c37c5826e0_0;
S_000001c37c57f860 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001c37c349f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001c37c584e10 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c37c584e48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c37c584e80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c37c584eb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c37c584ef0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c37c584f28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c37c584f60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c37c584f98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c37c584fd0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c37c585008 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c37c585040 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c37c585078 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c37c5850b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c37c5850e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c37c585120 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c37c585158 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c37c585190 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c37c5851c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c37c585200 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c37c585238 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c37c585270 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c37c5852a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c37c5852e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c37c585318 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c37c585350 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c37c582000_0 .net "EX1_ALU_OPER1", 31 0, L_000001c37c5b43d0;  alias, 1 drivers
v000001c37c582460_0 .net "EX1_ALU_OPER2", 31 0, L_000001c37c61b850;  alias, 1 drivers
v000001c37c582140_0 .net "EX1_PC", 31 0, v000001c37c5816a0_0;  alias, 1 drivers
v000001c37c5821e0_0 .net "EX1_PFC_to_IF", 31 0, L_000001c37c5b2bd0;  alias, 1 drivers
v000001c37c582280_0 .net "EX1_forward_to_B", 31 0, v000001c37c582fa0_0;  alias, 1 drivers
v000001c37c583360_0 .net "EX1_is_beq", 0 0, v000001c37c581600_0;  alias, 1 drivers
v000001c37c5830e0_0 .net "EX1_is_bne", 0 0, v000001c37c581060_0;  alias, 1 drivers
v000001c37c583cc0_0 .net "EX1_is_jal", 0 0, v000001c37c580e80_0;  alias, 1 drivers
v000001c37c583400_0 .net "EX1_is_jr", 0 0, v000001c37c5812e0_0;  alias, 1 drivers
v000001c37c583b80_0 .net "EX1_is_oper2_immed", 0 0, v000001c37c581ec0_0;  alias, 1 drivers
v000001c37c583fe0_0 .net "EX1_memread", 0 0, v000001c37c580ac0_0;  alias, 1 drivers
v000001c37c583c20_0 .net "EX1_memwrite", 0 0, v000001c37c5828c0_0;  alias, 1 drivers
v000001c37c584080_0 .net "EX1_opcode", 11 0, v000001c37c582820_0;  alias, 1 drivers
v000001c37c583680_0 .net "EX1_predicted", 0 0, v000001c37c582960_0;  alias, 1 drivers
v000001c37c583d60_0 .net "EX1_rd_ind", 4 0, v000001c37c580f20_0;  alias, 1 drivers
v000001c37c583e00_0 .net "EX1_rd_indzero", 0 0, v000001c37c581c40_0;  alias, 1 drivers
v000001c37c584620_0 .net "EX1_regwrite", 0 0, v000001c37c580a20_0;  alias, 1 drivers
v000001c37c5835e0_0 .net "EX1_rs1", 31 0, v000001c37c582dc0_0;  alias, 1 drivers
v000001c37c5846c0_0 .net "EX1_rs1_ind", 4 0, v000001c37c582aa0_0;  alias, 1 drivers
v000001c37c583180_0 .net "EX1_rs2_ind", 4 0, v000001c37c582be0_0;  alias, 1 drivers
v000001c37c584260_0 .net "EX1_rs2_out", 31 0, L_000001c37c61add0;  alias, 1 drivers
v000001c37c583ea0_0 .var "EX2_ALU_OPER1", 31 0;
v000001c37c583900_0 .var "EX2_ALU_OPER2", 31 0;
v000001c37c5839a0_0 .var "EX2_PC", 31 0;
v000001c37c5837c0_0 .var "EX2_PFC_to_IF", 31 0;
v000001c37c583220_0 .var "EX2_forward_to_B", 31 0;
v000001c37c583720_0 .var "EX2_is_beq", 0 0;
v000001c37c583f40_0 .var "EX2_is_bne", 0 0;
v000001c37c583a40_0 .var "EX2_is_jal", 0 0;
v000001c37c5841c0_0 .var "EX2_is_jr", 0 0;
v000001c37c584120_0 .var "EX2_is_oper2_immed", 0 0;
v000001c37c583860_0 .var "EX2_memread", 0 0;
v000001c37c5832c0_0 .var "EX2_memwrite", 0 0;
v000001c37c583ae0_0 .var "EX2_opcode", 11 0;
v000001c37c584300_0 .var "EX2_predicted", 0 0;
v000001c37c5843a0_0 .var "EX2_rd_ind", 4 0;
v000001c37c584440_0 .var "EX2_rd_indzero", 0 0;
v000001c37c5844e0_0 .var "EX2_regwrite", 0 0;
v000001c37c584580_0 .var "EX2_rs1", 31 0;
v000001c37c584760_0 .var "EX2_rs1_ind", 4 0;
v000001c37c5834a0_0 .var "EX2_rs2_ind", 4 0;
v000001c37c583540_0 .var "EX2_rs2_out", 31 0;
v000001c37c585cb0_0 .net "FLUSH", 0 0, v000001c37c585990_0;  alias, 1 drivers
v000001c37c5873d0_0 .net "clk", 0 0, L_000001c37c61b2a0;  1 drivers
v000001c37c586430_0 .net "rst", 0 0, v000001c37c5ae710_0;  alias, 1 drivers
E_000001c37c4fa3d0 .event posedge, v000001c37c572200_0, v000001c37c5873d0_0;
S_000001c37c57fea0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001c37c349f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001c37c58d3a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c37c58d3d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c37c58d410 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c37c58d448 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c37c58d480 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c37c58d4b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c37c58d4f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c37c58d528 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c37c58d560 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c37c58d598 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c37c58d5d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c37c58d608 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c37c58d640 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c37c58d678 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c37c58d6b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c37c58d6e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c37c58d720 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c37c58d758 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c37c58d790 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c37c58d7c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c37c58d800 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c37c58d838 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c37c58d870 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c37c58d8a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c37c58d8e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001c37c5b4440 .functor OR 1, L_000001c37c5af7f0, L_000001c37c5af890, C4<0>, C4<0>;
L_000001c37c5b4d70 .functor AND 1, L_000001c37c5b4440, L_000001c37c5b47c0, C4<1>, C4<1>;
L_000001c37c5b5400 .functor OR 1, L_000001c37c5af7f0, L_000001c37c5af890, C4<0>, C4<0>;
L_000001c37c5b46e0 .functor AND 1, L_000001c37c5b5400, L_000001c37c5b47c0, C4<1>, C4<1>;
L_000001c37c5b5470 .functor OR 1, L_000001c37c5af7f0, L_000001c37c5af890, C4<0>, C4<0>;
L_000001c37c5b5630 .functor AND 1, L_000001c37c5b5470, v000001c37c585ad0_0, C4<1>, C4<1>;
v000001c37c58c8d0_0 .net "EX1_memread", 0 0, v000001c37c580ac0_0;  alias, 1 drivers
v000001c37c58c010_0 .net "EX1_opcode", 11 0, v000001c37c582820_0;  alias, 1 drivers
v000001c37c58c0b0_0 .net "EX1_rd_ind", 4 0, v000001c37c580f20_0;  alias, 1 drivers
v000001c37c58b390_0 .net "EX1_rd_indzero", 0 0, v000001c37c581c40_0;  alias, 1 drivers
v000001c37c58c510_0 .net "EX2_memread", 0 0, v000001c37c583860_0;  alias, 1 drivers
v000001c37c58be30_0 .net "EX2_opcode", 11 0, v000001c37c583ae0_0;  alias, 1 drivers
v000001c37c58a710_0 .net "EX2_rd_ind", 4 0, v000001c37c5843a0_0;  alias, 1 drivers
v000001c37c58b070_0 .net "EX2_rd_indzero", 0 0, v000001c37c584440_0;  alias, 1 drivers
v000001c37c58c150_0 .net "ID_EX1_flush", 0 0, v000001c37c5862f0_0;  alias, 1 drivers
v000001c37c58aad0_0 .net "ID_EX2_flush", 0 0, v000001c37c585990_0;  alias, 1 drivers
v000001c37c58a7b0_0 .net "ID_is_beq", 0 0, L_000001c37c5af7f0;  alias, 1 drivers
v000001c37c58c1f0_0 .net "ID_is_bne", 0 0, L_000001c37c5af890;  alias, 1 drivers
v000001c37c58a850_0 .net "ID_is_j", 0 0, L_000001c37c5b1c30;  alias, 1 drivers
v000001c37c58a490_0 .net "ID_is_jal", 0 0, L_000001c37c5b1690;  alias, 1 drivers
v000001c37c58aa30_0 .net "ID_is_jr", 0 0, L_000001c37c5af9d0;  alias, 1 drivers
v000001c37c58acb0_0 .net "ID_opcode", 11 0, v000001c37c5a5cf0_0;  alias, 1 drivers
v000001c37c58b7f0_0 .net "ID_rs1_ind", 4 0, v000001c37c5a4670_0;  alias, 1 drivers
v000001c37c58b110_0 .net "ID_rs2_ind", 4 0, v000001c37c5a5f70_0;  alias, 1 drivers
v000001c37c58c330_0 .net "IF_ID_flush", 0 0, v000001c37c589770_0;  alias, 1 drivers
v000001c37c58b1b0_0 .net "IF_ID_write", 0 0, v000001c37c589a90_0;  alias, 1 drivers
v000001c37c58ac10_0 .net "PC_src", 2 0, L_000001c37c5af390;  alias, 1 drivers
v000001c37c58ca10_0 .net "PFC_to_EX", 31 0, L_000001c37c5afed0;  alias, 1 drivers
v000001c37c58adf0_0 .net "PFC_to_IF", 31 0, L_000001c37c5b0d30;  alias, 1 drivers
v000001c37c58ae90_0 .net "WB_rd_ind", 4 0, v000001c37c5a7a50_0;  alias, 1 drivers
v000001c37c58af30_0 .net "Wrong_prediction", 0 0, L_000001c37c61be00;  alias, 1 drivers
v000001c37c58c3d0_0 .net *"_ivl_11", 0 0, L_000001c37c5b46e0;  1 drivers
v000001c37c58afd0_0 .net *"_ivl_13", 9 0, L_000001c37c5afe30;  1 drivers
v000001c37c58c650_0 .net *"_ivl_15", 9 0, L_000001c37c5af070;  1 drivers
v000001c37c58bed0_0 .net *"_ivl_16", 9 0, L_000001c37c5b0e70;  1 drivers
v000001c37c58cab0_0 .net *"_ivl_19", 9 0, L_000001c37c5af110;  1 drivers
v000001c37c58b2f0_0 .net *"_ivl_20", 9 0, L_000001c37c5af4d0;  1 drivers
v000001c37c58b430_0 .net *"_ivl_25", 0 0, L_000001c37c5b5470;  1 drivers
v000001c37c58bbb0_0 .net *"_ivl_27", 0 0, L_000001c37c5b5630;  1 drivers
v000001c37c58b4d0_0 .net *"_ivl_29", 9 0, L_000001c37c5b0510;  1 drivers
v000001c37c58b9d0_0 .net *"_ivl_3", 0 0, L_000001c37c5b4440;  1 drivers
L_000001c37c5d01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001c37c58a5d0_0 .net/2u *"_ivl_30", 9 0, L_000001c37c5d01f0;  1 drivers
v000001c37c58c470_0 .net *"_ivl_32", 9 0, L_000001c37c5af570;  1 drivers
v000001c37c58c5b0_0 .net *"_ivl_35", 9 0, L_000001c37c5af610;  1 drivers
v000001c37c58c6f0_0 .net *"_ivl_37", 9 0, L_000001c37c5b0970;  1 drivers
v000001c37c58b570_0 .net *"_ivl_38", 9 0, L_000001c37c5b0bf0;  1 drivers
v000001c37c58b930_0 .net *"_ivl_40", 9 0, L_000001c37c5aed50;  1 drivers
L_000001c37c5d0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c37c58ba70_0 .net/2s *"_ivl_45", 21 0, L_000001c37c5d0238;  1 drivers
L_000001c37c5d0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c37c58a990_0 .net/2s *"_ivl_50", 21 0, L_000001c37c5d0280;  1 drivers
v000001c37c58cb50_0 .net *"_ivl_9", 0 0, L_000001c37c5b5400;  1 drivers
v000001c37c58bb10_0 .net "clk", 0 0, L_000001c37c4f1180;  alias, 1 drivers
v000001c37c58c790_0 .net "forward_to_B", 31 0, L_000001c37c5b08d0;  alias, 1 drivers
v000001c37c58a3f0_0 .net "imm", 31 0, v000001c37c589d10_0;  1 drivers
v000001c37c58a530_0 .net "inst", 31 0, v000001c37c58d2d0_0;  alias, 1 drivers
v000001c37c58a670_0 .net "is_branch_and_taken", 0 0, L_000001c37c5b4d70;  alias, 1 drivers
v000001c37c58bc50_0 .net "is_oper2_immed", 0 0, L_000001c37c5b42f0;  alias, 1 drivers
v000001c37c58a8f0_0 .net "mem_read", 0 0, L_000001c37c5b1b90;  alias, 1 drivers
v000001c37c58bcf0_0 .net "mem_write", 0 0, L_000001c37c5b2310;  alias, 1 drivers
v000001c37c58d0f0_0 .net "pc", 31 0, v000001c37c58cfb0_0;  alias, 1 drivers
v000001c37c58cbf0_0 .net "pc_write", 0 0, v000001c37c587e70_0;  alias, 1 drivers
v000001c37c58cc90_0 .net "predicted", 0 0, L_000001c37c5b47c0;  1 drivers
v000001c37c58cdd0_0 .net "predicted_to_EX", 0 0, v000001c37c585ad0_0;  alias, 1 drivers
v000001c37c58d050_0 .net "reg_write", 0 0, L_000001c37c5b1730;  alias, 1 drivers
v000001c37c58d190_0 .net "reg_write_from_wb", 0 0, v000001c37c5a8090_0;  alias, 1 drivers
v000001c37c58d230_0 .net "rs1", 31 0, v000001c37c58bd90_0;  alias, 1 drivers
v000001c37c58ce70_0 .net "rs2", 31 0, v000001c37c58c970_0;  alias, 1 drivers
v000001c37c58cd30_0 .net "rst", 0 0, v000001c37c5ae710_0;  alias, 1 drivers
v000001c37c58cf10_0 .net "wr_reg_data", 31 0, L_000001c37c63a420;  alias, 1 drivers
L_000001c37c5b08d0 .functor MUXZ 32, v000001c37c58c970_0, v000001c37c589d10_0, L_000001c37c5b42f0, C4<>;
L_000001c37c5afe30 .part v000001c37c58cfb0_0, 0, 10;
L_000001c37c5af070 .part v000001c37c58d2d0_0, 0, 10;
L_000001c37c5b0e70 .arith/sum 10, L_000001c37c5afe30, L_000001c37c5af070;
L_000001c37c5af110 .part v000001c37c58d2d0_0, 0, 10;
L_000001c37c5af4d0 .functor MUXZ 10, L_000001c37c5af110, L_000001c37c5b0e70, L_000001c37c5b46e0, C4<>;
L_000001c37c5b0510 .part v000001c37c58cfb0_0, 0, 10;
L_000001c37c5af570 .arith/sum 10, L_000001c37c5b0510, L_000001c37c5d01f0;
L_000001c37c5af610 .part v000001c37c58cfb0_0, 0, 10;
L_000001c37c5b0970 .part v000001c37c58d2d0_0, 0, 10;
L_000001c37c5b0bf0 .arith/sum 10, L_000001c37c5af610, L_000001c37c5b0970;
L_000001c37c5aed50 .functor MUXZ 10, L_000001c37c5b0bf0, L_000001c37c5af570, L_000001c37c5b5630, C4<>;
L_000001c37c5b0d30 .concat8 [ 10 22 0 0], L_000001c37c5af4d0, L_000001c37c5d0238;
L_000001c37c5afed0 .concat8 [ 10 22 0 0], L_000001c37c5aed50, L_000001c37c5d0280;
S_000001c37c57fd10 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001c37c57fea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001c37c58d920 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c37c58d958 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c37c58d990 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c37c58d9c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c37c58da00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c37c58da38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c37c58da70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c37c58daa8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c37c58dae0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c37c58db18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c37c58db50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c37c58db88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c37c58dbc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c37c58dbf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c37c58dc30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c37c58dc68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c37c58dca0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c37c58dcd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c37c58dd10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c37c58dd48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c37c58dd80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c37c58ddb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c37c58ddf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c37c58de28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c37c58de60 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001c37c5b4210 .functor OR 1, L_000001c37c5b47c0, L_000001c37c5af2f0, C4<0>, C4<0>;
L_000001c37c5b56a0 .functor OR 1, L_000001c37c5b4210, L_000001c37c5b00b0, C4<0>, C4<0>;
v000001c37c586e30_0 .net "EX1_opcode", 11 0, v000001c37c582820_0;  alias, 1 drivers
v000001c37c585e90_0 .net "EX2_opcode", 11 0, v000001c37c583ae0_0;  alias, 1 drivers
v000001c37c586110_0 .net "ID_opcode", 11 0, v000001c37c5a5cf0_0;  alias, 1 drivers
v000001c37c586bb0_0 .net "PC_src", 2 0, L_000001c37c5af390;  alias, 1 drivers
v000001c37c585df0_0 .net "Wrong_prediction", 0 0, L_000001c37c61be00;  alias, 1 drivers
L_000001c37c5d03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001c37c587010_0 .net/2u *"_ivl_0", 2 0, L_000001c37c5d03e8;  1 drivers
v000001c37c5871f0_0 .net *"_ivl_10", 0 0, L_000001c37c5b0f10;  1 drivers
L_000001c37c5d0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001c37c586890_0 .net/2u *"_ivl_12", 2 0, L_000001c37c5d0508;  1 drivers
L_000001c37c5d0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001c37c586d90_0 .net/2u *"_ivl_14", 11 0, L_000001c37c5d0550;  1 drivers
v000001c37c585f30_0 .net *"_ivl_16", 0 0, L_000001c37c5af2f0;  1 drivers
v000001c37c587510_0 .net *"_ivl_19", 0 0, L_000001c37c5b4210;  1 drivers
L_000001c37c5d0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001c37c5867f0_0 .net/2u *"_ivl_2", 11 0, L_000001c37c5d0430;  1 drivers
L_000001c37c5d0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001c37c5858f0_0 .net/2u *"_ivl_20", 11 0, L_000001c37c5d0598;  1 drivers
v000001c37c585fd0_0 .net *"_ivl_22", 0 0, L_000001c37c5b00b0;  1 drivers
v000001c37c587a10_0 .net *"_ivl_25", 0 0, L_000001c37c5b56a0;  1 drivers
L_000001c37c5d05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001c37c586cf0_0 .net/2u *"_ivl_26", 2 0, L_000001c37c5d05e0;  1 drivers
L_000001c37c5d0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c37c587830_0 .net/2u *"_ivl_28", 2 0, L_000001c37c5d0628;  1 drivers
v000001c37c586ed0_0 .net *"_ivl_30", 2 0, L_000001c37c5ae850;  1 drivers
v000001c37c586f70_0 .net *"_ivl_32", 2 0, L_000001c37c5b0150;  1 drivers
v000001c37c586930_0 .net *"_ivl_34", 2 0, L_000001c37c5afa70;  1 drivers
v000001c37c587290_0 .net *"_ivl_4", 0 0, L_000001c37c5b0010;  1 drivers
L_000001c37c5d0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001c37c587790_0 .net/2u *"_ivl_6", 2 0, L_000001c37c5d0478;  1 drivers
L_000001c37c5d04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001c37c5857b0_0 .net/2u *"_ivl_8", 11 0, L_000001c37c5d04c0;  1 drivers
v000001c37c5861b0_0 .net "clk", 0 0, L_000001c37c4f1180;  alias, 1 drivers
v000001c37c5869d0_0 .net "predicted", 0 0, L_000001c37c5b47c0;  alias, 1 drivers
v000001c37c586a70_0 .net "predicted_to_EX", 0 0, v000001c37c585ad0_0;  alias, 1 drivers
v000001c37c5878d0_0 .net "rst", 0 0, v000001c37c5ae710_0;  alias, 1 drivers
v000001c37c587970_0 .net "state", 1 0, v000001c37c586c50_0;  1 drivers
L_000001c37c5b0010 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d0430;
L_000001c37c5b0f10 .cmp/eq 12, v000001c37c582820_0, L_000001c37c5d04c0;
L_000001c37c5af2f0 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d0550;
L_000001c37c5b00b0 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d0598;
L_000001c37c5ae850 .functor MUXZ 3, L_000001c37c5d0628, L_000001c37c5d05e0, L_000001c37c5b56a0, C4<>;
L_000001c37c5b0150 .functor MUXZ 3, L_000001c37c5ae850, L_000001c37c5d0508, L_000001c37c5b0f10, C4<>;
L_000001c37c5afa70 .functor MUXZ 3, L_000001c37c5b0150, L_000001c37c5d0478, L_000001c37c5b0010, C4<>;
L_000001c37c5af390 .functor MUXZ 3, L_000001c37c5afa70, L_000001c37c5d03e8, L_000001c37c61be00, C4<>;
S_000001c37c5804e0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001c37c57fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001c37c58dea0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c37c58ded8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c37c58df10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c37c58df48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c37c58df80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c37c58dfb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c37c58dff0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c37c58e028 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c37c58e060 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c37c58e098 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c37c58e0d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c37c58e108 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c37c58e140 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c37c58e178 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c37c58e1b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c37c58e1e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c37c58e220 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c37c58e258 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c37c58e290 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c37c58e2c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c37c58e300 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c37c58e338 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c37c58e370 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c37c58e3a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c37c58e3e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001c37c5b4ec0 .functor OR 1, L_000001c37c5af1b0, L_000001c37c5b0fb0, C4<0>, C4<0>;
L_000001c37c5b4520 .functor OR 1, L_000001c37c5b0dd0, L_000001c37c5aff70, C4<0>, C4<0>;
L_000001c37c5b5550 .functor AND 1, L_000001c37c5b4ec0, L_000001c37c5b4520, C4<1>, C4<1>;
L_000001c37c5b4d00 .functor NOT 1, L_000001c37c5b5550, C4<0>, C4<0>, C4<0>;
L_000001c37c5b4910 .functor OR 1, v000001c37c5ae710_0, L_000001c37c5b4d00, C4<0>, C4<0>;
L_000001c37c5b47c0 .functor NOT 1, L_000001c37c5b4910, C4<0>, C4<0>, C4<0>;
v000001c37c5875b0_0 .net "EX_opcode", 11 0, v000001c37c583ae0_0;  alias, 1 drivers
v000001c37c5870b0_0 .net "ID_opcode", 11 0, v000001c37c5a5cf0_0;  alias, 1 drivers
v000001c37c5864d0_0 .net "Wrong_prediction", 0 0, L_000001c37c61be00;  alias, 1 drivers
L_000001c37c5d02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001c37c586570_0 .net/2u *"_ivl_0", 11 0, L_000001c37c5d02c8;  1 drivers
L_000001c37c5d0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c37c586b10_0 .net/2u *"_ivl_10", 1 0, L_000001c37c5d0358;  1 drivers
v000001c37c5855d0_0 .net *"_ivl_12", 0 0, L_000001c37c5b0dd0;  1 drivers
L_000001c37c5d03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001c37c587470_0 .net/2u *"_ivl_14", 1 0, L_000001c37c5d03a0;  1 drivers
v000001c37c586750_0 .net *"_ivl_16", 0 0, L_000001c37c5aff70;  1 drivers
v000001c37c587ab0_0 .net *"_ivl_19", 0 0, L_000001c37c5b4520;  1 drivers
v000001c37c585670_0 .net *"_ivl_2", 0 0, L_000001c37c5af1b0;  1 drivers
v000001c37c585a30_0 .net *"_ivl_21", 0 0, L_000001c37c5b5550;  1 drivers
v000001c37c585d50_0 .net *"_ivl_22", 0 0, L_000001c37c5b4d00;  1 drivers
v000001c37c586610_0 .net *"_ivl_25", 0 0, L_000001c37c5b4910;  1 drivers
L_000001c37c5d0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001c37c586070_0 .net/2u *"_ivl_4", 11 0, L_000001c37c5d0310;  1 drivers
v000001c37c5866b0_0 .net *"_ivl_6", 0 0, L_000001c37c5b0fb0;  1 drivers
v000001c37c587150_0 .net *"_ivl_9", 0 0, L_000001c37c5b4ec0;  1 drivers
v000001c37c585710_0 .net "clk", 0 0, L_000001c37c4f1180;  alias, 1 drivers
v000001c37c587650_0 .net "predicted", 0 0, L_000001c37c5b47c0;  alias, 1 drivers
v000001c37c585ad0_0 .var "predicted_to_EX", 0 0;
v000001c37c5876f0_0 .net "rst", 0 0, v000001c37c5ae710_0;  alias, 1 drivers
v000001c37c586c50_0 .var "state", 1 0;
E_000001c37c4fa650 .event posedge, v000001c37c585710_0, v000001c37c572200_0;
L_000001c37c5af1b0 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d02c8;
L_000001c37c5b0fb0 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d0310;
L_000001c37c5b0dd0 .cmp/eq 2, v000001c37c586c50_0, L_000001c37c5d0358;
L_000001c37c5aff70 .cmp/eq 2, v000001c37c586c50_0, L_000001c37c5d03a0;
S_000001c37c57e8c0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001c37c57fea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001c37c598440 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c37c598478 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c37c5984b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c37c5984e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c37c598520 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c37c598558 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c37c598590 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c37c5985c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c37c598600 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c37c598638 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c37c598670 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c37c5986a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c37c5986e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c37c598718 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c37c598750 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c37c598788 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c37c5987c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c37c5987f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c37c598830 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c37c598868 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c37c5988a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c37c5988d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c37c598910 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c37c598948 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c37c598980 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c37c587b50_0 .net "EX1_memread", 0 0, v000001c37c580ac0_0;  alias, 1 drivers
v000001c37c5853f0_0 .net "EX1_rd_ind", 4 0, v000001c37c580f20_0;  alias, 1 drivers
v000001c37c585490_0 .net "EX1_rd_indzero", 0 0, v000001c37c581c40_0;  alias, 1 drivers
v000001c37c585530_0 .net "EX2_memread", 0 0, v000001c37c583860_0;  alias, 1 drivers
v000001c37c585850_0 .net "EX2_rd_ind", 4 0, v000001c37c5843a0_0;  alias, 1 drivers
v000001c37c586250_0 .net "EX2_rd_indzero", 0 0, v000001c37c584440_0;  alias, 1 drivers
v000001c37c5862f0_0 .var "ID_EX1_flush", 0 0;
v000001c37c585990_0 .var "ID_EX2_flush", 0 0;
v000001c37c585b70_0 .net "ID_opcode", 11 0, v000001c37c5a5cf0_0;  alias, 1 drivers
v000001c37c585c10_0 .net "ID_rs1_ind", 4 0, v000001c37c5a4670_0;  alias, 1 drivers
v000001c37c586390_0 .net "ID_rs2_ind", 4 0, v000001c37c5a5f70_0;  alias, 1 drivers
v000001c37c589a90_0 .var "IF_ID_Write", 0 0;
v000001c37c589770_0 .var "IF_ID_flush", 0 0;
v000001c37c587e70_0 .var "PC_Write", 0 0;
v000001c37c589450_0 .net "Wrong_prediction", 0 0, L_000001c37c61be00;  alias, 1 drivers
E_000001c37c4fa790/0 .event anyedge, v000001c37c578010_0, v000001c37c580ac0_0, v000001c37c581c40_0, v000001c37c5817e0_0;
E_000001c37c4fa790/1 .event anyedge, v000001c37c580f20_0, v000001c37c5825a0_0, v000001c37c496130_0, v000001c37c584440_0;
E_000001c37c4fa790/2 .event anyedge, v000001c37c571800_0, v000001c37c5811a0_0;
E_000001c37c4fa790 .event/or E_000001c37c4fa790/0, E_000001c37c4fa790/1, E_000001c37c4fa790/2;
S_000001c37c57f9f0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001c37c57fea0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001c37c5989c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c37c5989f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c37c598a30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c37c598a68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c37c598aa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c37c598ad8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c37c598b10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c37c598b48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c37c598b80 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c37c598bb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c37c598bf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c37c598c28 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c37c598c60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c37c598c98 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c37c598cd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c37c598d08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c37c598d40 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c37c598d78 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c37c598db0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c37c598de8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c37c598e20 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c37c598e58 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c37c598e90 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c37c598ec8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c37c598f00 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001c37c5b4670 .functor OR 1, L_000001c37c5ae990, L_000001c37c5aead0, C4<0>, C4<0>;
L_000001c37c5b5780 .functor OR 1, L_000001c37c5b4670, L_000001c37c5aeb70, C4<0>, C4<0>;
L_000001c37c5b4590 .functor OR 1, L_000001c37c5b5780, L_000001c37c5aedf0, C4<0>, C4<0>;
L_000001c37c5b55c0 .functor OR 1, L_000001c37c5b4590, L_000001c37c5af430, C4<0>, C4<0>;
L_000001c37c5b4980 .functor OR 1, L_000001c37c5b55c0, L_000001c37c5af930, C4<0>, C4<0>;
L_000001c37c5b4600 .functor OR 1, L_000001c37c5b4980, L_000001c37c5b01f0, C4<0>, C4<0>;
L_000001c37c5b5a20 .functor OR 1, L_000001c37c5b4600, L_000001c37c5af6b0, C4<0>, C4<0>;
L_000001c37c5b42f0 .functor OR 1, L_000001c37c5b5a20, L_000001c37c5af750, C4<0>, C4<0>;
L_000001c37c5b4a60 .functor OR 1, L_000001c37c5b2130, L_000001c37c5b23b0, C4<0>, C4<0>;
L_000001c37c5b58d0 .functor OR 1, L_000001c37c5b4a60, L_000001c37c5b2c70, C4<0>, C4<0>;
L_000001c37c5b4ad0 .functor OR 1, L_000001c37c5b58d0, L_000001c37c5b2ef0, C4<0>, C4<0>;
L_000001c37c5b5710 .functor OR 1, L_000001c37c5b4ad0, L_000001c37c5b12d0, C4<0>, C4<0>;
v000001c37c588230_0 .net "ID_opcode", 11 0, v000001c37c5a5cf0_0;  alias, 1 drivers
L_000001c37c5d0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001c37c5882d0_0 .net/2u *"_ivl_0", 11 0, L_000001c37c5d0670;  1 drivers
L_000001c37c5d0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001c37c588910_0 .net/2u *"_ivl_10", 11 0, L_000001c37c5d0700;  1 drivers
L_000001c37c5d0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001c37c58a210_0 .net/2u *"_ivl_102", 11 0, L_000001c37c5d0bc8;  1 drivers
L_000001c37c5d0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001c37c587c90_0 .net/2u *"_ivl_106", 11 0, L_000001c37c5d0c10;  1 drivers
v000001c37c588050_0 .net *"_ivl_12", 0 0, L_000001c37c5aeb70;  1 drivers
v000001c37c589310_0 .net *"_ivl_15", 0 0, L_000001c37c5b5780;  1 drivers
L_000001c37c5d0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001c37c5889b0_0 .net/2u *"_ivl_16", 11 0, L_000001c37c5d0748;  1 drivers
v000001c37c587fb0_0 .net *"_ivl_18", 0 0, L_000001c37c5aedf0;  1 drivers
v000001c37c588370_0 .net *"_ivl_2", 0 0, L_000001c37c5ae990;  1 drivers
v000001c37c5894f0_0 .net *"_ivl_21", 0 0, L_000001c37c5b4590;  1 drivers
L_000001c37c5d0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001c37c589130_0 .net/2u *"_ivl_22", 11 0, L_000001c37c5d0790;  1 drivers
v000001c37c589f90_0 .net *"_ivl_24", 0 0, L_000001c37c5af430;  1 drivers
v000001c37c588870_0 .net *"_ivl_27", 0 0, L_000001c37c5b55c0;  1 drivers
L_000001c37c5d07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001c37c589b30_0 .net/2u *"_ivl_28", 11 0, L_000001c37c5d07d8;  1 drivers
v000001c37c588690_0 .net *"_ivl_30", 0 0, L_000001c37c5af930;  1 drivers
v000001c37c589bd0_0 .net *"_ivl_33", 0 0, L_000001c37c5b4980;  1 drivers
L_000001c37c5d0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001c37c588a50_0 .net/2u *"_ivl_34", 11 0, L_000001c37c5d0820;  1 drivers
v000001c37c587f10_0 .net *"_ivl_36", 0 0, L_000001c37c5b01f0;  1 drivers
v000001c37c58a030_0 .net *"_ivl_39", 0 0, L_000001c37c5b4600;  1 drivers
L_000001c37c5d06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001c37c589810_0 .net/2u *"_ivl_4", 11 0, L_000001c37c5d06b8;  1 drivers
L_000001c37c5d0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001c37c589e50_0 .net/2u *"_ivl_40", 11 0, L_000001c37c5d0868;  1 drivers
v000001c37c588410_0 .net *"_ivl_42", 0 0, L_000001c37c5af6b0;  1 drivers
v000001c37c588af0_0 .net *"_ivl_45", 0 0, L_000001c37c5b5a20;  1 drivers
L_000001c37c5d08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001c37c58a0d0_0 .net/2u *"_ivl_46", 11 0, L_000001c37c5d08b0;  1 drivers
v000001c37c589270_0 .net *"_ivl_48", 0 0, L_000001c37c5af750;  1 drivers
L_000001c37c5d08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001c37c588d70_0 .net/2u *"_ivl_52", 11 0, L_000001c37c5d08f8;  1 drivers
L_000001c37c5d0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001c37c589c70_0 .net/2u *"_ivl_56", 11 0, L_000001c37c5d0940;  1 drivers
v000001c37c588730_0 .net *"_ivl_6", 0 0, L_000001c37c5aead0;  1 drivers
L_000001c37c5d0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001c37c5884b0_0 .net/2u *"_ivl_60", 11 0, L_000001c37c5d0988;  1 drivers
L_000001c37c5d09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001c37c588b90_0 .net/2u *"_ivl_64", 11 0, L_000001c37c5d09d0;  1 drivers
L_000001c37c5d0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001c37c587d30_0 .net/2u *"_ivl_68", 11 0, L_000001c37c5d0a18;  1 drivers
L_000001c37c5d0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001c37c589590_0 .net/2u *"_ivl_72", 11 0, L_000001c37c5d0a60;  1 drivers
v000001c37c58a170_0 .net *"_ivl_74", 0 0, L_000001c37c5b2130;  1 drivers
L_000001c37c5d0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001c37c5887d0_0 .net/2u *"_ivl_76", 11 0, L_000001c37c5d0aa8;  1 drivers
v000001c37c5898b0_0 .net *"_ivl_78", 0 0, L_000001c37c5b23b0;  1 drivers
v000001c37c589630_0 .net *"_ivl_81", 0 0, L_000001c37c5b4a60;  1 drivers
L_000001c37c5d0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001c37c588f50_0 .net/2u *"_ivl_82", 11 0, L_000001c37c5d0af0;  1 drivers
v000001c37c588550_0 .net *"_ivl_84", 0 0, L_000001c37c5b2c70;  1 drivers
v000001c37c5885f0_0 .net *"_ivl_87", 0 0, L_000001c37c5b58d0;  1 drivers
L_000001c37c5d0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001c37c58a2b0_0 .net/2u *"_ivl_88", 11 0, L_000001c37c5d0b38;  1 drivers
v000001c37c58a350_0 .net *"_ivl_9", 0 0, L_000001c37c5b4670;  1 drivers
v000001c37c5880f0_0 .net *"_ivl_90", 0 0, L_000001c37c5b2ef0;  1 drivers
v000001c37c5896d0_0 .net *"_ivl_93", 0 0, L_000001c37c5b4ad0;  1 drivers
L_000001c37c5d0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001c37c588ff0_0 .net/2u *"_ivl_94", 11 0, L_000001c37c5d0b80;  1 drivers
v000001c37c588c30_0 .net *"_ivl_96", 0 0, L_000001c37c5b12d0;  1 drivers
v000001c37c587bf0_0 .net *"_ivl_99", 0 0, L_000001c37c5b5710;  1 drivers
v000001c37c589ef0_0 .net "is_beq", 0 0, L_000001c37c5af7f0;  alias, 1 drivers
v000001c37c588cd0_0 .net "is_bne", 0 0, L_000001c37c5af890;  alias, 1 drivers
v000001c37c5893b0_0 .net "is_j", 0 0, L_000001c37c5b1c30;  alias, 1 drivers
v000001c37c589090_0 .net "is_jal", 0 0, L_000001c37c5b1690;  alias, 1 drivers
v000001c37c588e10_0 .net "is_jr", 0 0, L_000001c37c5af9d0;  alias, 1 drivers
v000001c37c5891d0_0 .net "is_oper2_immed", 0 0, L_000001c37c5b42f0;  alias, 1 drivers
v000001c37c588eb0_0 .net "memread", 0 0, L_000001c37c5b1b90;  alias, 1 drivers
v000001c37c589950_0 .net "memwrite", 0 0, L_000001c37c5b2310;  alias, 1 drivers
v000001c37c5899f0_0 .net "regwrite", 0 0, L_000001c37c5b1730;  alias, 1 drivers
L_000001c37c5ae990 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d0670;
L_000001c37c5aead0 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d06b8;
L_000001c37c5aeb70 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d0700;
L_000001c37c5aedf0 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d0748;
L_000001c37c5af430 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d0790;
L_000001c37c5af930 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d07d8;
L_000001c37c5b01f0 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d0820;
L_000001c37c5af6b0 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d0868;
L_000001c37c5af750 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d08b0;
L_000001c37c5af7f0 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d08f8;
L_000001c37c5af890 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d0940;
L_000001c37c5af9d0 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d0988;
L_000001c37c5b1690 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d09d0;
L_000001c37c5b1c30 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d0a18;
L_000001c37c5b2130 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d0a60;
L_000001c37c5b23b0 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d0aa8;
L_000001c37c5b2c70 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d0af0;
L_000001c37c5b2ef0 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d0b38;
L_000001c37c5b12d0 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d0b80;
L_000001c37c5b1730 .reduce/nor L_000001c37c5b5710;
L_000001c37c5b1b90 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d0bc8;
L_000001c37c5b2310 .cmp/eq 12, v000001c37c5a5cf0_0, L_000001c37c5d0c10;
S_000001c37c57ea50 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001c37c57fea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001c37c598f40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c37c598f78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c37c598fb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c37c598fe8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c37c599020 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c37c599058 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c37c599090 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c37c5990c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c37c599100 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c37c599138 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c37c599170 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c37c5991a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c37c5991e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c37c599218 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c37c599250 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c37c599288 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c37c5992c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c37c5992f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c37c599330 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c37c599368 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c37c5993a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c37c5993d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c37c599410 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c37c599448 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c37c599480 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c37c589d10_0 .var "Immed", 31 0;
v000001c37c589db0_0 .net "Inst", 31 0, v000001c37c58d2d0_0;  alias, 1 drivers
v000001c37c587dd0_0 .net "opcode", 11 0, v000001c37c5a5cf0_0;  alias, 1 drivers
E_000001c37c4f9990 .event anyedge, v000001c37c5811a0_0, v000001c37c589db0_0;
S_000001c37c57f3b0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001c37c57fea0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001c37c58bd90_0 .var "Read_data1", 31 0;
v000001c37c58c970_0 .var "Read_data2", 31 0;
v000001c37c58b250_0 .net "Read_reg1", 4 0, v000001c37c5a4670_0;  alias, 1 drivers
v000001c37c58b750_0 .net "Read_reg2", 4 0, v000001c37c5a5f70_0;  alias, 1 drivers
v000001c37c58ad50_0 .net "Write_data", 31 0, L_000001c37c63a420;  alias, 1 drivers
v000001c37c58b610_0 .net "Write_en", 0 0, v000001c37c5a8090_0;  alias, 1 drivers
v000001c37c58b890_0 .net "Write_reg", 4 0, v000001c37c5a7a50_0;  alias, 1 drivers
v000001c37c58b6b0_0 .net "clk", 0 0, L_000001c37c4f1180;  alias, 1 drivers
v000001c37c58ab70_0 .var/i "i", 31 0;
v000001c37c58c290 .array "reg_file", 0 31, 31 0;
v000001c37c58bf70_0 .net "rst", 0 0, v000001c37c5ae710_0;  alias, 1 drivers
E_000001c37c4fa4d0 .event posedge, v000001c37c585710_0;
S_000001c37c580030 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001c37c57f3b0;
 .timescale 0 0;
v000001c37c58c830_0 .var/i "i", 31 0;
S_000001c37c57fb80 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001c37c349f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001c37c5994c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c37c5994f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c37c599530 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c37c599568 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c37c5995a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c37c5995d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c37c599610 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c37c599648 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c37c599680 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c37c5996b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c37c5996f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c37c599728 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c37c599760 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c37c599798 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c37c5997d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c37c599808 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c37c599840 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c37c599878 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c37c5998b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c37c5998e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c37c599920 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c37c599958 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c37c599990 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c37c5999c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c37c599a00 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c37c58d2d0_0 .var "ID_INST", 31 0;
v000001c37c58cfb0_0 .var "ID_PC", 31 0;
v000001c37c5a5cf0_0 .var "ID_opcode", 11 0;
v000001c37c5a61f0_0 .var "ID_rd_ind", 4 0;
v000001c37c5a4670_0 .var "ID_rs1_ind", 4 0;
v000001c37c5a5f70_0 .var "ID_rs2_ind", 4 0;
v000001c37c5a5430_0 .net "IF_FLUSH", 0 0, v000001c37c589770_0;  alias, 1 drivers
v000001c37c5a4530_0 .net "IF_INST", 31 0, L_000001c37c5b4750;  alias, 1 drivers
v000001c37c5a4f30_0 .net "IF_PC", 31 0, v000001c37c5a6330_0;  alias, 1 drivers
v000001c37c5a54d0_0 .net "clk", 0 0, L_000001c37c5b5390;  1 drivers
v000001c37c5a4fd0_0 .net "if_id_Write", 0 0, v000001c37c589a90_0;  alias, 1 drivers
v000001c37c5a6010_0 .net "rst", 0 0, v000001c37c5ae710_0;  alias, 1 drivers
E_000001c37c4f9e90 .event posedge, v000001c37c572200_0, v000001c37c5a54d0_0;
S_000001c37c57f090 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001c37c349f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001c37c5a81d0_0 .net "EX1_PFC", 31 0, L_000001c37c5b2bd0;  alias, 1 drivers
v000001c37c5a8ef0_0 .net "EX2_PFC", 31 0, v000001c37c5837c0_0;  alias, 1 drivers
v000001c37c5a8450_0 .net "ID_PFC", 31 0, L_000001c37c5b0d30;  alias, 1 drivers
v000001c37c5a9030_0 .net "PC_src", 2 0, L_000001c37c5af390;  alias, 1 drivers
v000001c37c5a7e10_0 .net "PC_write", 0 0, v000001c37c587e70_0;  alias, 1 drivers
L_000001c37c5d0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c37c5a79b0_0 .net/2u *"_ivl_0", 31 0, L_000001c37c5d0088;  1 drivers
v000001c37c5a86d0_0 .net "clk", 0 0, L_000001c37c4f1180;  alias, 1 drivers
v000001c37c5a7eb0_0 .net "inst", 31 0, L_000001c37c5b4750;  alias, 1 drivers
v000001c37c5a7410_0 .net "inst_mem_in", 31 0, v000001c37c5a6330_0;  alias, 1 drivers
v000001c37c5a7cd0_0 .net "pc_reg_in", 31 0, L_000001c37c5b5b70;  1 drivers
v000001c37c5a8950_0 .net "rst", 0 0, v000001c37c5ae710_0;  alias, 1 drivers
L_000001c37c5afbb0 .arith/sum 32, v000001c37c5a6330_0, L_000001c37c5d0088;
S_000001c37c57ebe0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001c37c57f090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001c37c5b4750 .functor BUFZ 32, L_000001c37c5b06f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c37c5a5570_0 .net "Data_Out", 31 0, L_000001c37c5b4750;  alias, 1 drivers
v000001c37c5a4b70 .array "InstMem", 0 1023, 31 0;
v000001c37c5a4df0_0 .net *"_ivl_0", 31 0, L_000001c37c5b06f0;  1 drivers
v000001c37c5a4a30_0 .net *"_ivl_3", 9 0, L_000001c37c5b0790;  1 drivers
v000001c37c5a4710_0 .net *"_ivl_4", 11 0, L_000001c37c5afc50;  1 drivers
L_000001c37c5d01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c37c5a5890_0 .net *"_ivl_7", 1 0, L_000001c37c5d01a8;  1 drivers
v000001c37c5a59d0_0 .net "addr", 31 0, v000001c37c5a6330_0;  alias, 1 drivers
v000001c37c5a5750_0 .net "clk", 0 0, L_000001c37c4f1180;  alias, 1 drivers
v000001c37c5a6150_0 .var/i "i", 31 0;
L_000001c37c5b06f0 .array/port v000001c37c5a4b70, L_000001c37c5afc50;
L_000001c37c5b0790 .part v000001c37c5a6330_0, 0, 10;
L_000001c37c5afc50 .concat [ 10 2 0 0], L_000001c37c5b0790, L_000001c37c5d01a8;
S_000001c37c57f6d0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001c37c57f090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001c37c4fa890 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001c37c5a5d90_0 .net "DataIn", 31 0, L_000001c37c5b5b70;  alias, 1 drivers
v000001c37c5a6330_0 .var "DataOut", 31 0;
v000001c37c5a5610_0 .net "PC_Write", 0 0, v000001c37c587e70_0;  alias, 1 drivers
v000001c37c5a57f0_0 .net "clk", 0 0, L_000001c37c4f1180;  alias, 1 drivers
v000001c37c5a5930_0 .net "rst", 0 0, v000001c37c5ae710_0;  alias, 1 drivers
S_000001c37c57ed70 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001c37c57f090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001c37c4fa190 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001c37c4f1570 .functor NOT 1, L_000001c37c5b0650, C4<0>, C4<0>, C4<0>;
L_000001c37c4f1420 .functor NOT 1, L_000001c37c5b0290, C4<0>, C4<0>, C4<0>;
L_000001c37c4f1490 .functor AND 1, L_000001c37c4f1570, L_000001c37c4f1420, C4<1>, C4<1>;
L_000001c37c48e060 .functor NOT 1, L_000001c37c5af250, C4<0>, C4<0>, C4<0>;
L_000001c37c48da40 .functor AND 1, L_000001c37c4f1490, L_000001c37c48e060, C4<1>, C4<1>;
L_000001c37c48d1f0 .functor AND 32, L_000001c37c5afb10, L_000001c37c5afbb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c37c48d730 .functor NOT 1, L_000001c37c5b0330, C4<0>, C4<0>, C4<0>;
L_000001c37c5b5c50 .functor NOT 1, L_000001c37c5b0830, C4<0>, C4<0>, C4<0>;
L_000001c37c5b5da0 .functor AND 1, L_000001c37c48d730, L_000001c37c5b5c50, C4<1>, C4<1>;
L_000001c37c5b5e10 .functor AND 1, L_000001c37c5b5da0, L_000001c37c5aea30, C4<1>, C4<1>;
L_000001c37c5b5f60 .functor AND 32, L_000001c37c5afcf0, L_000001c37c5b0d30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c37c5b5e80 .functor OR 32, L_000001c37c48d1f0, L_000001c37c5b5f60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c37c5b5ef0 .functor NOT 1, L_000001c37c5aecb0, C4<0>, C4<0>, C4<0>;
L_000001c37c5b5d30 .functor AND 1, L_000001c37c5b5ef0, L_000001c37c5b0b50, C4<1>, C4<1>;
L_000001c37c5b5cc0 .functor NOT 1, L_000001c37c5b0a10, C4<0>, C4<0>, C4<0>;
L_000001c37c5b54e0 .functor AND 1, L_000001c37c5b5d30, L_000001c37c5b5cc0, C4<1>, C4<1>;
L_000001c37c5b51d0 .functor AND 32, L_000001c37c5ae8f0, v000001c37c5a6330_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c37c5b4830 .functor OR 32, L_000001c37c5b5e80, L_000001c37c5b51d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c37c5b5940 .functor NOT 1, L_000001c37c5b03d0, C4<0>, C4<0>, C4<0>;
L_000001c37c5b5be0 .functor AND 1, L_000001c37c5b5940, L_000001c37c5b0c90, C4<1>, C4<1>;
L_000001c37c5b4050 .functor AND 1, L_000001c37c5b5be0, L_000001c37c5afd90, C4<1>, C4<1>;
L_000001c37c5b4f30 .functor AND 32, L_000001c37c5aec10, L_000001c37c5b2bd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c37c5b5320 .functor OR 32, L_000001c37c5b4830, L_000001c37c5b4f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c37c5b48a0 .functor NOT 1, L_000001c37c5aef30, C4<0>, C4<0>, C4<0>;
L_000001c37c5b40c0 .functor AND 1, L_000001c37c5aee90, L_000001c37c5b48a0, C4<1>, C4<1>;
L_000001c37c5b4360 .functor NOT 1, L_000001c37c5b0470, C4<0>, C4<0>, C4<0>;
L_000001c37c5b49f0 .functor AND 1, L_000001c37c5b40c0, L_000001c37c5b4360, C4<1>, C4<1>;
L_000001c37c5b44b0 .functor AND 32, L_000001c37c5aefd0, v000001c37c5837c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c37c5b5b70 .functor OR 32, L_000001c37c5b5320, L_000001c37c5b44b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c37c5a56b0_0 .net *"_ivl_1", 0 0, L_000001c37c5b0650;  1 drivers
v000001c37c5a5a70_0 .net *"_ivl_11", 0 0, L_000001c37c5af250;  1 drivers
v000001c37c5a6970_0 .net *"_ivl_12", 0 0, L_000001c37c48e060;  1 drivers
v000001c37c5a48f0_0 .net *"_ivl_14", 0 0, L_000001c37c48da40;  1 drivers
v000001c37c5a45d0_0 .net *"_ivl_16", 31 0, L_000001c37c5afb10;  1 drivers
v000001c37c5a5070_0 .net *"_ivl_18", 31 0, L_000001c37c48d1f0;  1 drivers
v000001c37c5a4c10_0 .net *"_ivl_2", 0 0, L_000001c37c4f1570;  1 drivers
v000001c37c5a5b10_0 .net *"_ivl_21", 0 0, L_000001c37c5b0330;  1 drivers
v000001c37c5a68d0_0 .net *"_ivl_22", 0 0, L_000001c37c48d730;  1 drivers
v000001c37c5a5250_0 .net *"_ivl_25", 0 0, L_000001c37c5b0830;  1 drivers
v000001c37c5a5e30_0 .net *"_ivl_26", 0 0, L_000001c37c5b5c50;  1 drivers
v000001c37c5a6a10_0 .net *"_ivl_28", 0 0, L_000001c37c5b5da0;  1 drivers
v000001c37c5a5ed0_0 .net *"_ivl_31", 0 0, L_000001c37c5aea30;  1 drivers
v000001c37c5a4990_0 .net *"_ivl_32", 0 0, L_000001c37c5b5e10;  1 drivers
v000001c37c5a6290_0 .net *"_ivl_34", 31 0, L_000001c37c5afcf0;  1 drivers
v000001c37c5a47b0_0 .net *"_ivl_36", 31 0, L_000001c37c5b5f60;  1 drivers
v000001c37c5a63d0_0 .net *"_ivl_38", 31 0, L_000001c37c5b5e80;  1 drivers
v000001c37c5a4e90_0 .net *"_ivl_41", 0 0, L_000001c37c5aecb0;  1 drivers
v000001c37c5a5bb0_0 .net *"_ivl_42", 0 0, L_000001c37c5b5ef0;  1 drivers
v000001c37c5a66f0_0 .net *"_ivl_45", 0 0, L_000001c37c5b0b50;  1 drivers
v000001c37c5a4cb0_0 .net *"_ivl_46", 0 0, L_000001c37c5b5d30;  1 drivers
v000001c37c5a5c50_0 .net *"_ivl_49", 0 0, L_000001c37c5b0a10;  1 drivers
v000001c37c5a6470_0 .net *"_ivl_5", 0 0, L_000001c37c5b0290;  1 drivers
v000001c37c5a4ad0_0 .net *"_ivl_50", 0 0, L_000001c37c5b5cc0;  1 drivers
v000001c37c5a6510_0 .net *"_ivl_52", 0 0, L_000001c37c5b54e0;  1 drivers
v000001c37c5a65b0_0 .net *"_ivl_54", 31 0, L_000001c37c5ae8f0;  1 drivers
v000001c37c5a4850_0 .net *"_ivl_56", 31 0, L_000001c37c5b51d0;  1 drivers
v000001c37c5a6650_0 .net *"_ivl_58", 31 0, L_000001c37c5b4830;  1 drivers
v000001c37c5a4d50_0 .net *"_ivl_6", 0 0, L_000001c37c4f1420;  1 drivers
v000001c37c5a6790_0 .net *"_ivl_61", 0 0, L_000001c37c5b03d0;  1 drivers
v000001c37c5a5110_0 .net *"_ivl_62", 0 0, L_000001c37c5b5940;  1 drivers
v000001c37c5a6830_0 .net *"_ivl_65", 0 0, L_000001c37c5b0c90;  1 drivers
v000001c37c5a42b0_0 .net *"_ivl_66", 0 0, L_000001c37c5b5be0;  1 drivers
v000001c37c5a4350_0 .net *"_ivl_69", 0 0, L_000001c37c5afd90;  1 drivers
v000001c37c5a43f0_0 .net *"_ivl_70", 0 0, L_000001c37c5b4050;  1 drivers
v000001c37c5a4490_0 .net *"_ivl_72", 31 0, L_000001c37c5aec10;  1 drivers
v000001c37c5a51b0_0 .net *"_ivl_74", 31 0, L_000001c37c5b4f30;  1 drivers
v000001c37c5a52f0_0 .net *"_ivl_76", 31 0, L_000001c37c5b5320;  1 drivers
v000001c37c5a5390_0 .net *"_ivl_79", 0 0, L_000001c37c5aee90;  1 drivers
v000001c37c5a8770_0 .net *"_ivl_8", 0 0, L_000001c37c4f1490;  1 drivers
v000001c37c5a7b90_0 .net *"_ivl_81", 0 0, L_000001c37c5aef30;  1 drivers
v000001c37c5a84f0_0 .net *"_ivl_82", 0 0, L_000001c37c5b48a0;  1 drivers
v000001c37c5a6f10_0 .net *"_ivl_84", 0 0, L_000001c37c5b40c0;  1 drivers
v000001c37c5a7910_0 .net *"_ivl_87", 0 0, L_000001c37c5b0470;  1 drivers
v000001c37c5a6c90_0 .net *"_ivl_88", 0 0, L_000001c37c5b4360;  1 drivers
v000001c37c5a7870_0 .net *"_ivl_90", 0 0, L_000001c37c5b49f0;  1 drivers
v000001c37c5a7c30_0 .net *"_ivl_92", 31 0, L_000001c37c5aefd0;  1 drivers
v000001c37c5a8a90_0 .net *"_ivl_94", 31 0, L_000001c37c5b44b0;  1 drivers
v000001c37c5a7550_0 .net "ina", 31 0, L_000001c37c5afbb0;  1 drivers
v000001c37c5a77d0_0 .net "inb", 31 0, L_000001c37c5b0d30;  alias, 1 drivers
v000001c37c5a7d70_0 .net "inc", 31 0, v000001c37c5a6330_0;  alias, 1 drivers
v000001c37c5a6fb0_0 .net "ind", 31 0, L_000001c37c5b2bd0;  alias, 1 drivers
v000001c37c5a7af0_0 .net "ine", 31 0, v000001c37c5837c0_0;  alias, 1 drivers
L_000001c37c5d00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c37c5a6d30_0 .net "inf", 31 0, L_000001c37c5d00d0;  1 drivers
L_000001c37c5d0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c37c5a8b30_0 .net "ing", 31 0, L_000001c37c5d0118;  1 drivers
L_000001c37c5d0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c37c5a8810_0 .net "inh", 31 0, L_000001c37c5d0160;  1 drivers
v000001c37c5a88b0_0 .net "out", 31 0, L_000001c37c5b5b70;  alias, 1 drivers
v000001c37c5a74b0_0 .net "sel", 2 0, L_000001c37c5af390;  alias, 1 drivers
L_000001c37c5b0650 .part L_000001c37c5af390, 2, 1;
L_000001c37c5b0290 .part L_000001c37c5af390, 1, 1;
L_000001c37c5af250 .part L_000001c37c5af390, 0, 1;
LS_000001c37c5afb10_0_0 .concat [ 1 1 1 1], L_000001c37c48da40, L_000001c37c48da40, L_000001c37c48da40, L_000001c37c48da40;
LS_000001c37c5afb10_0_4 .concat [ 1 1 1 1], L_000001c37c48da40, L_000001c37c48da40, L_000001c37c48da40, L_000001c37c48da40;
LS_000001c37c5afb10_0_8 .concat [ 1 1 1 1], L_000001c37c48da40, L_000001c37c48da40, L_000001c37c48da40, L_000001c37c48da40;
LS_000001c37c5afb10_0_12 .concat [ 1 1 1 1], L_000001c37c48da40, L_000001c37c48da40, L_000001c37c48da40, L_000001c37c48da40;
LS_000001c37c5afb10_0_16 .concat [ 1 1 1 1], L_000001c37c48da40, L_000001c37c48da40, L_000001c37c48da40, L_000001c37c48da40;
LS_000001c37c5afb10_0_20 .concat [ 1 1 1 1], L_000001c37c48da40, L_000001c37c48da40, L_000001c37c48da40, L_000001c37c48da40;
LS_000001c37c5afb10_0_24 .concat [ 1 1 1 1], L_000001c37c48da40, L_000001c37c48da40, L_000001c37c48da40, L_000001c37c48da40;
LS_000001c37c5afb10_0_28 .concat [ 1 1 1 1], L_000001c37c48da40, L_000001c37c48da40, L_000001c37c48da40, L_000001c37c48da40;
LS_000001c37c5afb10_1_0 .concat [ 4 4 4 4], LS_000001c37c5afb10_0_0, LS_000001c37c5afb10_0_4, LS_000001c37c5afb10_0_8, LS_000001c37c5afb10_0_12;
LS_000001c37c5afb10_1_4 .concat [ 4 4 4 4], LS_000001c37c5afb10_0_16, LS_000001c37c5afb10_0_20, LS_000001c37c5afb10_0_24, LS_000001c37c5afb10_0_28;
L_000001c37c5afb10 .concat [ 16 16 0 0], LS_000001c37c5afb10_1_0, LS_000001c37c5afb10_1_4;
L_000001c37c5b0330 .part L_000001c37c5af390, 2, 1;
L_000001c37c5b0830 .part L_000001c37c5af390, 1, 1;
L_000001c37c5aea30 .part L_000001c37c5af390, 0, 1;
LS_000001c37c5afcf0_0_0 .concat [ 1 1 1 1], L_000001c37c5b5e10, L_000001c37c5b5e10, L_000001c37c5b5e10, L_000001c37c5b5e10;
LS_000001c37c5afcf0_0_4 .concat [ 1 1 1 1], L_000001c37c5b5e10, L_000001c37c5b5e10, L_000001c37c5b5e10, L_000001c37c5b5e10;
LS_000001c37c5afcf0_0_8 .concat [ 1 1 1 1], L_000001c37c5b5e10, L_000001c37c5b5e10, L_000001c37c5b5e10, L_000001c37c5b5e10;
LS_000001c37c5afcf0_0_12 .concat [ 1 1 1 1], L_000001c37c5b5e10, L_000001c37c5b5e10, L_000001c37c5b5e10, L_000001c37c5b5e10;
LS_000001c37c5afcf0_0_16 .concat [ 1 1 1 1], L_000001c37c5b5e10, L_000001c37c5b5e10, L_000001c37c5b5e10, L_000001c37c5b5e10;
LS_000001c37c5afcf0_0_20 .concat [ 1 1 1 1], L_000001c37c5b5e10, L_000001c37c5b5e10, L_000001c37c5b5e10, L_000001c37c5b5e10;
LS_000001c37c5afcf0_0_24 .concat [ 1 1 1 1], L_000001c37c5b5e10, L_000001c37c5b5e10, L_000001c37c5b5e10, L_000001c37c5b5e10;
LS_000001c37c5afcf0_0_28 .concat [ 1 1 1 1], L_000001c37c5b5e10, L_000001c37c5b5e10, L_000001c37c5b5e10, L_000001c37c5b5e10;
LS_000001c37c5afcf0_1_0 .concat [ 4 4 4 4], LS_000001c37c5afcf0_0_0, LS_000001c37c5afcf0_0_4, LS_000001c37c5afcf0_0_8, LS_000001c37c5afcf0_0_12;
LS_000001c37c5afcf0_1_4 .concat [ 4 4 4 4], LS_000001c37c5afcf0_0_16, LS_000001c37c5afcf0_0_20, LS_000001c37c5afcf0_0_24, LS_000001c37c5afcf0_0_28;
L_000001c37c5afcf0 .concat [ 16 16 0 0], LS_000001c37c5afcf0_1_0, LS_000001c37c5afcf0_1_4;
L_000001c37c5aecb0 .part L_000001c37c5af390, 2, 1;
L_000001c37c5b0b50 .part L_000001c37c5af390, 1, 1;
L_000001c37c5b0a10 .part L_000001c37c5af390, 0, 1;
LS_000001c37c5ae8f0_0_0 .concat [ 1 1 1 1], L_000001c37c5b54e0, L_000001c37c5b54e0, L_000001c37c5b54e0, L_000001c37c5b54e0;
LS_000001c37c5ae8f0_0_4 .concat [ 1 1 1 1], L_000001c37c5b54e0, L_000001c37c5b54e0, L_000001c37c5b54e0, L_000001c37c5b54e0;
LS_000001c37c5ae8f0_0_8 .concat [ 1 1 1 1], L_000001c37c5b54e0, L_000001c37c5b54e0, L_000001c37c5b54e0, L_000001c37c5b54e0;
LS_000001c37c5ae8f0_0_12 .concat [ 1 1 1 1], L_000001c37c5b54e0, L_000001c37c5b54e0, L_000001c37c5b54e0, L_000001c37c5b54e0;
LS_000001c37c5ae8f0_0_16 .concat [ 1 1 1 1], L_000001c37c5b54e0, L_000001c37c5b54e0, L_000001c37c5b54e0, L_000001c37c5b54e0;
LS_000001c37c5ae8f0_0_20 .concat [ 1 1 1 1], L_000001c37c5b54e0, L_000001c37c5b54e0, L_000001c37c5b54e0, L_000001c37c5b54e0;
LS_000001c37c5ae8f0_0_24 .concat [ 1 1 1 1], L_000001c37c5b54e0, L_000001c37c5b54e0, L_000001c37c5b54e0, L_000001c37c5b54e0;
LS_000001c37c5ae8f0_0_28 .concat [ 1 1 1 1], L_000001c37c5b54e0, L_000001c37c5b54e0, L_000001c37c5b54e0, L_000001c37c5b54e0;
LS_000001c37c5ae8f0_1_0 .concat [ 4 4 4 4], LS_000001c37c5ae8f0_0_0, LS_000001c37c5ae8f0_0_4, LS_000001c37c5ae8f0_0_8, LS_000001c37c5ae8f0_0_12;
LS_000001c37c5ae8f0_1_4 .concat [ 4 4 4 4], LS_000001c37c5ae8f0_0_16, LS_000001c37c5ae8f0_0_20, LS_000001c37c5ae8f0_0_24, LS_000001c37c5ae8f0_0_28;
L_000001c37c5ae8f0 .concat [ 16 16 0 0], LS_000001c37c5ae8f0_1_0, LS_000001c37c5ae8f0_1_4;
L_000001c37c5b03d0 .part L_000001c37c5af390, 2, 1;
L_000001c37c5b0c90 .part L_000001c37c5af390, 1, 1;
L_000001c37c5afd90 .part L_000001c37c5af390, 0, 1;
LS_000001c37c5aec10_0_0 .concat [ 1 1 1 1], L_000001c37c5b4050, L_000001c37c5b4050, L_000001c37c5b4050, L_000001c37c5b4050;
LS_000001c37c5aec10_0_4 .concat [ 1 1 1 1], L_000001c37c5b4050, L_000001c37c5b4050, L_000001c37c5b4050, L_000001c37c5b4050;
LS_000001c37c5aec10_0_8 .concat [ 1 1 1 1], L_000001c37c5b4050, L_000001c37c5b4050, L_000001c37c5b4050, L_000001c37c5b4050;
LS_000001c37c5aec10_0_12 .concat [ 1 1 1 1], L_000001c37c5b4050, L_000001c37c5b4050, L_000001c37c5b4050, L_000001c37c5b4050;
LS_000001c37c5aec10_0_16 .concat [ 1 1 1 1], L_000001c37c5b4050, L_000001c37c5b4050, L_000001c37c5b4050, L_000001c37c5b4050;
LS_000001c37c5aec10_0_20 .concat [ 1 1 1 1], L_000001c37c5b4050, L_000001c37c5b4050, L_000001c37c5b4050, L_000001c37c5b4050;
LS_000001c37c5aec10_0_24 .concat [ 1 1 1 1], L_000001c37c5b4050, L_000001c37c5b4050, L_000001c37c5b4050, L_000001c37c5b4050;
LS_000001c37c5aec10_0_28 .concat [ 1 1 1 1], L_000001c37c5b4050, L_000001c37c5b4050, L_000001c37c5b4050, L_000001c37c5b4050;
LS_000001c37c5aec10_1_0 .concat [ 4 4 4 4], LS_000001c37c5aec10_0_0, LS_000001c37c5aec10_0_4, LS_000001c37c5aec10_0_8, LS_000001c37c5aec10_0_12;
LS_000001c37c5aec10_1_4 .concat [ 4 4 4 4], LS_000001c37c5aec10_0_16, LS_000001c37c5aec10_0_20, LS_000001c37c5aec10_0_24, LS_000001c37c5aec10_0_28;
L_000001c37c5aec10 .concat [ 16 16 0 0], LS_000001c37c5aec10_1_0, LS_000001c37c5aec10_1_4;
L_000001c37c5aee90 .part L_000001c37c5af390, 2, 1;
L_000001c37c5aef30 .part L_000001c37c5af390, 1, 1;
L_000001c37c5b0470 .part L_000001c37c5af390, 0, 1;
LS_000001c37c5aefd0_0_0 .concat [ 1 1 1 1], L_000001c37c5b49f0, L_000001c37c5b49f0, L_000001c37c5b49f0, L_000001c37c5b49f0;
LS_000001c37c5aefd0_0_4 .concat [ 1 1 1 1], L_000001c37c5b49f0, L_000001c37c5b49f0, L_000001c37c5b49f0, L_000001c37c5b49f0;
LS_000001c37c5aefd0_0_8 .concat [ 1 1 1 1], L_000001c37c5b49f0, L_000001c37c5b49f0, L_000001c37c5b49f0, L_000001c37c5b49f0;
LS_000001c37c5aefd0_0_12 .concat [ 1 1 1 1], L_000001c37c5b49f0, L_000001c37c5b49f0, L_000001c37c5b49f0, L_000001c37c5b49f0;
LS_000001c37c5aefd0_0_16 .concat [ 1 1 1 1], L_000001c37c5b49f0, L_000001c37c5b49f0, L_000001c37c5b49f0, L_000001c37c5b49f0;
LS_000001c37c5aefd0_0_20 .concat [ 1 1 1 1], L_000001c37c5b49f0, L_000001c37c5b49f0, L_000001c37c5b49f0, L_000001c37c5b49f0;
LS_000001c37c5aefd0_0_24 .concat [ 1 1 1 1], L_000001c37c5b49f0, L_000001c37c5b49f0, L_000001c37c5b49f0, L_000001c37c5b49f0;
LS_000001c37c5aefd0_0_28 .concat [ 1 1 1 1], L_000001c37c5b49f0, L_000001c37c5b49f0, L_000001c37c5b49f0, L_000001c37c5b49f0;
LS_000001c37c5aefd0_1_0 .concat [ 4 4 4 4], LS_000001c37c5aefd0_0_0, LS_000001c37c5aefd0_0_4, LS_000001c37c5aefd0_0_8, LS_000001c37c5aefd0_0_12;
LS_000001c37c5aefd0_1_4 .concat [ 4 4 4 4], LS_000001c37c5aefd0_0_16, LS_000001c37c5aefd0_0_20, LS_000001c37c5aefd0_0_24, LS_000001c37c5aefd0_0_28;
L_000001c37c5aefd0 .concat [ 16 16 0 0], LS_000001c37c5aefd0_1_0, LS_000001c37c5aefd0_1_4;
S_000001c37c5801c0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001c37c349f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001c37c5a6dd0_0 .net "Write_Data", 31 0, v000001c37c572e80_0;  alias, 1 drivers
v000001c37c5a8d10_0 .net "addr", 31 0, v000001c37c573380_0;  alias, 1 drivers
v000001c37c5a90d0_0 .net "clk", 0 0, L_000001c37c4f1180;  alias, 1 drivers
v000001c37c5a8270_0 .net "mem_out", 31 0, v000001c37c5a8bd0_0;  alias, 1 drivers
v000001c37c5a7f50_0 .net "mem_read", 0 0, v000001c37c571da0_0;  alias, 1 drivers
v000001c37c5a75f0_0 .net "mem_write", 0 0, v000001c37c5723e0_0;  alias, 1 drivers
S_000001c37c57ef00 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001c37c5801c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001c37c5a7050 .array "DataMem", 1023 0, 31 0;
v000001c37c5a89f0_0 .net "Data_In", 31 0, v000001c37c572e80_0;  alias, 1 drivers
v000001c37c5a8bd0_0 .var "Data_Out", 31 0;
v000001c37c5a7ff0_0 .net "Write_en", 0 0, v000001c37c5723e0_0;  alias, 1 drivers
v000001c37c5a8590_0 .net "addr", 31 0, v000001c37c573380_0;  alias, 1 drivers
v000001c37c5a7730_0 .net "clk", 0 0, L_000001c37c4f1180;  alias, 1 drivers
v000001c37c5a8c70_0 .var/i "i", 31 0;
S_000001c37c57f220 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001c37c349f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001c37c5aba70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c37c5abaa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c37c5abae0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c37c5abb18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c37c5abb50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c37c5abb88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c37c5abbc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c37c5abbf8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c37c5abc30 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c37c5abc68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c37c5abca0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c37c5abcd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c37c5abd10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c37c5abd48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c37c5abd80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c37c5abdb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c37c5abdf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c37c5abe28 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c37c5abe60 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c37c5abe98 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c37c5abed0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c37c5abf08 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c37c5abf40 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c37c5abf78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c37c5abfb0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c37c5a7690_0 .net "MEM_ALU_OUT", 31 0, v000001c37c573380_0;  alias, 1 drivers
v000001c37c5a8db0_0 .net "MEM_Data_mem_out", 31 0, v000001c37c5a8bd0_0;  alias, 1 drivers
v000001c37c5a7230_0 .net "MEM_memread", 0 0, v000001c37c571da0_0;  alias, 1 drivers
v000001c37c5a8f90_0 .net "MEM_opcode", 11 0, v000001c37c5711c0_0;  alias, 1 drivers
v000001c37c5a7190_0 .net "MEM_rd_ind", 4 0, v000001c37c571580_0;  alias, 1 drivers
v000001c37c5a8310_0 .net "MEM_rd_indzero", 0 0, v000001c37c573100_0;  alias, 1 drivers
v000001c37c5a72d0_0 .net "MEM_regwrite", 0 0, v000001c37c571a80_0;  alias, 1 drivers
v000001c37c5a8e50_0 .var "WB_ALU_OUT", 31 0;
v000001c37c5a9170_0 .var "WB_Data_mem_out", 31 0;
v000001c37c5a7370_0 .var "WB_memread", 0 0;
v000001c37c5a7a50_0 .var "WB_rd_ind", 4 0;
v000001c37c5a9210_0 .var "WB_rd_indzero", 0 0;
v000001c37c5a8090_0 .var "WB_regwrite", 0 0;
v000001c37c5a8130_0 .net "clk", 0 0, L_000001c37c61bbd0;  1 drivers
v000001c37c5a83b0_0 .var "hlt", 0 0;
v000001c37c5a8630_0 .net "rst", 0 0, v000001c37c5ae710_0;  alias, 1 drivers
E_000001c37c4f98d0 .event posedge, v000001c37c572200_0, v000001c37c5a8130_0;
S_000001c37c57f540 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001c37c349f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001c37c61bc40 .functor AND 32, v000001c37c5a9170_0, L_000001c37c6268c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c37c61bd20 .functor NOT 1, v000001c37c5a7370_0, C4<0>, C4<0>, C4<0>;
L_000001c37c61bcb0 .functor AND 32, v000001c37c5a8e50_0, L_000001c37c624e80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c37c63a420 .functor OR 32, L_000001c37c61bc40, L_000001c37c61bcb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c37c5a6ab0_0 .net "Write_Data_RegFile", 31 0, L_000001c37c63a420;  alias, 1 drivers
v000001c37c5a6b50_0 .net *"_ivl_0", 31 0, L_000001c37c6268c0;  1 drivers
v000001c37c5a6bf0_0 .net *"_ivl_2", 31 0, L_000001c37c61bc40;  1 drivers
v000001c37c5a6e70_0 .net *"_ivl_4", 0 0, L_000001c37c61bd20;  1 drivers
v000001c37c5a70f0_0 .net *"_ivl_6", 31 0, L_000001c37c624e80;  1 drivers
v000001c37c5a93f0_0 .net *"_ivl_8", 31 0, L_000001c37c61bcb0;  1 drivers
v000001c37c5a9850_0 .net "alu_out", 31 0, v000001c37c5a8e50_0;  alias, 1 drivers
v000001c37c5a9710_0 .net "mem_out", 31 0, v000001c37c5a9170_0;  alias, 1 drivers
v000001c37c5a95d0_0 .net "mem_read", 0 0, v000001c37c5a7370_0;  alias, 1 drivers
LS_000001c37c6268c0_0_0 .concat [ 1 1 1 1], v000001c37c5a7370_0, v000001c37c5a7370_0, v000001c37c5a7370_0, v000001c37c5a7370_0;
LS_000001c37c6268c0_0_4 .concat [ 1 1 1 1], v000001c37c5a7370_0, v000001c37c5a7370_0, v000001c37c5a7370_0, v000001c37c5a7370_0;
LS_000001c37c6268c0_0_8 .concat [ 1 1 1 1], v000001c37c5a7370_0, v000001c37c5a7370_0, v000001c37c5a7370_0, v000001c37c5a7370_0;
LS_000001c37c6268c0_0_12 .concat [ 1 1 1 1], v000001c37c5a7370_0, v000001c37c5a7370_0, v000001c37c5a7370_0, v000001c37c5a7370_0;
LS_000001c37c6268c0_0_16 .concat [ 1 1 1 1], v000001c37c5a7370_0, v000001c37c5a7370_0, v000001c37c5a7370_0, v000001c37c5a7370_0;
LS_000001c37c6268c0_0_20 .concat [ 1 1 1 1], v000001c37c5a7370_0, v000001c37c5a7370_0, v000001c37c5a7370_0, v000001c37c5a7370_0;
LS_000001c37c6268c0_0_24 .concat [ 1 1 1 1], v000001c37c5a7370_0, v000001c37c5a7370_0, v000001c37c5a7370_0, v000001c37c5a7370_0;
LS_000001c37c6268c0_0_28 .concat [ 1 1 1 1], v000001c37c5a7370_0, v000001c37c5a7370_0, v000001c37c5a7370_0, v000001c37c5a7370_0;
LS_000001c37c6268c0_1_0 .concat [ 4 4 4 4], LS_000001c37c6268c0_0_0, LS_000001c37c6268c0_0_4, LS_000001c37c6268c0_0_8, LS_000001c37c6268c0_0_12;
LS_000001c37c6268c0_1_4 .concat [ 4 4 4 4], LS_000001c37c6268c0_0_16, LS_000001c37c6268c0_0_20, LS_000001c37c6268c0_0_24, LS_000001c37c6268c0_0_28;
L_000001c37c6268c0 .concat [ 16 16 0 0], LS_000001c37c6268c0_1_0, LS_000001c37c6268c0_1_4;
LS_000001c37c624e80_0_0 .concat [ 1 1 1 1], L_000001c37c61bd20, L_000001c37c61bd20, L_000001c37c61bd20, L_000001c37c61bd20;
LS_000001c37c624e80_0_4 .concat [ 1 1 1 1], L_000001c37c61bd20, L_000001c37c61bd20, L_000001c37c61bd20, L_000001c37c61bd20;
LS_000001c37c624e80_0_8 .concat [ 1 1 1 1], L_000001c37c61bd20, L_000001c37c61bd20, L_000001c37c61bd20, L_000001c37c61bd20;
LS_000001c37c624e80_0_12 .concat [ 1 1 1 1], L_000001c37c61bd20, L_000001c37c61bd20, L_000001c37c61bd20, L_000001c37c61bd20;
LS_000001c37c624e80_0_16 .concat [ 1 1 1 1], L_000001c37c61bd20, L_000001c37c61bd20, L_000001c37c61bd20, L_000001c37c61bd20;
LS_000001c37c624e80_0_20 .concat [ 1 1 1 1], L_000001c37c61bd20, L_000001c37c61bd20, L_000001c37c61bd20, L_000001c37c61bd20;
LS_000001c37c624e80_0_24 .concat [ 1 1 1 1], L_000001c37c61bd20, L_000001c37c61bd20, L_000001c37c61bd20, L_000001c37c61bd20;
LS_000001c37c624e80_0_28 .concat [ 1 1 1 1], L_000001c37c61bd20, L_000001c37c61bd20, L_000001c37c61bd20, L_000001c37c61bd20;
LS_000001c37c624e80_1_0 .concat [ 4 4 4 4], LS_000001c37c624e80_0_0, LS_000001c37c624e80_0_4, LS_000001c37c624e80_0_8, LS_000001c37c624e80_0_12;
LS_000001c37c624e80_1_4 .concat [ 4 4 4 4], LS_000001c37c624e80_0_16, LS_000001c37c624e80_0_20, LS_000001c37c624e80_0_24, LS_000001c37c624e80_0_28;
L_000001c37c624e80 .concat [ 16 16 0 0], LS_000001c37c624e80_1_0, LS_000001c37c624e80_1_4;
    .scope S_000001c37c57f6d0;
T_0 ;
    %wait E_000001c37c4fa650;
    %load/vec4 v000001c37c5a5930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c37c5a6330_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c37c5a5610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001c37c5a5d90_0;
    %assign/vec4 v000001c37c5a6330_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c37c57ebe0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c37c5a6150_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001c37c5a6150_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c37c5a6150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %load/vec4 v000001c37c5a6150_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c37c5a6150_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a4b70, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001c37c57fb80;
T_2 ;
    %wait E_000001c37c4f9e90;
    %load/vec4 v000001c37c5a6010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001c37c58cfb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c58d2d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c37c5a61f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c37c5a5f70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c37c5a4670_0, 0;
    %assign/vec4 v000001c37c5a5cf0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c37c5a4fd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001c37c5a5430_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001c37c58cfb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c58d2d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c37c5a61f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c37c5a5f70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c37c5a4670_0, 0;
    %assign/vec4 v000001c37c5a5cf0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001c37c5a4fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001c37c5a4530_0;
    %assign/vec4 v000001c37c58d2d0_0, 0;
    %load/vec4 v000001c37c5a4f30_0;
    %assign/vec4 v000001c37c58cfb0_0, 0;
    %load/vec4 v000001c37c5a4530_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001c37c5a5f70_0, 0;
    %load/vec4 v000001c37c5a4530_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c37c5a5cf0_0, 4, 5;
    %load/vec4 v000001c37c5a4530_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001c37c5a4530_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c37c5a5cf0_0, 4, 5;
    %load/vec4 v000001c37c5a4530_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001c37c5a4530_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c37c5a4530_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001c37c5a4530_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001c37c5a4530_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001c37c5a4530_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001c37c5a4670_0, 0;
    %load/vec4 v000001c37c5a4530_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001c37c5a4530_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001c37c5a61f0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001c37c5a4530_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001c37c5a61f0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001c37c5a4530_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001c37c5a61f0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c37c57f3b0;
T_3 ;
    %wait E_000001c37c4fa650;
    %load/vec4 v000001c37c58bf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c37c58ab70_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001c37c58ab70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c37c58ab70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c58c290, 0, 4;
    %load/vec4 v000001c37c58ab70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c37c58ab70_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c37c58b890_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001c37c58b610_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001c37c58ad50_0;
    %load/vec4 v000001c37c58b890_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c58c290, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c58c290, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c37c57f3b0;
T_4 ;
    %wait E_000001c37c4fa4d0;
    %load/vec4 v000001c37c58b890_0;
    %load/vec4 v000001c37c58b250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001c37c58b890_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001c37c58b610_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001c37c58ad50_0;
    %assign/vec4 v000001c37c58bd90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c37c58b250_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c37c58c290, 4;
    %assign/vec4 v000001c37c58bd90_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c37c57f3b0;
T_5 ;
    %wait E_000001c37c4fa4d0;
    %load/vec4 v000001c37c58b890_0;
    %load/vec4 v000001c37c58b750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001c37c58b890_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001c37c58b610_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001c37c58ad50_0;
    %assign/vec4 v000001c37c58c970_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001c37c58b750_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c37c58c290, 4;
    %assign/vec4 v000001c37c58c970_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001c37c57f3b0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001c37c580030;
    %jmp t_0;
    .scope S_000001c37c580030;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c37c58c830_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001c37c58c830_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001c37c58c830_0;
    %ix/getv/s 4, v000001c37c58c830_0;
    %load/vec4a v000001c37c58c290, 4;
    %ix/getv/s 4, v000001c37c58c830_0;
    %load/vec4a v000001c37c58c290, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001c37c58c830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c37c58c830_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001c37c57f3b0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001c37c57ea50;
T_7 ;
    %wait E_000001c37c4f9990;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c37c589d10_0, 0, 32;
    %load/vec4 v000001c37c587dd0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c37c587dd0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c37c589db0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001c37c589d10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001c37c587dd0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c37c587dd0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c37c587dd0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c37c589db0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001c37c589d10_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001c37c587dd0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c37c587dd0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c37c587dd0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c37c587dd0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c37c587dd0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c37c587dd0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001c37c589db0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001c37c589db0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001c37c589d10_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001c37c5804e0;
T_8 ;
    %wait E_000001c37c4fa650;
    %load/vec4 v000001c37c5876f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c37c586c50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001c37c5875b0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c37c5875b0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001c37c586c50_0;
    %load/vec4 v000001c37c5864d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001c37c586c50_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c37c586c50_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001c37c586c50_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001c37c586c50_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001c37c586c50_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001c37c586c50_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001c37c5804e0;
T_9 ;
    %wait E_000001c37c4fa650;
    %load/vec4 v000001c37c5876f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c37c585ad0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001c37c587650_0;
    %assign/vec4 v000001c37c585ad0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001c37c57e8c0;
T_10 ;
    %wait E_000001c37c4fa790;
    %load/vec4 v000001c37c589450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c37c587e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c37c589a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c37c589770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c37c5862f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c37c585990_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001c37c587b50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001c37c585490_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001c37c585c10_0;
    %load/vec4 v000001c37c5853f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001c37c586390_0;
    %load/vec4 v000001c37c5853f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001c37c585530_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001c37c586250_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001c37c585c10_0;
    %load/vec4 v000001c37c585850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001c37c586390_0;
    %load/vec4 v000001c37c585850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c37c587e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c37c589a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c37c589770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c37c5862f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c37c585990_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001c37c585b70_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c37c587e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c37c589a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c37c589770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c37c5862f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c37c585990_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c37c587e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c37c589a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c37c589770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c37c5862f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c37c585990_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001c37c580670;
T_11 ;
    %wait E_000001c37c4fa490;
    %load/vec4 v000001c37c581a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001c37c581c40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c582fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c580e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c5812e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c581060_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c581600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c581ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c582960_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c581ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c5828c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c580ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c580a20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c582b40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c582dc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c5816a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c37c580f20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c37c582be0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c37c582aa0_0, 0;
    %assign/vec4 v000001c37c582820_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001c37c582e60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001c37c5811a0_0;
    %assign/vec4 v000001c37c582820_0, 0;
    %load/vec4 v000001c37c5817e0_0;
    %assign/vec4 v000001c37c582aa0_0, 0;
    %load/vec4 v000001c37c5825a0_0;
    %assign/vec4 v000001c37c582be0_0, 0;
    %load/vec4 v000001c37c581d80_0;
    %assign/vec4 v000001c37c580f20_0, 0;
    %load/vec4 v000001c37c581ce0_0;
    %assign/vec4 v000001c37c5816a0_0, 0;
    %load/vec4 v000001c37c581380_0;
    %assign/vec4 v000001c37c582dc0_0, 0;
    %load/vec4 v000001c37c581880_0;
    %assign/vec4 v000001c37c582b40_0, 0;
    %load/vec4 v000001c37c581240_0;
    %assign/vec4 v000001c37c580a20_0, 0;
    %load/vec4 v000001c37c5814c0_0;
    %assign/vec4 v000001c37c580ac0_0, 0;
    %load/vec4 v000001c37c582640_0;
    %assign/vec4 v000001c37c5828c0_0, 0;
    %load/vec4 v000001c37c580b60_0;
    %assign/vec4 v000001c37c581ba0_0, 0;
    %load/vec4 v000001c37c5820a0_0;
    %assign/vec4 v000001c37c582960_0, 0;
    %load/vec4 v000001c37c5819c0_0;
    %assign/vec4 v000001c37c581ec0_0, 0;
    %load/vec4 v000001c37c583040_0;
    %assign/vec4 v000001c37c581600_0, 0;
    %load/vec4 v000001c37c5808e0_0;
    %assign/vec4 v000001c37c581060_0, 0;
    %load/vec4 v000001c37c581920_0;
    %assign/vec4 v000001c37c5812e0_0, 0;
    %load/vec4 v000001c37c580fc0_0;
    %assign/vec4 v000001c37c580e80_0, 0;
    %load/vec4 v000001c37c581740_0;
    %assign/vec4 v000001c37c582fa0_0, 0;
    %load/vec4 v000001c37c581f60_0;
    %assign/vec4 v000001c37c581c40_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001c37c581c40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c582fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c580e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c5812e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c581060_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c581600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c581ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c582960_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c581ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c5828c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c580ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c580a20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c582b40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c582dc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c5816a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c37c580f20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c37c582be0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c37c582aa0_0, 0;
    %assign/vec4 v000001c37c582820_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001c37c57f860;
T_12 ;
    %wait E_000001c37c4fa3d0;
    %load/vec4 v000001c37c586430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001c37c584440_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c5837c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c583220_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c583a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c5841c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c583f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c583720_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c584120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c584300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c5832c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c583860_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c5844e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c583540_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c584580_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c5839a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c37c5843a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c37c5834a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c37c584760_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001c37c583ae0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c583900_0, 0;
    %assign/vec4 v000001c37c583ea0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001c37c585cb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001c37c582000_0;
    %assign/vec4 v000001c37c583ea0_0, 0;
    %load/vec4 v000001c37c582460_0;
    %assign/vec4 v000001c37c583900_0, 0;
    %load/vec4 v000001c37c584080_0;
    %assign/vec4 v000001c37c583ae0_0, 0;
    %load/vec4 v000001c37c5846c0_0;
    %assign/vec4 v000001c37c584760_0, 0;
    %load/vec4 v000001c37c583180_0;
    %assign/vec4 v000001c37c5834a0_0, 0;
    %load/vec4 v000001c37c583d60_0;
    %assign/vec4 v000001c37c5843a0_0, 0;
    %load/vec4 v000001c37c582140_0;
    %assign/vec4 v000001c37c5839a0_0, 0;
    %load/vec4 v000001c37c5835e0_0;
    %assign/vec4 v000001c37c584580_0, 0;
    %load/vec4 v000001c37c584260_0;
    %assign/vec4 v000001c37c583540_0, 0;
    %load/vec4 v000001c37c584620_0;
    %assign/vec4 v000001c37c5844e0_0, 0;
    %load/vec4 v000001c37c583fe0_0;
    %assign/vec4 v000001c37c583860_0, 0;
    %load/vec4 v000001c37c583c20_0;
    %assign/vec4 v000001c37c5832c0_0, 0;
    %load/vec4 v000001c37c583680_0;
    %assign/vec4 v000001c37c584300_0, 0;
    %load/vec4 v000001c37c583b80_0;
    %assign/vec4 v000001c37c584120_0, 0;
    %load/vec4 v000001c37c583360_0;
    %assign/vec4 v000001c37c583720_0, 0;
    %load/vec4 v000001c37c5830e0_0;
    %assign/vec4 v000001c37c583f40_0, 0;
    %load/vec4 v000001c37c583400_0;
    %assign/vec4 v000001c37c5841c0_0, 0;
    %load/vec4 v000001c37c583cc0_0;
    %assign/vec4 v000001c37c583a40_0, 0;
    %load/vec4 v000001c37c582280_0;
    %assign/vec4 v000001c37c583220_0, 0;
    %load/vec4 v000001c37c5821e0_0;
    %assign/vec4 v000001c37c5837c0_0, 0;
    %load/vec4 v000001c37c583e00_0;
    %assign/vec4 v000001c37c584440_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001c37c584440_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c5837c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c583220_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c583a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c5841c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c583f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c583720_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c584120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c584300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c5832c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c583860_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c5844e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c583540_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c584580_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c5839a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c37c5843a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c37c5834a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c37c584760_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001c37c583ae0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c583900_0, 0;
    %assign/vec4 v000001c37c583ea0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c37c37ca50;
T_13 ;
    %wait E_000001c37c4f9d90;
    %load/vec4 v000001c37c575450_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c37c5753b0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c37c5753b0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c37c5753b0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c37c5753b0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c37c5753b0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c37c5753b0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c37c5753b0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c37c5753b0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c37c5753b0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c37c5753b0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c37c5753b0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c37c5753b0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c37c5753b0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c37c5753b0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c37c5753b0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c37c5753b0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001c37c5753b0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c37c5753b0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001c37c5753b0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001c37c5753b0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001c37c5753b0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001c37c5753b0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001c37c37c8c0;
T_14 ;
    %wait E_000001c37c4f9f50;
    %load/vec4 v000001c37c577570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001c37c577430_0;
    %pad/u 33;
    %load/vec4 v000001c37c575090_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001c37c575310_0, 0;
    %assign/vec4 v000001c37c575130_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001c37c577430_0;
    %pad/u 33;
    %load/vec4 v000001c37c575090_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001c37c575310_0, 0;
    %assign/vec4 v000001c37c575130_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001c37c577430_0;
    %pad/u 33;
    %load/vec4 v000001c37c575090_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001c37c575310_0, 0;
    %assign/vec4 v000001c37c575130_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001c37c577430_0;
    %pad/u 33;
    %load/vec4 v000001c37c575090_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001c37c575310_0, 0;
    %assign/vec4 v000001c37c575130_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001c37c577430_0;
    %pad/u 33;
    %load/vec4 v000001c37c575090_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001c37c575310_0, 0;
    %assign/vec4 v000001c37c575130_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001c37c577430_0;
    %pad/u 33;
    %load/vec4 v000001c37c575090_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001c37c575310_0, 0;
    %assign/vec4 v000001c37c575130_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001c37c575090_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001c37c575130_0;
    %load/vec4 v000001c37c575090_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001c37c577430_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001c37c575090_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001c37c575090_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001c37c575130_0, 0;
    %load/vec4 v000001c37c577430_0;
    %ix/getv 4, v000001c37c575090_0;
    %shiftl 4;
    %assign/vec4 v000001c37c575310_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001c37c575090_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001c37c575130_0;
    %load/vec4 v000001c37c575090_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001c37c577430_0;
    %load/vec4 v000001c37c575090_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001c37c575090_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001c37c575130_0, 0;
    %load/vec4 v000001c37c577430_0;
    %ix/getv 4, v000001c37c575090_0;
    %shiftr 4;
    %assign/vec4 v000001c37c575310_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c37c575130_0, 0;
    %load/vec4 v000001c37c577430_0;
    %load/vec4 v000001c37c575090_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001c37c575310_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c37c575130_0, 0;
    %load/vec4 v000001c37c575090_0;
    %load/vec4 v000001c37c577430_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001c37c575310_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001c37c2c69c0;
T_15 ;
    %wait E_000001c37c4fa350;
    %load/vec4 v000001c37c572200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001c37c573100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c571a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c5723e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c571da0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001c37c5711c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c37c571580_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c572e80_0, 0;
    %assign/vec4 v000001c37c573380_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001c37c495a50_0;
    %assign/vec4 v000001c37c573380_0, 0;
    %load/vec4 v000001c37c571300_0;
    %assign/vec4 v000001c37c572e80_0, 0;
    %load/vec4 v000001c37c571800_0;
    %assign/vec4 v000001c37c571580_0, 0;
    %load/vec4 v000001c37c47f930_0;
    %assign/vec4 v000001c37c5711c0_0, 0;
    %load/vec4 v000001c37c496130_0;
    %assign/vec4 v000001c37c571da0_0, 0;
    %load/vec4 v000001c37c47fb10_0;
    %assign/vec4 v000001c37c5723e0_0, 0;
    %load/vec4 v000001c37c572c00_0;
    %assign/vec4 v000001c37c571a80_0, 0;
    %load/vec4 v000001c37c572f20_0;
    %assign/vec4 v000001c37c573100_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001c37c57ef00;
T_16 ;
    %wait E_000001c37c4fa4d0;
    %load/vec4 v000001c37c5a7ff0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001c37c5a89f0_0;
    %load/vec4 v000001c37c5a8590_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a7050, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001c37c57ef00;
T_17 ;
    %wait E_000001c37c4fa4d0;
    %load/vec4 v000001c37c5a8590_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001c37c5a7050, 4;
    %assign/vec4 v000001c37c5a8bd0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001c37c57ef00;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c37c5a8c70_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001c37c5a8c70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c37c5a8c70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a7050, 0, 4;
    %load/vec4 v000001c37c5a8c70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c37c5a8c70_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a7050, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a7050, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a7050, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a7050, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a7050, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a7050, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a7050, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a7050, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a7050, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c37c5a7050, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001c37c57ef00;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c37c5a8c70_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001c37c5a8c70_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001c37c5a8c70_0;
    %load/vec4a v000001c37c5a7050, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001c37c5a8c70_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001c37c5a8c70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c37c5a8c70_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001c37c57f220;
T_20 ;
    %wait E_000001c37c4f98d0;
    %load/vec4 v000001c37c5a8630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001c37c5a9210_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c5a83b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c5a8090_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c37c5a7370_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c37c5a7a50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c37c5a9170_0, 0;
    %assign/vec4 v000001c37c5a8e50_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001c37c5a7690_0;
    %assign/vec4 v000001c37c5a8e50_0, 0;
    %load/vec4 v000001c37c5a8db0_0;
    %assign/vec4 v000001c37c5a9170_0, 0;
    %load/vec4 v000001c37c5a7230_0;
    %assign/vec4 v000001c37c5a7370_0, 0;
    %load/vec4 v000001c37c5a7190_0;
    %assign/vec4 v000001c37c5a7a50_0, 0;
    %load/vec4 v000001c37c5a72d0_0;
    %assign/vec4 v000001c37c5a8090_0, 0;
    %load/vec4 v000001c37c5a8310_0;
    %assign/vec4 v000001c37c5a9210_0, 0;
    %load/vec4 v000001c37c5a8f90_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001c37c5a83b0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001c37c349f80;
T_21 ;
    %wait E_000001c37c4f9cd0;
    %load/vec4 v000001c37c5acaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c37c5ac870_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001c37c5ac870_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c37c5ac870_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001c37c51bb00;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c37c5ae670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c37c5ae710_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001c37c51bb00;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001c37c5ae670_0;
    %inv;
    %assign/vec4 v000001c37c5ae670_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001c37c51bb00;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./InsertionSort(SiliCore_version)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c37c5ae710_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c37c5ae710_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001c37c5ae5d0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
