// Seed: 2110308979
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  if (id_3) begin : id_4
    assign id_1 = 1;
    wire id_5;
  end
  always @(posedge id_2) id_2 = 1;
  wire id_6;
  wand id_7, id_8, id_9, id_10, id_11;
  assign id_11 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  module_0(
      id_4, id_4, id_4
  );
endmodule
