library IEEE;
use IEEE.std_logic_1164.all;

entity mAND is 
	generic(tam: natural := 32);
		port(a: in std_logic_vector(tam-1 downto 0);
			b: in std_logic_vector(tam-1 downto 0);
			s: out std_logic_vector(tam-1 downto 0));
end mAND;

architecture arch1 of mAND is
begin
      s <= a and b;
end arch1;
