/* Generated by Yosys 0.48+5 (git sha1 7a362f1f7, clang++ 18.1.8 -fPIC -O3) */

(* top =  1  *)
(* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:1.1-77.10" *)
module SevenSegmentDisplayFlat(clock, reset, io_binIn_B0, io_binIn_B1, io_binIn_B2, io_binIn_B3, io_segOut_a, io_segOut_b, io_segOut_c, io_segOut_d, io_segOut_e, io_segOut_f, io_segOut_g);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:33.15-33.19" *)
  wire [111:0] _GEN;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:48.13-48.21" *)
  wire [3:0] _binIn_T;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:34.7-34.21" *)
  wire _io_segOut_a_T;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:35.7-35.21" *)
  wire _io_segOut_b_T;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:36.7-36.21" *)
  wire _io_segOut_c_T;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:37.7-37.21" *)
  wire _io_segOut_d_T;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:38.7-38.21" *)
  wire _io_segOut_e_T;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:39.7-39.21" *)
  wire _io_segOut_f_T;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:40.7-40.21" *)
  wire _io_segOut_g_T;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:49.13-49.18" *)
  wire [3:0] binIn;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:51.13-51.21" *)
  wire [1:0] binIn_hi;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:50.13-50.21" *)
  wire [1:0] binIn_lo;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:16.8-16.13" *)
  input clock;
  wire clock;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:18.8-18.19" *)
  input io_binIn_B0;
  wire io_binIn_B0;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:29.7-29.20" *)
  wire io_binIn_B0_0;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:19.8-19.19" *)
  input io_binIn_B1;
  wire io_binIn_B1;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:30.7-30.20" *)
  wire io_binIn_B1_0;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:20.8-20.19" *)
  input io_binIn_B2;
  wire io_binIn_B2;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:31.7-31.20" *)
  wire io_binIn_B2_0;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:21.8-21.19" *)
  input io_binIn_B3;
  wire io_binIn_B3;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:32.7-32.20" *)
  wire io_binIn_B3_0;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:22.14-22.25" *)
  output io_segOut_a;
  wire io_segOut_a;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:41.7-41.20" *)
  wire io_segOut_a_0;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:23.14-23.25" *)
  output io_segOut_b;
  wire io_segOut_b;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:42.7-42.20" *)
  wire io_segOut_b_0;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:24.14-24.25" *)
  output io_segOut_c;
  wire io_segOut_c;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:43.7-43.20" *)
  wire io_segOut_c_0;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:25.14-25.25" *)
  output io_segOut_d;
  wire io_segOut_d;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:44.7-44.20" *)
  wire io_segOut_d_0;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:26.14-26.25" *)
  output io_segOut_e;
  wire io_segOut_e;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:45.7-45.20" *)
  wire io_segOut_e_0;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:27.14-27.25" *)
  output io_segOut_f;
  wire io_segOut_f;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:46.7-46.20" *)
  wire io_segOut_f_0;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:28.14-28.25" *)
  output io_segOut_g;
  wire io_segOut_g;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:47.7-47.20" *)
  wire io_segOut_g_0;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:17.8-17.13" *)
  input reset;
  wire reset;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayFlat.v:54.13-54.19" *)
  wire [6:0] segOut;
  assign _00_ = ~io_binIn_B2;
  assign _01_ = ~(io_binIn_B0 & io_binIn_B1);
  assign _02_ = io_binIn_B2 ? _01_ : io_binIn_B1;
  assign _03_ = ~(io_binIn_B2 | io_binIn_B1);
  assign io_segOut_g = io_binIn_B3 ? _03_ : _02_;
  assign _04_ = ~(io_binIn_B0 | io_binIn_B1);
  assign _05_ = io_binIn_B2 ? _01_ : _04_;
  assign io_segOut_f = io_binIn_B3 ? _03_ : _05_;
  assign _06_ = _04_ & ~(io_binIn_B2);
  assign _07_ = io_binIn_B1 & ~(io_binIn_B0);
  assign _08_ = _04_ | _07_;
  assign _09_ = io_binIn_B2 ? _07_ : _08_;
  assign io_segOut_e = io_binIn_B3 ? _06_ : _09_;
  assign _10_ = io_binIn_B1 | ~(io_binIn_B0);
  assign _11_ = io_binIn_B0 ^ io_binIn_B1;
  assign _12_ = io_binIn_B2 ? _11_ : _10_;
  assign io_segOut_d = io_binIn_B3 ? _03_ : _12_;
  assign _13_ = io_binIn_B0 | ~(io_binIn_B1);
  assign _14_ = _13_ | io_binIn_B2;
  assign io_segOut_c = io_binIn_B3 ? _03_ : _14_;
  assign _15_ = ~(io_binIn_B0 ^ io_binIn_B1);
  assign _16_ = _15_ | _00_;
  assign io_segOut_b = io_binIn_B3 ? _03_ : _16_;
  assign _17_ = io_binIn_B0 | io_binIn_B1;
  assign _18_ = io_binIn_B2 ? _17_ : _10_;
  assign io_segOut_a = io_binIn_B3 ? _03_ : _18_;
  assign _GEN = 112'h00000000003dffe17edb3f3b587e;
  assign _binIn_T = { io_binIn_B3, io_binIn_B2, io_binIn_B1, io_binIn_B0 };
  assign _io_segOut_a_T = io_segOut_a;
  assign _io_segOut_b_T = io_segOut_b;
  assign _io_segOut_c_T = io_segOut_c;
  assign _io_segOut_d_T = io_segOut_d;
  assign _io_segOut_e_T = io_segOut_e;
  assign _io_segOut_f_T = io_segOut_f;
  assign _io_segOut_g_T = io_segOut_g;
  assign binIn = { io_binIn_B3, io_binIn_B2, io_binIn_B1, io_binIn_B0 };
  assign binIn_hi = { io_binIn_B3, io_binIn_B2 };
  assign binIn_lo = { io_binIn_B1, io_binIn_B0 };
  assign io_binIn_B0_0 = io_binIn_B0;
  assign io_binIn_B1_0 = io_binIn_B1;
  assign io_binIn_B2_0 = io_binIn_B2;
  assign io_binIn_B3_0 = io_binIn_B3;
  assign io_segOut_a_0 = io_segOut_a;
  assign io_segOut_b_0 = io_segOut_b;
  assign io_segOut_c_0 = io_segOut_c;
  assign io_segOut_d_0 = io_segOut_d;
  assign io_segOut_e_0 = io_segOut_e;
  assign io_segOut_f_0 = io_segOut_f;
  assign io_segOut_g_0 = io_segOut_g;
  assign segOut = { io_segOut_a, io_segOut_b, io_segOut_c, io_segOut_d, io_segOut_e, io_segOut_f, io_segOut_g };
endmodule
