<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="top_sim_behav.wdb" id="1">
         <top_modules>
            <top_module name="axi_vip_pkg" />
            <top_module name="glbl" />
            <top_module name="ipif_pkg" />
            <top_module name="lib_pkg" />
            <top_module name="std" />
            <top_module name="top_sim" />
            <top_module name="vcomponents" />
            <top_module name="xil_common_vip_pkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="55950367349fs"></ZoomEndTime>
      <Cursor1Time time="11117000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="219"></NameColumnWidth>
      <ValueColumnWidth column_width="86"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="99" />
   <wvobject type="array" fp_name="/top_sim/top/cpu/AXI_araddr">
      <obj_property name="ElementShortName">AXI_araddr[32:0]</obj_property>
      <obj_property name="ObjectShortName">AXI_araddr[32:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/resetn">
      <obj_property name="ElementShortName">resetn</obj_property>
      <obj_property name="ObjectShortName">resetn</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/AXI_arprot">
      <obj_property name="ElementShortName">AXI_arprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">AXI_arprot[2:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/AXI_arready">
      <obj_property name="ElementShortName">AXI_arready</obj_property>
      <obj_property name="ObjectShortName">AXI_arready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/AXI_arvalid">
      <obj_property name="ElementShortName">AXI_arvalid</obj_property>
      <obj_property name="ObjectShortName">AXI_arvalid</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/AXI_rdata">
      <obj_property name="ElementShortName">AXI_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">AXI_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/AXI_CLK">
      <obj_property name="ElementShortName">AXI_CLK</obj_property>
      <obj_property name="ObjectShortName">AXI_CLK</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/AXI_rready">
      <obj_property name="ElementShortName">AXI_rready</obj_property>
      <obj_property name="ObjectShortName">AXI_rready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/AXI_rresp">
      <obj_property name="ElementShortName">AXI_rresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">AXI_rresp[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/AXI_rvalid">
      <obj_property name="ElementShortName">AXI_rvalid</obj_property>
      <obj_property name="ObjectShortName">AXI_rvalid</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/AXI_awaddr">
      <obj_property name="ElementShortName">AXI_awaddr[32:0]</obj_property>
      <obj_property name="ObjectShortName">AXI_awaddr[32:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/AXI_awprot">
      <obj_property name="ElementShortName">AXI_awprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">AXI_awprot[2:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/AXI_awready">
      <obj_property name="ElementShortName">AXI_awready</obj_property>
      <obj_property name="ObjectShortName">AXI_awready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/AXI_awvalid">
      <obj_property name="ElementShortName">AXI_awvalid</obj_property>
      <obj_property name="ObjectShortName">AXI_awvalid</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/AXI_wdata">
      <obj_property name="ElementShortName">AXI_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">AXI_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/AXI_wready">
      <obj_property name="ElementShortName">AXI_wready</obj_property>
      <obj_property name="ObjectShortName">AXI_wready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/AXI_wstrb">
      <obj_property name="ElementShortName">AXI_wstrb[3:0]</obj_property>
      <obj_property name="ObjectShortName">AXI_wstrb[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/AXI_wvalid">
      <obj_property name="ElementShortName">AXI_wvalid</obj_property>
      <obj_property name="ObjectShortName">AXI_wvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/AXI_bready">
      <obj_property name="ElementShortName">AXI_bready</obj_property>
      <obj_property name="ObjectShortName">AXI_bready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/AXI_bresp">
      <obj_property name="ElementShortName">AXI_bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">AXI_bresp[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/AXI_bvalid">
      <obj_property name="ElementShortName">AXI_bvalid</obj_property>
      <obj_property name="ObjectShortName">AXI_bvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/I8088_CLK">
      <obj_property name="ElementShortName">I8088_CLK</obj_property>
      <obj_property name="ObjectShortName">I8088_CLK</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/LED">
      <obj_property name="ElementShortName">LED[3:0]</obj_property>
      <obj_property name="ObjectShortName">LED[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/RESETN">
      <obj_property name="ElementShortName">RESETN</obj_property>
      <obj_property name="ObjectShortName">RESETN</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/CPU_RESET_32">
      <obj_property name="ElementShortName">CPU_RESET_32</obj_property>
      <obj_property name="ObjectShortName">CPU_RESET_32</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/AD8_in_cpu">
      <obj_property name="ElementShortName">AD8_in_cpu[7:0]</obj_property>
      <obj_property name="ObjectShortName">AD8_in_cpu[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/AD8_out_cpu">
      <obj_property name="ElementShortName">AD8_out_cpu[7:0]</obj_property>
      <obj_property name="ObjectShortName">AD8_out_cpu[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/AD8_enout_cpu">
      <obj_property name="ElementShortName">AD8_enout_cpu</obj_property>
      <obj_property name="ObjectShortName">AD8_enout_cpu</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/nRD_cpu">
      <obj_property name="ElementShortName">nRD_cpu</obj_property>
      <obj_property name="ObjectShortName">nRD_cpu</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/nWR_cpu">
      <obj_property name="ElementShortName">nWR_cpu</obj_property>
      <obj_property name="ObjectShortName">nWR_cpu</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/IO_nM_cpu">
      <obj_property name="ElementShortName">IO_nM_cpu</obj_property>
      <obj_property name="ObjectShortName">IO_nM_cpu</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/ALE_cpu">
      <obj_property name="ElementShortName">ALE_cpu</obj_property>
      <obj_property name="ObjectShortName">ALE_cpu</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/INTR_cpu">
      <obj_property name="ElementShortName">INTR_cpu</obj_property>
      <obj_property name="ObjectShortName">INTR_cpu</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/NMI_cpu">
      <obj_property name="ElementShortName">NMI_cpu</obj_property>
      <obj_property name="ObjectShortName">NMI_cpu</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/READY_cpu">
      <obj_property name="ElementShortName">READY_cpu</obj_property>
      <obj_property name="ObjectShortName">READY_cpu</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/dbus_DIR">
      <obj_property name="ElementShortName">dbus_DIR</obj_property>
      <obj_property name="ObjectShortName">dbus_DIR</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/is_read_busclk">
      <obj_property name="ElementShortName">is_read_busclk</obj_property>
      <obj_property name="ObjectShortName">is_read_busclk</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/A32_busclk">
      <obj_property name="ElementShortName">A32_busclk[31:0]</obj_property>
      <obj_property name="ObjectShortName">A32_busclk[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/D32_busclk">
      <obj_property name="ElementShortName">D32_busclk[31:0]</obj_property>
      <obj_property name="ObjectShortName">D32_busclk[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/wstrb_busclk">
      <obj_property name="ElementShortName">wstrb_busclk[3:0]</obj_property>
      <obj_property name="ObjectShortName">wstrb_busclk[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/addr_type_busclk">
      <obj_property name="ElementShortName">addr_type_busclk[2:0]</obj_property>
      <obj_property name="ObjectShortName">addr_type_busclk[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/D_from_cpu">
      <obj_property name="ElementShortName">D_from_cpu[7:0]</obj_property>
      <obj_property name="ObjectShortName">D_from_cpu[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/nIORQ_cpu">
      <obj_property name="ElementShortName">nIORQ_cpu</obj_property>
      <obj_property name="ObjectShortName">nIORQ_cpu</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/nMREQ_cpu">
      <obj_property name="ElementShortName">nMREQ_cpu</obj_property>
      <obj_property name="ObjectShortName">nMREQ_cpu</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/rom_data">
      <obj_property name="ElementShortName">rom_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">rom_data[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/axi_busy">
      <obj_property name="ElementShortName">axi_busy</obj_property>
      <obj_property name="ObjectShortName">axi_busy</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/axi_read_data">
      <obj_property name="ElementShortName">axi_read_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">axi_read_data[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/A_cpu">
      <obj_property name="ElementShortName">A_cpu[19:0]</obj_property>
      <obj_property name="ObjectShortName">A_cpu[19:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/nRD_prev">
      <obj_property name="ElementShortName">nRD_prev</obj_property>
      <obj_property name="ObjectShortName">nRD_prev</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/nMREQ_prev">
      <obj_property name="ElementShortName">nMREQ_prev</obj_property>
      <obj_property name="ObjectShortName">nMREQ_prev</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/nWR_prev">
      <obj_property name="ElementShortName">nWR_prev</obj_property>
      <obj_property name="ObjectShortName">nWR_prev</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/nIORQ_prev">
      <obj_property name="ElementShortName">nIORQ_prev</obj_property>
      <obj_property name="ObjectShortName">nIORQ_prev</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/A_prev">
      <obj_property name="ElementShortName">A_prev[19:0]</obj_property>
      <obj_property name="ObjectShortName">A_prev[19:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/D_from_cpu_prev">
      <obj_property name="ElementShortName">D_from_cpu_prev[7:0]</obj_property>
      <obj_property name="ObjectShortName">D_from_cpu_prev[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/nRD_busclk">
      <obj_property name="ElementShortName">nRD_busclk</obj_property>
      <obj_property name="ObjectShortName">nRD_busclk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/nMREQ_busclk">
      <obj_property name="ElementShortName">nMREQ_busclk</obj_property>
      <obj_property name="ObjectShortName">nMREQ_busclk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/nWR_busclk">
      <obj_property name="ElementShortName">nWR_busclk</obj_property>
      <obj_property name="ObjectShortName">nWR_busclk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/nIORQ_busclk">
      <obj_property name="ElementShortName">nIORQ_busclk</obj_property>
      <obj_property name="ObjectShortName">nIORQ_busclk</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/A_busclk">
      <obj_property name="ElementShortName">A_busclk[19:0]</obj_property>
      <obj_property name="ObjectShortName">A_busclk[19:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/r_D_from_cpu_busclk">
      <obj_property name="ElementShortName">r_D_from_cpu_busclk[7:0]</obj_property>
      <obj_property name="ObjectShortName">r_D_from_cpu_busclk[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/D_from_cpu_busclk">
      <obj_property name="ElementShortName">D_from_cpu_busclk[7:0]</obj_property>
      <obj_property name="ObjectShortName">D_from_cpu_busclk[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/D_from_cpu_valid">
      <obj_property name="ElementShortName">D_from_cpu_valid[7:0]</obj_property>
      <obj_property name="ObjectShortName">D_from_cpu_valid[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/from_cpu_match">
      <obj_property name="ElementShortName">from_cpu_match</obj_property>
      <obj_property name="ObjectShortName">from_cpu_match</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/LED_reg">
      <obj_property name="ElementShortName">LED_reg[3:0]</obj_property>
      <obj_property name="ObjectShortName">LED_reg[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/nrd_prev">
      <obj_property name="ElementShortName">nrd_prev</obj_property>
      <obj_property name="ObjectShortName">nrd_prev</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/nwr_prev">
      <obj_property name="ElementShortName">nwr_prev</obj_property>
      <obj_property name="ObjectShortName">nwr_prev</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/rdaddr_fetch">
      <obj_property name="ElementShortName">rdaddr_fetch</obj_property>
      <obj_property name="ObjectShortName">rdaddr_fetch</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/wraddr_fetch">
      <obj_property name="ElementShortName">wraddr_fetch</obj_property>
      <obj_property name="ObjectShortName">wraddr_fetch</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/top/cpu/wrdata_fetch">
      <obj_property name="ElementShortName">wrdata_fetch</obj_property>
      <obj_property name="ObjectShortName">wrdata_fetch</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/D_to_cpu_from_internal">
      <obj_property name="ElementShortName">D_to_cpu_from_internal[7:0]</obj_property>
      <obj_property name="ObjectShortName">D_to_cpu_from_internal[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/D_to_cpu">
      <obj_property name="ElementShortName">D_to_cpu[7:0]</obj_property>
      <obj_property name="ObjectShortName">D_to_cpu[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/ram_data">
      <obj_property name="ElementShortName">ram_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">ram_data[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/AXI_ADDR32_UART_RX">
      <obj_property name="ElementShortName">AXI_ADDR32_UART_RX[31:0]</obj_property>
      <obj_property name="ObjectShortName">AXI_ADDR32_UART_RX[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/AXI_ADDR32_UART_TX">
      <obj_property name="ElementShortName">AXI_ADDR32_UART_TX[31:0]</obj_property>
      <obj_property name="ObjectShortName">AXI_ADDR32_UART_TX[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/AXI_ADDR32_UART_STAT">
      <obj_property name="ElementShortName">AXI_ADDR32_UART_STAT[31:0]</obj_property>
      <obj_property name="ObjectShortName">AXI_ADDR32_UART_STAT[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/AXI_ADDR32_DRAM_BASE">
      <obj_property name="ElementShortName">AXI_ADDR32_DRAM_BASE[31:0]</obj_property>
      <obj_property name="ObjectShortName">AXI_ADDR32_DRAM_BASE[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/AXI_ADDR32_FLASH_XIP_BASE">
      <obj_property name="ElementShortName">AXI_ADDR32_FLASH_XIP_BASE[31:0]</obj_property>
      <obj_property name="ObjectShortName">AXI_ADDR32_FLASH_XIP_BASE[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/ADDR_TYPE_NBIT">
      <obj_property name="ElementShortName">ADDR_TYPE_NBIT[31:0]</obj_property>
      <obj_property name="ObjectShortName">ADDR_TYPE_NBIT[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/ADDR_TYPE_INTERNAL_ROM">
      <obj_property name="ElementShortName">ADDR_TYPE_INTERNAL_ROM[2:0]</obj_property>
      <obj_property name="ObjectShortName">ADDR_TYPE_INTERNAL_ROM[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/ADDR_TYPE_INTERNAL_RAM">
      <obj_property name="ElementShortName">ADDR_TYPE_INTERNAL_RAM[2:0]</obj_property>
      <obj_property name="ObjectShortName">ADDR_TYPE_INTERNAL_RAM[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/ADDR_TYPE_INTERNAL_LED">
      <obj_property name="ElementShortName">ADDR_TYPE_INTERNAL_LED[2:0]</obj_property>
      <obj_property name="ObjectShortName">ADDR_TYPE_INTERNAL_LED[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/ADDR_TYPE_AXI">
      <obj_property name="ElementShortName">ADDR_TYPE_AXI[2:0]</obj_property>
      <obj_property name="ObjectShortName">ADDR_TYPE_AXI[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/ADDR_TYPE_UNKNOWN">
      <obj_property name="ElementShortName">ADDR_TYPE_UNKNOWN[2:0]</obj_property>
      <obj_property name="ObjectShortName">ADDR_TYPE_UNKNOWN[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/top/cpu/ADDR_TYPE_NOT_OP">
      <obj_property name="ElementShortName">ADDR_TYPE_NOT_OP[2:0]</obj_property>
      <obj_property name="ObjectShortName">ADDR_TYPE_NOT_OP[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/ddr3_sdram_addr">
      <obj_property name="ElementShortName">ddr3_sdram_addr[13:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_sdram_addr[13:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/ddr3_sdram_ba">
      <obj_property name="ElementShortName">ddr3_sdram_ba[2:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_sdram_ba[2:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/ddr3_sdram_cas_n">
      <obj_property name="ElementShortName">ddr3_sdram_cas_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_sdram_cas_n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/ddr3_sdram_ck_n">
      <obj_property name="ElementShortName">ddr3_sdram_ck_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_sdram_ck_n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/ddr3_sdram_ck_p">
      <obj_property name="ElementShortName">ddr3_sdram_ck_p</obj_property>
      <obj_property name="ObjectShortName">ddr3_sdram_ck_p</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/ddr3_sdram_cke">
      <obj_property name="ElementShortName">ddr3_sdram_cke</obj_property>
      <obj_property name="ObjectShortName">ddr3_sdram_cke</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/ddr3_sdram_cs_n">
      <obj_property name="ElementShortName">ddr3_sdram_cs_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_sdram_cs_n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/ddr3_sdram_dm">
      <obj_property name="ElementShortName">ddr3_sdram_dm</obj_property>
      <obj_property name="ObjectShortName">ddr3_sdram_dm</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/ddr3_sdram_dq">
      <obj_property name="ElementShortName">ddr3_sdram_dq[15:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_sdram_dq[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/ddr3_sdram_dqs_n">
      <obj_property name="ElementShortName">ddr3_sdram_dqs_n[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_sdram_dqs_n[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_sim/ddr3_sdram_dqs_p">
      <obj_property name="ElementShortName">ddr3_sdram_dqs_p[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_sdram_dqs_p[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/ddr3_sdram_odt">
      <obj_property name="ElementShortName">ddr3_sdram_odt</obj_property>
      <obj_property name="ObjectShortName">ddr3_sdram_odt</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/ddr3_sdram_ras_n">
      <obj_property name="ElementShortName">ddr3_sdram_ras_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_sdram_ras_n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/ddr3_sdram_reset_n">
      <obj_property name="ElementShortName">ddr3_sdram_reset_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_sdram_reset_n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_sim/ddr3_sdram_we_n">
      <obj_property name="ElementShortName">ddr3_sdram_we_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_sdram_we_n</obj_property>
   </wvobject>
</wave_config>
