<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 364</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:3px;font-family:Times;color:#000000;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page364-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce364.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">10-2&#160;Vol. 3A</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER&#160;(APIC)</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:100px;left:93px;white-space:nowrap" class="ft07"><b>APIC&#160;internal&#160;error&#160;interrupts&#160;</b>— When&#160;an&#160;error condition&#160;is recognized&#160;within the&#160;local APIC (such as&#160;an&#160;<br/>attempt to access an&#160;unimplemented&#160;register),&#160;the APIC can be&#160;programmed&#160;to send&#160;an&#160;interrupt to&#160;its&#160;<br/>associated&#160;processor (see<a href="o_fe12b1e2a880e0ce-376.html">&#160;Section&#160;10.5.3,&#160;“Error Handling”).</a></p>
<p style="position:absolute;top:157px;left:68px;white-space:nowrap" class="ft07">Of these interrupt sources:&#160;the processor’s&#160;LINT0 and&#160;LINT1 pins,&#160;the APIC&#160;timer,&#160;the performance-monitoring&#160;<br/>counters, the&#160;thermal sensor,&#160;and&#160;the internal&#160;APIC&#160;error detector&#160;are referred to&#160;as&#160;<b>local interrupt&#160;sources</b>.&#160;<br/>Upon receiving&#160;a signal from a&#160;local interrupt&#160;source,&#160;the&#160;local APIC delivers the&#160;interrupt to&#160;the processor core&#160;<br/>using an interrupt delivery protocol that&#160;has been&#160;set&#160;up through a&#160;group&#160;of APIC&#160;registers&#160;called the&#160;<b>local vector&#160;<br/>table</b>&#160;or&#160;<b>LVT</b>&#160;(see<a href="o_fe12b1e2a880e0ce-374.html">&#160;Section&#160;10.5.1,&#160;“Local Vector Table”). A separ</a>ate&#160;entry is&#160;provided&#160;in&#160;the&#160;local vector&#160;table&#160;for&#160;<br/>each local interrupt&#160;source,&#160;which allows&#160;a specific interrupt&#160;delivery protocol&#160;to be set up&#160;for&#160;each source. For&#160;<br/>example,&#160;if the LINT1&#160;pin is going to be&#160;used&#160;as an NMI&#160;pin, the LINT1 entry in&#160;the local vector table can be set up&#160;<br/>to deliver an interrupt with&#160;vector&#160;number 2 (NMI&#160;interrupt)&#160;to the&#160;processor&#160;core.<br/>The local&#160;APIC handles interrupts&#160;from&#160;the other&#160;two&#160;interrupt sources&#160;(externally connected I/O devices and IPIs)&#160;<br/>through its&#160;IPI message&#160;handling facilities.&#160;<br/>A processor can generate IPIs by&#160;programming the interrupt&#160;command register (ICR) in its local APIC&#160;<a href="o_fe12b1e2a880e0ce-380.html">(see Section&#160;<br/>10.6.1,&#160;“Interrupt&#160;Command&#160;Register (ICR)”). The act of wr</a>iting to the ICR&#160;causes an IPI message to be generated&#160;<br/>and issued&#160;on&#160;the system&#160;bus (for Pentium 4&#160;and&#160;Intel Xeon processors) or on&#160;the APIC bus&#160;(for&#160;Pentium&#160;and P6&#160;<br/>family processors).&#160;S<a href="o_fe12b1e2a880e0ce-366.html">ee Section 10.2,&#160;“System&#160;Bus&#160;Vs. APIC Bus.”<br/></a>IPIs can be&#160;sent&#160;to other processors in&#160;the system or to&#160;the&#160;originating processor (self-interrupts).&#160;When&#160;the target&#160;<br/>processor receives an&#160;IPI message,&#160;its&#160;local APIC&#160;handles the&#160;message&#160;automatically (using information included&#160;<br/>in&#160;the message such&#160;as vector number&#160;and trigger&#160;mode).&#160;S<a href="o_fe12b1e2a880e0ce-380.html">ee Section 10.6,&#160;“Issuing Interprocessor Interrupts,”&#160;<br/></a>for a&#160;detailed&#160;explanation of the&#160;local APIC’s&#160;IPI message&#160;delivery and&#160;acceptance mechanism.<br/>The&#160;local APIC can also&#160;receive&#160;interrupts from externally&#160;connected&#160;devices through&#160;the&#160;I/O APIC (see&#160;<br/><a href="o_fe12b1e2a880e0ce-364.html">Figure&#160;10-1).&#160;</a>The&#160;I/O APIC is&#160;responsible for receiving&#160;interrupts&#160;generated by system hardware and&#160;I/O devices&#160;<br/>and forwarding them to&#160;the local APIC as&#160;interrupt&#160;messages.</p>
<p style="position:absolute;top:972px;left:68px;white-space:nowrap" class="ft07">Individual pins on the&#160;I/O APIC can be&#160;programmed&#160;to generate a specific interrupt vector when&#160;asserted. The&#160;I/O&#160;<br/>APIC&#160;also has&#160;a “virtual&#160;wire&#160;mode”&#160;that&#160;allows it&#160;to&#160;communicate with a&#160;standard&#160;8259A-style&#160;external&#160;interrupt&#160;<br/>controller.&#160;Note&#160;that the&#160;local APIC can&#160;be&#160;disabled (see<a href="o_fe12b1e2a880e0ce-370.html">&#160;Section 10.4.3, “Enabling or&#160;Disabling the&#160;Local&#160;APIC”).&#160;<br/></a>This allows&#160;an&#160;associated&#160;processor core&#160;to receive interrupts directly&#160;from&#160;an 8259A interrupt&#160;controller.</p>
<p style="position:absolute;top:556px;left:171px;white-space:nowrap" class="ft05">&#160;</p>
<p style="position:absolute;top:926px;left:180px;white-space:nowrap" class="ft06">Figure&#160;10-1. &#160;Relationship&#160;of&#160;Local APIC and&#160;I/O APIC In&#160;Single-Processor&#160;Systems</p>
<p style="position:absolute;top:861px;left:287px;white-space:nowrap" class="ft00">I/O APIC</p>
<p style="position:absolute;top:858px;left:395px;white-space:nowrap" class="ft00">External</p>
<p style="position:absolute;top:869px;left:394px;white-space:nowrap" class="ft00">Interrupts</p>
<p style="position:absolute;top:903px;left:270px;white-space:nowrap" class="ft00">System Chip Set</p>
<p style="position:absolute;top:713px;left:295px;white-space:nowrap" class="ft00">System Bus</p>
<p style="position:absolute;top:612px;left:265px;white-space:nowrap" class="ft00">Processor&#160;Core</p>
<p style="position:absolute;top:643px;left:274px;white-space:nowrap" class="ft00">Local APIC</p>
<p style="position:absolute;top:568px;left:266px;white-space:nowrap" class="ft00">Pentium 4 and&#160;</p>
<p style="position:absolute;top:667px;left:348px;white-space:nowrap" class="ft00">Local</p>
<p style="position:absolute;top:678px;left:348px;white-space:nowrap" class="ft00">Interrupts</p>
<p style="position:absolute;top:767px;left:267px;white-space:nowrap" class="ft00">Bridge</p>
<p style="position:absolute;top:805px;left:307px;white-space:nowrap" class="ft00">PCI</p>
<p style="position:absolute;top:582px;left:248px;white-space:nowrap" class="ft00">Intel Xeon Processors</p>
<p style="position:absolute;top:772px;left:524px;white-space:nowrap" class="ft00">I/O APIC</p>
<p style="position:absolute;top:769px;left:632px;white-space:nowrap" class="ft00">External</p>
<p style="position:absolute;top:780px;left:631px;white-space:nowrap" class="ft00">Interrupts</p>
<p style="position:absolute;top:813px;left:509px;white-space:nowrap" class="ft00">System Chip Set</p>
<p style="position:absolute;top:712px;left:561px;white-space:nowrap" class="ft04">3-Wire&#160;APIC&#160;Bus</p>
<p style="position:absolute;top:614px;left:515px;white-space:nowrap" class="ft00">Processor&#160;Core</p>
<p style="position:absolute;top:644px;left:524px;white-space:nowrap" class="ft00">Local APIC</p>
<p style="position:absolute;top:569px;left:513px;white-space:nowrap" class="ft00">Pentium and P6</p>
<p style="position:absolute;top:667px;left:603px;white-space:nowrap" class="ft00">Local</p>
<p style="position:absolute;top:678px;left:603px;white-space:nowrap" class="ft00">Interrupts</p>
<p style="position:absolute;top:583px;left:506px;white-space:nowrap" class="ft00">Family Processors</p>
<p style="position:absolute;top:666px;left:269px;white-space:nowrap" class="ft00">Interrupt</p>
<p style="position:absolute;top:677px;left:269px;white-space:nowrap" class="ft00">Messages</p>
<p style="position:absolute;top:668px;left:521px;white-space:nowrap" class="ft00">Interrupt</p>
<p style="position:absolute;top:679px;left:521px;white-space:nowrap" class="ft00">Messages</p>
<p style="position:absolute;top:711px;left:235px;white-space:nowrap" class="ft00">Interrupt</p>
<p style="position:absolute;top:722px;left:225px;white-space:nowrap" class="ft00">Messages</p>
</div>
</body>
</html>
