<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>binary_latch_counter</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>resetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">resetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>binary_latch_counter</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>53affffa</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>binary_latch_counter</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>53affffa</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb_binary_latch_counter</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6ff490a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>27f481d7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>counter</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.COUNTER_WIDTH&apos;)) - 1)">16</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>latched</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>LATCH_VALUE</spirit:name>
        <spirit:displayName>Latch Value</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.LATCH_VALUE">131071</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter>
        <spirit:name>COUNTER_WIDTH</spirit:name>
        <spirit:displayName>Counter Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.COUNTER_WIDTH" spirit:dependency="spirit:ceil(spirit:log(2,spirit:decode(id(&apos;MODELPARAM_VALUE.LATCH_VALUE&apos;))))">17</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sources_1/imports/binary_latch_counter/binary_latch_counter.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_53affffa</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sources_1/imports/binary_latch_counter/binary_latch_counter.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim_1/imports/binary_latch_counter/tb_binary_latch_counter.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/binary_latch_counter_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_27f481d7</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>binary_latch_counter_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>LATCH_VALUE</spirit:name>
      <spirit:displayName>Latch Value</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.LATCH_VALUE">131071</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>COUNTER_WIDTH</spirit:name>
      <spirit:displayName>Counter Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.COUNTER_WIDTH">17</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">binary_latch_counter_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>binary_latch_counter_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-08-05T17:03:43Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2166eb61_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b71191_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60be16ad_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6ce3bf_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1908bc6b_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a4d74e_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bc0594a_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/p</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a5018_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/p</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69475e7d_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/p</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f4f85c1_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2350a067_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb99b68_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d234d49_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@722c0368_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79af97b8_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629c9d3f_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e195b75_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac54a7a_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61a47b10_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3efd0a7e_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e260fee_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38b024b0_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5771b88b_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f9e8849_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@346557d2_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/roject_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fbbcda_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/roject_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7087016d_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/roject_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56262237_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/roject_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@554f4924_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/roject_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c774e96_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/roject_1/pr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c7221c2_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/roject_1/pr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cdf6b1e_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/roject_1/pr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b65a5f_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/roject_1/p</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4477a5f_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/roject_1/p</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b0084c_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/roject_1/p</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23204a95_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/roject_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cffc129_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/roject_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131834c7_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/roject_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@414128f9_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/r</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f37a7c0_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/r</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5575668c_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/r</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31727a5a_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21187380_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e65345_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff34e32_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ffcd17_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57870e14_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@783a2f8a_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4877897a_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2edf93_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f8ce8e6_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d279ab5_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18be2b46_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29023960_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af80186_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@396bb685_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3112588c_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e4b5f05_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c8d06c9_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff87e78_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f7b7ee_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d59ad_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f66088d_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/project_1/project_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@799bc88_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/p</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3118e7f_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/p</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ffd564c_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter/p</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36bd81db_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c65dcad_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fbbb1e6_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@320b94b6_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5812d120_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66aa1520_ARCHIVE_LOCATION">/home/yunq/Pynq-Python/ip_development2/binary_latch_counter</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="eb0c9caa"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="a484d622"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d24bc5d8"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="0e3ba04c"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="0056aa18"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
