======== Synthesis started at 周四 四月 23 22:25:27 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Thursday, 23 April 15, at 22:25:27.
Warning: COM_WARN_000: The license key for ic_shell will expire after 7 days.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = f:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/sdram_to_RGB.v ../src/por_v1_1.v ../src/gbuf_v1_1.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file f:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = f:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'f:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'f:/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz (1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'f:/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz (1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'f:/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz (1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'f:/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz (1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'f:/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz (1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'f:/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz (1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'f:/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz (1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'f:/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz (1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/sdram_to_RGB.v'.
Info: COM_INFO_000: Reading file 'f:/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz (1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'f:/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz (1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'ahb_master'!
Info: COM_INFO_000: Reading file 'f:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Info: COM_INFO_000: Current design is 'demo_sd_to_lcd'!
Info: CMD_INFO_004: Sourcing file f:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [31]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [30]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [29]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [28]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [27]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [26]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [25]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [24]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [23]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [22]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [21]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [20]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [19]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [18]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [17]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [16]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [15]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [14]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [13]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [12]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [11]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [10]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [9]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [8]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [7]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [6]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [5]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [4]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [3]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [2]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [1]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [0]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [31]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [30]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [29]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [28]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [27]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [26]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [25]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [24]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [23]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [22]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [21]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [20]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [19]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [18]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [17]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [16]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [15]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [14]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [13]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [12]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [11]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [10]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [9]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [8]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [7]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [6]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [5]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [4]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [3]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [2]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [1]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_mastlock'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_sel'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_write'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [0]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_readyout'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [0]'. 
Warning: NTL_WARN_038: u_arm (cell: mcu_armcm3) in design 'demo_sd_to_lcd' has 177 open port(s). 
Warning: NTL_WARN_043: f:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:119: Instantiating black box module 'M7S_PLL'. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [1]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [1]'. 
Warning: NTL_WARN_038: u_lvds_tx_clk (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 15 open port(s). 
Warning: NTL_WARN_043: f:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:178: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_0 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: f:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:229: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_1 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: f:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:280: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_2 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: f:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:331: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_3 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: f:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:382: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_ahb_master port 'dma_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'ahb_master' port width. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [1]'. 
Warning: NTL_WARN_038: u_ahb_master (cell: ahb_master) in design 'sdram_to_RGB' has 31 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: f:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:71: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: f:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:103: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: f:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:135: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: f:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:167: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: dll_u0 port 'dll_msel0_user' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_DLL' port width. 
Warning: NTL_WARN_039: Open input port 'dllrst'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [3]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [2]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [1]'. 
Warning: NTL_WARN_038: dll_u0 (cell: M7S_DLL) in design 'mcu_armcm3' has 4 open port(s). 
Warning: NTL_WARN_043: f:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:134: Instantiating black box module 'M7S_DLL'. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp_INTNMI' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [15]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [14]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [13]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [12]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [11]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [10]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [9]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [8]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [7]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [6]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [5]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [4]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [3]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [2]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [1]'. 
Warning: NTL_WARN_038: u_soc (cell: M7S_SOC) in design 'mcu_armcm3' has 219 open port(s). 
Warning: NTL_WARN_043: f:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:246: Instantiating black box module 'M7S_SOC'. 
Warning: NTL_WARN_039: Open input port 'pllrst'. 
Warning: NTL_WARN_038: pll_u0 (cell: M7S_PLL) in design 'pll_v1' has 1 open port(s). 
Warning: NTL_WARN_043: f:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:98: Instantiating black box module 'M7S_PLL'. 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_clk' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_0' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_1' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_2' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_3' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'dll_u0' of empty design 'M7S_DLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_soc' of empty design 'M7S_SOC' cannot be expanded! 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Warning: NTL_WARN_041: Template 'ahb_master' is removed. 
Warning: NTL_WARN_041: Template 'colorbar_gen' is removed. 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: OPT_W_018: Instance 'u_sdram_to_RGB/u_ahb_master/u64' of design 'ahb_master_ipc_sub_block_8_1' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/dma_addr__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/ahm_error__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/prefetch_wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[0]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[2]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[3]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[4]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[5]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[6]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[7]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[8]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[9]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[10]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[11]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[12]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[13]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[14]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[15]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[16]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[17]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[18]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[19]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[20]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[21]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[22]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[23]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[24]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[25]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[26]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[27]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[28]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[29]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[30]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[31]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_sel__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_003: Design instance 'u_sdram_to_RGB/u_ahb_master/u63' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Info: OPT_I_007: Port 'CO' in design 'ahb_master_ipc_add_block_8_0' is detected floating without fanouts. 
Primace 7.3 AST_Frontend was successful!
753 warning(s), 0 error(s).
CPU Time: 4.321 seconds, Peak Memory: 69 MB
command: ast "-dev" "M7A12N0F484C7" "-v" "outputs/demo_sd_to_lcd.asv" "-top" "demo_sd_to_lcd" "-vo" "outputs/demo_sd_to_lcd.amv" "-whitebox" "-isyn" "-fca" "-keep_latch" "-keep_floating" "-optimize_primitives" "-aoc" "outputs/demo_sd_to_lcd_ast.aoc" "-min_ce_fanout" "4" "-carry_opt" "-magic" "-mode" "best_timing" "-use_dsp" "auto" "-simple_hierarchy" "outputs/demo_sd_to_lcd_simp_hier.v"
-----------------------------------------------------------------------------
Primace AST Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S10001: Reading technology library file f:/capital_micro/primace7.3\data\lib\generic.v...
Info: S10001: Reading technology library file f:/capital_micro/primace7.3\data\lib\agate_lib_m7s.v...
Info: S10101: Set top-level entity name: demo_sd_to_lcd.
Info: S10002: Reading AOC file outputs/demo_sd_to_lcd_ast.aoc...
Info: S10003: Reading ASV file outputs/demo_sd_to_lcd.asv...
Info: S10205: Start advanced logic optimization.
Info: S10206: Finish advanced logic optimization.
Info: S10304: magic: 3.9760 second(s), total 4.3740 second(s). Peak memory 20 MB.
Info: S10204: Generating synthesis design report...
Info: S10004: Output AMV file: outputs/demo_sd_to_lcd.amv.
Info: S10005: Output AMA file: outputs/demo_sd_to_lcd.ama.
Primace 7.3 AST was successful!
0 warning(s), 0 error(s).
CPU Time: 5.324 seconds, Peak Memory: 23 MB
command: agv2aoc "-v" "outputs/demo_sd_to_lcd.amv" "-o" "demo_sd_to_lcd.aoc" "-dev" "M7A12N0F484C7" "-io" "-top" "demo_sd_to_lcd"
-----------------------------------------------------------------------------
Primace agv2aoc Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Primace 7.3 agv2aoc was successful!
0 warning(s), 0 error(s).
CPU Time: 0.172 seconds, Peak Memory: 15 MB
======== Synthesis was successed. 428 warning(s), 0 error(s) ========
======== Router started at 周一 四月 27 13:43:43 2015 ========
command: cstool "scripts/syn_gen_db.tcl"
command: cstool "scripts/fplan.tcl"
command: cstool "scripts/assigner_cstool.tcl"
command: cstool "scripts/refiner_new.tcl"
Placer successed. See outputs/placer.log for detailed information
command: cstool "scripts/fixer.tcl"
command: cstool "scripts/fixer_drc.tcl"
command: cstool "scripts/pack.tcl"
command: cstool "scripts/route.tcl"
Router successed. See outputs/router.log for detailed information
======== Router was successed. 0 warning(s), 0 error(s) ========
======== Synthesis started at 周二 五月 19 19:55:06 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 19:55:06.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/sdram_to_RGB.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:59: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:61: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:62: bad code style for circuit synthesis:  . 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'inEn' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-11) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-12) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-13) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-14) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-15) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-16) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-17) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-18) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-19) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-20) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-21) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-22) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-23) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-24) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-25) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-26) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-27) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-28) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-29) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-30) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-31) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-32) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:64: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:48: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:66: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:206: cannot find clock signal of the process. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v:42: cannot find clock signal of the process. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'ahb_master'!
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Info: COM_INFO_000: Current design is 'demo_sd_to_lcd'!
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [31]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [30]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [29]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [28]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [27]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [26]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [25]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [24]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [23]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [22]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [21]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [20]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [19]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [18]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [17]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [16]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [15]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [14]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [13]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [12]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [11]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [10]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [9]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [8]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [7]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [6]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [5]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [4]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [3]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [2]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [1]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [0]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [31]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [30]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [29]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [28]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [27]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [26]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [25]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [24]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [23]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [22]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [21]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [20]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [19]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [18]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [17]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [16]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [15]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [14]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [13]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [12]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [11]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [10]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [9]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [8]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [7]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [6]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [5]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [4]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [3]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [2]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [1]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_mastlock'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_sel'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_write'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [0]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_readyout'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [0]'. 
Warning: NTL_WARN_038: u_arm (cell: mcu_armcm3) in design 'demo_sd_to_lcd' has 177 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:119: Instantiating black box module 'M7S_PLL'. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [1]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [1]'. 
Warning: NTL_WARN_038: u_lvds_tx_clk (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 15 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:178: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_0 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:229: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_1 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:280: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_2 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:331: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_3 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:382: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_ahb_master port 'dma_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'ahb_master' port width. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [1]'. 
Warning: NTL_WARN_038: u_ahb_master (cell: ahb_master) in design 'sdram_to_RGB' has 31 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:71: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:103: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:135: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:167: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: dll_u0 port 'dll_msel0_user' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_DLL' port width. 
Warning: NTL_WARN_039: Open input port 'dllrst'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [3]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [2]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [1]'. 
Warning: NTL_WARN_038: dll_u0 (cell: M7S_DLL) in design 'mcu_armcm3' has 4 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:134: Instantiating black box module 'M7S_DLL'. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp_INTNMI' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [15]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [14]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [13]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [12]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [11]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [10]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [9]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [8]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [7]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [6]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [5]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [4]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [3]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [2]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [1]'. 
Warning: NTL_WARN_038: u_soc (cell: M7S_SOC) in design 'mcu_armcm3' has 219 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:246: Instantiating black box module 'M7S_SOC'. 
Warning: NTL_WARN_039: Open input port 'pllrst'. 
Warning: NTL_WARN_038: pll_u0 (cell: M7S_PLL) in design 'pll_v1' has 1 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:98: Instantiating black box module 'M7S_PLL'. 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_clk' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_0' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_1' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_2' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_3' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'dll_u0' of empty design 'M7S_DLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_soc' of empty design 'M7S_SOC' cannot be expanded! 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Warning: NTL_WARN_041: Template 'ahb_master' is removed. 
Warning: NTL_WARN_041: Template 'colorbar_gen' is removed. 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: OPT_W_018: Instance 'u_sdram_to_RGB/u_ahb_master/u64' of design 'ahb_master_ipc_sub_block_8_1' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/dma_addr__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/ahm_error__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/prefetch_wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[0]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[2]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[3]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[4]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[5]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[6]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[7]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[8]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[9]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[10]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[11]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[12]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[13]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[14]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[15]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[16]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[17]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[18]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[19]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[20]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[21]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[22]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[23]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[24]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[25]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[26]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[27]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[28]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[29]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[30]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[31]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_sel__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_003: Design instance 'u_sdram_to_RGB/u_ahb_master/u63' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Info: OPT_I_007: Port 'CO' in design 'ahb_master_ipc_add_block_8_0' is detected floating without fanouts. 
Primace 7.3 AST_Frontend was successful!
855 warning(s), 0 error(s).
CPU Time: 11.029 seconds, Peak Memory: 70 MB
command: ast "-dev" "M7A12N0F484C7" "-v" "outputs/demo_sd_to_lcd.asv" "-top" "demo_sd_to_lcd" "-vo" "outputs/demo_sd_to_lcd.amv" "-whitebox" "-isyn" "-fca" "-keep_latch" "-keep_floating" "-optimize_primitives" "-aoc" "outputs/demo_sd_to_lcd_ast.aoc" "-min_ce_fanout" "4" "-carry_opt" "-magic" "-mode" "best_timing" "-use_dsp" "auto" "-simple_hierarchy" "outputs/demo_sd_to_lcd_simp_hier.v"
-----------------------------------------------------------------------------
Primace AST Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\generic.v...
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\agate_lib_m7s.v...
Info: S10101: Set top-level entity name: demo_sd_to_lcd.
Info: S10002: Reading AOC file outputs/demo_sd_to_lcd_ast.aoc...
Info: S10003: Reading ASV file outputs/demo_sd_to_lcd.asv...
Info: S10205: Start advanced logic optimization.
Info: S10206: Finish advanced logic optimization.
Info: S10304: magic: 9.7660 second(s), total 10.4210 second(s). Peak memory 20 MB.
Info: S10204: Generating synthesis design report...
Info: S10004: Output AMV file: outputs/demo_sd_to_lcd.amv.
Info: S10005: Output AMA file: outputs/demo_sd_to_lcd.ama.
Primace 7.3 AST was successful!
0 warning(s), 0 error(s).
CPU Time: 12.418 seconds, Peak Memory: 24 MB
command: agv2aoc "-v" "outputs/demo_sd_to_lcd.amv" "-o" "demo_sd_to_lcd.aoc" "-dev" "M7A12N0F484C7" "-io" "-top" "demo_sd_to_lcd"
-----------------------------------------------------------------------------
Primace agv2aoc Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Primace 7.3 agv2aoc was successful!
0 warning(s), 0 error(s).
CPU Time: 0.530 seconds, Peak Memory: 16 MB
======== Synthesis was successed. 393 warning(s), 0 error(s) ========
======== Synthesis started at 周二 五月 19 21:05:07 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 21:05:07.
======== Synthesis was cancelled ========
======== Synthesis started at 周二 五月 19 21:34:04 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 21:34:04.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/sdram_to_RGB.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:59: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:61: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:62: bad code style for circuit synthesis:  . 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'inEn' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-11) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-12) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-13) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-14) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-15) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-16) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-17) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-18) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-19) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-20) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-21) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-22) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-23) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-24) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-25) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-26) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-27) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-28) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-29) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-30) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-31) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-32) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:64: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:48: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:66: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:206: cannot find clock signal of the process. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v:42: cannot find clock signal of the process. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'ahb_master'!
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: NTL_WARN_039: Open output port 'clkout2'. 
Warning: NTL_WARN_038: u_pll (cell: pll_v1) in design 'demo_sd_to_lcd' has 1 open port(s). 
Info: COM_INFO_000: Current design is 'demo_sd_to_lcd'!
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [31]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [30]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [29]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [28]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [27]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [26]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [25]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [24]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [23]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [22]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [21]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [20]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [19]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [18]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [17]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [16]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [15]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [14]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [13]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [12]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [11]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [10]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [9]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [8]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [7]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [6]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [5]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [4]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [3]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [2]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [1]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [0]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [31]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [30]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [29]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [28]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [27]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [26]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [25]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [24]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [23]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [22]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [21]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [20]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [19]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [18]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [17]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [16]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [15]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [14]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [13]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [12]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [11]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [10]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [9]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [8]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [7]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [6]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [5]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [4]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [3]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [2]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [1]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_mastlock'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_sel'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_write'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [0]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_readyout'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [0]'. 
Warning: NTL_WARN_038: u_arm (cell: mcu_armcm3) in design 'demo_sd_to_lcd' has 177 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:119: Instantiating black box module 'M7S_PLL'. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [1]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [1]'. 
Warning: NTL_WARN_038: u_lvds_tx_clk (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 15 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:178: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_0 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:229: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_1 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:280: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_2 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:331: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_3 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:382: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_ahb_master port 'dma_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'ahb_master' port width. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [1]'. 
Warning: NTL_WARN_038: u_ahb_master (cell: ahb_master) in design 'sdram_to_RGB' has 31 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:71: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:103: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:135: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:167: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: dll_u0 port 'dll_msel0_user' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_DLL' port width. 
Warning: NTL_WARN_039: Open input port 'dllrst'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [3]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [2]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [1]'. 
Warning: NTL_WARN_038: dll_u0 (cell: M7S_DLL) in design 'mcu_armcm3' has 4 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:134: Instantiating black box module 'M7S_DLL'. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp_INTNMI' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [15]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [14]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [13]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [12]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [11]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [10]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [9]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [8]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [7]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [6]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [5]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [4]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [3]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [2]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [1]'. 
Warning: NTL_WARN_038: u_soc (cell: M7S_SOC) in design 'mcu_armcm3' has 219 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:246: Instantiating black box module 'M7S_SOC'. 
Warning: NTL_WARN_039: Open input port 'pllrst'. 
Warning: NTL_WARN_038: pll_u0 (cell: M7S_PLL) in design 'pll_v1' has 1 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:100: Instantiating black box module 'M7S_PLL'. 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_clk' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_0' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_1' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_2' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_3' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'dll_u0' of empty design 'M7S_DLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_soc' of empty design 'M7S_SOC' cannot be expanded! 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Warning: NTL_WARN_041: Template 'ahb_master' is removed. 
Warning: NTL_WARN_041: Template 'colorbar_gen' is removed. 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: OPT_W_018: Instance 'u_sdram_to_RGB/u_ahb_master/u64' of design 'ahb_master_ipc_sub_block_8_1' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/dma_addr__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/ahm_error__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/prefetch_wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[0]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[2]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[3]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[4]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[5]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[6]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[7]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[8]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[9]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[10]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[11]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[12]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[13]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[14]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[15]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[16]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[17]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[18]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[19]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[20]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[21]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[22]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[23]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[24]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[25]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[26]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[27]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[28]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[29]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[30]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[31]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_sel__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_003: Design instance 'u_sdram_to_RGB/u_ahb_master/u63' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Info: OPT_I_007: Port 'CO' in design 'ahb_master_ipc_add_block_8_0' is detected floating without fanouts. 
Primace 7.3 AST_Frontend was successful!
857 warning(s), 0 error(s).
CPU Time: 10.702 seconds, Peak Memory: 70 MB
command: ast "-dev" "M7A12N0F484C7" "-v" "outputs/demo_sd_to_lcd.asv" "-top" "demo_sd_to_lcd" "-vo" "outputs/demo_sd_to_lcd.amv" "-whitebox" "-isyn" "-fca" "-keep_latch" "-keep_floating" "-optimize_primitives" "-aoc" "outputs/demo_sd_to_lcd_ast.aoc" "-min_ce_fanout" "4" "-carry_opt" "-magic" "-mode" "best_timing" "-use_dsp" "auto" "-simple_hierarchy" "outputs/demo_sd_to_lcd_simp_hier.v"
-----------------------------------------------------------------------------
Primace AST Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\generic.v...
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\agate_lib_m7s.v...
Info: S10101: Set top-level entity name: demo_sd_to_lcd.
Info: S10002: Reading AOC file outputs/demo_sd_to_lcd_ast.aoc...
Info: S10003: Reading ASV file outputs/demo_sd_to_lcd.asv...
Info: S10205: Start advanced logic optimization.
Info: S10206: Finish advanced logic optimization.
Info: S10304: magic: 9.5310 second(s), total 10.2490 second(s). Peak memory 20 MB.
Info: S10204: Generating synthesis design report...
Info: S10004: Output AMV file: outputs/demo_sd_to_lcd.amv.
Info: S10005: Output AMA file: outputs/demo_sd_to_lcd.ama.
Primace 7.3 AST was successful!
0 warning(s), 0 error(s).
CPU Time: 12.542 seconds, Peak Memory: 24 MB
command: agv2aoc "-v" "outputs/demo_sd_to_lcd.amv" "-o" "demo_sd_to_lcd.aoc" "-dev" "M7A12N0F484C7" "-io" "-top" "demo_sd_to_lcd"
-----------------------------------------------------------------------------
Primace agv2aoc Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Primace 7.3 agv2aoc was successful!
0 warning(s), 0 error(s).
CPU Time: 0.452 seconds, Peak Memory: 16 MB
======== Synthesis was successed. 386 warning(s), 0 error(s) ========
======== Project compile started at 周二 五月 19 21:40:00 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 21:40:00.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/sdram_to_RGB.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:59: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:61: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:62: bad code style for circuit synthesis:  . 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'inEn' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-11) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-12) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-13) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-14) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-15) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-16) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-17) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-18) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-19) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-20) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-21) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-22) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-23) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-24) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-25) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-26) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-27) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-28) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-29) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-30) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-31) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-32) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:64: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:48: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:66: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:206: cannot find clock signal of the process. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v:42: cannot find clock signal of the process. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'ahb_master'!
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: NTL_WARN_039: Open output port 'clkout2'. 
Warning: NTL_WARN_038: u_pll (cell: pll_v1) in design 'demo_sd_to_lcd' has 1 open port(s). 
Info: COM_INFO_000: Current design is 'demo_sd_to_lcd'!
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [31]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [30]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [29]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [28]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [27]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [26]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [25]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [24]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [23]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [22]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [21]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [20]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [19]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [18]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [17]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [16]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [15]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [14]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [13]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [12]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [11]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [10]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [9]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [8]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [7]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [6]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [5]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [4]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [3]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [2]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [1]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [0]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [31]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [30]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [29]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [28]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [27]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [26]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [25]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [24]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [23]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [22]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [21]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [20]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [19]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [18]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [17]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [16]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [15]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [14]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [13]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [12]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [11]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [10]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [9]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [8]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [7]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [6]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [5]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [4]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [3]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [2]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [1]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_mastlock'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_sel'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_write'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [0]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_readyout'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [0]'. 
Warning: NTL_WARN_038: u_arm (cell: mcu_armcm3) in design 'demo_sd_to_lcd' has 177 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:119: Instantiating black box module 'M7S_PLL'. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [1]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [1]'. 
Warning: NTL_WARN_038: u_lvds_tx_clk (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 15 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:178: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_0 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:229: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_1 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:280: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_2 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:331: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_3 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:382: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_ahb_master port 'dma_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'ahb_master' port width. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [1]'. 
Warning: NTL_WARN_038: u_ahb_master (cell: ahb_master) in design 'sdram_to_RGB' has 31 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:71: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:103: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:135: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:167: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: dll_u0 port 'dll_msel0_user' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_DLL' port width. 
Warning: NTL_WARN_039: Open input port 'dllrst'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [3]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [2]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [1]'. 
Warning: NTL_WARN_038: dll_u0 (cell: M7S_DLL) in design 'mcu_armcm3' has 4 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:134: Instantiating black box module 'M7S_DLL'. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp_INTNMI' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [15]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [14]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [13]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [12]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [11]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [10]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [9]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [8]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [7]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [6]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [5]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [4]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [3]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [2]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [1]'. 
Warning: NTL_WARN_038: u_soc (cell: M7S_SOC) in design 'mcu_armcm3' has 219 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:246: Instantiating black box module 'M7S_SOC'. 
Warning: NTL_WARN_039: Open input port 'pllrst'. 
Warning: NTL_WARN_038: pll_u0 (cell: M7S_PLL) in design 'pll_v1' has 1 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:100: Instantiating black box module 'M7S_PLL'. 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_clk' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_0' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_1' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_2' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_3' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'dll_u0' of empty design 'M7S_DLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_soc' of empty design 'M7S_SOC' cannot be expanded! 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Warning: NTL_WARN_041: Template 'ahb_master' is removed. 
Warning: NTL_WARN_041: Template 'colorbar_gen' is removed. 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: OPT_W_018: Instance 'u_sdram_to_RGB/u_ahb_master/u64' of design 'ahb_master_ipc_sub_block_8_1' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/dma_addr__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/ahm_error__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/prefetch_wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[0]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[2]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[3]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[4]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[5]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[6]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[7]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[8]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[9]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[10]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[11]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[12]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[13]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[14]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[15]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[16]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[17]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[18]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[19]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[20]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[21]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[22]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[23]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[24]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[25]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[26]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[27]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[28]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[29]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[30]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[31]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_sel__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_003: Design instance 'u_sdram_to_RGB/u_ahb_master/u63' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Info: OPT_I_007: Port 'CO' in design 'ahb_master_ipc_add_block_8_0' is detected floating without fanouts. 
Primace 7.3 AST_Frontend was successful!
857 warning(s), 0 error(s).
CPU Time: 10.296 seconds, Peak Memory: 70 MB
command: ast "-dev" "M7A12N0F484C7" "-v" "outputs/demo_sd_to_lcd.asv" "-top" "demo_sd_to_lcd" "-vo" "outputs/demo_sd_to_lcd.amv" "-whitebox" "-isyn" "-fca" "-keep_latch" "-keep_floating" "-optimize_primitives" "-aoc" "outputs/demo_sd_to_lcd_ast.aoc" "-min_ce_fanout" "4" "-carry_opt" "-magic" "-mode" "best_timing" "-use_dsp" "auto" "-simple_hierarchy" "outputs/demo_sd_to_lcd_simp_hier.v"
-----------------------------------------------------------------------------
Primace AST Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\generic.v...
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\agate_lib_m7s.v...
Info: S10101: Set top-level entity name: demo_sd_to_lcd.
Info: S10002: Reading AOC file outputs/demo_sd_to_lcd_ast.aoc...
Info: S10003: Reading ASV file outputs/demo_sd_to_lcd.asv...
Info: S10205: Start advanced logic optimization.
Info: S10206: Finish advanced logic optimization.
Info: S10304: magic: 8.9130 second(s), total 9.5600 second(s). Peak memory 20 MB.
Info: S10204: Generating synthesis design report...
Info: S10004: Output AMV file: outputs/demo_sd_to_lcd.amv.
Info: S10005: Output AMA file: outputs/demo_sd_to_lcd.ama.
Primace 7.3 AST was successful!
0 warning(s), 0 error(s).
CPU Time: 11.682 seconds, Peak Memory: 24 MB
command: agv2aoc "-v" "outputs/demo_sd_to_lcd.amv" "-o" "demo_sd_to_lcd.aoc" "-dev" "M7A12N0F484C7" "-io" "-top" "demo_sd_to_lcd"
-----------------------------------------------------------------------------
Primace agv2aoc Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Primace 7.3 agv2aoc was successful!
0 warning(s), 0 error(s).
CPU Time: 0.499 seconds, Peak Memory: 16 MB
command: cstool "scripts/syn_gen_db.tcl"
command: cstool "scripts/fplan.tcl"
command: cstool "scripts/assigner_cstool.tcl"
command: cstool "scripts/refiner_new.tcl"
Placer successed. See outputs/placer.log for detailed information
command: cstool "scripts/fixer.tcl"
command: cstool "scripts/fixer_drc.tcl"
command: cstool "scripts/pack.tcl"
command: cstool "scripts/route.tcl"
Router successed. See outputs/router.log for detailed information
command: agtc "-n" "demo_sd_to_lcd.arv" "-temperature" "85" "-voltage" "0.99" "-process" "3" "-cs"
-----------------------------------------------------------------------------
Primace Timing Calculator Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: Loading timing data from lib...
Info: Loading finished!
Info: T0501: Output SDF file to: demo_sd_to_lcd.sdf.
Primace 7.3 Timing Calculator was successful!
0 warning(s), 0 error(s).
CPU Time: 6.973 seconds, Peak Memory: 83 MB
command: cstimer "-encoding" "utf-8" "../scripts/run_sta.tcl"
-----------------------------------------------------------------------------
Primace Timing Analysis Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
demo_sd_to_lcd.arv, 2025: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam dedicated_io_cell_u318_inst.optional_function = "UART2_RXD_I";
                                                                      ^
demo_sd_to_lcd.arv, 2249: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_sck_inst.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 2589: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u275_inst.optional_function = "ODT,CSN";
                                                                  ^
demo_sd_to_lcd.arv, 2937: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u255_inst.optional_function = "RASN,CASN";
                                                                    ^
demo_sd_to_lcd.arv, 3132: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u245_inst.optional_function = "A8,A11";
                                                                 ^
demo_sd_to_lcd.arv, 3688: parameter 'emb5k_2_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_1";
                                                                                                   ^
demo_sd_to_lcd.arv, 3706: parameter 'emb5k_4_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_2";
                                                                                                   ^
demo_sd_to_lcd.arv, 3711: parameter 'emb5k_1_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_0";
                                                                                                   ^
demo_sd_to_lcd.arv, 3735: parameter 'emb5k_3_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_3";
                                                                                                   ^
demo_sd_to_lcd.arv, 3870: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u235_inst.optional_function = "DQ3,DQ5";
                                                                  ^
demo_sd_to_lcd.arv, 4270: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u215_inst.optional_function = "DQ9,DM1";
                                                                  ^
demo_sd_to_lcd.arv, 4452: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_buttonIn4_inst.optional_function = "";
                                                      ^
demo_sd_to_lcd.arv, 4907: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam io_cell_clk_i_inst.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 6863: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_0.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 6997: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_1.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7131: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_2.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7265: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_3.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7889: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u271_inst.optional_function = "BA0,BA2";
                                                                  ^
demo_sd_to_lcd.arv, 8114: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u267_inst.optional_function = "A7,A5";
                                                                ^
demo_sd_to_lcd.arv, 8446: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u261_inst.optional_function = "A9,A13";
                                                                 ^
demo_sd_to_lcd.arv, 8898: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u251_inst.optional_function = "A12,A10";
                                                                  ^
demo_sd_to_lcd.arv, 9128: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u247_inst.optional_function = "A14,A1";
                                                                 ^
demo_sd_to_lcd.arv, 9586: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u237_inst.optional_function = "DQ4,CKE";
                                                                  ^
demo_sd_to_lcd.arv, 9980: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u231_inst.optional_function = "DQ8,DQ1";
                                                                  ^
demo_sd_to_lcd.arv, 10154: parameter 'cfg_use_cal1_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10156: parameter 'cfg_use_cal1_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10213: parameter 'optional_function' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.optional_function = "VREF0,DQ12";
                                                                     ^
demo_sd_to_lcd.arv, 10226: parameter 'cfg_use_cal0_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10229: parameter 'cfg_use_cal0_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10709: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u221_inst.optional_function = "DQ7,DM0";
                                                                  ^
demo_sd_to_lcd.arv, 11174: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u211_inst.optional_function = "DQ0,DQ11";
                                                                   ^
demo_sd_to_lcd.arv, 11466: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u207_inst.optional_function = "DQ6,DQ2";
                                                                  ^
demo_sd_to_lcd.arv, 11996: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_miso_inst.optional_function = "";
                                                     ^
demo_sd_to_lcd.arv, 14394: parameter 'inclk_period' not found on cell 'M7S_PLL'.
 defparam u_pll_pll_u0.inclk_period = 10000;
                                            ^
demo_sd_to_lcd.arv, 14552: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam dedicated_io_cell_u319_inst.optional_function = "UART2_TXD_O";
                                                                      ^
demo_sd_to_lcd.arv, 15488: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u269_inst.optional_function = "A0,A3";
                                                                ^
demo_sd_to_lcd.arv, 15739: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u263_inst.optional_function = "A2,RESETN";
                                                                    ^
demo_sd_to_lcd.arv, 15853: parameter 'cfg_use_cal1_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 15855: parameter 'cfg_use_cal1_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 15912: parameter 'optional_function' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.optional_function = "VREF1,WEN";
                                                                    ^
demo_sd_to_lcd.arv, 15925: parameter 'cfg_use_cal0_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 15928: parameter 'cfg_use_cal0_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16169: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u253_inst.optional_function = "CLK,CLKN";
                                                                   ^
demo_sd_to_lcd.arv, 16434: parameter 'optional_function' not found on cell 'M7S_IO_CAL'.
 defparam dedicated_io_cell_u243_inst.optional_function = "CAL,A6";
                                                                 ^
demo_sd_to_lcd.arv, 16573: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u240_inst.optional_function = "BA1,A4";
                                                                 ^
demo_sd_to_lcd.arv, 16785: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_ssn_inst.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 16919: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u229_inst.optional_function = "DQ14,DQ10";
                                                                    ^
demo_sd_to_lcd.arv, 17139: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u223_inst.optional_function = "DQS1,DQS1N";
                                                                     ^
demo_sd_to_lcd.arv, 17401: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u219_inst.optional_function = "DQS0,DQS0N";
                                                                     ^
demo_sd_to_lcd.arv, 17596: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u213_inst.optional_function = "DQ13,DQ15";
                                                                    ^
demo_sd_to_lcd.arv, 17723: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_buttonIn2_inst.optional_function = "";
                                                      ^
demo_sd_to_lcd.arv, 17858: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_clk.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 19102: parameter 'emb5k_2_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_3";
                                                                                                   ^
demo_sd_to_lcd.arv, 19120: parameter 'emb5k_4_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_1";
                                                                                                   ^
demo_sd_to_lcd.arv, 19125: parameter 'emb5k_1_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_2";
                                                                                                   ^
demo_sd_to_lcd.arv, 19149: parameter 'emb5k_3_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_0";
                                                                                                   ^
demo_sd_to_lcd.arv, 19229: parameter 'inclk_period' not found on cell 'M7S_PLL'.
 defparam u_lvds_pll_u0.inclk_period = 10000;
                                             ^
demo_sd_to_lcd.arv, 19573: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_rstn_i_inst.optional_function = "";
                                                   ^
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm emb5k_3_inst not found in cell M7S_EMB18K
parm emb5k_1_inst not found in cell M7S_EMB18K
parm emb5k_4_inst not found in cell M7S_EMB18K
parm emb5k_2_inst not found in cell M7S_EMB18K
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm cfg_use_cal0_1 not found in cell M7S_IO_VREF
parm cfg_use_cal0_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_VREF
parm cfg_use_cal1_1 not found in cell M7S_IO_VREF
parm cfg_use_cal1_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm inclk_period not found in cell M7S_PLL
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm cfg_use_cal0_1 not found in cell M7S_IO_VREF
parm cfg_use_cal0_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_VREF
parm cfg_use_cal1_1 not found in cell M7S_IO_VREF
parm cfg_use_cal1_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_CAL
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm emb5k_3_inst not found in cell M7S_EMB18K
parm emb5k_1_inst not found in cell M7S_EMB18K
parm emb5k_4_inst not found in cell M7S_EMB18K
parm emb5k_2_inst not found in cell M7S_EMB18K
parm inclk_period not found in cell M7S_PLL
parm optional_function not found in cell M7S_IO_LVDS
ANDARA: Reading SDC file: ../constraint/myconstraint.sdc
ANDARA: Reading SDC file: F:/capital_micro/primace7.3/bin/template/project/propagated_clock.sdc
Read the sdf file demo_sd_to_lcd.sdf 
WNS= 100003944.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 693
Primace 7.3 Timing Analysis was successful!
0 warning(s), 0 error(s).
CPU Time: 2.122 seconds, Peak Memory: 32 MB
command: abcgen "-p" "outputs/demo_sd_to_lcd.apa" "-r" "outputs/demo_sd_to_lcd.ara" "-aoc" "demo_sd_to_lcd.aoc" "-abc" "outputs/demo_sd_to_lcd.abc" "-iostatus" "x"
-----------------------------------------------------------------------------
Primace abcgen Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Run started on Tuesday, 19 May 15, at 21:41:28
I/00053: Input APA file: outputs/demo_sd_to_lcd.apa.
I/00054: Input ARA file: outputs/demo_sd_to_lcd.ara.
I/00055: Input AOC file: demo_sd_to_lcd.aoc.
I/00056: Load Netlist file: outputs/demo_sd_to_lcd.arv.
I/00059: Load user library: F:/capital_micro/primace7.3/data/lib/agate_lib_m7s.v.
Load CFG file: 'F:/capital_micro/primace7.3/data/catalog/M7S/M7S.cfg
I/00025: Loading DeviceDB ... 
I/00026: Loading DeviceDB finished. 
I/00039: Processing placed cells ... 
W/00040: Internal warning: No inverted mux found for 'sbid1_0_1_csi_logic:is_le_cin_inv'. 
I/00041: Processing placed cells finished. 
I/00045: Processing routed nets ... 
W/00028: Internal warning: Missing config cell for 'array.C18R15.le_tile.le_guts.lp3.byp_inv'.
W/00028: Internal warning: Missing config cell for 'array.C18R15.le_tile.le_guts.lp2.byp_inv'.
W/00028: Internal warning: Missing config cell for 'array.C18R15.le_tile.le_guts.lp1.byp_inv'.
W/00028: Internal warning: Missing config cell for 'array.C18R15.le_tile.le_guts.lp0.byp_inv'.
I/00046: Processing routed nets finished. 
I/00047: Processing IO constraintion ... 
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn2(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'buttonIn2(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn3(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'buttonIn3(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn4(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'buttonIn4(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'keep_cfg' of signal 'clk_i(M7S_IO_PCISG)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'vpci_en' of signal 'clk_i(M7S_IO_PCISG)' is configed to 1'b0 according IO settings '2.5V'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'display_sel(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'display_sel(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'rstn_i(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'rstn_i(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_miso(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'spi_miso(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00050: Processing IO constraintion finished. 
I/00052: Output ABC file to: outputs/demo_sd_to_lcd.abc.
Primace 7.3 abcgen was successful!
5 warning(s), 0 error(s).
CPU Time: 3.385 seconds, Peak Memory: 177 MB
command: acfgen "-iostatus" "x" "-abc" "outputs/demo_sd_to_lcd.abc" "-bin" "outputs/demo_sd_to_lcd_bin.acf"
-----------------------------------------------------------------------------
Primace acfgen Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Run started on Tuesday, 19 May 15, at 21:41:32
I/00069: Parsing ABC file:outputs/demo_sd_to_lcd.abc ...
I/00070: Device name: M7A12N0F484C7.
I/00071: Parsing ABC file finished.
I/00089: Set Configuration Voltage to 4.
I/00025: Loading DeviceDB ... 
I/00026: Loading DeviceDB finished. 
I/00082: Loading memory map F:/capital_micro/primace7.3/data/catalog/M7S/M7S.mmp ...
I/00083: Loading memory map finished.
I/00076: Loading initialization data file: G:\大创\Scaler\Scaler_With_LCD\src\lcd_demo_m7.hex.
I/00072: Parsing HEX file: G:\大创\Scaler\Scaler_With_LCD\src\lcd_demo_m7.hex.
I/00074: Parsing HEX file finished.
I/00077: Loading initialization data file finished.
I/00085: Ignore abc item 'array.C18R14.le_tile.le_guts.carry_skip_out(CARRY_SKIP_OUT):ALLOW_SKIP'.
I/00085: Ignore abc item 'array.C18R14.le_tile.le_guts.carry_skip_out(CARRY_SKIP_OUT):CIN_BELOW'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_1_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_1_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_1_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_2_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_2_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_2_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_3_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_3_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_3_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_4_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_4_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_4_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_1_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_1_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_1_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_2_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_2_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_2_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_3_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_3_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_3_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_4_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_4_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_4_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_9(CFGMUX6S5):SEL'.
I/00065: Output ACF file to: outputs/demo_sd_to_lcd_bin.acf.
Primace 7.3 acfgen was successful!
0 warning(s), 0 error(s).
CPU Time: 4.368 seconds, Peak Memory: 168 MB
======== Project compile was successed. 389 warning(s), 0 error(s) ========
======== Project compile started at 周二 五月 19 22:02:03 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 22:02:03.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB - 1.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Warning: RDDSG_002: Unable to find file "../src/sdram_to_RGB" from search path 
Warning: RDDSG_002: Unable to find file "-" from search path 
Warning: RDDSG_002: Unable to find file "1.v" from search path 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:59: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:61: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:62: bad code style for circuit synthesis:  . 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'inEn' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-11) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-12) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-13) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-14) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-15) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-16) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-17) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-18) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-19) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-20) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-21) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-22) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-23) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-24) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-25) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-26) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-27) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-28) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-29) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-30) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-31) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-32) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:64: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:48: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:66: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:206: cannot find clock signal of the process. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v:42: cannot find clock signal of the process. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'ahb_master'!
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Info: COM_INFO_000: Current design is 'demo_sd_to_lcd'!
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Warning: NTL_WARN_039: Open output port 'clkout2'. 
Warning: NTL_WARN_038: u_pll (cell: pll_v1) in design 'demo_sd_to_lcd' has 1 open port(s). 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [31]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [30]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [29]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [28]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [27]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [26]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [25]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [24]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [23]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [22]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [21]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [20]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [19]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [18]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [17]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [16]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [15]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [14]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [13]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [12]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [11]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [10]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [9]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [8]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [7]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [6]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [5]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [4]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [3]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [2]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [1]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [0]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [31]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [30]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [29]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [28]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [27]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [26]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [25]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [24]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [23]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [22]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [21]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [20]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [19]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [18]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [17]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [16]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [15]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [14]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [13]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [12]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [11]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [10]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [9]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [8]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [7]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [6]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [5]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [4]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [3]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [2]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [1]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_mastlock'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_sel'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_write'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [0]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_readyout'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [0]'. 
Warning: NTL_WARN_038: u_arm (cell: mcu_armcm3) in design 'demo_sd_to_lcd' has 177 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:119: Instantiating black box module 'M7S_PLL'. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [1]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [1]'. 
Warning: NTL_WARN_038: u_lvds_tx_clk (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 15 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:178: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_0 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:229: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_1 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:280: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_2 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:331: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_3 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:382: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: dll_u0 port 'dll_msel0_user' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_DLL' port width. 
Warning: NTL_WARN_039: Open input port 'dllrst'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [3]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [2]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [1]'. 
Warning: NTL_WARN_038: dll_u0 (cell: M7S_DLL) in design 'mcu_armcm3' has 4 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:134: Instantiating black box module 'M7S_DLL'. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp_INTNMI' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [15]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [14]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [13]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [12]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [11]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [10]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [9]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [8]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [7]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [6]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [5]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [4]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [3]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [2]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [1]'. 
Warning: NTL_WARN_038: u_soc (cell: M7S_SOC) in design 'mcu_armcm3' has 219 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:246: Instantiating black box module 'M7S_SOC'. 
Warning: NTL_WARN_039: Open input port 'pllrst'. 
Warning: NTL_WARN_038: pll_u0 (cell: M7S_PLL) in design 'pll_v1' has 1 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:100: Instantiating black box module 'M7S_PLL'. 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_clk' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_0' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_1' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_2' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_3' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'dll_u0' of empty design 'M7S_DLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_soc' of empty design 'M7S_SOC' cannot be expanded! 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Warning: NTL_WARN_041: Template 'colorbar_gen' is removed. 
Error: NTL_ERR_022: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v:149: Reference of instance 'u_sdram_to_RGB' in design 'demo_sd_to_lcd' to 'sdram_to_RGB' cannot be resolved. 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Error: NTL_ERR_022: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v:149: Reference of instance 'u_sdram_to_RGB' in design 'demo_sd_to_lcd' to 'sdram_to_RGB' cannot be resolved. 
Primace 7.3 AST_Frontend was failed!
631 warning(s), 3 error(s).
CPU Time: 6.614 seconds, Peak Memory: 66 MB
Error: NTL_ERR_022: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v:149: Reference of instance 'u_sdram_to_RGB' in design 'demo_sd_to_lcd' to 'sdram_to_RGB' cannot be resolved. 
======== Project compile was failed. 274 warning(s), 3 error(s) ========
======== Synthesis started at 周二 五月 19 22:04:07 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 22:04:07.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB - 1.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Warning: RDDSG_002: Unable to find file "../src/sdram_to_RGB" from search path 
Warning: RDDSG_002: Unable to find file "-" from search path 
Warning: RDDSG_002: Unable to find file "1.v" from search path 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:59: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:61: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:62: bad code style for circuit synthesis:  . 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'inEn' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-11) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-12) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-13) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-14) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-15) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-16) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-17) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-18) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-19) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-20) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-21) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-22) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-23) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-24) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-25) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-26) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-27) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-28) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-29) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-30) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-31) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-32) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:64: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:48: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:66: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:206: cannot find clock signal of the process. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v:42: cannot find clock signal of the process. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'ahb_master'!
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Info: COM_INFO_000: Current design is 'demo_sd_to_lcd'!
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Warning: NTL_WARN_039: Open output port 'clkout2'. 
Warning: NTL_WARN_038: u_pll (cell: pll_v1) in design 'demo_sd_to_lcd' has 1 open port(s). 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [31]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [30]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [29]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [28]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [27]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [26]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [25]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [24]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [23]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [22]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [21]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [20]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [19]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [18]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [17]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [16]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [15]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [14]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [13]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [12]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [11]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [10]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [9]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [8]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [7]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [6]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [5]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [4]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [3]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [2]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [1]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [0]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [31]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [30]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [29]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [28]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [27]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [26]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [25]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [24]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [23]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [22]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [21]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [20]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [19]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [18]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [17]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [16]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [15]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [14]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [13]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [12]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [11]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [10]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [9]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [8]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [7]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [6]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [5]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [4]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [3]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [2]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [1]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_mastlock'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_sel'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_write'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [0]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_readyout'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [0]'. 
Warning: NTL_WARN_038: u_arm (cell: mcu_armcm3) in design 'demo_sd_to_lcd' has 177 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:119: Instantiating black box module 'M7S_PLL'. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [1]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [1]'. 
Warning: NTL_WARN_038: u_lvds_tx_clk (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 15 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:178: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_0 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:229: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_1 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:280: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_2 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:331: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_3 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:382: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: dll_u0 port 'dll_msel0_user' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_DLL' port width. 
Warning: NTL_WARN_039: Open input port 'dllrst'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [3]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [2]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [1]'. 
Warning: NTL_WARN_038: dll_u0 (cell: M7S_DLL) in design 'mcu_armcm3' has 4 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:134: Instantiating black box module 'M7S_DLL'. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp_INTNMI' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [15]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [14]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [13]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [12]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [11]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [10]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [9]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [8]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [7]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [6]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [5]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [4]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [3]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [2]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [1]'. 
Warning: NTL_WARN_038: u_soc (cell: M7S_SOC) in design 'mcu_armcm3' has 219 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:246: Instantiating black box module 'M7S_SOC'. 
Warning: NTL_WARN_039: Open input port 'pllrst'. 
Warning: NTL_WARN_038: pll_u0 (cell: M7S_PLL) in design 'pll_v1' has 1 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:100: Instantiating black box module 'M7S_PLL'. 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_clk' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_0' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_1' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_2' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_3' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'dll_u0' of empty design 'M7S_DLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_soc' of empty design 'M7S_SOC' cannot be expanded! 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Warning: NTL_WARN_041: Template 'colorbar_gen' is removed. 
Error: NTL_ERR_022: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v:149: Reference of instance 'u_sdram_to_RGB' in design 'demo_sd_to_lcd' to 'sdram_to_RGB' cannot be resolved. 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Error: NTL_ERR_022: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v:149: Reference of instance 'u_sdram_to_RGB' in design 'demo_sd_to_lcd' to 'sdram_to_RGB' cannot be resolved. 
Primace 7.3 AST_Frontend was failed!
631 warning(s), 3 error(s).
CPU Time: 6.396 seconds, Peak Memory: 66 MB
Error: NTL_ERR_022: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v:149: Reference of instance 'u_sdram_to_RGB' in design 'demo_sd_to_lcd' to 'sdram_to_RGB' cannot be resolved. 
======== Synthesis was failed. 250 warning(s), 2 error(s) ========
======== Synthesis started at 周二 五月 19 22:05:27 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 22:05:27.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:59: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:61: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:62: bad code style for circuit synthesis:  . 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'inEn' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-11) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-12) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-13) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-14) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-15) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-16) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-17) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-18) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-19) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-20) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-21) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-22) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-23) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-24) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-25) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-26) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-27) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-28) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-29) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-30) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-31) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-32) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:64: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:48: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:66: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:206: cannot find clock signal of the process. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v:42: cannot find clock signal of the process. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'ahb_master'!
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: NTL_WARN_039: Open output port 'clkout2'. 
Warning: NTL_WARN_038: u_pll (cell: pll_v1) in design 'demo_sd_to_lcd' has 1 open port(s). 
Info: COM_INFO_000: Current design is 'demo_sd_to_lcd'!
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [31]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [30]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [29]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [28]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [27]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [26]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [25]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [24]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [23]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [22]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [21]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [20]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [19]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [18]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [17]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [16]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [15]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [14]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [13]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [12]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [11]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [10]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [9]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [8]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [7]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [6]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [5]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [4]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [3]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [2]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [1]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [0]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [31]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [30]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [29]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [28]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [27]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [26]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [25]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [24]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [23]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [22]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [21]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [20]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [19]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [18]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [17]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [16]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [15]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [14]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [13]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [12]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [11]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [10]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [9]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [8]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [7]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [6]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [5]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [4]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [3]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [2]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [1]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_mastlock'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_sel'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_write'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [0]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_readyout'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [0]'. 
Warning: NTL_WARN_038: u_arm (cell: mcu_armcm3) in design 'demo_sd_to_lcd' has 177 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:119: Instantiating black box module 'M7S_PLL'. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [1]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [1]'. 
Warning: NTL_WARN_038: u_lvds_tx_clk (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 15 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:178: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_0 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:229: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_1 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:280: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_2 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:331: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_3 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:382: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_ahb_master port 'dma_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'ahb_master' port width. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [1]'. 
Warning: NTL_WARN_038: u_ahb_master (cell: ahb_master) in design 'sdram_to_RGB' has 31 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:71: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:103: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:135: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:167: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: dll_u0 port 'dll_msel0_user' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_DLL' port width. 
Warning: NTL_WARN_039: Open input port 'dllrst'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [3]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [2]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [1]'. 
Warning: NTL_WARN_038: dll_u0 (cell: M7S_DLL) in design 'mcu_armcm3' has 4 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:134: Instantiating black box module 'M7S_DLL'. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp_INTNMI' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [15]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [14]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [13]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [12]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [11]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [10]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [9]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [8]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [7]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [6]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [5]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [4]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [3]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [2]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [1]'. 
Warning: NTL_WARN_038: u_soc (cell: M7S_SOC) in design 'mcu_armcm3' has 219 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:246: Instantiating black box module 'M7S_SOC'. 
Warning: NTL_WARN_039: Open input port 'pllrst'. 
Warning: NTL_WARN_038: pll_u0 (cell: M7S_PLL) in design 'pll_v1' has 1 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:100: Instantiating black box module 'M7S_PLL'. 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_clk' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_0' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_1' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_2' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_3' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'dll_u0' of empty design 'M7S_DLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_soc' of empty design 'M7S_SOC' cannot be expanded! 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Warning: NTL_WARN_041: Template 'ahb_master' is removed. 
Warning: NTL_WARN_041: Template 'colorbar_gen' is removed. 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: OPT_W_018: Instance 'u_sdram_to_RGB/u_ahb_master/u64' of design 'ahb_master_ipc_sub_block_8_1' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/dma_addr__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/ahm_error__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/prefetch_wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[0]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[2]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[3]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[4]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[5]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[6]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[7]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[8]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[9]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[10]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[11]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[12]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[13]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[14]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[15]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[16]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[17]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[18]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[19]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[20]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[21]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[22]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[23]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[24]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[25]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[26]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[27]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[28]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[29]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[30]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[31]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_sel__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_003: Design instance 'u_sdram_to_RGB/u_ahb_master/u63' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Info: OPT_I_007: Port 'CO' in design 'ahb_master_ipc_add_block_8_0' is detected floating without fanouts. 
Primace 7.3 AST_Frontend was successful!
857 warning(s), 0 error(s).
CPU Time: 11.060 seconds, Peak Memory: 70 MB
command: ast "-dev" "M7A12N0F484C7" "-v" "outputs/demo_sd_to_lcd.asv" "-top" "demo_sd_to_lcd" "-vo" "outputs/demo_sd_to_lcd.amv" "-whitebox" "-isyn" "-fca" "-keep_latch" "-keep_floating" "-optimize_primitives" "-aoc" "outputs/demo_sd_to_lcd_ast.aoc" "-min_ce_fanout" "4" "-carry_opt" "-magic" "-mode" "best_timing" "-use_dsp" "auto" "-simple_hierarchy" "outputs/demo_sd_to_lcd_simp_hier.v"
-----------------------------------------------------------------------------
Primace AST Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\generic.v...
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\agate_lib_m7s.v...
Info: S10101: Set top-level entity name: demo_sd_to_lcd.
Info: S10002: Reading AOC file outputs/demo_sd_to_lcd_ast.aoc...
Info: S10003: Reading ASV file outputs/demo_sd_to_lcd.asv...
Info: S10205: Start advanced logic optimization.
Info: S10206: Finish advanced logic optimization.
Info: S10304: magic: 9.4580 second(s), total 10.1390 second(s). Peak memory 20 MB.
======== Synthesis was cancelled ========
======== Project compile started at 周二 五月 19 22:10:23 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 22:10:23.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:59: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:61: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:242: bad code style for circuit synthesis:  . 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:62: bad code style for circuit synthesis:  . 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:235: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:235: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:235: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:235: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:235: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:235: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:235: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:235: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:235: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:235: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:235: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'inEn' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-11) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-12) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-13) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-14) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-15) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-16) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-17) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-18) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-19) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-20) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-21) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-22) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-23) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-24) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-25) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-26) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-27) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-28) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-29) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-30) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-31) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-32) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:64: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:48: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:66: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:206: cannot find clock signal of the process. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v:42: cannot find clock signal of the process. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'ahb_master'!
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: NTL_WARN_039: Open output port 'clkout2'. 
Warning: NTL_WARN_038: u_pll (cell: pll_v1) in design 'demo_sd_to_lcd' has 1 open port(s). 
Info: COM_INFO_000: Current design is 'demo_sd_to_lcd'!
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [31]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [30]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [29]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [28]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [27]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [26]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [25]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [24]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [23]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [22]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [21]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [20]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [19]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [18]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [17]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [16]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [15]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [14]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [13]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [12]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [11]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [10]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [9]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [8]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [7]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [6]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [5]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [4]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [3]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [2]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [1]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [0]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [31]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [30]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [29]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [28]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [27]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [26]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [25]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [24]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [23]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [22]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [21]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [20]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [19]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [18]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [17]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [16]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [15]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [14]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [13]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [12]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [11]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [10]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [9]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [8]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [7]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [6]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [5]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [4]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [3]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [2]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [1]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_mastlock'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_sel'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_write'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [0]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_readyout'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [0]'. 
Warning: NTL_WARN_038: u_arm (cell: mcu_armcm3) in design 'demo_sd_to_lcd' has 177 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:119: Instantiating black box module 'M7S_PLL'. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [1]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [1]'. 
Warning: NTL_WARN_038: u_lvds_tx_clk (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 15 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:178: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_0 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:229: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_1 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:280: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_2 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:331: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_3 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:382: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_ahb_master port 'dma_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'ahb_master' port width. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [1]'. 
Warning: NTL_WARN_038: u_ahb_master (cell: ahb_master) in design 'sdram_to_RGB' has 31 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:71: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:103: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:135: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:167: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: dll_u0 port 'dll_msel0_user' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_DLL' port width. 
Warning: NTL_WARN_039: Open input port 'dllrst'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [3]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [2]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [1]'. 
Warning: NTL_WARN_038: dll_u0 (cell: M7S_DLL) in design 'mcu_armcm3' has 4 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:134: Instantiating black box module 'M7S_DLL'. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp_INTNMI' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [15]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [14]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [13]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [12]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [11]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [10]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [9]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [8]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [7]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [6]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [5]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [4]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [3]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [2]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [1]'. 
Warning: NTL_WARN_038: u_soc (cell: M7S_SOC) in design 'mcu_armcm3' has 219 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:246: Instantiating black box module 'M7S_SOC'. 
Warning: NTL_WARN_039: Open input port 'pllrst'. 
Warning: NTL_WARN_038: pll_u0 (cell: M7S_PLL) in design 'pll_v1' has 1 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:100: Instantiating black box module 'M7S_PLL'. 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_clk' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_0' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_1' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_2' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_3' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'dll_u0' of empty design 'M7S_DLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_soc' of empty design 'M7S_SOC' cannot be expanded! 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Warning: NTL_WARN_041: Template 'ahb_master' is removed. 
Warning: NTL_WARN_041: Template 'colorbar_gen' is removed. 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: OPT_W_018: Instance 'u_sdram_to_RGB/u_ahb_master/u64' of design 'ahb_master_ipc_sub_block_8_1' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/dma_addr__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/ahm_error__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/prefetch_wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[0]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[2]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[3]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[4]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[5]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[6]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[7]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[8]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[9]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[10]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[11]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[12]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[13]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[14]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[15]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[16]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[17]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[18]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[19]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[20]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[21]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[22]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[23]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[24]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[25]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[26]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[27]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[28]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[29]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[30]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[31]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_sel__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_003: Design instance 'u_sdram_to_RGB/u_ahb_master/u63' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Info: OPT_I_007: Port 'CO' in design 'ahb_master_ipc_add_block_8_0' is detected floating without fanouts. 
Primace 7.3 AST_Frontend was successful!
890 warning(s), 0 error(s).
CPU Time: 10.686 seconds, Peak Memory: 70 MB
command: ast "-dev" "M7A12N0F484C7" "-v" "outputs/demo_sd_to_lcd.asv" "-top" "demo_sd_to_lcd" "-vo" "outputs/demo_sd_to_lcd.amv" "-whitebox" "-isyn" "-fca" "-keep_latch" "-keep_floating" "-optimize_primitives" "-aoc" "outputs/demo_sd_to_lcd_ast.aoc" "-min_ce_fanout" "4" "-carry_opt" "-magic" "-mode" "best_timing" "-use_dsp" "auto" "-simple_hierarchy" "outputs/demo_sd_to_lcd_simp_hier.v"
-----------------------------------------------------------------------------
Primace AST Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\generic.v...
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\agate_lib_m7s.v...
Info: S10101: Set top-level entity name: demo_sd_to_lcd.
Info: S10002: Reading AOC file outputs/demo_sd_to_lcd_ast.aoc...
Info: S10003: Reading ASV file outputs/demo_sd_to_lcd.asv...
Info: S10205: Start advanced logic optimization.
Info: S10206: Finish advanced logic optimization.
Info: S10304: magic: 9.3550 second(s), total 10.0340 second(s). Peak memory 20 MB.
Info: S10204: Generating synthesis design report...
Info: S10004: Output AMV file: outputs/demo_sd_to_lcd.amv.
Info: S10005: Output AMA file: outputs/demo_sd_to_lcd.ama.
Primace 7.3 AST was successful!
0 warning(s), 0 error(s).
CPU Time: 12.244 seconds, Peak Memory: 24 MB
command: agv2aoc "-v" "outputs/demo_sd_to_lcd.amv" "-o" "demo_sd_to_lcd.aoc" "-dev" "M7A12N0F484C7" "-io" "-top" "demo_sd_to_lcd"
-----------------------------------------------------------------------------
Primace agv2aoc Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Primace 7.3 agv2aoc was successful!
0 warning(s), 0 error(s).
CPU Time: 0.515 seconds, Peak Memory: 16 MB
command: cstool "scripts/syn_gen_db.tcl"
command: cstool "scripts/fplan.tcl"
command: cstool "scripts/assigner_cstool.tcl"
command: cstool "scripts/refiner_new.tcl"
Placer successed. See outputs/placer.log for detailed information
command: cstool "scripts/fixer.tcl"
command: cstool "scripts/fixer_drc.tcl"
command: cstool "scripts/pack.tcl"
command: cstool "scripts/route.tcl"
Router successed. See outputs/router.log for detailed information
command: agtc "-n" "demo_sd_to_lcd.arv" "-temperature" "85" "-voltage" "0.99" "-process" "3" "-cs"
-----------------------------------------------------------------------------
Primace Timing Calculator Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: Loading timing data from lib...
Info: Loading finished!
Info: T0501: Output SDF file to: demo_sd_to_lcd.sdf.
Primace 7.3 Timing Calculator was successful!
0 warning(s), 0 error(s).
CPU Time: 6.318 seconds, Peak Memory: 83 MB
command: cstimer "-encoding" "utf-8" "../scripts/run_sta.tcl"
-----------------------------------------------------------------------------
Primace Timing Analysis Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
demo_sd_to_lcd.arv, 2097: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam dedicated_io_cell_u318_inst.optional_function = "UART2_RXD_I";
                                                                      ^
demo_sd_to_lcd.arv, 2337: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_sck_inst.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 2646: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u275_inst.optional_function = "ODT,CSN";
                                                                  ^
demo_sd_to_lcd.arv, 2960: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u255_inst.optional_function = "RASN,CASN";
                                                                    ^
demo_sd_to_lcd.arv, 3143: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u245_inst.optional_function = "A8,A11";
                                                                 ^
demo_sd_to_lcd.arv, 3691: parameter 'emb5k_2_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_3";
                                                                                                   ^
demo_sd_to_lcd.arv, 3709: parameter 'emb5k_4_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_1";
                                                                                                   ^
demo_sd_to_lcd.arv, 3714: parameter 'emb5k_1_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_0";
                                                                                                   ^
demo_sd_to_lcd.arv, 3738: parameter 'emb5k_3_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_2";
                                                                                                   ^
demo_sd_to_lcd.arv, 3873: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u235_inst.optional_function = "DQ3,DQ5";
                                                                  ^
demo_sd_to_lcd.arv, 4265: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u215_inst.optional_function = "DQ9,DM1";
                                                                  ^
demo_sd_to_lcd.arv, 4443: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_buttonIn4_inst.optional_function = "";
                                                      ^
demo_sd_to_lcd.arv, 4944: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam io_cell_clk_i_inst.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 6793: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_0.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 6927: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_1.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7115: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_2.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7249: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_3.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7819: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u271_inst.optional_function = "BA0,BA2";
                                                                  ^
demo_sd_to_lcd.arv, 8067: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u267_inst.optional_function = "A7,A5";
                                                                ^
demo_sd_to_lcd.arv, 8403: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u261_inst.optional_function = "A9,A13";
                                                                 ^
demo_sd_to_lcd.arv, 8882: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u251_inst.optional_function = "A12,A10";
                                                                  ^
demo_sd_to_lcd.arv, 9116: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u247_inst.optional_function = "A14,A1";
                                                                 ^
demo_sd_to_lcd.arv, 9555: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u237_inst.optional_function = "DQ4,CKE";
                                                                  ^
demo_sd_to_lcd.arv, 9918: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u231_inst.optional_function = "DQ8,DQ1";
                                                                  ^
demo_sd_to_lcd.arv, 10123: parameter 'cfg_use_cal1_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10125: parameter 'cfg_use_cal1_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10182: parameter 'optional_function' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.optional_function = "VREF0,DQ12";
                                                                     ^
demo_sd_to_lcd.arv, 10195: parameter 'cfg_use_cal0_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10198: parameter 'cfg_use_cal0_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10682: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u221_inst.optional_function = "DQ7,DM0";
                                                                  ^
demo_sd_to_lcd.arv, 11205: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u211_inst.optional_function = "DQ0,DQ11";
                                                                   ^
demo_sd_to_lcd.arv, 11545: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u207_inst.optional_function = "DQ6,DQ2";
                                                                  ^
demo_sd_to_lcd.arv, 12136: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_miso_inst.optional_function = "";
                                                     ^
demo_sd_to_lcd.arv, 12742: parameter 'emb5k_2_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_2";
                                                                                                   ^
demo_sd_to_lcd.arv, 12760: parameter 'emb5k_4_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_0";
                                                                                                   ^
demo_sd_to_lcd.arv, 12765: parameter 'emb5k_1_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_1";
                                                                                                   ^
demo_sd_to_lcd.arv, 12789: parameter 'emb5k_3_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_3";
                                                                                                   ^
demo_sd_to_lcd.arv, 15345: parameter 'inclk_period' not found on cell 'M7S_PLL'.
 defparam u_pll_pll_u0.inclk_period = 10000;
                                            ^
demo_sd_to_lcd.arv, 15476: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam dedicated_io_cell_u319_inst.optional_function = "UART2_TXD_O";
                                                                      ^
demo_sd_to_lcd.arv, 16443: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u269_inst.optional_function = "A0,A3";
                                                                ^
demo_sd_to_lcd.arv, 16711: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u263_inst.optional_function = "A2,RESETN";
                                                                    ^
demo_sd_to_lcd.arv, 16808: parameter 'cfg_use_cal1_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16810: parameter 'cfg_use_cal1_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16867: parameter 'optional_function' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.optional_function = "VREF1,WEN";
                                                                    ^
demo_sd_to_lcd.arv, 16880: parameter 'cfg_use_cal0_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16883: parameter 'cfg_use_cal0_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 17101: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u253_inst.optional_function = "CLK,CLKN";
                                                                   ^
demo_sd_to_lcd.arv, 17393: parameter 'optional_function' not found on cell 'M7S_IO_CAL'.
 defparam dedicated_io_cell_u243_inst.optional_function = "CAL,A6";
                                                                 ^
demo_sd_to_lcd.arv, 17532: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u240_inst.optional_function = "BA1,A4";
                                                                 ^
demo_sd_to_lcd.arv, 17744: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_ssn_inst.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 17878: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u229_inst.optional_function = "DQ14,DQ10";
                                                                    ^
demo_sd_to_lcd.arv, 18098: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u223_inst.optional_function = "DQS1,DQS1N";
                                                                     ^
demo_sd_to_lcd.arv, 18306: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u219_inst.optional_function = "DQS0,DQS0N";
                                                                     ^
demo_sd_to_lcd.arv, 18528: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u213_inst.optional_function = "DQ13,DQ15";
                                                                    ^
demo_sd_to_lcd.arv, 18655: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_buttonIn2_inst.optional_function = "";
                                                      ^
demo_sd_to_lcd.arv, 18790: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_clk.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 19776: parameter 'inclk_period' not found on cell 'M7S_PLL'.
 defparam u_lvds_pll_u0.inclk_period = 10000;
                                             ^
demo_sd_to_lcd.arv, 20062: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_rstn_i_inst.optional_function = "";
                                                   ^
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm emb5k_3_inst not found in cell M7S_EMB18K
parm emb5k_1_inst not found in cell M7S_EMB18K
parm emb5k_4_inst not found in cell M7S_EMB18K
parm emb5k_2_inst not found in cell M7S_EMB18K
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm cfg_use_cal0_1 not found in cell M7S_IO_VREF
parm cfg_use_cal0_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_VREF
parm cfg_use_cal1_1 not found in cell M7S_IO_VREF
parm cfg_use_cal1_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm emb5k_3_inst not found in cell M7S_EMB18K
parm emb5k_1_inst not found in cell M7S_EMB18K
parm emb5k_4_inst not found in cell M7S_EMB18K
parm emb5k_2_inst not found in cell M7S_EMB18K
parm inclk_period not found in cell M7S_PLL
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm cfg_use_cal0_1 not found in cell M7S_IO_VREF
parm cfg_use_cal0_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_VREF
parm cfg_use_cal1_1 not found in cell M7S_IO_VREF
parm cfg_use_cal1_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_CAL
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm inclk_period not found in cell M7S_PLL
parm optional_function not found in cell M7S_IO_LVDS
ANDARA: Reading SDC file: ../constraint/myconstraint.sdc
ANDARA: Reading SDC file: F:/capital_micro/primace7.3/bin/template/project/propagated_clock.sdc
Read the sdf file demo_sd_to_lcd.sdf 
WNS= 100003944.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 701
Primace 7.3 Timing Analysis was successful!
0 warning(s), 0 error(s).
CPU Time: 1.560 seconds, Peak Memory: 32 MB
command: abcgen "-p" "outputs/demo_sd_to_lcd.apa" "-r" "outputs/demo_sd_to_lcd.ara" "-aoc" "demo_sd_to_lcd.aoc" "-abc" "outputs/demo_sd_to_lcd.abc" "-iostatus" "x"
-----------------------------------------------------------------------------
Primace abcgen Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Run started on Tuesday, 19 May 15, at 22:11:42
I/00053: Input APA file: outputs/demo_sd_to_lcd.apa.
I/00054: Input ARA file: outputs/demo_sd_to_lcd.ara.
I/00055: Input AOC file: demo_sd_to_lcd.aoc.
I/00056: Load Netlist file: outputs/demo_sd_to_lcd.arv.
I/00059: Load user library: F:/capital_micro/primace7.3/data/lib/agate_lib_m7s.v.
Load CFG file: 'F:/capital_micro/primace7.3/data/catalog/M7S/M7S.cfg
I/00025: Loading DeviceDB ... 
I/00026: Loading DeviceDB finished. 
I/00039: Processing placed cells ... 
W/00040: Internal warning: No inverted mux found for 'sbid1_0_1_csi_logic:is_le_cin_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[0].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[2].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[3].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[4].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[5].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[6].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[8].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[9].lbuf:is_le_sr_inv'. 
I/00041: Processing placed cells finished. 
I/00045: Processing routed nets ... 
W/00028: Internal warning: Missing config cell for 'array.C17R13.le_tile.le_guts.lp2.byp_inv'.
W/00028: Internal warning: Missing config cell for 'array.C17R13.le_tile.le_guts.lp1.byp_inv'.
I/00046: Processing routed nets finished. 
I/00047: Processing IO constraintion ... 
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn2(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'buttonIn2(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn3(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'buttonIn3(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn4(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'buttonIn4(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'keep_cfg' of signal 'clk_i(M7S_IO_PCISG)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'vpci_en' of signal 'clk_i(M7S_IO_PCISG)' is configed to 1'b0 according IO settings '2.5V'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'display_sel(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'display_sel(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'rstn_i(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'rstn_i(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_miso(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'spi_miso(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00050: Processing IO constraintion finished. 
I/00052: Output ABC file to: outputs/demo_sd_to_lcd.abc.
Primace 7.3 abcgen was successful!
11 warning(s), 0 error(s).
CPU Time: 3.136 seconds, Peak Memory: 177 MB
command: acfgen "-iostatus" "x" "-abc" "outputs/demo_sd_to_lcd.abc" "-bin" "outputs/demo_sd_to_lcd_bin.acf"
-----------------------------------------------------------------------------
Primace acfgen Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Run started on Tuesday, 19 May 15, at 22:11:45
I/00069: Parsing ABC file:outputs/demo_sd_to_lcd.abc ...
I/00070: Device name: M7A12N0F484C7.
I/00071: Parsing ABC file finished.
I/00089: Set Configuration Voltage to 4.
I/00025: Loading DeviceDB ... 
I/00026: Loading DeviceDB finished. 
I/00082: Loading memory map F:/capital_micro/primace7.3/data/catalog/M7S/M7S.mmp ...
I/00083: Loading memory map finished.
I/00076: Loading initialization data file: G:\大创\Scaler\Scaler_With_LCD\src\lcd_demo_m7.hex.
I/00072: Parsing HEX file: G:\大创\Scaler\Scaler_With_LCD\src\lcd_demo_m7.hex.
I/00074: Parsing HEX file finished.
I/00077: Loading initialization data file finished.
I/00085: Ignore abc item 'array.C17R13.le_tile.le_guts.carry_skip_out(CARRY_SKIP_OUT):ALLOW_SKIP'.
I/00085: Ignore abc item 'array.C17R13.le_tile.le_guts.carry_skip_out(CARRY_SKIP_OUT):CIN_BELOW'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_1_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_1_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_1_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_2_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_2_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_2_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_3_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_3_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_3_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_4_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_4_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_4_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_1_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_1_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_1_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_2_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_2_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_2_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_3_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_3_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_3_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_4_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_4_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_4_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_10(CFGMUX6S5):SEL'.
I/00065: Output ACF file to: outputs/demo_sd_to_lcd_bin.acf.
Primace 7.3 acfgen was successful!
0 warning(s), 0 error(s).
CPU Time: 3.962 seconds, Peak Memory: 168 MB
======== Project compile was successed. 426 warning(s), 0 error(s) ========
======== Project compile started at 周二 五月 19 22:16:09 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 22:16:09.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:59: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:61: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:62: bad code style for circuit synthesis:  . 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'inEn' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-11) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-12) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-13) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-14) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-15) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-16) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-17) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-18) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-19) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-20) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-21) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-22) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-23) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-24) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-25) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-26) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-27) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-28) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-29) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-30) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-31) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-32) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:64: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:48: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:66: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:206: cannot find clock signal of the process. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v:42: cannot find clock signal of the process. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'ahb_master'!
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: NTL_WARN_039: Open output port 'clkout2'. 
Warning: NTL_WARN_038: u_pll (cell: pll_v1) in design 'demo_sd_to_lcd' has 1 open port(s). 
Info: COM_INFO_000: Current design is 'demo_sd_to_lcd'!
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [31]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [30]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [29]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [28]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [27]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [26]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [25]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [24]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [23]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [22]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [21]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [20]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [19]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [18]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [17]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [16]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [15]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [14]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [13]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [12]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [11]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [10]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [9]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [8]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [7]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [6]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [5]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [4]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [3]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [2]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [1]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [0]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [31]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [30]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [29]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [28]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [27]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [26]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [25]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [24]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [23]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [22]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [21]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [20]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [19]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [18]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [17]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [16]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [15]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [14]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [13]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [12]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [11]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [10]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [9]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [8]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [7]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [6]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [5]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [4]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [3]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [2]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [1]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_mastlock'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_sel'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_write'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [0]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_readyout'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [0]'. 
Warning: NTL_WARN_038: u_arm (cell: mcu_armcm3) in design 'demo_sd_to_lcd' has 177 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:119: Instantiating black box module 'M7S_PLL'. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [1]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [1]'. 
Warning: NTL_WARN_038: u_lvds_tx_clk (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 15 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:178: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_0 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:229: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_1 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:280: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_2 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:331: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_3 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:382: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_ahb_master port 'dma_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'ahb_master' port width. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [1]'. 
Warning: NTL_WARN_038: u_ahb_master (cell: ahb_master) in design 'sdram_to_RGB' has 31 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:71: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:103: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:135: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:167: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: dll_u0 port 'dll_msel0_user' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_DLL' port width. 
Warning: NTL_WARN_039: Open input port 'dllrst'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [3]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [2]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [1]'. 
Warning: NTL_WARN_038: dll_u0 (cell: M7S_DLL) in design 'mcu_armcm3' has 4 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:134: Instantiating black box module 'M7S_DLL'. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp_INTNMI' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [15]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [14]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [13]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [12]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [11]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [10]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [9]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [8]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [7]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [6]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [5]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [4]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [3]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [2]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [1]'. 
Warning: NTL_WARN_038: u_soc (cell: M7S_SOC) in design 'mcu_armcm3' has 219 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:246: Instantiating black box module 'M7S_SOC'. 
Warning: NTL_WARN_039: Open input port 'pllrst'. 
Warning: NTL_WARN_038: pll_u0 (cell: M7S_PLL) in design 'pll_v1' has 1 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:100: Instantiating black box module 'M7S_PLL'. 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_clk' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_0' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_1' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_2' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_3' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'dll_u0' of empty design 'M7S_DLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_soc' of empty design 'M7S_SOC' cannot be expanded! 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Warning: NTL_WARN_041: Template 'ahb_master' is removed. 
Warning: NTL_WARN_041: Template 'colorbar_gen' is removed. 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: OPT_W_018: Instance 'u_sdram_to_RGB/u_ahb_master/u64' of design 'ahb_master_ipc_sub_block_8_1' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/dma_addr__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/ahm_error__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/prefetch_wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[0]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[2]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[3]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[4]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[5]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[6]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[7]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[8]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[9]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[10]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[11]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[12]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[13]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[14]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[15]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[16]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[17]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[18]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[19]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[20]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[21]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[22]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[23]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[24]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[25]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[26]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[27]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[28]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[29]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[30]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[31]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_sel__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_003: Design instance 'u_sdram_to_RGB/u_ahb_master/u63' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Info: OPT_I_007: Port 'CO' in design 'ahb_master_ipc_add_block_8_0' is detected floating without fanouts. 
Primace 7.3 AST_Frontend was successful!
857 warning(s), 0 error(s).
CPU Time: 9.734 seconds, Peak Memory: 70 MB
command: ast "-dev" "M7A12N0F484C7" "-v" "outputs/demo_sd_to_lcd.asv" "-top" "demo_sd_to_lcd" "-vo" "outputs/demo_sd_to_lcd.amv" "-whitebox" "-isyn" "-fca" "-keep_latch" "-keep_floating" "-optimize_primitives" "-aoc" "outputs/demo_sd_to_lcd_ast.aoc" "-min_ce_fanout" "4" "-carry_opt" "-magic" "-mode" "best_timing" "-use_dsp" "auto" "-simple_hierarchy" "outputs/demo_sd_to_lcd_simp_hier.v"
-----------------------------------------------------------------------------
Primace AST Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\generic.v...
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\agate_lib_m7s.v...
Info: S10101: Set top-level entity name: demo_sd_to_lcd.
Info: S10002: Reading AOC file outputs/demo_sd_to_lcd_ast.aoc...
Info: S10003: Reading ASV file outputs/demo_sd_to_lcd.asv...
Info: S10205: Start advanced logic optimization.
Info: S10206: Finish advanced logic optimization.
Info: S10304: magic: 9.0460 second(s), total 9.7260 second(s). Peak memory 20 MB.
Info: S10204: Generating synthesis design report...
Info: S10004: Output AMV file: outputs/demo_sd_to_lcd.amv.
Info: S10005: Output AMA file: outputs/demo_sd_to_lcd.ama.
Primace 7.3 AST was successful!
0 warning(s), 0 error(s).
CPU Time: 11.836 seconds, Peak Memory: 24 MB
command: agv2aoc "-v" "outputs/demo_sd_to_lcd.amv" "-o" "demo_sd_to_lcd.aoc" "-dev" "M7A12N0F484C7" "-io" "-top" "demo_sd_to_lcd"
-----------------------------------------------------------------------------
Primace agv2aoc Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Primace 7.3 agv2aoc was successful!
0 warning(s), 0 error(s).
CPU Time: 0.437 seconds, Peak Memory: 16 MB
command: cstool "scripts/syn_gen_db.tcl"
command: cstool "scripts/fplan.tcl"
command: cstool "scripts/assigner_cstool.tcl"
command: cstool "scripts/refiner_new.tcl"
Placer successed. See outputs/placer.log for detailed information
command: cstool "scripts/fixer.tcl"
command: cstool "scripts/fixer_drc.tcl"
command: cstool "scripts/pack.tcl"
command: cstool "scripts/route.tcl"
Router successed. See outputs/router.log for detailed information
command: agtc "-n" "demo_sd_to_lcd.arv" "-temperature" "85" "-voltage" "0.99" "-process" "3" "-cs"
-----------------------------------------------------------------------------
Primace Timing Calculator Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: Loading timing data from lib...
Info: Loading finished!
Info: T0501: Output SDF file to: demo_sd_to_lcd.sdf.
Primace 7.3 Timing Calculator was successful!
0 warning(s), 0 error(s).
CPU Time: 6.911 seconds, Peak Memory: 83 MB
command: cstimer "-encoding" "utf-8" "../scripts/run_sta.tcl"
-----------------------------------------------------------------------------
Primace Timing Analysis Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
demo_sd_to_lcd.arv, 2060: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam dedicated_io_cell_u318_inst.optional_function = "UART2_RXD_I";
                                                                      ^
demo_sd_to_lcd.arv, 2284: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_sck_inst.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 2593: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u275_inst.optional_function = "ODT,CSN";
                                                                  ^
demo_sd_to_lcd.arv, 2887: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u255_inst.optional_function = "RASN,CASN";
                                                                    ^
demo_sd_to_lcd.arv, 3070: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u245_inst.optional_function = "A8,A11";
                                                                 ^
demo_sd_to_lcd.arv, 3645: parameter 'emb5k_2_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_3";
                                                                                                   ^
demo_sd_to_lcd.arv, 3663: parameter 'emb5k_4_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_1";
                                                                                                   ^
demo_sd_to_lcd.arv, 3668: parameter 'emb5k_1_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_0";
                                                                                                   ^
demo_sd_to_lcd.arv, 3692: parameter 'emb5k_3_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_2";
                                                                                                   ^
demo_sd_to_lcd.arv, 3827: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u235_inst.optional_function = "DQ3,DQ5";
                                                                  ^
demo_sd_to_lcd.arv, 4258: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u215_inst.optional_function = "DQ9,DM1";
                                                                  ^
demo_sd_to_lcd.arv, 4436: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_buttonIn4_inst.optional_function = "";
                                                      ^
demo_sd_to_lcd.arv, 4914: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam io_cell_clk_i_inst.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 6696: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_0.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 6830: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_1.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7018: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_2.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7152: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_3.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7749: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u271_inst.optional_function = "BA0,BA2";
                                                                  ^
demo_sd_to_lcd.arv, 7970: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u267_inst.optional_function = "A7,A5";
                                                                ^
demo_sd_to_lcd.arv, 8306: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u261_inst.optional_function = "A9,A13";
                                                                 ^
demo_sd_to_lcd.arv, 8762: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u251_inst.optional_function = "A12,A10";
                                                                  ^
demo_sd_to_lcd.arv, 8992: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u247_inst.optional_function = "A14,A1";
                                                                 ^
demo_sd_to_lcd.arv, 9504: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u237_inst.optional_function = "DQ4,CKE";
                                                                  ^
demo_sd_to_lcd.arv, 9925: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u231_inst.optional_function = "DQ8,DQ1";
                                                                  ^
demo_sd_to_lcd.arv, 10099: parameter 'cfg_use_cal1_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10101: parameter 'cfg_use_cal1_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10158: parameter 'optional_function' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.optional_function = "VREF0,DQ12";
                                                                     ^
demo_sd_to_lcd.arv, 10171: parameter 'cfg_use_cal0_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10174: parameter 'cfg_use_cal0_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10623: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u221_inst.optional_function = "DQ7,DM0";
                                                                  ^
demo_sd_to_lcd.arv, 11138: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u211_inst.optional_function = "DQ0,DQ11";
                                                                   ^
demo_sd_to_lcd.arv, 11380: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u207_inst.optional_function = "DQ6,DQ2";
                                                                  ^
demo_sd_to_lcd.arv, 11937: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_miso_inst.optional_function = "";
                                                     ^
demo_sd_to_lcd.arv, 12503: parameter 'emb5k_2_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_2";
                                                                                                   ^
demo_sd_to_lcd.arv, 12521: parameter 'emb5k_4_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_0";
                                                                                                   ^
demo_sd_to_lcd.arv, 12526: parameter 'emb5k_1_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_1";
                                                                                                   ^
demo_sd_to_lcd.arv, 12550: parameter 'emb5k_3_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_3";
                                                                                                   ^
demo_sd_to_lcd.arv, 14766: parameter 'inclk_period' not found on cell 'M7S_PLL'.
 defparam u_pll_pll_u0.inclk_period = 10000;
                                            ^
demo_sd_to_lcd.arv, 14924: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam dedicated_io_cell_u319_inst.optional_function = "UART2_TXD_O";
                                                                      ^
demo_sd_to_lcd.arv, 15893: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u269_inst.optional_function = "A0,A3";
                                                                ^
demo_sd_to_lcd.arv, 16161: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u263_inst.optional_function = "A2,RESETN";
                                                                    ^
demo_sd_to_lcd.arv, 16275: parameter 'cfg_use_cal1_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16277: parameter 'cfg_use_cal1_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16334: parameter 'optional_function' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.optional_function = "VREF1,WEN";
                                                                    ^
demo_sd_to_lcd.arv, 16347: parameter 'cfg_use_cal0_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16350: parameter 'cfg_use_cal0_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16537: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u253_inst.optional_function = "CLK,CLKN";
                                                                   ^
demo_sd_to_lcd.arv, 16829: parameter 'optional_function' not found on cell 'M7S_IO_CAL'.
 defparam dedicated_io_cell_u243_inst.optional_function = "CAL,A6";
                                                                 ^
demo_sd_to_lcd.arv, 16995: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u240_inst.optional_function = "BA1,A4";
                                                                 ^
demo_sd_to_lcd.arv, 17261: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_ssn_inst.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 17395: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u229_inst.optional_function = "DQ14,DQ10";
                                                                    ^
demo_sd_to_lcd.arv, 17619: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u223_inst.optional_function = "DQS1,DQS1N";
                                                                     ^
demo_sd_to_lcd.arv, 17854: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u219_inst.optional_function = "DQS0,DQS0N";
                                                                     ^
demo_sd_to_lcd.arv, 18053: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u213_inst.optional_function = "DQ13,DQ15";
                                                                    ^
demo_sd_to_lcd.arv, 18176: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_buttonIn2_inst.optional_function = "";
                                                      ^
demo_sd_to_lcd.arv, 18315: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_clk.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 19289: parameter 'inclk_period' not found on cell 'M7S_PLL'.
 defparam u_lvds_pll_u0.inclk_period = 10000;
                                             ^
demo_sd_to_lcd.arv, 19583: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_rstn_i_inst.optional_function = "";
                                                   ^
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm emb5k_3_inst not found in cell M7S_EMB18K
parm emb5k_1_inst not found in cell M7S_EMB18K
parm emb5k_4_inst not found in cell M7S_EMB18K
parm emb5k_2_inst not found in cell M7S_EMB18K
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm cfg_use_cal0_1 not found in cell M7S_IO_VREF
parm cfg_use_cal0_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_VREF
parm cfg_use_cal1_1 not found in cell M7S_IO_VREF
parm cfg_use_cal1_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm emb5k_3_inst not found in cell M7S_EMB18K
parm emb5k_1_inst not found in cell M7S_EMB18K
parm emb5k_4_inst not found in cell M7S_EMB18K
parm emb5k_2_inst not found in cell M7S_EMB18K
parm inclk_period not found in cell M7S_PLL
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm cfg_use_cal0_1 not found in cell M7S_IO_VREF
parm cfg_use_cal0_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_VREF
parm cfg_use_cal1_1 not found in cell M7S_IO_VREF
parm cfg_use_cal1_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_CAL
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm inclk_period not found in cell M7S_PLL
parm optional_function not found in cell M7S_IO_LVDS
ANDARA: Reading SDC file: ../constraint/myconstraint.sdc
ANDARA: Reading SDC file: F:/capital_micro/primace7.3/bin/template/project/propagated_clock.sdc
Read the sdf file demo_sd_to_lcd.sdf 
WNS= 100003944.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 699
Primace 7.3 Timing Analysis was successful!
0 warning(s), 0 error(s).
CPU Time: 1.482 seconds, Peak Memory: 32 MB
command: abcgen "-p" "outputs/demo_sd_to_lcd.apa" "-r" "outputs/demo_sd_to_lcd.ara" "-aoc" "demo_sd_to_lcd.aoc" "-abc" "outputs/demo_sd_to_lcd.abc" "-iostatus" "x"
-----------------------------------------------------------------------------
Primace abcgen Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Run started on Tuesday, 19 May 15, at 22:17:25
I/00053: Input APA file: outputs/demo_sd_to_lcd.apa.
I/00054: Input ARA file: outputs/demo_sd_to_lcd.ara.
I/00055: Input AOC file: demo_sd_to_lcd.aoc.
I/00056: Load Netlist file: outputs/demo_sd_to_lcd.arv.
I/00059: Load user library: F:/capital_micro/primace7.3/data/lib/agate_lib_m7s.v.
Load CFG file: 'F:/capital_micro/primace7.3/data/catalog/M7S/M7S.cfg
I/00025: Loading DeviceDB ... 
I/00026: Loading DeviceDB finished. 
I/00039: Processing placed cells ... 
W/00040: Internal warning: No inverted mux found for 'sbid1_0_1_csi_logic:is_le_cin_inv'. 
I/00041: Processing placed cells finished. 
I/00045: Processing routed nets ... 
W/00028: Internal warning: Missing config cell for 'array.C18R14.le_tile.le_guts.lp3.byp_inv'.
W/00028: Internal warning: Missing config cell for 'array.C18R14.le_tile.le_guts.lp2.byp_inv'.
I/00046: Processing routed nets finished. 
I/00047: Processing IO constraintion ... 
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn2(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'buttonIn2(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn3(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'buttonIn3(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn4(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'buttonIn4(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'keep_cfg' of signal 'clk_i(M7S_IO_PCISG)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'vpci_en' of signal 'clk_i(M7S_IO_PCISG)' is configed to 1'b0 according IO settings '2.5V'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'display_sel(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'display_sel(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'rstn_i(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'rstn_i(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_miso(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'spi_miso(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00050: Processing IO constraintion finished. 
I/00052: Output ABC file to: outputs/demo_sd_to_lcd.abc.
Primace 7.3 abcgen was successful!
3 warning(s), 0 error(s).
CPU Time: 2.231 seconds, Peak Memory: 177 MB
command: acfgen "-iostatus" "x" "-abc" "outputs/demo_sd_to_lcd.abc" "-bin" "outputs/demo_sd_to_lcd_bin.acf"
-----------------------------------------------------------------------------
Primace acfgen Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Run started on Tuesday, 19 May 15, at 22:17:28
I/00069: Parsing ABC file:outputs/demo_sd_to_lcd.abc ...
I/00070: Device name: M7A12N0F484C7.
I/00071: Parsing ABC file finished.
I/00089: Set Configuration Voltage to 4.
I/00025: Loading DeviceDB ... 
I/00026: Loading DeviceDB finished. 
I/00082: Loading memory map F:/capital_micro/primace7.3/data/catalog/M7S/M7S.mmp ...
I/00083: Loading memory map finished.
I/00076: Loading initialization data file: G:\大创\Scaler\Scaler_With_LCD\src\lcd_demo_m7.hex.
I/00072: Parsing HEX file: G:\大创\Scaler\Scaler_With_LCD\src\lcd_demo_m7.hex.
I/00074: Parsing HEX file finished.
I/00077: Loading initialization data file finished.
I/00085: Ignore abc item 'array.C18R14.le_tile.le_guts.carry_skip_out(CARRY_SKIP_OUT):ALLOW_SKIP'.
I/00085: Ignore abc item 'array.C18R14.le_tile.le_guts.carry_skip_out(CARRY_SKIP_OUT):CIN_BELOW'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_1_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_1_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_1_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_2_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_2_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_2_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_3_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_3_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_3_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_4_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_4_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_4_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_1_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_1_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_1_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_2_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_2_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_2_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_3_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_3_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_3_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_4_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_4_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_4_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_10(CFGMUX6S5):SEL'.
I/00065: Output ACF file to: outputs/demo_sd_to_lcd_bin.acf.
Primace 7.3 acfgen was successful!
0 warning(s), 0 error(s).
CPU Time: 3.869 seconds, Peak Memory: 167 MB
======== Project compile was successed. 394 warning(s), 0 error(s) ========
======== Project compile started at 周二 五月 19 22:20:39 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 22:20:39.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:59: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:61: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:242: bad code style for circuit synthesis:  . 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:62: bad code style for circuit synthesis:  . 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:235: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:235: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:235: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:235: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:235: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:235: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:235: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:235: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:235: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:235: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:235: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'inEn' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-11) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-12) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-13) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-14) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-15) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-16) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-17) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-18) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-19) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-20) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-21) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-22) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-23) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-24) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-25) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-26) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-27) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-28) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-29) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-30) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-31) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-32) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:64: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:48: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:66: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:206: cannot find clock signal of the process. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v:42: cannot find clock signal of the process. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'ahb_master'!
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: NTL_WARN_039: Open output port 'clkout2'. 
Warning: NTL_WARN_038: u_pll (cell: pll_v1) in design 'demo_sd_to_lcd' has 1 open port(s). 
Info: COM_INFO_000: Current design is 'demo_sd_to_lcd'!
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [31]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [30]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [29]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [28]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [27]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [26]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [25]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [24]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [23]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [22]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [21]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [20]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [19]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [18]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [17]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [16]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [15]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [14]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [13]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [12]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [11]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [10]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [9]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [8]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [7]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [6]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [5]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [4]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [3]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [2]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [1]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [0]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [31]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [30]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [29]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [28]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [27]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [26]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [25]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [24]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [23]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [22]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [21]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [20]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [19]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [18]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [17]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [16]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [15]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [14]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [13]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [12]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [11]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [10]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [9]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [8]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [7]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [6]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [5]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [4]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [3]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [2]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [1]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_mastlock'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_sel'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_write'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [0]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_readyout'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [0]'. 
Warning: NTL_WARN_038: u_arm (cell: mcu_armcm3) in design 'demo_sd_to_lcd' has 177 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:119: Instantiating black box module 'M7S_PLL'. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [1]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [1]'. 
Warning: NTL_WARN_038: u_lvds_tx_clk (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 15 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:178: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_0 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:229: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_1 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:280: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_2 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:331: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_3 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:382: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_ahb_master port 'dma_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'ahb_master' port width. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [1]'. 
Warning: NTL_WARN_038: u_ahb_master (cell: ahb_master) in design 'sdram_to_RGB' has 31 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:71: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:103: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:135: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:167: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: dll_u0 port 'dll_msel0_user' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_DLL' port width. 
Warning: NTL_WARN_039: Open input port 'dllrst'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [3]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [2]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [1]'. 
Warning: NTL_WARN_038: dll_u0 (cell: M7S_DLL) in design 'mcu_armcm3' has 4 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:134: Instantiating black box module 'M7S_DLL'. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp_INTNMI' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [15]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [14]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [13]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [12]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [11]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [10]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [9]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [8]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [7]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [6]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [5]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [4]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [3]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [2]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [1]'. 
Warning: NTL_WARN_038: u_soc (cell: M7S_SOC) in design 'mcu_armcm3' has 219 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:246: Instantiating black box module 'M7S_SOC'. 
Warning: NTL_WARN_039: Open input port 'pllrst'. 
Warning: NTL_WARN_038: pll_u0 (cell: M7S_PLL) in design 'pll_v1' has 1 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:100: Instantiating black box module 'M7S_PLL'. 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_clk' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_0' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_1' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_2' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_3' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'dll_u0' of empty design 'M7S_DLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_soc' of empty design 'M7S_SOC' cannot be expanded! 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Warning: NTL_WARN_041: Template 'ahb_master' is removed. 
Warning: NTL_WARN_041: Template 'colorbar_gen' is removed. 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: OPT_W_018: Instance 'u_sdram_to_RGB/u_ahb_master/u64' of design 'ahb_master_ipc_sub_block_8_1' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/dma_addr__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/ahm_error__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/prefetch_wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[0]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[2]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[3]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[4]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[5]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[6]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[7]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[8]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[9]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[10]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[11]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[12]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[13]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[14]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[15]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[16]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[17]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[18]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[19]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[20]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[21]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[22]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[23]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[24]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[25]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[26]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[27]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[28]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[29]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[30]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[31]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_sel__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_003: Design instance 'u_sdram_to_RGB/u_ahb_master/u63' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Info: OPT_I_007: Port 'CO' in design 'ahb_master_ipc_add_block_8_0' is detected floating without fanouts. 
Primace 7.3 AST_Frontend was successful!
890 warning(s), 0 error(s).
CPU Time: 10.795 seconds, Peak Memory: 70 MB
command: ast "-dev" "M7A12N0F484C7" "-v" "outputs/demo_sd_to_lcd.asv" "-top" "demo_sd_to_lcd" "-vo" "outputs/demo_sd_to_lcd.amv" "-whitebox" "-isyn" "-fca" "-keep_latch" "-keep_floating" "-optimize_primitives" "-aoc" "outputs/demo_sd_to_lcd_ast.aoc" "-min_ce_fanout" "4" "-carry_opt" "-magic" "-mode" "best_timing" "-use_dsp" "auto" "-simple_hierarchy" "outputs/demo_sd_to_lcd_simp_hier.v"
-----------------------------------------------------------------------------
Primace AST Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\generic.v...
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\agate_lib_m7s.v...
Info: S10101: Set top-level entity name: demo_sd_to_lcd.
Info: S10002: Reading AOC file outputs/demo_sd_to_lcd_ast.aoc...
Info: S10003: Reading ASV file outputs/demo_sd_to_lcd.asv...
Info: S10205: Start advanced logic optimization.
Info: S10206: Finish advanced logic optimization.
Info: S10304: magic: 8.6370 second(s), total 9.3120 second(s). Peak memory 20 MB.
Info: S10204: Generating synthesis design report...
Info: S10004: Output AMV file: outputs/demo_sd_to_lcd.amv.
Info: S10005: Output AMA file: outputs/demo_sd_to_lcd.ama.
Primace 7.3 AST was successful!
0 warning(s), 0 error(s).
CPU Time: 11.603 seconds, Peak Memory: 24 MB
command: agv2aoc "-v" "outputs/demo_sd_to_lcd.amv" "-o" "demo_sd_to_lcd.aoc" "-dev" "M7A12N0F484C7" "-io" "-top" "demo_sd_to_lcd"
-----------------------------------------------------------------------------
Primace agv2aoc Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Primace 7.3 agv2aoc was successful!
0 warning(s), 0 error(s).
CPU Time: 0.484 seconds, Peak Memory: 16 MB
command: cstool "scripts/syn_gen_db.tcl"
command: cstool "scripts/fplan.tcl"
command: cstool "scripts/assigner_cstool.tcl"
command: cstool "scripts/refiner_new.tcl"
Placer successed. See outputs/placer.log for detailed information
command: cstool "scripts/fixer.tcl"
command: cstool "scripts/fixer_drc.tcl"
command: cstool "scripts/pack.tcl"
command: cstool "scripts/route.tcl"
Router successed. See outputs/router.log for detailed information
command: agtc "-n" "demo_sd_to_lcd.arv" "-temperature" "85" "-voltage" "0.99" "-process" "3" "-cs"
-----------------------------------------------------------------------------
Primace Timing Calculator Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: Loading timing data from lib...
Info: Loading finished!
Info: T0501: Output SDF file to: demo_sd_to_lcd.sdf.
Primace 7.3 Timing Calculator was successful!
0 warning(s), 0 error(s).
CPU Time: 5.881 seconds, Peak Memory: 83 MB
command: cstimer "-encoding" "utf-8" "../scripts/run_sta.tcl"
-----------------------------------------------------------------------------
Primace Timing Analysis Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
demo_sd_to_lcd.arv, 2147: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam dedicated_io_cell_u318_inst.optional_function = "UART2_RXD_I";
                                                                      ^
demo_sd_to_lcd.arv, 2402: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_sck_inst.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 2715: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u275_inst.optional_function = "ODT,CSN";
                                                                  ^
demo_sd_to_lcd.arv, 3044: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u255_inst.optional_function = "RASN,CASN";
                                                                    ^
demo_sd_to_lcd.arv, 3231: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u245_inst.optional_function = "A8,A11";
                                                                 ^
demo_sd_to_lcd.arv, 3810: parameter 'emb5k_2_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_1";
                                                                                                   ^
demo_sd_to_lcd.arv, 3828: parameter 'emb5k_4_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_2";
                                                                                                   ^
demo_sd_to_lcd.arv, 3833: parameter 'emb5k_1_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_0";
                                                                                                   ^
demo_sd_to_lcd.arv, 3857: parameter 'emb5k_3_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_3";
                                                                                                   ^
demo_sd_to_lcd.arv, 3992: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u235_inst.optional_function = "DQ3,DQ5";
                                                                  ^
demo_sd_to_lcd.arv, 4384: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u215_inst.optional_function = "DQ9,DM1";
                                                                  ^
demo_sd_to_lcd.arv, 4566: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_buttonIn4_inst.optional_function = "";
                                                      ^
demo_sd_to_lcd.arv, 5040: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam io_cell_clk_i_inst.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 6893: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_0.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7027: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_1.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7161: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_2.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7295: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_3.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7869: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u271_inst.optional_function = "BA0,BA2";
                                                                  ^
demo_sd_to_lcd.arv, 8094: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u267_inst.optional_function = "A7,A5";
                                                                ^
demo_sd_to_lcd.arv, 8376: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u261_inst.optional_function = "A9,A13";
                                                                 ^
demo_sd_to_lcd.arv, 8832: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u251_inst.optional_function = "A12,A10";
                                                                  ^
demo_sd_to_lcd.arv, 9066: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u247_inst.optional_function = "A14,A1";
                                                                 ^
demo_sd_to_lcd.arv, 9590: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u237_inst.optional_function = "DQ4,CKE";
                                                                  ^
demo_sd_to_lcd.arv, 10034: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u231_inst.optional_function = "DQ8,DQ1";
                                                                  ^
demo_sd_to_lcd.arv, 10235: parameter 'cfg_use_cal1_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10237: parameter 'cfg_use_cal1_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10294: parameter 'optional_function' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.optional_function = "VREF0,DQ12";
                                                                     ^
demo_sd_to_lcd.arv, 10307: parameter 'cfg_use_cal0_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10310: parameter 'cfg_use_cal0_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10790: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u221_inst.optional_function = "DQ7,DM0";
                                                                  ^
demo_sd_to_lcd.arv, 11278: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u211_inst.optional_function = "DQ0,DQ11";
                                                                   ^
demo_sd_to_lcd.arv, 11587: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u207_inst.optional_function = "DQ6,DQ2";
                                                                  ^
demo_sd_to_lcd.arv, 12213: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_miso_inst.optional_function = "";
                                                     ^
demo_sd_to_lcd.arv, 14700: parameter 'inclk_period' not found on cell 'M7S_PLL'.
 defparam u_pll_pll_u0.inclk_period = 10000;
                                            ^
demo_sd_to_lcd.arv, 14858: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam dedicated_io_cell_u319_inst.optional_function = "UART2_TXD_O";
                                                                      ^
demo_sd_to_lcd.arv, 15844: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u269_inst.optional_function = "A0,A3";
                                                                ^
demo_sd_to_lcd.arv, 16112: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u263_inst.optional_function = "A2,RESETN";
                                                                    ^
demo_sd_to_lcd.arv, 16263: parameter 'cfg_use_cal1_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16265: parameter 'cfg_use_cal1_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16322: parameter 'optional_function' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.optional_function = "VREF1,WEN";
                                                                    ^
demo_sd_to_lcd.arv, 16335: parameter 'cfg_use_cal0_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16338: parameter 'cfg_use_cal0_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16525: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u253_inst.optional_function = "CLK,CLKN";
                                                                   ^
demo_sd_to_lcd.arv, 16871: parameter 'optional_function' not found on cell 'M7S_IO_CAL'.
 defparam dedicated_io_cell_u243_inst.optional_function = "CAL,A6";
                                                                 ^
demo_sd_to_lcd.arv, 17037: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u240_inst.optional_function = "BA1,A4";
                                                                 ^
demo_sd_to_lcd.arv, 17276: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_ssn_inst.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 17410: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u229_inst.optional_function = "DQ14,DQ10";
                                                                    ^
demo_sd_to_lcd.arv, 17634: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u223_inst.optional_function = "DQS1,DQS1N";
                                                                     ^
demo_sd_to_lcd.arv, 17896: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u219_inst.optional_function = "DQS0,DQS0N";
                                                                     ^
demo_sd_to_lcd.arv, 18099: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u213_inst.optional_function = "DQ13,DQ15";
                                                                    ^
demo_sd_to_lcd.arv, 18253: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_buttonIn2_inst.optional_function = "";
                                                      ^
demo_sd_to_lcd.arv, 18392: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_clk.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 19683: parameter 'emb5k_2_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_3";
                                                                                                   ^
demo_sd_to_lcd.arv, 19701: parameter 'emb5k_4_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_1";
                                                                                                   ^
demo_sd_to_lcd.arv, 19706: parameter 'emb5k_1_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_2";
                                                                                                   ^
demo_sd_to_lcd.arv, 19730: parameter 'emb5k_3_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_0";
                                                                                                   ^
demo_sd_to_lcd.arv, 19810: parameter 'inclk_period' not found on cell 'M7S_PLL'.
 defparam u_lvds_pll_u0.inclk_period = 10000;
                                             ^
demo_sd_to_lcd.arv, 20127: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_rstn_i_inst.optional_function = "";
                                                   ^
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm emb5k_3_inst not found in cell M7S_EMB18K
parm emb5k_1_inst not found in cell M7S_EMB18K
parm emb5k_4_inst not found in cell M7S_EMB18K
parm emb5k_2_inst not found in cell M7S_EMB18K
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm cfg_use_cal0_1 not found in cell M7S_IO_VREF
parm cfg_use_cal0_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_VREF
parm cfg_use_cal1_1 not found in cell M7S_IO_VREF
parm cfg_use_cal1_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm inclk_period not found in cell M7S_PLL
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm cfg_use_cal0_1 not found in cell M7S_IO_VREF
parm cfg_use_cal0_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_VREF
parm cfg_use_cal1_1 not found in cell M7S_IO_VREF
parm cfg_use_cal1_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_CAL
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm emb5k_3_inst not found in cell M7S_EMB18K
parm emb5k_1_inst not found in cell M7S_EMB18K
parm emb5k_4_inst not found in cell M7S_EMB18K
parm emb5k_2_inst not found in cell M7S_EMB18K
parm inclk_period not found in cell M7S_PLL
parm optional_function not found in cell M7S_IO_LVDS
ANDARA: Reading SDC file: ../constraint/myconstraint.sdc
ANDARA: Reading SDC file: F:/capital_micro/primace7.3/bin/template/project/propagated_clock.sdc
Read the sdf file demo_sd_to_lcd.sdf 
WNS= 100003944.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 700
Primace 7.3 Timing Analysis was successful!
0 warning(s), 0 error(s).
CPU Time: 1.934 seconds, Peak Memory: 32 MB
command: abcgen "-p" "outputs/demo_sd_to_lcd.apa" "-r" "outputs/demo_sd_to_lcd.ara" "-aoc" "demo_sd_to_lcd.aoc" "-abc" "outputs/demo_sd_to_lcd.abc" "-iostatus" "x"
-----------------------------------------------------------------------------
Primace abcgen Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Run started on Tuesday, 19 May 15, at 22:21:58
I/00053: Input APA file: outputs/demo_sd_to_lcd.apa.
I/00054: Input ARA file: outputs/demo_sd_to_lcd.ara.
I/00055: Input AOC file: demo_sd_to_lcd.aoc.
I/00056: Load Netlist file: outputs/demo_sd_to_lcd.arv.
I/00059: Load user library: F:/capital_micro/primace7.3/data/lib/agate_lib_m7s.v.
Load CFG file: 'F:/capital_micro/primace7.3/data/catalog/M7S/M7S.cfg
I/00025: Loading DeviceDB ... 
I/00026: Loading DeviceDB finished. 
I/00039: Processing placed cells ... 
W/00040: Internal warning: No inverted mux found for 'sbid1_0_1_csi_logic:is_le_cin_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[2].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[5].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[6].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[8].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[9].lbuf:is_le_sr_inv'. 
I/00041: Processing placed cells finished. 
I/00045: Processing routed nets ... 
I/00046: Processing routed nets finished. 
I/00047: Processing IO constraintion ... 
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn2(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'buttonIn2(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn3(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'buttonIn3(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn4(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'buttonIn4(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'keep_cfg' of signal 'clk_i(M7S_IO_PCISG)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'vpci_en' of signal 'clk_i(M7S_IO_PCISG)' is configed to 1'b0 according IO settings '2.5V'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'display_sel(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'display_sel(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'rstn_i(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'rstn_i(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_miso(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'spi_miso(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00050: Processing IO constraintion finished. 
I/00052: Output ABC file to: outputs/demo_sd_to_lcd.abc.
Primace 7.3 abcgen was successful!
6 warning(s), 0 error(s).
CPU Time: 2.605 seconds, Peak Memory: 177 MB
command: acfgen "-iostatus" "x" "-abc" "outputs/demo_sd_to_lcd.abc" "-bin" "outputs/demo_sd_to_lcd_bin.acf"
-----------------------------------------------------------------------------
Primace acfgen Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Run started on Tuesday, 19 May 15, at 22:22:01
I/00069: Parsing ABC file:outputs/demo_sd_to_lcd.abc ...
I/00070: Device name: M7A12N0F484C7.
I/00071: Parsing ABC file finished.
I/00089: Set Configuration Voltage to 4.
I/00025: Loading DeviceDB ... 
I/00026: Loading DeviceDB finished. 
I/00082: Loading memory map F:/capital_micro/primace7.3/data/catalog/M7S/M7S.mmp ...
I/00083: Loading memory map finished.
I/00076: Loading initialization data file: G:\大创\Scaler\Scaler_With_LCD\src\lcd_demo_m7.hex.
I/00072: Parsing HEX file: G:\大创\Scaler\Scaler_With_LCD\src\lcd_demo_m7.hex.
I/00074: Parsing HEX file finished.
I/00077: Loading initialization data file finished.
I/00085: Ignore abc item 'array.C18R16.le_tile.le_guts.carry_skip_out(CARRY_SKIP_OUT):ALLOW_SKIP'.
I/00085: Ignore abc item 'array.C18R16.le_tile.le_guts.carry_skip_out(CARRY_SKIP_OUT):CIN_BELOW'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_1_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_1_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_1_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_2_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_2_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_2_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_3_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_3_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_3_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_4_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_4_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_4_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_1_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_1_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_1_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_2_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_2_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_2_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_3_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_3_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_3_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_4_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_4_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_4_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_9(CFGMUX6S5):SEL'.
I/00065: Output ACF file to: outputs/demo_sd_to_lcd_bin.acf.
Primace 7.3 acfgen was successful!
0 warning(s), 0 error(s).
CPU Time: 3.838 seconds, Peak Memory: 168 MB
======== Project compile was successed. 402 warning(s), 0 error(s) ========
======== Project compile started at 周二 五月 19 22:40:39 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 22:40:39.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:59: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:61: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:245: bad code style for circuit synthesis:  . 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:62: bad code style for circuit synthesis:  . 
Warning: RTLW_PALOAD_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Failed to designate async load pin since other sync pin(s) or async load pin have been inferred. 
Warning: RTLW_PALOAD_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Failed to designate async load pin since other sync pin(s) or async load pin have been inferred. 
Warning: RTLW_PALOAD_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Failed to designate async load pin since other sync pin(s) or async load pin have been inferred. 
Warning: RTLW_PALOAD_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Failed to designate async load pin since other sync pin(s) or async load pin have been inferred. 
Warning: RTLW_PALOAD_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Failed to designate async load pin since other sync pin(s) or async load pin have been inferred. 
Warning: RTLW_PALOAD_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Failed to designate async load pin since other sync pin(s) or async load pin have been inferred. 
Warning: RTLW_PALOAD_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Failed to designate async load pin since other sync pin(s) or async load pin have been inferred. 
Warning: RTLW_PALOAD_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Failed to designate async load pin since other sync pin(s) or async load pin have been inferred. 
Warning: RTLW_PALOAD_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Failed to designate async load pin since other sync pin(s) or async load pin have been inferred. 
Warning: RTLW_PALOAD_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Failed to designate async load pin since other sync pin(s) or async load pin have been inferred. 
Warning: RTLW_PALOAD_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Failed to designate async load pin since other sync pin(s) or async load pin have been inferred. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'inEn' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-11) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-12) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-13) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-14) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-15) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-16) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-17) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-18) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-19) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-20) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-21) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-22) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-23) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-24) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-25) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-26) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-27) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-28) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-29) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-30) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-31) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-32) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:64: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:48: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:66: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:206: cannot find clock signal of the process. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v:42: cannot find clock signal of the process. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'ahb_master'!
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: NTL_WARN_039: Open output port 'clkout2'. 
Warning: NTL_WARN_038: u_pll (cell: pll_v1) in design 'demo_sd_to_lcd' has 1 open port(s). 
Info: COM_INFO_000: Current design is 'demo_sd_to_lcd'!
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [31]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [30]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [29]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [28]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [27]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [26]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [25]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [24]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [23]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [22]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [21]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [20]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [19]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [18]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [17]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [16]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [15]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [14]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [13]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [12]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [11]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [10]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [9]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [8]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [7]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [6]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [5]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [4]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [3]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [2]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [1]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [0]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [31]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [30]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [29]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [28]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [27]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [26]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [25]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [24]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [23]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [22]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [21]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [20]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [19]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [18]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [17]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [16]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [15]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [14]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [13]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [12]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [11]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [10]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [9]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [8]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [7]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [6]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [5]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [4]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [3]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [2]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [1]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_mastlock'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_sel'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_write'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [0]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_readyout'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [0]'. 
Warning: NTL_WARN_038: u_arm (cell: mcu_armcm3) in design 'demo_sd_to_lcd' has 177 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:119: Instantiating black box module 'M7S_PLL'. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [1]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [1]'. 
Warning: NTL_WARN_038: u_lvds_tx_clk (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 15 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:178: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_0 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:229: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_1 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:280: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_2 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:331: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_3 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:382: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_ahb_master port 'dma_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'ahb_master' port width. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [1]'. 
Warning: NTL_WARN_038: u_ahb_master (cell: ahb_master) in design 'sdram_to_RGB' has 31 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:71: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:103: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:135: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:167: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: dll_u0 port 'dll_msel0_user' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_DLL' port width. 
Warning: NTL_WARN_039: Open input port 'dllrst'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [3]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [2]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [1]'. 
Warning: NTL_WARN_038: dll_u0 (cell: M7S_DLL) in design 'mcu_armcm3' has 4 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:134: Instantiating black box module 'M7S_DLL'. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp_INTNMI' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [15]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [14]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [13]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [12]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [11]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [10]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [9]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [8]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [7]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [6]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [5]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [4]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [3]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [2]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [1]'. 
Warning: NTL_WARN_038: u_soc (cell: M7S_SOC) in design 'mcu_armcm3' has 219 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:246: Instantiating black box module 'M7S_SOC'. 
Warning: NTL_WARN_039: Open input port 'pllrst'. 
Warning: NTL_WARN_038: pll_u0 (cell: M7S_PLL) in design 'pll_v1' has 1 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:100: Instantiating black box module 'M7S_PLL'. 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_clk' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_0' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_1' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_2' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_3' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'dll_u0' of empty design 'M7S_DLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_soc' of empty design 'M7S_SOC' cannot be expanded! 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Warning: NTL_WARN_041: Template 'ahb_master' is removed. 
Warning: NTL_WARN_041: Template 'colorbar_gen' is removed. 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: OPT_W_018: Instance 'u_sdram_to_RGB/u_ahb_master/u64' of design 'ahb_master_ipc_sub_block_8_1' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/dma_addr__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/ahm_error__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/prefetch_wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[0]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[2]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[3]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[4]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[5]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[6]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[7]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[8]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[9]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[10]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[11]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[12]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[13]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[14]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[15]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[16]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[17]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[18]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[19]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[20]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[21]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[22]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[23]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[24]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[25]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[26]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[27]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[28]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[29]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[30]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[31]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_sel__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_003: Design instance 'u_sdram_to_RGB/u_ahb_master/u63' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Info: OPT_I_007: Port 'CO' in design 'ahb_master_ipc_add_block_8_0' is detected floating without fanouts. 
Primace 7.3 AST_Frontend was successful!
890 warning(s), 0 error(s).
CPU Time: 9.734 seconds, Peak Memory: 70 MB
command: ast "-dev" "M7A12N0F484C7" "-v" "outputs/demo_sd_to_lcd.asv" "-top" "demo_sd_to_lcd" "-vo" "outputs/demo_sd_to_lcd.amv" "-whitebox" "-isyn" "-fca" "-keep_latch" "-keep_floating" "-optimize_primitives" "-aoc" "outputs/demo_sd_to_lcd_ast.aoc" "-min_ce_fanout" "4" "-carry_opt" "-magic" "-mode" "best_timing" "-use_dsp" "auto" "-simple_hierarchy" "outputs/demo_sd_to_lcd_simp_hier.v"
-----------------------------------------------------------------------------
Primace AST Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\generic.v...
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\agate_lib_m7s.v...
Info: S10101: Set top-level entity name: demo_sd_to_lcd.
Info: S10002: Reading AOC file outputs/demo_sd_to_lcd_ast.aoc...
Info: S10003: Reading ASV file outputs/demo_sd_to_lcd.asv...
Info: S10205: Start advanced logic optimization.
Info: S10206: Finish advanced logic optimization.
Info: S10304: magic: 6.0060 second(s), total 6.6460 second(s). Peak memory 20 MB.
Info: S10204: Generating synthesis design report...
Info: S10004: Output AMV file: outputs/demo_sd_to_lcd.amv.
Info: S10005: Output AMA file: outputs/demo_sd_to_lcd.ama.
Primace 7.3 AST was successful!
0 warning(s), 0 error(s).
CPU Time: 7.925 seconds, Peak Memory: 23 MB
command: agv2aoc "-v" "outputs/demo_sd_to_lcd.amv" "-o" "demo_sd_to_lcd.aoc" "-dev" "M7A12N0F484C7" "-io" "-top" "demo_sd_to_lcd"
-----------------------------------------------------------------------------
Primace agv2aoc Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Primace 7.3 agv2aoc was successful!
0 warning(s), 0 error(s).
CPU Time: 0.187 seconds, Peak Memory: 16 MB
command: cstool "scripts/syn_gen_db.tcl"
command: cstool "scripts/fplan.tcl"
command: cstool "scripts/assigner_cstool.tcl"
command: cstool "scripts/refiner_new.tcl"
Placer successed. See outputs/placer.log for detailed information
command: cstool "scripts/fixer.tcl"
command: cstool "scripts/fixer_drc.tcl"
command: cstool "scripts/pack.tcl"
======== Project compile was cancelled ========
======== Project compile started at 周二 五月 19 22:43:33 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 22:43:33.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:59: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:61: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:245: bad code style for circuit synthesis:  . 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:62: bad code style for circuit synthesis:  . 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:231: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:231: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:231: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:231: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:231: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:231: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:231: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:231: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:231: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:231: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:231: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:230: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:230: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:230: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:230: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:230: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:230: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:230: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:230: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:230: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:230: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:231: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:231: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:231: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:231: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:231: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:231: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:231: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:231: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:231: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:231: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:231: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'inEn' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-11) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-12) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-13) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-14) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-15) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-16) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-17) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-18) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-19) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-20) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-21) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-22) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-23) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-24) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-25) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-26) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-27) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-28) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-29) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-30) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-31) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-32) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:64: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:48: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:66: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:206: cannot find clock signal of the process. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v:42: cannot find clock signal of the process. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'ahb_master'!
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: NTL_WARN_039: Open output port 'clkout2'. 
Warning: NTL_WARN_038: u_pll (cell: pll_v1) in design 'demo_sd_to_lcd' has 1 open port(s). 
Info: COM_INFO_000: Current design is 'demo_sd_to_lcd'!
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [31]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [30]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [29]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [28]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [27]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [26]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [25]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [24]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [23]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [22]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [21]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [20]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [19]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [18]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [17]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [16]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [15]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [14]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [13]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [12]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [11]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [10]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [9]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [8]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [7]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [6]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [5]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [4]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [3]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [2]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [1]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [0]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [31]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [30]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [29]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [28]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [27]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [26]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [25]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [24]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [23]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [22]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [21]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [20]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [19]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [18]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [17]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [16]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [15]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [14]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [13]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [12]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [11]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [10]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [9]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [8]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [7]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [6]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [5]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [4]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [3]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [2]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [1]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_mastlock'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_sel'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_write'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [0]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_readyout'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [0]'. 
Warning: NTL_WARN_038: u_arm (cell: mcu_armcm3) in design 'demo_sd_to_lcd' has 177 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:119: Instantiating black box module 'M7S_PLL'. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [1]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [1]'. 
Warning: NTL_WARN_038: u_lvds_tx_clk (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 15 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:178: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_0 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:229: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_1 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:280: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_2 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:331: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_3 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:382: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_ahb_master port 'dma_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'ahb_master' port width. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [1]'. 
Warning: NTL_WARN_038: u_ahb_master (cell: ahb_master) in design 'sdram_to_RGB' has 31 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:71: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:103: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:135: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:167: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: dll_u0 port 'dll_msel0_user' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_DLL' port width. 
Warning: NTL_WARN_039: Open input port 'dllrst'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [3]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [2]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [1]'. 
Warning: NTL_WARN_038: dll_u0 (cell: M7S_DLL) in design 'mcu_armcm3' has 4 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:134: Instantiating black box module 'M7S_DLL'. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp_INTNMI' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [15]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [14]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [13]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [12]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [11]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [10]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [9]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [8]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [7]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [6]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [5]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [4]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [3]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [2]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [1]'. 
Warning: NTL_WARN_038: u_soc (cell: M7S_SOC) in design 'mcu_armcm3' has 219 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:246: Instantiating black box module 'M7S_SOC'. 
Warning: NTL_WARN_039: Open input port 'pllrst'. 
Warning: NTL_WARN_038: pll_u0 (cell: M7S_PLL) in design 'pll_v1' has 1 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:100: Instantiating black box module 'M7S_PLL'. 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_clk' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_0' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_1' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_2' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_3' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'dll_u0' of empty design 'M7S_DLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_soc' of empty design 'M7S_SOC' cannot be expanded! 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Warning: NTL_WARN_041: Template 'ahb_master' is removed. 
Warning: NTL_WARN_041: Template 'colorbar_gen' is removed. 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: OPT_W_018: Instance 'u_sdram_to_RGB/u_ahb_master/u64' of design 'ahb_master_ipc_sub_block_8_1' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/dma_addr__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/ahm_error__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/prefetch_wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[0]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[2]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[3]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[4]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[5]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[6]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[7]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[8]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[9]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[10]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[11]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[12]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[13]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[14]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[15]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[16]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[17]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[18]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[19]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[20]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[21]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[22]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[23]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[24]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[25]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[26]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[27]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[28]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[29]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[30]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[31]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_sel__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_003: Design instance 'u_sdram_to_RGB/u_ahb_master/u63' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Info: OPT_I_007: Port 'CO' in design 'ahb_master_ipc_add_block_8_0' is detected floating without fanouts. 
Primace 7.3 AST_Frontend was successful!
932 warning(s), 0 error(s).
CPU Time: 11.326 seconds, Peak Memory: 70 MB
command: ast "-dev" "M7A12N0F484C7" "-v" "outputs/demo_sd_to_lcd.asv" "-top" "demo_sd_to_lcd" "-vo" "outputs/demo_sd_to_lcd.amv" "-whitebox" "-isyn" "-fca" "-keep_latch" "-keep_floating" "-optimize_primitives" "-aoc" "outputs/demo_sd_to_lcd_ast.aoc" "-min_ce_fanout" "4" "-carry_opt" "-magic" "-mode" "best_timing" "-use_dsp" "auto" "-simple_hierarchy" "outputs/demo_sd_to_lcd_simp_hier.v"
-----------------------------------------------------------------------------
Primace AST Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\generic.v...
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\agate_lib_m7s.v...
Info: S10101: Set top-level entity name: demo_sd_to_lcd.
Info: S10002: Reading AOC file outputs/demo_sd_to_lcd_ast.aoc...
Info: S10003: Reading ASV file outputs/demo_sd_to_lcd.asv...
Info: S10205: Start advanced logic optimization.
Info: S10206: Finish advanced logic optimization.
Info: S10304: magic: 8.3460 second(s), total 9.0170 second(s). Peak memory 20 MB.
Warning: S20121: One register or latch with an active asynchronous set and asynchronous reset simultaneously 'u_sdram_to_RGB_text__reg[7]' was found in current design. It may cause simulation mismatch between RTL and post-mapping design after set and reset are valid simultaneously. To avoid such simualtion mismatch, Primace recommends to remove either the set or reset from all registers and latches if not needed for required functionality.
Warning: S20121: One register or latch with an active asynchronous set and asynchronous reset simultaneously 'u_sdram_to_RGB_text__reg[8]' was found in current design. It may cause simulation mismatch between RTL and post-mapping design after set and reset are valid simultaneously. To avoid such simualtion mismatch, Primace recommends to remove either the set or reset from all registers and latches if not needed for required functionality.
Warning: S20121: One register or latch with an active asynchronous set and asynchronous reset simultaneously 'u_sdram_to_RGB_text__reg[9]' was found in current design. It may cause simulation mismatch between RTL and post-mapping design after set and reset are valid simultaneously. To avoid such simualtion mismatch, Primace recommends to remove either the set or reset from all registers and latches if not needed for required functionality.
Warning: S20110: Found latch block 'u_sdram_to_RGB_text__reg[7]_sr_latch_'. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA designs, as they may lead to timing problems. 
Warning: S20110: Found latch block 'u_sdram_to_RGB_text__reg[8]_sr_latch_'. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA designs, as they may lead to timing problems. 
Warning: S20110: Found latch block 'u_sdram_to_RGB_text__reg[9]_sr_latch_'. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA designs, as they may lead to timing problems. 
Info: S10204: Generating synthesis design report...
Info: S10004: Output AMV file: outputs/demo_sd_to_lcd.amv.
Info: S10005: Output AMA file: outputs/demo_sd_to_lcd.ama.
Primace 7.3 AST was successful!
6 warning(s), 0 error(s).
CPU Time: 11.200 seconds, Peak Memory: 24 MB
command: agv2aoc "-v" "outputs/demo_sd_to_lcd.amv" "-o" "demo_sd_to_lcd.aoc" "-dev" "M7A12N0F484C7" "-io" "-top" "demo_sd_to_lcd"
-----------------------------------------------------------------------------
Primace agv2aoc Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Primace 7.3 agv2aoc was successful!
0 warning(s), 0 error(s).
CPU Time: 0.452 seconds, Peak Memory: 16 MB
command: cstool "scripts/syn_gen_db.tcl"
command: cstool "scripts/fplan.tcl"
command: cstool "scripts/assigner_cstool.tcl"
command: cstool "scripts/refiner_new.tcl"
Placer successed. See outputs/placer.log for detailed information
command: cstool "scripts/fixer.tcl"
command: cstool "scripts/fixer_drc.tcl"
command: cstool "scripts/pack.tcl"
command: cstool "scripts/route.tcl"
Router successed. See outputs/router.log for detailed information
command: agtc "-n" "demo_sd_to_lcd.arv" "-temperature" "85" "-voltage" "0.99" "-process" "3" "-cs"
-----------------------------------------------------------------------------
Primace Timing Calculator Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: Loading timing data from lib...
Info: Loading finished!
Info: T0501: Output SDF file to: demo_sd_to_lcd.sdf.
Primace 7.3 Timing Calculator was successful!
0 warning(s), 0 error(s).
CPU Time: 5.132 seconds, Peak Memory: 84 MB
command: cstimer "-encoding" "utf-8" "../scripts/run_sta.tcl"
-----------------------------------------------------------------------------
Primace Timing Analysis Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
demo_sd_to_lcd.arv, 2113: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam dedicated_io_cell_u318_inst.optional_function = "UART2_RXD_I";
                                                                      ^
demo_sd_to_lcd.arv, 2368: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_sck_inst.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 2669: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u275_inst.optional_function = "ODT,CSN";
                                                                  ^
demo_sd_to_lcd.arv, 3044: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u255_inst.optional_function = "RASN,CASN";
                                                                    ^
demo_sd_to_lcd.arv, 3281: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u245_inst.optional_function = "A8,A11";
                                                                 ^
demo_sd_to_lcd.arv, 3873: parameter 'emb5k_2_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_1";
                                                                                                   ^
demo_sd_to_lcd.arv, 3891: parameter 'emb5k_4_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_2";
                                                                                                   ^
demo_sd_to_lcd.arv, 3896: parameter 'emb5k_1_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_0";
                                                                                                   ^
demo_sd_to_lcd.arv, 3920: parameter 'emb5k_3_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_3";
                                                                                                   ^
demo_sd_to_lcd.arv, 4055: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u235_inst.optional_function = "DQ3,DQ5";
                                                                  ^
demo_sd_to_lcd.arv, 4439: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u215_inst.optional_function = "DQ9,DM1";
                                                                  ^
demo_sd_to_lcd.arv, 4621: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_buttonIn4_inst.optional_function = "";
                                                      ^
demo_sd_to_lcd.arv, 5130: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam io_cell_clk_i_inst.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 6884: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_0.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7018: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_1.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7206: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_2.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7340: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_3.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7964: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u271_inst.optional_function = "BA0,BA2";
                                                                  ^
demo_sd_to_lcd.arv, 8204: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u267_inst.optional_function = "A7,A5";
                                                                ^
demo_sd_to_lcd.arv, 8540: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u261_inst.optional_function = "A9,A13";
                                                                 ^
demo_sd_to_lcd.arv, 8996: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u251_inst.optional_function = "A12,A10";
                                                                  ^
demo_sd_to_lcd.arv, 9226: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u247_inst.optional_function = "A14,A1";
                                                                 ^
demo_sd_to_lcd.arv, 9711: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u237_inst.optional_function = "DQ4,CKE";
                                                                  ^
demo_sd_to_lcd.arv, 10155: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u231_inst.optional_function = "DQ8,DQ1";
                                                                  ^
demo_sd_to_lcd.arv, 10329: parameter 'cfg_use_cal1_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10331: parameter 'cfg_use_cal1_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10388: parameter 'optional_function' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.optional_function = "VREF0,DQ12";
                                                                     ^
demo_sd_to_lcd.arv, 10401: parameter 'cfg_use_cal0_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10404: parameter 'cfg_use_cal0_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10961: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u221_inst.optional_function = "DQ7,DM0";
                                                                  ^
demo_sd_to_lcd.arv, 11395: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u211_inst.optional_function = "DQ0,DQ11";
                                                                   ^
demo_sd_to_lcd.arv, 11704: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u207_inst.optional_function = "DQ6,DQ2";
                                                                  ^
demo_sd_to_lcd.arv, 12349: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_miso_inst.optional_function = "";
                                                     ^
demo_sd_to_lcd.arv, 15068: parameter 'inclk_period' not found on cell 'M7S_PLL'.
 defparam u_pll_pll_u0.inclk_period = 10000;
                                            ^
demo_sd_to_lcd.arv, 15253: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam dedicated_io_cell_u319_inst.optional_function = "UART2_TXD_O";
                                                                      ^
demo_sd_to_lcd.arv, 16324: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u269_inst.optional_function = "A0,A3";
                                                                ^
demo_sd_to_lcd.arv, 16579: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u263_inst.optional_function = "A2,RESETN";
                                                                    ^
demo_sd_to_lcd.arv, 16693: parameter 'cfg_use_cal1_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16695: parameter 'cfg_use_cal1_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16752: parameter 'optional_function' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.optional_function = "VREF1,WEN";
                                                                    ^
demo_sd_to_lcd.arv, 16765: parameter 'cfg_use_cal0_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16768: parameter 'cfg_use_cal0_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16982: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u253_inst.optional_function = "CLK,CLKN";
                                                                   ^
demo_sd_to_lcd.arv, 17305: parameter 'optional_function' not found on cell 'M7S_IO_CAL'.
 defparam dedicated_io_cell_u243_inst.optional_function = "CAL,A6";
                                                                 ^
demo_sd_to_lcd.arv, 17444: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u240_inst.optional_function = "BA1,A4";
                                                                 ^
demo_sd_to_lcd.arv, 17714: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_ssn_inst.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 17848: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u229_inst.optional_function = "DQ14,DQ10";
                                                                    ^
demo_sd_to_lcd.arv, 18068: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u223_inst.optional_function = "DQS1,DQS1N";
                                                                     ^
demo_sd_to_lcd.arv, 18276: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u219_inst.optional_function = "DQS0,DQS0N";
                                                                     ^
demo_sd_to_lcd.arv, 18479: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u213_inst.optional_function = "DQ13,DQ15";
                                                                    ^
demo_sd_to_lcd.arv, 18610: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_buttonIn2_inst.optional_function = "";
                                                      ^
demo_sd_to_lcd.arv, 18745: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_clk.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 20037: parameter 'emb5k_2_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_3";
                                                                                                   ^
demo_sd_to_lcd.arv, 20055: parameter 'emb5k_4_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_1";
                                                                                                   ^
demo_sd_to_lcd.arv, 20060: parameter 'emb5k_1_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_2";
                                                                                                   ^
demo_sd_to_lcd.arv, 20084: parameter 'emb5k_3_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_0";
                                                                                                   ^
demo_sd_to_lcd.arv, 20164: parameter 'inclk_period' not found on cell 'M7S_PLL'.
 defparam u_lvds_pll_u0.inclk_period = 10000;
                                             ^
demo_sd_to_lcd.arv, 20471: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_rstn_i_inst.optional_function = "";
                                                   ^
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm emb5k_3_inst not found in cell M7S_EMB18K
parm emb5k_1_inst not found in cell M7S_EMB18K
parm emb5k_4_inst not found in cell M7S_EMB18K
parm emb5k_2_inst not found in cell M7S_EMB18K
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm cfg_use_cal0_1 not found in cell M7S_IO_VREF
parm cfg_use_cal0_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_VREF
parm cfg_use_cal1_1 not found in cell M7S_IO_VREF
parm cfg_use_cal1_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm inclk_period not found in cell M7S_PLL
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm cfg_use_cal0_1 not found in cell M7S_IO_VREF
parm cfg_use_cal0_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_VREF
parm cfg_use_cal1_1 not found in cell M7S_IO_VREF
parm cfg_use_cal1_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_CAL
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm emb5k_3_inst not found in cell M7S_EMB18K
parm emb5k_1_inst not found in cell M7S_EMB18K
parm emb5k_4_inst not found in cell M7S_EMB18K
parm emb5k_2_inst not found in cell M7S_EMB18K
parm inclk_period not found in cell M7S_PLL
parm optional_function not found in cell M7S_IO_LVDS
ANDARA: Reading SDC file: ../constraint/myconstraint.sdc
ANDARA: Reading SDC file: F:/capital_micro/primace7.3/bin/template/project/propagated_clock.sdc
Read the sdf file demo_sd_to_lcd.sdf 
WNS= 100003944.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 710
Primace 7.3 Timing Analysis was successful!
0 warning(s), 0 error(s).
CPU Time: 1.778 seconds, Peak Memory: 33 MB
command: abcgen "-p" "outputs/demo_sd_to_lcd.apa" "-r" "outputs/demo_sd_to_lcd.ara" "-aoc" "demo_sd_to_lcd.aoc" "-abc" "outputs/demo_sd_to_lcd.abc" "-iostatus" "x"
-----------------------------------------------------------------------------
Primace abcgen Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Run started on Tuesday, 19 May 15, at 22:44:48
I/00053: Input APA file: outputs/demo_sd_to_lcd.apa.
I/00054: Input ARA file: outputs/demo_sd_to_lcd.ara.
I/00055: Input AOC file: demo_sd_to_lcd.aoc.
I/00056: Load Netlist file: outputs/demo_sd_to_lcd.arv.
I/00059: Load user library: F:/capital_micro/primace7.3/data/lib/agate_lib_m7s.v.
Load CFG file: 'F:/capital_micro/primace7.3/data/catalog/M7S/M7S.cfg
I/00025: Loading DeviceDB ... 
I/00026: Loading DeviceDB finished. 
I/00039: Processing placed cells ... 
W/00040: Internal warning: No inverted mux found for 'sbid1_0_1_csi_logic:is_le_cin_inv'. 
I/00041: Processing placed cells finished. 
I/00045: Processing routed nets ... 
W/00028: Internal warning: Missing config cell for 'array.C16R14.le_tile.le_guts.lp3.byp_inv'.
W/00028: Internal warning: Missing config cell for 'array.C16R15.le_tile.le_guts.lp3.byp_inv'.
I/00046: Processing routed nets finished. 
I/00047: Processing IO constraintion ... 
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn2(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'buttonIn2(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn3(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'buttonIn3(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn4(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'buttonIn4(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'keep_cfg' of signal 'clk_i(M7S_IO_PCISG)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'vpci_en' of signal 'clk_i(M7S_IO_PCISG)' is configed to 1'b0 according IO settings '2.5V'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'display_sel(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'display_sel(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'rstn_i(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'rstn_i(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_miso(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'spi_miso(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00050: Processing IO constraintion finished. 
I/00052: Output ABC file to: outputs/demo_sd_to_lcd.abc.
Primace 7.3 abcgen was successful!
3 warning(s), 0 error(s).
CPU Time: 2.917 seconds, Peak Memory: 178 MB
command: acfgen "-iostatus" "x" "-abc" "outputs/demo_sd_to_lcd.abc" "-bin" "outputs/demo_sd_to_lcd_bin.acf"
-----------------------------------------------------------------------------
Primace acfgen Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Run started on Tuesday, 19 May 15, at 22:44:51
I/00069: Parsing ABC file:outputs/demo_sd_to_lcd.abc ...
I/00070: Device name: M7A12N0F484C7.
I/00071: Parsing ABC file finished.
I/00089: Set Configuration Voltage to 4.
I/00025: Loading DeviceDB ... 
I/00026: Loading DeviceDB finished. 
I/00082: Loading memory map F:/capital_micro/primace7.3/data/catalog/M7S/M7S.mmp ...
I/00083: Loading memory map finished.
I/00076: Loading initialization data file: G:\大创\Scaler\Scaler_With_LCD\src\lcd_demo_m7.hex.
I/00072: Parsing HEX file: G:\大创\Scaler\Scaler_With_LCD\src\lcd_demo_m7.hex.
I/00074: Parsing HEX file finished.
I/00077: Loading initialization data file finished.
I/00085: Ignore abc item 'array.C16R14.le_tile.le_guts.carry_skip_out(CARRY_SKIP_OUT):ALLOW_SKIP'.
I/00085: Ignore abc item 'array.C16R14.le_tile.le_guts.carry_skip_out(CARRY_SKIP_OUT):CIN_BELOW'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_1_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_1_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_1_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_2_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_2_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_2_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_3_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_3_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_3_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_4_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_4_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_4_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_1_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_1_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_1_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_2_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_2_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_2_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_3_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_3_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_3_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_4_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_4_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_4_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_9(CFGMUX6S5):SEL'.
I/00065: Output ACF file to: outputs/demo_sd_to_lcd_bin.acf.
Primace 7.3 acfgen was successful!
0 warning(s), 0 error(s).
CPU Time: 2.870 seconds, Peak Memory: 168 MB
======== Project compile was successed. 412 warning(s), 0 error(s) ========
======== Project compile started at 周二 五月 19 22:51:25 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 22:51:25.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:59: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:61: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:245: bad code style for circuit synthesis:  . 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:62: bad code style for circuit synthesis:  . 
Warning: RTLW_PALOAD_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Failed to designate async load pin since other sync pin(s) or async load pin have been inferred. 
Warning: RTLW_PALOAD_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Failed to designate async load pin since other sync pin(s) or async load pin have been inferred. 
Warning: RTLW_PALOAD_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Failed to designate async load pin since other sync pin(s) or async load pin have been inferred. 
Warning: RTLW_PALOAD_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Failed to designate async load pin since other sync pin(s) or async load pin have been inferred. 
Warning: RTLW_PALOAD_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Failed to designate async load pin since other sync pin(s) or async load pin have been inferred. 
Warning: RTLW_PALOAD_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Failed to designate async load pin since other sync pin(s) or async load pin have been inferred. 
Warning: RTLW_PALOAD_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Failed to designate async load pin since other sync pin(s) or async load pin have been inferred. 
Warning: RTLW_PALOAD_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Failed to designate async load pin since other sync pin(s) or async load pin have been inferred. 
Warning: RTLW_PALOAD_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Failed to designate async load pin since other sync pin(s) or async load pin have been inferred. 
Warning: RTLW_PALOAD_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Failed to designate async load pin since other sync pin(s) or async load pin have been inferred. 
Warning: RTLW_PALOAD_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:238: Failed to designate async load pin since other sync pin(s) or async load pin have been inferred. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'inEn' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-11) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-12) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-13) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-14) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-15) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-16) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-17) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-18) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-19) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-20) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-21) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-22) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-23) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-24) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-25) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-26) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-27) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-28) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-29) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-30) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-31) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-32) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:64: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:48: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:66: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:206: cannot find clock signal of the process. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v:42: cannot find clock signal of the process. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'ahb_master'!
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: NTL_WARN_039: Open output port 'clkout2'. 
Warning: NTL_WARN_038: u_pll (cell: pll_v1) in design 'demo_sd_to_lcd' has 1 open port(s). 
Info: COM_INFO_000: Current design is 'demo_sd_to_lcd'!
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [31]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [30]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [29]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [28]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [27]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [26]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [25]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [24]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [23]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [22]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [21]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [20]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [19]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [18]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [17]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [16]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [15]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [14]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [13]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [12]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [11]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [10]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [9]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [8]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [7]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [6]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [5]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [4]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [3]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [2]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [1]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [0]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [31]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [30]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [29]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [28]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [27]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [26]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [25]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [24]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [23]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [22]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [21]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [20]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [19]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [18]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [17]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [16]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [15]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [14]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [13]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [12]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [11]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [10]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [9]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [8]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [7]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [6]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [5]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [4]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [3]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [2]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [1]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_mastlock'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_sel'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_write'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [0]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_readyout'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [0]'. 
Warning: NTL_WARN_038: u_arm (cell: mcu_armcm3) in design 'demo_sd_to_lcd' has 177 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:119: Instantiating black box module 'M7S_PLL'. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [1]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [1]'. 
Warning: NTL_WARN_038: u_lvds_tx_clk (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 15 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:178: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_0 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:229: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_1 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:280: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_2 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:331: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_3 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:382: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_ahb_master port 'dma_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'ahb_master' port width. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [1]'. 
Warning: NTL_WARN_038: u_ahb_master (cell: ahb_master) in design 'sdram_to_RGB' has 31 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:71: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:103: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:135: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:167: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: dll_u0 port 'dll_msel0_user' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_DLL' port width. 
Warning: NTL_WARN_039: Open input port 'dllrst'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [3]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [2]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [1]'. 
Warning: NTL_WARN_038: dll_u0 (cell: M7S_DLL) in design 'mcu_armcm3' has 4 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:134: Instantiating black box module 'M7S_DLL'. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp_INTNMI' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [15]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [14]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [13]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [12]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [11]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [10]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [9]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [8]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [7]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [6]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [5]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [4]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [3]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [2]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [1]'. 
Warning: NTL_WARN_038: u_soc (cell: M7S_SOC) in design 'mcu_armcm3' has 219 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:246: Instantiating black box module 'M7S_SOC'. 
Warning: NTL_WARN_039: Open input port 'pllrst'. 
Warning: NTL_WARN_038: pll_u0 (cell: M7S_PLL) in design 'pll_v1' has 1 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:100: Instantiating black box module 'M7S_PLL'. 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_clk' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_0' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_1' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_2' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_3' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'dll_u0' of empty design 'M7S_DLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_soc' of empty design 'M7S_SOC' cannot be expanded! 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Warning: NTL_WARN_041: Template 'ahb_master' is removed. 
Warning: NTL_WARN_041: Template 'colorbar_gen' is removed. 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: OPT_W_018: Instance 'u_sdram_to_RGB/u_ahb_master/u64' of design 'ahb_master_ipc_sub_block_8_1' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/dma_addr__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/ahm_error__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/prefetch_wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[0]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[2]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[3]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[4]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[5]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[6]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[7]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[8]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[9]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[10]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[11]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[12]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[13]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[14]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[15]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[16]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[17]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[18]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[19]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[20]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[21]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[22]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[23]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[24]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[25]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[26]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[27]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[28]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[29]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[30]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[31]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_sel__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_003: Design instance 'u_sdram_to_RGB/u_ahb_master/u63' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Info: OPT_I_007: Port 'CO' in design 'ahb_master_ipc_add_block_8_0' is detected floating without fanouts. 
Primace 7.3 AST_Frontend was successful!
890 warning(s), 0 error(s).
CPU Time: 11.248 seconds, Peak Memory: 70 MB
command: ast "-dev" "M7A12N0F484C7" "-v" "outputs/demo_sd_to_lcd.asv" "-top" "demo_sd_to_lcd" "-vo" "outputs/demo_sd_to_lcd.amv" "-whitebox" "-isyn" "-fca" "-keep_latch" "-keep_floating" "-optimize_primitives" "-aoc" "outputs/demo_sd_to_lcd_ast.aoc" "-min_ce_fanout" "4" "-carry_opt" "-magic" "-mode" "best_timing" "-use_dsp" "auto" "-simple_hierarchy" "outputs/demo_sd_to_lcd_simp_hier.v"
-----------------------------------------------------------------------------
Primace AST Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\generic.v...
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\agate_lib_m7s.v...
Info: S10101: Set top-level entity name: demo_sd_to_lcd.
Info: S10002: Reading AOC file outputs/demo_sd_to_lcd_ast.aoc...
Info: S10003: Reading ASV file outputs/demo_sd_to_lcd.asv...
Info: S10205: Start advanced logic optimization.
Info: S10206: Finish advanced logic optimization.
Info: S10304: magic: 9.6260 second(s), total 10.3320 second(s). Peak memory 20 MB.
Info: S10204: Generating synthesis design report...
Info: S10004: Output AMV file: outputs/demo_sd_to_lcd.amv.
Info: S10005: Output AMA file: outputs/demo_sd_to_lcd.ama.
Primace 7.3 AST was successful!
0 warning(s), 0 error(s).
CPU Time: 12.512 seconds, Peak Memory: 24 MB
command: agv2aoc "-v" "outputs/demo_sd_to_lcd.amv" "-o" "demo_sd_to_lcd.aoc" "-dev" "M7A12N0F484C7" "-io" "-top" "demo_sd_to_lcd"
-----------------------------------------------------------------------------
Primace agv2aoc Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Primace 7.3 agv2aoc was successful!
0 warning(s), 0 error(s).
CPU Time: 0.468 seconds, Peak Memory: 16 MB
command: cstool "scripts/syn_gen_db.tcl"
command: cstool "scripts/fplan.tcl"
command: cstool "scripts/assigner_cstool.tcl"
command: cstool "scripts/refiner_new.tcl"
Placer successed. See outputs/placer.log for detailed information
command: cstool "scripts/fixer.tcl"
command: cstool "scripts/fixer_drc.tcl"
command: cstool "scripts/pack.tcl"
command: cstool "scripts/route.tcl"
Router successed. See outputs/router.log for detailed information
command: agtc "-n" "demo_sd_to_lcd.arv" "-temperature" "85" "-voltage" "0.99" "-process" "3" "-cs"
-----------------------------------------------------------------------------
Primace Timing Calculator Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: Loading timing data from lib...
Info: Loading finished!
Info: T0501: Output SDF file to: demo_sd_to_lcd.sdf.
Primace 7.3 Timing Calculator was successful!
0 warning(s), 0 error(s).
CPU Time: 6.942 seconds, Peak Memory: 84 MB
command: cstimer "-encoding" "utf-8" "../scripts/run_sta.tcl"
-----------------------------------------------------------------------------
Primace Timing Analysis Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
demo_sd_to_lcd.arv, 2179: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam dedicated_io_cell_u318_inst.optional_function = "UART2_RXD_I";
                                                                      ^
demo_sd_to_lcd.arv, 2457: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_sck_inst.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 2758: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u275_inst.optional_function = "ODT,CSN";
                                                                  ^
demo_sd_to_lcd.arv, 3025: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u255_inst.optional_function = "RASN,CASN";
                                                                    ^
demo_sd_to_lcd.arv, 3239: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u245_inst.optional_function = "A8,A11";
                                                                 ^
demo_sd_to_lcd.arv, 3787: parameter 'emb5k_2_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_1";
                                                                                                   ^
demo_sd_to_lcd.arv, 3805: parameter 'emb5k_4_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_2";
                                                                                                   ^
demo_sd_to_lcd.arv, 3810: parameter 'emb5k_1_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_0";
                                                                                                   ^
demo_sd_to_lcd.arv, 3834: parameter 'emb5k_3_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_3";
                                                                                                   ^
demo_sd_to_lcd.arv, 3969: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u235_inst.optional_function = "DQ3,DQ5";
                                                                  ^
demo_sd_to_lcd.arv, 4330: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u215_inst.optional_function = "DQ9,DM1";
                                                                  ^
demo_sd_to_lcd.arv, 4535: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_buttonIn4_inst.optional_function = "";
                                                      ^
demo_sd_to_lcd.arv, 5036: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam io_cell_clk_i_inst.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 6816: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_0.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 6950: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_1.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7111: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_2.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7245: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_3.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7869: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u271_inst.optional_function = "BA0,BA2";
                                                                  ^
demo_sd_to_lcd.arv, 8090: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u267_inst.optional_function = "A7,A5";
                                                                ^
demo_sd_to_lcd.arv, 8449: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u261_inst.optional_function = "A9,A13";
                                                                 ^
demo_sd_to_lcd.arv, 8959: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u251_inst.optional_function = "A12,A10";
                                                                  ^
demo_sd_to_lcd.arv, 9189: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u247_inst.optional_function = "A14,A1";
                                                                 ^
demo_sd_to_lcd.arv, 9647: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u237_inst.optional_function = "DQ4,CKE";
                                                                  ^
demo_sd_to_lcd.arv, 10145: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u231_inst.optional_function = "DQ8,DQ1";
                                                                  ^
demo_sd_to_lcd.arv, 10342: parameter 'cfg_use_cal1_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10344: parameter 'cfg_use_cal1_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10401: parameter 'optional_function' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.optional_function = "VREF0,DQ12";
                                                                     ^
demo_sd_to_lcd.arv, 10414: parameter 'cfg_use_cal0_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10417: parameter 'cfg_use_cal0_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10847: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u221_inst.optional_function = "DQ7,DM0";
                                                                  ^
demo_sd_to_lcd.arv, 11331: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u211_inst.optional_function = "DQ0,DQ11";
                                                                   ^
demo_sd_to_lcd.arv, 11617: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u207_inst.optional_function = "DQ6,DQ2";
                                                                  ^
demo_sd_to_lcd.arv, 12312: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_miso_inst.optional_function = "";
                                                     ^
demo_sd_to_lcd.arv, 14944: parameter 'inclk_period' not found on cell 'M7S_PLL'.
 defparam u_pll_pll_u0.inclk_period = 10000;
                                            ^
demo_sd_to_lcd.arv, 15102: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam dedicated_io_cell_u319_inst.optional_function = "UART2_TXD_O";
                                                                      ^
demo_sd_to_lcd.arv, 16138: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u269_inst.optional_function = "A0,A3";
                                                                ^
demo_sd_to_lcd.arv, 16389: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u263_inst.optional_function = "A2,RESETN";
                                                                    ^
demo_sd_to_lcd.arv, 16503: parameter 'cfg_use_cal1_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16505: parameter 'cfg_use_cal1_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16562: parameter 'optional_function' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.optional_function = "VREF1,WEN";
                                                                    ^
demo_sd_to_lcd.arv, 16575: parameter 'cfg_use_cal0_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16578: parameter 'cfg_use_cal0_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16796: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u253_inst.optional_function = "CLK,CLKN";
                                                                   ^
demo_sd_to_lcd.arv, 17061: parameter 'optional_function' not found on cell 'M7S_IO_CAL'.
 defparam dedicated_io_cell_u243_inst.optional_function = "CAL,A6";
                                                                 ^
demo_sd_to_lcd.arv, 17227: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u240_inst.optional_function = "BA1,A4";
                                                                 ^
demo_sd_to_lcd.arv, 17493: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_ssn_inst.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 17627: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u229_inst.optional_function = "DQ14,DQ10";
                                                                    ^
demo_sd_to_lcd.arv, 17878: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u223_inst.optional_function = "DQS1,DQS1N";
                                                                     ^
demo_sd_to_lcd.arv, 18113: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u219_inst.optional_function = "DQS0,DQS0N";
                                                                     ^
demo_sd_to_lcd.arv, 18308: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u213_inst.optional_function = "DQ13,DQ15";
                                                                    ^
demo_sd_to_lcd.arv, 18466: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_buttonIn2_inst.optional_function = "";
                                                      ^
demo_sd_to_lcd.arv, 18601: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_clk.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 19880: parameter 'emb5k_2_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_3";
                                                                                                   ^
demo_sd_to_lcd.arv, 19898: parameter 'emb5k_4_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_1";
                                                                                                   ^
demo_sd_to_lcd.arv, 19903: parameter 'emb5k_1_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_2";
                                                                                                   ^
demo_sd_to_lcd.arv, 19927: parameter 'emb5k_3_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_0";
                                                                                                   ^
demo_sd_to_lcd.arv, 20007: parameter 'inclk_period' not found on cell 'M7S_PLL'.
 defparam u_lvds_pll_u0.inclk_period = 10000;
                                             ^
demo_sd_to_lcd.arv, 20297: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_rstn_i_inst.optional_function = "";
                                                   ^
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm emb5k_3_inst not found in cell M7S_EMB18K
parm emb5k_1_inst not found in cell M7S_EMB18K
parm emb5k_4_inst not found in cell M7S_EMB18K
parm emb5k_2_inst not found in cell M7S_EMB18K
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm cfg_use_cal0_1 not found in cell M7S_IO_VREF
parm cfg_use_cal0_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_VREF
parm cfg_use_cal1_1 not found in cell M7S_IO_VREF
parm cfg_use_cal1_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm inclk_period not found in cell M7S_PLL
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm cfg_use_cal0_1 not found in cell M7S_IO_VREF
parm cfg_use_cal0_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_VREF
parm cfg_use_cal1_1 not found in cell M7S_IO_VREF
parm cfg_use_cal1_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_CAL
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm emb5k_3_inst not found in cell M7S_EMB18K
parm emb5k_1_inst not found in cell M7S_EMB18K
parm emb5k_4_inst not found in cell M7S_EMB18K
parm emb5k_2_inst not found in cell M7S_EMB18K
parm inclk_period not found in cell M7S_PLL
parm optional_function not found in cell M7S_IO_LVDS
ANDARA: Reading SDC file: ../constraint/myconstraint.sdc
ANDARA: Reading SDC file: F:/capital_micro/primace7.3/bin/template/project/propagated_clock.sdc
Read the sdf file demo_sd_to_lcd.sdf 
WNS= 100003944.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 710
Primace 7.3 Timing Analysis was successful!
0 warning(s), 0 error(s).
CPU Time: 2.075 seconds, Peak Memory: 33 MB
command: abcgen "-p" "outputs/demo_sd_to_lcd.apa" "-r" "outputs/demo_sd_to_lcd.ara" "-aoc" "demo_sd_to_lcd.aoc" "-abc" "outputs/demo_sd_to_lcd.abc" "-iostatus" "x"
-----------------------------------------------------------------------------
Primace abcgen Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Run started on Tuesday, 19 May 15, at 22:52:46
I/00053: Input APA file: outputs/demo_sd_to_lcd.apa.
I/00054: Input ARA file: outputs/demo_sd_to_lcd.ara.
I/00055: Input AOC file: demo_sd_to_lcd.aoc.
I/00056: Load Netlist file: outputs/demo_sd_to_lcd.arv.
I/00059: Load user library: F:/capital_micro/primace7.3/data/lib/agate_lib_m7s.v.
Load CFG file: 'F:/capital_micro/primace7.3/data/catalog/M7S/M7S.cfg
I/00025: Loading DeviceDB ... 
I/00026: Loading DeviceDB finished. 
I/00039: Processing placed cells ... 
W/00040: Internal warning: No inverted mux found for 'sbid1_0_1_csi_logic:is_le_cin_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_addr_cnt__reg[10].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_addr_cnt__reg[1].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_addr_cnt__reg[2].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_addr_cnt__reg[3].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_addr_cnt__reg[6].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[0].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[5].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[7].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[8].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[9].lbuf:is_le_sr_inv'. 
I/00041: Processing placed cells finished. 
I/00045: Processing routed nets ... 
I/00046: Processing routed nets finished. 
I/00047: Processing IO constraintion ... 
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn2(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'buttonIn2(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn3(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'buttonIn3(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn4(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'buttonIn4(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'keep_cfg' of signal 'clk_i(M7S_IO_PCISG)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'vpci_en' of signal 'clk_i(M7S_IO_PCISG)' is configed to 1'b0 according IO settings '2.5V'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'display_sel(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'display_sel(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'rstn_i(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'rstn_i(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_miso(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'spi_miso(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00050: Processing IO constraintion finished. 
I/00052: Output ABC file to: outputs/demo_sd_to_lcd.abc.
Primace 7.3 abcgen was successful!
11 warning(s), 0 error(s).
CPU Time: 3.042 seconds, Peak Memory: 177 MB
command: acfgen "-iostatus" "x" "-abc" "outputs/demo_sd_to_lcd.abc" "-bin" "outputs/demo_sd_to_lcd_bin.acf"
-----------------------------------------------------------------------------
Primace acfgen Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Run started on Tuesday, 19 May 15, at 22:52:50
I/00069: Parsing ABC file:outputs/demo_sd_to_lcd.abc ...
I/00070: Device name: M7A12N0F484C7.
I/00071: Parsing ABC file finished.
I/00089: Set Configuration Voltage to 4.
I/00025: Loading DeviceDB ... 
I/00026: Loading DeviceDB finished. 
I/00082: Loading memory map F:/capital_micro/primace7.3/data/catalog/M7S/M7S.mmp ...
I/00083: Loading memory map finished.
I/00076: Loading initialization data file: G:\大创\Scaler\Scaler_With_LCD\src\lcd_demo_m7.hex.
I/00072: Parsing HEX file: G:\大创\Scaler\Scaler_With_LCD\src\lcd_demo_m7.hex.
I/00074: Parsing HEX file finished.
I/00077: Loading initialization data file finished.
I/00085: Ignore abc item 'array.C19R16.le_tile.le_guts.carry_skip_out(CARRY_SKIP_OUT):ALLOW_SKIP'.
I/00085: Ignore abc item 'array.C19R16.le_tile.le_guts.carry_skip_out(CARRY_SKIP_OUT):CIN_BELOW'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_1_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_1_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_1_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_2_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_2_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_2_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_3_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_3_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_3_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_4_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_4_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_4_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_1_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_1_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_1_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_2_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_2_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_2_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_3_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_3_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_3_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_4_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_4_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_4_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_9(CFGMUX6S5):SEL'.
I/00065: Output ACF file to: outputs/demo_sd_to_lcd_bin.acf.
Primace 7.3 acfgen was successful!
0 warning(s), 0 error(s).
CPU Time: 4.243 seconds, Peak Memory: 168 MB
======== Project compile was successed. 408 warning(s), 0 error(s) ========
======== Project compile started at 周二 五月 19 22:58:06 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 22:58:06.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:59: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:61: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:243: bad code style for circuit synthesis:  . 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:62: bad code style for circuit synthesis:  . 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'inEn' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-11) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-12) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-13) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-14) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-15) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-16) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-17) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-18) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-19) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-20) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-21) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-22) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-23) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-24) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-25) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-26) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-27) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-28) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-29) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-30) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-31) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-32) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:64: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:48: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:66: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:206: cannot find clock signal of the process. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v:42: cannot find clock signal of the process. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'ahb_master'!
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: NTL_WARN_039: Open output port 'clkout2'. 
Warning: NTL_WARN_038: u_pll (cell: pll_v1) in design 'demo_sd_to_lcd' has 1 open port(s). 
Info: COM_INFO_000: Current design is 'demo_sd_to_lcd'!
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [31]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [30]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [29]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [28]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [27]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [26]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [25]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [24]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [23]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [22]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [21]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [20]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [19]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [18]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [17]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [16]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [15]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [14]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [13]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [12]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [11]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [10]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [9]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [8]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [7]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [6]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [5]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [4]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [3]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [2]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [1]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [0]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [31]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [30]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [29]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [28]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [27]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [26]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [25]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [24]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [23]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [22]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [21]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [20]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [19]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [18]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [17]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [16]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [15]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [14]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [13]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [12]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [11]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [10]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [9]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [8]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [7]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [6]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [5]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [4]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [3]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [2]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [1]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_mastlock'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_sel'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_write'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [0]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_readyout'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [0]'. 
Warning: NTL_WARN_038: u_arm (cell: mcu_armcm3) in design 'demo_sd_to_lcd' has 177 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:119: Instantiating black box module 'M7S_PLL'. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [1]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [1]'. 
Warning: NTL_WARN_038: u_lvds_tx_clk (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 15 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:178: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_0 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:229: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_1 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:280: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_2 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:331: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_3 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:382: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_ahb_master port 'dma_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'ahb_master' port width. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [1]'. 
Warning: NTL_WARN_038: u_ahb_master (cell: ahb_master) in design 'sdram_to_RGB' has 31 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:71: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:103: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:135: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:167: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: dll_u0 port 'dll_msel0_user' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_DLL' port width. 
Warning: NTL_WARN_039: Open input port 'dllrst'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [3]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [2]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [1]'. 
Warning: NTL_WARN_038: dll_u0 (cell: M7S_DLL) in design 'mcu_armcm3' has 4 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:134: Instantiating black box module 'M7S_DLL'. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp_INTNMI' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [15]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [14]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [13]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [12]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [11]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [10]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [9]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [8]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [7]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [6]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [5]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [4]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [3]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [2]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [1]'. 
Warning: NTL_WARN_038: u_soc (cell: M7S_SOC) in design 'mcu_armcm3' has 219 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:246: Instantiating black box module 'M7S_SOC'. 
Warning: NTL_WARN_039: Open input port 'pllrst'. 
Warning: NTL_WARN_038: pll_u0 (cell: M7S_PLL) in design 'pll_v1' has 1 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:100: Instantiating black box module 'M7S_PLL'. 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_clk' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_0' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_1' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_2' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_3' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'dll_u0' of empty design 'M7S_DLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_soc' of empty design 'M7S_SOC' cannot be expanded! 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Warning: NTL_WARN_041: Template 'ahb_master' is removed. 
Warning: NTL_WARN_041: Template 'colorbar_gen' is removed. 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: OPT_W_018: Instance 'u_sdram_to_RGB/u_ahb_master/u64' of design 'ahb_master_ipc_sub_block_8_1' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/dma_addr__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/ahm_error__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/prefetch_wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[0]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[2]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[3]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[4]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[5]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[6]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[7]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[8]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[9]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[10]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[11]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[12]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[13]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[14]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[15]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[16]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[17]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[18]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[19]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[20]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[21]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[22]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[23]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[24]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[25]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[26]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[27]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[28]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[29]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[30]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[31]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_sel__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_003: Design instance 'u_sdram_to_RGB/u_ahb_master/u63' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Info: OPT_I_007: Port 'CO' in design 'ahb_master_ipc_add_block_8_0' is detected floating without fanouts. 
Primace 7.3 AST_Frontend was successful!
890 warning(s), 0 error(s).
CPU Time: 10.904 seconds, Peak Memory: 70 MB
command: ast "-dev" "M7A12N0F484C7" "-v" "outputs/demo_sd_to_lcd.asv" "-top" "demo_sd_to_lcd" "-vo" "outputs/demo_sd_to_lcd.amv" "-whitebox" "-isyn" "-fca" "-keep_latch" "-keep_floating" "-optimize_primitives" "-aoc" "outputs/demo_sd_to_lcd_ast.aoc" "-min_ce_fanout" "4" "-carry_opt" "-magic" "-mode" "best_timing" "-use_dsp" "auto" "-simple_hierarchy" "outputs/demo_sd_to_lcd_simp_hier.v"
-----------------------------------------------------------------------------
Primace AST Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\generic.v...
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\agate_lib_m7s.v...
Info: S10101: Set top-level entity name: demo_sd_to_lcd.
Info: S10002: Reading AOC file outputs/demo_sd_to_lcd_ast.aoc...
Info: S10003: Reading ASV file outputs/demo_sd_to_lcd.asv...
Info: S10205: Start advanced logic optimization.
Info: S10206: Finish advanced logic optimization.
Info: S10304: magic: 9.2040 second(s), total 9.7520 second(s). Peak memory 20 MB.
Info: S10204: Generating synthesis design report...
Info: S10004: Output AMV file: outputs/demo_sd_to_lcd.amv.
Info: S10005: Output AMA file: outputs/demo_sd_to_lcd.ama.
Primace 7.3 AST was successful!
0 warning(s), 0 error(s).
CPU Time: 11.635 seconds, Peak Memory: 24 MB
command: agv2aoc "-v" "outputs/demo_sd_to_lcd.amv" "-o" "demo_sd_to_lcd.aoc" "-dev" "M7A12N0F484C7" "-io" "-top" "demo_sd_to_lcd"
-----------------------------------------------------------------------------
Primace agv2aoc Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Primace 7.3 agv2aoc was successful!
0 warning(s), 0 error(s).
CPU Time: 0.468 seconds, Peak Memory: 16 MB
command: cstool "scripts/syn_gen_db.tcl"
command: cstool "scripts/fplan.tcl"
command: cstool "scripts/assigner_cstool.tcl"
command: cstool "scripts/refiner_new.tcl"
Placer successed. See outputs/placer.log for detailed information
command: cstool "scripts/fixer.tcl"
command: cstool "scripts/fixer_drc.tcl"
command: cstool "scripts/pack.tcl"
command: cstool "scripts/route.tcl"
Router successed. See outputs/router.log for detailed information
command: agtc "-n" "demo_sd_to_lcd.arv" "-temperature" "85" "-voltage" "0.99" "-process" "3" "-cs"
-----------------------------------------------------------------------------
Primace Timing Calculator Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: Loading timing data from lib...
Info: Loading finished!
Info: T0501: Output SDF file to: demo_sd_to_lcd.sdf.
Primace 7.3 Timing Calculator was successful!
0 warning(s), 0 error(s).
CPU Time: 5.897 seconds, Peak Memory: 83 MB
command: cstimer "-encoding" "utf-8" "../scripts/run_sta.tcl"
-----------------------------------------------------------------------------
Primace Timing Analysis Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
demo_sd_to_lcd.arv, 2120: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam dedicated_io_cell_u318_inst.optional_function = "UART2_RXD_I";
                                                                      ^
demo_sd_to_lcd.arv, 2375: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_sck_inst.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 2715: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u275_inst.optional_function = "ODT,CSN";
                                                                  ^
demo_sd_to_lcd.arv, 3040: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u255_inst.optional_function = "RASN,CASN";
                                                                    ^
demo_sd_to_lcd.arv, 3204: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u245_inst.optional_function = "A8,A11";
                                                                 ^
demo_sd_to_lcd.arv, 3752: parameter 'emb5k_2_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_1";
                                                                                                   ^
demo_sd_to_lcd.arv, 3770: parameter 'emb5k_4_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_2";
                                                                                                   ^
demo_sd_to_lcd.arv, 3775: parameter 'emb5k_1_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_0";
                                                                                                   ^
demo_sd_to_lcd.arv, 3799: parameter 'emb5k_3_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_3";
                                                                                                   ^
demo_sd_to_lcd.arv, 3934: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u235_inst.optional_function = "DQ3,DQ5";
                                                                  ^
demo_sd_to_lcd.arv, 4299: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u215_inst.optional_function = "DQ9,DM1";
                                                                  ^
demo_sd_to_lcd.arv, 4481: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_buttonIn4_inst.optional_function = "";
                                                      ^
demo_sd_to_lcd.arv, 4971: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam io_cell_clk_i_inst.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 6874: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_0.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7008: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_1.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7142: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_2.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7276: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_3.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7846: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u271_inst.optional_function = "BA0,BA2";
                                                                  ^
demo_sd_to_lcd.arv, 8071: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u267_inst.optional_function = "A7,A5";
                                                                ^
demo_sd_to_lcd.arv, 8411: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u261_inst.optional_function = "A9,A13";
                                                                 ^
demo_sd_to_lcd.arv, 8925: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u251_inst.optional_function = "A12,A10";
                                                                  ^
demo_sd_to_lcd.arv, 9155: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u247_inst.optional_function = "A14,A1";
                                                                 ^
demo_sd_to_lcd.arv, 9621: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u237_inst.optional_function = "DQ4,CKE";
                                                                  ^
demo_sd_to_lcd.arv, 10150: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u231_inst.optional_function = "DQ8,DQ1";
                                                                  ^
demo_sd_to_lcd.arv, 10347: parameter 'cfg_use_cal1_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10349: parameter 'cfg_use_cal1_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10406: parameter 'optional_function' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.optional_function = "VREF0,DQ12";
                                                                     ^
demo_sd_to_lcd.arv, 10419: parameter 'cfg_use_cal0_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10422: parameter 'cfg_use_cal0_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10825: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u221_inst.optional_function = "DQ7,DM0";
                                                                  ^
demo_sd_to_lcd.arv, 11313: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u211_inst.optional_function = "DQ0,DQ11";
                                                                   ^
demo_sd_to_lcd.arv, 11649: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u207_inst.optional_function = "DQ6,DQ2";
                                                                  ^
demo_sd_to_lcd.arv, 12240: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_miso_inst.optional_function = "";
                                                     ^
demo_sd_to_lcd.arv, 14789: parameter 'inclk_period' not found on cell 'M7S_PLL'.
 defparam u_pll_pll_u0.inclk_period = 10000;
                                            ^
demo_sd_to_lcd.arv, 14947: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam dedicated_io_cell_u319_inst.optional_function = "UART2_TXD_O";
                                                                      ^
demo_sd_to_lcd.arv, 15914: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u269_inst.optional_function = "A0,A3";
                                                                ^
demo_sd_to_lcd.arv, 16182: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u263_inst.optional_function = "A2,RESETN";
                                                                    ^
demo_sd_to_lcd.arv, 16306: parameter 'cfg_use_cal1_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16308: parameter 'cfg_use_cal1_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16365: parameter 'optional_function' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.optional_function = "VREF1,WEN";
                                                                    ^
demo_sd_to_lcd.arv, 16378: parameter 'cfg_use_cal0_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16381: parameter 'cfg_use_cal0_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16595: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u253_inst.optional_function = "CLK,CLKN";
                                                                   ^
demo_sd_to_lcd.arv, 16914: parameter 'optional_function' not found on cell 'M7S_IO_CAL'.
 defparam dedicated_io_cell_u243_inst.optional_function = "CAL,A6";
                                                                 ^
demo_sd_to_lcd.arv, 17080: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u240_inst.optional_function = "BA1,A4";
                                                                 ^
demo_sd_to_lcd.arv, 17292: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_ssn_inst.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 17426: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u229_inst.optional_function = "DQ14,DQ10";
                                                                    ^
demo_sd_to_lcd.arv, 17646: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u223_inst.optional_function = "DQS1,DQS1N";
                                                                     ^
demo_sd_to_lcd.arv, 17854: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u219_inst.optional_function = "DQS0,DQS0N";
                                                                     ^
demo_sd_to_lcd.arv, 18080: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u213_inst.optional_function = "DQ13,DQ15";
                                                                    ^
demo_sd_to_lcd.arv, 18211: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_buttonIn2_inst.optional_function = "";
                                                      ^
demo_sd_to_lcd.arv, 18373: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_clk.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 19547: parameter 'emb5k_2_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_3";
                                                                                                   ^
demo_sd_to_lcd.arv, 19565: parameter 'emb5k_4_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_1";
                                                                                                   ^
demo_sd_to_lcd.arv, 19570: parameter 'emb5k_1_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_2";
                                                                                                   ^
demo_sd_to_lcd.arv, 19594: parameter 'emb5k_3_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_0";
                                                                                                   ^
demo_sd_to_lcd.arv, 19674: parameter 'inclk_period' not found on cell 'M7S_PLL'.
 defparam u_lvds_pll_u0.inclk_period = 10000;
                                             ^
demo_sd_to_lcd.arv, 19964: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_rstn_i_inst.optional_function = "";
                                                   ^
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm emb5k_3_inst not found in cell M7S_EMB18K
parm emb5k_1_inst not found in cell M7S_EMB18K
parm emb5k_4_inst not found in cell M7S_EMB18K
parm emb5k_2_inst not found in cell M7S_EMB18K
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm cfg_use_cal0_1 not found in cell M7S_IO_VREF
parm cfg_use_cal0_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_VREF
parm cfg_use_cal1_1 not found in cell M7S_IO_VREF
parm cfg_use_cal1_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm inclk_period not found in cell M7S_PLL
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm cfg_use_cal0_1 not found in cell M7S_IO_VREF
parm cfg_use_cal0_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_VREF
parm cfg_use_cal1_1 not found in cell M7S_IO_VREF
parm cfg_use_cal1_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_CAL
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm emb5k_3_inst not found in cell M7S_EMB18K
parm emb5k_1_inst not found in cell M7S_EMB18K
parm emb5k_4_inst not found in cell M7S_EMB18K
parm emb5k_2_inst not found in cell M7S_EMB18K
parm inclk_period not found in cell M7S_PLL
parm optional_function not found in cell M7S_IO_LVDS
ANDARA: Reading SDC file: ../constraint/myconstraint.sdc
ANDARA: Reading SDC file: F:/capital_micro/primace7.3/bin/template/project/propagated_clock.sdc
Read the sdf file demo_sd_to_lcd.sdf 
WNS= 100003944.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 698
Primace 7.3 Timing Analysis was successful!
0 warning(s), 0 error(s).
CPU Time: 1.763 seconds, Peak Memory: 33 MB
command: abcgen "-p" "outputs/demo_sd_to_lcd.apa" "-r" "outputs/demo_sd_to_lcd.ara" "-aoc" "demo_sd_to_lcd.aoc" "-abc" "outputs/demo_sd_to_lcd.abc" "-iostatus" "x"
-----------------------------------------------------------------------------
Primace abcgen Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Run started on Tuesday, 19 May 15, at 22:59:25
I/00053: Input APA file: outputs/demo_sd_to_lcd.apa.
I/00054: Input ARA file: outputs/demo_sd_to_lcd.ara.
I/00055: Input AOC file: demo_sd_to_lcd.aoc.
I/00056: Load Netlist file: outputs/demo_sd_to_lcd.arv.
I/00059: Load user library: F:/capital_micro/primace7.3/data/lib/agate_lib_m7s.v.
Load CFG file: 'F:/capital_micro/primace7.3/data/catalog/M7S/M7S.cfg
I/00025: Loading DeviceDB ... 
I/00026: Loading DeviceDB finished. 
I/00039: Processing placed cells ... 
W/00040: Internal warning: No inverted mux found for 'sbid1_0_1_csi_logic:is_le_cin_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[0].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[2].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[3].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[5].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[6].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[7].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[8].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[9].lbuf:is_le_sr_inv'. 
I/00041: Processing placed cells finished. 
I/00045: Processing routed nets ... 
W/00028: Internal warning: Missing config cell for 'array.C19R17.le_tile.le_guts.lp0.byp_inv'.
I/00046: Processing routed nets finished. 
I/00047: Processing IO constraintion ... 
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn2(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'buttonIn2(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn3(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'buttonIn3(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn4(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'buttonIn4(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'keep_cfg' of signal 'clk_i(M7S_IO_PCISG)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'vpci_en' of signal 'clk_i(M7S_IO_PCISG)' is configed to 1'b0 according IO settings '2.5V'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'display_sel(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'display_sel(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'rstn_i(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'rstn_i(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_miso(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'spi_miso(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00050: Processing IO constraintion finished. 
I/00052: Output ABC file to: outputs/demo_sd_to_lcd.abc.
Primace 7.3 abcgen was successful!
10 warning(s), 0 error(s).
CPU Time: 2.465 seconds, Peak Memory: 177 MB
command: acfgen "-iostatus" "x" "-abc" "outputs/demo_sd_to_lcd.abc" "-bin" "outputs/demo_sd_to_lcd_bin.acf"
-----------------------------------------------------------------------------
Primace acfgen Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Run started on Tuesday, 19 May 15, at 22:59:27
I/00069: Parsing ABC file:outputs/demo_sd_to_lcd.abc ...
I/00070: Device name: M7A12N0F484C7.
I/00071: Parsing ABC file finished.
I/00089: Set Configuration Voltage to 4.
I/00025: Loading DeviceDB ... 
I/00026: Loading DeviceDB finished. 
I/00082: Loading memory map F:/capital_micro/primace7.3/data/catalog/M7S/M7S.mmp ...
I/00083: Loading memory map finished.
I/00076: Loading initialization data file: G:\大创\Scaler\Scaler_With_LCD\src\lcd_demo_m7.hex.
I/00072: Parsing HEX file: G:\大创\Scaler\Scaler_With_LCD\src\lcd_demo_m7.hex.
I/00074: Parsing HEX file finished.
I/00077: Loading initialization data file finished.
I/00085: Ignore abc item 'array.C19R16.le_tile.le_guts.carry_skip_out(CARRY_SKIP_OUT):ALLOW_SKIP'.
I/00085: Ignore abc item 'array.C19R16.le_tile.le_guts.carry_skip_out(CARRY_SKIP_OUT):CIN_BELOW'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_1_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_1_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_1_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_2_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_2_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_2_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_3_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_3_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_3_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_4_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_4_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_4_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_1_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_1_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_1_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_2_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_2_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_2_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_3_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_3_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_3_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_4_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_4_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_4_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_9(CFGMUX6S5):SEL'.
I/00065: Output ACF file to: outputs/demo_sd_to_lcd_bin.acf.
Primace 7.3 acfgen was successful!
0 warning(s), 0 error(s).
CPU Time: 4.181 seconds, Peak Memory: 168 MB
======== Project compile was successed. 388 warning(s), 0 error(s) ========
======== Project compile started at 周二 五月 19 23:13:02 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 23:13:02.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Error: RTLE_PAR_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:219: Verilog 'parse error', token 'else'. 
Error: RDDSG_102: Failed in running HDL synthesizer! 
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: GET_WARN_12: Cannot find object matching search pattern 'demo_sd_to_lcd'! 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Error: CMD_ERR_033: Cannot find current_design 'demo_sd_to_lcd'! 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: LNKDSG_005: Port 'out' in design 'DELAY_BUF' has no driver. 
Primace 7.3 AST_Frontend was failed!
26 warning(s), 3 error(s).
CPU Time: 2.902 seconds, Peak Memory: 61 MB
======== Project compile was failed. 26 warning(s), 3 error(s) ========
======== Synthesis started at 周二 五月 19 23:14:00 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 23:14:00.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Error: RTLE_PAR_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:219: Verilog 'parse error', token 'else'. 
Error: RDDSG_102: Failed in running HDL synthesizer! 
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: GET_WARN_12: Cannot find object matching search pattern 'demo_sd_to_lcd'! 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Error: CMD_ERR_033: Cannot find current_design 'demo_sd_to_lcd'! 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: LNKDSG_005: Port 'out' in design 'DELAY_BUF' has no driver. 
Primace 7.3 AST_Frontend was failed!
26 warning(s), 3 error(s).
CPU Time: 2.621 seconds, Peak Memory: 61 MB
======== Synthesis was failed. 26 warning(s), 3 error(s) ========
======== Synthesis started at 周二 五月 19 23:17:12 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 23:17:12.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Error: RTLE_PAR_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:219: Verilog 'parse error', token 'else'. 
Error: RDDSG_102: Failed in running HDL synthesizer! 
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: GET_WARN_12: Cannot find object matching search pattern 'demo_sd_to_lcd'! 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Error: CMD_ERR_033: Cannot find current_design 'demo_sd_to_lcd'! 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: LNKDSG_005: Port 'out' in design 'DELAY_BUF' has no driver. 
Primace 7.3 AST_Frontend was failed!
26 warning(s), 3 error(s).
CPU Time: 3.042 seconds, Peak Memory: 61 MB
======== Synthesis was failed. 26 warning(s), 3 error(s) ========
======== Project compile started at 周二 五月 19 23:17:27 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 23:17:27.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Error: RTLE_PAR_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:219: Verilog 'parse error', token 'else'. 
Error: RDDSG_102: Failed in running HDL synthesizer! 
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: GET_WARN_12: Cannot find object matching search pattern 'demo_sd_to_lcd'! 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Error: CMD_ERR_033: Cannot find current_design 'demo_sd_to_lcd'! 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: LNKDSG_005: Port 'out' in design 'DELAY_BUF' has no driver. 
Primace 7.3 AST_Frontend was failed!
26 warning(s), 3 error(s).
CPU Time: 2.964 seconds, Peak Memory: 61 MB
======== Project compile was failed. 26 warning(s), 3 error(s) ========
======== Synthesis started at 周二 五月 19 23:18:01 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 23:18:01.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Error: RTLE_PAR_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:219: Verilog 'parse error', token 'else'. 
Error: RDDSG_102: Failed in running HDL synthesizer! 
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: GET_WARN_12: Cannot find object matching search pattern 'demo_sd_to_lcd'! 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Error: CMD_ERR_033: Cannot find current_design 'demo_sd_to_lcd'! 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: LNKDSG_005: Port 'out' in design 'DELAY_BUF' has no driver. 
Primace 7.3 AST_Frontend was failed!
26 warning(s), 3 error(s).
CPU Time: 3.136 seconds, Peak Memory: 61 MB
======== Synthesis was failed. 26 warning(s), 3 error(s) ========
======== Synthesis started at 周二 五月 19 23:18:10 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 23:18:10.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Error: RTLE_PAR_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:219: Verilog 'parse error', token 'else'. 
Error: RDDSG_102: Failed in running HDL synthesizer! 
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: GET_WARN_12: Cannot find object matching search pattern 'demo_sd_to_lcd'! 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Error: CMD_ERR_033: Cannot find current_design 'demo_sd_to_lcd'! 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: LNKDSG_005: Port 'out' in design 'DELAY_BUF' has no driver. 
Primace 7.3 AST_Frontend was failed!
26 warning(s), 3 error(s).
CPU Time: 2.777 seconds, Peak Memory: 61 MB
======== Synthesis was failed. 26 warning(s), 3 error(s) ========
======== Project compile started at 周二 五月 19 23:19:54 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 23:19:54.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:59: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:61: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:243: bad code style for circuit synthesis:  . 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:62: bad code style for circuit synthesis:  . 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'inEn' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-11) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-12) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-13) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-14) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-15) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-16) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-17) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-18) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-19) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-20) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-21) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-22) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-23) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-24) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-25) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-26) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-27) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-28) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-29) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-30) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-31) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-32) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:64: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:48: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:66: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:206: cannot find clock signal of the process. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v:42: cannot find clock signal of the process. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'ahb_master'!
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: NTL_WARN_039: Open output port 'clkout2'. 
Warning: NTL_WARN_038: u_pll (cell: pll_v1) in design 'demo_sd_to_lcd' has 1 open port(s). 
Info: COM_INFO_000: Current design is 'demo_sd_to_lcd'!
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [31]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [30]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [29]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [28]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [27]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [26]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [25]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [24]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [23]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [22]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [21]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [20]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [19]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [18]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [17]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [16]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [15]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [14]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [13]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [12]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [11]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [10]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [9]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [8]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [7]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [6]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [5]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [4]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [3]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [2]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [1]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [0]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [31]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [30]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [29]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [28]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [27]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [26]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [25]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [24]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [23]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [22]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [21]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [20]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [19]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [18]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [17]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [16]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [15]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [14]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [13]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [12]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [11]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [10]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [9]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [8]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [7]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [6]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [5]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [4]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [3]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [2]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [1]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_mastlock'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_sel'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_write'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [0]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_readyout'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [0]'. 
Warning: NTL_WARN_038: u_arm (cell: mcu_armcm3) in design 'demo_sd_to_lcd' has 177 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:119: Instantiating black box module 'M7S_PLL'. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [1]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [1]'. 
Warning: NTL_WARN_038: u_lvds_tx_clk (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 15 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:178: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_0 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:229: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_1 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:280: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_2 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:331: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_3 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:382: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_ahb_master port 'dma_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'ahb_master' port width. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [1]'. 
Warning: NTL_WARN_038: u_ahb_master (cell: ahb_master) in design 'sdram_to_RGB' has 31 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:71: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:103: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:135: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:167: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: dll_u0 port 'dll_msel0_user' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_DLL' port width. 
Warning: NTL_WARN_039: Open input port 'dllrst'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [3]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [2]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [1]'. 
Warning: NTL_WARN_038: dll_u0 (cell: M7S_DLL) in design 'mcu_armcm3' has 4 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:134: Instantiating black box module 'M7S_DLL'. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp_INTNMI' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [15]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [14]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [13]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [12]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [11]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [10]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [9]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [8]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [7]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [6]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [5]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [4]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [3]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [2]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [1]'. 
Warning: NTL_WARN_038: u_soc (cell: M7S_SOC) in design 'mcu_armcm3' has 219 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:246: Instantiating black box module 'M7S_SOC'. 
Warning: NTL_WARN_039: Open input port 'pllrst'. 
Warning: NTL_WARN_038: pll_u0 (cell: M7S_PLL) in design 'pll_v1' has 1 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:100: Instantiating black box module 'M7S_PLL'. 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_clk' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_0' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_1' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_2' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_3' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'dll_u0' of empty design 'M7S_DLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_soc' of empty design 'M7S_SOC' cannot be expanded! 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Warning: NTL_WARN_041: Template 'ahb_master' is removed. 
Warning: NTL_WARN_041: Template 'colorbar_gen' is removed. 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: OPT_W_018: Instance 'u_sdram_to_RGB/u_ahb_master/u64' of design 'ahb_master_ipc_sub_block_8_1' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/dma_addr__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/ahm_error__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/prefetch_wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[0]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[2]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[3]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[4]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[5]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[6]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[7]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[8]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[9]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[10]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[11]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[12]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[13]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[14]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[15]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[16]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[17]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[18]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[19]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[20]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[21]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[22]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[23]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[24]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[25]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[26]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[27]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[28]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[29]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[30]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[31]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_sel__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_003: Design instance 'u_sdram_to_RGB/u_ahb_master/u63' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Info: OPT_I_007: Port 'CO' in design 'ahb_master_ipc_add_block_8_0' is detected floating without fanouts. 
Primace 7.3 AST_Frontend was successful!
890 warning(s), 0 error(s).
CPU Time: 7.987 seconds, Peak Memory: 70 MB
command: ast "-dev" "M7A12N0F484C7" "-v" "outputs/demo_sd_to_lcd.asv" "-top" "demo_sd_to_lcd" "-vo" "outputs/demo_sd_to_lcd.amv" "-whitebox" "-isyn" "-fca" "-keep_latch" "-keep_floating" "-optimize_primitives" "-aoc" "outputs/demo_sd_to_lcd_ast.aoc" "-min_ce_fanout" "4" "-carry_opt" "-magic" "-mode" "best_timing" "-use_dsp" "auto" "-simple_hierarchy" "outputs/demo_sd_to_lcd_simp_hier.v"
-----------------------------------------------------------------------------
Primace AST Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\generic.v...
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\agate_lib_m7s.v...
Info: S10101: Set top-level entity name: demo_sd_to_lcd.
Info: S10002: Reading AOC file outputs/demo_sd_to_lcd_ast.aoc...
Info: S10003: Reading ASV file outputs/demo_sd_to_lcd.asv...
Info: S10205: Start advanced logic optimization.
Info: S10206: Finish advanced logic optimization.
Info: S10304: magic: 6.8550 second(s), total 7.4140 second(s). Peak memory 21 MB.
Info: S10204: Generating synthesis design report...
Info: S10004: Output AMV file: outputs/demo_sd_to_lcd.amv.
Info: S10005: Output AMA file: outputs/demo_sd_to_lcd.ama.
Primace 7.3 AST was successful!
0 warning(s), 0 error(s).
CPU Time: 8.806 seconds, Peak Memory: 24 MB
command: agv2aoc "-v" "outputs/demo_sd_to_lcd.amv" "-o" "demo_sd_to_lcd.aoc" "-dev" "M7A12N0F484C7" "-io" "-top" "demo_sd_to_lcd"
-----------------------------------------------------------------------------
Primace agv2aoc Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Primace 7.3 agv2aoc was successful!
0 warning(s), 0 error(s).
CPU Time: 0.296 seconds, Peak Memory: 16 MB
command: cstool "scripts/syn_gen_db.tcl"
command: cstool "scripts/fplan.tcl"
command: cstool "scripts/assigner_cstool.tcl"
command: cstool "scripts/refiner_new.tcl"
Placer successed. See outputs/placer.log for detailed information
command: cstool "scripts/fixer.tcl"
command: cstool "scripts/fixer_drc.tcl"
command: cstool "scripts/pack.tcl"
command: cstool "scripts/route.tcl"
Router successed. See outputs/router.log for detailed information
command: agtc "-n" "demo_sd_to_lcd.arv" "-temperature" "85" "-voltage" "0.99" "-process" "3" "-cs"
-----------------------------------------------------------------------------
Primace Timing Calculator Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: Loading timing data from lib...
Info: Loading finished!
Info: T0501: Output SDF file to: demo_sd_to_lcd.sdf.
Primace 7.3 Timing Calculator was successful!
0 warning(s), 0 error(s).
CPU Time: 4.134 seconds, Peak Memory: 84 MB
command: cstimer "-encoding" "utf-8" "../scripts/run_sta.tcl"
-----------------------------------------------------------------------------
Primace Timing Analysis Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
demo_sd_to_lcd.arv, 2173: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam dedicated_io_cell_u318_inst.optional_function = "UART2_RXD_I";
                                                                      ^
demo_sd_to_lcd.arv, 2405: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_sck_inst.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 2699: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u275_inst.optional_function = "ODT,CSN";
                                                                  ^
demo_sd_to_lcd.arv, 3040: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u255_inst.optional_function = "RASN,CASN";
                                                                    ^
demo_sd_to_lcd.arv, 3223: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u245_inst.optional_function = "A8,A11";
                                                                 ^
demo_sd_to_lcd.arv, 3798: parameter 'emb5k_2_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_3";
                                                                                                   ^
demo_sd_to_lcd.arv, 3816: parameter 'emb5k_4_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_1";
                                                                                                   ^
demo_sd_to_lcd.arv, 3821: parameter 'emb5k_1_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_0";
                                                                                                   ^
demo_sd_to_lcd.arv, 3845: parameter 'emb5k_3_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_2";
                                                                                                   ^
demo_sd_to_lcd.arv, 4007: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u235_inst.optional_function = "DQ3,DQ5";
                                                                  ^
demo_sd_to_lcd.arv, 4395: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u215_inst.optional_function = "DQ9,DM1";
                                                                  ^
demo_sd_to_lcd.arv, 4573: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_buttonIn4_inst.optional_function = "";
                                                      ^
demo_sd_to_lcd.arv, 5055: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam io_cell_clk_i_inst.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 6892: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_0.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7026: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_1.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7187: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_2.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7321: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_3.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7968: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u271_inst.optional_function = "BA0,BA2";
                                                                  ^
demo_sd_to_lcd.arv, 8189: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u267_inst.optional_function = "A7,A5";
                                                                ^
demo_sd_to_lcd.arv, 8494: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u261_inst.optional_function = "A9,A13";
                                                                 ^
demo_sd_to_lcd.arv, 8946: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u251_inst.optional_function = "A12,A10";
                                                                  ^
demo_sd_to_lcd.arv, 9180: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u247_inst.optional_function = "A14,A1";
                                                                 ^
demo_sd_to_lcd.arv, 9700: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u237_inst.optional_function = "DQ4,CKE";
                                                                  ^
demo_sd_to_lcd.arv, 10225: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u231_inst.optional_function = "DQ8,DQ1";
                                                                  ^
demo_sd_to_lcd.arv, 10430: parameter 'cfg_use_cal1_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10432: parameter 'cfg_use_cal1_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10489: parameter 'optional_function' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.optional_function = "VREF0,DQ12";
                                                                     ^
demo_sd_to_lcd.arv, 10502: parameter 'cfg_use_cal0_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10505: parameter 'cfg_use_cal0_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10954: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u221_inst.optional_function = "DQ7,DM0";
                                                                  ^
demo_sd_to_lcd.arv, 11419: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u211_inst.optional_function = "DQ0,DQ11";
                                                                   ^
demo_sd_to_lcd.arv, 11728: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u207_inst.optional_function = "DQ6,DQ2";
                                                                  ^
demo_sd_to_lcd.arv, 12269: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_miso_inst.optional_function = "";
                                                     ^
demo_sd_to_lcd.arv, 12821: parameter 'emb5k_2_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_2";
                                                                                                   ^
demo_sd_to_lcd.arv, 12839: parameter 'emb5k_4_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_0";
                                                                                                   ^
demo_sd_to_lcd.arv, 12844: parameter 'emb5k_1_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_1";
                                                                                                   ^
demo_sd_to_lcd.arv, 12868: parameter 'emb5k_3_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_3";
                                                                                                   ^
demo_sd_to_lcd.arv, 15520: parameter 'inclk_period' not found on cell 'M7S_PLL'.
 defparam u_pll_pll_u0.inclk_period = 10000;
                                            ^
demo_sd_to_lcd.arv, 15678: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam dedicated_io_cell_u319_inst.optional_function = "UART2_TXD_O";
                                                                      ^
demo_sd_to_lcd.arv, 16664: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u269_inst.optional_function = "A0,A3";
                                                                ^
demo_sd_to_lcd.arv, 16932: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u263_inst.optional_function = "A2,RESETN";
                                                                    ^
demo_sd_to_lcd.arv, 17029: parameter 'cfg_use_cal1_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 17031: parameter 'cfg_use_cal1_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 17088: parameter 'optional_function' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.optional_function = "VREF1,WEN";
                                                                    ^
demo_sd_to_lcd.arv, 17101: parameter 'cfg_use_cal0_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 17104: parameter 'cfg_use_cal0_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 17318: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u253_inst.optional_function = "CLK,CLKN";
                                                                   ^
demo_sd_to_lcd.arv, 17610: parameter 'optional_function' not found on cell 'M7S_IO_CAL'.
 defparam dedicated_io_cell_u243_inst.optional_function = "CAL,A6";
                                                                 ^
demo_sd_to_lcd.arv, 17749: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u240_inst.optional_function = "BA1,A4";
                                                                 ^
demo_sd_to_lcd.arv, 17988: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_ssn_inst.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 18122: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u229_inst.optional_function = "DQ14,DQ10";
                                                                    ^
demo_sd_to_lcd.arv, 18342: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u223_inst.optional_function = "DQS1,DQS1N";
                                                                     ^
demo_sd_to_lcd.arv, 18577: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u219_inst.optional_function = "DQS0,DQS0N";
                                                                     ^
demo_sd_to_lcd.arv, 18799: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u213_inst.optional_function = "DQ13,DQ15";
                                                                    ^
demo_sd_to_lcd.arv, 18957: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_buttonIn2_inst.optional_function = "";
                                                      ^
demo_sd_to_lcd.arv, 19092: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_clk.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 20166: parameter 'inclk_period' not found on cell 'M7S_PLL'.
 defparam u_lvds_pll_u0.inclk_period = 10000;
                                             ^
demo_sd_to_lcd.arv, 20479: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_rstn_i_inst.optional_function = "";
                                                   ^
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm emb5k_3_inst not found in cell M7S_EMB18K
parm emb5k_1_inst not found in cell M7S_EMB18K
parm emb5k_4_inst not found in cell M7S_EMB18K
parm emb5k_2_inst not found in cell M7S_EMB18K
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm cfg_use_cal0_1 not found in cell M7S_IO_VREF
parm cfg_use_cal0_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_VREF
parm cfg_use_cal1_1 not found in cell M7S_IO_VREF
parm cfg_use_cal1_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm emb5k_3_inst not found in cell M7S_EMB18K
parm emb5k_1_inst not found in cell M7S_EMB18K
parm emb5k_4_inst not found in cell M7S_EMB18K
parm emb5k_2_inst not found in cell M7S_EMB18K
parm inclk_period not found in cell M7S_PLL
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm cfg_use_cal0_1 not found in cell M7S_IO_VREF
parm cfg_use_cal0_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_VREF
parm cfg_use_cal1_1 not found in cell M7S_IO_VREF
parm cfg_use_cal1_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_CAL
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm inclk_period not found in cell M7S_PLL
parm optional_function not found in cell M7S_IO_LVDS
ANDARA: Reading SDC file: ../constraint/myconstraint.sdc
ANDARA: Reading SDC file: F:/capital_micro/primace7.3/bin/template/project/propagated_clock.sdc
Read the sdf file demo_sd_to_lcd.sdf 
WNS= 100003944.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 707
Primace 7.3 Timing Analysis was successful!
0 warning(s), 0 error(s).
CPU Time: 0.858 seconds, Peak Memory: 32 MB
command: abcgen "-p" "outputs/demo_sd_to_lcd.apa" "-r" "outputs/demo_sd_to_lcd.ara" "-aoc" "demo_sd_to_lcd.aoc" "-abc" "outputs/demo_sd_to_lcd.abc" "-iostatus" "x"
-----------------------------------------------------------------------------
Primace abcgen Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Run started on Tuesday, 19 May 15, at 23:20:51
I/00053: Input APA file: outputs/demo_sd_to_lcd.apa.
I/00054: Input ARA file: outputs/demo_sd_to_lcd.ara.
I/00055: Input AOC file: demo_sd_to_lcd.aoc.
I/00056: Load Netlist file: outputs/demo_sd_to_lcd.arv.
I/00059: Load user library: F:/capital_micro/primace7.3/data/lib/agate_lib_m7s.v.
Load CFG file: 'F:/capital_micro/primace7.3/data/catalog/M7S/M7S.cfg
I/00025: Loading DeviceDB ... 
I/00026: Loading DeviceDB finished. 
I/00039: Processing placed cells ... 
W/00040: Internal warning: No inverted mux found for 'sbid1_0_1_csi_logic:is_le_cin_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[0].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[2].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[4].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[6].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[7].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[8].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[9].lbuf:is_le_sr_inv'. 
I/00041: Processing placed cells finished. 
I/00045: Processing routed nets ... 
I/00046: Processing routed nets finished. 
I/00047: Processing IO constraintion ... 
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn2(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'buttonIn2(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn3(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'buttonIn3(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn4(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'buttonIn4(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'keep_cfg' of signal 'clk_i(M7S_IO_PCISG)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'vpci_en' of signal 'clk_i(M7S_IO_PCISG)' is configed to 1'b0 according IO settings '2.5V'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'display_sel(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'display_sel(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'rstn_i(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'rstn_i(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_miso(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'spi_miso(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00050: Processing IO constraintion finished. 
I/00052: Output ABC file to: outputs/demo_sd_to_lcd.abc.
Primace 7.3 abcgen was successful!
8 warning(s), 0 error(s).
CPU Time: 1.404 seconds, Peak Memory: 178 MB
command: acfgen "-iostatus" "x" "-abc" "outputs/demo_sd_to_lcd.abc" "-bin" "outputs/demo_sd_to_lcd_bin.acf"
-----------------------------------------------------------------------------
Primace acfgen Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Run started on Tuesday, 19 May 15, at 23:20:52
I/00069: Parsing ABC file:outputs/demo_sd_to_lcd.abc ...
I/00070: Device name: M7A12N0F484C7.
I/00071: Parsing ABC file finished.
I/00089: Set Configuration Voltage to 4.
I/00025: Loading DeviceDB ... 
I/00026: Loading DeviceDB finished. 
I/00082: Loading memory map F:/capital_micro/primace7.3/data/catalog/M7S/M7S.mmp ...
I/00083: Loading memory map finished.
I/00076: Loading initialization data file: G:\大创\Scaler\Scaler_With_LCD\src\lcd_demo_m7.hex.
I/00072: Parsing HEX file: G:\大创\Scaler\Scaler_With_LCD\src\lcd_demo_m7.hex.
I/00074: Parsing HEX file finished.
I/00077: Loading initialization data file finished.
I/00085: Ignore abc item 'array.C19R17.le_tile.le_guts.carry_skip_out(CARRY_SKIP_OUT):ALLOW_SKIP'.
I/00085: Ignore abc item 'array.C19R17.le_tile.le_guts.carry_skip_out(CARRY_SKIP_OUT):CIN_BELOW'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_1_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_1_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_1_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_2_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_2_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_2_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_3_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_3_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_3_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_4_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_4_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_4_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_1_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_1_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_1_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_2_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_2_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_2_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_3_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_3_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_3_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_4_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_4_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_4_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_10(CFGMUX6S5):SEL'.
I/00065: Output ACF file to: outputs/demo_sd_to_lcd_bin.acf.
Primace 7.3 acfgen was successful!
0 warning(s), 0 error(s).
CPU Time: 1.685 seconds, Peak Memory: 168 MB
======== Project compile was successed. 416 warning(s), 0 error(s) ========
======== Project compile started at 周二 五月 19 23:26:02 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 23:26:02.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:59: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:61: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:243: bad code style for circuit synthesis:  . 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:62: bad code style for circuit synthesis:  . 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:236: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'addr_cnt' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:228: In this procedure block, variable 'text' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'inEn' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-11) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-12) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-13) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-14) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-15) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-16) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-17) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-18) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-19) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-20) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-21) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-22) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-23) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-24) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-25) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-26) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-27) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-28) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-29) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-30) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-31) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-32) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:64: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:48: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:66: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:206: cannot find clock signal of the process. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v:42: cannot find clock signal of the process. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'ahb_master'!
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: NTL_WARN_039: Open output port 'clkout2'. 
Warning: NTL_WARN_038: u_pll (cell: pll_v1) in design 'demo_sd_to_lcd' has 1 open port(s). 
Info: COM_INFO_000: Current design is 'demo_sd_to_lcd'!
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [31]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [30]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [29]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [28]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [27]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [26]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [25]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [24]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [23]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [22]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [21]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [20]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [19]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [18]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [17]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [16]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [15]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [14]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [13]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [12]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [11]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [10]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [9]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [8]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [7]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [6]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [5]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [4]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [3]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [2]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [1]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [0]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [31]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [30]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [29]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [28]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [27]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [26]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [25]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [24]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [23]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [22]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [21]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [20]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [19]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [18]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [17]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [16]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [15]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [14]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [13]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [12]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [11]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [10]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [9]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [8]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [7]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [6]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [5]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [4]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [3]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [2]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [1]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_mastlock'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_sel'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_write'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [0]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_readyout'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [0]'. 
Warning: NTL_WARN_038: u_arm (cell: mcu_armcm3) in design 'demo_sd_to_lcd' has 177 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:119: Instantiating black box module 'M7S_PLL'. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [1]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [1]'. 
Warning: NTL_WARN_038: u_lvds_tx_clk (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 15 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:178: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_0 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:229: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_1 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:280: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_2 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:331: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_3 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:382: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_ahb_master port 'dma_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'ahb_master' port width. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [1]'. 
Warning: NTL_WARN_038: u_ahb_master (cell: ahb_master) in design 'sdram_to_RGB' has 31 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:71: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:103: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:135: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:167: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: dll_u0 port 'dll_msel0_user' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_DLL' port width. 
Warning: NTL_WARN_039: Open input port 'dllrst'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [3]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [2]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [1]'. 
Warning: NTL_WARN_038: dll_u0 (cell: M7S_DLL) in design 'mcu_armcm3' has 4 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:134: Instantiating black box module 'M7S_DLL'. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp_INTNMI' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [15]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [14]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [13]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [12]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [11]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [10]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [9]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [8]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [7]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [6]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [5]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [4]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [3]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [2]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [1]'. 
Warning: NTL_WARN_038: u_soc (cell: M7S_SOC) in design 'mcu_armcm3' has 219 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:246: Instantiating black box module 'M7S_SOC'. 
Warning: NTL_WARN_039: Open input port 'pllrst'. 
Warning: NTL_WARN_038: pll_u0 (cell: M7S_PLL) in design 'pll_v1' has 1 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:100: Instantiating black box module 'M7S_PLL'. 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_clk' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_0' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_1' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_2' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_3' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'dll_u0' of empty design 'M7S_DLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_soc' of empty design 'M7S_SOC' cannot be expanded! 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Warning: NTL_WARN_041: Template 'ahb_master' is removed. 
Warning: NTL_WARN_041: Template 'colorbar_gen' is removed. 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: OPT_W_018: Instance 'u_sdram_to_RGB/u_ahb_master/u64' of design 'ahb_master_ipc_sub_block_8_1' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/dma_addr__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/ahm_error__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/prefetch_wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[0]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[2]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[3]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[4]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[5]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[6]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[7]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[8]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[9]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[10]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[11]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[12]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[13]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[14]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[15]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[16]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[17]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[18]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[19]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[20]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[21]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[22]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[23]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[24]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[25]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[26]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[27]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[28]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[29]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[30]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[31]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_sel__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_003: Design instance 'u_sdram_to_RGB/u_ahb_master/u63' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Info: OPT_I_007: Port 'CO' in design 'ahb_master_ipc_add_block_8_0' is detected floating without fanouts. 
Primace 7.3 AST_Frontend was successful!
890 warning(s), 0 error(s).
CPU Time: 11.138 seconds, Peak Memory: 70 MB
command: ast "-dev" "M7A12N0F484C7" "-v" "outputs/demo_sd_to_lcd.asv" "-top" "demo_sd_to_lcd" "-vo" "outputs/demo_sd_to_lcd.amv" "-whitebox" "-isyn" "-fca" "-keep_latch" "-keep_floating" "-optimize_primitives" "-aoc" "outputs/demo_sd_to_lcd_ast.aoc" "-min_ce_fanout" "4" "-carry_opt" "-magic" "-mode" "best_timing" "-use_dsp" "auto" "-simple_hierarchy" "outputs/demo_sd_to_lcd_simp_hier.v"
-----------------------------------------------------------------------------
Primace AST Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\generic.v...
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\agate_lib_m7s.v...
Info: S10101: Set top-level entity name: demo_sd_to_lcd.
Info: S10002: Reading AOC file outputs/demo_sd_to_lcd_ast.aoc...
Info: S10003: Reading ASV file outputs/demo_sd_to_lcd.asv...
Info: S10205: Start advanced logic optimization.
Info: S10206: Finish advanced logic optimization.
Info: S10304: magic: 9.7190 second(s), total 10.3590 second(s). Peak memory 20 MB.
Info: S10204: Generating synthesis design report...
Info: S10004: Output AMV file: outputs/demo_sd_to_lcd.amv.
Info: S10005: Output AMA file: outputs/demo_sd_to_lcd.ama.
Primace 7.3 AST was successful!
0 warning(s), 0 error(s).
CPU Time: 12.277 seconds, Peak Memory: 24 MB
command: agv2aoc "-v" "outputs/demo_sd_to_lcd.amv" "-o" "demo_sd_to_lcd.aoc" "-dev" "M7A12N0F484C7" "-io" "-top" "demo_sd_to_lcd"
-----------------------------------------------------------------------------
Primace agv2aoc Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Primace 7.3 agv2aoc was successful!
0 warning(s), 0 error(s).
CPU Time: 0.452 seconds, Peak Memory: 16 MB
command: cstool "scripts/syn_gen_db.tcl"
command: cstool "scripts/fplan.tcl"
command: cstool "scripts/assigner_cstool.tcl"
command: cstool "scripts/refiner_new.tcl"
Placer successed. See outputs/placer.log for detailed information
command: cstool "scripts/fixer.tcl"
command: cstool "scripts/fixer_drc.tcl"
command: cstool "scripts/pack.tcl"
command: cstool "scripts/route.tcl"
Router successed. See outputs/router.log for detailed information
command: agtc "-n" "demo_sd_to_lcd.arv" "-temperature" "85" "-voltage" "0.99" "-process" "3" "-cs"
-----------------------------------------------------------------------------
Primace Timing Calculator Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: Loading timing data from lib...
Info: Loading finished!
Info: T0501: Output SDF file to: demo_sd_to_lcd.sdf.
Primace 7.3 Timing Calculator was successful!
0 warning(s), 0 error(s).
CPU Time: 6.599 seconds, Peak Memory: 84 MB
command: cstimer "-encoding" "utf-8" "../scripts/run_sta.tcl"
-----------------------------------------------------------------------------
Primace Timing Analysis Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
demo_sd_to_lcd.arv, 2173: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam dedicated_io_cell_u318_inst.optional_function = "UART2_RXD_I";
                                                                      ^
demo_sd_to_lcd.arv, 2405: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_sck_inst.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 2699: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u275_inst.optional_function = "ODT,CSN";
                                                                  ^
demo_sd_to_lcd.arv, 3040: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u255_inst.optional_function = "RASN,CASN";
                                                                    ^
demo_sd_to_lcd.arv, 3223: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u245_inst.optional_function = "A8,A11";
                                                                 ^
demo_sd_to_lcd.arv, 3798: parameter 'emb5k_2_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_3";
                                                                                                   ^
demo_sd_to_lcd.arv, 3816: parameter 'emb5k_4_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_1";
                                                                                                   ^
demo_sd_to_lcd.arv, 3821: parameter 'emb5k_1_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_0";
                                                                                                   ^
demo_sd_to_lcd.arv, 3845: parameter 'emb5k_3_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_2";
                                                                                                   ^
demo_sd_to_lcd.arv, 4007: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u235_inst.optional_function = "DQ3,DQ5";
                                                                  ^
demo_sd_to_lcd.arv, 4395: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u215_inst.optional_function = "DQ9,DM1";
                                                                  ^
demo_sd_to_lcd.arv, 4573: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_buttonIn4_inst.optional_function = "";
                                                      ^
demo_sd_to_lcd.arv, 5055: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam io_cell_clk_i_inst.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 6892: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_0.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7026: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_1.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7187: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_2.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7321: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_3.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7968: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u271_inst.optional_function = "BA0,BA2";
                                                                  ^
demo_sd_to_lcd.arv, 8189: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u267_inst.optional_function = "A7,A5";
                                                                ^
demo_sd_to_lcd.arv, 8494: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u261_inst.optional_function = "A9,A13";
                                                                 ^
demo_sd_to_lcd.arv, 8946: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u251_inst.optional_function = "A12,A10";
                                                                  ^
demo_sd_to_lcd.arv, 9180: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u247_inst.optional_function = "A14,A1";
                                                                 ^
demo_sd_to_lcd.arv, 9700: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u237_inst.optional_function = "DQ4,CKE";
                                                                  ^
demo_sd_to_lcd.arv, 10225: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u231_inst.optional_function = "DQ8,DQ1";
                                                                  ^
demo_sd_to_lcd.arv, 10430: parameter 'cfg_use_cal1_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10432: parameter 'cfg_use_cal1_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10489: parameter 'optional_function' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.optional_function = "VREF0,DQ12";
                                                                     ^
demo_sd_to_lcd.arv, 10502: parameter 'cfg_use_cal0_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10505: parameter 'cfg_use_cal0_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10954: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u221_inst.optional_function = "DQ7,DM0";
                                                                  ^
demo_sd_to_lcd.arv, 11419: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u211_inst.optional_function = "DQ0,DQ11";
                                                                   ^
demo_sd_to_lcd.arv, 11728: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u207_inst.optional_function = "DQ6,DQ2";
                                                                  ^
demo_sd_to_lcd.arv, 12269: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_miso_inst.optional_function = "";
                                                     ^
demo_sd_to_lcd.arv, 12821: parameter 'emb5k_2_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_2";
                                                                                                   ^
demo_sd_to_lcd.arv, 12839: parameter 'emb5k_4_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_0";
                                                                                                   ^
demo_sd_to_lcd.arv, 12844: parameter 'emb5k_1_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_1";
                                                                                                   ^
demo_sd_to_lcd.arv, 12868: parameter 'emb5k_3_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_3";
                                                                                                   ^
demo_sd_to_lcd.arv, 15520: parameter 'inclk_period' not found on cell 'M7S_PLL'.
 defparam u_pll_pll_u0.inclk_period = 10000;
                                            ^
demo_sd_to_lcd.arv, 15678: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam dedicated_io_cell_u319_inst.optional_function = "UART2_TXD_O";
                                                                      ^
demo_sd_to_lcd.arv, 16664: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u269_inst.optional_function = "A0,A3";
                                                                ^
demo_sd_to_lcd.arv, 16932: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u263_inst.optional_function = "A2,RESETN";
                                                                    ^
demo_sd_to_lcd.arv, 17029: parameter 'cfg_use_cal1_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 17031: parameter 'cfg_use_cal1_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 17088: parameter 'optional_function' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.optional_function = "VREF1,WEN";
                                                                    ^
demo_sd_to_lcd.arv, 17101: parameter 'cfg_use_cal0_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 17104: parameter 'cfg_use_cal0_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 17318: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u253_inst.optional_function = "CLK,CLKN";
                                                                   ^
demo_sd_to_lcd.arv, 17610: parameter 'optional_function' not found on cell 'M7S_IO_CAL'.
 defparam dedicated_io_cell_u243_inst.optional_function = "CAL,A6";
                                                                 ^
demo_sd_to_lcd.arv, 17749: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u240_inst.optional_function = "BA1,A4";
                                                                 ^
demo_sd_to_lcd.arv, 17988: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_ssn_inst.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 18122: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u229_inst.optional_function = "DQ14,DQ10";
                                                                    ^
demo_sd_to_lcd.arv, 18342: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u223_inst.optional_function = "DQS1,DQS1N";
                                                                     ^
demo_sd_to_lcd.arv, 18577: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u219_inst.optional_function = "DQS0,DQS0N";
                                                                     ^
demo_sd_to_lcd.arv, 18799: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u213_inst.optional_function = "DQ13,DQ15";
                                                                    ^
demo_sd_to_lcd.arv, 18957: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_buttonIn2_inst.optional_function = "";
                                                      ^
demo_sd_to_lcd.arv, 19092: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_clk.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 20166: parameter 'inclk_period' not found on cell 'M7S_PLL'.
 defparam u_lvds_pll_u0.inclk_period = 10000;
                                             ^
demo_sd_to_lcd.arv, 20479: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_rstn_i_inst.optional_function = "";
                                                   ^
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm emb5k_3_inst not found in cell M7S_EMB18K
parm emb5k_1_inst not found in cell M7S_EMB18K
parm emb5k_4_inst not found in cell M7S_EMB18K
parm emb5k_2_inst not found in cell M7S_EMB18K
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm cfg_use_cal0_1 not found in cell M7S_IO_VREF
parm cfg_use_cal0_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_VREF
parm cfg_use_cal1_1 not found in cell M7S_IO_VREF
parm cfg_use_cal1_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm emb5k_3_inst not found in cell M7S_EMB18K
parm emb5k_1_inst not found in cell M7S_EMB18K
parm emb5k_4_inst not found in cell M7S_EMB18K
parm emb5k_2_inst not found in cell M7S_EMB18K
parm inclk_period not found in cell M7S_PLL
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm cfg_use_cal0_1 not found in cell M7S_IO_VREF
parm cfg_use_cal0_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_VREF
parm cfg_use_cal1_1 not found in cell M7S_IO_VREF
parm cfg_use_cal1_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_CAL
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm inclk_period not found in cell M7S_PLL
parm optional_function not found in cell M7S_IO_LVDS
ANDARA: Reading SDC file: ../constraint/myconstraint.sdc
ANDARA: Reading SDC file: F:/capital_micro/primace7.3/bin/template/project/propagated_clock.sdc
Read the sdf file demo_sd_to_lcd.sdf 
WNS= 100003944.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 707
Primace 7.3 Timing Analysis was successful!
0 warning(s), 0 error(s).
CPU Time: 2.168 seconds, Peak Memory: 32 MB
command: abcgen "-p" "outputs/demo_sd_to_lcd.apa" "-r" "outputs/demo_sd_to_lcd.ara" "-aoc" "demo_sd_to_lcd.aoc" "-abc" "outputs/demo_sd_to_lcd.abc" "-iostatus" "x"
-----------------------------------------------------------------------------
Primace abcgen Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Run started on Tuesday, 19 May 15, at 23:27:24
I/00053: Input APA file: outputs/demo_sd_to_lcd.apa.
I/00054: Input ARA file: outputs/demo_sd_to_lcd.ara.
I/00055: Input AOC file: demo_sd_to_lcd.aoc.
I/00056: Load Netlist file: outputs/demo_sd_to_lcd.arv.
I/00059: Load user library: F:/capital_micro/primace7.3/data/lib/agate_lib_m7s.v.
Load CFG file: 'F:/capital_micro/primace7.3/data/catalog/M7S/M7S.cfg
I/00025: Loading DeviceDB ... 
I/00026: Loading DeviceDB finished. 
I/00039: Processing placed cells ... 
W/00040: Internal warning: No inverted mux found for 'sbid1_0_1_csi_logic:is_le_cin_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[0].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[2].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[4].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[6].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[7].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[8].lbuf:is_le_sr_inv'. 
W/00040: Internal warning: No inverted mux found for 'u_sdram_to_RGB_text__reg[9].lbuf:is_le_sr_inv'. 
I/00041: Processing placed cells finished. 
I/00045: Processing routed nets ... 
I/00046: Processing routed nets finished. 
I/00047: Processing IO constraintion ... 
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn2(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'buttonIn2(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn3(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'buttonIn3(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn4(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'buttonIn4(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'keep_cfg' of signal 'clk_i(M7S_IO_PCISG)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'vpci_en' of signal 'clk_i(M7S_IO_PCISG)' is configed to 1'b0 according IO settings '2.5V'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'display_sel(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'display_sel(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'rstn_i(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'rstn_i(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_miso(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'spi_miso(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00050: Processing IO constraintion finished. 
I/00052: Output ABC file to: outputs/demo_sd_to_lcd.abc.
Primace 7.3 abcgen was successful!
8 warning(s), 0 error(s).
CPU Time: 3.276 seconds, Peak Memory: 178 MB
command: acfgen "-iostatus" "x" "-abc" "outputs/demo_sd_to_lcd.abc" "-bin" "outputs/demo_sd_to_lcd_bin.acf"
-----------------------------------------------------------------------------
Primace acfgen Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Run started on Tuesday, 19 May 15, at 23:27:28
I/00069: Parsing ABC file:outputs/demo_sd_to_lcd.abc ...
I/00070: Device name: M7A12N0F484C7.
I/00071: Parsing ABC file finished.
I/00089: Set Configuration Voltage to 4.
I/00025: Loading DeviceDB ... 
I/00026: Loading DeviceDB finished. 
I/00082: Loading memory map F:/capital_micro/primace7.3/data/catalog/M7S/M7S.mmp ...
I/00083: Loading memory map finished.
I/00076: Loading initialization data file: G:\大创\Scaler\Scaler_With_LCD\src\lcd_demo_m7.hex.
I/00072: Parsing HEX file: G:\大创\Scaler\Scaler_With_LCD\src\lcd_demo_m7.hex.
I/00074: Parsing HEX file finished.
I/00077: Loading initialization data file finished.
I/00085: Ignore abc item 'array.C19R17.le_tile.le_guts.carry_skip_out(CARRY_SKIP_OUT):ALLOW_SKIP'.
I/00085: Ignore abc item 'array.C19R17.le_tile.le_guts.carry_skip_out(CARRY_SKIP_OUT):CIN_BELOW'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_1_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_1_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_1_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_2_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_2_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_2_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_3_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_3_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_3_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_4_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_4_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_4_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_1_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_1_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_1_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_2_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_2_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_2_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_3_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_3_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_3_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_4_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_4_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_4_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_10(CFGMUX6S5):SEL'.
I/00065: Output ACF file to: outputs/demo_sd_to_lcd_bin.acf.
Primace 7.3 acfgen was successful!
0 warning(s), 0 error(s).
CPU Time: 3.978 seconds, Peak Memory: 168 MB
======== Project compile was successed. 412 warning(s), 0 error(s) ========
======== Project compile started at 周二 五月 19 23:32:24 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 23:32:24.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:59: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:61: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:174: bad code style for circuit synthesis:  . 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:62: bad code style for circuit synthesis:  . 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:165: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'display_period_align' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'inEn' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-11) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-12) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-13) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-14) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-15) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-16) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-17) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-18) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-19) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-20) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-21) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-22) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-23) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-24) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-25) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-26) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-27) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-28) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-29) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-30) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-31) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-32) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:64: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:48: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:66: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:206: cannot find clock signal of the process. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v:42: cannot find clock signal of the process. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Info: COM_INFO_000: Done design import.
Error: RTLE_MSEQDEV_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Variable 'text' (bit-0) is multiply driven by different sequential devices.  The bit is previously touched at line 163 (file /cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v). 
Error: RTLE_MSEQDEV_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Variable 'text' (bit-1) is multiply driven by different sequential devices.  The bit is previously touched at line 163 (file /cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v). 
Error: RTLE_MSEQDEV_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Variable 'text' (bit-2) is multiply driven by different sequential devices.  The bit is previously touched at line 163 (file /cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v). 
Error: RTLE_MSEQDEV_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Variable 'text' (bit-3) is multiply driven by different sequential devices.  The bit is previously touched at line 163 (file /cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v). 
Error: RTLE_MSEQDEV_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Variable 'text' (bit-4) is multiply driven by different sequential devices.  The bit is previously touched at line 163 (file /cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v). 
Error: RTLE_MSEQDEV_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Variable 'text' (bit-5) is multiply driven by different sequential devices.  The bit is previously touched at line 163 (file /cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v). 
Error: RTLE_MSEQDEV_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Variable 'text' (bit-6) is multiply driven by different sequential devices.  The bit is previously touched at line 163 (file /cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v). 
Error: RTLE_MSEQDEV_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Variable 'text' (bit-7) is multiply driven by different sequential devices.  The bit is previously touched at line 163 (file /cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v). 
Error: RTLE_MSEQDEV_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Variable 'text' (bit-8) is multiply driven by different sequential devices.  The bit is previously touched at line 163 (file /cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v). 
Error: RTLE_MSEQDEV_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Variable 'text' (bit-9) is multiply driven by different sequential devices.  The bit is previously touched at line 163 (file /cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v). 
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'ahb_master'!
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: NTL_WARN_039: Open output port 'clkout2'. 
Warning: NTL_WARN_038: u_pll (cell: pll_v1) in design 'demo_sd_to_lcd' has 1 open port(s). 
Info: COM_INFO_000: Current design is 'demo_sd_to_lcd'!
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [31]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [30]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [29]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [28]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [27]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [26]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [25]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [24]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [23]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [22]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [21]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [20]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [19]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [18]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [17]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [16]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [15]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [14]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [13]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [12]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [11]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [10]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [9]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [8]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [7]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [6]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [5]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [4]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [3]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [2]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [1]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [0]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [31]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [30]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [29]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [28]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [27]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [26]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [25]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [24]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [23]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [22]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [21]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [20]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [19]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [18]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [17]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [16]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [15]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [14]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [13]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [12]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [11]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [10]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [9]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [8]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [7]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [6]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [5]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [4]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [3]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [2]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [1]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_mastlock'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_sel'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_write'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [0]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_readyout'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [0]'. 
Warning: NTL_WARN_038: u_arm (cell: mcu_armcm3) in design 'demo_sd_to_lcd' has 177 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:119: Instantiating black box module 'M7S_PLL'. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [1]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [1]'. 
Warning: NTL_WARN_038: u_lvds_tx_clk (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 15 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:178: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_0 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:229: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_1 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:280: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_2 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:331: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_3 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:382: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_ahb_master port 'dma_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'ahb_master' port width. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [1]'. 
Warning: NTL_WARN_038: u_ahb_master (cell: ahb_master) in design 'sdram_to_RGB' has 31 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:71: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:103: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:135: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:167: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: dll_u0 port 'dll_msel0_user' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_DLL' port width. 
Warning: NTL_WARN_039: Open input port 'dllrst'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [3]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [2]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [1]'. 
Warning: NTL_WARN_038: dll_u0 (cell: M7S_DLL) in design 'mcu_armcm3' has 4 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:134: Instantiating black box module 'M7S_DLL'. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp_INTNMI' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [15]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [14]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [13]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [12]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [11]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [10]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [9]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [8]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [7]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [6]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [5]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [4]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [3]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [2]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [1]'. 
Warning: NTL_WARN_038: u_soc (cell: M7S_SOC) in design 'mcu_armcm3' has 219 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:246: Instantiating black box module 'M7S_SOC'. 
Warning: NTL_WARN_039: Open input port 'pllrst'. 
Warning: NTL_WARN_038: pll_u0 (cell: M7S_PLL) in design 'pll_v1' has 1 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:100: Instantiating black box module 'M7S_PLL'. 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_clk' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_0' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_1' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_2' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_3' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'dll_u0' of empty design 'M7S_DLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_soc' of empty design 'M7S_SOC' cannot be expanded! 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Warning: NTL_WARN_041: Template 'ahb_master' is removed. 
Warning: NTL_WARN_041: Template 'colorbar_gen' is removed. 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: OPT_W_018: Instance 'u_sdram_to_RGB/u_ahb_master/u64' of design 'ahb_master_ipc_sub_block_8_1' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/dma_addr__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/ahm_error__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/prefetch_wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[0]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[2]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[3]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[4]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[5]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[6]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[7]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[8]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[9]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[10]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[11]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[12]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[13]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[14]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[15]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[16]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[17]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[18]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[19]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[20]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[21]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[22]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[23]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[24]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[25]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[26]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[27]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[28]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[29]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[30]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[31]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_sel__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_003: Design instance 'u_sdram_to_RGB/u_ahb_master/u63' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Info: OPT_I_007: Port 'CO' in design 'ahb_master_ipc_add_block_8_0' is detected floating without fanouts. 
Primace 7.3 AST_Frontend was failed!
870 warning(s), 10 error(s).
CPU Time: 10.748 seconds, Peak Memory: 70 MB
======== Project compile was failed. 415 warning(s), 10 error(s) ========
======== Synthesis started at 周二 五月 19 23:33:01 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 23:33:01.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:59: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:61: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:174: bad code style for circuit synthesis:  . 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:62: bad code style for circuit synthesis:  . 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:165: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'display_period_align' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'inEn' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-11) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-12) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-13) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-14) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-15) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-16) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-17) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-18) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-19) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-20) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-21) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-22) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-23) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-24) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-25) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-26) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-27) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-28) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-29) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-30) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-31) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-32) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:64: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:48: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:66: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:206: cannot find clock signal of the process. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v:42: cannot find clock signal of the process. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Info: COM_INFO_000: Done design import.
Error: RTLE_MSEQDEV_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Variable 'text' (bit-0) is multiply driven by different sequential devices.  The bit is previously touched at line 163 (file /cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v). 
Error: RTLE_MSEQDEV_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Variable 'text' (bit-1) is multiply driven by different sequential devices.  The bit is previously touched at line 163 (file /cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v). 
Error: RTLE_MSEQDEV_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Variable 'text' (bit-2) is multiply driven by different sequential devices.  The bit is previously touched at line 163 (file /cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v). 
Error: RTLE_MSEQDEV_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Variable 'text' (bit-3) is multiply driven by different sequential devices.  The bit is previously touched at line 163 (file /cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v). 
Error: RTLE_MSEQDEV_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Variable 'text' (bit-4) is multiply driven by different sequential devices.  The bit is previously touched at line 163 (file /cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v). 
Error: RTLE_MSEQDEV_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Variable 'text' (bit-5) is multiply driven by different sequential devices.  The bit is previously touched at line 163 (file /cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v). 
Error: RTLE_MSEQDEV_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Variable 'text' (bit-6) is multiply driven by different sequential devices.  The bit is previously touched at line 163 (file /cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v). 
Error: RTLE_MSEQDEV_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Variable 'text' (bit-7) is multiply driven by different sequential devices.  The bit is previously touched at line 163 (file /cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v). 
Error: RTLE_MSEQDEV_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Variable 'text' (bit-8) is multiply driven by different sequential devices.  The bit is previously touched at line 163 (file /cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v). 
Error: RTLE_MSEQDEV_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:234: Variable 'text' (bit-9) is multiply driven by different sequential devices.  The bit is previously touched at line 163 (file /cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v). 
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'ahb_master'!
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: NTL_WARN_039: Open output port 'clkout2'. 
Warning: NTL_WARN_038: u_pll (cell: pll_v1) in design 'demo_sd_to_lcd' has 1 open port(s). 
Info: COM_INFO_000: Current design is 'demo_sd_to_lcd'!
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [31]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [30]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [29]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [28]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [27]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [26]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [25]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [24]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [23]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [22]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [21]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [20]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [19]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [18]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [17]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [16]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [15]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [14]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [13]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [12]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [11]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [10]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [9]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [8]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [7]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [6]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [5]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [4]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [3]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [2]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [1]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [0]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [31]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [30]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [29]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [28]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [27]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [26]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [25]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [24]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [23]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [22]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [21]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [20]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [19]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [18]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [17]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [16]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [15]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [14]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [13]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [12]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [11]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [10]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [9]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [8]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [7]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [6]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [5]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [4]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [3]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [2]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [1]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_mastlock'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_sel'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_write'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [0]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_readyout'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [0]'. 
Warning: NTL_WARN_038: u_arm (cell: mcu_armcm3) in design 'demo_sd_to_lcd' has 177 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:119: Instantiating black box module 'M7S_PLL'. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [1]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [1]'. 
Warning: NTL_WARN_038: u_lvds_tx_clk (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 15 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:178: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_0 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:229: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_1 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:280: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_2 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:331: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_3 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:382: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_ahb_master port 'dma_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'ahb_master' port width. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [1]'. 
Warning: NTL_WARN_038: u_ahb_master (cell: ahb_master) in design 'sdram_to_RGB' has 31 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:71: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:103: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:135: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:167: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: dll_u0 port 'dll_msel0_user' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_DLL' port width. 
Warning: NTL_WARN_039: Open input port 'dllrst'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [3]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [2]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [1]'. 
Warning: NTL_WARN_038: dll_u0 (cell: M7S_DLL) in design 'mcu_armcm3' has 4 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:134: Instantiating black box module 'M7S_DLL'. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp_INTNMI' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [15]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [14]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [13]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [12]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [11]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [10]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [9]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [8]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [7]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [6]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [5]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [4]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [3]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [2]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [1]'. 
Warning: NTL_WARN_038: u_soc (cell: M7S_SOC) in design 'mcu_armcm3' has 219 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:246: Instantiating black box module 'M7S_SOC'. 
Warning: NTL_WARN_039: Open input port 'pllrst'. 
Warning: NTL_WARN_038: pll_u0 (cell: M7S_PLL) in design 'pll_v1' has 1 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:100: Instantiating black box module 'M7S_PLL'. 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_clk' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_0' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_1' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_2' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_3' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'dll_u0' of empty design 'M7S_DLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_soc' of empty design 'M7S_SOC' cannot be expanded! 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Warning: NTL_WARN_041: Template 'ahb_master' is removed. 
Warning: NTL_WARN_041: Template 'colorbar_gen' is removed. 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: OPT_W_018: Instance 'u_sdram_to_RGB/u_ahb_master/u64' of design 'ahb_master_ipc_sub_block_8_1' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/dma_addr__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/ahm_error__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/prefetch_wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[0]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[2]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[3]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[4]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[5]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[6]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[7]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[8]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[9]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[10]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[11]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[12]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[13]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[14]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[15]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[16]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[17]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[18]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[19]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[20]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[21]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[22]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[23]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[24]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[25]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[26]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[27]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[28]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[29]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[30]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[31]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_sel__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_003: Design instance 'u_sdram_to_RGB/u_ahb_master/u63' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Info: OPT_I_007: Port 'CO' in design 'ahb_master_ipc_add_block_8_0' is detected floating without fanouts. 
Primace 7.3 AST_Frontend was failed!
870 warning(s), 10 error(s).
CPU Time: 10.140 seconds, Peak Memory: 70 MB
======== Synthesis was failed. 370 warning(s), 9 error(s) ========
======== Project compile started at 周二 五月 19 23:33:17 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 23:33:17.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:59: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:61: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:174: bad code style for circuit synthesis:  . 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:62: bad code style for circuit synthesis:  . 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:165: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'display_period_align' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'inEn' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-11) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-12) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-13) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-14) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-15) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-16) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-17) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-18) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-19) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-20) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-21) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-22) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-23) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-24) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-25) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-26) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-27) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-28) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-29) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-30) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-31) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-32) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:64: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:48: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:66: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:206: cannot find clock signal of the process. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v:42: cannot find clock signal of the process. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'ahb_master'!
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: NTL_WARN_039: Open output port 'clkout2'. 
Warning: NTL_WARN_038: u_pll (cell: pll_v1) in design 'demo_sd_to_lcd' has 1 open port(s). 
Info: COM_INFO_000: Current design is 'demo_sd_to_lcd'!
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [31]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [30]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [29]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [28]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [27]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [26]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [25]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [24]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [23]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [22]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [21]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [20]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [19]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [18]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [17]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [16]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [15]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [14]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [13]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [12]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [11]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [10]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [9]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [8]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [7]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [6]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [5]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [4]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [3]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [2]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [1]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [0]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [31]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [30]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [29]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [28]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [27]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [26]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [25]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [24]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [23]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [22]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [21]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [20]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [19]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [18]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [17]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [16]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [15]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [14]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [13]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [12]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [11]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [10]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [9]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [8]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [7]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [6]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [5]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [4]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [3]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [2]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [1]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_mastlock'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_sel'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_write'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [0]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_readyout'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [0]'. 
Warning: NTL_WARN_038: u_arm (cell: mcu_armcm3) in design 'demo_sd_to_lcd' has 177 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:119: Instantiating black box module 'M7S_PLL'. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [1]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [1]'. 
Warning: NTL_WARN_038: u_lvds_tx_clk (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 15 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:178: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_0 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:229: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_1 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:280: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_2 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:331: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_3 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:382: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_ahb_master port 'dma_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'ahb_master' port width. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [1]'. 
Warning: NTL_WARN_038: u_ahb_master (cell: ahb_master) in design 'sdram_to_RGB' has 31 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:71: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:103: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:135: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:167: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: dll_u0 port 'dll_msel0_user' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_DLL' port width. 
Warning: NTL_WARN_039: Open input port 'dllrst'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [3]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [2]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [1]'. 
Warning: NTL_WARN_038: dll_u0 (cell: M7S_DLL) in design 'mcu_armcm3' has 4 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:134: Instantiating black box module 'M7S_DLL'. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp_INTNMI' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [15]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [14]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [13]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [12]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [11]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [10]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [9]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [8]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [7]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [6]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [5]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [4]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [3]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [2]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [1]'. 
Warning: NTL_WARN_038: u_soc (cell: M7S_SOC) in design 'mcu_armcm3' has 219 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:246: Instantiating black box module 'M7S_SOC'. 
Warning: NTL_WARN_039: Open input port 'pllrst'. 
Warning: NTL_WARN_038: pll_u0 (cell: M7S_PLL) in design 'pll_v1' has 1 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:100: Instantiating black box module 'M7S_PLL'. 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_clk' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_0' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_1' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_2' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_3' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'dll_u0' of empty design 'M7S_DLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_soc' of empty design 'M7S_SOC' cannot be expanded! 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Warning: NTL_WARN_041: Template 'ahb_master' is removed. 
Warning: NTL_WARN_041: Template 'colorbar_gen' is removed. 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: OPT_W_018: Instance 'u_sdram_to_RGB/u_ahb_master/u64' of design 'ahb_master_ipc_sub_block_8_1' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/dma_addr__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/ahm_error__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/prefetch_wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[0]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[2]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[3]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[4]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[5]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[6]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[7]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[8]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[9]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[10]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[11]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[12]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[13]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[14]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[15]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[16]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[17]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[18]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[19]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[20]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[21]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[22]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[23]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[24]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[25]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[26]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[27]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[28]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[29]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[30]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[31]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_sel__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
======== Project compile was cancelled ========
======== Project compile started at 周二 五月 19 23:33:54 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 23:33:54.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:59: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:61: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:176: bad code style for circuit synthesis:  . 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:62: bad code style for circuit synthesis:  . 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:166: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:165: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:165: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:165: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:165: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:165: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:165: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:165: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:165: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:165: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:165: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'display_period_align' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v:163: In this procedure block, variable 'text' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'inEn' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-11) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-12) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-13) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-14) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-15) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-16) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-17) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-18) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-19) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-20) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-21) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-22) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-23) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-24) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-25) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-26) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-27) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-28) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-29) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-30) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-31) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-32) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:64: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:48: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:66: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:206: cannot find clock signal of the process. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v:42: cannot find clock signal of the process. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'ahb_master'!
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: NTL_WARN_039: Open output port 'clkout2'. 
Warning: NTL_WARN_038: u_pll (cell: pll_v1) in design 'demo_sd_to_lcd' has 1 open port(s). 
Info: COM_INFO_000: Current design is 'demo_sd_to_lcd'!
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [31]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [30]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [29]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [28]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [27]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [26]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [25]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [24]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [23]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [22]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [21]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [20]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [19]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [18]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [17]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [16]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [15]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [14]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [13]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [12]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [11]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [10]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [9]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [8]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [7]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [6]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [5]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [4]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [3]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [2]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [1]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [0]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [31]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [30]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [29]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [28]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [27]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [26]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [25]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [24]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [23]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [22]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [21]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [20]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [19]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [18]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [17]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [16]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [15]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [14]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [13]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [12]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [11]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [10]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [9]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [8]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [7]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [6]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [5]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [4]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [3]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [2]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [1]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_mastlock'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_sel'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_write'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [0]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_readyout'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [0]'. 
Warning: NTL_WARN_038: u_arm (cell: mcu_armcm3) in design 'demo_sd_to_lcd' has 177 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:119: Instantiating black box module 'M7S_PLL'. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [1]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [1]'. 
Warning: NTL_WARN_038: u_lvds_tx_clk (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 15 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:178: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_0 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:229: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_1 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:280: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_2 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:331: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_3 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:382: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_ahb_master port 'dma_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'ahb_master' port width. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [1]'. 
Warning: NTL_WARN_038: u_ahb_master (cell: ahb_master) in design 'sdram_to_RGB' has 31 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:71: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:103: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:135: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:167: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: dll_u0 port 'dll_msel0_user' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_DLL' port width. 
Warning: NTL_WARN_039: Open input port 'dllrst'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [3]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [2]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [1]'. 
Warning: NTL_WARN_038: dll_u0 (cell: M7S_DLL) in design 'mcu_armcm3' has 4 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:134: Instantiating black box module 'M7S_DLL'. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp_INTNMI' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [15]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [14]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [13]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [12]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [11]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [10]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [9]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [8]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [7]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [6]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [5]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [4]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [3]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [2]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [1]'. 
Warning: NTL_WARN_038: u_soc (cell: M7S_SOC) in design 'mcu_armcm3' has 219 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:246: Instantiating black box module 'M7S_SOC'. 
Warning: NTL_WARN_039: Open input port 'pllrst'. 
Warning: NTL_WARN_038: pll_u0 (cell: M7S_PLL) in design 'pll_v1' has 1 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:100: Instantiating black box module 'M7S_PLL'. 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_clk' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_0' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_1' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_2' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_3' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'dll_u0' of empty design 'M7S_DLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_soc' of empty design 'M7S_SOC' cannot be expanded! 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Warning: NTL_WARN_041: Template 'ahb_master' is removed. 
Warning: NTL_WARN_041: Template 'colorbar_gen' is removed. 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: OPT_W_018: Instance 'u_sdram_to_RGB/u_ahb_master/u64' of design 'ahb_master_ipc_sub_block_8_1' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/dma_addr__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/ahm_error__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/prefetch_wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[0]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[2]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[3]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[4]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[5]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[6]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[7]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[8]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[9]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[10]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[11]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[12]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[13]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[14]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[15]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[16]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[17]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[18]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[19]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[20]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[21]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[22]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[23]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[24]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[25]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[26]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[27]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[28]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[29]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[30]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[31]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_sel__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_003: Design instance 'u_sdram_to_RGB/u_ahb_master/u63' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Info: OPT_I_007: Port 'CO' in design 'ahb_master_ipc_add_block_8_0' is detected floating without fanouts. 
Primace 7.3 AST_Frontend was successful!
880 warning(s), 0 error(s).
CPU Time: 9.922 seconds, Peak Memory: 70 MB
command: ast "-dev" "M7A12N0F484C7" "-v" "outputs/demo_sd_to_lcd.asv" "-top" "demo_sd_to_lcd" "-vo" "outputs/demo_sd_to_lcd.amv" "-whitebox" "-isyn" "-fca" "-keep_latch" "-keep_floating" "-optimize_primitives" "-aoc" "outputs/demo_sd_to_lcd_ast.aoc" "-min_ce_fanout" "4" "-carry_opt" "-magic" "-mode" "best_timing" "-use_dsp" "auto" "-simple_hierarchy" "outputs/demo_sd_to_lcd_simp_hier.v"
-----------------------------------------------------------------------------
Primace AST Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\generic.v...
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\agate_lib_m7s.v...
Info: S10101: Set top-level entity name: demo_sd_to_lcd.
Info: S10002: Reading AOC file outputs/demo_sd_to_lcd_ast.aoc...
Info: S10003: Reading ASV file outputs/demo_sd_to_lcd.asv...
Info: S10205: Start advanced logic optimization.
Info: S10206: Finish advanced logic optimization.
Info: S10304: magic: 8.0500 second(s), total 8.7360 second(s). Peak memory 21 MB.
Info: S10204: Generating synthesis design report...
Info: S10004: Output AMV file: outputs/demo_sd_to_lcd.amv.
Info: S10005: Output AMA file: outputs/demo_sd_to_lcd.ama.
Primace 7.3 AST was successful!
0 warning(s), 0 error(s).
CPU Time: 10.451 seconds, Peak Memory: 24 MB
command: agv2aoc "-v" "outputs/demo_sd_to_lcd.amv" "-o" "demo_sd_to_lcd.aoc" "-dev" "M7A12N0F484C7" "-io" "-top" "demo_sd_to_lcd"
-----------------------------------------------------------------------------
Primace agv2aoc Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Primace 7.3 agv2aoc was successful!
0 warning(s), 0 error(s).
CPU Time: 0.312 seconds, Peak Memory: 16 MB
command: cstool "scripts/syn_gen_db.tcl"
command: cstool "scripts/fplan.tcl"
command: cstool "scripts/assigner_cstool.tcl"
command: cstool "scripts/refiner_new.tcl"
Placer successed. See outputs/placer.log for detailed information
command: cstool "scripts/fixer.tcl"
command: cstool "scripts/fixer_drc.tcl"
command: cstool "scripts/pack.tcl"
command: cstool "scripts/route.tcl"
Router successed. See outputs/router.log for detailed information
command: agtc "-n" "demo_sd_to_lcd.arv" "-temperature" "85" "-voltage" "0.99" "-process" "3" "-cs"
-----------------------------------------------------------------------------
Primace Timing Calculator Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: Loading timing data from lib...
Info: Loading finished!
Info: T0501: Output SDF file to: demo_sd_to_lcd.sdf.
Primace 7.3 Timing Calculator was successful!
0 warning(s), 0 error(s).
CPU Time: 5.944 seconds, Peak Memory: 83 MB
command: cstimer "-encoding" "utf-8" "../scripts/run_sta.tcl"
-----------------------------------------------------------------------------
Primace Timing Analysis Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
demo_sd_to_lcd.arv, 2055: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam dedicated_io_cell_u318_inst.optional_function = "UART2_RXD_I";
                                                                      ^
demo_sd_to_lcd.arv, 2306: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_sck_inst.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 2584: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u275_inst.optional_function = "ODT,CSN";
                                                                  ^
demo_sd_to_lcd.arv, 2940: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u255_inst.optional_function = "RASN,CASN";
                                                                    ^
demo_sd_to_lcd.arv, 3112: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u245_inst.optional_function = "A8,A11";
                                                                 ^
demo_sd_to_lcd.arv, 3660: parameter 'emb5k_2_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_1";
                                                                                                   ^
demo_sd_to_lcd.arv, 3678: parameter 'emb5k_4_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_3";
                                                                                                   ^
demo_sd_to_lcd.arv, 3683: parameter 'emb5k_1_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_0";
                                                                                                   ^
demo_sd_to_lcd.arv, 3707: parameter 'emb5k_3_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_2";
                                                                                                   ^
demo_sd_to_lcd.arv, 3838: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u235_inst.optional_function = "DQ3,DQ5";
                                                                  ^
demo_sd_to_lcd.arv, 4226: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u215_inst.optional_function = "DQ9,DM1";
                                                                  ^
demo_sd_to_lcd.arv, 4408: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_buttonIn4_inst.optional_function = "";
                                                      ^
demo_sd_to_lcd.arv, 4882: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam io_cell_clk_i_inst.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 6463: parameter 'emb5k_2_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_3_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_0";
                                                                                                   ^
demo_sd_to_lcd.arv, 6481: parameter 'emb5k_4_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_3_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_2";
                                                                                                   ^
demo_sd_to_lcd.arv, 6486: parameter 'emb5k_1_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_3_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_3";
                                                                                                   ^
demo_sd_to_lcd.arv, 6510: parameter 'emb5k_3_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_3_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_1";
                                                                                                   ^
demo_sd_to_lcd.arv, 7272: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_0.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7406: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_1.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7594: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_2.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7728: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_3.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 8321: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u271_inst.optional_function = "BA0,BA2";
                                                                  ^
demo_sd_to_lcd.arv, 8542: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u267_inst.optional_function = "A7,A5";
                                                                ^
demo_sd_to_lcd.arv, 8874: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u261_inst.optional_function = "A9,A13";
                                                                 ^
demo_sd_to_lcd.arv, 9349: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u251_inst.optional_function = "A12,A10";
                                                                  ^
demo_sd_to_lcd.arv, 9579: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u247_inst.optional_function = "A14,A1";
                                                                 ^
demo_sd_to_lcd.arv, 10037: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u237_inst.optional_function = "DQ4,CKE";
                                                                  ^
demo_sd_to_lcd.arv, 10485: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u231_inst.optional_function = "DQ8,DQ1";
                                                                  ^
demo_sd_to_lcd.arv, 10686: parameter 'cfg_use_cal1_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10688: parameter 'cfg_use_cal1_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10745: parameter 'optional_function' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.optional_function = "VREF0,DQ12";
                                                                     ^
demo_sd_to_lcd.arv, 10758: parameter 'cfg_use_cal0_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10761: parameter 'cfg_use_cal0_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 11191: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u221_inst.optional_function = "DQ7,DM0";
                                                                  ^
demo_sd_to_lcd.arv, 11737: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u211_inst.optional_function = "DQ0,DQ11";
                                                                   ^
demo_sd_to_lcd.arv, 12023: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u207_inst.optional_function = "DQ6,DQ2";
                                                                  ^
demo_sd_to_lcd.arv, 12595: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_miso_inst.optional_function = "";
                                                     ^
demo_sd_to_lcd.arv, 15109: parameter 'inclk_period' not found on cell 'M7S_PLL'.
 defparam u_pll_pll_u0.inclk_period = 10000;
                                            ^
demo_sd_to_lcd.arv, 15267: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam dedicated_io_cell_u319_inst.optional_function = "UART2_TXD_O";
                                                                      ^
demo_sd_to_lcd.arv, 16284: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u269_inst.optional_function = "A0,A3";
                                                                ^
demo_sd_to_lcd.arv, 16552: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u263_inst.optional_function = "A2,RESETN";
                                                                    ^
demo_sd_to_lcd.arv, 16676: parameter 'cfg_use_cal1_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16678: parameter 'cfg_use_cal1_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16735: parameter 'optional_function' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.optional_function = "VREF1,WEN";
                                                                    ^
demo_sd_to_lcd.arv, 16748: parameter 'cfg_use_cal0_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16751: parameter 'cfg_use_cal0_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16965: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u253_inst.optional_function = "CLK,CLKN";
                                                                   ^
demo_sd_to_lcd.arv, 17257: parameter 'optional_function' not found on cell 'M7S_IO_CAL'.
 defparam dedicated_io_cell_u243_inst.optional_function = "CAL,A6";
                                                                 ^
demo_sd_to_lcd.arv, 17396: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u240_inst.optional_function = "BA1,A4";
                                                                 ^
demo_sd_to_lcd.arv, 17662: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_ssn_inst.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 17796: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u229_inst.optional_function = "DQ14,DQ10";
                                                                    ^
demo_sd_to_lcd.arv, 18016: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u223_inst.optional_function = "DQS1,DQS1N";
                                                                     ^
demo_sd_to_lcd.arv, 18251: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u219_inst.optional_function = "DQS0,DQS0N";
                                                                     ^
demo_sd_to_lcd.arv, 18446: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u213_inst.optional_function = "DQ13,DQ15";
                                                                    ^
demo_sd_to_lcd.arv, 18577: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_buttonIn2_inst.optional_function = "";
                                                      ^
demo_sd_to_lcd.arv, 18739: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_clk.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 19686: parameter 'inclk_period' not found on cell 'M7S_PLL'.
 defparam u_lvds_pll_u0.inclk_period = 10000;
                                             ^
demo_sd_to_lcd.arv, 19980: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_rstn_i_inst.optional_function = "";
                                                   ^
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm emb5k_3_inst not found in cell M7S_EMB18K
parm emb5k_1_inst not found in cell M7S_EMB18K
parm emb5k_4_inst not found in cell M7S_EMB18K
parm emb5k_2_inst not found in cell M7S_EMB18K
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_PCISG
parm emb5k_3_inst not found in cell M7S_EMB18K
parm emb5k_1_inst not found in cell M7S_EMB18K
parm emb5k_4_inst not found in cell M7S_EMB18K
parm emb5k_2_inst not found in cell M7S_EMB18K
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm cfg_use_cal0_1 not found in cell M7S_IO_VREF
parm cfg_use_cal0_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_VREF
parm cfg_use_cal1_1 not found in cell M7S_IO_VREF
parm cfg_use_cal1_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm inclk_period not found in cell M7S_PLL
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm cfg_use_cal0_1 not found in cell M7S_IO_VREF
parm cfg_use_cal0_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_VREF
parm cfg_use_cal1_1 not found in cell M7S_IO_VREF
parm cfg_use_cal1_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_CAL
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm inclk_period not found in cell M7S_PLL
parm optional_function not found in cell M7S_IO_LVDS
ANDARA: Reading SDC file: ../constraint/myconstraint.sdc
ANDARA: Reading SDC file: F:/capital_micro/primace7.3/bin/template/project/propagated_clock.sdc
Read the sdf file demo_sd_to_lcd.sdf 
WNS= 100003944.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 699
Primace 7.3 Timing Analysis was successful!
0 warning(s), 0 error(s).
CPU Time: 2.137 seconds, Peak Memory: 33 MB
command: abcgen "-p" "outputs/demo_sd_to_lcd.apa" "-r" "outputs/demo_sd_to_lcd.ara" "-aoc" "demo_sd_to_lcd.aoc" "-abc" "outputs/demo_sd_to_lcd.abc" "-iostatus" "x"
-----------------------------------------------------------------------------
Primace abcgen Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Run started on Tuesday, 19 May 15, at 23:35:07
I/00053: Input APA file: outputs/demo_sd_to_lcd.apa.
I/00054: Input ARA file: outputs/demo_sd_to_lcd.ara.
I/00055: Input AOC file: demo_sd_to_lcd.aoc.
I/00056: Load Netlist file: outputs/demo_sd_to_lcd.arv.
I/00059: Load user library: F:/capital_micro/primace7.3/data/lib/agate_lib_m7s.v.
Load CFG file: 'F:/capital_micro/primace7.3/data/catalog/M7S/M7S.cfg
I/00025: Loading DeviceDB ... 
I/00026: Loading DeviceDB finished. 
I/00039: Processing placed cells ... 
W/00040: Internal warning: No inverted mux found for 'sbid1_0_1_csi_logic:is_le_cin_inv'. 
I/00041: Processing placed cells finished. 
I/00045: Processing routed nets ... 
W/00028: Internal warning: Missing config cell for 'array.C18R18.le_tile.le_guts.lp1.byp_inv'.
I/00046: Processing routed nets finished. 
I/00047: Processing IO constraintion ... 
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn2(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'buttonIn2(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn3(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'buttonIn3(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn4(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'buttonIn4(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'keep_cfg' of signal 'clk_i(M7S_IO_PCISG)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'vpci_en' of signal 'clk_i(M7S_IO_PCISG)' is configed to 1'b0 according IO settings '2.5V'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'display_sel(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'display_sel(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'rstn_i(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'rstn_i(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_miso(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'spi_miso(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00050: Processing IO constraintion finished. 
I/00052: Output ABC file to: outputs/demo_sd_to_lcd.abc.
Primace 7.3 abcgen was successful!
2 warning(s), 0 error(s).
CPU Time: 3.292 seconds, Peak Memory: 177 MB
command: acfgen "-iostatus" "x" "-abc" "outputs/demo_sd_to_lcd.abc" "-bin" "outputs/demo_sd_to_lcd_bin.acf"
-----------------------------------------------------------------------------
Primace acfgen Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Run started on Tuesday, 19 May 15, at 23:35:11
I/00069: Parsing ABC file:outputs/demo_sd_to_lcd.abc ...
I/00070: Device name: M7A12N0F484C7.
I/00071: Parsing ABC file finished.
I/00089: Set Configuration Voltage to 4.
I/00025: Loading DeviceDB ... 
I/00026: Loading DeviceDB finished. 
I/00082: Loading memory map F:/capital_micro/primace7.3/data/catalog/M7S/M7S.mmp ...
I/00083: Loading memory map finished.
I/00076: Loading initialization data file: G:\大创\Scaler\Scaler_With_LCD\src\lcd_demo_m7.hex.
I/00072: Parsing HEX file: G:\大创\Scaler\Scaler_With_LCD\src\lcd_demo_m7.hex.
I/00074: Parsing HEX file finished.
I/00077: Loading initialization data file finished.
I/00085: Ignore abc item 'array.C18R18.le_tile.le_guts.carry_skip_out(CARRY_SKIP_OUT):ALLOW_SKIP'.
I/00085: Ignore abc item 'array.C18R18.le_tile.le_guts.carry_skip_out(CARRY_SKIP_OUT):CIN_BELOW'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_1_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_1_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_1_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_2_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_2_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_2_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_3_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_3_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_3_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_4_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_4_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_4_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r1_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r1_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r2_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r2_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r3_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r3_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r4_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r4_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_1_operation_mode'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.emb18k():emb5k_1_porta_data_width'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.emb18k():emb5k_1_portb_data_width'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_2_operation_mode'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.emb18k():emb5k_2_porta_data_width'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.emb18k():emb5k_2_portb_data_width'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_3_operation_mode'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.emb18k():emb5k_3_porta_data_width'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.emb18k():emb5k_3_portb_data_width'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_4_operation_mode'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.emb18k():emb5k_4_porta_data_width'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.emb18k():emb5k_4_portb_data_width'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r1_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r1_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r2_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r2_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r3_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r3_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r4_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r4_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r1_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r1_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r1_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r1_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r2_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r2_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r3_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r3_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r4_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r4_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r1_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r1_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r2_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r2_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r3_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r3_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r4_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r4_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r3_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r3_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r1_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r1_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r2_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r2_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r3_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r3_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r4_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r4_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r1_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r1_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r2_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r2_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r3_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r3_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r4_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r4_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r1_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r1_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r2_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r2_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r3_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r3_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r4_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r4_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r4_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r4_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r1_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r1_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r2_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r2_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r3_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r3_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r4_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r4_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r2_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R21.emb_guts.emb18k_wrap.c1r2_mux_db_10(CFGMUX6S5):SEL'.
I/00065: Output ACF file to: outputs/demo_sd_to_lcd_bin.acf.
Primace 7.3 acfgen was successful!
0 warning(s), 0 error(s).
CPU Time: 3.806 seconds, Peak Memory: 167 MB
======== Project compile was successed. 407 warning(s), 0 error(s) ========
======== Project compile started at 周二 五月 19 23:38:35 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Tuesday, 19 May 15, at 23:38:35.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = demo_sd_to_lcd. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:59: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:61: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:62: bad code style for circuit synthesis:  . 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'inEn' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-11) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-12) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-13) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-14) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-15) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-16) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-17) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-18) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-19) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-20) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-21) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-22) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-23) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-24) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-25) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-26) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-27) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-28) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-29) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-30) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-31) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:50: In this procedure block, variable 'test' (bit-32) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:64: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:48: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:66: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:206: cannot find clock signal of the process. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v:42: cannot find clock signal of the process. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'ahb_master'!
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: NTL_WARN_039: Open output port 'clkout2'. 
Warning: NTL_WARN_038: u_pll (cell: pll_v1) in design 'demo_sd_to_lcd' has 1 open port(s). 
Info: COM_INFO_000: Current design is 'demo_sd_to_lcd'!
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [31]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [30]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [29]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [28]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [27]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [26]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [25]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [24]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [23]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [22]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [21]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [20]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [19]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [18]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [17]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [16]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [15]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [14]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [13]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [12]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [11]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [10]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [9]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [8]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [7]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [6]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [5]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [4]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [3]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [2]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [1]'. 
Warning: NTL_WARN_039: Open output port 'gpio_0_oe_o [0]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [31]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [30]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [29]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [28]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [27]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [26]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [25]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [24]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [23]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [22]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [21]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [20]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [19]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [18]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [17]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [16]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [15]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [14]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [13]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [12]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [11]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [10]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [9]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [8]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [7]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [6]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [5]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [4]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [3]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [2]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [1]'. 
Warning: NTL_WARN_039: Open input port 'gpio_0_in_i [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_mastlock'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_prot [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_size [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_sel'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_addr [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_write'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_burst [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_trans [0]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp0_s_ahb_wdata [0]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_readyout'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_rdata [0]'. 
Warning: NTL_WARN_038: u_arm (cell: mcu_armcm3) in design 'demo_sd_to_lcd' has 177 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:119: Instantiating black box module 'M7S_PLL'. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_clk port 'od_d_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_1 [1]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [3]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [2]'. 
Warning: NTL_WARN_039: Open input port 'od_d_0 [1]'. 
Warning: NTL_WARN_038: u_lvds_tx_clk (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 15 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:178: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_0 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_0 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:229: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_1 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_1 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:280: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_2 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_2 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:331: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_0' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_037: u_lvds_tx_3 port 'id_q_1' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_IO_LVDS' port width. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_1 [1]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [3]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [2]'. 
Warning: NTL_WARN_039: Open output port 'id_q_0 [1]'. 
Warning: NTL_WARN_039: Open output port 'io_reg_clk'. 
Warning: NTL_WARN_039: Open input port 'geclk270'. 
Warning: NTL_WARN_039: Open input port 'geclk180'. 
Warning: NTL_WARN_038: u_lvds_tx_3 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:382: Instantiating black box module 'M7S_IO_LVDS'. 
Warning: NTL_WARN_037: u_ahb_master port 'dma_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'ahb_master' port width. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'dma_wdata [1]'. 
Warning: NTL_WARN_038: u_ahb_master (cell: ahb_master) in design 'sdram_to_RGB' has 31 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:71: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:103: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:135: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_037: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_EMB5K' port width. 
Warning: NTL_WARN_039: Open input port 'da [17]'. 
Warning: NTL_WARN_039: Open input port 'da [16]'. 
Warning: NTL_WARN_039: Open input port 'da [15]'. 
Warning: NTL_WARN_039: Open input port 'da [14]'. 
Warning: NTL_WARN_039: Open input port 'da [13]'. 
Warning: NTL_WARN_039: Open input port 'da [12]'. 
Warning: NTL_WARN_039: Open input port 'da [11]'. 
Warning: NTL_WARN_039: Open input port 'da [10]'. 
Warning: NTL_WARN_039: Open input port 'da [9]'. 
Warning: NTL_WARN_039: Open input port 'da [8]'. 
Warning: NTL_WARN_039: Open input port 'da [7]'. 
Warning: NTL_WARN_039: Open input port 'da [6]'. 
Warning: NTL_WARN_039: Open input port 'da [5]'. 
Warning: NTL_WARN_039: Open input port 'da [4]'. 
Warning: NTL_WARN_039: Open input port 'da [3]'. 
Warning: NTL_WARN_039: Open input port 'da [2]'. 
Warning: NTL_WARN_039: Open input port 'da [1]'. 
Warning: NTL_WARN_038: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:167: Instantiating black box module 'M7S_EMB5K'. 
Warning: NTL_WARN_037: dll_u0 port 'dll_msel0_user' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_DLL' port width. 
Warning: NTL_WARN_039: Open input port 'dllrst'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [3]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [2]'. 
Warning: NTL_WARN_039: Open input port 'dll_msel0_user [1]'. 
Warning: NTL_WARN_038: dll_u0 (cell: M7S_DLL) in design 'mcu_armcm3' has 4 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:134: Instantiating black box module 'M7S_DLL'. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_m_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_prot' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_size' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_addr' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_burst' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_trans' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_wdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp1_s_ahb_rdata' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_037: u_soc port 'fp_INTNMI' width in design 'demo_sd_to_lcd' is unmatched with the cell 'M7S_SOC' port width. 
Warning: NTL_WARN_039: Open input port 'fp0_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_size [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_m_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_m_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_prot [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_size [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_addr [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_burst [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_trans [1]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [31]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [30]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [29]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [28]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [27]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [26]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [25]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [24]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [23]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [22]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [21]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [20]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [19]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [18]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [17]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [16]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [15]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [14]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [13]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [12]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [11]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [10]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [9]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [8]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [7]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [6]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [5]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [4]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [3]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [2]'. 
Warning: NTL_WARN_039: Open output port 'fp1_s_ahb_wdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_resp'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [31]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [30]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [29]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [28]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [27]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [26]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [25]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [24]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [23]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [22]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [21]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [20]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [19]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [18]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [17]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [16]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [15]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [14]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [13]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [12]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [11]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [10]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [9]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [8]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [7]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [6]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [5]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [4]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [3]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [2]'. 
Warning: NTL_WARN_039: Open input port 'fp1_s_ahb_rdata [1]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [15]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [14]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [13]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [12]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [11]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [10]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [9]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [8]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [7]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [6]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [5]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [4]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [3]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [2]'. 
Warning: NTL_WARN_039: Open input port 'fp_INTNMI [1]'. 
Warning: NTL_WARN_038: u_soc (cell: M7S_SOC) in design 'mcu_armcm3' has 219 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:246: Instantiating black box module 'M7S_SOC'. 
Warning: NTL_WARN_039: Open input port 'pllrst'. 
Warning: NTL_WARN_038: pll_u0 (cell: M7S_PLL) in design 'pll_v1' has 1 open port(s). 
Warning: NTL_WARN_043: F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v:100: Instantiating black box module 'M7S_PLL'. 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_clk' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_0' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_1' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_2' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_lvds_tx_3' of empty design 'M7S_IO_LVDS' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded! 
Info: NTL_INFO_014: Instance 'dll_u0' of empty design 'M7S_DLL' cannot be expanded! 
Info: NTL_INFO_014: Instance 'u_soc' of empty design 'M7S_SOC' cannot be expanded! 
Info: NTL_INFO_014: Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded! 
Warning: NTL_WARN_041: Template 'ahb_master' is removed. 
Warning: NTL_WARN_041: Template 'colorbar_gen' is removed. 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: OPT_W_018: Instance 'u_sdram_to_RGB/u_ahb_master/u64' of design 'ahb_master_ipc_sub_block_8_1' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/dma_addr__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/ahm_error__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/prefetch_wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[0]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[1]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[2]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[3]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[4]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[5]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[6]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[7]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[8]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[9]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[10]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[11]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[12]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[13]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[14]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[15]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[16]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[17]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[18]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[19]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[20]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[21]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[22]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[23]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[24]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[25]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[26]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[27]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[28]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[29]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[30]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[31]' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_pop__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_005: Register 'u_sdram_to_RGB/u_ahb_master/wdata_sel__reg' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Warning: OPT_W_003: Design instance 'u_sdram_to_RGB/u_ahb_master/u63' in 'demo_sd_to_lcd' is removed due to non-observable output. 
Info: OPT_I_007: Port 'CO' in design 'ahb_master_ipc_add_block_8_0' is detected floating without fanouts. 
Primace 7.3 AST_Frontend was successful!
857 warning(s), 0 error(s).
CPU Time: 9.859 seconds, Peak Memory: 70 MB
command: ast "-dev" "M7A12N0F484C7" "-v" "outputs/demo_sd_to_lcd.asv" "-top" "demo_sd_to_lcd" "-vo" "outputs/demo_sd_to_lcd.amv" "-whitebox" "-isyn" "-fca" "-keep_latch" "-keep_floating" "-optimize_primitives" "-aoc" "outputs/demo_sd_to_lcd_ast.aoc" "-min_ce_fanout" "4" "-carry_opt" "-magic" "-mode" "best_timing" "-use_dsp" "auto" "-simple_hierarchy" "outputs/demo_sd_to_lcd_simp_hier.v"
-----------------------------------------------------------------------------
Primace AST Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\generic.v...
Info: S10001: Reading technology library file F:/capital_micro/primace7.3\data\lib\agate_lib_m7s.v...
Info: S10101: Set top-level entity name: demo_sd_to_lcd.
Info: S10002: Reading AOC file outputs/demo_sd_to_lcd_ast.aoc...
Info: S10003: Reading ASV file outputs/demo_sd_to_lcd.asv...
Info: S10205: Start advanced logic optimization.
Info: S10206: Finish advanced logic optimization.
Info: S10304: magic: 8.7280 second(s), total 9.5550 second(s). Peak memory 20 MB.
Info: S10204: Generating synthesis design report...
Info: S10004: Output AMV file: outputs/demo_sd_to_lcd.amv.
Info: S10005: Output AMA file: outputs/demo_sd_to_lcd.ama.
Primace 7.3 AST was successful!
0 warning(s), 0 error(s).
CPU Time: 11.692 seconds, Peak Memory: 24 MB
command: agv2aoc "-v" "outputs/demo_sd_to_lcd.amv" "-o" "demo_sd_to_lcd.aoc" "-dev" "M7A12N0F484C7" "-io" "-top" "demo_sd_to_lcd"
-----------------------------------------------------------------------------
Primace agv2aoc Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Primace 7.3 agv2aoc was successful!
0 warning(s), 0 error(s).
CPU Time: 0.484 seconds, Peak Memory: 16 MB
command: cstool "scripts/syn_gen_db.tcl"
command: cstool "scripts/fplan.tcl"
command: cstool "scripts/assigner_cstool.tcl"
command: cstool "scripts/refiner_new.tcl"
Placer successed. See outputs/placer.log for detailed information
command: cstool "scripts/fixer.tcl"
command: cstool "scripts/fixer_drc.tcl"
command: cstool "scripts/pack.tcl"
command: cstool "scripts/route.tcl"
Router successed. See outputs/router.log for detailed information
command: agtc "-n" "demo_sd_to_lcd.arv" "-temperature" "85" "-voltage" "0.99" "-process" "3" "-cs"
-----------------------------------------------------------------------------
Primace Timing Calculator Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: Loading timing data from lib...
Info: Loading finished!
Info: T0501: Output SDF file to: demo_sd_to_lcd.sdf.
Primace 7.3 Timing Calculator was successful!
0 warning(s), 0 error(s).
CPU Time: 2.683 seconds, Peak Memory: 83 MB
command: cstimer "-encoding" "utf-8" "../scripts/run_sta.tcl"
-----------------------------------------------------------------------------
Primace Timing Analysis Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
demo_sd_to_lcd.arv, 2062: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam dedicated_io_cell_u318_inst.optional_function = "UART2_RXD_I";
                                                                      ^
demo_sd_to_lcd.arv, 2298: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_sck_inst.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 2684: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u275_inst.optional_function = "ODT,CSN";
                                                                  ^
demo_sd_to_lcd.arv, 3005: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u255_inst.optional_function = "RASN,CASN";
                                                                    ^
demo_sd_to_lcd.arv, 3169: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u245_inst.optional_function = "A8,A11";
                                                                 ^
demo_sd_to_lcd.arv, 3721: parameter 'emb5k_2_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_3";
                                                                                                   ^
demo_sd_to_lcd.arv, 3739: parameter 'emb5k_4_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_1";
                                                                                                   ^
demo_sd_to_lcd.arv, 3744: parameter 'emb5k_1_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_0";
                                                                                                   ^
demo_sd_to_lcd.arv, 3768: parameter 'emb5k_3_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_2";
                                                                                                   ^
demo_sd_to_lcd.arv, 3899: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u235_inst.optional_function = "DQ3,DQ5";
                                                                  ^
demo_sd_to_lcd.arv, 4314: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u215_inst.optional_function = "DQ9,DM1";
                                                                  ^
demo_sd_to_lcd.arv, 4492: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_buttonIn4_inst.optional_function = "";
                                                      ^
demo_sd_to_lcd.arv, 4943: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam io_cell_clk_i_inst.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 6825: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_0.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 6959: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_1.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7093: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_2.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7227: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_3.optional_function = "";
                                                  ^
demo_sd_to_lcd.arv, 7855: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u271_inst.optional_function = "BA0,BA2";
                                                                  ^
demo_sd_to_lcd.arv, 8076: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u267_inst.optional_function = "A7,A5";
                                                                ^
demo_sd_to_lcd.arv, 8439: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u261_inst.optional_function = "A9,A13";
                                                                 ^
demo_sd_to_lcd.arv, 8891: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u251_inst.optional_function = "A12,A10";
                                                                  ^
demo_sd_to_lcd.arv, 9125: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u247_inst.optional_function = "A14,A1";
                                                                 ^
demo_sd_to_lcd.arv, 9583: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u237_inst.optional_function = "DQ4,CKE";
                                                                  ^
demo_sd_to_lcd.arv, 10031: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u231_inst.optional_function = "DQ8,DQ1";
                                                                  ^
demo_sd_to_lcd.arv, 10201: parameter 'cfg_use_cal1_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10203: parameter 'cfg_use_cal1_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10260: parameter 'optional_function' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.optional_function = "VREF0,DQ12";
                                                                     ^
demo_sd_to_lcd.arv, 10273: parameter 'cfg_use_cal0_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10276: parameter 'cfg_use_cal0_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 10760: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u221_inst.optional_function = "DQ7,DM0";
                                                                  ^
demo_sd_to_lcd.arv, 11275: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u211_inst.optional_function = "DQ0,DQ11";
                                                                   ^
demo_sd_to_lcd.arv, 11544: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u207_inst.optional_function = "DQ6,DQ2";
                                                                  ^
demo_sd_to_lcd.arv, 12101: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_miso_inst.optional_function = "";
                                                     ^
demo_sd_to_lcd.arv, 12636: parameter 'emb5k_2_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_2";
                                                                                                   ^
demo_sd_to_lcd.arv, 12654: parameter 'emb5k_4_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_0";
                                                                                                   ^
demo_sd_to_lcd.arv, 12659: parameter 'emb5k_1_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_1";
                                                                                                   ^
demo_sd_to_lcd.arv, 12683: parameter 'emb5k_3_inst' not found on cell 'M7S_EMB18K'.
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_3";
                                                                                                   ^
demo_sd_to_lcd.arv, 15003: parameter 'inclk_period' not found on cell 'M7S_PLL'.
 defparam u_pll_pll_u0.inclk_period = 10000;
                                            ^
demo_sd_to_lcd.arv, 15161: parameter 'optional_function' not found on cell 'M7S_IO_PCISG'.
 defparam dedicated_io_cell_u319_inst.optional_function = "UART2_TXD_O";
                                                                      ^
demo_sd_to_lcd.arv, 16116: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u269_inst.optional_function = "A0,A3";
                                                                ^
demo_sd_to_lcd.arv, 16367: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u263_inst.optional_function = "A2,RESETN";
                                                                    ^
demo_sd_to_lcd.arv, 16481: parameter 'cfg_use_cal1_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16483: parameter 'cfg_use_cal1_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16540: parameter 'optional_function' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.optional_function = "VREF1,WEN";
                                                                    ^
demo_sd_to_lcd.arv, 16553: parameter 'cfg_use_cal0_0' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_0 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16556: parameter 'cfg_use_cal0_1' not found on cell 'M7S_IO_VREF'.
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_1 = 0;
                                                         ^
demo_sd_to_lcd.arv, 16743: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u253_inst.optional_function = "CLK,CLKN";
                                                                   ^
demo_sd_to_lcd.arv, 17062: parameter 'optional_function' not found on cell 'M7S_IO_CAL'.
 defparam dedicated_io_cell_u243_inst.optional_function = "CAL,A6";
                                                                 ^
demo_sd_to_lcd.arv, 17201: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u240_inst.optional_function = "BA1,A4";
                                                                 ^
demo_sd_to_lcd.arv, 17440: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_spi_ssn_inst.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 17574: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u229_inst.optional_function = "DQ14,DQ10";
                                                                    ^
demo_sd_to_lcd.arv, 17794: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u223_inst.optional_function = "DQS1,DQS1N";
                                                                     ^
demo_sd_to_lcd.arv, 18029: parameter 'optional_function' not found on cell 'M7S_IO_DQS'.
 defparam dedicated_io_cell_u219_inst.optional_function = "DQS0,DQS0N";
                                                                     ^
demo_sd_to_lcd.arv, 18224: parameter 'optional_function' not found on cell 'M7S_IO_DDR'.
 defparam dedicated_io_cell_u213_inst.optional_function = "DQ13,DQ15";
                                                                    ^
demo_sd_to_lcd.arv, 18382: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_buttonIn2_inst.optional_function = "";
                                                      ^
demo_sd_to_lcd.arv, 18517: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam u_lvds_u_lvds_tx_clk.optional_function = "";
                                                    ^
demo_sd_to_lcd.arv, 19453: parameter 'inclk_period' not found on cell 'M7S_PLL'.
 defparam u_lvds_pll_u0.inclk_period = 10000;
                                             ^
demo_sd_to_lcd.arv, 19774: parameter 'optional_function' not found on cell 'M7S_IO_LVDS'.
 defparam io_cell_rstn_i_inst.optional_function = "";
                                                   ^
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm emb5k_3_inst not found in cell M7S_EMB18K
parm emb5k_1_inst not found in cell M7S_EMB18K
parm emb5k_4_inst not found in cell M7S_EMB18K
parm emb5k_2_inst not found in cell M7S_EMB18K
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm cfg_use_cal0_1 not found in cell M7S_IO_VREF
parm cfg_use_cal0_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_VREF
parm cfg_use_cal1_1 not found in cell M7S_IO_VREF
parm cfg_use_cal1_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm emb5k_3_inst not found in cell M7S_EMB18K
parm emb5k_1_inst not found in cell M7S_EMB18K
parm emb5k_4_inst not found in cell M7S_EMB18K
parm emb5k_2_inst not found in cell M7S_EMB18K
parm inclk_period not found in cell M7S_PLL
parm optional_function not found in cell M7S_IO_PCISG
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DDR
parm cfg_use_cal0_1 not found in cell M7S_IO_VREF
parm cfg_use_cal0_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_VREF
parm cfg_use_cal1_1 not found in cell M7S_IO_VREF
parm cfg_use_cal1_0 not found in cell M7S_IO_VREF
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_CAL
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_DQS
parm optional_function not found in cell M7S_IO_DDR
parm optional_function not found in cell M7S_IO_LVDS
parm optional_function not found in cell M7S_IO_LVDS
parm inclk_period not found in cell M7S_PLL
parm optional_function not found in cell M7S_IO_LVDS
ANDARA: Reading SDC file: ../constraint/myconstraint.sdc
ANDARA: Reading SDC file: F:/capital_micro/primace7.3/bin/template/project/propagated_clock.sdc
Read the sdf file demo_sd_to_lcd.sdf 
WNS= 100003944.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 699
Primace 7.3 Timing Analysis was successful!
0 warning(s), 0 error(s).
CPU Time: 0.764 seconds, Peak Memory: 32 MB
command: abcgen "-p" "outputs/demo_sd_to_lcd.apa" "-r" "outputs/demo_sd_to_lcd.ara" "-aoc" "demo_sd_to_lcd.aoc" "-abc" "outputs/demo_sd_to_lcd.abc" "-iostatus" "x"
-----------------------------------------------------------------------------
Primace abcgen Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Run started on Tuesday, 19 May 15, at 23:39:33
I/00053: Input APA file: outputs/demo_sd_to_lcd.apa.
I/00054: Input ARA file: outputs/demo_sd_to_lcd.ara.
I/00055: Input AOC file: demo_sd_to_lcd.aoc.
I/00056: Load Netlist file: outputs/demo_sd_to_lcd.arv.
I/00059: Load user library: F:/capital_micro/primace7.3/data/lib/agate_lib_m7s.v.
Load CFG file: 'F:/capital_micro/primace7.3/data/catalog/M7S/M7S.cfg
I/00025: Loading DeviceDB ... 
I/00026: Loading DeviceDB finished. 
I/00039: Processing placed cells ... 
W/00040: Internal warning: No inverted mux found for 'sbid1_0_1_csi_logic:is_le_cin_inv'. 
I/00041: Processing placed cells finished. 
I/00045: Processing routed nets ... 
I/00046: Processing routed nets finished. 
I/00047: Processing IO constraintion ... 
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn2(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'buttonIn2(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn3(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'buttonIn3(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'buttonIn4(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'buttonIn4(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'keep_cfg' of signal 'clk_i(M7S_IO_PCISG)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'vpci_en' of signal 'clk_i(M7S_IO_PCISG)' is configed to 1'b0 according IO settings '2.5V'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'clk_out_n(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'clk_out_p(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'display_sel(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'display_sel(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'rstn_i(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_1' of signal 'rstn_i(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_miso(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|input'.
I/00090: The parameter 'keep_cfg_0' of signal 'spi_miso(M7S_IO_LVDS)' is configed to 2'b00 according IO settings 'none'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_0' of signal 'spi_mosi(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_1' of signal 'spi_sck(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 1'b0 according IO settings '2.5V|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fast'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 1'b1 according IO settings 'fast'.
I/00090: The parameter 'pdr_cfg_1' of signal 'spi_ssn(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_0_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_1_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_2_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_1' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_n_3_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_0_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_1_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_2_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00090: The parameter 'cml_tx_en_cfg' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'LVDS|output'.
I/00090: The parameter 'ndr_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'ns_lv_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 2'b11 according IO settings 'fastest'.
I/00090: The parameter 'ns_lv_fastestn_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 1'b0 according IO settings 'fastest'.
I/00090: The parameter 'pdr_cfg_0' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b0000 according IO settings 'LVDS'.
I/00090: The parameter 'td_cfg' of signal 'tx_out_p_3_(M7S_IO_LVDS)' is configed to 4'b1000 according IO settings 'external'.
I/00050: Processing IO constraintion finished. 
I/00052: Output ABC file to: outputs/demo_sd_to_lcd.abc.
Primace 7.3 abcgen was successful!
1 warning(s), 0 error(s).
CPU Time: 1.326 seconds, Peak Memory: 177 MB
command: acfgen "-iostatus" "x" "-abc" "outputs/demo_sd_to_lcd.abc" "-bin" "outputs/demo_sd_to_lcd_bin.acf"
-----------------------------------------------------------------------------
Primace acfgen Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Run started on Tuesday, 19 May 15, at 23:39:34
I/00069: Parsing ABC file:outputs/demo_sd_to_lcd.abc ...
I/00070: Device name: M7A12N0F484C7.
I/00071: Parsing ABC file finished.
I/00089: Set Configuration Voltage to 4.
I/00025: Loading DeviceDB ... 
I/00026: Loading DeviceDB finished. 
I/00082: Loading memory map F:/capital_micro/primace7.3/data/catalog/M7S/M7S.mmp ...
I/00083: Loading memory map finished.
I/00076: Loading initialization data file: G:\大创\Scaler\Scaler_With_LCD\src\lcd_demo_m7.hex.
I/00072: Parsing HEX file: G:\大创\Scaler\Scaler_With_LCD\src\lcd_demo_m7.hex.
I/00074: Parsing HEX file finished.
I/00077: Loading initialization data file finished.
I/00085: Ignore abc item 'array.C18R16.le_tile.le_guts.carry_skip_out(CARRY_SKIP_OUT):ALLOW_SKIP'.
I/00085: Ignore abc item 'array.C18R16.le_tile.le_guts.carry_skip_out(CARRY_SKIP_OUT):CIN_BELOW'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_1_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_1_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_1_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_2_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_2_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_2_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_3_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_3_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_3_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_4_operation_mode'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_4_porta_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.emb18k():emb5k_4_portb_data_width'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r3_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r2_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r1_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R13.emb_guts.emb18k_wrap.c1r4_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_16(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_17(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_1_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_1_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_1_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_2_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_2_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_2_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_3_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_3_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_3_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k(M7S_EMB18K):emb5k_4_operation_mode'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_4_porta_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.emb18k():emb5k_4_portb_data_width'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_3(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_11(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_4(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_12(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_5(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_13(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_6(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_14(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_0(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_8(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_7(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_15(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r3_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_1(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r2_mux_db_9(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r1_mux_db_10(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_2(CFGMUX6S5):SEL'.
I/00085: Ignore abc item 'array.C15R17.emb_guts.emb18k_wrap.c1r4_mux_db_10(CFGMUX6S5):SEL'.
I/00065: Output ACF file to: outputs/demo_sd_to_lcd_bin.acf.
Primace 7.3 acfgen was successful!
0 warning(s), 0 error(s).
CPU Time: 1.716 seconds, Peak Memory: 168 MB
======== Project compile was successed. 446 warning(s), 0 error(s) ========
======== Synthesis started at 周三 五月 20 10:20:45 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Wednesday, 20 May 15, at 10:20:45.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = inputCtrl. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./inputCtrl.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Info: COM_INFO_000: Done design import.
Error: RTLE_PAR_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:68: Verilog 'parse error', token 'end'. 
Info: CMD_INFO_002: Creating DB... 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Error: RDDSG_102: Failed in running HDL synthesizer! 
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Warning: GET_WARN_12: Cannot find object matching search pattern 'inputCtrl'! 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Error: CMD_ERR_033: Cannot find current_design 'inputCtrl'! 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: LNKDSG_005: Port 'out' in design 'DELAY_BUF' has no driver. 
Primace 7.3 AST_Frontend was failed!
26 warning(s), 3 error(s).
CPU Time: 4.337 seconds, Peak Memory: 61 MB
======== Synthesis was failed. 26 warning(s), 3 error(s) ========
======== Synthesis started at 周三 五月 20 10:21:31 2015 ========
command: ast_frontend "-agate_log_mode" "-f" "../scripts/syn.tcl"
-----------------------------------------------------------------------------
Primace AST_Frontend Tool Version 7.3 Build 20150130
Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Info: S6001: Run started on Wednesday, 20 May 15, at 10:21:31.
Info: COM_INFO_000: The "INCENTIA" environment variable rather than "DESIGNCRAFT" is set. Using INCENTIA instead ...
Info: COM_INFO_000: Processing command script file '../scripts/syn.tcl'...
Info: CMD_INFO_005: Create a new user variable 'is_gui_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'reportprogress' = reportProgress.exe. 
Info: CMD_INFO_005: Create a new user variable 'win_platform' = true. 
Info: CMD_INFO_005: Create a new user variable 'syn_dir' = F:/capital_micro/primace7.3/ast_frontend/. 
Info: CMD_INFO_005: Create a new user variable 'output_dir' = .. 
Info: CMD_INFO_005: Create a new user variable 'design_name' = inputCtrl. 
Info: CMD_INFO_005: Create a new user variable 'outfile' = ./inputCtrl.asv. 
Info: CMD_INFO_005: Create a new user variable 'bbox_lib' = syn_black_box_m7s.v. 
Info: CMD_INFO_005: Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v ../src/scalerForM7.v ../src/sdram_to_RGB.v. 
Info: CMD_INFO_005: Create a new user variable 'extract_latch' = true. 
Info: CMD_INFO_005: Create a new user variable 'fca_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'resource_expand_bits' = 6. 
Info: CMD_INFO_005: Create a new user variable 'fcc_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'extract_ram' = false. 
Info: CMD_INFO_005: Create a new user variable 'extract_mem_size' = 3. 
Info: CMD_INFO_005: Create a new user variable 'keep_hierarchy_en' = 0. 
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl. 
Info: CMD_INFO_005: Create a new user variable 'enable_low' = 0. 
Info: CMD_INFO_005: Create a new user variable 'syn_db' = cswitch_ast_frontend_griffin_2.0_cygwin.db. 
Info: CMD_INFO_005: Create a new user variable 'dontuseprims' = F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Info: CMD_INFO_005: Create a new user variable 'fcm_en' = true. 
Info: CMD_INFO_005: Create a new user variable 'push_register_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'expand_en' = 0. 
Info: CMD_INFO_005: Create a new user variable 'bbox_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_en' = 1. 
Info: CMD_INFO_005: Create a new user variable 'bbox_param' = bbox. 
Info: CMD_INFO_005: Create a new user variable 'gate_netlist_param' = gate_netlist. 
Info: CMD_INFO_005: Create a new user variable 'mux_opt_en' = false. 
Info: CMD_INFO_005: Create a new user variable 'ipc_set_en' = true. 
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
Info: CMD_INFO_005: Create a new user variable 'failed' = 0. 
Info: CMD_INFO_005: Create a new user variable 'optmode' = 0. 
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
Info: COM_INFO_000: Depositing template 'ahb_master'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
Info: COM_INFO_000: Depositing template 'colorbar_gen'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
Info: COM_INFO_000: Depositing template 'Cal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
Info: COM_INFO_000: Depositing template 'coefCal'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
Info: COM_INFO_000: Depositing template 'inputCtrl'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
Info: COM_INFO_000: Depositing template 'ramFifo'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
Info: COM_INFO_000: Depositing template 'scaler'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
Info: COM_INFO_000: Depositing template 'scalerForM7'.
Info: COM_INFO_000: Reading file 'g:/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:58: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_MXASGN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:60: mixing blocking assignment with non-blocking assignment to a signal (work) could induce incorrect logic.  It is not recommended.. 
Warning: RTLW_XPORT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:10: port 'iVsyn' is declared in port list but not delclared in the module/primitive. 
Warning: RTLW_XSYN_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:61: bad code style for circuit synthesis:  . 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:55: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:54: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'work' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'inEn' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-11) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-12) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-13) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-14) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-15) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-16) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-17) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-18) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-19) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-20) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-21) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-22) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-23) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-24) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-25) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-26) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-27) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-28) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-29) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-30) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-31) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:49: In this procedure block, variable 'test' (bit-32) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-0) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-1) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-2) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-3) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-4) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-5) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-6) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-7) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-8) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-9) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-10) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-11) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-12) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-13) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-14) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-15) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-16) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-17) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-18) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-19) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-20) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-21) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-22) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_XASYNCINIT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v:172: In this procedure block, variable 'dataOut' (bit-23) is not initialized in asynchronous branch(es) even though the process is controlled by asynchronous controls. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:56: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:60: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:48: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:74: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:66: cannot find clock signal of the process. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:217: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:219: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:221: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:226: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_ASYNL_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:228: Synthesizing sequential elements with asynchronous load/data.  Pay attention to the results from the sequential mapper. If no direct implementation (with asynchronous load/data) is available, it may cause simulation mismatches.. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v:206: cannot find clock signal of the process. 
Warning: RTLW_IPCK_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v:44: cannot find clock signal of the process. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: COM_WARN_000: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v:46: variable 'shift_dividend' is missing from the sensitivity list.
Warning: RTLW_MISSEN_001: Simulation mismatch may be resulted. 
Warning: RTLW_XPORT_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:10: port 'iVsyn' is declared in port list but not delclared in the module/primitive. 
Info: COM_INFO_000: Done design import.
Error: RTLE_MSEQDEV_001: g:/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v:63: Variable 'inEn' (bit-0) is multiply driven by different sequential devices.  The bit is previously touched at line 49 (file /cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v). 
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'ahb_master'!
Info: COM_INFO_000: Reading file 'F:/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
Info: COM_INFO_000: Done design import.
Info: CMD_INFO_002: Creating DB... 
Info: CMD_INFO_003: Done DB conversion. 
Info: COM_INFO_000: Current design is 'DELAY_BUF'!
Info: CMD_INFO_005: Create a new user variable 'opt_cmd' = optimize. 
Info: COM_INFO_000: Current design is 'inputCtrl'!
Info: CMD_INFO_004: Sourcing file F:/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl. 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_PG_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_FC_LOGIC_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_CFA0" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_LUT4_PRIM_F0CA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mpq2ser" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/mem_ctl" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_FIFO_PRIM" 
Warning: GET_WARN_3: No library_cell matches search pattern "cswitch_typical/CS_SPRAM_PRIM" 
Info: COM_INFO_000: Linking priority: *designs* cswitch_typical (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
Warning: OPT_W_003: Design instance 'u471' in 'inputCtrl' is removed due to non-observable output. 
Warning: OPT_W_003: Design instance 'u473' in 'inputCtrl' is removed due to non-observable output. 
Warning: OPT_W_003: Design instance 'u475' in 'inputCtrl' is removed due to non-observable output. 
Warning: OPT_W_003: Design instance 'u477' in 'inputCtrl' is removed due to non-observable output. 
Info: OPT_I_007: Port 'DIFF[9]' in design 'inputCtrl_ipc_sub_block_10_1' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[8]' in design 'inputCtrl_ipc_sub_block_10_1' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[7]' in design 'inputCtrl_ipc_sub_block_10_1' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[6]' in design 'inputCtrl_ipc_sub_block_10_1' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[5]' in design 'inputCtrl_ipc_sub_block_10_1' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[4]' in design 'inputCtrl_ipc_sub_block_10_1' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[3]' in design 'inputCtrl_ipc_sub_block_10_1' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[2]' in design 'inputCtrl_ipc_sub_block_10_1' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[1]' in design 'inputCtrl_ipc_sub_block_10_1' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[0]' in design 'inputCtrl_ipc_sub_block_10_1' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[0]' in design 'inputCtrl_ipc_sub_block_10_3' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[1]' in design 'inputCtrl_ipc_sub_block_10_3' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[2]' in design 'inputCtrl_ipc_sub_block_10_3' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[3]' in design 'inputCtrl_ipc_sub_block_10_3' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[4]' in design 'inputCtrl_ipc_sub_block_10_3' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[5]' in design 'inputCtrl_ipc_sub_block_10_3' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[6]' in design 'inputCtrl_ipc_sub_block_10_3' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[7]' in design 'inputCtrl_ipc_sub_block_10_3' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[8]' in design 'inputCtrl_ipc_sub_block_10_3' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[9]' in design 'inputCtrl_ipc_sub_block_10_3' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[0]' in design 'inputCtrl_ipc_sub_block_10_5' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[1]' in design 'inputCtrl_ipc_sub_block_10_5' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[2]' in design 'inputCtrl_ipc_sub_block_10_5' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[3]' in design 'inputCtrl_ipc_sub_block_10_5' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[4]' in design 'inputCtrl_ipc_sub_block_10_5' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[5]' in design 'inputCtrl_ipc_sub_block_10_5' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[6]' in design 'inputCtrl_ipc_sub_block_10_5' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[7]' in design 'inputCtrl_ipc_sub_block_10_5' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[8]' in design 'inputCtrl_ipc_sub_block_10_5' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[9]' in design 'inputCtrl_ipc_sub_block_10_5' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[0]' in design 'inputCtrl_ipc_sub_block_10_7' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[1]' in design 'inputCtrl_ipc_sub_block_10_7' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[2]' in design 'inputCtrl_ipc_sub_block_10_7' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[3]' in design 'inputCtrl_ipc_sub_block_10_7' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[4]' in design 'inputCtrl_ipc_sub_block_10_7' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[5]' in design 'inputCtrl_ipc_sub_block_10_7' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[6]' in design 'inputCtrl_ipc_sub_block_10_7' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[7]' in design 'inputCtrl_ipc_sub_block_10_7' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[8]' in design 'inputCtrl_ipc_sub_block_10_7' is detected floating without fanouts. 
Info: OPT_I_007: Port 'DIFF[9]' in design 'inputCtrl_ipc_sub_block_10_7' is detected floating without fanouts. 
Info: OPT_I_007: Port 'CO' in design 'inputCtrl_ipc_add_block_16_0' is detected floating without fanouts. 
Info: OPT_I_007: Port 'CO' in design 'inputCtrl_ipc_add_block_16_1' is detected floating without fanouts. 
Primace 7.3 AST_Frontend was failed!
156 warning(s), 1 error(s).
CPU Time: 8.393 seconds, Peak Memory: 67 MB
======== Synthesis was failed. 64 warning(s), 0 error(s) ========
======== RTL simulation started at 周三 五月 20 10:21:51 2015 ========
command: F:\modeltech_10.1a\win32/modelsim.exe "-do" "inputCtrl_rtl_sim.do"
======== RTL simulation was successed. 0 warning(s), 0 error(s) ========
