<!DOCTYPE html><html lang="zh-CN" data-theme="dark"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>VHDL_构造体的描述方式 | YILON</title><meta name="author" content="YILON"><meta name="copyright" content="YILON"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#0d0d0d"><meta name="description" content="VHDL对硬件系统可用三种方式进行描述：  行为描述 RTL描述（数据流描述） 结构体描述  后两者可以进行逻辑综合，而行为描述很多时候只能用于系统仿真。 构造体的行为描述方式 行为描述方式程序中大量采用算术运算、关系运算、惯性延迟、传输延时等难以进行逻辑综合的VHDL语句。 构造体的并行处理段中的代入语句 前面提到构造体的并行处理段中，会包含各种子结构。 其实这也可以包含单纯的代入语句。 在构造">
<meta property="og:type" content="article">
<meta property="og:title" content="VHDL_构造体的描述方式">
<meta property="og:url" content="http://example.com/2024/03/17/VHDL_%E6%9E%84%E9%80%A0%E4%BD%93%E7%9A%84%E6%8F%8F%E8%BF%B0%E6%96%B9%E5%BC%8F/index.html">
<meta property="og:site_name" content="YILON">
<meta property="og:description" content="VHDL对硬件系统可用三种方式进行描述：  行为描述 RTL描述（数据流描述） 结构体描述  后两者可以进行逻辑综合，而行为描述很多时候只能用于系统仿真。 构造体的行为描述方式 行为描述方式程序中大量采用算术运算、关系运算、惯性延迟、传输延时等难以进行逻辑综合的VHDL语句。 构造体的并行处理段中的代入语句 前面提到构造体的并行处理段中，会包含各种子结构。 其实这也可以包含单纯的代入语句。 在构造">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/private_img/cover3.svg">
<meta property="article:published_time" content="2024-03-17T05:05:25.000Z">
<meta property="article:modified_time" content="2024-06-03T07:29:13.324Z">
<meta property="article:author" content="YILON">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="VHDL">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/private_img/cover3.svg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2024/03/17/VHDL_%E6%9E%84%E9%80%A0%E4%BD%93%E7%9A%84%E6%8F%8F%E8%BF%B0%E6%96%B9%E5%BC%8F/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'undefined')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'undefined')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"未找到符合您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":300,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: true,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'VHDL_构造体的描述方式',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  isShuoshuo: false
}</script><meta name="generator" content="Hexo 7.3.0"></head><body><div id="web_bg" style="background-color: #4582A0;"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img text-center"><img src="/private_img/avatar.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data text-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">94</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">99</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(/private_img/cover3.svg);"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><span class="site-name">YILON</span></a><a class="nav-page-title" href="/"><span class="site-name">VHDL_构造体的描述方式</span></a></span><div id="menus"><div id="search-button"><span class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></span></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">VHDL_构造体的描述方式</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2024-03-17T05:05:25.000Z" title="发表于 2024-03-17 13:05:25">2024-03-17</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2024-06-03T07:29:13.324Z" title="更新于 2024-06-03 15:29:13">2024-06-03</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/VHDL/">VHDL</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><p>VHDL对硬件系统可用三种方式进行描述：</p>
<ul>
<li>行为描述</li>
<li>RTL描述（数据流描述）</li>
<li>结构体描述</li>
</ul>
<p>后两者可以进行逻辑综合，而行为描述很多时候只能用于系统仿真。</p>
<h1>构造体的行为描述方式</h1>
<p>行为描述方式程序中大量采用算术运算、关系运算、惯性延迟、传输延时等难以进行逻辑综合的VHDL语句。</p>
<h2 id="构造体的并行处理段中的代入语句">构造体的并行处理段中的代入语句</h2>
<p>前面提到构造体的<code>并行处理段</code>中，会包含各种子结构。<br>
其实这也可以包含单纯的代入语句。</p>
<p>在构造体的<code>并行处理段</code>中，代入语句通常为：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">信号 &lt;= 信号表达式;</span><br></pre></td></tr></table></figure>
<p>代入语句的右式<kbd>RHS</kbd>中的信号称为<code>敏感量</code>。<br>
当任一敏感量发生变化时，代入语句便会被触发。</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">--信号表达式可以只是单纯的信号运算式</span></span><br><span class="line">a &lt;= b <span class="keyword">NOR</span> (c <span class="keyword">AND</span> d);</span><br><span class="line"></span><br><span class="line"><span class="comment">--可以后跟AFTER表示代入语句被触发后延时一段时间再执行代入</span></span><br><span class="line">a &lt;= b <span class="keyword">AFTER</span> <span class="number">5</span> ns;</span><br><span class="line"></span><br><span class="line"><span class="comment">--可以设定条件触发信号代入</span></span><br><span class="line">a &lt;= 表达式<span class="number">1</span> <span class="keyword">WHEN</span> 布尔判断式<span class="number">1</span> <span class="keyword">ELSE</span></span><br><span class="line">     表达式<span class="number">2</span> <span class="keyword">WHEN</span> 布尔判断式<span class="number">2</span> <span class="keyword">ELSE</span></span><br><span class="line">     表达式<span class="number">3</span> <span class="keyword">WHEN</span> 布尔判断式<span class="number">3</span> <span class="keyword">ELSE</span></span><br><span class="line">     <span class="comment">--...</span></span><br><span class="line">     表达式n;  <span class="comment">--当上面判断式都为FLASE时，代入此值</span></span><br><span class="line"></span><br><span class="line"><span class="comment">--可以设定根据指定信号的取值进行赋值</span></span><br><span class="line"><span class="keyword">WITH</span> 指定信号 <span class="keyword">SELECT</span></span><br><span class="line">a &lt;= 表达式<span class="number">1</span> <span class="keyword">WHEN</span> 指定信号取值<span class="number">1</span>,</span><br><span class="line">     表达式<span class="number">2</span> <span class="keyword">WHEN</span> 指定信号取值<span class="number">2</span>,</span><br><span class="line">     <span class="comment">--...</span></span><br><span class="line">     表达式n <span class="keyword">WHEN</span> <span class="keyword">OTHERS</span>;  <span class="comment">--当指定信号取值不是上面时，代入此值</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h3 id="关于延时">关于延时</h3>
<h4 id="惯性延时">惯性延时</h4>
<p>所谓惯性延时，指实际系统中输入信号发生变化，到输出信号发生变化肯定是有一段延时的。<br>
因此，<br>
<strong>如果输入信号的变化周期小于系统惯性延时，则输出不会进行响应。</strong></p>
<blockquote>
<p>VHDL设定的延时<strong>默认是惯性的</strong>，也可以在信号表达式前加<kbd>INERTIAL</kbd>显式定义。<br>
在仿真时为了模拟硬件电路的实际工作情况，一般代入语句都会加上惯性延时。<br>
设定的惯性延时只在行为仿真时有意义，在逻辑综合时会被忽略或需要删除。</p>
</blockquote>
<h4 id="传输延时">传输延时</h4>
<p>传输延时用以模拟实际中信号传输时会出现的线路延迟。<br>
代入语句的传输延时如此定义：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">信号 &lt;= <span class="keyword">TRANSPORT</span> 信号表达式 <span class="keyword">AFTER</span> 时间;</span><br></pre></td></tr></table></figure>
<p>如果设定了传输延时，那么仿真时将不会考虑惯性延时，<br>
不管输入信号变化周期多快，输出信号都会对应地响应。</p>
<p>如果既要模拟惯性延时，又要实现传输延迟，可以使用<kbd>REJECT</kbd>关键字：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">信号 &lt;= <span class="keyword">REJECT</span> 惯性延时 <span class="keyword">INERTIAL</span> 信号表达式  [<span class="keyword">AFTER</span> 传输延时]  <span class="comment">--中括号内容可省略</span></span><br></pre></td></tr></table></figure>
<h3 id="多驱动器语句">多驱动器语句</h3>
<p>一条代入语句对应一个实际中的驱动器。<br>
当某个信号被多个代入语句代入时，即对应实际中多个驱动器连接在同一信号线上，此时信号的实际取值需要进行裁决。</p>
<p>在包集合<kbd>STD_LOGIC_1164</kbd>中定义了用于裁决<kbd>STD_LOGIC</kbd>类型的信号在多驱动器时的取值。</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">-------------------包集合名-----------------------------</span></span><br><span class="line"><span class="keyword">PACKAGE</span> STD_LOGIC_1164 <span class="keyword">IS</span></span><br><span class="line"></span><br><span class="line"><span class="comment">--其它内容省略</span></span><br><span class="line"></span><br><span class="line"><span class="comment">--定义STD_LOGIC类型信号可能的取值</span></span><br><span class="line"><span class="keyword">TYPE</span> <span class="built_in">STD_ULOGIC</span> <span class="keyword">IS</span> (<span class="string">&#x27;U&#x27;</span>,<span class="string">&#x27;X&#x27;</span>,<span class="string">&#x27;0&#x27;</span>,<span class="string">&#x27;1&#x27;</span>,<span class="string">&#x27;Z&#x27;</span>,<span class="string">&#x27;W&#x27;</span>,<span class="string">&#x27;L&#x27;</span>,<span class="string">&#x27;H&#x27;</span>,<span class="string">&#x27;-&#x27;</span>);</span><br><span class="line"></span><br><span class="line"><span class="comment">--该数组类型每位对应各驱动器的输出</span></span><br><span class="line"><span class="keyword">TYPE</span> <span class="built_in">STD_ULOGIC_VECTOR</span> <span class="keyword">IS</span> <span class="keyword">ARRAY</span> (<span class="built_in">NATURAL</span> <span class="keyword">RANGE</span>&lt;&gt;) <span class="keyword">OF</span> <span class="built_in">STD_ULOGIC</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">--定义裁决数组的数据类型</span></span><br><span class="line"><span class="keyword">TYPE</span> STDLOGIC_TABLE <span class="keyword">IS</span> <span class="keyword">ARRAY</span> (<span class="built_in">STD_ULOGIC</span>,<span class="built_in">STD_ULOGIC</span>) <span class="keyword">OF</span> <span class="built_in">STD_ULOGIC</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">--关于STD_LOGIC与STD_LOGIC_VECTOR类型的定义</span></span><br><span class="line"><span class="keyword">SUBTYPE</span> <span class="built_in">STD_LOGIC</span> <span class="keyword">IS</span> resolved <span class="built_in">STD_ULOGIC</span>;</span><br><span class="line"><span class="keyword">TYPE</span> <span class="built_in">STD_LOGIC_VECTOR</span> <span class="keyword">IS</span> <span class="keyword">ARRAY</span> (<span class="built_in">NATURAL</span> <span class="keyword">RANGE</span>&lt;&gt;) <span class="keyword">OF</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">--裁决函数</span></span><br><span class="line"><span class="keyword">FUNCTION</span> resolved(s:<span class="built_in">STD_ULOGIC_VECTOR</span>) <span class="keyword">RETURN</span> <span class="built_in">STD_ULOGIC</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">--其它内容省略</span></span><br><span class="line"><span class="keyword">END</span> <span class="keyword">PACKAGE</span> STD_LOGIC_1164;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">---------------------包集合体-------------------</span></span><br><span class="line"><span class="keyword">PACKAGE</span> <span class="keyword">BODY</span> STD_LOGIC_1164 <span class="keyword">IS</span></span><br><span class="line"></span><br><span class="line"><span class="comment">--其它内容省略</span></span><br><span class="line"></span><br><span class="line"><span class="comment">--裁决表格</span></span><br><span class="line"><span class="keyword">CONSTANT</span> resolution_table:STDLOGIC_TABLE := (</span><br><span class="line">  <span class="comment">--  U   X   0   1   Z   W   L   H   -   </span></span><br><span class="line">    (<span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;U&#x27;</span>),  <span class="comment">-- U</span></span><br><span class="line">    (<span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span>),  <span class="comment">-- X</span></span><br><span class="line">    (<span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;0&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;0&#x27;</span> <span class="string">&#x27;0&#x27;</span> <span class="string">&#x27;0&#x27;</span> <span class="string">&#x27;0&#x27;</span> <span class="string">&#x27;X&#x27;</span>),  <span class="comment">-- 0</span></span><br><span class="line">    (<span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;1&#x27;</span> <span class="string">&#x27;1&#x27;</span> <span class="string">&#x27;1&#x27;</span> <span class="string">&#x27;1&#x27;</span> <span class="string">&#x27;1&#x27;</span> <span class="string">&#x27;X&#x27;</span>),  <span class="comment">-- 1</span></span><br><span class="line">    (<span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;0&#x27;</span> <span class="string">&#x27;1&#x27;</span> <span class="string">&#x27;Z&#x27;</span> <span class="string">&#x27;W&#x27;</span> <span class="string">&#x27;L&#x27;</span> <span class="string">&#x27;H&#x27;</span> <span class="string">&#x27;X&#x27;</span>),  <span class="comment">-- Z</span></span><br><span class="line">    (<span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;0&#x27;</span> <span class="string">&#x27;1&#x27;</span> <span class="string">&#x27;W&#x27;</span> <span class="string">&#x27;W&#x27;</span> <span class="string">&#x27;W&#x27;</span> <span class="string">&#x27;W&#x27;</span> <span class="string">&#x27;X&#x27;</span>),  <span class="comment">-- W</span></span><br><span class="line">    (<span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;0&#x27;</span> <span class="string">&#x27;1&#x27;</span> <span class="string">&#x27;L&#x27;</span> <span class="string">&#x27;W&#x27;</span> <span class="string">&#x27;W&#x27;</span> <span class="string">&#x27;W&#x27;</span> <span class="string">&#x27;X&#x27;</span>),  <span class="comment">-- L</span></span><br><span class="line">    (<span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;0&#x27;</span> <span class="string">&#x27;1&#x27;</span> <span class="string">&#x27;H&#x27;</span> <span class="string">&#x27;W&#x27;</span> <span class="string">&#x27;W&#x27;</span> <span class="string">&#x27;H&#x27;</span> <span class="string">&#x27;X&#x27;</span>),  <span class="comment">-- H</span></span><br><span class="line">    (<span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span>)   <span class="comment">-- -    </span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment">裁决函数实现</span></span><br><span class="line"><span class="comment">函数的输入是一个数组，数组各元素是各驱动器的输出值</span></span><br><span class="line"><span class="comment">函数返回信号线应该输出的值</span></span><br><span class="line"><span class="comment">*/</span></span><br><span class="line"><span class="keyword">FUNCTION</span> resolved(s:<span class="built_in">STD_ULOGIC_VECTOR</span>) <span class="keyword">RETURN</span> <span class="built_in">STD_ULOGIC</span> <span class="keyword">IS</span></span><br><span class="line">  <span class="keyword">VARIABLE</span> result:<span class="built_in">STD_ULOGIC</span> := <span class="string">&#x27;Z&#x27;</span>;</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">  <span class="comment">--当只有一个驱动器时直接返回该驱动器的输出</span></span><br><span class="line">  <span class="keyword">IF</span>(s<span class="symbol">&#x27;LENGTH</span> = <span class="number">1</span>) <span class="keyword">THEN</span> <span class="keyword">RETURN</span> s(s<span class="symbol">&#x27;LOW</span>);</span><br><span class="line">  <span class="keyword">ELSE</span></span><br><span class="line">    <span class="comment">--在裁决数组中基于结果与各驱动器的值进行查询，更新结果的值</span></span><br><span class="line">    <span class="keyword">FOR</span> i <span class="keyword">IN</span> s<span class="symbol">&#x27;RANGE</span> <span class="keyword">LOOP</span></span><br><span class="line">      result := resolution_table(result,s(i));</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">LOOP</span>;</span><br><span class="line">  <span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line">  <span class="keyword">RETURN</span> result;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">FUNCTION</span> resolved;</span><br><span class="line"></span><br><span class="line"><span class="comment">--其它部分省略</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">END</span> <span class="keyword">PACKAGE</span> STD_LOGIC_1164;</span><br></pre></td></tr></table></figure>
<p>使用例子：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">VARIABLE</span> output_temp:<span class="built_in">STD_ULOGIC_VECTOR</span>(<span class="number">0</span> <span class="keyword">TO</span> <span class="number">2</span>);</span><br><span class="line"><span class="comment">--假设STD_LOGIC类型的信号signal_1对应3个驱动器</span></span><br><span class="line"><span class="comment">--已将各驱动器的值放到output_temp各位中</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">signal_1 &lt;= resolved(output_tmp);</span><br><span class="line"></span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment">比如output_temp = (&#x27;0&#x27;,&#x27;Z&#x27;,&#x27;Z&#x27;)</span></span><br><span class="line"><span class="comment">那么得到返回值是&#x27;0&#x27;</span></span><br><span class="line"><span class="comment">*/</span></span><br></pre></td></tr></table></figure>
<h2 id="GENERIC语句">GENERIC语句</h2>
<p>这种语句用于不同层次之间的信息传递。<br>
例如，在数据类型说明中，GENERIC可用于位矢量的长度、数组的位长以及器件的延时时间等参数的传递。</p>
<blockquote>
<p>该语句所涉及的除整数类型以外，有其它类型的数据则不能进行逻辑综合。</p>
</blockquote>
<p>基本语法为：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">--在要使用的地方进行定义</span></span><br><span class="line"><span class="keyword">GENERIC</span>(参数<span class="number">1</span>:数据类型 [:= 参数默认值];   <span class="comment">--可以不设定默认值</span></span><br><span class="line">        参数<span class="number">2</span>:数据类型 [:= 参数默认值];</span><br><span class="line">        <span class="comment">--...</span></span><br><span class="line">);      </span><br><span class="line"></span><br><span class="line"><span class="comment">--在设定参数的值的地方使用GENERIC MAP()</span></span><br><span class="line"><span class="keyword">GENERIC</span> <span class="keyword">MAP</span>(参数<span class="number">1</span> =&gt; 要设定的值,参数<span class="number">2</span> =&gt; 要设定的值,...);</span><br><span class="line"></span><br><span class="line"><span class="comment">--也可以不指定参数名，按参数定义的顺序直接设定</span></span><br><span class="line"><span class="keyword">GENERIC</span> <span class="keyword">MAP</span>(参数<span class="number">1</span>要设定的值,参数<span class="number">2</span>要设定的值,...);</span><br><span class="line"></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p>例子：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">entity</span> my_entity <span class="keyword">is</span></span><br><span class="line">  <span class="keyword">generic</span> (</span><br><span class="line">    <span class="literal">WIDTH</span> : <span class="built_in">integer</span> := <span class="number">8</span></span><br><span class="line">  );</span><br><span class="line">  <span class="keyword">port</span> (</span><br><span class="line">    input_signal : <span class="keyword">in</span> <span class="built_in">std_logic_vector</span>(<span class="literal">WIDTH</span>-<span class="number">1</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">    output_signal : <span class="keyword">out</span> <span class="built_in">std_logic_vector</span>(<span class="literal">WIDTH</span>-<span class="number">1</span> <span class="keyword">downto</span> <span class="number">0</span>)</span><br><span class="line">  );</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">entity</span> my_entity;</span><br><span class="line"></span><br><span class="line"><span class="keyword">architecture</span> behavior <span class="keyword">of</span> my_entity <span class="keyword">is</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">  output_signal &lt;= input_signal;</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">architecture</span> behavior;</span><br><span class="line"></span><br><span class="line"><span class="comment">--设计单元实例化</span></span><br><span class="line">my_instance : <span class="keyword">entity</span> work.my_entity</span><br><span class="line">  <span class="keyword">generic</span> <span class="keyword">map</span> (</span><br><span class="line">    <span class="literal">WIDTH</span> =&gt; <span class="number">16</span></span><br><span class="line">  )</span><br><span class="line">  <span class="keyword">port</span> <span class="keyword">map</span> (</span><br><span class="line">    input_signal =&gt; my_input,</span><br><span class="line">    output_signal =&gt; my_output</span><br><span class="line">  );</span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h1>构造体的RTL描述方式</h1>
<p>RTL描述中，要么采用寄存器一一对应的直接描述，<br>
要么采用寄存器之间的功能描述。</p>
<p>以二选一电路为例：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">-------------基于功能描述的RTL描述--------------------</span></span><br><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_UNSIGEND.<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ENTITY</span> mux2 <span class="keyword">IS</span></span><br><span class="line">  <span class="keyword">PORT</span>(input: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">1</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">       sel:<span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">       y:<span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span>);</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ENTITY</span> mux2;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ARCHITECTURE</span> rtl <span class="keyword">OF</span> mux2 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">  y &lt;= input(<span class="number">0</span>) <span class="keyword">WHEN</span> sel = <span class="string">&#x27;1&#x27;</span> <span class="keyword">ELSE</span></span><br><span class="line">       input(<span class="number">1</span>);</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ARCHITECTURE</span> mux2;</span><br></pre></td></tr></table></figure>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">-----------基于硬件一一对应的RTL描述-----------------</span></span><br><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_UNSIGEND.<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ENTITY</span> mux2 <span class="keyword">IS</span></span><br><span class="line">  <span class="keyword">PORT</span>(in0,in1,sel:<span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">       y:<span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span>);</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ENTITY</span> mux2;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ARCHITECTURE</span> rtl <span class="keyword">OF</span> mux2 <span class="keyword">IS</span></span><br><span class="line">  <span class="keyword">SIGNAL</span> tmp1,tmp2,tmp3:<span class="built_in">STD_LOGIC</span>;</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">  tmp1 &lt;= in0 <span class="keyword">AND</span> sel;</span><br><span class="line">  tmp2 &lt;= in1 <span class="keyword">AND</span> (<span class="keyword">NOT</span> sel);</span><br><span class="line">  tmp3 &lt;= tmp1 <span class="keyword">OR</span> tmp2;</span><br><span class="line">  y    &lt;= tmp3;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ARCHITECTURE</span> rtl;</span><br></pre></td></tr></table></figure>
<p>显然，基于功能的RTL描述方式更直观，编程效率更高，<br>
但是要注意编写的代码是否能综合。</p>
<h2 id="关于-X-状态（不确定的信号状态）的传递">关于<code>'X'</code>状态（不确定的信号状态）的传递</h2>
<p>在逻辑电路综合后有必要再次进行仿真，<br>
这是因为在仿真过程中存在<code>'X'</code>传递的影响，<br>
其容易导致使得前仿真和后仿真结果不一致。</p>
<blockquote>
<p>不确定的信号状态在RTL仿真时是允许出现的，<br>
但在综合之后的门级电路仿真中则不允许。</p>
</blockquote>
<p>比如：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">PROCESS</span>(sel) <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">  <span class="keyword">IF</span>(sel = <span class="string">&#x27;1&#x27;</span>) <span class="keyword">THEN</span></span><br><span class="line">    y&lt;= <span class="string">&#x27;0&#x27;</span>;</span><br><span class="line">  <span class="keyword">ELSE</span></span><br><span class="line">    y &lt;= <span class="string">&#x27;1&#x27;</span>;</span><br><span class="line">  <span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">PROCESS</span>;</span><br></pre></td></tr></table></figure>
<p>这段程序中，<br>
sel的状态为’X’时y的值也为<code>1</code>，<br>
这种逻辑是无法综合的（或者说无法物理实现）。</p>
<blockquote>
<p>因此在进行描述时，要对各条件做好明确的约束。</p>
</blockquote>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">PROCESS</span>(sel) <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">  <span class="keyword">IF</span>(sel = <span class="string">&#x27;1&#x27;</span>) <span class="keyword">THEN</span></span><br><span class="line">    y&lt;= <span class="string">&#x27;0&#x27;</span>;</span><br><span class="line">  <span class="keyword">ELSIF</span>(sel = <span class="string">&#x27;0&#x27;</span>) <span class="keyword">THEN</span></span><br><span class="line">    y &lt;= <span class="string">&#x27;1&#x27;</span>;</span><br><span class="line">  <span class="keyword">ELSE</span></span><br><span class="line">    y &lt;= <span class="string">&#x27;X&#x27;</span>;</span><br><span class="line">  <span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">PROCESS</span>;</span><br></pre></td></tr></table></figure>
<p>如此逻辑在综合时，ELSE项将被忽略，使得RTL仿真与综合后仿真结果一致。</p>
<p>另外，在使用双向总线结构时，<br>
其信号取值可能会出现高阻态<code>Z</code>（比如I2C总线协议）<br>
当双向总线的信号取驱动逻辑电路时，就很可能出现<code>X</code>状态的传递。</p>
<blockquote>
<p>注意区分高阻态与不定态，<br>
前者指的是信号端口不被控制，对于外部而言呈现开路（高阻）的特性；<br>
后者指的是信号端口的电平状态不能确定。<br>
当高阻态的端口悬空时，其电平状态是不能确定的，即呈现不定态。</p>
</blockquote>
<p>为了避免不定态的传递，可以增加一个使能信号和一个与非门构成使能逻辑：<br>
<img src="./%E9%AB%98%E9%98%BB%E6%80%81%E7%AB%AF%E5%8F%A3%E7%9A%84%E4%BD%BF%E8%83%BD%E9%80%BB%E8%BE%91.png" alt="高阻态端口的使能逻辑"></p>
<blockquote>
<p>当正常状态时，使能信号为0，输出随总线状态变化而变化；<br>
当总线处于高阻态时，使能信号为1，输出始终为0。</p>
</blockquote>
<h2 id="RTL描述的限制">RTL描述的限制</h2>
<ol>
<li>
<p>一个进程最好只对一个寄存器进行描述。</p>
</li>
<li>
<p>慎用IF语句中的<kbd>ELSE</kbd>项。<br>
因为如上所述，这样很容易造成不定态的传递。</p>
</li>
</ol>
<h1>构造体的结构描述方式</h1>
<p>即在多层次的设计中，高层次的设计模块调用低层次的设计模块。</p>
<p>调用语法：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">--在其它实体构造体的说明语句或BLOCK中</span></span><br><span class="line"><span class="comment">--声明实体1</span></span><br><span class="line">  <span class="keyword">COMPONENT</span> entity_1 <span class="keyword">IS</span></span><br><span class="line">    [<span class="keyword">GENERIC</span>语句];        <span class="comment">--中括号表示可省略，下同</span></span><br><span class="line">    <span class="keyword">PORT</span>(a,b:<span class="keyword">IN</span> <span class="built_in">BIT</span>);   <span class="comment">--如实体1定义时说明各端口</span></span><br><span class="line">  <span class="keyword">END</span> <span class="keyword">COMPONENT</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">SIGNAL</span> x,y;</span><br><span class="line"></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">  <span class="comment">--实例化entity_1并命名为u1</span></span><br><span class="line">  <span class="comment">--PORT MAP将信号x,y连接到u1的端口a,b上</span></span><br><span class="line">  u1: entity_1 <span class="keyword">PORT</span> <span class="keyword">MAP</span>(x,y);  </span><br><span class="line">  <span class="comment">--也可如此指定</span></span><br><span class="line">  u2: entity_1 <span class="keyword">PORT</span> <span class="keyword">MAP</span>(a =&gt; x , b =&gt; y);</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">BEGIN</span></span><br></pre></td></tr></table></figure>
<blockquote>
<p>除了在构造体中使用<code>COMPONENT</code>，也可以在PACKAGE中使用。</p>
</blockquote>
<p>复杂的系统可分为三个层级来描述：</p>
<ul>
<li>ASIC电路</li>
<li>由若干ASIC组成的插件板</li>
<li>由若干插件板组成的系统</li>
</ul>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">--插件板级</span></span><br><span class="line"><span class="keyword">ENTITY</span> printed_board_1 <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">PORT</span>(···);</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ENTITY</span> printed_board_1;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ARCHITECTURE</span> board_1 <span class="keyword">OF</span> printed_board_1 <span class="keyword">IS</span></span><br><span class="line">  <span class="keyword">SIGNAL</span> ···;</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    <span class="comment">--ASIC级，在其中确定各种门的连接关系</span></span><br><span class="line">    asic_1: <span class="keyword">BLOCK</span></span><br><span class="line">         <span class="keyword">PORT</span>(···);</span><br><span class="line">         <span class="keyword">COMPONENT</span> gate_1 <span class="keyword">IS</span></span><br><span class="line">         <span class="keyword">PORT</span>(···);</span><br><span class="line">         <span class="keyword">END</span> <span class="keyword">COMPONENT</span> gate_1;</span><br><span class="line"></span><br><span class="line">         <span class="keyword">COMPONENT</span> gate_2 <span class="keyword">IS</span></span><br><span class="line">         <span class="keyword">PORT</span>(···);</span><br><span class="line">         <span class="keyword">END</span> <span class="keyword">COMPONENT</span> gate_2;</span><br><span class="line">         <span class="keyword">SIGNAL</span> ···;</span><br><span class="line">         ···</span><br><span class="line">    <span class="keyword">BEGIN</span></span><br><span class="line">      u1: gate_1 <span class="keyword">PORT</span> <span class="keyword">MAP</span>(···);</span><br><span class="line">      u2: gate_2 <span class="keyword">PORT</span> <span class="keyword">MAP</span>(···);</span><br><span class="line">      ···</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">BLOCK</span> asic1;</span><br><span class="line"></span><br><span class="line">    asic_12: <span class="keyword">BLOCK</span></span><br><span class="line">    ···</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">BLOCK</span> asic2;</span><br><span class="line"></span><br><span class="line">    ···</span><br><span class="line"></span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ARCHITECTURE</span> board_1;</span><br></pre></td></tr></table></figure>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">--系统级</span></span><br><span class="line"><span class="keyword">ENTITY</span> system_1 <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">PORT</span>(···);</span><br><span class="line">    ···;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ENTITY</span> system_1;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ARCHITECTURE</span> struct <span class="keyword">OF</span> system_1 <span class="keyword">IS</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">COMPONENT</span> printed_board_1 <span class="keyword">IS</span></span><br><span class="line">      <span class="keyword">PORT</span>(···);</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">COMPONENT</span> printed_board_1;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">COMPONENT</span> printed_board_1 <span class="keyword">IS</span></span><br><span class="line">      <span class="keyword">PORT</span>(···);</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">COMPONENT</span> printed_board_1;</span><br><span class="line"></span><br><span class="line">    ···</span><br><span class="line"></span><br><span class="line">  <span class="keyword">SIGNAL</span> ···;</span><br><span class="line"></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    B_1:printed_board_1 <span class="keyword">PORT</span> <span class="keyword">MAP</span>(···);</span><br><span class="line">    B_2:printed_board_2 <span class="keyword">PORT</span> <span class="keyword">MAP</span>(···);</span><br><span class="line">    ···</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ARCHITECTURE</span> struct;</span><br></pre></td></tr></table></figure></article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="YILON">YILON</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2024/03/17/VHDL_%E6%9E%84%E9%80%A0%E4%BD%93%E7%9A%84%E6%8F%8F%E8%BF%B0%E6%96%B9%E5%BC%8F/">http://example.com/2024/03/17/VHDL_%E6%9E%84%E9%80%A0%E4%BD%93%E7%9A%84%E6%8F%8F%E8%BF%B0%E6%96%B9%E5%BC%8F/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="http://example.com" target="_blank">YILON</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a><a class="post-meta__tags" href="/tags/VHDL/">VHDL</a></div><div class="post-share"><div class="social-share" data-image="/private_img/cover3.svg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2024/03/17/VHDL_%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E8%BF%90%E7%AE%97%E6%93%8D%E4%BD%9C%E7%AC%A6/" title="VHDL_数据类型与运算操作符"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">VHDL_数据类型与运算操作符</div></div><div class="info-2"><div class="info-item-1">客体   客体(Object)：可以赋值的对象。   不同的客体的物理意义不同，作用范围也不一样。 客体的分类：   信号(Signal) 变量  共享变量(Shared Variable) 局部变量(Variable)   常数变量(Constant) 文件(File)    客体的名字称为标识符。 注意VHDL的标识符并不区分大小写。 标识符可由大小写字母、数字、下划线组成。 标识符必须以字母开头，不能以下划线_结尾，不能出现连续多个的下划线。  变量  局部变量(Variable)：  局部变量只在构造体的进程或子程序语段中定义部分定义，作用域也仅限这语段中；    1VARIABLE 变量名: 数据类型 [取值范围] [:= 表达式];  --中括号内容表示可省略  共享变量(Shared Variable)：  共享变量在构造体定义段定义，作用域为该构造体全局 由于构造体的各语段间是并行执行的，使用共享变量一定要注意时序问题    1SHARED VARIABLE 变量名: 数据类型 [取值范围] [:= 表达式]; ...</div></div></div></a><a class="pagination-related" href="/2024/04/06/VHDL_%E8%AF%AD%E5%8F%A5/" title="VHDL_语句"><img class="cover" src="/private_img/cover3.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">VHDL_语句</div></div><div class="info-2"><div class="info-item-1">顺序描述语句  只能出现在进程或子程序中。   WAIT语句 断言语句 信号代入语句 变量赋值语句 IF语句 CASE语句 LOOP语句 NEXT语句 EXIT语句 过程调用语句 NULL语句（空处理操作，可以为所对应信号赋予一个空值，表示该驱动器被关闭）  WAIT语句 进程在仿真运行中总处于两种状态之一：执行或挂起。 进程状态的变化受等待语句的控制，当进程执行到等待语句时会被挂起， 并设置好再次执行的条件。 WAIT ON 1WAIT ON 信号列表   --信号列表可以是一个或者多个信号，以逗号分隔  信号列表中任一个信号发生变化，则进程继续执行。  以下两种写法是完全等价的： 123456789101112--ex1PROCESS(a,b) ISBEGIN    y &lt;= a AND b;END BPROCESS;--ex2PROCESSBEGIN    y &lt;= a AND b;    WAIT ON a,b;END PROCESS;  如果使用敏感量的形式（ex1），就不应再使用WAIT ON语句。  WAIT UNTIL 1WAIT UNTIL...</div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related" href="/2024/03/16/VHDL_%E5%9F%BA%E6%9C%AC%E7%BB%93%E6%9E%84/" title="VHDL_基本结构"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-16</div><div class="info-item-2">VHDL_基本结构</div></div><div class="info-2"><div class="info-item-1">VHDL程序的基本结构 一个完整的VHDL程序通常包含：  实体(Entity)：描述所设计系统的外部接口 构造体(Architecture)：描述系统内部的结构和行为 配置(Configuration)：从库中选取所需单元来组成系统设计的不同版本 包集合(Package)：存放各设计模块都能共享的数据类型、常数和子程序 库(Library)：存放已编译的实体、构造体、包集合、配置  VHDL设计基本单元（Design Entity） 组成：  实体（Entity） 构造体（Architecture）  实体 1234ENTITY 实体名 IS[类属参数说明];   --加中括号表示可省略，下同[端口说明];END ENTITY 实体名;  类属性参数说明必须放在端口说明之前，用于指定参数； 端口说明是对基本设计单元与外部接口的描述，一般格式为：  1234PORT(    端口1,端口2，端口3，...,端口n: 方向类型 数据类型名;    端口a,端口2b，端口c，...,端口x: 方向类型 数据类型名;); 方向类型  IN OUT     ...</div></div></div></a><a class="pagination-related" href="/2024/03/17/VHDL_%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E8%BF%90%E7%AE%97%E6%93%8D%E4%BD%9C%E7%AC%A6/" title="VHDL_数据类型与运算操作符"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-17</div><div class="info-item-2">VHDL_数据类型与运算操作符</div></div><div class="info-2"><div class="info-item-1">客体   客体(Object)：可以赋值的对象。   不同的客体的物理意义不同，作用范围也不一样。 客体的分类：   信号(Signal) 变量  共享变量(Shared Variable) 局部变量(Variable)   常数变量(Constant) 文件(File)    客体的名字称为标识符。 注意VHDL的标识符并不区分大小写。 标识符可由大小写字母、数字、下划线组成。 标识符必须以字母开头，不能以下划线_结尾，不能出现连续多个的下划线。  变量  局部变量(Variable)：  局部变量只在构造体的进程或子程序语段中定义部分定义，作用域也仅限这语段中；    1VARIABLE 变量名: 数据类型 [取值范围] [:= 表达式];  --中括号内容表示可省略  共享变量(Shared Variable)：  共享变量在构造体定义段定义，作用域为该构造体全局 由于构造体的各语段间是并行执行的，使用共享变量一定要注意时序问题    1SHARED VARIABLE 变量名: 数据类型 [取值范围] [:= 表达式]; ...</div></div></div></a><a class="pagination-related" href="/2024/04/06/VHDL_%E8%AF%AD%E5%8F%A5/" title="VHDL_语句"><img class="cover" src="/private_img/cover3.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-04-06</div><div class="info-item-2">VHDL_语句</div></div><div class="info-2"><div class="info-item-1">顺序描述语句  只能出现在进程或子程序中。   WAIT语句 断言语句 信号代入语句 变量赋值语句 IF语句 CASE语句 LOOP语句 NEXT语句 EXIT语句 过程调用语句 NULL语句（空处理操作，可以为所对应信号赋予一个空值，表示该驱动器被关闭）  WAIT语句 进程在仿真运行中总处于两种状态之一：执行或挂起。 进程状态的变化受等待语句的控制，当进程执行到等待语句时会被挂起， 并设置好再次执行的条件。 WAIT ON 1WAIT ON 信号列表   --信号列表可以是一个或者多个信号，以逗号分隔  信号列表中任一个信号发生变化，则进程继续执行。  以下两种写法是完全等价的： 123456789101112--ex1PROCESS(a,b) ISBEGIN    y &lt;= a AND b;END BPROCESS;--ex2PROCESSBEGIN    y &lt;= a AND b;    WAIT ON a,b;END PROCESS;  如果使用敏感量的形式（ex1），就不应再使用WAIT ON语句。  WAIT UNTIL 1WAIT UNTIL...</div></div></div></a><a class="pagination-related" href="/2024/03/09/VHDL_%E6%A6%82%E8%BF%B0/" title="VHDL_概述"><img class="cover" src="/private_img/cover3.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-09</div><div class="info-item-2">VHDL_概述</div></div><div class="info-2"><div class="info-item-1">...</div></div></div></a><a class="pagination-related" href="/2024/12/26/FPGA%5B1%5D_%E5%9F%BA%E6%9C%AC%E7%BB%93%E6%9E%84/" title="FPGA[1]_基本结构"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-12-26</div><div class="info-item-2">FPGA[1]_基本结构</div></div><div class="info-2"><div class="info-item-1">FPGA的基本结构 参考链接 参考了书籍《principles-and-structures-of-fpgas》  由上图可见，FPGA的各结构分为：   逻辑单元 基本组成逻辑结构BLE：  BLE组成为：    查找表LUT  大多数FPGA的LUT本质上都是RAM，其中存储着基于输入的输出真值表， 一个k输入的LUT可以存储2^k个可能的输出值，从而实现任意的k输入逻辑函数。    触发器FF   多路复用器MUX     在Xilinx的FPGA中，其与BLE功能类似的结构称为Slice。 有不同功能的Slice。 多个Slice和进位链、路由资源等构成可编辑逻辑块CLB， 有点类似于上面FPGA结构框图的logic Tile。     互联资源 用于实现各模块的互联。  开关单元(SB) 连接单元(CB) 布线通道    IO 基本结构 IOB...</div></div></div></a><a class="pagination-related" href="/2025/09/10/FPGA%5B3%5D_%E5%BC%80%E5%8F%91%E5%B7%A5%E4%BD%9C%E6%B5%81%E4%B8%8E%E6%B3%A8%E6%84%8F%E4%BA%8B%E9%A1%B9/" title="FPGA[3]_开发工作流与注意事项"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2025-09-10</div><div class="info-item-2">FPGA[3]_开发工作流与注意事项</div></div><div class="info-2"><div class="info-item-1">FPGA工作流  timeline     title FPGA详细开发工作流      section 设计 (Design)         RTL编写         : 选择与生成时钟         : 生成并调用IP核         : 使用HDL语言描述逻辑         功能仿真          : 编写Testbench         : 使用ModelSim/VCS等工具&lt;br&gt;验证逻辑正确性      section 综合 (Synthesis)         转译与优化&lt;br&gt;工具将RTL转换为&lt;br&gt;门级网表netlist         映射&lt;br&gt;将门级网表映射到&lt;br&gt;目标FPGA的原语      section 约束 (Constraints)         时序约束          : 创建时钟定义         : 定义输入/输出延迟         : 创建异步时钟组、false_path、         物理约束          :...</div></div></div></a></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/private_img/avatar.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">YILON</div><div class="author-info-description">YILON的技术小窝</div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">94</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">99</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/YILON"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons"><a class="social-icon" href="https://github.com/YILON" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:yilongdyx@163.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">Welcome</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content is-expand"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">1.</span> <span class="toc-text">构造体的行为描述方式</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%9E%84%E9%80%A0%E4%BD%93%E7%9A%84%E5%B9%B6%E8%A1%8C%E5%A4%84%E7%90%86%E6%AE%B5%E4%B8%AD%E7%9A%84%E4%BB%A3%E5%85%A5%E8%AF%AD%E5%8F%A5"><span class="toc-number">1.1.</span> <span class="toc-text">构造体的并行处理段中的代入语句</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%85%B3%E4%BA%8E%E5%BB%B6%E6%97%B6"><span class="toc-number">1.1.1.</span> <span class="toc-text">关于延时</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%83%AF%E6%80%A7%E5%BB%B6%E6%97%B6"><span class="toc-number">1.1.1.1.</span> <span class="toc-text">惯性延时</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%BC%A0%E8%BE%93%E5%BB%B6%E6%97%B6"><span class="toc-number">1.1.1.2.</span> <span class="toc-text">传输延时</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%A4%9A%E9%A9%B1%E5%8A%A8%E5%99%A8%E8%AF%AD%E5%8F%A5"><span class="toc-number">1.1.2.</span> <span class="toc-text">多驱动器语句</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#GENERIC%E8%AF%AD%E5%8F%A5"><span class="toc-number">1.2.</span> <span class="toc-text">GENERIC语句</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">2.</span> <span class="toc-text">构造体的RTL描述方式</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%85%B3%E4%BA%8E-X-%E7%8A%B6%E6%80%81%EF%BC%88%E4%B8%8D%E7%A1%AE%E5%AE%9A%E7%9A%84%E4%BF%A1%E5%8F%B7%E7%8A%B6%E6%80%81%EF%BC%89%E7%9A%84%E4%BC%A0%E9%80%92"><span class="toc-number">2.1.</span> <span class="toc-text">关于&#39;X&#39;状态（不确定的信号状态）的传递</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#RTL%E6%8F%8F%E8%BF%B0%E7%9A%84%E9%99%90%E5%88%B6"><span class="toc-number">2.2.</span> <span class="toc-text">RTL描述的限制</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">3.</span> <span class="toc-text">构造体的结构描述方式</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2026/02/05/%E9%80%9A%E4%BF%A1%E5%85%89%E7%BA%A4/" title="通信光纤"><img src="/private_img/cover2.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="通信光纤"/></a><div class="content"><a class="title" href="/2026/02/05/%E9%80%9A%E4%BF%A1%E5%85%89%E7%BA%A4/" title="通信光纤">通信光纤</a><time datetime="2026-02-05T01:00:11.000Z" title="发表于 2026-02-05 09:00:11">2026-02-05</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/10/24/Simulink_%E5%9F%BA%E4%BA%8Esimscape%E6%A8%A1%E5%9E%8B%E7%94%9F%E6%88%90HDL%E4%BB%A3%E7%A0%81/" title="Simulink_基于simscape模型生成HDL代码"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Simulink_基于simscape模型生成HDL代码"/></a><div class="content"><a class="title" href="/2025/10/24/Simulink_%E5%9F%BA%E4%BA%8Esimscape%E6%A8%A1%E5%9E%8B%E7%94%9F%E6%88%90HDL%E4%BB%A3%E7%A0%81/" title="Simulink_基于simscape模型生成HDL代码">Simulink_基于simscape模型生成HDL代码</a><time datetime="2025-10-24T07:15:10.000Z" title="发表于 2025-10-24 15:15:10">2025-10-24</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/10/13/FPGA%5B5%5D_Serdes%E4%BB%8B%E7%BB%8D%E4%B8%8EAurora%E4%BD%BF%E7%94%A8%E8%AF%B4%E6%98%8E/" title="FPGA[5]_Serdes介绍与Aurora使用说明"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FPGA[5]_Serdes介绍与Aurora使用说明"/></a><div class="content"><a class="title" href="/2025/10/13/FPGA%5B5%5D_Serdes%E4%BB%8B%E7%BB%8D%E4%B8%8EAurora%E4%BD%BF%E7%94%A8%E8%AF%B4%E6%98%8E/" title="FPGA[5]_Serdes介绍与Aurora使用说明">FPGA[5]_Serdes介绍与Aurora使用说明</a><time datetime="2025-10-13T01:00:11.000Z" title="发表于 2025-10-13 09:00:11">2025-10-13</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url(/private_img/Top.svg);"><div id="footer-wrap"><div class="copyright">&copy;2022 - 2026 By YILON</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.umd.min.js"></script><script src="https://cdn.jsdelivr.net/npm/instant.page/instantpage.min.js" type="module"></script><div class="js-pjax"><script>(() => {
  const runMermaid = ele => {
    window.loadMermaid = true
    const theme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'default'

    ele.forEach((item, index) => {
      const mermaidSrc = item.firstElementChild
      const mermaidThemeConfig = `%%{init:{ 'theme':'${theme}'}}%%\n`
      const mermaidID = `mermaid-${index}`
      const mermaidDefinition = mermaidThemeConfig + mermaidSrc.textContent

      const renderFn = mermaid.render(mermaidID, mermaidDefinition)
      const renderMermaid = svg => {
        mermaidSrc.insertAdjacentHTML('afterend', svg)
      }

      // mermaid v9 and v10 compatibility
      typeof renderFn === 'string' ? renderMermaid(renderFn) : renderFn.then(({ svg }) => renderMermaid(svg))
    })
  }

  const codeToMermaid = () => {
    const codeMermaidEle = document.querySelectorAll('pre > code.mermaid')
    if (codeMermaidEle.length === 0) return

    codeMermaidEle.forEach(ele => {
      const preEle = document.createElement('pre')
      preEle.className = 'mermaid-src'
      preEle.hidden = true
      preEle.textContent = ele.textContent
      const newEle = document.createElement('div')
      newEle.className = 'mermaid-wrap'
      newEle.appendChild(preEle)
      ele.parentNode.replaceWith(newEle)
    })
  }

  const loadMermaid = () => {
    if (true) codeToMermaid()
    const $mermaid = document.querySelectorAll('#article-container .mermaid-wrap')
    if ($mermaid.length === 0) return

    const runMermaidFn = () => runMermaid($mermaid)
    btf.addGlobalFn('themeChange', runMermaidFn, 'mermaid')
    window.loadMermaid ? runMermaidFn() : btf.getScript('https://cdn.jsdelivr.net/npm/mermaid/dist/mermaid.min.js').then(runMermaidFn)
  }

  btf.addGlobalFn('encrypt', loadMermaid, 'mermaid')
  window.pjax ? loadMermaid() : document.addEventListener('DOMContentLoaded', loadMermaid)
})()</script></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="text-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js"></script></div></div></body></html>