// Seed: 3299914845
module module_0 (
    output wire id_0,
    input  wand id_1
    , id_3
);
  assign id_0 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1,
    output tri1  id_2,
    inout  logic id_3
);
  logic id_5, id_6, id_7, id_8 = 1, id_9;
  wire id_10;
  always id_3 = id_7;
  assign id_9 = 1 - id_5;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  initial begin : LABEL_0
    @(posedge id_6);
    #1 id_0 = id_9;
  end
  final id_8 <= id_8;
endmodule
