
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036357                       # Number of seconds simulated
sim_ticks                                 36356665833                       # Number of ticks simulated
final_tick                               565921045770                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 106712                       # Simulator instruction rate (inst/s)
host_op_rate                                   134855                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1171961                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906768                       # Number of bytes of host memory used
host_seconds                                 31022.08                       # Real time elapsed on the host
sim_insts                                  3310424154                       # Number of instructions simulated
sim_ops                                    4183484776                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2161024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1134848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       520832                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3821440                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1694464                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1694464                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16883                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8866                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4069                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29855                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13238                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13238                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35207                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59439554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        45769                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31214303                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49289                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14325626                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               105109748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35207                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        45769                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49289                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             130265                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          46606694                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               46606694                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          46606694                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35207                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59439554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        45769                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31214303                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49289                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14325626                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              151716442                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87186250                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30981691                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25419687                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013355                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13194755                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12095750                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3161608                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87174                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32016802                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170149138                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30981691                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15257358                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36580918                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10803791                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7424456                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15663628                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       803140                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84779899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.466329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48198981     56.85%     56.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3648435      4.30%     61.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3204818      3.78%     64.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3441201      4.06%     68.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3021218      3.56%     72.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1578731      1.86%     74.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1031078      1.22%     75.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2695004      3.18%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17960433     21.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84779899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355351                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.951559                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33683820                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7003827                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34797804                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       543187                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8751252                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5070788                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6672                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201788126                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51202                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8751252                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35344329                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3338457                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       968828                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33646099                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2730926                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194980924                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13176                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1703825                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750955                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           86                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270764394                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909240292                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909240292                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102505135                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34044                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18015                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7252599                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19248036                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10030860                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240042                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3526359                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183897367                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34023                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147751613                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       283260                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60965320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186470625                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1979                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84779899                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.742767                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.904839                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30521158     36.00%     36.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17780869     20.97%     56.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12148567     14.33%     71.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7648511      9.02%     80.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7471229      8.81%     89.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4451659      5.25%     94.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3369971      3.97%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       738440      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       649495      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84779899                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082894     70.10%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203934     13.20%     83.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258008     16.70%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121570542     82.28%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014783      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15744718     10.66%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8405548      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147751613                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.694666                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1544878                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010456                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382111259                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244897764                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143619487                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149296491                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       264353                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7035907                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          533                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1074                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2289187                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          574                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8751252                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2559324                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       160977                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183931390                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       315165                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19248036                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10030860                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115562                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6684                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1074                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1231363                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1126664                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358027                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145187822                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14803505                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2563787                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22978742                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20584099                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8175237                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.665261                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143764313                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143619487                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93712254                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261663115                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.647272                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358141                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61513189                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2038853                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76028647                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.610208                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.165944                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30712050     40.40%     40.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20451782     26.90%     67.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8371881     11.01%     78.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290550      5.64%     83.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3693250      4.86%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1819800      2.39%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2009740      2.64%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1012466      1.33%     95.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3667128      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76028647                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3667128                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256296628                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376629720                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42272                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2406351                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.871862                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871862                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.146970                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.146970                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655543966                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197011347                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189257285                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87186250                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31386445                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25545956                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2097319                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13378781                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12372271                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3231005                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92546                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34698400                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             171434730                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31386445                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15603276                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36026434                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10764655                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5787899                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16961459                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       843136                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85144174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.479915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49117740     57.69%     57.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1948265      2.29%     59.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2534843      2.98%     62.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3814588      4.48%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3708166      4.36%     71.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2816489      3.31%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1675973      1.97%     77.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2507262      2.94%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17020848     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85144174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359993                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.966305                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35844804                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5668838                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34726884                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       272480                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8631167                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5312878                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     205106226                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1367                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8631167                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37745740                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1037190                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1865729                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33054075                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2810267                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199128245                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          906                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1215353                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       882095                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           49                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    277490459                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    927368046                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    927368046                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172525963                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104964434                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42201                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23823                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7949581                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18457232                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9775811                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       190282                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3165771                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185082881                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40109                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149086054                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       278593                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60188065                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    183013656                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6428                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85144174                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.750984                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896955                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29780146     34.98%     34.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18651988     21.91%     56.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12031010     14.13%     71.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8216057      9.65%     80.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7687315      9.03%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4101102      4.82%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3019386      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       904571      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       752599      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85144174                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         733077     69.15%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        150916     14.24%     83.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       176125     16.61%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124057491     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2106672      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16841      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14716021      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8189029      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149086054                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.709972                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1060125                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007111                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384655000                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    245311900                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144903507                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150146179                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       505660                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7072606                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2306                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          888                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2478818                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          456                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8631167                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         609250                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98950                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185122995                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1267450                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18457232                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9775811                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23269                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         75208                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          888                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1284003                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1181815                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2465818                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146233889                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13853747                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2852165                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21860926                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20482050                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8007179                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.677259                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144941653                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144903507                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93102654                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        261445664                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.662000                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356107                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101039173                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124181411                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60941796                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33680                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2131953                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76513007                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623010                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150975                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29672855     38.78%     38.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21903337     28.63%     67.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8070198     10.55%     77.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4621271      6.04%     84.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3855039      5.04%     89.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1894788      2.48%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1888364      2.47%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       807655      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3799500      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76513007                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101039173                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124181411                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18681598                       # Number of memory references committed
system.switch_cpus1.commit.loads             11384613                       # Number of loads committed
system.switch_cpus1.commit.membars              16840                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17810605                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111932606                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2533818                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3799500                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257836714                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          378882091                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32367                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2042076                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101039173                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124181411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101039173                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.862896                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.862896                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.158889                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.158889                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       658064409                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200144951                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189430863                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33680                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87186250                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32102336                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26170883                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2142217                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13587014                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12553092                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3461138                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95064                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32116824                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             176327661                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32102336                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16014230                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39176298                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11385744                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5273660                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15854121                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1037805                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85783908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.294981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46607610     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2593975      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4849384      5.65%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4826641      5.63%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2997768      3.49%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2382501      2.78%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1489779      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1399709      1.63%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18636541     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85783908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368204                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.022425                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33488106                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5212849                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37635843                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       230236                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9216867                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5432114                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          255                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     211553088                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1370                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9216867                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35917612                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1020093                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       867531                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35389666                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3372133                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     203999648                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           39                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1403644                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1031387                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    286442197                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    951724198                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    951724198                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177227634                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       109214507                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36393                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17450                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9385071                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18870715                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9640733                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       120049                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3169465                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         192340121                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34900                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        153254103                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       302289                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     65006832                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    198802559                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     85783908                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786513                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898510                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29226353     34.07%     34.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18735048     21.84%     55.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12290216     14.33%     70.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8099657      9.44%     79.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8547929      9.96%     89.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4120251      4.80%     94.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3264023      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       740905      0.86%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       759526      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85783908                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         955874     72.51%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        181242     13.75%     86.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       181227     13.75%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    128175417     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2058515      1.34%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17450      0.01%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14832366      9.68%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8170355      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     153254103                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.757778                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1318343                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008602                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    393912742                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    257382182                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    149741707                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     154572446                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       477886                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7317231                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2171                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          330                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2321684                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9216867                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         520962                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        91675                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    192375024                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       384119                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18870715                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9640733                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17450                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71934                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          330                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1341105                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1189271                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2530376                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    151221221                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14150943                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2032878                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22124963                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21443220                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7974020                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.734462                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             149788632                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            149741707                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95445028                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        273893422                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.717492                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348475                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103216949                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127090202                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65285279                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34900                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2168154                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76567041                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.659855                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.151273                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28870277     37.71%     37.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21535199     28.13%     65.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8952558     11.69%     77.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4461850      5.83%     83.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4443217      5.80%     89.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1794006      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1796337      2.35%     93.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       965359      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3748238      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76567041                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103216949                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127090202                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18872529                       # Number of memory references committed
system.switch_cpus2.commit.loads             11553480                       # Number of loads committed
system.switch_cpus2.commit.membars              17450                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18344098                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114498485                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2621206                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3748238                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           265194284                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          393973806                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32333                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1402342                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103216949                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127090202                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103216949                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.844689                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.844689                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.183867                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.183867                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       679314699                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      208000177                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      194354588                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34900                       # number of misc regfile writes
system.l20.replacements                         16893                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          676913                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27133                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.947960                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.764925                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.786347                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5813.302301                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4409.146428                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001344                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000370                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.567705                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.430581                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        78983                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  78983                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17777                       # number of Writeback hits
system.l20.Writeback_hits::total                17777                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        78983                       # number of demand (read+write) hits
system.l20.demand_hits::total                   78983                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        78983                       # number of overall hits
system.l20.overall_hits::total                  78983                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16883                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16893                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16883                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16893                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16883                       # number of overall misses
system.l20.overall_misses::total                16893                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1205195                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2193662465                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2194867660                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1205195                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2193662465                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2194867660                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1205195                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2193662465                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2194867660                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95866                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95876                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17777                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17777                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95866                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95876                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95866                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95876                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.176110                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176196                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176110                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176196                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176110                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176196                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 129933.214772                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 129927.642219                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 129933.214772                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 129927.642219                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 129933.214772                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 129927.642219                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4212                       # number of writebacks
system.l20.writebacks::total                     4212                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16883                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16893                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16883                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16893                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16883                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16893                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2034752959                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2035864250                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2034752959                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2035864250                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2034752959                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2035864250                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176110                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176196                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176110                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176196                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176110                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176196                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 120520.817331                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 120515.257799                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 120520.817331                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 120515.257799                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 120520.817331                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 120515.257799                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8879                       # number of replacements
system.l21.tagsinuse                     10239.985742                       # Cycle average of tags in use
system.l21.total_refs                          556019                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19119                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.082013                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          557.490532                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.809817                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3781.051831                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5893.633562                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.054442                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000763                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.369243                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.575550                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        43856                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  43856                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           25648                       # number of Writeback hits
system.l21.Writeback_hits::total                25648                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        43856                       # number of demand (read+write) hits
system.l21.demand_hits::total                   43856                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        43856                       # number of overall hits
system.l21.overall_hits::total                  43856                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8863                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8876                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8866                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8879                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8866                       # number of overall misses
system.l21.overall_misses::total                 8879                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1711915                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1108899979                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1110611894                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       288873                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       288873                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1711915                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1109188852                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1110900767                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1711915                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1109188852                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1110900767                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        52719                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              52732                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        25648                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            25648                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        52722                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               52735                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        52722                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              52735                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.168118                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.168323                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.168165                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.168370                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.168165                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.168370                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 131685.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 125115.646959                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 125125.269716                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data        96291                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total        96291                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 131685.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 125105.893526                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 125115.527312                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 131685.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 125105.893526                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 125115.527312                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5946                       # number of writebacks
system.l21.writebacks::total                     5946                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8863                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8876                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8866                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8879                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8866                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8879                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1590625                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1025285175                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1026875800                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       260883                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       260883                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1590625                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1025546058                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1027136683                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1590625                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1025546058                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1027136683                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.168118                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.168323                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.168165                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.168370                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.168165                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.168370                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 122355.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 115681.504570                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 115691.279856                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        86961                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        86961                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 122355.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 115671.786375                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 115681.572587                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 122355.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 115671.786375                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 115681.572587                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4083                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          396268                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16371                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.205485                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          491.209091                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.268490                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1985.562593                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9797.959827                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.039975                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001080                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.161585                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.797360                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        36133                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  36133                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10876                       # number of Writeback hits
system.l22.Writeback_hits::total                10876                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        36133                       # number of demand (read+write) hits
system.l22.demand_hits::total                   36133                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        36133                       # number of overall hits
system.l22.overall_hits::total                  36133                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4069                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4083                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4069                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4083                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4069                       # number of overall misses
system.l22.overall_misses::total                 4083                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1800536                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    530847258                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      532647794                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1800536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    530847258                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       532647794                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1800536                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    530847258                       # number of overall miss cycles
system.l22.overall_miss_latency::total      532647794                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40202                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40216                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10876                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10876                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40202                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40216                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40202                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40216                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.101214                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101527                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.101214                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101527                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.101214                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101527                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 128609.714286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 130461.356107                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 130455.007103                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 128609.714286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 130461.356107                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 130455.007103                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 128609.714286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 130461.356107                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 130455.007103                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3080                       # number of writebacks
system.l22.writebacks::total                     3080                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4069                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4083                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4069                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4083                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4069                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4083                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1669916                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    492509919                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    494179835                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1669916                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    492509919                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    494179835                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1669916                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    492509919                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    494179835                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.101214                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101527                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.101214                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101527                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.101214                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101527                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 119279.714286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 121039.547555                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 121033.513348                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 119279.714286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 121039.547555                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 121033.513348                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 119279.714286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 121039.547555                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 121033.513348                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997702                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015671278                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846675.050909                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997702                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15663617                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15663617                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15663617                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15663617                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15663617                       # number of overall hits
system.cpu0.icache.overall_hits::total       15663617                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1340555                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1340555                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15663628                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15663628                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15663628                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15663628                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15663628                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15663628                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95866                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191901781                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96122                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1996.439743                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.495991                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.504009                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916000                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084000                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11637400                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11637400                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17112                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17112                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19346825                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19346825                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19346825                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19346825                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       357388                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       357388                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       357488                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        357488                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       357488                       # number of overall misses
system.cpu0.dcache.overall_misses::total       357488                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14639312597                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14639312597                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10541551                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10541551                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14649854148                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14649854148                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14649854148                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14649854148                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11994788                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11994788                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19704313                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19704313                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19704313                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19704313                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029795                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029795                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018143                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018143                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 40961.958983                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40961.958983                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 105415.510000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 105415.510000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 40979.988553                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40979.988553                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 40979.988553                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40979.988553                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17777                       # number of writebacks
system.cpu0.dcache.writebacks::total            17777                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261522                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261522                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261622                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261622                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261622                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261622                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95866                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95866                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95866                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95866                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95866                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95866                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2863512188                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2863512188                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2863512188                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2863512188                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2863512188                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2863512188                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007992                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007992                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004865                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004865                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004865                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004865                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29869.945424                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29869.945424                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29869.945424                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29869.945424                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29869.945424                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29869.945424                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996883                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020184864                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056824.322581                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996883                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16961443                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16961443                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16961443                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16961443                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16961443                       # number of overall hits
system.cpu1.icache.overall_hits::total       16961443                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2271248                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2271248                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2271248                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2271248                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2271248                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2271248                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16961459                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16961459                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16961459                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16961459                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16961459                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16961459                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       141953                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       141953                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       141953                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       141953                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       141953                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       141953                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1725391                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1725391                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1725391                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1725391                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1725391                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1725391                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132722.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 132722.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 132722.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 132722.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 132722.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 132722.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52721                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               174302193                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52977                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3290.148423                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.227833                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.772167                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911046                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088954                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10540727                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10540727                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7257669                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7257669                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17796                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17796                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16840                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16840                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17798396                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17798396                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17798396                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17798396                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       132906                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       132906                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4620                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4620                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       137526                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        137526                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       137526                       # number of overall misses
system.cpu1.dcache.overall_misses::total       137526                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6512543309                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6512543309                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    485036316                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    485036316                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6997579625                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6997579625                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6997579625                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6997579625                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10673633                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10673633                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7262289                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7262289                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16840                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16840                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17935922                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17935922                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17935922                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17935922                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012452                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012452                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000636                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000636                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007668                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007668                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007668                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007668                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 49001.123418                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49001.123418                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 104986.215584                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 104986.215584                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50881.866883                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50881.866883                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50881.866883                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50881.866883                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2024466                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             24                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 84352.750000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25648                       # number of writebacks
system.cpu1.dcache.writebacks::total            25648                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80187                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80187                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         4617                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4617                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84804                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84804                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84804                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84804                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52719                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52719                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52722                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52722                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52722                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52722                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1476984315                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1476984315                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       291873                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       291873                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1477276188                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1477276188                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1477276188                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1477276188                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004939                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004939                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002939                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002939                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002939                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002939                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28016.167131                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28016.167131                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        97291                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        97291                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 28020.109025                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28020.109025                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 28020.109025                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28020.109025                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997742                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018813978                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2200462.155508                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997742                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15854104                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15854104                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15854104                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15854104                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15854104                       # number of overall hits
system.cpu2.icache.overall_hits::total       15854104                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2271190                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2271190                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2271190                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2271190                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2271190                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2271190                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15854121                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15854121                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15854121                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15854121                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15854121                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15854121                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 133599.411765                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 133599.411765                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 133599.411765                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 133599.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 133599.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 133599.411765                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1846876                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1846876                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1846876                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1846876                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1846876                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1846876                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 131919.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 131919.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 131919.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 131919.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 131919.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 131919.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40202                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               170218997                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40458                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4207.301325                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.880334                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.119666                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905783                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094217                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10799610                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10799610                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7284723                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7284723                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17450                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17450                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17450                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17450                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18084333                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18084333                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18084333                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18084333                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       103862                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       103862                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       103862                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        103862                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       103862                       # number of overall misses
system.cpu2.dcache.overall_misses::total       103862                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4447770783                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4447770783                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4447770783                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4447770783                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4447770783                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4447770783                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10903472                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10903472                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7284723                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7284723                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17450                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17450                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18188195                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18188195                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18188195                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18188195                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009526                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009526                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005710                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005710                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005710                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005710                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 42823.850715                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 42823.850715                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 42823.850715                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42823.850715                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 42823.850715                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 42823.850715                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10876                       # number of writebacks
system.cpu2.dcache.writebacks::total            10876                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        63660                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        63660                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        63660                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        63660                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        63660                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        63660                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40202                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40202                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40202                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40202                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40202                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40202                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    769681658                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    769681658                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    769681658                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    769681658                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    769681658                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    769681658                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002210                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002210                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002210                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002210                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19145.357395                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19145.357395                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19145.357395                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19145.357395                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19145.357395                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19145.357395                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
