<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="generator" content="Asciidoctor 2.0.23">
<title>SPV_INTEL_kernel_attributes</title>
<style>
@import "https://fonts.googleapis.com/css?family=Open+Sans:300,300italic,400,400italic,600,600italic%7CNoto+Serif:400,400italic,700,700italic%7CDroid+Sans+Mono:400,700";
@import "https://cdn.jsdelivr.net/gh/asciidoctor/asciidoctor@2.0/data/stylesheets/asciidoctor-default.css";

p {
    font-family: Arial, Helvetica, sans-serif;
    line-height: normal;
}
em, b, strong {
    color: darkblue;
}

</style>
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css">
</head>
<body class="article toc2 toc-left">
<div id="header">
<h1>SPV_INTEL_kernel_attributes</h1>
<div id="toc" class="toc2">
<div id="toctitle">Table of Contents</div>
<ul class="sectlevel1">
<li><a href="#_name_strings">Name Strings</a></li>
<li><a href="#_contact">Contact</a></li>
<li><a href="#_contributors">Contributors</a></li>
<li><a href="#_notice">Notice</a></li>
<li><a href="#_status">Status</a></li>
<li><a href="#_version">Version</a></li>
<li><a href="#_dependencies">Dependencies</a></li>
<li><a href="#_overview">Overview</a></li>
<li><a href="#_extension_name">Extension Name</a></li>
<li><a href="#_new_capabilities">New Capabilities</a></li>
<li><a href="#_new_execution_modes">New Execution Modes</a></li>
<li><a href="#_token_number_assignments">Token Number Assignments</a></li>
<li><a href="#_modifications_to_the_spir_v_specification_version_1_6">Modifications to the SPIR-V Specification, Version 1.6</a></li>
<li><a href="#_issues">Issues</a></li>
<li><a href="#_revision_history">Revision History</a></li>
</ul>
</div>
</div>
<div id="content">
<div class="sect1">
<h2 id="_name_strings">Name Strings</h2>
<div class="sectionbody">
<div class="paragraph">
<p>SPV_INTEL_kernel_attributes</p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_contact">Contact</h2>
<div class="sectionbody">
<div class="paragraph">
<p>To report problems with this extension, please open a new issue at:</p>
</div>
<div class="paragraph">
<p><a href="https://github.com/KhronosGroup/SPIRV-Registry" class="bare">https://github.com/KhronosGroup/SPIRV-Registry</a></p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_contributors">Contributors</h2>
<div class="sectionbody">
<div class="ulist">
<ul>
<li>
<p>Jessica Davies, Intel</p>
</li>
<li>
<p>Joseph Garvey, Intel</p>
</li>
<li>
<p>Ajaykumar Kannan, Intel</p>
</li>
<li>
<p>Michael Kinsner, Intel</p>
</li>
<li>
<p>Ryan Murray, Intel</p>
</li>
<li>
<p>Abhishek Tiwari, Intel</p>
</li>
</ul>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_notice">Notice</h2>
<div class="sectionbody">
<div class="paragraph">
<p>Copyright (c) 2019-2022 Intel Corporation.  All rights reserved.</p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_status">Status</h2>
<div class="sectionbody">
<div class="paragraph">
<p>Final Draft</p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_version">Version</h2>
<div class="sectionbody">
<table class="tableblock frame-all grid-all" style="width: 40%;">
<colgroup>
<col style="width: 50%;">
<col style="width: 50%;">
</colgroup>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Last Modified Date</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">2022-12-05</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Revision</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">4</p></td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="sect1">
<h2 id="_dependencies">Dependencies</h2>
<div class="sectionbody">
<div class="paragraph">
<p>This extension is written against the SPIR-V Specification,
Version 1.6 Revision 2.</p>
</div>
<div class="paragraph">
<p>This extension requires SPIR-V 1.0.</p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_overview">Overview</h2>
<div class="sectionbody">
<div class="paragraph">
<p>This extension adds a variety of new execution modes, both general and target-specific. The target-specific execution modes are guarded by separate capabilities.</p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_extension_name">Extension Name</h2>
<div class="sectionbody">
<div class="paragraph">
<p>To use this extension within a SPIR-V module, the following <strong>OpExtension</strong> must be present in the module:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>OpExtension "SPV_INTEL_kernel_attributes"</pre>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_new_capabilities">New Capabilities</h2>
<div class="sectionbody">
<div class="paragraph">
<p>This extension introduces new capabilities:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>KernelAttributesINTEL
FPGAKernelAttributesINTEL
FPGAKernelAttributesv2INTEL</pre>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_new_execution_modes">New Execution Modes</h2>
<div class="sectionbody">
<div class="listingblock">
<div class="content">
<pre>MaxWorkgroupSizeINTEL
MaxWorkDimINTEL
NoGlobalOffsetINTEL
NumSIMDWorkitemsINTEL
SchedulerTargetFmaxMhzINTEL
StreamingInterfaceINTEL
RegisterMapInterfaceINTEL</pre>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_token_number_assignments">Token Number Assignments</h2>
<div class="sectionbody">
<div class="openblock">
<div class="content">
<table class="tableblock frame-all grid-rows" style="width: 40%;">
<colgroup>
<col style="width: 70%;">
<col style="width: 30%;">
</colgroup>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">KernelAttributesINTEL</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">5892</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">MaxWorkgroupSizeINTEL</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">5893</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">MaxWorkDimINTEL</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">5894</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">NoGlobalOffsetINTEL</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">5895</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">NumSIMDWorkitemsINTEL</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">5896</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">FPGAKernelAttributesINTEL</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">5897</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">FPGAKernelAttributesv2INTEL</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">6161</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">SchedulerTargetFmaxMhzINTEL</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">5903</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">StreamingInterfaceINTEL</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">6154</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">RegisterMapInterfaceINTEL</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">6160</p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_modifications_to_the_spir_v_specification_version_1_6">Modifications to the SPIR-V Specification, Version 1.6</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_execution_mode">Execution Mode</h3>
<div class="paragraph">
<p>Modify Section 3.6, Execution Mode, adding these rows to the Execution Mode table:</p>
</div>
<div class="openblock">
<div class="content">
<table class="tableblock frame-all grid-all stretch">
<colgroup>
<col style="width: 16.6666%;">
<col style="width: 16.6666%;">
<col style="width: 16.6666%;">
<col style="width: 16.6666%;">
<col style="width: 16.6666%;">
<col style="width: 16.667%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-center valign-top" colspan="2">Execution Mode</th>
<th class="tableblock halign-center valign-top" colspan="3">Extra Operands</th>
<th class="tableblock halign-center valign-top">Enabling Capabilities</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">5893</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>MaxWorkgroupSizeINTEL</strong><br>
Indicates the maximum possible work-group size in the x, y, and z dimensions.
If a <strong>LocalSize</strong> execution mode is applied to the same entry point, it is invalid for <em>max_i_size</em> &lt; <em>i</em> <em>size</em> for dimension <em>i</em>.
Only valid with the <strong>Kernel</strong> Execution Model.</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Literal Number<br>
<em>max_x_size</em></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Literal Number<br>
<em>max_y_size</em></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Literal Number<br>
<em>max_z_size</em></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>KernelAttributesINTEL</strong></p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">5894</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>MaxWorkDimINTEL</strong><br>
Indicates the maximum number of work dimensions.  Legal values range from 0 to 3.
A maximum dimensionality of 0 indicates that the kernel can only be launched with a single work-item.
If a <strong>LocalSize</strong> execution mode is applied to the same entry point, the size of each dimension beyond <em>max_dimensions</em> must be 1.
Only valid with the <strong>Kernel</strong> Execution Model.</p></td>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock">Literal Number<br>
<em>max_dimensions</em></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>KernelAttributesINTEL</strong></p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">5895</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>NoGlobalOffsetINTEL</strong><br>
Indicates that the global offset is always (0, 0, 0).  Only valid with the <strong>Kernel</strong> Execution Model.</p></td>
<td class="tableblock halign-center valign-top" colspan="3"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>KernelAttributesINTEL</strong></p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">5896</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>NumSIMDWorkitemsINTEL</strong><br>
Indicates that the kernel should be vectorized with the provided vector width.  Only valid with the <strong>Kernel</strong> Execution Model.</p></td>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock">Literal Number<br>
<em>vector_width</em></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>FPGAKernelAttributesINTEL</strong></p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">5903</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>SchedulerTargetFmaxMhzINTEL</strong><br>
Indicates the target clock frequency (Fmax) for the kernel, in MHz. Only valid with the <strong>Kernel</strong> Execution Model.</p></td>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock">Literal Number<br>
<em>target_fmax</em></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>FPGAKernelAttributesINTEL</strong></p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">6154</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>StreamingInterfaceINTEL</strong><br>
Indicates that the kernel has a streaming interface, in which invocation of and return from the kernel is synchronized by a flow control handshaking protocol.
<em>StallFreeReturn</em> is a 32-bit unsigned integer type scalar.
If <em>StallFreeReturn</em> is equal to zero, it indicates that the return interface of the kernel can input a stall control flow signal from downstream logic, while a non-zero value indicates that it will not accept a stall control flow signal from downstream logic.</p></td>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock">Literal<br>
<em>StallFreeReturn</em></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>FPGAKernelAttributesINTEL</strong></p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">6160</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>RegisterMapInterfaceINTEL</strong><br>
Indicates that the kernel has a single register based interface that is shared across all kernel control signals and kernel arguments.
<em>WaitForDoneWrite</em> is a boolean type scalar.
If <em>WaitForDoneWrite</em> is <code>true</code>, it indicates that the kernel interface will contain a stall register that can be used to back-pressure the kernel, while if it is <code>false</code>, it indicates that it will not.</p></td>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock">Literal<br>
<em>WaitForDoneWrite</em></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>FPGAKernelAttributesv2INTEL</strong></p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_capability">Capability</h3>
<div class="paragraph">
<p>Modify Section 3.31, Capability, adding the following rows to the Capability table:</p>
</div>
<div class="openblock">
<div class="content">
<table class="tableblock frame-all grid-all stretch">
<colgroup>
<col style="width: 33.3333%;">
<col style="width: 33.3333%;">
<col style="width: 33.3334%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-center valign-top" colspan="2">Capability</th>
<th class="tableblock halign-center valign-top">Implicitly Declares</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">5892</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">KernelAttributesINTEL</p></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">5897</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FPGAKernelAttributesINTEL</p></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">6161</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FPGAKernelAttributesv2INTEL</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FPGAKernelAttributesINTEL</p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_validation_rules">Validation Rules</h3>
<div class="paragraph">
<p>It is illegal to specify both <strong>StreamingInterfaceINTEL</strong> and <strong>RegisterMapInterfaceINTEL</strong> modes on the same entry point.</p>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_issues">Issues</h2>
<div class="sectionbody">
<div class="paragraph">
<p>None.</p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_revision_history">Revision History</h2>
<div class="sectionbody">
<table class="tableblock frame-all grid-rows stretch">
<colgroup>
<col style="width: 4.7619%;">
<col style="width: 14.2857%;">
<col style="width: 14.2857%;">
<col style="width: 66.6667%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Rev</th>
<th class="tableblock halign-left valign-top">Date</th>
<th class="tableblock halign-left valign-top">Author</th>
<th class="tableblock halign-left valign-top">Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">2019-12-18</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Joe Garvey</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>Initial public release</strong></p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">2020-04-22</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Jessica Davies</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Added one new execution mode, SchedulerTargetFmaxMhzINTEL.</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">3</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">2021-09-14</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Ajaykumar Kannan</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Added one new execution mode, StreamingInterfaceINTEL.</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">2022-12-05</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Abhishek Tiwari</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Added one new execution mode, RegisterMapInterfaceINTEL, under a new compatibility.</p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</body>
</html>