![image](https://github.com/user-attachments/assets/f8981f1c-1c21-48cc-943d-2dea11df2798)

![image](https://github.com/user-attachments/assets/906922af-aebc-4bbf-99af-c92bde0a4f52)

![image](https://github.com/user-attachments/assets/de3cb31a-c1ac-4bc6-ace0-85c737d22da3)

The Project is developed using AMD Vivado
To run this project include the files into a Verilog Project and run the synthesis. You can directly use the "processor.zip" to directly run the processor
Refer to the "RISC V Processor.pdf" to get more information on running the processor
