
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.098554                       # Number of seconds simulated
sim_ticks                                 98554434690                       # Number of ticks simulated
final_tick                               611163637578                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 159119                       # Simulator instruction rate (inst/s)
host_op_rate                                   200890                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1844039                       # Simulator tick rate (ticks/s)
host_mem_usage                               67377704                       # Number of bytes of host memory used
host_seconds                                 53444.86                       # Real time elapsed on the host
sim_insts                                  8504099595                       # Number of instructions simulated
sim_ops                                   10736522066                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3263104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       750848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2748288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       750848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1700992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       751488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3260928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       983808                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14250752                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           40448                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3817216                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3817216                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        25493                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5866                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        21471                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         5866                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        13289                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         5871                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        25476                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         7686                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                111334                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           29822                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                29822                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50652                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33109662                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51951                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7618612                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27885990                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        51951                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      7618612                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        45457                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17259416                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        53250                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      7625106                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        51951                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     33087583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        55847                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9982382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               144597775                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50652                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51951                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49353                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        51951                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        45457                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        53250                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        51951                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        55847                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             410413                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          38732057                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               38732057                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          38732057                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50652                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33109662                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51951                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7618612                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27885990                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        51951                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      7618612                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        45457                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17259416                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        53250                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      7625106                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        51951                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     33087583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        55847                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9982382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              183329832                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus0.numCycles               236341571                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        17545389                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     15832389                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       922815                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      6605683                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         6284666                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          970481                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        41024                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186177331                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             110323097                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           17545389                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7255147                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             21825075                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2890842                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      12044376                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         10686116                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       927304                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221991657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.583022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.900721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       200166582     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          780281      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1595013      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          671668      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3630034      1.64%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3231845      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          631157      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1306120      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9978957      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221991657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074237                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.466795                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184941038                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     13292117                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         21744678                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        69434                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1944384                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      1539396                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          492                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     129365181                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2723                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1944384                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       185143056                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       11655625                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       976947                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         21628199                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       643440                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     129296526                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2290                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        288228                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       224889                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        10443                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    151791391                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608985750                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608985750                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    134722847                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        17068527                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        15015                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         7579                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1562788                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     30522449                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     15440068                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       140241                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       748279                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         129050415                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        15059                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        124126365                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        68169                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      9875253                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     23578683                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           80                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221991657                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.559149                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.354515                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    177715867     80.06%     80.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     13356255      6.02%     86.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10905450      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      4708026      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5933546      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5711078      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3244443      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       257036      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       159956      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221991657                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         314205     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2426194     86.31%     97.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        70466      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     77864007     62.73%     62.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082774      0.87%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         7432      0.01%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     29767488     23.98%     87.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     15404664     12.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     124126365                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.525199                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            2810865                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022645                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    473123421                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    138943957                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    123071749                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     126937230                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       223647                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1174406                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          465                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3235                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        94732                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        10973                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1944384                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       11248349                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       184687                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    129065562                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1274                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     30522449                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     15440068                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7581                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        122834                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          102                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3235                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       539833                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       541282                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1081115                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    123260483                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     29668126                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       865882                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   88                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            45071144                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        16150512                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          15403018                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.521535                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             123075118                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            123071749                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         66473537                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        131038228                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.520737                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507284                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    117516368                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     11563032                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        14979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       943131                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    220047273                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534051                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.356237                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177382006     80.61%     80.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15605136      7.09%     87.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7311003      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      7214103      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1972753      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      8344606      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       625430      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       457593      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1134643      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    220047273                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     117516368                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              44693368                       # Number of memory references committed
system.switch_cpus0.commit.loads             29348035                       # Number of loads committed
system.switch_cpus0.commit.membars               7478                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          15518718                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        104500046                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1138202                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1134643                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           347991731                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          260103390                       # The number of ROB writes
system.switch_cpus0.timesIdled                4054533                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               14349914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            117516368                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.363416                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.363416                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.423116                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.423116                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609403353                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      142918319                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      154073477                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         14956                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus1.numCycles               236341571                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21169769                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17626646                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1923922                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8094549                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7746367                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2278209                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89253                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    184272270                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             116148156                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21169769                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10024576                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24209081                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5347887                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       9234202                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles          476                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         11441302                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1839334                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    221122590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.645446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.016920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       196913509     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1484367      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1871961      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2980483      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1250935      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1606617      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1872738      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          856208      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12285772      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    221122590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089573                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491442                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       183188790                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10422203                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24094186                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        11406                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3405997                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3221502                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          536                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     141956385                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2576                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3405997                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       183374055                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         591601                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      9313537                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23920336                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       517057                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     141083034                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          121                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         75017                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       360309                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    197064996                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    656091484                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    656091484                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    165009967                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        32055003                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34259                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17894                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1813407                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13194124                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6909416                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        77375                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1567530                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         137744450                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34383                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        132203750                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       131015                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16622985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     33740370                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1377                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    221122590                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.597875                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.319791                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    165095722     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25563036     11.56%     86.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10444447      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5853903      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7928445      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2441079      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2402479      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1291770      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       101709      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    221122590                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         911207     79.13%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        122429     10.63%     89.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       117870     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111377502     84.25%     84.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1807637      1.37%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16364      0.01%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12113779      9.16%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6888468      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     132203750                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.559376                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1151506                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008710                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    486812610                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    154402454                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    128767378                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     133355256                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        97975                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2469606                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          640                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        94419                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3405997                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         449832                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56739                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    137778837                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       109159                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13194124                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6909416                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17895                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         49505                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           61                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          640                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1141153                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1079492                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2220645                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    129904073                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11918059                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2299676                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18805703                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18371114                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6887644                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.549645                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             128767950                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            128767378                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         77148894                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        207225199                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.544836                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372295                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95999085                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118292831                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19486560                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33006                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1940359                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    217716593                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.543334                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.363301                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    167647654     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25374902     11.66%     88.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9211703      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4591178      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4199494      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1764262      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1743172      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       831153      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2353075      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    217716593                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95999085                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118292831                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17539512                       # Number of memory references committed
system.switch_cpus1.commit.loads             10724518                       # Number of loads committed
system.switch_cpus1.commit.membars              16466                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17145892                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106502395                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2442735                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2353075                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           353142246                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          278964812                       # The number of ROB writes
system.switch_cpus1.timesIdled                2792063                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               15218981                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95999085                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118292831                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95999085                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.461915                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.461915                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.406188                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.406188                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       584534478                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      179936734                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      131310437                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32978                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus2.numCycles               236341571                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18302643                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     14970233                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1786637                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7535728                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7214880                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1881822                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        79292                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    177550714                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             103894449                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18302643                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9096702                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             21767633                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5202386                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4818061                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         10919322                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1799383                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    207513124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.611681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.961209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       185745491     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1180735      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1864969      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2970648      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1227062      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1367305      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1468003      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          954846      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10734065      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    207513124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077441                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.439594                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       175902124                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6479840                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         21699672                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        55211                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3376274                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2999282                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          444                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     126853290                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2846                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3376274                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       176173982                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1674462                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4017624                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         21486417                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       784362                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     126776773                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        25635                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        217233                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       293431                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        43498                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    176019427                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    589766773                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    589766773                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    150200948                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        25818470                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32084                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17560                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2344318                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12070912                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6489871                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       196379                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1476370                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         126602280                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32173                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        119799198                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       149453                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     16033296                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     35869046                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         2885                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    207513124                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.577309                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.269704                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    156996840     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20282406      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11079637      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7559837      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7069650      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2027783      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1588876      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       537524      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       370571      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    207513124                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          27866     12.59%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         85290     38.53%     51.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       108192     48.88%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    100362596     83.78%     83.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1895774      1.58%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14522      0.01%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11068443      9.24%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6457863      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     119799198                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.506890                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             221348                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001848                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    447482320                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    142669031                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    117877683                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     120020546                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       360539                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2157718                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          355                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1311                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       188131                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         7476                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3376274                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1078057                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       108061                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    126634580                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        51337                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12070912                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6489871                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17545                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         79584                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1311                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1043250                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1020566                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2063816                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    118096948                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     10410506                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1702249                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  127                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            16866726                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16619103                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6456220                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.499688                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             117878500                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            117877683                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         68924272                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        180076295                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.498760                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382750                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     88228697                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    108144975                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18489907                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        29288                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1824361                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    204136850                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.529767                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.382938                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    160234122     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21262486     10.42%     88.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8275614      4.05%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4463619      2.19%     95.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3335807      1.63%     96.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1864812      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1150752      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1028500      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2521138      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    204136850                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     88228697                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     108144975                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16214934                       # Number of memory references committed
system.switch_cpus2.commit.loads              9913194                       # Number of loads committed
system.switch_cpus2.commit.membars              14612                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15523912                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         97446374                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2196840                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2521138                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           328250009                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          256646236                       # The number of ROB writes
system.switch_cpus2.timesIdled                2868664                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               28828447                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           88228697                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            108144975                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     88228697                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.678738                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.678738                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.373310                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.373310                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       532551885                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      163402768                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      118324559                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         29262                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus3.numCycles               236341571                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        21166762                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17625803                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1927297                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8233407                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7751626                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2279256                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        89753                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    184336416                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             116146309                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21166762                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10030882                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24211496                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5352845                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       9145989                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles          459                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         11446186                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1842105                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    221102533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.645447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.016802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       196891037     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1483626      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1875003      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2985344      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1248527      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1606055      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1875849      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          855983      0.39%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12281109      5.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    221102533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089560                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.491434                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       183255181                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     10331802                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24096507                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        11362                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3407673                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3219022                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          472                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     141942457                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2412                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3407673                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       183440420                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         589272                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      9227038                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23922660                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       515463                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     141067560                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          127                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         74779                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       359305                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    197061885                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    656039593                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    656039593                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    165004886                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        32056999                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34612                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18247                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1810606                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13189634                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6905186                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        77128                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1563375                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         137740778                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34729                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        132200533                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       131163                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     16631399                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     33741982                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1723                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    221102533                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.597915                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.319852                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    165077010     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     25565454     11.56%     86.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10442824      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      5849091      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7929667      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2441437      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2404220      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1291655      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       101175      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    221102533                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         911975     79.18%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        121933     10.59%     89.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       117855     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111378267     84.25%     84.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1807882      1.37%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16364      0.01%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12114086      9.16%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6883934      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     132200533                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.559362                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1151763                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008712                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    486786525                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    154407551                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    128762474                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133352296                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        97964                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2465424                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          648                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        90385                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3407673                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         448343                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        56806                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    137775513                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       106743                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13189634                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6905186                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18248                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         49557                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          648                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1146812                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1076259                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2223071                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    129897900                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11916164                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2302633                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18799567                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18370269                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6883403                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.549619                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             128762812                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            128762474                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         77146120                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207235504                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.544815                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372263                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     95996161                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    118289233                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     19486867                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33006                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1943768                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    217694860                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.543372                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.363292                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    167625688     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     25373211     11.66%     88.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9215405      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4590712      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4198548      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1765278      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1742403      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       830844      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2352771      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    217694860                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     95996161                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     118289233                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17539011                       # Number of memory references committed
system.switch_cpus3.commit.loads             10724210                       # Number of loads committed
system.switch_cpus3.commit.membars              16466                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17145385                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        106499156                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2442664                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2352771                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           353117526                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          278959889                       # The number of ROB writes
system.switch_cpus3.timesIdled                2795387                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               15239038                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           95996161                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            118289233                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     95996161                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.461990                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.461990                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.406176                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.406176                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       584511986                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      179936873                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      131303572                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32978                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus4.numCycles               236341571                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        17390774                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     15517621                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1381642                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     11507639                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits        11327230                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1044133                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        41499                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    183532576                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              98756180                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           17390774                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     12371363                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             22005608                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        4539214                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4297158                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11103164                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1356166                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    212985103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.519604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.760400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       190979495     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         3350338      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1692303      0.79%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3310351      1.55%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1066811      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3063267      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          485278      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          791461      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         8245799      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    212985103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.073583                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.417854                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       181636250                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6235796                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         21962075                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        17510                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3133468                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1652930                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        16293                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     110491734                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        30924                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3133468                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       181851435                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        3939192                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1630878                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         21758575                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       671551                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     110336181                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          171                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         85074                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       521640                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    144613991                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    500067650                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    500067650                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    117292837                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        27321154                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        14819                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         7493                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1519090                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     19863613                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      3241467                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        20991                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       740682                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         109764853                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        14869                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        102783604                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        66448                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     19801015                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     40544298                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           92                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    212985103                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.482586                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.095736                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    167932100     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     14186466      6.66%     85.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     15064397      7.07%     92.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8756149      4.11%     96.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      4514136      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      1132462      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1341415      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        31271      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        26707      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    212985103                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         172072     57.27%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         70170     23.35%     80.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        58235     19.38%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     80618497     78.44%     78.44% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       806866      0.79%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         7328      0.01%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     18136970     17.65%     96.87% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      3213943      3.13%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     102783604                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.434894                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             300477                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002923                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    418919236                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    129581008                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    100181021                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     103084081                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        80174                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      4034839                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          275                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        80379                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3133468                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3131809                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        83492                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    109779810                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         4475                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     19863613                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      3241467                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         7489                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         37045                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         1697                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          275                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       930864                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       535015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1465879                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    101483605                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     17879659                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1299999                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   88                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            21093444                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        15426817                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           3213785                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.429394                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             100203461                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            100181021                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         60605965                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        132111818                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.423882                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.458747                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     79783327                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     89842727                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     19941167                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        14777                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1372948                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    209851635                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.428125                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.297706                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    176388978     84.05%     84.05% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     13152033      6.27%     90.32% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8444503      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      2661142      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4409712      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       862938      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       546656      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       500596      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2885077      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    209851635                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     79783327                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      89842727                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18989862                       # Number of memory references committed
system.switch_cpus4.commit.loads             15828774                       # Number of loads committed
system.switch_cpus4.commit.membars               7374                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          13782926                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         78520986                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1125390                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2885077                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           316750153                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          222703729                       # The number of ROB writes
system.switch_cpus4.timesIdled                4086359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               23356468                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           79783327                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             89842727                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     79783327                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.962293                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.962293                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.337576                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.337576                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       471670411                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      130546250                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      117314995                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         14760                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus5.numCycles               236341571                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        21192726                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17645948                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1925793                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8045003                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7749302                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2280428                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        89502                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    184403163                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             116272196                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           21192726                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10029730                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24236131                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5362207                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       9043175                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines         11450840                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1841136                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    221101454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.646323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.018185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       196865323     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1486145      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1867941      0.84%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2983058      1.35%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1257494      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1607484      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1874413      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          858797      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12300799      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    221101454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089670                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491967                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       183317969                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     10232545                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24121131                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        11355                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3418446                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3225107                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          527                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     142135777                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2204                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3418446                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       183503038                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         592508                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      9122116                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23947340                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       517999                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     141263020                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          125                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         75049                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       361139                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    197288942                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    656914154                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    656914154                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    165103201                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        32185739                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        34163                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        17789                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1816478                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13231023                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      6916939                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        77287                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1567379                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         137917767                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        34288                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        132318281                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       133938                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     16711991                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     34041086                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1262                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    221101454                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.598451                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.320341                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    165035985     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     25570502     11.57%     86.21% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     10454593      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      5859697      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7937537      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2446034      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2402514      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1292636      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       101956      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    221101454                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         912278     78.99%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        124732     10.80%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       117913     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    111471957     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1808672      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        16373      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12125229      9.16%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      6896050      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     132318281                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.559860                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1154923                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008728                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    487026877                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    154664681                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    128877683                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     133473204                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        98001                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2500492                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          638                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        98136                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3418446                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         450516                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        56551                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    137952062                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts       106774                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13231023                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      6916939                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        17790                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         49261                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           61                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          638                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1142260                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1081347                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2223607                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    130016614                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11927544                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2301667                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            18822921                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18385883                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           6895377                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.550122                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             128878166                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            128877683                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         77212987                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        207431951                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.545303                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372233                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     96053306                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    118359535                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     19593030                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        33026                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1942252                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    217683008                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.543724                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.363770                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    167586118     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     25389638     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9218825      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4592269      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4200618      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1762518      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1746121      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       831556      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2355345      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    217683008                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     96053306                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     118359535                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              17549334                       # Number of memory references committed
system.switch_cpus5.commit.loads             10730531                       # Number of loads committed
system.switch_cpus5.commit.membars              16476                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17155555                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        106562451                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2444105                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2355345                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           353279565                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          279323597                       # The number of ROB writes
system.switch_cpus5.timesIdled                2796996                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               15240117                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           96053306                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            118359535                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     96053306                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.460525                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.460525                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.406417                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.406417                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       585020909                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      180079174                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      131447964                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         32998                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus6.numCycles               236341571                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        17549262                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     15835085                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       919838                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      6634237                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         6278950                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          970011                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        40598                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    186121381                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             110364276                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           17549262                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      7248961                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             21827142                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        2889088                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      12199745                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles           26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines         10680778                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       924480                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    222094532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.582947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.900773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       200267390     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          779435      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1593726      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          670986      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         3630463      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3229959      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          627433      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1307905      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         9987235      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    222094532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074254                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.466969                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       184872915                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     13459637                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         21747268                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        68978                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       1945728                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1540743                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          486                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     129408517                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2682                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       1945728                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       185076419                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles       11827102                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       973259                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         21629858                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       642160                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     129341290                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          314                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        288985                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       226701                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         6534                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    151838680                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    609195958                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    609195958                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    134756733                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        17081924                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        15017                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         7579                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1566847                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     30523649                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     15442926                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       140735                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       744164                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         129093716                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        15061                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        124140957                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        68078                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      9907234                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     23736246                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           78                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    222094532                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.558955                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.354364                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    177822334     80.07%     80.07% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     13347729      6.01%     86.08% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     10901681      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      4711522      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      5938205      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      5712389      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      3244199      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       256443      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       160030      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    222094532                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         314302     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       2425443     86.31%     97.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        70494      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     77870835     62.73%     62.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1084340      0.87%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         7434      0.01%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     29770372     23.98%     87.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     15407976     12.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     124140957                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.525261                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            2810239                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022637                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    473254757                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    139019253                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    123087070                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     126951196                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       223010                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1168890                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          470                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         3248                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        94053                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        10969                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       1945728                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles       11414275                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       185792                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    129108854                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1243                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     30523649                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     15442926                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         7581                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        123368                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           90                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         3248                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       536472                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       542062                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1078534                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    123275902                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     29671037                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       865049                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   77                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            45077499                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        16153710                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          15406462                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.521601                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             123090453                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            123087070                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         66476959                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        131055725                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.520802                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507242                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    100024501                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    117545238                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     11577515                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        14983                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       940031                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    220148804                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533935                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.356181                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    177472932     80.61%     80.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     15612356      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      7309477      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      7216814      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      1973509      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      8343567      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       626230      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       457117      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      1136802      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    220148804                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    100024501                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     117545238                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              44703617                       # Number of memory references committed
system.switch_cpus6.commit.loads             29354749                       # Number of loads committed
system.switch_cpus6.commit.membars               7480                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          15522573                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        104525740                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1138510                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      1136802                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           348134456                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          260191447                       # The number of ROB writes
system.switch_cpus6.timesIdled                4049246                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               14247039                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          100024501                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            117545238                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    100024501                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.362837                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.362837                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.423220                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.423220                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       609460816                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      142932408                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      154120614                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         14960                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus7.numCycles               236341571                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19221099                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     15726876                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1875647                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7877506                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7558394                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1983431                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        85192                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    184991080                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             107510783                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19221099                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9541825                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             22430344                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5126156                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4993729                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles          429                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines         11317960                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1877479                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    215641707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.612272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.954196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       193211363     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1040251      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1653071      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2248840      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2313514      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1958857      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1101667      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1633048      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10481096      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    215641707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081328                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.454896                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       183095561                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6905731                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         22389158                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        25507                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3225747                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3164587                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          369                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     131930344                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1922                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3225747                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       183594663                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1354652                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4389346                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         21921579                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1155717                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     131887160                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          159                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        167684                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       498004                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    184009251                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    613571587                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    613571587                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    159480892                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        24528359                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        32607                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        16929                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3417460                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     12344339                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6689196                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        78603                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1602575                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         131737580                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        32722                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        125075873                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        17141                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     14622685                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     35036361                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    215641707                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580017                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.271234                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    162725707     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     21755403     10.09%     85.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11011870      5.11%     90.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8317515      3.86%     94.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6545624      3.04%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2650515      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1652516      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       866438      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       116119      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    215641707                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          23987     11.46%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         78449     37.48%     48.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       106869     51.06%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    105196869     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1869645      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        15675      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11325348      9.05%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6668336      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     125075873                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.529217                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             209305                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001673                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    466019899                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    146393503                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    123208751                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     125285178                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       256381                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1984182                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          520                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        98511                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3225747                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1079800                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       112303                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    131770434                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         6719                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     12344339                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6689196                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        16932                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         94647                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          520                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1088548                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1058546                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2147094                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    123357833                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     10657427                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1718040                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            17325503                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17526190                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6668076                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.521947                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             123208964                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            123208751                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         70726722                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        190617552                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.521316                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371040                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     92966717                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    114394166                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     17376286                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        31614                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1899333                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    212415960                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.538538                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.387006                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    165479536     77.90%     77.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     23270357     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8784901      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4188639      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3535470      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2021804      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1772222      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       800390      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2562641      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    212415960                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     92966717                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     114394166                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              16950842                       # Number of memory references committed
system.switch_cpus7.commit.loads             10360157                       # Number of loads committed
system.switch_cpus7.commit.membars              15772                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          16495789                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        103067765                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2355615                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2562641                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           341623134                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          266766705                       # The number of ROB writes
system.switch_cpus7.timesIdled                2801315                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               20699864                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           92966717                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            114394166                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     92966717                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.542217                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.542217                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.393357                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.393357                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       555175716                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      171618666                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      122292878                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         31586                       # number of misc regfile writes
system.l20.replacements                         25532                       # number of replacements
system.l20.tagsinuse                      4095.909683                       # Cycle average of tags in use
system.l20.total_refs                          375493                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29628                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.673586                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.105037                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.864674                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3352.055138                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           728.884834                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002467                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001188                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.818373                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.177950                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        46520                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  46521                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18926                       # number of Writeback hits
system.l20.Writeback_hits::total                18926                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           68                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   68                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        46588                       # number of demand (read+write) hits
system.l20.demand_hits::total                   46589                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        46588                       # number of overall hits
system.l20.overall_hits::total                  46589                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        25492                       # number of ReadReq misses
system.l20.ReadReq_misses::total                25531                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        25493                       # number of demand (read+write) misses
system.l20.demand_misses::total                 25532                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        25493                       # number of overall misses
system.l20.overall_misses::total                25532                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     39234750                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  13177669935                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    13216904685                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       292984                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       292984                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     39234750                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  13177962919                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     13217197669                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     39234750                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  13177962919                       # number of overall miss cycles
system.l20.overall_miss_latency::total    13217197669                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           40                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72012                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72052                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18926                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18926                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           69                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               69                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           40                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72081                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72121                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           40                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72081                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72121                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.353997                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.354341                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.014493                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.014493                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.353672                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.354016                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.353672                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.354016                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1006019.230769                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 516933.545230                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 517680.650386                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       292984                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       292984                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1006019.230769                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 516924.760483                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 517671.849796                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1006019.230769                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 516924.760483                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 517671.849796                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4667                       # number of writebacks
system.l20.writebacks::total                     4667                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        25492                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           25531                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        25493                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            25532                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        25493                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           25532                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     36434550                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  11346615100                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  11383049650                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       221184                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       221184                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     36434550                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  11346836284                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  11383270834                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     36434550                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  11346836284                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  11383270834                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.353997                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.354341                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.014493                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.014493                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.353672                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.354016                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.353672                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.354016                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 934219.230769                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 445104.938804                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 445852.087658                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       221184                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       221184                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 934219.230769                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 445096.155180                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 445843.288187                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 934219.230769                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 445096.155180                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 445843.288187                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          5906                       # number of replacements
system.l21.tagsinuse                      4095.209347                       # Cycle average of tags in use
system.l21.total_refs                          278841                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10002                       # Sample count of references to valid blocks.
system.l21.avg_refs                         27.878524                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          121.079231                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    18.941691                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2191.087758                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1764.100667                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.029560                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004624                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.534934                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.430689                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999807                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        27817                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  27819                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8810                       # number of Writeback hits
system.l21.Writeback_hits::total                 8810                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          193                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  193                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        28010                       # number of demand (read+write) hits
system.l21.demand_hits::total                   28012                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        28010                       # number of overall hits
system.l21.overall_hits::total                  28012                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         5866                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 5906                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         5866                       # number of demand (read+write) misses
system.l21.demand_misses::total                  5906                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         5866                       # number of overall misses
system.l21.overall_misses::total                 5906                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     56684253                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2708838145                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2765522398                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     56684253                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2708838145                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2765522398                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     56684253                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2708838145                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2765522398                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33683                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33725                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8810                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8810                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          193                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              193                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33876                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33918                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33876                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33918                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.174153                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.175122                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.173161                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.174126                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.173161                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.174126                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1417106.325000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 461786.250426                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 468256.416864                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1417106.325000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 461786.250426                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 468256.416864                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1417106.325000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 461786.250426                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 468256.416864                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3458                       # number of writebacks
system.l21.writebacks::total                     3458                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         5866                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            5906                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         5866                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             5906                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         5866                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            5906                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     53802647                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2286665052                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2340467699                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     53802647                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2286665052                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2340467699                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     53802647                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2286665052                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2340467699                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.174153                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.175122                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.173161                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.174126                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.173161                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.174126                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1345066.175000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 389816.749403                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 396286.437352                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 1345066.175000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 389816.749403                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 396286.437352                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 1345066.175000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 389816.749403                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 396286.437352                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         21510                       # number of replacements
system.l22.tagsinuse                      4095.571987                       # Cycle average of tags in use
system.l22.total_refs                          399902                       # Total number of references to valid blocks.
system.l22.sampled_refs                         25606                       # Sample count of references to valid blocks.
system.l22.avg_refs                         15.617512                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.358310                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.647243                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2557.849605                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1488.716828                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.009121                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002844                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.624475                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.363456                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        42835                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  42836                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           13726                       # number of Writeback hits
system.l22.Writeback_hits::total                13726                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          118                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  118                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        42953                       # number of demand (read+write) hits
system.l22.demand_hits::total                   42954                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        42953                       # number of overall hits
system.l22.overall_hits::total                  42954                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        21469                       # number of ReadReq misses
system.l22.ReadReq_misses::total                21507                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        21471                       # number of demand (read+write) misses
system.l22.demand_misses::total                 21509                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        21471                       # number of overall misses
system.l22.overall_misses::total                21509                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     30783636                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data  10983387190                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total    11014170826                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       608946                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       608946                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     30783636                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data  10983996136                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total     11014779772                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     30783636                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data  10983996136                       # number of overall miss cycles
system.l22.overall_miss_latency::total    11014779772                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        64304                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              64343                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        13726                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            13726                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          120                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              120                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        64424                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               64463                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        64424                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              64463                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.333867                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.334255                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.016667                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.016667                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.333276                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.333664                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.333276                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.333664                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 810095.684211                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 511592.863664                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 512120.278328                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       304473                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       304473                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 810095.684211                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 511573.570677                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 512100.970384                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 810095.684211                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 511573.570677                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 512100.970384                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4134                       # number of writebacks
system.l22.writebacks::total                     4134                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        21469                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           21507                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        21471                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            21509                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        21471                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           21509                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     28055236                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   9441554385                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   9469609621                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       465346                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       465346                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     28055236                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   9442019731                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   9470074967                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     28055236                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   9442019731                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   9470074967                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.333867                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.334255                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.016667                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.016667                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.333276                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.333664                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.333276                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.333664                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 738295.684211                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 439776.160278                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 440303.604454                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       232673                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       232673                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 738295.684211                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 439756.868846                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 440284.298061                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 738295.684211                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 439756.868846                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 440284.298061                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          5906                       # number of replacements
system.l23.tagsinuse                      4095.223207                       # Cycle average of tags in use
system.l23.total_refs                          278809                       # Total number of references to valid blocks.
system.l23.sampled_refs                         10002                       # Sample count of references to valid blocks.
system.l23.avg_refs                         27.875325                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          121.094859                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    18.871539                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2191.195866                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1764.060944                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.029564                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.004607                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.534960                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.430679                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999810                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        27793                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  27795                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            8802                       # number of Writeback hits
system.l23.Writeback_hits::total                 8802                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          190                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  190                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        27983                       # number of demand (read+write) hits
system.l23.demand_hits::total                   27985                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        27983                       # number of overall hits
system.l23.overall_hits::total                  27985                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         5866                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 5906                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         5866                       # number of demand (read+write) misses
system.l23.demand_misses::total                  5906                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         5866                       # number of overall misses
system.l23.overall_misses::total                 5906                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     56293276                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2667745232                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2724038508                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     56293276                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2667745232                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2724038508                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     56293276                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2667745232                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2724038508                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        33659                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              33701                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         8802                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             8802                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          190                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              190                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        33849                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               33891                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        33849                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              33891                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.174277                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.175247                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.173299                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.174265                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.173299                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.174265                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1407331.900000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 454780.980566                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 461232.392144                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1407331.900000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 454780.980566                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 461232.392144                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1407331.900000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 454780.980566                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 461232.392144                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                3458                       # number of writebacks
system.l23.writebacks::total                     3458                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         5866                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            5906                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         5866                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             5906                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         5866                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            5906                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     53418235                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2246210360                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2299628595                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     53418235                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2246210360                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2299628595                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     53418235                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2246210360                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2299628595                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.174277                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.175247                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.173299                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.174265                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.173299                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.174265                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1335455.875000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 382920.279577                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 389371.587369                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1335455.875000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 382920.279577                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 389371.587369                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1335455.875000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 382920.279577                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 389371.587369                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         13324                       # number of replacements
system.l24.tagsinuse                      4095.811983                       # Cycle average of tags in use
system.l24.total_refs                          208171                       # Total number of references to valid blocks.
system.l24.sampled_refs                         17420                       # Sample count of references to valid blocks.
system.l24.avg_refs                         11.950115                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           53.840796                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     7.432441                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2934.445744                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1100.093001                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.013145                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.001815                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.716417                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.268577                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999954                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        36659                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  36660                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            6386                       # number of Writeback hits
system.l24.Writeback_hits::total                 6386                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           64                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   64                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        36723                       # number of demand (read+write) hits
system.l24.demand_hits::total                   36724                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        36723                       # number of overall hits
system.l24.overall_hits::total                  36724                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        13289                       # number of ReadReq misses
system.l24.ReadReq_misses::total                13324                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        13289                       # number of demand (read+write) misses
system.l24.demand_misses::total                 13324                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        13289                       # number of overall misses
system.l24.overall_misses::total                13324                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     30747461                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   5923177572                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     5953925033                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     30747461                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   5923177572                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      5953925033                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     30747461                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   5923177572                       # number of overall miss cycles
system.l24.overall_miss_latency::total     5953925033                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           36                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        49948                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              49984                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         6386                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             6386                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           64                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               64                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           36                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        50012                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               50048                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           36                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        50012                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              50048                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.266057                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.266565                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.265716                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.266224                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.265716                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.266224                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 878498.885714                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 445720.338024                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 446857.177499                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 878498.885714                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 445720.338024                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 446857.177499                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 878498.885714                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 445720.338024                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 446857.177499                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                1968                       # number of writebacks
system.l24.writebacks::total                     1968                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        13289                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           13324                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        13289                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            13324                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        13289                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           13324                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     28234145                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   4968543302                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   4996777447                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     28234145                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   4968543302                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   4996777447                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     28234145                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   4968543302                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   4996777447                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.266057                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.266565                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.265716                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.266224                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.265716                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.266224                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 806689.857143                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 373883.911656                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 375020.823101                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 806689.857143                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 373883.911656                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 375020.823101                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 806689.857143                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 373883.911656                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 375020.823101                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          5912                       # number of replacements
system.l25.tagsinuse                      4095.215200                       # Cycle average of tags in use
system.l25.total_refs                          278890                       # Total number of references to valid blocks.
system.l25.sampled_refs                         10008                       # Sample count of references to valid blocks.
system.l25.avg_refs                         27.866707                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          121.086642                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    19.615561                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2190.007516                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1764.505480                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.029562                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.004789                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.534670                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.430787                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999808                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        27855                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  27857                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            8821                       # number of Writeback hits
system.l25.Writeback_hits::total                 8821                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          192                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  192                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        28047                       # number of demand (read+write) hits
system.l25.demand_hits::total                   28049                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        28047                       # number of overall hits
system.l25.overall_hits::total                  28049                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           41                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         5871                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 5912                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           41                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         5871                       # number of demand (read+write) misses
system.l25.demand_misses::total                  5912                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           41                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         5871                       # number of overall misses
system.l25.overall_misses::total                 5912                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     56650122                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   2619975446                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     2676625568                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     56650122                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   2619975446                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      2676625568                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     56650122                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   2619975446                       # number of overall miss cycles
system.l25.overall_miss_latency::total     2676625568                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           43                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        33726                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              33769                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         8821                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             8821                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          192                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              192                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           43                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        33918                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               33961                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           43                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        33918                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              33961                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.174079                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.175072                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.173094                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.174082                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.173094                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.174082                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1381710.292683                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 446257.102027                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 452744.514208                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1381710.292683                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 446257.102027                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 452744.514208                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1381710.292683                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 446257.102027                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 452744.514208                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                3462                       # number of writebacks
system.l25.writebacks::total                     3462                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         5871                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            5912                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         5871                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             5912                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         5871                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            5912                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     53705687                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   2198255462                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   2251961149                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     53705687                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   2198255462                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   2251961149                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     53705687                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   2198255462                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   2251961149                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.174079                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.175072                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.173094                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.174082                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.173094                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.174082                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1309894.804878                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 374426.070857                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 380913.590832                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1309894.804878                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 374426.070857                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 380913.590832                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1309894.804878                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 374426.070857                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 380913.590832                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         25516                       # number of replacements
system.l26.tagsinuse                      4095.907869                       # Cycle average of tags in use
system.l26.total_refs                          375529                       # Total number of references to valid blocks.
system.l26.sampled_refs                         29612                       # Sample count of references to valid blocks.
system.l26.avg_refs                         12.681649                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           10.103469                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     4.964015                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  3349.623345                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data           731.217039                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.002467                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.001212                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.817779                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.178520                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        46551                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  46552                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           18931                       # number of Writeback hits
system.l26.Writeback_hits::total                18931                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           70                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   70                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        46621                       # number of demand (read+write) hits
system.l26.demand_hits::total                   46622                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        46621                       # number of overall hits
system.l26.overall_hits::total                  46622                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           40                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        25475                       # number of ReadReq misses
system.l26.ReadReq_misses::total                25515                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        25476                       # number of demand (read+write) misses
system.l26.demand_misses::total                 25516                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        25476                       # number of overall misses
system.l26.overall_misses::total                25516                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     38501980                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data  13294636325                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total    13333138305                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data       414013                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total       414013                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     38501980                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data  13295050338                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total     13333552318                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     38501980                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data  13295050338                       # number of overall miss cycles
system.l26.overall_miss_latency::total    13333552318                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           41                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        72026                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              72067                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        18931                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            18931                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           71                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               71                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           41                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        72097                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               72138                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           41                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        72097                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              72138                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.353692                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.354046                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.014085                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.014085                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.353357                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.353711                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.353357                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.353711                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 962549.500000                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 521869.924436                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 522560.780129                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data       414013                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total       414013                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 962549.500000                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 521865.690768                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 522556.526023                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 962549.500000                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 521865.690768                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 522556.526023                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                4670                       # number of writebacks
system.l26.writebacks::total                     4670                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        25475                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           25515                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            1                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        25476                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            25516                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        25476                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           25516                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     35629131                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data  11464469929                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total  11500099060                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       342213                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       342213                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     35629131                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data  11464812142                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total  11500441273                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     35629131                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data  11464812142                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total  11500441273                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.353692                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.354046                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.014085                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.014085                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.353357                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.353711                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.353357                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.353711                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 890728.275000                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 450028.260216                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 450719.147952                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       342213                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       342213                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 890728.275000                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 450024.028183                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 450714.895477                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 890728.275000                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 450024.028183                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 450714.895477                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          7731                       # number of replacements
system.l27.tagsinuse                      4095.358359                       # Cycle average of tags in use
system.l27.total_refs                          292754                       # Total number of references to valid blocks.
system.l27.sampled_refs                         11827                       # Sample count of references to valid blocks.
system.l27.avg_refs                         24.753023                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.911147                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    15.017606                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2402.877006                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1598.552600                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019265                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003666                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.586640                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.390272                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999843                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        29916                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  29918                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            9216                       # number of Writeback hits
system.l27.Writeback_hits::total                 9216                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          144                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  144                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        30060                       # number of demand (read+write) hits
system.l27.demand_hits::total                   30062                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        30060                       # number of overall hits
system.l27.overall_hits::total                  30062                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           43                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         7687                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 7730                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           43                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         7687                       # number of demand (read+write) misses
system.l27.demand_misses::total                  7730                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           43                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         7687                       # number of overall misses
system.l27.overall_misses::total                 7730                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     51668344                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   3445773099                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     3497441443                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     51668344                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   3445773099                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      3497441443                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     51668344                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   3445773099                       # number of overall miss cycles
system.l27.overall_miss_latency::total     3497441443                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           45                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        37603                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              37648                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         9216                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             9216                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          144                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              144                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           45                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        37747                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               37792                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           45                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        37747                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              37792                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.955556                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.204425                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.205323                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.955556                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.203645                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.204541                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.955556                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.203645                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.204541                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1201589.395349                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 448259.802133                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 452450.380724                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1201589.395349                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 448259.802133                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 452450.380724                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1201589.395349                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 448259.802133                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 452450.380724                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4005                       # number of writebacks
system.l27.writebacks::total                     4005                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         7686                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            7729                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         7686                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             7729                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         7686                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            7729                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     48580145                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   2893338142                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   2941918287                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     48580145                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   2893338142                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   2941918287                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     48580145                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   2893338142                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   2941918287                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.204399                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.205296                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.955556                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.203619                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.204514                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.955556                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.203619                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.204514                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1129770.813953                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 376442.641426                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 380633.754302                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1129770.813953                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 376442.641426                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 380633.754302                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1129770.813953                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 376442.641426                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 380633.754302                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               579.502029                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1010693953                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1733608.838765                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.472156                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.029874                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061654                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.867035                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.928689                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10686063                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10686063                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10686063                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10686063                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10686063                       # number of overall hits
system.cpu0.icache.overall_hits::total       10686063                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total           53                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     50375500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     50375500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     50375500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     50375500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     50375500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     50375500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10686116                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10686116                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10686116                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10686116                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10686116                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10686116                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 950481.132075                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 950481.132075                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 950481.132075                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 950481.132075                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 950481.132075                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 950481.132075                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     39644178                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     39644178                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     39644178                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     39644178                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     39644178                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     39644178                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 991104.450000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 991104.450000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 991104.450000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 991104.450000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 991104.450000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 991104.450000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72081                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               432109010                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72337                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               5973.554474                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   111.879107                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   144.120893                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.437028                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.562972                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     27994906                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       27994906                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15329908                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15329908                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7492                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7492                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7478                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7478                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     43324814                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        43324814                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     43324814                       # number of overall hits
system.cpu0.dcache.overall_hits::total       43324814                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       259090                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       259090                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          243                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          243                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       259333                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        259333                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       259333                       # number of overall misses
system.cpu0.dcache.overall_misses::total       259333                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  64440693576                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  64440693576                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     26559999                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     26559999                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  64467253575                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  64467253575                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  64467253575                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  64467253575                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     28253996                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     28253996                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     43584147                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43584147                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     43584147                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43584147                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009170                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009170                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005950                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005950                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005950                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005950                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 248719.339133                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 248719.339133                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 109300.407407                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 109300.407407                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 248588.700917                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 248588.700917                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 248588.700917                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 248588.700917                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18926                       # number of writebacks
system.cpu0.dcache.writebacks::total            18926                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       187078                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       187078                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          174                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          174                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       187252                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       187252                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       187252                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       187252                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72012                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72012                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72081                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72081                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72081                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72081                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  16574586203                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16574586203                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      4993451                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4993451                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  16579579654                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16579579654                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  16579579654                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16579579654                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001654                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001654                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001654                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001654                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 230164.225449                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 230164.225449                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 72368.855072                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 72368.855072                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 230013.174817                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 230013.174817                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 230013.174817                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 230013.174817                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.431626                       # Cycle average of tags in use
system.cpu1.icache.total_refs               985024804                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1981941.255533                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.431626                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066397                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.795564                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11441243                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11441243                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11441243                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11441243                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11441243                       # number of overall hits
system.cpu1.icache.overall_hits::total       11441243                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           57                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     83166742                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     83166742                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     83166742                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     83166742                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     83166742                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     83166742                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11441300                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11441300                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11441300                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11441300                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11441300                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11441300                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 1459065.649123                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 1459065.649123                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 1459065.649123                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 1459065.649123                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 1459065.649123                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 1459065.649123                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       250159                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs 83386.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     57163555                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     57163555                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     57163555                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     57163555                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     57163555                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     57163555                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1361037.023810                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1361037.023810                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1361037.023810                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1361037.023810                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1361037.023810                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1361037.023810                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33876                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158683458                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34132                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4649.111039                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.309165                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.690835                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911364                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088636                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9125643                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9125643                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6779702                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6779702                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17630                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17630                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16489                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16489                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15905345                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15905345                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15905345                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15905345                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        87211                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        87211                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         1980                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1980                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        89191                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         89191                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        89191                       # number of overall misses
system.cpu1.dcache.overall_misses::total        89191                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12018677918                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12018677918                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    127233298                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    127233298                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12145911216                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12145911216                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12145911216                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12145911216                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9212854                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9212854                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6781682                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6781682                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16489                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16489                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15994536                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15994536                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15994536                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15994536                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009466                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009466                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000292                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000292                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005576                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005576                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005576                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005576                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 137811.490729                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 137811.490729                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 64259.241414                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64259.241414                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 136178.663946                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 136178.663946                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 136178.663946                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 136178.663946                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        68222                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 17055.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8810                       # number of writebacks
system.cpu1.dcache.writebacks::total             8810                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        53528                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        53528                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         1787                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1787                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        55315                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        55315                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        55315                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        55315                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33683                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33683                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          193                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          193                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33876                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33876                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33876                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33876                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4568205401                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4568205401                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     14101599                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     14101599                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4582307000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4582307000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4582307000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4582307000                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002118                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002118                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002118                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002118                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 135623.471811                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 135623.471811                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 73065.279793                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73065.279793                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 135267.062227                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 135267.062227                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 135267.062227                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 135267.062227                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               527.887051                       # Cycle average of tags in use
system.cpu2.icache.total_refs               987022782                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1865827.565217                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.887051                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.060716                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.845973                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     10919267                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10919267                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     10919267                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10919267                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     10919267                       # number of overall hits
system.cpu2.icache.overall_hits::total       10919267                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           55                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           55                       # number of overall misses
system.cpu2.icache.overall_misses::total           55                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     36867131                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     36867131                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     36867131                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     36867131                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     36867131                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     36867131                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     10919322                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10919322                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     10919322                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10919322                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     10919322                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10919322                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 670311.472727                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 670311.472727                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 670311.472727                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 670311.472727                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 670311.472727                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 670311.472727                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     31188351                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     31188351                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     31188351                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     31188351                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     31188351                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     31188351                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 799701.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 799701.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 799701.307692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 799701.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 799701.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 799701.307692                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 64424                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               175185300                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 64680                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2708.492579                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.300017                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.699983                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.915234                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.084766                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      7570213                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7570213                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6271452                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6271452                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17379                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17379                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14631                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14631                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     13841665                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13841665                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     13841665                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13841665                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       165146                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       165146                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          730                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          730                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       165876                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        165876                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       165876                       # number of overall misses
system.cpu2.dcache.overall_misses::total       165876                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  37623957620                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  37623957620                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     65702810                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     65702810                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  37689660430                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  37689660430                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  37689660430                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  37689660430                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      7735359                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7735359                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6272182                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6272182                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14631                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14631                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     14007541                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     14007541                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     14007541                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     14007541                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021349                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021349                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000116                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011842                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011842                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011842                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011842                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 227822.397273                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 227822.397273                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 90003.849315                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 90003.849315                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 227215.874690                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 227215.874690                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 227215.874690                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 227215.874690                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        13726                       # number of writebacks
system.cpu2.dcache.writebacks::total            13726                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       100842                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       100842                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          610                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          610                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       101452                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       101452                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       101452                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       101452                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        64304                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        64304                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          120                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        64424                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        64424                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        64424                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        64424                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  13976660870                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  13976660870                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      8325262                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      8325262                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  13984986132                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  13984986132                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  13984986132                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  13984986132                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008313                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008313                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004599                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004599                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004599                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004599                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 217352.899820                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 217352.899820                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 69377.183333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69377.183333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 217077.271390                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 217077.271390                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 217077.271390                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 217077.271390                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.470562                       # Cycle average of tags in use
system.cpu3.icache.total_refs               985029688                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1981951.082495                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.470562                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.066459                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.795626                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11446127                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11446127                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11446127                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11446127                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11446127                       # number of overall hits
system.cpu3.icache.overall_hits::total       11446127                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           57                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           57                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           57                       # number of overall misses
system.cpu3.icache.overall_misses::total           57                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     83251438                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     83251438                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     83251438                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     83251438                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     83251438                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     83251438                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11446184                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11446184                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11446184                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11446184                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11446184                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11446184                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1460551.543860                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1460551.543860                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1460551.543860                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1460551.543860                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1460551.543860                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1460551.543860                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       243545                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs 81181.666667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     56772639                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     56772639                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     56772639                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     56772639                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     56772639                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     56772639                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1351729.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1351729.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1351729.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1351729.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1351729.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1351729.500000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33849                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158681701                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 34105                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4652.740097                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.308971                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.691029                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911363                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088637                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9123644                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9123644                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6779593                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6779593                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17981                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17981                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16489                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16489                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15903237                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15903237                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15903237                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15903237                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        87082                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        87082                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1896                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1896                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        88978                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         88978                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        88978                       # number of overall misses
system.cpu3.dcache.overall_misses::total        88978                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  11930902559                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  11930902559                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    123096937                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    123096937                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  12053999496                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  12053999496                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  12053999496                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  12053999496                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9210726                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9210726                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6781489                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6781489                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17981                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17981                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16489                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16489                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15992215                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15992215                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15992215                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15992215                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009454                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009454                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000280                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000280                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005564                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005564                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005564                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005564                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 137007.677350                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 137007.677350                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 64924.544831                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 64924.544831                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 135471.683967                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 135471.683967                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 135471.683967                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 135471.683967                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           10                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8802                       # number of writebacks
system.cpu3.dcache.writebacks::total             8802                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        53423                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        53423                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1706                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1706                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        55129                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        55129                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        55129                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        55129                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33659                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33659                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          190                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          190                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33849                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33849                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33849                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33849                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4525569381                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4525569381                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     13835631                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     13835631                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4539405012                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4539405012                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4539405012                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4539405012                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002117                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002117                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002117                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 134453.471018                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 134453.471018                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 72819.110526                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 72819.110526                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 134107.507223                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 134107.507223                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 134107.507223                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 134107.507223                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               559.976443                       # Cycle average of tags in use
system.cpu4.icache.total_refs               898918965                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1596658.907638                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.910999                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.065444                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.055947                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.841451                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.897398                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11103118                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11103118                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11103118                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11103118                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11103118                       # number of overall hits
system.cpu4.icache.overall_hits::total       11103118                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           46                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           46                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           46                       # number of overall misses
system.cpu4.icache.overall_misses::total           46                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     38744132                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     38744132                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     38744132                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     38744132                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     38744132                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     38744132                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11103164                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11103164                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11103164                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11103164                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11103164                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11103164                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 842263.739130                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 842263.739130                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 842263.739130                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 842263.739130                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 842263.739130                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 842263.739130                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     31114906                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     31114906                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     31114906                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     31114906                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     31114906                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     31114906                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 864302.944444                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 864302.944444                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 864302.944444                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 864302.944444                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 864302.944444                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 864302.944444                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 50012                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               216900648                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 50268                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4314.885175                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   200.184701                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    55.815299                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.781971                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.218029                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     16328835                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       16328835                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3145861                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3145861                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         7422                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         7422                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         7380                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         7380                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     19474696                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        19474696                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     19474696                       # number of overall hits
system.cpu4.dcache.overall_hits::total       19474696                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       171881                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       171881                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          305                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          305                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       172186                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        172186                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       172186                       # number of overall misses
system.cpu4.dcache.overall_misses::total       172186                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  40019326244                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  40019326244                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     26049647                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     26049647                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  40045375891                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  40045375891                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  40045375891                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  40045375891                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     16500716                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     16500716                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3146166                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3146166                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         7422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         7422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         7380                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         7380                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     19646882                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     19646882                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     19646882                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     19646882                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010417                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010417                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000097                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000097                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008764                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008764                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008764                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008764                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 232831.588390                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 232831.588390                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 85408.678689                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 85408.678689                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 232570.452249                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 232570.452249                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 232570.452249                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 232570.452249                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         6386                       # number of writebacks
system.cpu4.dcache.writebacks::total             6386                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       121933                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       121933                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          241                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          241                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       122174                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       122174                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       122174                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       122174                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        49948                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        49948                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           64                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        50012                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        50012                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        50012                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        50012                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   8434496246                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   8434496246                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      4145775                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      4145775                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   8438642021                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   8438642021                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   8438642021                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   8438642021                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003027                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003027                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002546                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002546                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002546                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002546                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 168865.545087                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 168865.545087                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64777.734375                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64777.734375                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 168732.344657                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 168732.344657                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 168732.344657                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 168732.344657                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               497.211201                       # Cycle average of tags in use
system.cpu5.icache.total_refs               985034345                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   498                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1977980.612450                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    42.211201                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.067646                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.796813                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11450784                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11450784                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11450784                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11450784                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11450784                       # number of overall hits
system.cpu5.icache.overall_hits::total       11450784                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           56                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           56                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           56                       # number of overall misses
system.cpu5.icache.overall_misses::total           56                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     79376919                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     79376919                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     79376919                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     79376919                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     79376919                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     79376919                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11450840                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11450840                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11450840                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11450840                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11450840                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11450840                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1417444.982143                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1417444.982143                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1417444.982143                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1417444.982143                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1417444.982143                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1417444.982143                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       186475                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       186475                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           43                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           43                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           43                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     57148402                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     57148402                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     57148402                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     57148402                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     57148402                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     57148402                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1329032.604651                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1329032.604651                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1329032.604651                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1329032.604651                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1329032.604651                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1329032.604651                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 33918                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               158695238                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 34174                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4643.741968                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.312057                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.687943                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.911375                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.088625                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9133691                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9133691                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6783531                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6783531                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        17523                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        17523                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        16499                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        16499                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15917222                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15917222                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15917222                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15917222                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        87284                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        87284                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         1941                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         1941                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        89225                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         89225                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        89225                       # number of overall misses
system.cpu5.dcache.overall_misses::total        89225                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  11818905398                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  11818905398                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    125380631                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    125380631                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  11944286029                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  11944286029                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  11944286029                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  11944286029                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      9220975                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      9220975                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6785472                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6785472                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        17523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        17523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        16499                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        16499                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     16006447                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     16006447                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     16006447                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     16006447                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009466                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009466                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000286                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000286                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005574                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005574                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005574                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005574                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 135407.467554                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 135407.467554                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 64595.894384                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 64595.894384                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 133867.033107                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 133867.033107                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 133867.033107                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 133867.033107                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           51                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    12.750000                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         8821                       # number of writebacks
system.cpu5.dcache.writebacks::total             8821                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        53558                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        53558                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         1749                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         1749                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        55307                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        55307                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        55307                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        55307                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        33726                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        33726                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          192                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          192                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        33918                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        33918                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        33918                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        33918                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   4481932424                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   4481932424                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     13988695                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     13988695                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   4495921119                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   4495921119                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   4495921119                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   4495921119                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003658                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003658                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002119                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002119                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002119                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002119                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 132892.499081                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 132892.499081                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 72857.786458                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 72857.786458                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 132552.659915                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 132552.659915                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 132552.659915                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 132552.659915                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     3                       # number of replacements
system.cpu6.icache.tagsinuse               579.302062                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1010688609                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1730631.179795                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    39.170866                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   540.131195                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.062774                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.865595                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.928369                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     10680719                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       10680719                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     10680719                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        10680719                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     10680719                       # number of overall hits
system.cpu6.icache.overall_hits::total       10680719                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           58                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           58                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           58                       # number of overall misses
system.cpu6.icache.overall_misses::total           58                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     51893409                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     51893409                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     51893409                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     51893409                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     51893409                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     51893409                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     10680777                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     10680777                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     10680777                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     10680777                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     10680777                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     10680777                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 894713.948276                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 894713.948276                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 894713.948276                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 894713.948276                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 894713.948276                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 894713.948276                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs        29214                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs        14607                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           17                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           17                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     38949270                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     38949270                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     38949270                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     38949270                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     38949270                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     38949270                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 949982.195122                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 949982.195122                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 949982.195122                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 949982.195122                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 949982.195122                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 949982.195122                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 72097                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               432115277                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 72353                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               5972.320111                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.878881                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.121119                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.437027                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.562973                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     27997649                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       27997649                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     15333430                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      15333430                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         7492                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         7492                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         7480                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         7480                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     43331079                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        43331079                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     43331079                       # number of overall hits
system.cpu6.dcache.overall_hits::total       43331079                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       259584                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       259584                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          254                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          254                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       259838                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        259838                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       259838                       # number of overall misses
system.cpu6.dcache.overall_misses::total       259838                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  64985379372                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  64985379372                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     26019218                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     26019218                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  65011398590                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  65011398590                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  65011398590                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  65011398590                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     28257233                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     28257233                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     15333684                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     15333684                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         7492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         7492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         7480                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         7480                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     43590917                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     43590917                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     43590917                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     43590917                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009186                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009186                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005961                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005961                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005961                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005961                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 250344.317724                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 250344.317724                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 102437.866142                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 102437.866142                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 250199.734411                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 250199.734411                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 250199.734411                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 250199.734411                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        18931                       # number of writebacks
system.cpu6.dcache.writebacks::total            18931                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       187558                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       187558                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          183                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          183                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       187741                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       187741                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       187741                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       187741                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        72026                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        72026                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           71                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        72097                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        72097                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        72097                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        72097                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  16693423892                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  16693423892                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      5372673                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      5372673                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  16698796565                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  16698796565                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  16698796565                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  16698796565                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001654                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001654                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001654                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001654                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 231769.415100                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 231769.415100                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 75671.450704                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 75671.450704                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 231615.692262                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 231615.692262                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 231615.692262                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 231615.692262                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               519.009114                       # Cycle average of tags in use
system.cpu7.icache.total_refs               981768266                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1888015.896154                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    44.009114                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.070527                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.831745                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11317904                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11317904                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11317904                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11317904                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11317904                       # number of overall hits
system.cpu7.icache.overall_hits::total       11317904                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           55                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           55                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           55                       # number of overall misses
system.cpu7.icache.overall_misses::total           55                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     56899498                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     56899498                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     56899498                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     56899498                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     56899498                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     56899498                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11317959                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11317959                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11317959                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11317959                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11317959                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11317959                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1034536.327273                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1034536.327273                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1034536.327273                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1034536.327273                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1034536.327273                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1034536.327273                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       189045                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs       189045                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           45                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           45                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           45                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     52169755                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     52169755                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     52169755                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     52169755                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     52169755                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     52169755                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1159327.888889                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1159327.888889                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1159327.888889                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1159327.888889                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1159327.888889                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1159327.888889                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 37747                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               160995274                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 38003                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4236.383286                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.787260                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.212740                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.913231                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.086769                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      7791804                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7791804                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6559539                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6559539                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        16821                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        16821                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        15793                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        15793                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     14351343                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        14351343                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     14351343                       # number of overall hits
system.cpu7.dcache.overall_hits::total       14351343                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       120664                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       120664                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          854                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          854                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       121518                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        121518                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       121518                       # number of overall misses
system.cpu7.dcache.overall_misses::total       121518                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  22144061046                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  22144061046                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     71859154                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     71859154                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  22215920200                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  22215920200                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  22215920200                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  22215920200                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      7912468                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      7912468                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6560393                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6560393                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        16821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        16821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        15793                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        15793                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     14472861                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     14472861                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     14472861                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     14472861                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015250                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015250                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000130                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008396                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008396                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008396                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008396                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 183518.373715                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 183518.373715                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84144.208431                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84144.208431                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 182819.995392                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 182819.995392                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 182819.995392                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 182819.995392                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         9216                       # number of writebacks
system.cpu7.dcache.writebacks::total             9216                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        83061                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        83061                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          710                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          710                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        83771                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        83771                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        83771                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        83771                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        37603                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        37603                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          144                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          144                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        37747                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        37747                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        37747                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        37747                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   5458301699                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5458301699                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      9290615                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      9290615                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   5467592314                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5467592314                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   5467592314                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5467592314                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002608                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002608                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002608                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002608                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 145156.016781                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 145156.016781                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64518.159722                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64518.159722                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 144848.393621                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 144848.393621                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 144848.393621                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 144848.393621                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
