<stg><name>conv1</name>


<trans_list>

<trans id="347" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="4" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="15" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="16" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="18" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="27" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="28" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="36" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="46" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="47" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="49" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="57" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="62" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %tj = alloca i32 1

]]></Node>
<StgValue><ssdm name="tj"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_15, i32 0, i32 0, void @empty_12, i32 0, i32 512, void @empty_20, void @empty_21, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap

]]></Node>
<StgValue><ssdm name="output_ftmap_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %conv1_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_biases

]]></Node>
<StgValue><ssdm name="conv1_biases_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights

]]></Node>
<StgValue><ssdm name="conv1_weights_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap

]]></Node>
<StgValue><ssdm name="input_ftmap_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv1_biases_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="62">
<![CDATA[
entry:7 %sext_ln110 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln110"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln110

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:9 %store_ln32 = store i4 0, i4 %tj

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
entry:10 %br_ln32 = br void %TILE_I

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
TILE_I:0 %tj_1 = load i4 %tj

]]></Node>
<StgValue><ssdm name="tj_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
TILE_I:1 %icmp_ln32 = icmp_eq  i4 %tj_1, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
TILE_I:2 %add_ln32 = add i4 %tj_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TILE_I:3 %br_ln32 = br i1 %icmp_ln32, void %TILE_I.split, void %for.end72

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TILE_I.split:0 %speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln32"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TILE_I.split:1 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
TILE_I.split:2 %tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_1, i4 %tj_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="8">
<![CDATA[
TILE_I.split:3 %zext_ln33 = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
TILE_I.split:4 %br_ln33 = br void %NOUT

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0">
<![CDATA[
for.end72:0 %ret_ln73 = ret

]]></Node>
<StgValue><ssdm name="ret_ln73"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
NOUT:0 %ti = phi i4 %add_ln33, void %_Z21export_buffer_tile_c1PA17_A17_fPA255_A255_fiiPf.exit, i4 0, void %TILE_I.split

]]></Node>
<StgValue><ssdm name="ti"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
NOUT:1 %icmp_ln33 = icmp_eq  i4 %ti, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
NOUT:2 %add_ln33 = add i4 %ti, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
NOUT:3 %br_ln33 = br i1 %icmp_ln33, void %NOUT.split, void %for.inc70

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
NOUT.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
NOUT.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
NOUT.split:2 %br_ln89 = br void %IN_BUFFER_BX.i

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc70:0 %store_ln32 = store i4 %add_ln32, i4 %tj

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
for.inc70:1 %br_ln32 = br void %TILE_I

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
IN_BUFFER_BX.i:0 %by = phi i5 %add_ln89, void %for.inc22.i, i5 0, void %NOUT.split

]]></Node>
<StgValue><ssdm name="by"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
IN_BUFFER_BX.i:1 %phi_mul = phi i10 %add_ln89_1, void %for.inc22.i, i10 0, void %NOUT.split

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
IN_BUFFER_BX.i:2 %add_ln89_1 = add i10 %phi_mul, i10 25

]]></Node>
<StgValue><ssdm name="add_ln89_1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="5">
<![CDATA[
IN_BUFFER_BX.i:3 %zext_ln89 = zext i5 %by

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
IN_BUFFER_BX.i:4 %icmp_ln89 = icmp_eq  i5 %by, i5 25

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
IN_BUFFER_BX.i:5 %add_ln89 = add i5 %by, i5 1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
IN_BUFFER_BX.i:6 %br_ln89 = br i1 %icmp_ln89, void %IN_BUFFER_BX.i.split, void %TY.preheader

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
IN_BUFFER_BX.i.split:0 %speclooptripcount_ln89 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln89"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
IN_BUFFER_BX.i.split:1 %specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln89"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
IN_BUFFER_BX.i.split:2 %tmp1 = add i6 %zext_ln89, i6 60

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="6">
<![CDATA[
IN_BUFFER_BX.i.split:3 %tmp1_cast = sext i6 %tmp1

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
IN_BUFFER_BX.i.split:4 %empty = add i10 %tmp1_cast, i10 %zext_ln33

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
IN_BUFFER_BX.i.split:5 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
IN_BUFFER_BX.i.split:6 %icmp_ln52 = icmp_sgt  i10 %empty, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
IN_BUFFER_BX.i.split:7 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty, i32 9

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
IN_BUFFER_BX.i.split:8 %select_ln51 = select i1 %tmp_10, i10 0, i10 254

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
IN_BUFFER_BX.i.split:9 %or_ln51 = or i1 %tmp_9, i1 %icmp_ln52

]]></Node>
<StgValue><ssdm name="or_ln51"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
IN_BUFFER_BX.i.split:10 %yClamped = select i1 %or_ln51, i10 %select_ln51, i10 %empty

]]></Node>
<StgValue><ssdm name="yClamped"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
IN_BUFFER_BX.i.split:11 %shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %yClamped, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
IN_BUFFER_BX.i.split:12 %shl_ln97_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %yClamped, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln97_1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="20" op_0_bw="12">
<![CDATA[
IN_BUFFER_BX.i.split:13 %sext_ln97 = sext i12 %shl_ln97_1

]]></Node>
<StgValue><ssdm name="sext_ln97"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
IN_BUFFER_BX.i.split:14 %sub_ln97 = sub i20 %shl_ln, i20 %sext_ln97

]]></Node>
<StgValue><ssdm name="sub_ln97"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="20">
<![CDATA[
IN_BUFFER_BX.i.split:15 %sext_ln90 = sext i20 %sub_ln97

]]></Node>
<StgValue><ssdm name="sext_ln90"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
IN_BUFFER_BX.i.split:16 %br_ln90 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
TY.preheader:0 %br_ln46 = br void %TY

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.inc.i:0 %bx = phi i5 %add_ln90, void %for.inc.i.split, i5 0, void %IN_BUFFER_BX.i.split

]]></Node>
<StgValue><ssdm name="bx"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="5">
<![CDATA[
for.inc.i:1 %zext_ln97 = zext i5 %bx

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i:2 %add_ln97_2 = add i10 %phi_mul, i10 %zext_ln97

]]></Node>
<StgValue><ssdm name="add_ln97_2"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i:3 %zext_ln97_1 = zext i10 %add_ln97_2

]]></Node>
<StgValue><ssdm name="zext_ln97_1"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:4 %input_fm_buffer_2_0_addr = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %zext_ln97_1

]]></Node>
<StgValue><ssdm name="input_fm_buffer_2_0_addr"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="5">
<![CDATA[
for.inc.i:5 %zext_ln90 = zext i5 %bx

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i:6 %icmp_ln90 = icmp_eq  i5 %bx, i5 25

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i:7 %add_ln90 = add i5 %bx, i5 1

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:8 %br_ln90 = br i1 %icmp_ln90, void %for.inc.i.split, void %for.inc22.i

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc.i.split:2 %tmp4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 %ti

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="8">
<![CDATA[
for.inc.i.split:3 %zext_ln93 = zext i8 %tmp4

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i.split:4 %add_ln93_1 = add i6 %zext_ln90, i6 60

]]></Node>
<StgValue><ssdm name="add_ln93_1"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="6">
<![CDATA[
for.inc.i.split:5 %sext_ln93 = sext i6 %add_ln93_1

]]></Node>
<StgValue><ssdm name="sext_ln93"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.split:6 %add_ln93 = add i10 %sext_ln93, i10 %zext_ln93

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.inc.i.split:7 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln93, i32 9

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.split:8 %icmp_ln52_2 = icmp_sgt  i10 %add_ln93, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln52_2"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.inc.i.split:9 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln93, i32 9

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.split:10 %or_ln51_2 = or i1 %tmp_11, i1 %icmp_ln52_2

]]></Node>
<StgValue><ssdm name="or_ln51_2"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc.i.split:11 %select_ln51_9 = select i1 %tmp_12, i10 0, i10 254

]]></Node>
<StgValue><ssdm name="select_ln51_9"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc.i.split:12 %select_ln51_10 = select i1 %or_ln51_2, i10 %select_ln51_9, i10 %add_ln93

]]></Node>
<StgValue><ssdm name="select_ln51_10"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc.i.split:13 %shl_ln97_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln51_10, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln97_2"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i.split:14 %sext_ln97_2 = sext i12 %shl_ln97_2

]]></Node>
<StgValue><ssdm name="sext_ln97_2"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:15 %add_ln97 = add i64 %sext_ln97_2, i64 %input_ftmap_read

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:16 %add_ln97_1 = add i64 %add_ln97, i64 %sext_ln90

]]></Node>
<StgValue><ssdm name="add_ln97_1"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:17 %trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln97_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="62">
<![CDATA[
for.inc.i.split:18 %sext_ln97_1 = sext i62 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln97_1"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:19 %gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln97_1

]]></Node>
<StgValue><ssdm name="gmem_addr_17"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
for.inc22.i:0 %br_ln89 = br void %IN_BUFFER_BX.i

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="146" st_id="6" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:20 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="147" st_id="7" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:20 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="148" st_id="8" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:20 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="149" st_id="9" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:20 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="150" st_id="10" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:20 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="151" st_id="11" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:20 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="152" st_id="12" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:20 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="153" st_id="13" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:20 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="154" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i.split:21 %gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_17

]]></Node>
<StgValue><ssdm name="gmem_addr_17_read"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="155" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:0 %speclooptripcount_ln90 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln90"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:1 %specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln90"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i.split:22 %bitcast_ln97 = bitcast i32 %gmem_addr_17_read

]]></Node>
<StgValue><ssdm name="bitcast_ln97"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.i.split:23 %store_ln97 = store i32 %bitcast_ln97, i10 %input_fm_buffer_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:24 %br_ln90 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
TY:0 %nout = phi i7 %add_ln46, void %for.inc64, i7 0, void %TY.preheader

]]></Node>
<StgValue><ssdm name="nout"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
TY:1 %phi_mul36 = phi i15 %add_ln46_1, void %for.inc64, i15 0, void %TY.preheader

]]></Node>
<StgValue><ssdm name="phi_mul36"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
TY:2 %add_ln46_1 = add i15 %phi_mul36, i15 324

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="7">
<![CDATA[
TY:3 %nout_cast = zext i7 %nout

]]></Node>
<StgValue><ssdm name="nout_cast"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
TY:4 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="11">
<![CDATA[
TY:5 %tmp_17_cast = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
TY:6 %empty_112 = add i12 %tmp_17_cast, i12 %nout_cast

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
TY:7 %icmp_ln46 = icmp_eq  i7 %nout, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
TY:8 %add_ln46 = add i7 %nout, i7 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TY:9 %br_ln46 = br i1 %icmp_ln46, void %TY.split, void %for.inc67

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TY.split:0 %speclooptripcount_ln46 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln46"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TY.split:1 %specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="15">
<![CDATA[
TY.split:2 %zext_ln49 = zext i15 %phi_mul36

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
TY.split:3 %add_ln49 = add i64 %zext_ln49, i64 %conv1_weights_read

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
TY.split:4 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln49, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="62">
<![CDATA[
TY.split:5 %sext_ln53 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln53"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
TY.split:6 %gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln53

]]></Node>
<StgValue><ssdm name="gmem_addr_16"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
TY.split:7 %br_ln49 = br void %TX

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="178" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
TX:0 %ty = phi i5 %add_ln49_1, void %for.inc61, i5 0, void %TY.split

]]></Node>
<StgValue><ssdm name="ty"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="5">
<![CDATA[
TX:1 %ty_cast = zext i5 %ty

]]></Node>
<StgValue><ssdm name="ty_cast"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
TX:2 %empty_113 = add i12 %empty_112, i12 %ty_cast

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="15" op_0_bw="12">
<![CDATA[
TX:3 %p_cast = zext i12 %empty_113

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="12">
<![CDATA[
TX:4 %empty_114 = trunc i12 %empty_113

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
TX:5 %p_shl1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %empty_114, i4 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
TX:6 %empty_115 = add i15 %p_shl1, i15 %p_cast

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
TX:7 %icmp_ln49 = icmp_eq  i5 %ty, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
TX:8 %add_ln49_1 = add i5 %ty, i5 1

]]></Node>
<StgValue><ssdm name="add_ln49_1"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TX:9 %br_ln49 = br i1 %icmp_ln49, void %TX.split, void %for.inc64

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TX.split:0 %speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln49"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TX.split:1 %specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln49"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
TX.split:2 %br_ln50 = br void %KY

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
for.inc64:0 %br_ln46 = br void %TY

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="192" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
KY:0 %tx = phi i5 %add_ln50, void %for.inc58, i5 0, void %TX.split

]]></Node>
<StgValue><ssdm name="tx"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="15" op_0_bw="5">
<![CDATA[
KY:1 %tx_cast = zext i5 %tx

]]></Node>
<StgValue><ssdm name="tx_cast"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
KY:2 %empty_116 = add i15 %empty_115, i15 %tx_cast

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="15">
<![CDATA[
KY:3 %p_cast46 = zext i15 %empty_116

]]></Node>
<StgValue><ssdm name="p_cast46"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY:4 %output_fm_buffer_1_addr = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast46

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_addr"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
KY:5 %icmp_ln50 = icmp_eq  i5 %tx, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
KY:6 %add_ln50 = add i5 %tx, i5 1

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KY:7 %br_ln50 = br i1 %icmp_ln50, void %KY.split, void %for.inc61

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
for.inc61:0 %br_ln49 = br void %TX

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="201" st_id="19" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_117 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_16, i32 81

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="202" st_id="20" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_117 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_16, i32 81

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="203" st_id="21" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_117 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_16, i32 81

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="204" st_id="22" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_117 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_16, i32 81

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="205" st_id="23" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_117 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_16, i32 81

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="206" st_id="24" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_117 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_16, i32 81

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="207" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="15">
<![CDATA[
KY.split:2 %output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load"/></StgValue>
</operation>

<operation id="208" st_id="25" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_117 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_16, i32 81

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="209" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KY.split:0 %speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln50"/></StgValue>
</operation>

<operation id="210" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KY.split:1 %specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln50"/></StgValue>
</operation>

<operation id="211" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="15">
<![CDATA[
KY.split:2 %output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load"/></StgValue>
</operation>

<operation id="212" st_id="26" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_117 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_16, i32 81

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="213" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
KY.split:4 %br_ln53 = br void %KX

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="214" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
KX:0 %ky = phi i4 %add_ln53, void %for.inc55, i4 0, void %KY.split

]]></Node>
<StgValue><ssdm name="ky"/></StgValue>
</operation>

<operation id="215" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
KX:1 %add51_lcssa_lcssa18 = phi i32 %add51_lcssa17, void %for.inc55, i32 %output_fm_buffer_1_load, void %KY.split

]]></Node>
<StgValue><ssdm name="add51_lcssa_lcssa18"/></StgValue>
</operation>

<operation id="216" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="4">
<![CDATA[
KX:2 %zext_ln53 = zext i4 %ky

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="217" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
KX:3 %icmp_ln53 = icmp_eq  i4 %ky, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="218" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
KX:4 %add_ln53 = add i4 %ky, i4 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="219" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KX:5 %br_ln53 = br i1 %icmp_ln53, void %KX.split, void %for.inc58

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="220" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KX.split:0 %speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln53"/></StgValue>
</operation>

<operation id="221" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KX.split:1 %specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln53"/></StgValue>
</operation>

<operation id="222" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
KX.split:2 %empty_118 = add i5 %zext_ln53, i5 %ty

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="223" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="5">
<![CDATA[
KX.split:3 %zext_ln62 = zext i5 %empty_118

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="224" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
KX.split:4 %mul_ln62 = mul i10 %zext_ln62, i10 25

]]></Node>
<StgValue><ssdm name="mul_ln62"/></StgValue>
</operation>

<operation id="225" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
KX.split:5 %br_ln54 = br void %NIN

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="226" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
for.inc58:0 %store_ln62 = store i32 %add51_lcssa_lcssa18, i15 %output_fm_buffer_1_addr

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="227" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
for.inc58:1 %br_ln50 = br void %KY

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="228" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
NIN:0 %kx = phi i4 %add_ln54, void %NIN.split, i4 0, void %KX.split

]]></Node>
<StgValue><ssdm name="kx"/></StgValue>
</operation>

<operation id="229" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
NIN:1 %add51_lcssa17 = phi i32 %add, void %NIN.split, i32 %add51_lcssa_lcssa18, void %KX.split

]]></Node>
<StgValue><ssdm name="add51_lcssa17"/></StgValue>
</operation>

<operation id="230" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="4">
<![CDATA[
NIN:2 %zext_ln54 = zext i4 %kx

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="231" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
NIN:3 %icmp_ln54 = icmp_eq  i4 %kx, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="232" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
NIN:4 %add_ln54 = add i4 %kx, i4 1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="233" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
NIN:5 %br_ln54 = br i1 %icmp_ln54, void %NIN.split, void %for.inc55

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="234" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
NIN.split:2 %add_ln58 = add i5 %zext_ln54, i5 %tx

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="235" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="5">
<![CDATA[
NIN.split:3 %zext_ln62_1 = zext i5 %add_ln58

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="236" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
NIN.split:4 %add_ln62 = add i10 %mul_ln62, i10 %zext_ln62_1

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="237" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="10">
<![CDATA[
NIN.split:5 %zext_ln62_2 = zext i10 %add_ln62

]]></Node>
<StgValue><ssdm name="zext_ln62_2"/></StgValue>
</operation>

<operation id="238" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
NIN.split:6 %input_fm_buffer_2_0_addr_1 = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %zext_ln62_2

]]></Node>
<StgValue><ssdm name="input_fm_buffer_2_0_addr_1"/></StgValue>
</operation>

<operation id="239" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="10">
<![CDATA[
NIN.split:9 %input_fm_buffer_2_0_load = load i10 %input_fm_buffer_2_0_addr_1

]]></Node>
<StgValue><ssdm name="input_fm_buffer_2_0_load"/></StgValue>
</operation>

<operation id="240" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
for.inc55:0 %br_ln53 = br void %KX

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="241" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
NIN.split:7 %gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_16

]]></Node>
<StgValue><ssdm name="gmem_addr_16_read"/></StgValue>
</operation>

<operation id="242" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="10">
<![CDATA[
NIN.split:9 %input_fm_buffer_2_0_load = load i10 %input_fm_buffer_2_0_addr_1

]]></Node>
<StgValue><ssdm name="input_fm_buffer_2_0_load"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="243" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
NIN.split:8 %bitcast_ln62 = bitcast i32 %gmem_addr_16_read

]]></Node>
<StgValue><ssdm name="bitcast_ln62"/></StgValue>
</operation>

<operation id="244" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.split:10 %mul = fmul i32 %bitcast_ln62, i32 %input_fm_buffer_2_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="245" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.split:10 %mul = fmul i32 %bitcast_ln62, i32 %input_fm_buffer_2_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="246" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.split:10 %mul = fmul i32 %bitcast_ln62, i32 %input_fm_buffer_2_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="247" st_id="33" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.split:11 %add = fadd i32 %add51_lcssa17, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="248" st_id="34" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.split:11 %add = fadd i32 %add51_lcssa17, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="249" st_id="35" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.split:11 %add = fadd i32 %add51_lcssa17, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="250" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
NIN.split:0 %speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln54"/></StgValue>
</operation>

<operation id="251" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
NIN.split:1 %specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln54"/></StgValue>
</operation>

<operation id="252" st_id="36" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.split:11 %add = fadd i32 %add51_lcssa17, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="253" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
NIN.split:12 %br_ln54 = br void %NIN

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="254" st_id="37" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_119 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="255" st_id="38" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_119 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="256" st_id="39" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_119 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="257" st_id="40" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_119 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="258" st_id="41" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_119 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="259" st_id="42" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_119 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="260" st_id="43" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_119 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="261" st_id="44" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_119 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="262" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
for.inc67:1 %br_ln110 = br void %OUT_BUFFER_TY.i

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="263" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
OUT_BUFFER_TY.i:0 %nout_2 = phi i7 %add_ln110, void %for.inc33.i, i7 0, void %for.inc67

]]></Node>
<StgValue><ssdm name="nout_2"/></StgValue>
</operation>

<operation id="264" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
OUT_BUFFER_TY.i:8 %icmp_ln110 = icmp_eq  i7 %nout_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="265" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
OUT_BUFFER_TY.i:9 %add_ln110 = add i7 %nout_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="266" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
OUT_BUFFER_TY.i:1 %phi_mul38 = phi i24 %add_ln110_2, void %for.inc33.i, i24 0, void %for.inc67

]]></Node>
<StgValue><ssdm name="phi_mul38"/></StgValue>
</operation>

<operation id="267" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="25" op_0_bw="24">
<![CDATA[
OUT_BUFFER_TY.i:2 %zext_ln110 = zext i24 %phi_mul38

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="268" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
OUT_BUFFER_TY.i:3 %add_ln110_2 = add i24 %phi_mul38, i24 260100

]]></Node>
<StgValue><ssdm name="add_ln110_2"/></StgValue>
</operation>

<operation id="269" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="7">
<![CDATA[
OUT_BUFFER_TY.i:4 %zext_ln114 = zext i7 %nout_2

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="270" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
OUT_BUFFER_TY.i:5 %tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout_2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="271" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="11">
<![CDATA[
OUT_BUFFER_TY.i:6 %zext_ln114_4 = zext i11 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln114_4"/></StgValue>
</operation>

<operation id="272" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
OUT_BUFFER_TY.i:7 %add_ln114 = add i12 %zext_ln114_4, i12 %zext_ln114

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="273" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
OUT_BUFFER_TY.i:10 %br_ln110 = br i1 %icmp_ln110, void %OUT_BUFFER_TY.i.split, void %_Z21export_buffer_tile_c1PA17_A17_fPA255_A255_fiiPf.exit

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="274" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
OUT_BUFFER_TY.i.split:0 %speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln110"/></StgValue>
</operation>

<operation id="275" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
OUT_BUFFER_TY.i.split:1 %specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln110"/></StgValue>
</operation>

<operation id="276" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
OUT_BUFFER_TY.i.split:2 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="277" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
OUT_BUFFER_TY.i.split:3 %empty_120 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="278" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
OUT_BUFFER_TY.i.split:4 %br_ln111 = br void %OUT_BUFFER_TX.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="279" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
_Z21export_buffer_tile_c1PA17_A17_fPA255_A255_fiiPf.exit:0 %br_ln33 = br void %NOUT

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="280" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
OUT_BUFFER_TX.i:0 %ty_3 = phi i5 %add_ln111, void %for.inc30.i, i5 0, void %OUT_BUFFER_TY.i.split

]]></Node>
<StgValue><ssdm name="ty_3"/></StgValue>
</operation>

<operation id="281" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="5">
<![CDATA[
OUT_BUFFER_TX.i:1 %zext_ln114_5 = zext i5 %ty_3

]]></Node>
<StgValue><ssdm name="zext_ln114_5"/></StgValue>
</operation>

<operation id="282" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
OUT_BUFFER_TX.i:2 %add_ln114_5 = add i12 %add_ln114, i12 %zext_ln114_5

]]></Node>
<StgValue><ssdm name="add_ln114_5"/></StgValue>
</operation>

<operation id="283" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="15" op_0_bw="12">
<![CDATA[
OUT_BUFFER_TX.i:3 %zext_ln114_6 = zext i12 %add_ln114_5

]]></Node>
<StgValue><ssdm name="zext_ln114_6"/></StgValue>
</operation>

<operation id="284" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="12">
<![CDATA[
OUT_BUFFER_TX.i:4 %trunc_ln114 = trunc i12 %add_ln114_5

]]></Node>
<StgValue><ssdm name="trunc_ln114"/></StgValue>
</operation>

<operation id="285" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
OUT_BUFFER_TX.i:5 %p_shl3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln114, i4 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="286" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
OUT_BUFFER_TX.i:6 %add_ln114_6 = add i15 %p_shl3, i15 %zext_ln114_6

]]></Node>
<StgValue><ssdm name="add_ln114_6"/></StgValue>
</operation>

<operation id="287" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="5">
<![CDATA[
OUT_BUFFER_TX.i:7 %zext_ln111 = zext i5 %ty_3

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="288" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
OUT_BUFFER_TX.i:8 %icmp_ln111 = icmp_eq  i5 %ty_3, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="289" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
OUT_BUFFER_TX.i:9 %add_ln111 = add i5 %ty_3, i5 1

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="290" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
OUT_BUFFER_TX.i:10 %br_ln111 = br i1 %icmp_ln111, void %OUT_BUFFER_TX.i.split, void %for.inc33.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="291" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
OUT_BUFFER_TX.i.split:2 %empty_121 = add i8 %zext_ln111, i8 %tmp

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="292" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
OUT_BUFFER_TX.i.split:3 %p_shl6 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_121, i10 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="293" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="19" op_0_bw="18">
<![CDATA[
OUT_BUFFER_TX.i.split:4 %p_shl6_cast = zext i18 %p_shl6

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="294" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
OUT_BUFFER_TX.i.split:5 %p_shl7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_121, i2 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="295" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="19" op_0_bw="10">
<![CDATA[
OUT_BUFFER_TX.i.split:6 %p_shl7_cast = zext i10 %p_shl7

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="296" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
OUT_BUFFER_TX.i.split:7 %empty_122 = sub i19 %p_shl6_cast, i19 %p_shl7_cast

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="297" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="25" op_0_bw="19">
<![CDATA[
OUT_BUFFER_TX.i.split:8 %p_cast21 = sext i19 %empty_122

]]></Node>
<StgValue><ssdm name="p_cast21"/></StgValue>
</operation>

<operation id="298" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
OUT_BUFFER_TX.i.split:9 %tmp9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %ti, i4 %ti, i2 0

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="299" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="10">
<![CDATA[
OUT_BUFFER_TX.i.split:10 %tmp9_cast = zext i10 %tmp9

]]></Node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="300" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
OUT_BUFFER_TX.i.split:11 %tmp11 = add i25 %zext_ln110, i25 %p_cast21

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="301" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="25">
<![CDATA[
OUT_BUFFER_TX.i.split:12 %tmp11_cast = sext i25 %tmp11

]]></Node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="302" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
OUT_BUFFER_TX.i.split:13 %tmp10 = add i64 %tmp11_cast, i64 %output_ftmap_read

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="303" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
OUT_BUFFER_TX.i.split:14 %empty_123 = add i64 %tmp10, i64 %tmp9_cast

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="304" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
OUT_BUFFER_TX.i.split:15 %trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_123, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="305" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="62">
<![CDATA[
OUT_BUFFER_TX.i.split:16 %sext_ln112 = sext i62 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln112"/></StgValue>
</operation>

<operation id="306" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
OUT_BUFFER_TX.i.split:17 %gmem_addr_18 = getelementptr i32 %gmem, i64 %sext_ln112

]]></Node>
<StgValue><ssdm name="gmem_addr_18"/></StgValue>
</operation>

<operation id="307" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
for.inc33.i:0 %br_ln110 = br void %OUT_BUFFER_TY.i

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="308" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
OUT_BUFFER_TX.i.split:0 %speclooptripcount_ln111 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln111"/></StgValue>
</operation>

<operation id="309" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
OUT_BUFFER_TX.i.split:1 %specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln111"/></StgValue>
</operation>

<operation id="310" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
OUT_BUFFER_TX.i.split:18 %empty_124 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr_18, i32 17

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="311" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
OUT_BUFFER_TX.i.split:19 %br_ln112 = br void %for.body8.i

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="312" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.body8.i:0 %tx_1 = phi i5 %add_ln112, void %for.body8.i.split, i5 0, void %OUT_BUFFER_TX.i.split

]]></Node>
<StgValue><ssdm name="tx_1"/></StgValue>
</operation>

<operation id="313" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="15" op_0_bw="5">
<![CDATA[
for.body8.i:1 %zext_ln114_7 = zext i5 %tx_1

]]></Node>
<StgValue><ssdm name="zext_ln114_7"/></StgValue>
</operation>

<operation id="314" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body8.i:2 %add_ln114_7 = add i15 %add_ln114_6, i15 %zext_ln114_7

]]></Node>
<StgValue><ssdm name="add_ln114_7"/></StgValue>
</operation>

<operation id="315" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="15">
<![CDATA[
for.body8.i:3 %zext_ln114_8 = zext i15 %add_ln114_7

]]></Node>
<StgValue><ssdm name="zext_ln114_8"/></StgValue>
</operation>

<operation id="316" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i:4 %output_fm_buffer_1_addr_1 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %zext_ln114_8

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_addr_1"/></StgValue>
</operation>

<operation id="317" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body8.i:5 %icmp_ln112 = icmp_eq  i5 %tx_1, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="318" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body8.i:6 %add_ln112 = add i5 %tx_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="319" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.i:7 %br_ln112 = br i1 %icmp_ln112, void %for.body8.i.split, void %for.inc30.i

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="320" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="15">
<![CDATA[
for.body8.i.split:2 %output_fm_buffer_1_load_1 = load i15 %output_fm_buffer_1_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load_1"/></StgValue>
</operation>

<operation id="321" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
for.body8.i.split:4 %store_ln116 = store i32 0, i15 %output_fm_buffer_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="322" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="15">
<![CDATA[
for.body8.i.split:2 %output_fm_buffer_1_load_1 = load i15 %output_fm_buffer_1_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="323" st_id="51" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.i.split:3 %value = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_120

]]></Node>
<StgValue><ssdm name="value"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="324" st_id="52" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.i.split:3 %value = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_120

]]></Node>
<StgValue><ssdm name="value"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="325" st_id="53" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.i.split:3 %value = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_120

]]></Node>
<StgValue><ssdm name="value"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="326" st_id="54" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.i.split:3 %value = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_120

]]></Node>
<StgValue><ssdm name="value"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="327" st_id="55" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.i.split:11 %tmp_6 = fcmp_olt  i32 %value, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="328" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32">
<![CDATA[
for.body8.i.split:5 %bitcast_ln119 = bitcast i32 %value

]]></Node>
<StgValue><ssdm name="bitcast_ln119"/></StgValue>
</operation>

<operation id="329" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.i.split:6 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln119, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="330" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="23" op_0_bw="32">
<![CDATA[
for.body8.i.split:7 %trunc_ln119 = trunc i32 %bitcast_ln119

]]></Node>
<StgValue><ssdm name="trunc_ln119"/></StgValue>
</operation>

<operation id="331" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.i.split:8 %icmp_ln119 = icmp_ne  i8 %tmp_5, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="332" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body8.i.split:9 %icmp_ln119_1 = icmp_eq  i23 %trunc_ln119, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln119_1"/></StgValue>
</operation>

<operation id="333" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.split:10 %or_ln119 = or i1 %icmp_ln119_1, i1 %icmp_ln119

]]></Node>
<StgValue><ssdm name="or_ln119"/></StgValue>
</operation>

<operation id="334" st_id="56" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.i.split:11 %tmp_6 = fcmp_olt  i32 %value, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="335" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.split:12 %and_ln119 = and i1 %or_ln119, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln119"/></StgValue>
</operation>

<operation id="336" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.i.split:13 %select_ln123 = select i1 %and_ln119, i32 0, i32 %bitcast_ln119

]]></Node>
<StgValue><ssdm name="select_ln123"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="337" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.i.split:0 %speclooptripcount_ln112 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln112"/></StgValue>
</operation>

<operation id="338" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.i.split:1 %specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln112"/></StgValue>
</operation>

<operation id="339" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body8.i.split:14 %write_ln123 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr_18, i32 %select_ln123, i4 15

]]></Node>
<StgValue><ssdm name="write_ln123"/></StgValue>
</operation>

<operation id="340" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
for.body8.i.split:15 %br_ln112 = br void %for.body8.i

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="341" st_id="58" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc30.i:0 %empty_125 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_18

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="342" st_id="59" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc30.i:0 %empty_125 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_18

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="343" st_id="60" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc30.i:0 %empty_125 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_18

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="344" st_id="61" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc30.i:0 %empty_125 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_18

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="345" st_id="62" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc30.i:0 %empty_125 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_18

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="346" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
for.inc30.i:1 %br_ln111 = br void %OUT_BUFFER_TX.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="424" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="425" name="input_ftmap" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_ftmap"/></StgValue>
</port>
<port id="426" name="conv1_weights" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv1_weights"/></StgValue>
</port>
<port id="427" name="conv1_biases" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv1_biases"/></StgValue>
</port>
<port id="428" name="output_ftmap" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_ftmap"/></StgValue>
</port>
<port id="429" name="input_fm_buffer_2_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_fm_buffer_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="430" name="output_fm_buffer_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_fm_buffer_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="432" from="StgValue_431" to="tj" fromId="431" toId="63">
</dataflow>
<dataflow id="434" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="433" toId="64">
</dataflow>
<dataflow id="435" from="gmem" to="specinterface_ln0" fromId="424" toId="64">
</dataflow>
<dataflow id="437" from="empty_15" to="specinterface_ln0" fromId="436" toId="64">
</dataflow>
<dataflow id="439" from="StgValue_438" to="specinterface_ln0" fromId="438" toId="64">
</dataflow>
<dataflow id="440" from="StgValue_438" to="specinterface_ln0" fromId="438" toId="64">
</dataflow>
<dataflow id="442" from="empty_12" to="specinterface_ln0" fromId="441" toId="64">
</dataflow>
<dataflow id="443" from="StgValue_438" to="specinterface_ln0" fromId="438" toId="64">
</dataflow>
<dataflow id="445" from="StgValue_444" to="specinterface_ln0" fromId="444" toId="64">
</dataflow>
<dataflow id="447" from="empty_20" to="specinterface_ln0" fromId="446" toId="64">
</dataflow>
<dataflow id="449" from="empty_21" to="specinterface_ln0" fromId="448" toId="64">
</dataflow>
<dataflow id="450" from="empty_12" to="specinterface_ln0" fromId="441" toId="64">
</dataflow>
<dataflow id="452" from="StgValue_451" to="specinterface_ln0" fromId="451" toId="64">
</dataflow>
<dataflow id="453" from="StgValue_451" to="specinterface_ln0" fromId="451" toId="64">
</dataflow>
<dataflow id="454" from="StgValue_451" to="specinterface_ln0" fromId="451" toId="64">
</dataflow>
<dataflow id="455" from="StgValue_451" to="specinterface_ln0" fromId="451" toId="64">
</dataflow>
<dataflow id="456" from="empty_12" to="specinterface_ln0" fromId="441" toId="64">
</dataflow>
<dataflow id="457" from="empty_12" to="specinterface_ln0" fromId="441" toId="64">
</dataflow>
<dataflow id="459" from="StgValue_458" to="specinterface_ln0" fromId="458" toId="64">
</dataflow>
<dataflow id="460" from="StgValue_438" to="specinterface_ln0" fromId="438" toId="64">
</dataflow>
<dataflow id="462" from="_ssdm_op_Read.ap_auto.i64" to="output_ftmap_read" fromId="461" toId="65">
</dataflow>
<dataflow id="463" from="output_ftmap" to="output_ftmap_read" fromId="428" toId="65">
</dataflow>
<dataflow id="464" from="_ssdm_op_Read.ap_auto.i64" to="conv1_biases_read" fromId="461" toId="66">
</dataflow>
<dataflow id="465" from="conv1_biases" to="conv1_biases_read" fromId="427" toId="66">
</dataflow>
<dataflow id="466" from="_ssdm_op_Read.ap_auto.i64" to="conv1_weights_read" fromId="461" toId="67">
</dataflow>
<dataflow id="467" from="conv1_weights" to="conv1_weights_read" fromId="426" toId="67">
</dataflow>
<dataflow id="468" from="_ssdm_op_Read.ap_auto.i64" to="input_ftmap_read" fromId="461" toId="68">
</dataflow>
<dataflow id="469" from="input_ftmap" to="input_ftmap_read" fromId="425" toId="68">
</dataflow>
<dataflow id="471" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="470" toId="69">
</dataflow>
<dataflow id="472" from="conv1_biases_read" to="trunc_ln" fromId="66" toId="69">
</dataflow>
<dataflow id="474" from="StgValue_473" to="trunc_ln" fromId="473" toId="69">
</dataflow>
<dataflow id="476" from="StgValue_475" to="trunc_ln" fromId="475" toId="69">
</dataflow>
<dataflow id="477" from="trunc_ln" to="sext_ln110" fromId="69" toId="70">
</dataflow>
<dataflow id="478" from="gmem" to="gmem_addr" fromId="424" toId="71">
</dataflow>
<dataflow id="479" from="sext_ln110" to="gmem_addr" fromId="70" toId="71">
</dataflow>
<dataflow id="481" from="StgValue_480" to="store_ln32" fromId="480" toId="72">
</dataflow>
<dataflow id="482" from="tj" to="store_ln32" fromId="63" toId="72">
</dataflow>
<dataflow id="483" from="tj" to="tj_1" fromId="63" toId="74">
</dataflow>
<dataflow id="484" from="tj_1" to="icmp_ln32" fromId="74" toId="75">
</dataflow>
<dataflow id="486" from="StgValue_485" to="icmp_ln32" fromId="485" toId="75">
</dataflow>
<dataflow id="487" from="tj_1" to="add_ln32" fromId="74" toId="76">
</dataflow>
<dataflow id="489" from="StgValue_488" to="add_ln32" fromId="488" toId="76">
</dataflow>
<dataflow id="490" from="icmp_ln32" to="br_ln32" fromId="75" toId="77">
</dataflow>
<dataflow id="492" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln32" fromId="491" toId="78">
</dataflow>
<dataflow id="494" from="StgValue_493" to="speclooptripcount_ln32" fromId="493" toId="78">
</dataflow>
<dataflow id="495" from="StgValue_493" to="speclooptripcount_ln32" fromId="493" toId="78">
</dataflow>
<dataflow id="496" from="StgValue_493" to="speclooptripcount_ln32" fromId="493" toId="78">
</dataflow>
<dataflow id="498" from="_ssdm_op_SpecLoopName" to="specloopname_ln32" fromId="497" toId="79">
</dataflow>
<dataflow id="500" from="empty_17" to="specloopname_ln32" fromId="499" toId="79">
</dataflow>
<dataflow id="502" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="tmp" fromId="501" toId="80">
</dataflow>
<dataflow id="503" from="tj_1" to="tmp" fromId="74" toId="80">
</dataflow>
<dataflow id="504" from="tj_1" to="tmp" fromId="74" toId="80">
</dataflow>
<dataflow id="505" from="tmp" to="zext_ln33" fromId="80" toId="81">
</dataflow>
<dataflow id="506" from="add_ln33" to="ti" fromId="86" toId="84">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="507" from="br_ln33" to="ti" fromId="279" toId="84">
<BackEdge/>
</dataflow>
<dataflow id="508" from="StgValue_480" to="ti" fromId="480" toId="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="509" from="br_ln33" to="ti" fromId="82" toId="84">
</dataflow>
<dataflow id="510" from="ti" to="icmp_ln33" fromId="84" toId="85">
</dataflow>
<dataflow id="511" from="StgValue_485" to="icmp_ln33" fromId="485" toId="85">
</dataflow>
<dataflow id="512" from="ti" to="add_ln33" fromId="84" toId="86">
</dataflow>
<dataflow id="513" from="StgValue_488" to="add_ln33" fromId="488" toId="86">
</dataflow>
<dataflow id="514" from="icmp_ln33" to="br_ln33" fromId="85" toId="87">
</dataflow>
<dataflow id="515" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln33" fromId="491" toId="88">
</dataflow>
<dataflow id="516" from="StgValue_493" to="speclooptripcount_ln33" fromId="493" toId="88">
</dataflow>
<dataflow id="517" from="StgValue_493" to="speclooptripcount_ln33" fromId="493" toId="88">
</dataflow>
<dataflow id="518" from="StgValue_493" to="speclooptripcount_ln33" fromId="493" toId="88">
</dataflow>
<dataflow id="519" from="_ssdm_op_SpecLoopName" to="specloopname_ln33" fromId="497" toId="89">
</dataflow>
<dataflow id="521" from="empty_18" to="specloopname_ln33" fromId="520" toId="89">
</dataflow>
<dataflow id="522" from="add_ln32" to="store_ln32" fromId="76" toId="91">
</dataflow>
<dataflow id="523" from="tj" to="store_ln32" fromId="63" toId="91">
</dataflow>
<dataflow id="524" from="add_ln89" to="by" fromId="98" toId="93">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="525" from="br_ln89" to="by" fromId="145" toId="93">
<BackEdge/>
</dataflow>
<dataflow id="527" from="StgValue_526" to="by" fromId="526" toId="93">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="528" from="br_ln89" to="by" fromId="90" toId="93">
</dataflow>
<dataflow id="529" from="add_ln89_1" to="phi_mul" fromId="95" toId="94">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="530" from="br_ln89" to="phi_mul" fromId="145" toId="94">
<BackEdge/>
</dataflow>
<dataflow id="532" from="StgValue_531" to="phi_mul" fromId="531" toId="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="533" from="br_ln89" to="phi_mul" fromId="90" toId="94">
</dataflow>
<dataflow id="534" from="phi_mul" to="add_ln89_1" fromId="94" toId="95">
</dataflow>
<dataflow id="536" from="StgValue_535" to="add_ln89_1" fromId="535" toId="95">
</dataflow>
<dataflow id="537" from="by" to="zext_ln89" fromId="93" toId="96">
</dataflow>
<dataflow id="538" from="by" to="icmp_ln89" fromId="93" toId="97">
</dataflow>
<dataflow id="540" from="StgValue_539" to="icmp_ln89" fromId="539" toId="97">
</dataflow>
<dataflow id="541" from="by" to="add_ln89" fromId="93" toId="98">
</dataflow>
<dataflow id="543" from="StgValue_542" to="add_ln89" fromId="542" toId="98">
</dataflow>
<dataflow id="544" from="icmp_ln89" to="br_ln89" fromId="97" toId="99">
</dataflow>
<dataflow id="545" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln89" fromId="491" toId="100">
</dataflow>
<dataflow id="547" from="StgValue_546" to="speclooptripcount_ln89" fromId="546" toId="100">
</dataflow>
<dataflow id="548" from="StgValue_546" to="speclooptripcount_ln89" fromId="546" toId="100">
</dataflow>
<dataflow id="549" from="StgValue_546" to="speclooptripcount_ln89" fromId="546" toId="100">
</dataflow>
<dataflow id="550" from="_ssdm_op_SpecLoopName" to="specloopname_ln89" fromId="497" toId="101">
</dataflow>
<dataflow id="552" from="empty" to="specloopname_ln89" fromId="551" toId="101">
</dataflow>
<dataflow id="553" from="zext_ln89" to="tmp1" fromId="96" toId="102">
</dataflow>
<dataflow id="555" from="StgValue_554" to="tmp1" fromId="554" toId="102">
</dataflow>
<dataflow id="556" from="tmp1" to="tmp1_cast" fromId="102" toId="103">
</dataflow>
<dataflow id="557" from="tmp1_cast" to="empty" fromId="103" toId="104">
</dataflow>
<dataflow id="558" from="zext_ln33" to="empty" fromId="81" toId="104">
</dataflow>
<dataflow id="560" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_9" fromId="559" toId="105">
</dataflow>
<dataflow id="561" from="empty" to="tmp_9" fromId="104" toId="105">
</dataflow>
<dataflow id="563" from="StgValue_562" to="tmp_9" fromId="562" toId="105">
</dataflow>
<dataflow id="564" from="empty" to="icmp_ln52" fromId="104" toId="106">
</dataflow>
<dataflow id="566" from="StgValue_565" to="icmp_ln52" fromId="565" toId="106">
</dataflow>
<dataflow id="567" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_10" fromId="559" toId="107">
</dataflow>
<dataflow id="568" from="empty" to="tmp_10" fromId="104" toId="107">
</dataflow>
<dataflow id="569" from="StgValue_562" to="tmp_10" fromId="562" toId="107">
</dataflow>
<dataflow id="570" from="tmp_10" to="select_ln51" fromId="107" toId="108">
</dataflow>
<dataflow id="571" from="StgValue_531" to="select_ln51" fromId="531" toId="108">
</dataflow>
<dataflow id="572" from="StgValue_565" to="select_ln51" fromId="565" toId="108">
</dataflow>
<dataflow id="573" from="tmp_9" to="or_ln51" fromId="105" toId="109">
</dataflow>
<dataflow id="574" from="icmp_ln52" to="or_ln51" fromId="106" toId="109">
</dataflow>
<dataflow id="575" from="or_ln51" to="yClamped" fromId="109" toId="110">
</dataflow>
<dataflow id="576" from="select_ln51" to="yClamped" fromId="108" toId="110">
</dataflow>
<dataflow id="577" from="empty" to="yClamped" fromId="104" toId="110">
</dataflow>
<dataflow id="579" from="_ssdm_op_BitConcatenate.i20.i10.i10" to="shl_ln" fromId="578" toId="111">
</dataflow>
<dataflow id="580" from="yClamped" to="shl_ln" fromId="110" toId="111">
</dataflow>
<dataflow id="581" from="StgValue_531" to="shl_ln" fromId="531" toId="111">
</dataflow>
<dataflow id="583" from="_ssdm_op_BitConcatenate.i12.i10.i2" to="shl_ln97_1" fromId="582" toId="112">
</dataflow>
<dataflow id="584" from="yClamped" to="shl_ln97_1" fromId="110" toId="112">
</dataflow>
<dataflow id="586" from="StgValue_585" to="shl_ln97_1" fromId="585" toId="112">
</dataflow>
<dataflow id="587" from="shl_ln97_1" to="sext_ln97" fromId="112" toId="113">
</dataflow>
<dataflow id="588" from="shl_ln" to="sub_ln97" fromId="111" toId="114">
</dataflow>
<dataflow id="589" from="sext_ln97" to="sub_ln97" fromId="113" toId="114">
</dataflow>
<dataflow id="590" from="sub_ln97" to="sext_ln90" fromId="114" toId="115">
</dataflow>
<dataflow id="591" from="add_ln90" to="bx" fromId="125" toId="118">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="592" from="br_ln90" to="bx" fromId="159" toId="118">
<BackEdge/>
</dataflow>
<dataflow id="593" from="StgValue_526" to="bx" fromId="526" toId="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="594" from="br_ln90" to="bx" fromId="116" toId="118">
</dataflow>
<dataflow id="595" from="bx" to="zext_ln97" fromId="118" toId="119">
</dataflow>
<dataflow id="596" from="phi_mul" to="add_ln97_2" fromId="94" toId="120">
</dataflow>
<dataflow id="597" from="zext_ln97" to="add_ln97_2" fromId="119" toId="120">
</dataflow>
<dataflow id="598" from="add_ln97_2" to="zext_ln97_1" fromId="120" toId="121">
</dataflow>
<dataflow id="599" from="input_fm_buffer_2_0" to="input_fm_buffer_2_0_addr" fromId="429" toId="122">
</dataflow>
<dataflow id="601" from="StgValue_600" to="input_fm_buffer_2_0_addr" fromId="600" toId="122">
</dataflow>
<dataflow id="602" from="zext_ln97_1" to="input_fm_buffer_2_0_addr" fromId="121" toId="122">
</dataflow>
<dataflow id="603" from="bx" to="zext_ln90" fromId="118" toId="123">
</dataflow>
<dataflow id="604" from="bx" to="icmp_ln90" fromId="118" toId="124">
</dataflow>
<dataflow id="605" from="StgValue_539" to="icmp_ln90" fromId="539" toId="124">
</dataflow>
<dataflow id="606" from="bx" to="add_ln90" fromId="118" toId="125">
</dataflow>
<dataflow id="607" from="StgValue_542" to="add_ln90" fromId="542" toId="125">
</dataflow>
<dataflow id="608" from="icmp_ln90" to="br_ln90" fromId="124" toId="126">
</dataflow>
<dataflow id="609" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="tmp4" fromId="501" toId="127">
</dataflow>
<dataflow id="610" from="ti" to="tmp4" fromId="84" toId="127">
</dataflow>
<dataflow id="611" from="ti" to="tmp4" fromId="84" toId="127">
</dataflow>
<dataflow id="612" from="tmp4" to="zext_ln93" fromId="127" toId="128">
</dataflow>
<dataflow id="613" from="zext_ln90" to="add_ln93_1" fromId="123" toId="129">
</dataflow>
<dataflow id="614" from="StgValue_554" to="add_ln93_1" fromId="554" toId="129">
</dataflow>
<dataflow id="615" from="add_ln93_1" to="sext_ln93" fromId="129" toId="130">
</dataflow>
<dataflow id="616" from="sext_ln93" to="add_ln93" fromId="130" toId="131">
</dataflow>
<dataflow id="617" from="zext_ln93" to="add_ln93" fromId="128" toId="131">
</dataflow>
<dataflow id="618" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_11" fromId="559" toId="132">
</dataflow>
<dataflow id="619" from="add_ln93" to="tmp_11" fromId="131" toId="132">
</dataflow>
<dataflow id="620" from="StgValue_562" to="tmp_11" fromId="562" toId="132">
</dataflow>
<dataflow id="621" from="add_ln93" to="icmp_ln52_2" fromId="131" toId="133">
</dataflow>
<dataflow id="622" from="StgValue_565" to="icmp_ln52_2" fromId="565" toId="133">
</dataflow>
<dataflow id="623" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_12" fromId="559" toId="134">
</dataflow>
<dataflow id="624" from="add_ln93" to="tmp_12" fromId="131" toId="134">
</dataflow>
<dataflow id="625" from="StgValue_562" to="tmp_12" fromId="562" toId="134">
</dataflow>
<dataflow id="626" from="tmp_11" to="or_ln51_2" fromId="132" toId="135">
</dataflow>
<dataflow id="627" from="icmp_ln52_2" to="or_ln51_2" fromId="133" toId="135">
</dataflow>
<dataflow id="628" from="tmp_12" to="select_ln51_9" fromId="134" toId="136">
</dataflow>
<dataflow id="629" from="StgValue_531" to="select_ln51_9" fromId="531" toId="136">
</dataflow>
<dataflow id="630" from="StgValue_565" to="select_ln51_9" fromId="565" toId="136">
</dataflow>
<dataflow id="631" from="or_ln51_2" to="select_ln51_10" fromId="135" toId="137">
</dataflow>
<dataflow id="632" from="select_ln51_9" to="select_ln51_10" fromId="136" toId="137">
</dataflow>
<dataflow id="633" from="add_ln93" to="select_ln51_10" fromId="131" toId="137">
</dataflow>
<dataflow id="634" from="_ssdm_op_BitConcatenate.i12.i10.i2" to="shl_ln97_2" fromId="582" toId="138">
</dataflow>
<dataflow id="635" from="select_ln51_10" to="shl_ln97_2" fromId="137" toId="138">
</dataflow>
<dataflow id="636" from="StgValue_585" to="shl_ln97_2" fromId="585" toId="138">
</dataflow>
<dataflow id="637" from="shl_ln97_2" to="sext_ln97_2" fromId="138" toId="139">
</dataflow>
<dataflow id="638" from="sext_ln97_2" to="add_ln97" fromId="139" toId="140">
</dataflow>
<dataflow id="639" from="input_ftmap_read" to="add_ln97" fromId="68" toId="140">
</dataflow>
<dataflow id="640" from="add_ln97" to="add_ln97_1" fromId="140" toId="141">
</dataflow>
<dataflow id="641" from="sext_ln90" to="add_ln97_1" fromId="115" toId="141">
</dataflow>
<dataflow id="642" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln2" fromId="470" toId="142">
</dataflow>
<dataflow id="643" from="add_ln97_1" to="trunc_ln2" fromId="141" toId="142">
</dataflow>
<dataflow id="644" from="StgValue_473" to="trunc_ln2" fromId="473" toId="142">
</dataflow>
<dataflow id="645" from="StgValue_475" to="trunc_ln2" fromId="475" toId="142">
</dataflow>
<dataflow id="646" from="trunc_ln2" to="sext_ln97_1" fromId="142" toId="143">
</dataflow>
<dataflow id="647" from="gmem" to="gmem_addr_17" fromId="424" toId="144">
</dataflow>
<dataflow id="648" from="sext_ln97_1" to="gmem_addr_17" fromId="143" toId="144">
</dataflow>
<dataflow id="650" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="649" toId="146">
</dataflow>
<dataflow id="651" from="gmem_addr_17" to="gmem_load_req" fromId="144" toId="146">
</dataflow>
<dataflow id="652" from="StgValue_431" to="gmem_load_req" fromId="431" toId="146">
</dataflow>
<dataflow id="653" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="649" toId="147">
</dataflow>
<dataflow id="654" from="gmem_addr_17" to="gmem_load_req" fromId="144" toId="147">
</dataflow>
<dataflow id="655" from="StgValue_431" to="gmem_load_req" fromId="431" toId="147">
</dataflow>
<dataflow id="656" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="649" toId="148">
</dataflow>
<dataflow id="657" from="gmem_addr_17" to="gmem_load_req" fromId="144" toId="148">
</dataflow>
<dataflow id="658" from="StgValue_431" to="gmem_load_req" fromId="431" toId="148">
</dataflow>
<dataflow id="659" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="649" toId="149">
</dataflow>
<dataflow id="660" from="gmem_addr_17" to="gmem_load_req" fromId="144" toId="149">
</dataflow>
<dataflow id="661" from="StgValue_431" to="gmem_load_req" fromId="431" toId="149">
</dataflow>
<dataflow id="662" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="649" toId="150">
</dataflow>
<dataflow id="663" from="gmem_addr_17" to="gmem_load_req" fromId="144" toId="150">
</dataflow>
<dataflow id="664" from="StgValue_431" to="gmem_load_req" fromId="431" toId="150">
</dataflow>
<dataflow id="665" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="649" toId="151">
</dataflow>
<dataflow id="666" from="gmem_addr_17" to="gmem_load_req" fromId="144" toId="151">
</dataflow>
<dataflow id="667" from="StgValue_431" to="gmem_load_req" fromId="431" toId="151">
</dataflow>
<dataflow id="668" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="649" toId="152">
</dataflow>
<dataflow id="669" from="gmem_addr_17" to="gmem_load_req" fromId="144" toId="152">
</dataflow>
<dataflow id="670" from="StgValue_431" to="gmem_load_req" fromId="431" toId="152">
</dataflow>
<dataflow id="671" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="649" toId="153">
</dataflow>
<dataflow id="672" from="gmem_addr_17" to="gmem_load_req" fromId="144" toId="153">
</dataflow>
<dataflow id="673" from="StgValue_431" to="gmem_load_req" fromId="431" toId="153">
</dataflow>
<dataflow id="675" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_17_read" fromId="674" toId="154">
</dataflow>
<dataflow id="676" from="gmem_addr_17" to="gmem_addr_17_read" fromId="144" toId="154">
</dataflow>
<dataflow id="677" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln90" fromId="491" toId="155">
</dataflow>
<dataflow id="678" from="StgValue_546" to="speclooptripcount_ln90" fromId="546" toId="155">
</dataflow>
<dataflow id="679" from="StgValue_546" to="speclooptripcount_ln90" fromId="546" toId="155">
</dataflow>
<dataflow id="680" from="StgValue_546" to="speclooptripcount_ln90" fromId="546" toId="155">
</dataflow>
<dataflow id="681" from="_ssdm_op_SpecLoopName" to="specloopname_ln90" fromId="497" toId="156">
</dataflow>
<dataflow id="683" from="empty_0" to="specloopname_ln90" fromId="682" toId="156">
</dataflow>
<dataflow id="684" from="gmem_addr_17_read" to="bitcast_ln97" fromId="154" toId="157">
</dataflow>
<dataflow id="685" from="bitcast_ln97" to="store_ln97" fromId="157" toId="158">
</dataflow>
<dataflow id="686" from="input_fm_buffer_2_0_addr" to="store_ln97" fromId="122" toId="158">
</dataflow>
<dataflow id="687" from="add_ln46" to="nout" fromId="168" toId="160">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="688" from="br_ln46" to="nout" fromId="191" toId="160">
<BackEdge/>
</dataflow>
<dataflow id="690" from="StgValue_689" to="nout" fromId="689" toId="160">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="691" from="br_ln46" to="nout" fromId="117" toId="160">
</dataflow>
<dataflow id="692" from="add_ln46_1" to="phi_mul36" fromId="162" toId="161">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="693" from="br_ln46" to="phi_mul36" fromId="191" toId="161">
<BackEdge/>
</dataflow>
<dataflow id="695" from="StgValue_694" to="phi_mul36" fromId="694" toId="161">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="696" from="br_ln46" to="phi_mul36" fromId="117" toId="161">
</dataflow>
<dataflow id="697" from="phi_mul36" to="add_ln46_1" fromId="161" toId="162">
</dataflow>
<dataflow id="699" from="StgValue_698" to="add_ln46_1" fromId="698" toId="162">
</dataflow>
<dataflow id="700" from="nout" to="nout_cast" fromId="160" toId="163">
</dataflow>
<dataflow id="702" from="_ssdm_op_BitConcatenate.i11.i7.i4" to="tmp_s" fromId="701" toId="164">
</dataflow>
<dataflow id="703" from="nout" to="tmp_s" fromId="160" toId="164">
</dataflow>
<dataflow id="704" from="StgValue_480" to="tmp_s" fromId="480" toId="164">
</dataflow>
<dataflow id="705" from="tmp_s" to="tmp_17_cast" fromId="164" toId="165">
</dataflow>
<dataflow id="706" from="tmp_17_cast" to="empty_112" fromId="165" toId="166">
</dataflow>
<dataflow id="707" from="nout_cast" to="empty_112" fromId="163" toId="166">
</dataflow>
<dataflow id="708" from="nout" to="icmp_ln46" fromId="160" toId="167">
</dataflow>
<dataflow id="710" from="StgValue_709" to="icmp_ln46" fromId="709" toId="167">
</dataflow>
<dataflow id="711" from="nout" to="add_ln46" fromId="160" toId="168">
</dataflow>
<dataflow id="713" from="StgValue_712" to="add_ln46" fromId="712" toId="168">
</dataflow>
<dataflow id="714" from="icmp_ln46" to="br_ln46" fromId="167" toId="169">
</dataflow>
<dataflow id="715" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln46" fromId="491" toId="170">
</dataflow>
<dataflow id="717" from="StgValue_716" to="speclooptripcount_ln46" fromId="716" toId="170">
</dataflow>
<dataflow id="718" from="StgValue_716" to="speclooptripcount_ln46" fromId="716" toId="170">
</dataflow>
<dataflow id="719" from="StgValue_716" to="speclooptripcount_ln46" fromId="716" toId="170">
</dataflow>
<dataflow id="720" from="_ssdm_op_SpecLoopName" to="specloopname_ln46" fromId="497" toId="171">
</dataflow>
<dataflow id="722" from="empty_6" to="specloopname_ln46" fromId="721" toId="171">
</dataflow>
<dataflow id="723" from="phi_mul36" to="zext_ln49" fromId="161" toId="172">
</dataflow>
<dataflow id="724" from="zext_ln49" to="add_ln49" fromId="172" toId="173">
</dataflow>
<dataflow id="725" from="conv1_weights_read" to="add_ln49" fromId="67" toId="173">
</dataflow>
<dataflow id="726" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln1" fromId="470" toId="174">
</dataflow>
<dataflow id="727" from="add_ln49" to="trunc_ln1" fromId="173" toId="174">
</dataflow>
<dataflow id="728" from="StgValue_473" to="trunc_ln1" fromId="473" toId="174">
</dataflow>
<dataflow id="729" from="StgValue_475" to="trunc_ln1" fromId="475" toId="174">
</dataflow>
<dataflow id="730" from="trunc_ln1" to="sext_ln53" fromId="174" toId="175">
</dataflow>
<dataflow id="731" from="gmem" to="gmem_addr_16" fromId="424" toId="176">
</dataflow>
<dataflow id="732" from="sext_ln53" to="gmem_addr_16" fromId="175" toId="176">
</dataflow>
<dataflow id="733" from="add_ln49_1" to="ty" fromId="186" toId="178">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="734" from="br_ln49" to="ty" fromId="200" toId="178">
<BackEdge/>
</dataflow>
<dataflow id="735" from="StgValue_526" to="ty" fromId="526" toId="178">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="736" from="br_ln49" to="ty" fromId="177" toId="178">
</dataflow>
<dataflow id="737" from="ty" to="ty_cast" fromId="178" toId="179">
</dataflow>
<dataflow id="738" from="empty_112" to="empty_113" fromId="166" toId="180">
</dataflow>
<dataflow id="739" from="ty_cast" to="empty_113" fromId="179" toId="180">
</dataflow>
<dataflow id="740" from="empty_113" to="p_cast" fromId="180" toId="181">
</dataflow>
<dataflow id="741" from="empty_113" to="empty_114" fromId="180" toId="182">
</dataflow>
<dataflow id="743" from="_ssdm_op_BitConcatenate.i15.i11.i4" to="p_shl1" fromId="742" toId="183">
</dataflow>
<dataflow id="744" from="empty_114" to="p_shl1" fromId="182" toId="183">
</dataflow>
<dataflow id="745" from="StgValue_480" to="p_shl1" fromId="480" toId="183">
</dataflow>
<dataflow id="746" from="p_shl1" to="empty_115" fromId="183" toId="184">
</dataflow>
<dataflow id="747" from="p_cast" to="empty_115" fromId="181" toId="184">
</dataflow>
<dataflow id="748" from="ty" to="icmp_ln49" fromId="178" toId="185">
</dataflow>
<dataflow id="750" from="StgValue_749" to="icmp_ln49" fromId="749" toId="185">
</dataflow>
<dataflow id="751" from="ty" to="add_ln49_1" fromId="178" toId="186">
</dataflow>
<dataflow id="752" from="StgValue_542" to="add_ln49_1" fromId="542" toId="186">
</dataflow>
<dataflow id="753" from="icmp_ln49" to="br_ln49" fromId="185" toId="187">
</dataflow>
<dataflow id="754" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln49" fromId="491" toId="188">
</dataflow>
<dataflow id="756" from="StgValue_755" to="speclooptripcount_ln49" fromId="755" toId="188">
</dataflow>
<dataflow id="757" from="StgValue_755" to="speclooptripcount_ln49" fromId="755" toId="188">
</dataflow>
<dataflow id="758" from="StgValue_755" to="speclooptripcount_ln49" fromId="755" toId="188">
</dataflow>
<dataflow id="759" from="_ssdm_op_SpecLoopName" to="specloopname_ln49" fromId="497" toId="189">
</dataflow>
<dataflow id="761" from="empty_4" to="specloopname_ln49" fromId="760" toId="189">
</dataflow>
<dataflow id="762" from="add_ln50" to="tx" fromId="198" toId="192">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="763" from="br_ln50" to="tx" fromId="227" toId="192">
<BackEdge/>
</dataflow>
<dataflow id="764" from="StgValue_526" to="tx" fromId="526" toId="192">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="765" from="br_ln50" to="tx" fromId="190" toId="192">
</dataflow>
<dataflow id="766" from="tx" to="tx_cast" fromId="192" toId="193">
</dataflow>
<dataflow id="767" from="empty_115" to="empty_116" fromId="184" toId="194">
</dataflow>
<dataflow id="768" from="tx_cast" to="empty_116" fromId="193" toId="194">
</dataflow>
<dataflow id="769" from="empty_116" to="p_cast46" fromId="194" toId="195">
</dataflow>
<dataflow id="770" from="output_fm_buffer_1" to="output_fm_buffer_1_addr" fromId="430" toId="196">
</dataflow>
<dataflow id="771" from="StgValue_600" to="output_fm_buffer_1_addr" fromId="600" toId="196">
</dataflow>
<dataflow id="772" from="p_cast46" to="output_fm_buffer_1_addr" fromId="195" toId="196">
</dataflow>
<dataflow id="773" from="tx" to="icmp_ln50" fromId="192" toId="197">
</dataflow>
<dataflow id="774" from="StgValue_749" to="icmp_ln50" fromId="749" toId="197">
</dataflow>
<dataflow id="775" from="tx" to="add_ln50" fromId="192" toId="198">
</dataflow>
<dataflow id="776" from="StgValue_542" to="add_ln50" fromId="542" toId="198">
</dataflow>
<dataflow id="777" from="icmp_ln50" to="br_ln50" fromId="197" toId="199">
</dataflow>
<dataflow id="779" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_117" fromId="778" toId="201">
</dataflow>
<dataflow id="780" from="gmem_addr_16" to="empty_117" fromId="176" toId="201">
</dataflow>
<dataflow id="782" from="StgValue_781" to="empty_117" fromId="781" toId="201">
</dataflow>
<dataflow id="783" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_117" fromId="778" toId="202">
</dataflow>
<dataflow id="784" from="gmem_addr_16" to="empty_117" fromId="176" toId="202">
</dataflow>
<dataflow id="785" from="StgValue_781" to="empty_117" fromId="781" toId="202">
</dataflow>
<dataflow id="786" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_117" fromId="778" toId="203">
</dataflow>
<dataflow id="787" from="gmem_addr_16" to="empty_117" fromId="176" toId="203">
</dataflow>
<dataflow id="788" from="StgValue_781" to="empty_117" fromId="781" toId="203">
</dataflow>
<dataflow id="789" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_117" fromId="778" toId="204">
</dataflow>
<dataflow id="790" from="gmem_addr_16" to="empty_117" fromId="176" toId="204">
</dataflow>
<dataflow id="791" from="StgValue_781" to="empty_117" fromId="781" toId="204">
</dataflow>
<dataflow id="792" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_117" fromId="778" toId="205">
</dataflow>
<dataflow id="793" from="gmem_addr_16" to="empty_117" fromId="176" toId="205">
</dataflow>
<dataflow id="794" from="StgValue_781" to="empty_117" fromId="781" toId="205">
</dataflow>
<dataflow id="795" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_117" fromId="778" toId="206">
</dataflow>
<dataflow id="796" from="gmem_addr_16" to="empty_117" fromId="176" toId="206">
</dataflow>
<dataflow id="797" from="StgValue_781" to="empty_117" fromId="781" toId="206">
</dataflow>
<dataflow id="798" from="output_fm_buffer_1_addr" to="output_fm_buffer_1_load" fromId="196" toId="207">
</dataflow>
<dataflow id="799" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_117" fromId="778" toId="208">
</dataflow>
<dataflow id="800" from="gmem_addr_16" to="empty_117" fromId="176" toId="208">
</dataflow>
<dataflow id="801" from="StgValue_781" to="empty_117" fromId="781" toId="208">
</dataflow>
<dataflow id="802" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln50" fromId="491" toId="209">
</dataflow>
<dataflow id="803" from="StgValue_755" to="speclooptripcount_ln50" fromId="755" toId="209">
</dataflow>
<dataflow id="804" from="StgValue_755" to="speclooptripcount_ln50" fromId="755" toId="209">
</dataflow>
<dataflow id="805" from="StgValue_755" to="speclooptripcount_ln50" fromId="755" toId="209">
</dataflow>
<dataflow id="806" from="_ssdm_op_SpecLoopName" to="specloopname_ln50" fromId="497" toId="210">
</dataflow>
<dataflow id="808" from="empty_3" to="specloopname_ln50" fromId="807" toId="210">
</dataflow>
<dataflow id="809" from="output_fm_buffer_1_addr" to="output_fm_buffer_1_load" fromId="196" toId="211">
</dataflow>
<dataflow id="810" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_117" fromId="778" toId="212">
</dataflow>
<dataflow id="811" from="gmem_addr_16" to="empty_117" fromId="176" toId="212">
</dataflow>
<dataflow id="812" from="StgValue_781" to="empty_117" fromId="781" toId="212">
</dataflow>
<dataflow id="813" from="add_ln53" to="ky" fromId="218" toId="214">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="814" from="br_ln53" to="ky" fromId="240" toId="214">
<BackEdge/>
</dataflow>
<dataflow id="815" from="StgValue_480" to="ky" fromId="480" toId="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="816" from="br_ln53" to="ky" fromId="213" toId="214">
</dataflow>
<dataflow id="817" from="add51_lcssa17" to="add51_lcssa_lcssa18" fromId="229" toId="215">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="818" from="br_ln53" to="add51_lcssa_lcssa18" fromId="240" toId="215">
<BackEdge/>
</dataflow>
<dataflow id="819" from="output_fm_buffer_1_load" to="add51_lcssa_lcssa18" fromId="211" toId="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="820" from="br_ln53" to="add51_lcssa_lcssa18" fromId="213" toId="215">
</dataflow>
<dataflow id="821" from="ky" to="zext_ln53" fromId="214" toId="216">
</dataflow>
<dataflow id="822" from="ky" to="icmp_ln53" fromId="214" toId="217">
</dataflow>
<dataflow id="824" from="StgValue_823" to="icmp_ln53" fromId="823" toId="217">
</dataflow>
<dataflow id="825" from="ky" to="add_ln53" fromId="214" toId="218">
</dataflow>
<dataflow id="826" from="StgValue_488" to="add_ln53" fromId="488" toId="218">
</dataflow>
<dataflow id="827" from="icmp_ln53" to="br_ln53" fromId="217" toId="219">
</dataflow>
<dataflow id="828" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln53" fromId="491" toId="220">
</dataflow>
<dataflow id="830" from="StgValue_829" to="speclooptripcount_ln53" fromId="829" toId="220">
</dataflow>
<dataflow id="831" from="StgValue_829" to="speclooptripcount_ln53" fromId="829" toId="220">
</dataflow>
<dataflow id="832" from="StgValue_829" to="speclooptripcount_ln53" fromId="829" toId="220">
</dataflow>
<dataflow id="833" from="_ssdm_op_SpecLoopName" to="specloopname_ln53" fromId="497" toId="221">
</dataflow>
<dataflow id="835" from="empty_2" to="specloopname_ln53" fromId="834" toId="221">
</dataflow>
<dataflow id="836" from="zext_ln53" to="empty_118" fromId="216" toId="222">
</dataflow>
<dataflow id="837" from="ty" to="empty_118" fromId="178" toId="222">
</dataflow>
<dataflow id="838" from="empty_118" to="zext_ln62" fromId="222" toId="223">
</dataflow>
<dataflow id="839" from="zext_ln62" to="mul_ln62" fromId="223" toId="224">
</dataflow>
<dataflow id="840" from="StgValue_535" to="mul_ln62" fromId="535" toId="224">
</dataflow>
<dataflow id="841" from="add51_lcssa_lcssa18" to="store_ln62" fromId="215" toId="226">
</dataflow>
<dataflow id="842" from="output_fm_buffer_1_addr" to="store_ln62" fromId="196" toId="226">
</dataflow>
<dataflow id="843" from="add_ln54" to="kx" fromId="232" toId="228">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="844" from="br_ln54" to="kx" fromId="253" toId="228">
<BackEdge/>
</dataflow>
<dataflow id="845" from="StgValue_480" to="kx" fromId="480" toId="228">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="846" from="br_ln54" to="kx" fromId="225" toId="228">
</dataflow>
<dataflow id="847" from="add" to="add51_lcssa17" fromId="252" toId="229">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="848" from="br_ln54" to="add51_lcssa17" fromId="253" toId="229">
<BackEdge/>
</dataflow>
<dataflow id="849" from="add51_lcssa_lcssa18" to="add51_lcssa17" fromId="215" toId="229">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="850" from="br_ln54" to="add51_lcssa17" fromId="225" toId="229">
</dataflow>
<dataflow id="851" from="kx" to="zext_ln54" fromId="228" toId="230">
</dataflow>
<dataflow id="852" from="kx" to="icmp_ln54" fromId="228" toId="231">
</dataflow>
<dataflow id="853" from="StgValue_823" to="icmp_ln54" fromId="823" toId="231">
</dataflow>
<dataflow id="854" from="kx" to="add_ln54" fromId="228" toId="232">
</dataflow>
<dataflow id="855" from="StgValue_488" to="add_ln54" fromId="488" toId="232">
</dataflow>
<dataflow id="856" from="icmp_ln54" to="br_ln54" fromId="231" toId="233">
</dataflow>
<dataflow id="857" from="zext_ln54" to="add_ln58" fromId="230" toId="234">
</dataflow>
<dataflow id="858" from="tx" to="add_ln58" fromId="192" toId="234">
</dataflow>
<dataflow id="859" from="add_ln58" to="zext_ln62_1" fromId="234" toId="235">
</dataflow>
<dataflow id="860" from="mul_ln62" to="add_ln62" fromId="224" toId="236">
</dataflow>
<dataflow id="861" from="zext_ln62_1" to="add_ln62" fromId="235" toId="236">
</dataflow>
<dataflow id="862" from="add_ln62" to="zext_ln62_2" fromId="236" toId="237">
</dataflow>
<dataflow id="863" from="input_fm_buffer_2_0" to="input_fm_buffer_2_0_addr_1" fromId="429" toId="238">
</dataflow>
<dataflow id="864" from="StgValue_600" to="input_fm_buffer_2_0_addr_1" fromId="600" toId="238">
</dataflow>
<dataflow id="865" from="zext_ln62_2" to="input_fm_buffer_2_0_addr_1" fromId="237" toId="238">
</dataflow>
<dataflow id="866" from="input_fm_buffer_2_0_addr_1" to="input_fm_buffer_2_0_load" fromId="238" toId="239">
</dataflow>
<dataflow id="868" from="_ssdm_op_Read.m_axi.p1i32" to="gmem_addr_16_read" fromId="867" toId="241">
</dataflow>
<dataflow id="869" from="gmem_addr_16" to="gmem_addr_16_read" fromId="176" toId="241">
</dataflow>
<dataflow id="870" from="input_fm_buffer_2_0_addr_1" to="input_fm_buffer_2_0_load" fromId="238" toId="242">
</dataflow>
<dataflow id="871" from="gmem_addr_16_read" to="bitcast_ln62" fromId="241" toId="243">
</dataflow>
<dataflow id="872" from="bitcast_ln62" to="mul" fromId="243" toId="244">
</dataflow>
<dataflow id="873" from="input_fm_buffer_2_0_load" to="mul" fromId="242" toId="244">
</dataflow>
<dataflow id="874" from="bitcast_ln62" to="mul" fromId="243" toId="245">
</dataflow>
<dataflow id="875" from="input_fm_buffer_2_0_load" to="mul" fromId="242" toId="245">
</dataflow>
<dataflow id="876" from="bitcast_ln62" to="mul" fromId="243" toId="246">
</dataflow>
<dataflow id="877" from="input_fm_buffer_2_0_load" to="mul" fromId="242" toId="246">
</dataflow>
<dataflow id="878" from="add51_lcssa17" to="add" fromId="229" toId="247">
</dataflow>
<dataflow id="879" from="mul" to="add" fromId="246" toId="247">
</dataflow>
<dataflow id="880" from="add51_lcssa17" to="add" fromId="229" toId="248">
</dataflow>
<dataflow id="881" from="mul" to="add" fromId="246" toId="248">
</dataflow>
<dataflow id="882" from="add51_lcssa17" to="add" fromId="229" toId="249">
</dataflow>
<dataflow id="883" from="mul" to="add" fromId="246" toId="249">
</dataflow>
<dataflow id="884" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln54" fromId="491" toId="250">
</dataflow>
<dataflow id="885" from="StgValue_829" to="speclooptripcount_ln54" fromId="829" toId="250">
</dataflow>
<dataflow id="886" from="StgValue_829" to="speclooptripcount_ln54" fromId="829" toId="250">
</dataflow>
<dataflow id="887" from="StgValue_829" to="speclooptripcount_ln54" fromId="829" toId="250">
</dataflow>
<dataflow id="888" from="_ssdm_op_SpecLoopName" to="specloopname_ln54" fromId="497" toId="251">
</dataflow>
<dataflow id="890" from="empty_1" to="specloopname_ln54" fromId="889" toId="251">
</dataflow>
<dataflow id="891" from="add51_lcssa17" to="add" fromId="229" toId="252">
</dataflow>
<dataflow id="892" from="mul" to="add" fromId="246" toId="252">
</dataflow>
<dataflow id="893" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_119" fromId="778" toId="254">
</dataflow>
<dataflow id="894" from="gmem_addr" to="empty_119" fromId="71" toId="254">
</dataflow>
<dataflow id="896" from="StgValue_895" to="empty_119" fromId="895" toId="254">
</dataflow>
<dataflow id="897" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_119" fromId="778" toId="255">
</dataflow>
<dataflow id="898" from="gmem_addr" to="empty_119" fromId="71" toId="255">
</dataflow>
<dataflow id="899" from="StgValue_895" to="empty_119" fromId="895" toId="255">
</dataflow>
<dataflow id="900" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_119" fromId="778" toId="256">
</dataflow>
<dataflow id="901" from="gmem_addr" to="empty_119" fromId="71" toId="256">
</dataflow>
<dataflow id="902" from="StgValue_895" to="empty_119" fromId="895" toId="256">
</dataflow>
<dataflow id="903" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_119" fromId="778" toId="257">
</dataflow>
<dataflow id="904" from="gmem_addr" to="empty_119" fromId="71" toId="257">
</dataflow>
<dataflow id="905" from="StgValue_895" to="empty_119" fromId="895" toId="257">
</dataflow>
<dataflow id="906" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_119" fromId="778" toId="258">
</dataflow>
<dataflow id="907" from="gmem_addr" to="empty_119" fromId="71" toId="258">
</dataflow>
<dataflow id="908" from="StgValue_895" to="empty_119" fromId="895" toId="258">
</dataflow>
<dataflow id="909" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_119" fromId="778" toId="259">
</dataflow>
<dataflow id="910" from="gmem_addr" to="empty_119" fromId="71" toId="259">
</dataflow>
<dataflow id="911" from="StgValue_895" to="empty_119" fromId="895" toId="259">
</dataflow>
<dataflow id="912" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_119" fromId="778" toId="260">
</dataflow>
<dataflow id="913" from="gmem_addr" to="empty_119" fromId="71" toId="260">
</dataflow>
<dataflow id="914" from="StgValue_895" to="empty_119" fromId="895" toId="260">
</dataflow>
<dataflow id="915" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_119" fromId="778" toId="261">
</dataflow>
<dataflow id="916" from="gmem_addr" to="empty_119" fromId="71" toId="261">
</dataflow>
<dataflow id="917" from="StgValue_895" to="empty_119" fromId="895" toId="261">
</dataflow>
<dataflow id="918" from="add_ln110" to="nout_2" fromId="265" toId="263">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="919" from="br_ln110" to="nout_2" fromId="307" toId="263">
<BackEdge/>
</dataflow>
<dataflow id="920" from="StgValue_689" to="nout_2" fromId="689" toId="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="921" from="br_ln110" to="nout_2" fromId="262" toId="263">
</dataflow>
<dataflow id="922" from="nout_2" to="icmp_ln110" fromId="263" toId="264">
</dataflow>
<dataflow id="923" from="StgValue_709" to="icmp_ln110" fromId="709" toId="264">
</dataflow>
<dataflow id="924" from="nout_2" to="add_ln110" fromId="263" toId="265">
</dataflow>
<dataflow id="925" from="StgValue_712" to="add_ln110" fromId="712" toId="265">
</dataflow>
<dataflow id="926" from="add_ln110_2" to="phi_mul38" fromId="268" toId="266">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="927" from="br_ln110" to="phi_mul38" fromId="307" toId="266">
<BackEdge/>
</dataflow>
<dataflow id="929" from="StgValue_928" to="phi_mul38" fromId="928" toId="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="930" from="br_ln110" to="phi_mul38" fromId="262" toId="266">
</dataflow>
<dataflow id="931" from="phi_mul38" to="zext_ln110" fromId="266" toId="267">
</dataflow>
<dataflow id="932" from="phi_mul38" to="add_ln110_2" fromId="266" toId="268">
</dataflow>
<dataflow id="934" from="StgValue_933" to="add_ln110_2" fromId="933" toId="268">
</dataflow>
<dataflow id="935" from="nout_2" to="zext_ln114" fromId="263" toId="269">
</dataflow>
<dataflow id="936" from="_ssdm_op_BitConcatenate.i11.i7.i4" to="tmp_1" fromId="701" toId="270">
</dataflow>
<dataflow id="937" from="nout_2" to="tmp_1" fromId="263" toId="270">
</dataflow>
<dataflow id="938" from="StgValue_480" to="tmp_1" fromId="480" toId="270">
</dataflow>
<dataflow id="939" from="tmp_1" to="zext_ln114_4" fromId="270" toId="271">
</dataflow>
<dataflow id="940" from="zext_ln114_4" to="add_ln114" fromId="271" toId="272">
</dataflow>
<dataflow id="941" from="zext_ln114" to="add_ln114" fromId="269" toId="272">
</dataflow>
<dataflow id="942" from="icmp_ln110" to="br_ln110" fromId="264" toId="273">
</dataflow>
<dataflow id="943" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln110" fromId="491" toId="274">
</dataflow>
<dataflow id="944" from="StgValue_716" to="speclooptripcount_ln110" fromId="716" toId="274">
</dataflow>
<dataflow id="945" from="StgValue_716" to="speclooptripcount_ln110" fromId="716" toId="274">
</dataflow>
<dataflow id="946" from="StgValue_716" to="speclooptripcount_ln110" fromId="716" toId="274">
</dataflow>
<dataflow id="947" from="_ssdm_op_SpecLoopName" to="specloopname_ln110" fromId="497" toId="275">
</dataflow>
<dataflow id="949" from="empty_19" to="specloopname_ln110" fromId="948" toId="275">
</dataflow>
<dataflow id="950" from="_ssdm_op_Read.m_axi.p1i32" to="gmem_addr_read" fromId="867" toId="276">
</dataflow>
<dataflow id="951" from="gmem_addr" to="gmem_addr_read" fromId="71" toId="276">
</dataflow>
<dataflow id="952" from="gmem_addr_read" to="empty_120" fromId="276" toId="277">
</dataflow>
<dataflow id="953" from="add_ln111" to="ty_3" fromId="289" toId="280">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="954" from="br_ln111" to="ty_3" fromId="346" toId="280">
<BackEdge/>
</dataflow>
<dataflow id="955" from="StgValue_526" to="ty_3" fromId="526" toId="280">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="956" from="br_ln111" to="ty_3" fromId="278" toId="280">
</dataflow>
<dataflow id="957" from="ty_3" to="zext_ln114_5" fromId="280" toId="281">
</dataflow>
<dataflow id="958" from="add_ln114" to="add_ln114_5" fromId="272" toId="282">
</dataflow>
<dataflow id="959" from="zext_ln114_5" to="add_ln114_5" fromId="281" toId="282">
</dataflow>
<dataflow id="960" from="add_ln114_5" to="zext_ln114_6" fromId="282" toId="283">
</dataflow>
<dataflow id="961" from="add_ln114_5" to="trunc_ln114" fromId="282" toId="284">
</dataflow>
<dataflow id="962" from="_ssdm_op_BitConcatenate.i15.i11.i4" to="p_shl3" fromId="742" toId="285">
</dataflow>
<dataflow id="963" from="trunc_ln114" to="p_shl3" fromId="284" toId="285">
</dataflow>
<dataflow id="964" from="StgValue_480" to="p_shl3" fromId="480" toId="285">
</dataflow>
<dataflow id="965" from="p_shl3" to="add_ln114_6" fromId="285" toId="286">
</dataflow>
<dataflow id="966" from="zext_ln114_6" to="add_ln114_6" fromId="283" toId="286">
</dataflow>
<dataflow id="967" from="ty_3" to="zext_ln111" fromId="280" toId="287">
</dataflow>
<dataflow id="968" from="ty_3" to="icmp_ln111" fromId="280" toId="288">
</dataflow>
<dataflow id="969" from="StgValue_749" to="icmp_ln111" fromId="749" toId="288">
</dataflow>
<dataflow id="970" from="ty_3" to="add_ln111" fromId="280" toId="289">
</dataflow>
<dataflow id="971" from="StgValue_542" to="add_ln111" fromId="542" toId="289">
</dataflow>
<dataflow id="972" from="icmp_ln111" to="br_ln111" fromId="288" toId="290">
</dataflow>
<dataflow id="973" from="zext_ln111" to="empty_121" fromId="287" toId="291">
</dataflow>
<dataflow id="974" from="tmp" to="empty_121" fromId="80" toId="291">
</dataflow>
<dataflow id="976" from="_ssdm_op_BitConcatenate.i18.i8.i10" to="p_shl6" fromId="975" toId="292">
</dataflow>
<dataflow id="977" from="empty_121" to="p_shl6" fromId="291" toId="292">
</dataflow>
<dataflow id="978" from="StgValue_531" to="p_shl6" fromId="531" toId="292">
</dataflow>
<dataflow id="979" from="p_shl6" to="p_shl6_cast" fromId="292" toId="293">
</dataflow>
<dataflow id="981" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="p_shl7" fromId="980" toId="294">
</dataflow>
<dataflow id="982" from="empty_121" to="p_shl7" fromId="291" toId="294">
</dataflow>
<dataflow id="983" from="StgValue_585" to="p_shl7" fromId="585" toId="294">
</dataflow>
<dataflow id="984" from="p_shl7" to="p_shl7_cast" fromId="294" toId="295">
</dataflow>
<dataflow id="985" from="p_shl6_cast" to="empty_122" fromId="293" toId="296">
</dataflow>
<dataflow id="986" from="p_shl7_cast" to="empty_122" fromId="295" toId="296">
</dataflow>
<dataflow id="987" from="empty_122" to="p_cast21" fromId="296" toId="297">
</dataflow>
<dataflow id="989" from="_ssdm_op_BitConcatenate.i10.i4.i4.i2" to="tmp9" fromId="988" toId="298">
</dataflow>
<dataflow id="990" from="ti" to="tmp9" fromId="84" toId="298">
</dataflow>
<dataflow id="991" from="ti" to="tmp9" fromId="84" toId="298">
</dataflow>
<dataflow id="992" from="StgValue_585" to="tmp9" fromId="585" toId="298">
</dataflow>
<dataflow id="993" from="tmp9" to="tmp9_cast" fromId="298" toId="299">
</dataflow>
<dataflow id="994" from="zext_ln110" to="tmp11" fromId="267" toId="300">
</dataflow>
<dataflow id="995" from="p_cast21" to="tmp11" fromId="297" toId="300">
</dataflow>
<dataflow id="996" from="tmp11" to="tmp11_cast" fromId="300" toId="301">
</dataflow>
<dataflow id="997" from="tmp11_cast" to="tmp10" fromId="301" toId="302">
</dataflow>
<dataflow id="998" from="output_ftmap_read" to="tmp10" fromId="65" toId="302">
</dataflow>
<dataflow id="999" from="tmp10" to="empty_123" fromId="302" toId="303">
</dataflow>
<dataflow id="1000" from="tmp9_cast" to="empty_123" fromId="299" toId="303">
</dataflow>
<dataflow id="1001" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln3" fromId="470" toId="304">
</dataflow>
<dataflow id="1002" from="empty_123" to="trunc_ln3" fromId="303" toId="304">
</dataflow>
<dataflow id="1003" from="StgValue_473" to="trunc_ln3" fromId="473" toId="304">
</dataflow>
<dataflow id="1004" from="StgValue_475" to="trunc_ln3" fromId="475" toId="304">
</dataflow>
<dataflow id="1005" from="trunc_ln3" to="sext_ln112" fromId="304" toId="305">
</dataflow>
<dataflow id="1006" from="gmem" to="gmem_addr_18" fromId="424" toId="306">
</dataflow>
<dataflow id="1007" from="sext_ln112" to="gmem_addr_18" fromId="305" toId="306">
</dataflow>
<dataflow id="1008" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln111" fromId="491" toId="308">
</dataflow>
<dataflow id="1009" from="StgValue_755" to="speclooptripcount_ln111" fromId="755" toId="308">
</dataflow>
<dataflow id="1010" from="StgValue_755" to="speclooptripcount_ln111" fromId="755" toId="308">
</dataflow>
<dataflow id="1011" from="StgValue_755" to="speclooptripcount_ln111" fromId="755" toId="308">
</dataflow>
<dataflow id="1012" from="_ssdm_op_SpecLoopName" to="specloopname_ln111" fromId="497" toId="309">
</dataflow>
<dataflow id="1014" from="empty_26" to="specloopname_ln111" fromId="1013" toId="309">
</dataflow>
<dataflow id="1016" from="_ssdm_op_WriteReq.m_axi.p1i32" to="empty_124" fromId="1015" toId="310">
</dataflow>
<dataflow id="1017" from="gmem_addr_18" to="empty_124" fromId="306" toId="310">
</dataflow>
<dataflow id="1019" from="StgValue_1018" to="empty_124" fromId="1018" toId="310">
</dataflow>
<dataflow id="1020" from="add_ln112" to="tx_1" fromId="318" toId="312">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1021" from="br_ln112" to="tx_1" fromId="340" toId="312">
<BackEdge/>
</dataflow>
<dataflow id="1022" from="StgValue_526" to="tx_1" fromId="526" toId="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1023" from="br_ln112" to="tx_1" fromId="311" toId="312">
</dataflow>
<dataflow id="1024" from="tx_1" to="zext_ln114_7" fromId="312" toId="313">
</dataflow>
<dataflow id="1025" from="add_ln114_6" to="add_ln114_7" fromId="286" toId="314">
</dataflow>
<dataflow id="1026" from="zext_ln114_7" to="add_ln114_7" fromId="313" toId="314">
</dataflow>
<dataflow id="1027" from="add_ln114_7" to="zext_ln114_8" fromId="314" toId="315">
</dataflow>
<dataflow id="1028" from="output_fm_buffer_1" to="output_fm_buffer_1_addr_1" fromId="430" toId="316">
</dataflow>
<dataflow id="1029" from="StgValue_600" to="output_fm_buffer_1_addr_1" fromId="600" toId="316">
</dataflow>
<dataflow id="1030" from="zext_ln114_8" to="output_fm_buffer_1_addr_1" fromId="315" toId="316">
</dataflow>
<dataflow id="1031" from="tx_1" to="icmp_ln112" fromId="312" toId="317">
</dataflow>
<dataflow id="1032" from="StgValue_749" to="icmp_ln112" fromId="749" toId="317">
</dataflow>
<dataflow id="1033" from="tx_1" to="add_ln112" fromId="312" toId="318">
</dataflow>
<dataflow id="1034" from="StgValue_542" to="add_ln112" fromId="542" toId="318">
</dataflow>
<dataflow id="1035" from="icmp_ln112" to="br_ln112" fromId="317" toId="319">
</dataflow>
<dataflow id="1036" from="output_fm_buffer_1_addr_1" to="output_fm_buffer_1_load_1" fromId="316" toId="320">
</dataflow>
<dataflow id="1038" from="StgValue_1037" to="store_ln116" fromId="1037" toId="321">
</dataflow>
<dataflow id="1039" from="output_fm_buffer_1_addr_1" to="store_ln116" fromId="316" toId="321">
</dataflow>
<dataflow id="1040" from="output_fm_buffer_1_addr_1" to="output_fm_buffer_1_load_1" fromId="316" toId="322">
</dataflow>
<dataflow id="1041" from="output_fm_buffer_1_load_1" to="value" fromId="322" toId="323">
</dataflow>
<dataflow id="1042" from="empty_120" to="value" fromId="277" toId="323">
</dataflow>
<dataflow id="1043" from="output_fm_buffer_1_load_1" to="value" fromId="322" toId="324">
</dataflow>
<dataflow id="1044" from="empty_120" to="value" fromId="277" toId="324">
</dataflow>
<dataflow id="1045" from="output_fm_buffer_1_load_1" to="value" fromId="322" toId="325">
</dataflow>
<dataflow id="1046" from="empty_120" to="value" fromId="277" toId="325">
</dataflow>
<dataflow id="1047" from="output_fm_buffer_1_load_1" to="value" fromId="322" toId="326">
</dataflow>
<dataflow id="1048" from="empty_120" to="value" fromId="277" toId="326">
</dataflow>
<dataflow id="1049" from="value" to="tmp_6" fromId="326" toId="327">
</dataflow>
<dataflow id="1050" from="StgValue_1037" to="tmp_6" fromId="1037" toId="327">
</dataflow>
<dataflow id="1051" from="value" to="bitcast_ln119" fromId="326" toId="328">
</dataflow>
<dataflow id="1053" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_5" fromId="1052" toId="329">
</dataflow>
<dataflow id="1054" from="bitcast_ln119" to="tmp_5" fromId="328" toId="329">
</dataflow>
<dataflow id="1056" from="StgValue_1055" to="tmp_5" fromId="1055" toId="329">
</dataflow>
<dataflow id="1058" from="StgValue_1057" to="tmp_5" fromId="1057" toId="329">
</dataflow>
<dataflow id="1059" from="bitcast_ln119" to="trunc_ln119" fromId="328" toId="330">
</dataflow>
<dataflow id="1060" from="tmp_5" to="icmp_ln119" fromId="329" toId="331">
</dataflow>
<dataflow id="1062" from="StgValue_1061" to="icmp_ln119" fromId="1061" toId="331">
</dataflow>
<dataflow id="1063" from="trunc_ln119" to="icmp_ln119_1" fromId="330" toId="332">
</dataflow>
<dataflow id="1065" from="StgValue_1064" to="icmp_ln119_1" fromId="1064" toId="332">
</dataflow>
<dataflow id="1066" from="icmp_ln119_1" to="or_ln119" fromId="332" toId="333">
</dataflow>
<dataflow id="1067" from="icmp_ln119" to="or_ln119" fromId="331" toId="333">
</dataflow>
<dataflow id="1068" from="value" to="tmp_6" fromId="326" toId="334">
</dataflow>
<dataflow id="1069" from="StgValue_1037" to="tmp_6" fromId="1037" toId="334">
</dataflow>
<dataflow id="1070" from="or_ln119" to="and_ln119" fromId="333" toId="335">
</dataflow>
<dataflow id="1071" from="tmp_6" to="and_ln119" fromId="334" toId="335">
</dataflow>
<dataflow id="1072" from="and_ln119" to="select_ln123" fromId="335" toId="336">
</dataflow>
<dataflow id="1073" from="StgValue_438" to="select_ln123" fromId="438" toId="336">
</dataflow>
<dataflow id="1074" from="bitcast_ln119" to="select_ln123" fromId="328" toId="336">
</dataflow>
<dataflow id="1075" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln112" fromId="491" toId="337">
</dataflow>
<dataflow id="1076" from="StgValue_755" to="speclooptripcount_ln112" fromId="755" toId="337">
</dataflow>
<dataflow id="1077" from="StgValue_755" to="speclooptripcount_ln112" fromId="755" toId="337">
</dataflow>
<dataflow id="1078" from="StgValue_755" to="speclooptripcount_ln112" fromId="755" toId="337">
</dataflow>
<dataflow id="1079" from="_ssdm_op_SpecLoopName" to="specloopname_ln112" fromId="497" toId="338">
</dataflow>
<dataflow id="1081" from="empty_29" to="specloopname_ln112" fromId="1080" toId="338">
</dataflow>
<dataflow id="1083" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln123" fromId="1082" toId="339">
</dataflow>
<dataflow id="1084" from="gmem_addr_18" to="write_ln123" fromId="306" toId="339">
</dataflow>
<dataflow id="1085" from="select_ln123" to="write_ln123" fromId="336" toId="339">
</dataflow>
<dataflow id="1086" from="StgValue_485" to="write_ln123" fromId="485" toId="339">
</dataflow>
<dataflow id="1088" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_125" fromId="1087" toId="341">
</dataflow>
<dataflow id="1089" from="gmem_addr_18" to="empty_125" fromId="306" toId="341">
</dataflow>
<dataflow id="1090" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_125" fromId="1087" toId="342">
</dataflow>
<dataflow id="1091" from="gmem_addr_18" to="empty_125" fromId="306" toId="342">
</dataflow>
<dataflow id="1092" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_125" fromId="1087" toId="343">
</dataflow>
<dataflow id="1093" from="gmem_addr_18" to="empty_125" fromId="306" toId="343">
</dataflow>
<dataflow id="1094" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_125" fromId="1087" toId="344">
</dataflow>
<dataflow id="1095" from="gmem_addr_18" to="empty_125" fromId="306" toId="344">
</dataflow>
<dataflow id="1096" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_125" fromId="1087" toId="345">
</dataflow>
<dataflow id="1097" from="gmem_addr_18" to="empty_125" fromId="306" toId="345">
</dataflow>
<dataflow id="1098" from="icmp_ln32" to="StgValue_2" fromId="75" toId="2">
</dataflow>
<dataflow id="1099" from="icmp_ln33" to="StgValue_3" fromId="85" toId="3">
</dataflow>
<dataflow id="1100" from="icmp_ln89" to="StgValue_4" fromId="97" toId="4">
</dataflow>
<dataflow id="1101" from="icmp_ln90" to="StgValue_5" fromId="124" toId="5">
</dataflow>
<dataflow id="1102" from="icmp_ln46" to="StgValue_16" fromId="167" toId="16">
</dataflow>
<dataflow id="1103" from="icmp_ln49" to="StgValue_17" fromId="185" toId="17">
</dataflow>
<dataflow id="1104" from="icmp_ln50" to="StgValue_18" fromId="197" toId="18">
</dataflow>
<dataflow id="1105" from="icmp_ln53" to="StgValue_27" fromId="217" toId="27">
</dataflow>
<dataflow id="1106" from="icmp_ln54" to="StgValue_28" fromId="231" toId="28">
</dataflow>
<dataflow id="1107" from="icmp_ln110" to="StgValue_46" fromId="264" toId="46">
</dataflow>
<dataflow id="1108" from="icmp_ln111" to="StgValue_47" fromId="288" toId="47">
</dataflow>
<dataflow id="1109" from="icmp_ln112" to="StgValue_49" fromId="317" toId="49">
</dataflow>
</dataflows>


</stg>
