#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Jun  8 13:06:42 2025
# Process ID         : 33636
# Current directory  : C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src
# Command line       : vivado.exe -mode tcl -source build_project.tcl
# Log file           : C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/vivado.log
# Journal file       : C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src\vivado.jou
# Running On         : RudyAsus
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 9 185H
# CPU Frequency      : 3072 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 33736 MB
# Swap memory        : 18253 MB
# Total Virtual      : 51989 MB
# Available Virtual  : 20773 MB
#-----------------------------------------------------------
source build_project.tcl
# create_project hft_proj hft_proj -part xc7z020-clg400-1 -force
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 619.957 ; gain = 190.637
# set_property ip_repo_paths [list \
#     [file normalize ./fast_hls] \
#     [file normalize ./order_book_hls] \
#     [file normalize ./threshold_hls] \
#     [file normalize ./microblaze_to_switch_hls] \
#     [file normalize ./udp_hls] \
# ] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/fast_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/order_book_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/threshold_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/microblaze_to_switch_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/udp_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
# source [file normalize ../pynq_block_design.tcl]
## create_bd_design design_1
Wrote  : <C:\Users\ruuud\spring2025\cse145\WORKINGPROJECTIDEA\HFT_PYNQZ1-Z2\src\hft_proj\hft_proj.srcs\sources_1\bd\design_1\design_1.bd> 
## set_property board_part "www.digilentinc.com:pynq-z1:part0:1.0" [current_project]
## create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
## apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 \
##   -config {\
##     make_external "FIXED_IO DDR" \
##     apply_board_preset "1" \
##     Master "Disable" \
##     Slave  "Disable"\
##   } [get_bd_cells processing_system7_0]
## set ps7 [get_bd_cells processing_system7_0]
## set_property -dict [list \
##   CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ   {100}    \
##   CONFIG.PCW_USE_S_AXI_HP0               {1}      \
##   CONFIG.PCW_ENET0_PERIPHERAL_ENABLE     {1}      \
##   CONFIG.PCW_ENET0_ENET0_IO              {MIO 16 .. 27} \
##   CONFIG.PCW_ENET0_GRP_MDIO_ENABLE       {1}      \
##   CONFIG.PCW_ENET0_GRP_MDIO_IO           {MIO 52 .. 53} \
##   CONFIG.PCW_ENET0_RESET_ENABLE          {0} \
##   CONFIG.PCW_ENET_RESET_ENABLE           {0} \
##   CONFIG.PCW_USE_S_AXI_GP0               {0} \
## ] $ps7
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
## create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
INFO: [Device 21-403] Loading part xc7z020clg400-1
## set_property -dict [list CONFIG.PRIM_IN_FREQ {100.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} CONFIG.USE_LOCKED {true} CONFIG.USE_RESET {false}] [get_bd_cells clk_wiz_0]
## connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins clk_wiz_0/clk_in1]
## create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
## connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
## connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_0/dcm_locked]
## connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins proc_sys_reset_0/ext_reset_in]
## create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
## set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {5}] [get_bd_cells axi_interconnect_0]
## connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_interconnect_0/ACLK]
## connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_interconnect_0/S00_ACLK]
## connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
## connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_interconnect_0/S00_ARESETN]
## connect_bd_net [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins axi_interconnect_0/ARESETN]
## create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_hp0_interconnect
## set_property -dict [list \
##     CONFIG.NUM_SI {3} \
##     CONFIG.NUM_MI {1} \
##     CONFIG.STRATEGY {1} \
## ] [get_bd_cells axi_hp0_interconnect]
## set_property -dict [list \
##     CONFIG.S00_HAS_REGSLICE {0} \
##     CONFIG.S01_HAS_REGSLICE {0} \
##     CONFIG.S02_HAS_REGSLICE {0} \
##     CONFIG.M00_HAS_REGSLICE {0} \
## ] [get_bd_cells axi_hp0_interconnect]
## create_bd_cell -type ip -vlnv xilinx.com:hls:fast_protocol:1.0 fast_protocol_0
## connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins fast_protocol_0/ap_clk]
## connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins fast_protocol_0/ap_rst_n]
## create_bd_cell -type ip -vlnv xilinx.com:hls:order_book:1.0 order_book_0
## connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins order_book_0/ap_clk]
## connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins order_book_0/ap_rst_n]
## create_bd_cell -type ip -vlnv xilinx.com:hls:simple_threshold:1.0 simple_threshold_0
## connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins simple_threshold_0/ap_clk]
## connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins simple_threshold_0/ap_rst_n]
## create_bd_cell -type ip -vlnv xilinx.com:hls:MicroblazeToSwitch:1.0 MicroblazeToSwitch_0
## connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins MicroblazeToSwitch_0/ap_clk]
## connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins MicroblazeToSwitch_0/ap_rst_n]
## create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 order_data_converter
## create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 top_bid_converter
## create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 top_ask_converter
## create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 meta_converter
## create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 time_converter_in
## create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 time_converter_out
## foreach conv {order_data_converter top_bid_converter top_ask_converter \
##               meta_converter time_converter_in time_converter_out} {
##   connect_bd_net \
##     [get_bd_pins clk_wiz_0/clk_out1] \
##     [get_bd_pins ${conv}/aclk]
## 
##   connect_bd_net \
##     [get_bd_pins proc_sys_reset_0/peripheral_aresetn] \
##     [get_bd_pins ${conv}/aresetn]
## }
## set_property -dict [list \
##   CONFIG.S_TDATA_NUM_BYTES {8}  \
##   CONFIG.M_TDATA_NUM_BYTES {12} \
##   CONFIG.HAS_TLAST         {1}  \
##   CONFIG.HAS_TKEEP         {0}  \
##   CONFIG.HAS_TSTRB         {0}  \
## ] [get_bd_cells top_bid_converter]
## set_property -dict [list \
##   CONFIG.S_TDATA_NUM_BYTES {8}  \
##   CONFIG.M_TDATA_NUM_BYTES {12} \
##   CONFIG.HAS_TLAST         {1}  \
##   CONFIG.HAS_TKEEP         {0}  \
##   CONFIG.HAS_TSTRB         {0}  \
## ] [get_bd_cells top_ask_converter]
## set_property -dict [list \
##   CONFIG.S_TDATA_NUM_BYTES {16} \
##   CONFIG.M_TDATA_NUM_BYTES {12} \
##   CONFIG.HAS_TLAST         {1}  \
##   CONFIG.HAS_TKEEP         {0}  \
##   CONFIG.HAS_TSTRB         {0}  \
## ] [get_bd_cells meta_converter]
## set_property -dict [list \
##   CONFIG.S_TDATA_NUM_BYTES {8}  \
##   CONFIG.M_TDATA_NUM_BYTES {4}  \
##   CONFIG.HAS_TLAST         {1}  \
##   CONFIG.HAS_TKEEP         {0}  \
##   CONFIG.HAS_TSTRB         {0}  \
## ] [get_bd_cells time_converter_in]
## set_property -dict [list \
##   CONFIG.S_TDATA_NUM_BYTES {4}  \
##   CONFIG.M_TDATA_NUM_BYTES {8}  \
##   CONFIG.HAS_TLAST         {1}  \
##   CONFIG.HAS_TKEEP         {0}  \
##   CONFIG.HAS_TSTRB         {0}  \
## ] [get_bd_cells time_converter_out]
## set_property -dict [list \
##   CONFIG.S_TDATA_NUM_BYTES {8}  \
##   CONFIG.M_TDATA_NUM_BYTES {8}  \
##   CONFIG.HAS_TLAST         {1}  \
##   CONFIG.HAS_TKEEP         {0}  \
##   CONFIG.HAS_TSTRB         {0}  \
## ] [get_bd_cells order_data_converter]
## create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 order_fifo
## create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 meta_fifo
## create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 time_fifo
## foreach fifo {order_fifo meta_fifo time_fifo} {
##     connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins $fifo/s_axis_aclk]
##     connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins $fifo/s_axis_aresetn]
## }
## foreach fifo {order_fifo meta_fifo time_fifo} {
##     set_property -dict [list \
##         CONFIG.FIFO_MEMORY_TYPE  {Distributed RAM} \
##         CONFIG.FIFO_DEPTH        {32} \
##         CONFIG.FIFO_MODE         {1} \
##         CONFIG.HAS_TLAST         {1} \
##         CONFIG.HAS_TKEEP         {0} \
##         CONFIG.HAS_TSTRB         {0} \
##         CONFIG.TDATA_NUM_BYTES   {12} \
##         CONFIG.TUSER_WIDTH       {0} \
##     ] [get_bd_cells $fifo]
## }
## create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_order
## create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_meta
## create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_time
## foreach dma {axi_dma_order axi_dma_meta axi_dma_time} {
##     set_property -dict [list \
##         CONFIG.c_include_sg {0} \
##         CONFIG.c_include_mm2s {0} \
##         CONFIG.c_sg_include_stscntrl_strm {0} \
##         CONFIG.c_sg_length_width {8} \
##         CONFIG.c_s2mm_burst_size {16} \
##         CONFIG.c_micro_dma {1} \
##         CONFIG.c_addr_width {32} \
##         CONFIG.c_s_axis_s2mm_tdata_width {96} \
##     ] [get_bd_cells $dma]
##     
##     connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins $dma/s_axi_lite_aclk]
##     connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins $dma/m_axi_s2mm_aclk]
##     connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins $dma/axi_resetn]
## }
ERROR: [IP_Flow 19-3461] Value '96' is out of the range for parameter 'Stream Data Width(c_s_axis_s2mm_tdata_width)' for BD Cell 'axi_dma_order' . Valid values are - 32, 64
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_dma_order'. Restoring to previous valid configuration.
INFO: [Common 17-17] undo 'set_property'
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.

    while executing
"rdi::add_properties -dict {CONFIG.c_include_sg 0 CONFIG.c_include_mm2s 0 CONFIG.c_sg_include_stscntrl_strm 0 CONFIG.c_sg_length_width 8 CONFIG.c_s2mm_..."
    invoked from within
"set_property -dict [list  CONFIG.c_include_sg {0}  CONFIG.c_include_mm2s {0}  CONFIG.c_sg_include_stscntrl_strm {0}  CONFIG.c_sg_length_width {8}  CON..."
    ("foreach" body line 2)
    invoked from within
"foreach dma {axi_dma_order axi_dma_meta axi_dma_time} {
    set_property -dict [list \
        CONFIG.c_include_sg {0} \
        CONFIG.c_include_mm2s..."
    (file "C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/pynq_block_design.tcl" line 620)

    while executing
"source [file normalize ../pynq_block_design.tcl]"
    (file "build_project.tcl" line 19)
Vivado% 