
INFO (TDA-005): Command Line Invocation: 
            create_logic_tests WORKDIR=comb_dir TESTMODE=FULLSCAN EXPERIMENT=exp_comb  [end TDA_005]

***********************************************************************
Encounter(R) Test and Diagnostics 12.1.101 Feb 21, 2013 (linux26_64 ET121)
 
Licensed Materials - Property of Cadence Design Systems, Inc. 
 
Copyright (C) 2002-2012 Cadence Design Systems Inc. All Rights Reserved. 
Cadence and the Cadence logo are registered trademarks. All others are 
properties of their respective holders. 
 
Copyright (C) 1994-2002 IBM Corporation. All rights reserved. 
  IBM is a Trademark of International Business Machines Corporation. 
Copyright (C) 2001-2003 The Trustees of Indiana University. All rights reserved. 
Copyright (C) 1998-2001 University of Notre Dame. All rights reserved. 
Copyright (C) 1994-1998 The Ohio State University. All rights reserved. 
Perl Copyright 1987-2002, Larry Wall 


***********************************************************************

INFO (TDA-007): Job Information:
            Date Started: Saturday May 02 17:35:10 2015  EDT
            Host machine is masters04.ece.cmu.edu, x86_64 running Linux 2.6.32-431.29.2.el6.x86_64.
            This job is process number 17179.
[end TDA_007]

INFO (TDA-009): Keywords/Values information.
            (keywords marked with '*' have program generated values,
             keywords marked with '+' were specified to default.)

            WORKDIR=comb_dir
            TESTMODE=FULLSCAN
            EXPERIMENT=exp_comb

            logfile=comb_dir/testresults/logs/log_create_logic_tests_FULLSCAN_exp_comb_050215173509-938190000
[end TDA_009]


**************************************************************************************
Coverage Definitions:
 #Faults  : Number of Active Faults (observable).
 #Tested  : Number of Active Faults marked tested.
 #Possibly: Number of Active Faults marked possibly tested
            (good value is 0 or 1; fault value is X).
 #Redund  : Number of Active Faults untestable due to redundancy.
 #Untested: Number of Active Faults untested.
 %TCov  (%Test Coverage)                      : #Tested / #Faults
 %ATCov (%Adjusted TCov)                      : #Tested / (#Faults-#Redund)
**************************************************************************************
**************************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               24539         0         0         0     24539   0.00   0.00

                            Global Statistics

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               24539         0         0         0     24539   0.00   0.00
**************************************************************************************

INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----    ----- Faults -----    ------ CPU Time ------  - Elapsed Time -  [end TDA_220] 
INFO (TDA-220):    Sim.    Eff.  Detected    Tmode    Global    Aborted   Untested       Sim.        Total                      [end TDA_220] 
INFO (TDA-220):     32      32      15702    64.23%   64.23%          0       8743     00:00.03     00:00.45        00:01.44    [end TDA_220] 
INFO (TDA-220):     64      64       1709    72.23%   72.23%          4       6693     00:00.04     00:00.97        00:02.62    [end TDA_220] 
INFO (TDA-220):     96      96       1575    81.19%   81.19%          7       4398     00:00.05     00:01.82        00:04.43    [end TDA_220] 
INFO (TDA-220):    128     128        756    86.84%   86.84%         10       2991     00:00.06     00:02.32        00:05.45    [end TDA_220] 
INFO (TDA-220):    160     160        542    92.30%   92.30%         10       1691     00:00.06     00:02.79        00:06.33    [end TDA_220] 
INFO (TDA-220):    192     192        364    95.65%   95.65%         12        939     00:00.07     00:03.03        00:06.76    [end TDA_220] 
INFO (TDA-220):    224     221        247    96.79%   96.79%         12        692     00:00.07     00:03.04        00:06.78    [end TDA_220] 
INFO (TDA-220):    256     252        190    97.67%   97.67%         12        502     00:00.07     00:03.05        00:06.79    [end TDA_220] 
INFO (TDA-220):    288     282        157    98.40%   98.40%         12        345     00:00.08     00:03.05        00:06.80    [end TDA_220] 
INFO (TDA-220):    320     310        105    98.89%   98.89%         12        240     00:00.08     00:03.06        00:06.81    [end TDA_220] 
INFO (TDA-220):    352     339         71    99.22%   99.22%         12        169     00:00.08     00:03.06        00:06.82    [end TDA_220] 
INFO (TDA-220):    384     367         65    99.52%   99.52%         12        104     00:00.08     00:03.06        00:06.82    [end TDA_220] 
INFO (TDA-220):    416     397         55    99.77%   99.77%         12         49     00:00.08     00:03.07        00:06.83    [end TDA_220] 
INFO (TDA-220):    443     423         37    99.94%   99.94%         12         12     00:00.08     00:03.07        00:06.84    [end TDA_220] 

**************************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               24539     21575         0      2952        12  87.92  99.94

                            Global Statistics

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               24539     21575         0      2952        12  87.92  99.94
**************************************************************************************


              ----Final Pattern Statistics----

 Test Section Type                       # Test Sequences
----------------------------------------------------------
 Logic                                          423
----------------------------------------------------------
 Total                                          423

(I) File(s) generated (bytes and name):

         151552 comb_dir/tbdata/faultStatus.FULLSCAN.exp_comb
         255367 comb_dir/tbdata/TBDbin.FULLSCAN.exp_comb

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =           10,529,792  bytes

                      CPU Time =    0:00:03.08
                  Elapsed Time =    0:00:07.28                    [end TDA_001]

     Date Ended:  Saturday May 02 17:35:17 2015  EDT




*******************************************************************************
*                      Message Summary                                        *
*******************************************************************************
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
     16 INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----    ----- Faults -----    ------ CPU Time ------  - Elapsed Time -   


*******************************************************************************
