# Reading C:/modeltech64_10.1c/tcl/vsim/pref.tcl 
# //  ModelSim SE-64 10.1c Jul 28 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do {J:/STEP_V21_Code/STEP_V21_Sim/STEP_V21_Sim.mdo} 
# Loading project STEP_V21_Sim
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STEP_V21_Sim
# 
# Top level modules:
# 	STEP_V21_Sim
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STEP_V21_Test
# ** Error: J:/STEP_V21_Code/STEP_V21_Sim/STEP_V21_Test.v(33): 'clk_1Hz' already declared in this scope (STEP_V21_Test).
# ** Error: C:/modeltech64_10.1c/win64/vlog failed.
# Error in macro J:\STEP_V21_Code\STEP_V21_Sim\STEP_V21_Sim.mdo line 22
# C:/modeltech64_10.1c/win64/vlog failed.
#     while executing
# "vlog -work work "J:/STEP_V21_Code/STEP_V21_Sim/STEP_V21_Test.v""
#     invoked from within
# "if {![file exists "J:/STEP_V21_Code/STEP_V21_Sim/STEP_V21_Sim.mpf"]} { 
# 	project new "J:/STEP_V21_Code/STEP_V21_Sim" STEP_V21_Sim
# 	project addfile "J:..."
# Compile of STEP_V21_Sim.v was successful.
# Compile of STEP_V21_Test.v failed with 1 errors.
# Compile of Clock_div.v was successful.
# Compile of Heart_beat.v was successful.
# Compile of Water_led.v was successful.
# Compile of Color_led.v was successful.
# Compile of Segment_led.v was successful.
# 7 compiles, 1 failed with 1 error. 
# Compile of STEP_V21_Sim.v was successful.
# Compile of STEP_V21_Test.v was successful.
# Compile of Clock_div.v was successful.
# Compile of Heart_beat.v was successful.
# Compile of Water_led.v was successful.
# Compile of Color_led.v was successful.
# Compile of Segment_led.v was successful.
# 7 compiles, 0 failed with no errors. 
vsim -voptargs=+acc work.STEP_V21_Sim
# vsim -voptargs=+acc work.STEP_V21_Sim 
# ** Note: (vsim-3812) Design is being optimized...
# 
# Loading work.STEP_V21_Sim(fast)
# Loading work.STEP_V21_Test(fast)
# Loading work.Clock_div(fast)
# Loading work.Heart_beat(fast)
# Loading work.Water_led(fast)
# Loading work.Color_led(fast)
# Loading work.Segment_led(fast)
add wave -position insertpoint  \
sim:/STEP_V21_Sim/STEP_V21_Test_uut/clk_in \
sim:/STEP_V21_Sim/STEP_V21_Test_uut/rst_n_in \
sim:/STEP_V21_Sim/STEP_V21_Test_uut/clk_out \
sim:/STEP_V21_Sim/STEP_V21_Test_uut/clk_1Hz \
sim:/STEP_V21_Sim/STEP_V21_Test_uut/Water_led \
sim:/STEP_V21_Sim/STEP_V21_Test_uut/Color_led_1 \
sim:/STEP_V21_Sim/STEP_V21_Test_uut/Color_led_2 \
sim:/STEP_V21_Sim/STEP_V21_Test_uut/Segment_led_1 \
sim:/STEP_V21_Sim/STEP_V21_Test_uut/Segment_led_2 \
sim:/STEP_V21_Sim/STEP_V21_Test_uut/heart_cnt
add wave -position insertpoint  \
sim:/STEP_V21_Sim/STEP_V21_Test_uut/clk_1Hz_uut/CLK_DIV_PERIOD \
sim:/STEP_V21_Sim/STEP_V21_Test_uut/clk_1Hz_uut/clk_in \
sim:/STEP_V21_Sim/STEP_V21_Test_uut/clk_1Hz_uut/rst_n_in \
sim:/STEP_V21_Sim/STEP_V21_Test_uut/clk_1Hz_uut/clk_div_out \
sim:/STEP_V21_Sim/STEP_V21_Test_uut/clk_1Hz_uut/cnt
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf J:/STEP_V21_Code/STEP_V21_Sim/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf J:/STEP_V21_Code/STEP_V21_Sim/wave.do
