

================================================================
== Vitis HLS Report for 'operator_1_s'
================================================================
* Date:           Tue Feb  8 11:02:43 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304   |operator_1_Pipeline_VITIS_LOOP_21_1_s   |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310    |operator_1_Pipeline_VITIS_LOOP_791_1    |       13|       13|   0.130 us|   0.130 us|   13|   13|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324     |operator_1_Pipeline_VITIS_LOOP_34_1     |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336    |operator_1_Pipeline_VITIS_LOOP_169_1    |       22|       22|   0.220 us|   0.220 us|   22|   22|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346    |operator_1_Pipeline_VITIS_LOOP_187_1    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357  |operator_1_Pipeline_VITIS_LOOP_169_123  |       22|       22|   0.220 us|   0.220 us|   22|   22|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367  |operator_1_Pipeline_VITIS_LOOP_187_124  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378   |operator_1_Pipeline_VITIS_LOOP_84_1_s   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386   |operator_1_Pipeline_VITIS_LOOP_92_2_s   |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398  |operator_1_Pipeline_VITIS_LOOP_104_3_s  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     113|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    17|    4309|    3306|    -|
|Memory           |        0|     -|     128|       6|    0|
|Multiplexer      |        -|     -|       -|     841|    -|
|Register         |        -|     -|     573|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    17|    5010|    4266|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|       1|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U850                |fadd_32ns_32ns_32_4_full_dsp_1          |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U851                |fadd_32ns_32ns_32_4_full_dsp_1          |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U857                |fadd_32ns_32ns_32_4_full_dsp_1          |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U858                |fadd_32ns_32ns_32_4_full_dsp_1          |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U855                 |fmul_32ns_32ns_32_3_max_dsp_1           |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U859                 |fmul_32ns_32ns_32_3_max_dsp_1           |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U860                 |fmul_32ns_32ns_32_3_max_dsp_1           |        0|   3|  128|  135|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398  |operator_1_Pipeline_VITIS_LOOP_104_3_s  |        0|   0|  166|  162|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336    |operator_1_Pipeline_VITIS_LOOP_169_1    |        0|   0|  780|  474|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357  |operator_1_Pipeline_VITIS_LOOP_169_123  |        0|   0|  780|  474|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346    |operator_1_Pipeline_VITIS_LOOP_187_1    |        0|   0|  199|   55|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367  |operator_1_Pipeline_VITIS_LOOP_187_124  |        0|   0|  103|   84|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304   |operator_1_Pipeline_VITIS_LOOP_21_1_s   |        0|   0|   68|   58|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324     |operator_1_Pipeline_VITIS_LOOP_34_1     |        0|   0|  301|  101|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310    |operator_1_Pipeline_VITIS_LOOP_791_1    |        0|   0|  345|  320|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378   |operator_1_Pipeline_VITIS_LOOP_84_1_s   |        0|   0|   75|  178|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386   |operator_1_Pipeline_VITIS_LOOP_92_2_s   |        0|   0|  200|  139|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                        |        0|  17| 4309| 3306|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |         Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |aux_U    |sqrt_aux_RAM_AUTO_1R1W  |        0|  64|   3|    0|     5|   32|     1|          160|
    |aux_1_U  |sqrt_aux_RAM_AUTO_1R1W  |        0|  64|   3|    0|     5|   32|     1|          160|
    +---------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                        |        0| 128|   6|    0|    10|   64|     2|          320|
    +---------+------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_652_p2              |         +|   0|  0|  10|           3|           1|
    |base_fu_623_p2                   |         +|   0|  0|   9|           2|           1|
    |tmp_71_fu_630_p2                 |         +|   0|  0|  10|           3|           3|
    |sub_ln97_fu_614_p2               |         -|   0|  0|  10|           3|           2|
    |and_ln77_fu_575_p2               |       and|   0|  0|   2|           1|           1|
    |icmp_ln104_1_fu_646_p2           |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln104_fu_636_p2             |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln77_1_fu_563_p2            |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln77_fu_557_p2              |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln92_fu_589_p2              |      icmp|   0|  0|  20|          32|           2|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln77_fu_569_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln104_fu_658_p3           |    select|   0|  0|   3|           1|           2|
    |xor_ln92_fu_595_p2               |       xor|   0|  0|   2|           2|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 113|          84|          23|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |agg_result_1_0_029_reg_224                 |    9|          2|   32|         64|
    |agg_result_1_0_0_reg_279                   |   14|          3|   32|         96|
    |agg_result_1_1_035_reg_214                 |    9|          2|   32|         64|
    |agg_result_1_1_0_reg_268                   |   14|          3|   32|         96|
    |agg_result_1_2_041_reg_204                 |    9|          2|   32|         64|
    |agg_result_1_2_0_reg_257                   |   14|          3|   32|         96|
    |ap_NS_fsm                                  |  155|         34|    1|         34|
    |ap_phi_mux_agg_result_1_0_0_phi_fu_282_p6  |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_1_1_0_phi_fu_271_p6  |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_1_2_0_phi_fu_260_p6  |    9|          2|   32|         64|
    |ap_phi_mux_base_0_lcssa_i46_phi_fu_238_p4  |    9|          2|    2|          4|
    |ap_phi_mux_c_p_1_phi_fu_294_p6             |    9|          2|    3|          6|
    |ap_return_0                                |    9|          2|   32|         64|
    |ap_return_1                                |    9|          2|   32|         64|
    |ap_return_2                                |    9|          2|   32|         64|
    |ap_return_3                                |    9|          2|   32|         64|
    |aux_1_address0                             |   14|          3|    3|          9|
    |aux_1_ce0                                  |   14|          3|    1|          3|
    |aux_1_we0                                  |    9|          2|    1|          2|
    |aux_address0                               |   14|          3|    3|          9|
    |aux_ce0                                    |   14|          3|    1|          3|
    |aux_we0                                    |    9|          2|    1|          2|
    |base_0_lcssa_i46_reg_234                   |    9|          2|    2|          4|
    |c_p_1_reg_290                              |   14|          3|    3|          9|
    |empty_39_reg_246                           |    9|          2|    3|          6|
    |grp_fu_1024_ce                             |   20|          4|    1|          4|
    |grp_fu_1024_p0                             |   20|          4|   32|        128|
    |grp_fu_1024_p1                             |   20|          4|   32|        128|
    |grp_fu_1028_ce                             |   14|          3|    1|          3|
    |grp_fu_1028_p0                             |   14|          3|   32|         96|
    |grp_fu_1028_p1                             |   14|          3|   32|         96|
    |grp_fu_1032_ce                             |   14|          3|    1|          3|
    |grp_fu_1032_p0                             |   14|          3|   32|         96|
    |grp_fu_1032_p1                             |   14|          3|   32|         96|
    |grp_fu_1036_ce                             |   14|          3|    1|          3|
    |grp_fu_1036_p0                             |   14|          3|   32|         96|
    |grp_fu_1036_p1                             |   14|          3|   32|         96|
    |grp_fu_1040_ce                             |   14|          3|    1|          3|
    |grp_fu_1040_p0                             |   14|          3|   32|         96|
    |grp_fu_1040_p1                             |   14|          3|   32|         96|
    |grp_fu_1044_ce                             |   14|          3|    1|          3|
    |grp_fu_1044_p0                             |   14|          3|   32|         96|
    |grp_fu_1044_p1                             |   14|          3|   32|         96|
    |grp_fu_1048_ce                             |    9|          2|    1|          2|
    |grp_fu_414_p0                              |   31|          6|   32|        192|
    |grp_fu_414_p1                              |   37|          7|   32|        224|
    |grp_fu_419_p0                              |   20|          4|   32|        128|
    |grp_fu_419_p1                              |   20|          4|   32|        128|
    |grp_fu_423_ce                              |    9|          2|    1|          2|
    |grp_fu_423_p0                              |   20|          4|   32|        128|
    |grp_fu_423_p1                              |   14|          3|   32|         96|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  841|        179| 1024|       3154|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |agg_result_1_0_029_reg_224                                      |  32|   0|   32|          0|
    |agg_result_1_0_0_reg_279                                        |  32|   0|   32|          0|
    |agg_result_1_1_035_reg_214                                      |  32|   0|   32|          0|
    |agg_result_1_1_0_reg_268                                        |  32|   0|   32|          0|
    |agg_result_1_2_041_reg_204                                      |  32|   0|   32|          0|
    |agg_result_1_2_0_reg_257                                        |  32|   0|   32|          0|
    |and_ln77_reg_981                                                |   1|   0|    1|          0|
    |ap_CS_fsm                                                       |  33|   0|   33|          0|
    |ap_return_0_preg                                                |  32|   0|   32|          0|
    |ap_return_1_preg                                                |  32|   0|   32|          0|
    |ap_return_2_preg                                                |  32|   0|   32|          0|
    |ap_return_3_preg                                                |  32|   0|   32|          0|
    |base_0_lcssa_i46_reg_234                                        |   2|   0|    2|          0|
    |c_p_1_reg_290                                                   |   3|   0|    3|          0|
    |empty_39_reg_246                                                |   3|   0|    3|          0|
    |empty_reg_985                                                   |   2|   0|    2|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_ap_start_reg  |   1|   0|    1|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_ap_start_reg  |   1|   0|    1|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_ap_start_reg    |   1|   0|    1|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_ap_start_reg  |   1|   0|    1|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_ap_start_reg    |   1|   0|    1|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_ap_start_reg   |   1|   0|    1|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_ap_start_reg     |   1|   0|    1|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_ap_start_reg    |   1|   0|    1|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_ap_start_reg   |   1|   0|    1|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln104_reg_1015                                             |   1|   0|    1|          0|
    |icmp_ln92_reg_991                                               |   1|   0|    1|          0|
    |reg_436                                                         |  32|   0|   32|          0|
    |reg_442                                                         |  32|   0|   32|          0|
    |reg_449                                                         |  32|   0|   32|          0|
    |select_ln104_reg_1019                                           |   3|   0|    3|          0|
    |tmp_68_reg_955                                                  |  32|   0|   32|          0|
    |tmp_69_reg_965                                                  |  32|   0|   32|          0|
    |tmp_70_reg_973                                                  |  32|   0|   32|          0|
    |xor_ln92_reg_995                                                |   2|   0|    2|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 573|   0|  573|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|   operator/.1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|   operator/.1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|   operator/.1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|   operator/.1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|   operator/.1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|   operator/.1|  return value|
|ap_return_0            |  out|   32|  ap_ctrl_hs|   operator/.1|  return value|
|ap_return_1            |  out|   32|  ap_ctrl_hs|   operator/.1|  return value|
|ap_return_2            |  out|   32|  ap_ctrl_hs|   operator/.1|  return value|
|ap_return_3            |  out|   32|  ap_ctrl_hs|   operator/.1|  return value|
|grp_fu_4194_p_din0     |  out|   32|  ap_ctrl_hs|   operator/.1|  return value|
|grp_fu_4194_p_din1     |  out|   32|  ap_ctrl_hs|   operator/.1|  return value|
|grp_fu_4194_p_opcode   |  out|    2|  ap_ctrl_hs|   operator/.1|  return value|
|grp_fu_4194_p_dout0    |   in|   32|  ap_ctrl_hs|   operator/.1|  return value|
|grp_fu_4194_p_ce       |  out|    1|  ap_ctrl_hs|   operator/.1|  return value|
|grp_fu_4235_p_din0     |  out|   32|  ap_ctrl_hs|   operator/.1|  return value|
|grp_fu_4235_p_din1     |  out|   32|  ap_ctrl_hs|   operator/.1|  return value|
|grp_fu_4235_p_opcode   |  out|    5|  ap_ctrl_hs|   operator/.1|  return value|
|grp_fu_4235_p_dout0    |   in|    1|  ap_ctrl_hs|   operator/.1|  return value|
|grp_fu_4235_p_ce       |  out|    1|  ap_ctrl_hs|   operator/.1|  return value|
|grp_fu_4211_p_din0     |  out|   32|  ap_ctrl_hs|   operator/.1|  return value|
|grp_fu_4211_p_din1     |  out|   32|  ap_ctrl_hs|   operator/.1|  return value|
|grp_fu_4211_p_dout0    |   in|   32|  ap_ctrl_hs|   operator/.1|  return value|
|grp_fu_4211_p_ce       |  out|    1|  ap_ctrl_hs|   operator/.1|  return value|
|grp_fu_4215_p_din0     |  out|   32|  ap_ctrl_hs|   operator/.1|  return value|
|grp_fu_4215_p_din1     |  out|   32|  ap_ctrl_hs|   operator/.1|  return value|
|grp_fu_4215_p_dout0    |   in|   32|  ap_ctrl_hs|   operator/.1|  return value|
|grp_fu_4215_p_ce       |  out|    1|  ap_ctrl_hs|   operator/.1|  return value|
|grp_fu_12733_p_din0    |  out|   32|  ap_ctrl_hs|   operator/.1|  return value|
|grp_fu_12733_p_din1    |  out|   32|  ap_ctrl_hs|   operator/.1|  return value|
|grp_fu_12733_p_opcode  |  out|    5|  ap_ctrl_hs|   operator/.1|  return value|
|grp_fu_12733_p_dout0   |   in|    1|  ap_ctrl_hs|   operator/.1|  return value|
|grp_fu_12733_p_ce      |  out|    1|  ap_ctrl_hs|   operator/.1|  return value|
|p_read                 |   in|   32|     ap_none|        p_read|        scalar|
|p_read4                |   in|   32|     ap_none|       p_read4|        scalar|
|p_read5                |   in|   32|     ap_none|       p_read5|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

