[*]
[*] GTKWave Analyzer v3.3.86 (w)1999-2017 BSI
<<<<<<< HEAD
[*] Wed Oct 24 14:13:40 2018
[*]
[dumpfile] "/home/sergio/sancus-core/core/sim/rtl_sim/run/tb_openMSP430.vcd"
[dumpfile_mtime] "Wed Oct 24 13:59:05 2018"
[dumpfile_size] 1414095
[savefile] "/home/sergio/sancus-core/core/sim/rtl_sim/run/tb_openMSP430_view.gtkw"
[timestart] 0
[size] 1024 521
[pos] 0 122
*-17.000000 49800 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
=======
[*] Thu Oct 25 16:10:23 2018
[*]
[dumpfile] "/home/sergio/sancus-core/core/sim/rtl_sim/run/tb_openMSP430.vcd"
[dumpfile_mtime] "Thu Oct 25 14:12:47 2018"
[dumpfile_size] 13509942
[savefile] "/home/sergio/sancus-core/core/sim/rtl_sim/run/tb_openMSP430_view.gtkw"
[timestart] 52953000
[size] 1366 704
[pos] 242 -7
*-18.000000 53675000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
>>>>>>> frontend_mod
[treeopen] tb_openMSP430.
[treeopen] tb_openMSP430.dma_read_16b.
[treeopen] tb_openMSP430.dma_write.
[treeopen] tb_openMSP430.dma_write_16b.
[treeopen] tb_openMSP430.dut.
[treeopen] tb_openMSP430.dut.dbg_0.
<<<<<<< HEAD
[sst_width] 233
[signals_width] 226
[sst_expanded] 1
[sst_vpaned_height] 116
@820
tb_openMSP430.msp_debug_0.inst_type[255:0]
@28
tb_openMSP430.dma_verif_on
tb_openMSP430.dut.mem_backbone_0.mclk
=======
[treeopen] tb_openMSP430.dut.frontend_0.
[treeopen] tb_openMSP430.dut.mem_backbone_0.
[sst_width] 48
[signals_width] 274
[sst_expanded] 0
[sst_vpaned_height] 179
@28
tb_openMSP430.puc_rst
@820
tb_openMSP430.msp_debug_0.inst_type[255:0]
@200
-MSP DEBUG
@28
tb_openMSP430.dut.frontend_0.exec_jmp
tb_openMSP430.dut.frontend_0.exec_dst_wr
tb_openMSP430.dut.frontend_0.exec_src_wr
tb_openMSP430.dut.frontend_0.exec_spm
tb_openMSP430.dut.frontend_0.exec_done
tb_openMSP430.dut.frontend_0.irq_detect
tb_openMSP430.dut.frontend_0.decode_noirq
tb_openMSP430.dut.frontend_0.decode
@22
tb_openMSP430.dut.frontend_0.inst_ad_nxt[7:0]
@28
tb_openMSP430.dut.frontend_0.inst_ad[7:0]
@22
tb_openMSP430.dut.frontend_0.ir[15:0]
@28
[color] 7
(8)tb_openMSP430.dut.frontend_0.ir[15:0]
tb_openMSP430.dut.frontend_0.dst_acalc
tb_openMSP430.dut.frontend_0.dst_rd
@200
-FRONTEND
@28
tb_openMSP430.dut.mem_backbone_0.dbg_halt_cmd
tb_openMSP430.dut.mem_backbone_0.dma_en
tb_openMSP430.dma_priority
tb_openMSP430.dut.frontend_0.cpu_halt_cmd
@22
tb_openMSP430.dut.e_state[4:0]
@c00022
tb_openMSP430.dut.frontend_0.e_state_nxt[4:0]
@28
(0)tb_openMSP430.dut.frontend_0.e_state_nxt[4:0]
(1)tb_openMSP430.dut.frontend_0.e_state_nxt[4:0]
(2)tb_openMSP430.dut.frontend_0.e_state_nxt[4:0]
(3)tb_openMSP430.dut.frontend_0.e_state_nxt[4:0]
(4)tb_openMSP430.dut.frontend_0.e_state_nxt[4:0]
@1401200
-group_end
@820
tb_openMSP430.msp_debug_0.e_state[255:0]
@28
tb_openMSP430.dut.frontend_0.i_state[2:0]
@820
tb_openMSP430.msp_debug_0.i_state[255:0]
@200
-openMSP430
@28
tb_openMSP430.dut.dbg_halt_cmd
@200
-
-READ check process
@28
tb_openMSP430.dma_read_check_active
>>>>>>> frontend_mod
@22
tb_openMSP430.dma_read_check_data[15:0]
tb_openMSP430.dma_read_check_mask[15:0]
tb_openMSP430.dma_read_check_addr[15:0]
@420
tb_openMSP430.dma_rd_error
tb_openMSP430.dma_wr_error
@28
<<<<<<< HEAD
+{tb_openMSP430.PMEM_or_DMEM} tb_openMSP430.dma_rand_if
@22
tb_openMSP430.dma_rand_addr[6:0]
tb_openMSP430.dma_rand_addr_full[15:0]
@28
tb_openMSP430.dma_rand_rdwr
=======
tb_openMSP430.dma_resp
tb_openMSP430.dma_write.resp
@200
-GENERIC READ task
@23
tb_openMSP430.dma_read.addr[15:0]
@22
tb_openMSP430.dma_read.data[15:0]
>>>>>>> frontend_mod
@200
-GENERIC WRITE task
@22
<<<<<<< HEAD
tb_openMSP430.dma_read_16b.addr[15:0]
tb_openMSP430.dma_read_16b.data[15:0]
@29
tb_openMSP430.dma_read_16b.resp
=======
tb_openMSP430.dma_write.addr[15:0]
tb_openMSP430.dma_write.data[15:0]
@28
[color] 2
tb_openMSP430.mclk
@22
tb_openMSP430.dma_addr[15:1]
@28
tb_openMSP430.dma_en
@c00028
tb_openMSP430.dma_we[1:0]
@28
(0)tb_openMSP430.dma_we[1:0]
(1)tb_openMSP430.dma_we[1:0]
@1401200
-group_end
@22
tb_openMSP430.dma_din[15:0]
@28
tb_openMSP430.dma_ready
@22
tb_openMSP430.dma_dout[15:0]
>>>>>>> frontend_mod
@200
-DMA access process
@24
tb_openMSP430.dma_rand_wait
@28
[color] 3
tb_openMSP430.dma_rand_rdwr
@22
tb_openMSP430.dma_rand_addr[6:0]
tb_openMSP430.dma_rand_addr_full[15:0]
@c00022
#{tb_openMSP430.dma_rand_data[15:0]} (16)tb_openMSP430.dma_rand_data (17)tb_openMSP430.dma_rand_data (18)tb_openMSP430.dma_rand_data (19)tb_openMSP430.dma_rand_data (20)tb_openMSP430.dma_rand_data (21)tb_openMSP430.dma_rand_data (22)tb_openMSP430.dma_rand_data (23)tb_openMSP430.dma_rand_data (24)tb_openMSP430.dma_rand_data (25)tb_openMSP430.dma_rand_data (26)tb_openMSP430.dma_rand_data (27)tb_openMSP430.dma_rand_data (28)tb_openMSP430.dma_rand_data (29)tb_openMSP430.dma_rand_data (30)tb_openMSP430.dma_rand_data (31)tb_openMSP430.dma_rand_data
@28
(16)tb_openMSP430.dma_rand_data
(17)tb_openMSP430.dma_rand_data
(18)tb_openMSP430.dma_rand_data
(19)tb_openMSP430.dma_rand_data
(20)tb_openMSP430.dma_rand_data
(21)tb_openMSP430.dma_rand_data
(22)tb_openMSP430.dma_rand_data
(23)tb_openMSP430.dma_rand_data
(24)tb_openMSP430.dma_rand_data
(25)tb_openMSP430.dma_rand_data
(26)tb_openMSP430.dma_rand_data
(27)tb_openMSP430.dma_rand_data
(28)tb_openMSP430.dma_rand_data
(29)tb_openMSP430.dma_rand_data
(30)tb_openMSP430.dma_rand_data
(31)tb_openMSP430.dma_rand_data
@1401200
-group_end
@28
tb_openMSP430.dma_rand_if
@200
<<<<<<< HEAD
-MSP DEBUG
@28
tb_openMSP430.msp_debug_0.decode
@200
-FRONTEND
@28
tb_openMSP430.dut.frontend_0.dbg_halt_cmd
tb_openMSP430.dut.frontend_0.cpu_halt_cmd
@22
tb_openMSP430.dut.e_state[4:0]
@820
tb_openMSP430.msp_debug_0.e_state[255:0]
@28
tb_openMSP430.dut.frontend_0.i_state[2:0]
@820
tb_openMSP430.msp_debug_0.i_state[255:0]
@200
-openMSP430
@28
tb_openMSP430.dut.dbg_halt_cmd
tb_openMSP430.dut.dbg_halt_st
=======
-PMEM
@22
tb_openMSP430.pmem_0.\mem[20736][15:0]
tb_openMSP430.pmem_0.\mem[20737][15:0]
tb_openMSP430.pmem_0.\mem[20738][15:0]
tb_openMSP430.pmem_0.\mem[20739][15:0]
tb_openMSP430.pmem_0.\mem[20740][15:0]
tb_openMSP430.pmem_0.\mem[20741][15:0]
tb_openMSP430.pmem_0.\mem[20742][15:0]
tb_openMSP430.pmem_0.\mem[20743][15:0]
tb_openMSP430.pmem_0.\mem[20744][15:0]
tb_openMSP430.pmem_0.\mem[20745][15:0]
tb_openMSP430.pmem_0.\mem[20746][15:0]
tb_openMSP430.pmem_0.\mem[20747][15:0]
tb_openMSP430.pmem_0.\mem[20748][15:0]
tb_openMSP430.pmem_0.\mem[20749][15:0]
tb_openMSP430.pmem_0.\mem[20750][15:0]
tb_openMSP430.pmem_0.\mem[20751][15:0]
tb_openMSP430.pmem_0.\mem[20752][15:0]
tb_openMSP430.pmem_0.\mem[20753][15:0]
tb_openMSP430.pmem_0.\mem[20754][15:0]
tb_openMSP430.pmem_0.\mem[20755][15:0]
tb_openMSP430.pmem_0.\mem[20756][15:0]
tb_openMSP430.pmem_0.\mem[20757][15:0]
tb_openMSP430.pmem_0.\mem[20758][15:0]
tb_openMSP430.pmem_0.\mem[20759][15:0]
tb_openMSP430.pmem_0.\mem[20760][15:0]
tb_openMSP430.pmem_0.\mem[20761][15:0]
tb_openMSP430.pmem_0.\mem[20762][15:0]
tb_openMSP430.pmem_0.\mem[20763][15:0]
tb_openMSP430.pmem_0.\mem[20764][15:0]
tb_openMSP430.pmem_0.\mem[20765][15:0]
tb_openMSP430.pmem_0.\mem[20766][15:0]
tb_openMSP430.pmem_0.\mem[20767][15:0]
tb_openMSP430.pmem_0.\mem[20768][15:0]
tb_openMSP430.pmem_0.\mem[20769][15:0]
tb_openMSP430.pmem_0.\mem[20770][15:0]
tb_openMSP430.pmem_0.\mem[20771][15:0]
tb_openMSP430.pmem_0.\mem[20772][15:0]
tb_openMSP430.pmem_0.\mem[20773][15:0]
tb_openMSP430.pmem_0.\mem[20774][15:0]
tb_openMSP430.pmem_0.\mem[20775][15:0]
tb_openMSP430.pmem_0.\mem[20776][15:0]
tb_openMSP430.pmem_0.\mem[20777][15:0]
tb_openMSP430.pmem_0.\mem[20778][15:0]
tb_openMSP430.pmem_0.\mem[20779][15:0]
tb_openMSP430.pmem_0.\mem[20780][15:0]
tb_openMSP430.pmem_0.\mem[20781][15:0]
tb_openMSP430.pmem_0.\mem[20782][15:0]
tb_openMSP430.pmem_0.\mem[20783][15:0]
tb_openMSP430.pmem_0.\mem[20784][15:0]
tb_openMSP430.pmem_0.\mem[20785][15:0]
tb_openMSP430.pmem_0.\mem[20786][15:0]
tb_openMSP430.pmem_0.\mem[20787][15:0]
tb_openMSP430.pmem_0.\mem[20788][15:0]
tb_openMSP430.pmem_0.\mem[20789][15:0]
tb_openMSP430.pmem_0.\mem[20790][15:0]
tb_openMSP430.pmem_0.\mem[20791][15:0]
tb_openMSP430.pmem_0.\mem[20792][15:0]
tb_openMSP430.pmem_0.\mem[20793][15:0]
tb_openMSP430.pmem_0.\mem[20794][15:0]
tb_openMSP430.pmem_0.\mem[20795][15:0]
tb_openMSP430.pmem_0.\mem[20796][15:0]
tb_openMSP430.pmem_0.\mem[20797][15:0]
tb_openMSP430.pmem_0.\mem[20798][15:0]
tb_openMSP430.pmem_0.\mem[20799][15:0]
tb_openMSP430.pmem_0.\mem[20800][15:0]
tb_openMSP430.pmem_0.\mem[20801][15:0]
tb_openMSP430.pmem_0.\mem[20802][15:0]
tb_openMSP430.pmem_0.\mem[20803][15:0]
tb_openMSP430.pmem_0.\mem[20804][15:0]
tb_openMSP430.pmem_0.\mem[20805][15:0]
tb_openMSP430.pmem_0.\mem[20806][15:0]
tb_openMSP430.pmem_0.\mem[20807][15:0]
tb_openMSP430.pmem_0.\mem[20808][15:0]
tb_openMSP430.pmem_0.\mem[20809][15:0]
tb_openMSP430.pmem_0.\mem[20810][15:0]
tb_openMSP430.pmem_0.\mem[20811][15:0]
tb_openMSP430.pmem_0.\mem[20812][15:0]
tb_openMSP430.pmem_0.\mem[20813][15:0]
tb_openMSP430.pmem_0.\mem[20814][15:0]
tb_openMSP430.pmem_0.\mem[20815][15:0]
tb_openMSP430.pmem_0.\mem[20816][15:0]
tb_openMSP430.pmem_0.\mem[20817][15:0]
[color] 1
tb_openMSP430.pmem_0.\mem[20818][15:0]
tb_openMSP430.pmem_0.\mem[20819][15:0]
tb_openMSP430.pmem_0.\mem[20820][15:0]
tb_openMSP430.pmem_0.\mem[20821][15:0]
tb_openMSP430.pmem_0.\mem[20822][15:0]
tb_openMSP430.pmem_0.\mem[20823][15:0]
tb_openMSP430.pmem_0.\mem[20824][15:0]
tb_openMSP430.pmem_0.\mem[20825][15:0]
tb_openMSP430.pmem_0.\mem[20826][15:0]
tb_openMSP430.pmem_0.\mem[20827][15:0]
tb_openMSP430.pmem_0.\mem[20828][15:0]
tb_openMSP430.pmem_0.\mem[20829][15:0]
tb_openMSP430.pmem_0.\mem[20830][15:0]
tb_openMSP430.pmem_0.\mem[20831][15:0]
tb_openMSP430.pmem_0.\mem[20832][15:0]
tb_openMSP430.pmem_0.\mem[20833][15:0]
tb_openMSP430.pmem_0.\mem[20834][15:0]
tb_openMSP430.pmem_0.\mem[20835][15:0]
tb_openMSP430.pmem_0.\mem[20836][15:0]
tb_openMSP430.pmem_0.\mem[20837][15:0]
tb_openMSP430.pmem_0.\mem[20838][15:0]
tb_openMSP430.pmem_0.\mem[20839][15:0]
tb_openMSP430.pmem_0.\mem[20840][15:0]
tb_openMSP430.pmem_0.\mem[20841][15:0]
tb_openMSP430.pmem_0.\mem[20842][15:0]
tb_openMSP430.pmem_0.\mem[20843][15:0]
tb_openMSP430.pmem_0.\mem[20844][15:0]
tb_openMSP430.pmem_0.\mem[20845][15:0]
tb_openMSP430.pmem_0.\mem[20846][15:0]
tb_openMSP430.pmem_0.\mem[20847][15:0]
tb_openMSP430.pmem_0.\mem[20848][15:0]
tb_openMSP430.pmem_0.\mem[20849][15:0]
tb_openMSP430.pmem_0.\mem[20850][15:0]
tb_openMSP430.pmem_0.\mem[20851][15:0]
tb_openMSP430.pmem_0.\mem[20852][15:0]
tb_openMSP430.pmem_0.\mem[20853][15:0]
tb_openMSP430.pmem_0.\mem[20854][15:0]
tb_openMSP430.pmem_0.\mem[20855][15:0]
tb_openMSP430.pmem_0.\mem[20856][15:0]
tb_openMSP430.pmem_0.\mem[20857][15:0]
tb_openMSP430.pmem_0.\mem[20858][15:0]
tb_openMSP430.pmem_0.\mem[20859][15:0]
tb_openMSP430.pmem_0.\mem[20860][15:0]
tb_openMSP430.pmem_0.\mem[20861][15:0]
tb_openMSP430.pmem_0.\mem[20862][15:0]
tb_openMSP430.pmem_0.\mem[20863][15:0]
>>>>>>> frontend_mod
[pattern_trace] 1
[pattern_trace] 0
!100000@@
?"52
@23
tb_openMSP430.dma_rand_addr[6:0]
!!
