/*
 * Copyright (C) 2018 Spreadtrum Communications Inc.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 * updated at 2018-06-28 19:05:47
 *
 */


#ifndef ANLG_PHY_G5_H
#define ANLG_PHY_G5_H



#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_ANA_BB_PWR_CTRL         (0x0000)
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_ANA_BB_RST_CTRL         (0x0004)
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_ANA_BB_EN_CTRL          (0x0008)
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_CTRL0              (0x000C)
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_CTRL1              (0x0010)
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_CTRL2              (0x0014)
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_BIST_CTRL          (0x0018)
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_PLL_CLKEN               (0x001C)
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_RESERVED           (0x0020)
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_PERFOR             (0x0028)
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_ANALOG_TEST             (0x002C)
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_AAPC_CTRL1              (0x0030)
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_AAPC_CTRL2              (0x0034)
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_ANA_BB_RSVD             (0x0038)
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_RTC4M_CTRL              (0x003C)
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_TEST_CLK_CTRL           (0x0040)
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_ISPPLL_CTRL0            (0x0044)
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_REG_FOR_TEST_CTRL0      (0x0048)
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_REG_FOR_TEST_CTRL1      (0x004C)
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_REG_SEL_CFG_0           (0x0050)
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_REG_SEL_CFG_1           (0x0054)

/* REG_ANLG_PHY_G5_ANALOG_BB_TOP_ANA_BB_PWR_CTRL */

#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_PD                       BIT(4)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_REC_26MHZ_0_BUF_PD            BIT(3)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_REC_26MHZ_1_BUF_PD            BIT(2)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_S_AAPC_PD                     BIT(1)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_M_AAPC_PD                     BIT(0)

/* REG_ANLG_PHY_G5_ANALOG_BB_TOP_ANA_BB_RST_CTRL */

#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_RST                      BIT(1)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RTC100M_RSTB                  BIT(0)

/* REG_ANLG_PHY_G5_ANALOG_BB_TOP_ANA_BB_EN_CTRL */

#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_DIV_EN                   BIT(27)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_CLKOUT_EN                BIT(26)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_POSTDIV                  BIT(25)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_CLK26MHZ_AUD_EN               BIT(24)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RTC100M_EN                    BIT(23)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_PROBE_SEL(x)                  (((x) & 0x3F) << 17)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_SINDRV_ENA                    BIT(16)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_SINDRV_ENA_SQUARE             BIT(15)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_REC_26MHZ_SR_TRIM(x)          (((x) & 0xF) << 11)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_REC_26MHZ_0_CUR_SEL(x)        (((x) & 0x3) << 9)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_REC_26MHZ_1_CUR_SEL(x)        (((x) & 0x3) << 7)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_SINE_DRV_0_SEL                BIT(6)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_SINE_DRV_1_SEL                BIT(5)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_CLK26M_RESERVED(x)            (((x) & 0xF) << 1)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_BB_CON_BG                     BIT(0)

/* REG_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_CTRL0 */

#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_N(x)                     (((x) & 0x7FF) << 11)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_IBIAS(x)                 (((x) & 0x3) << 9)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_LPF(x)                   (((x) & 0x7) << 6)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_SDM_EN                   BIT(5)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_MOD_EN                   BIT(4)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_DIV_S                    BIT(3)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_REF_SEL(x)               (((x) & 0x3) << 1)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_26M_SEL                  BIT(0)

/* REG_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_CTRL1 */

#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_NINT(x)                  (((x) & 0x7F) << 23)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_KINT(x)                  (((x) & 0x7FFFFF))

/* REG_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_CTRL2 */

#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_BIST_EN                  BIT(7)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_26M_DIV(x)               (((x) & 0x3F) << 1)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_LOCK_DONE                BIT(0)

/* REG_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_BIST_CTRL */

#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_BIST_CTRL(x)             (((x) & 0xFF) << 16)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_BIST_CNT(x)              (((x) & 0xFFFF))

/* REG_ANLG_PHY_G5_ANALOG_BB_TOP_PLL_CLKEN */

#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_SINEO_RPLL_CLKOUT_EN          BIT(8)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_SSC_CTRL(x)              (((x) & 0xFF))

/* REG_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_RESERVED */

#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_RESERVED(x)              (((x) & 0x1FFFFF) << 3)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_VSET(x)                  (((x) & 0x7))

/* REG_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_PERFOR */

#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_ICP(x)                   (((x) & 0x7) << 10)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_CP_EN                    BIT(9)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_LDO_TRIM(x)              (((x) & 0xF) << 5)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_VCO_TEST_EN              BIT(4)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_FBDIV_EN                 BIT(3)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_CP_OFFSET(x)             (((x) & 0x3) << 1)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_FREQ_DOUBLE_EN           BIT(0)

/* REG_ANLG_PHY_G5_ANALOG_BB_TOP_ANALOG_TEST */

#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_ANALOG_TESTMUX(x)             (((x) & 0xFFFF))

/* REG_ANLG_PHY_G5_ANALOG_BB_TOP_AAPC_CTRL1 */

#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_AAPC_G0(x)                    (((x) & 0x3) << 24)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_AAPC_G1(x)                    (((x) & 0x3) << 22)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_AAPC_G2(x)                    (((x) & 0x3) << 20)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_S_AAPC_LOW_V_CON              BIT(19)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_S_AAPC_D(x)                   (((x) & 0x3FFF) << 5)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_S_AAPC_BPRES                  BIT(4)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_S_APCOUT_SEL(x)               (((x) & 0x3) << 2)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_S_AAPC_RESERVED(x)            (((x) & 0x3))

/* REG_ANLG_PHY_G5_ANALOG_BB_TOP_AAPC_CTRL2 */

#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_M_AAPC_D(x)                   (((x) & 0x3FFF) << 6)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_M_AAPC_LOW_V_CON              BIT(5)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_M_AAPC_BPRES                  BIT(4)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_M_APCOUT_SEL(x)               (((x) & 0x3) << 2)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_M_AAPC_RESERVED(x)            (((x) & 0x3))

/* REG_ANLG_PHY_G5_ANALOG_BB_TOP_ANA_BB_RSVD */

#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_ANA_BB_RESERVED(x)            (((x) & 0xFFFF) << 2)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_TO_LVDS_SEL(x)                (((x) & 0x3))

/* REG_ANLG_PHY_G5_ANALOG_BB_TOP_RTC4M_CTRL */

#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RTC100M_RESERVED(x)           (((x) & 0xFF) << 13)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RTC100M_LDO_EN                BIT(12)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RTC100M_LDO_BYPASS            BIT(11)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RTC100M_LDO_VOLTAGE_SEL(x)    (((x) & 0x3) << 9)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RTC100M_LDO_BIAS_SEL(x)       (((x) & 0x3) << 7)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RTC100M_RC_C(x)               (((x) & 0x7F))

/* REG_ANLG_PHY_G5_ANALOG_BB_TOP_TEST_CLK_CTRL */

#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_TEST_CLK_EN                   BIT(3)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_TEST_CLK_OD                   BIT(2)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_TEST_CLK_DIV(x)               (((x) & 0x3))

/* REG_ANLG_PHY_G5_ANALOG_BB_TOP_ISPPLL_CTRL0 */

#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_BB_BG_RBIAS_MODE              BIT(0)

/* REG_ANLG_PHY_G5_ANALOG_BB_TOP_REG_FOR_TEST_CTRL0 */

#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_DBG_SEL_RTC100M_LDO_BYPASS    BIT(5)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_DBG_SEL_RTC100M_LDO_EN        BIT(4)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RCO100M_POWER_MODE_SEL        BIT(3)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_PD_SEL_RFTI_OR_PMU       BIT(2)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_RST_SEL_RFTI_OR_PMU      BIT(1)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_RAMP_GEN_SEL                  BIT(0)

/* REG_ANLG_PHY_G5_ANALOG_BB_TOP_REG_FOR_TEST_CTRL1 */

#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_ANALOG_BB_TOP_AAPC_MAX_RANGE  BIT(3)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_ANALOG_BB_TOP_AAPC_MIN_RANGE  BIT(2)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_ANALOG_BB_TOP_AAPC_RSTN       BIT(1)
#define BIT_ANLG_PHY_G5_ANALOG_BB_TOP_ANALOG_BB_TOP_AAPC_GEN_SEL    BIT(0)

/* REG_ANLG_PHY_G5_ANALOG_BB_TOP_REG_SEL_CFG_0 */

#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_PD               BIT(31)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_REC_26MHZ_0_BUF_PD    BIT(30)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_REC_26MHZ_1_BUF_PD    BIT(29)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_S_AAPC_PD             BIT(28)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_M_AAPC_PD             BIT(27)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_RST              BIT(26)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RTC100M_RSTB          BIT(25)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_DIV_EN           BIT(24)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_CLKOUT_EN        BIT(23)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_CLK26MHZ_AUD_EN       BIT(22)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RTC100M_EN            BIT(21)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_SINDRV_ENA            BIT(20)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_SINDRV_ENA_SQUARE     BIT(19)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_N                BIT(18)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_IBIAS            BIT(17)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_LPF              BIT(16)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_SDM_EN           BIT(15)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_MOD_EN           BIT(14)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_DIV_S            BIT(13)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_REF_SEL          BIT(12)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_NINT             BIT(11)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_KINT             BIT(10)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_BIST_EN          BIT(9)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_26M_DIV          BIT(8)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_BIST_CTRL        BIT(7)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_RESERVED         BIT(6)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_AAPC_G0               BIT(5)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_AAPC_G1               BIT(4)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_AAPC_G2               BIT(3)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_S_AAPC_LOW_V_CON      BIT(2)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_S_AAPC_D              BIT(1)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_S_AAPC_BPRES          BIT(0)

/* REG_ANLG_PHY_G5_ANALOG_BB_TOP_REG_SEL_CFG_1 */

#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_S_APCOUT_SEL          BIT(7)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_S_AAPC_RESERVED       BIT(6)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_M_AAPC_D              BIT(5)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_M_AAPC_LOW_V_CON      BIT(4)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_M_AAPC_BPRES          BIT(3)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_M_APCOUT_SEL          BIT(2)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_M_AAPC_RESERVED       BIT(1)
#define BIT_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RTC100M_RC_C          BIT(0)


#endif /* ANLG_PHY_G5_H */


