
*** Running vivado
    with args -log pmod_real_time_clock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pmod_real_time_clock.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source pmod_real_time_clock.tcl -notrace
Command: synth_design -top pmod_real_time_clock -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30972
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1184.625 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pmod_real_time_clock' [C:/FPGA_DEMO/Artix 7/project_rtc/project_rtc.srcs/sources_1/new/pmod_clock.vhd:38]
	Parameter sys_clk_freq bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_1sec' [C:/FPGA_DEMO/Artix 7/project_rtc/project_rtc.srcs/sources_1/new/delay_1s.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'delay_1sec' (1#1) [C:/FPGA_DEMO/Artix 7/project_rtc/project_rtc.srcs/sources_1/new/delay_1s.vhd:14]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [C:/FPGA_DEMO/Artix 7/project_rtc/project_rtc.srcs/sources_1/new/i2cmaster.vhd:25]
	Parameter input_clk bound to: 100000000 - type: integer 
	Parameter bus_clk bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (2#1) [C:/FPGA_DEMO/Artix 7/project_rtc/project_rtc.srcs/sources_1/new/i2cmaster.vhd:25]
INFO: [Synth 8-638] synthesizing module 'time_printer' [C:/FPGA_DEMO/Artix 7/project_rtc/project_rtc.srcs/sources_1/new/time_printer.vhd:21]
	Parameter frequency bound to: 100000000 - type: integer 
	Parameter baud bound to: 9600 - type: integer 
INFO: [Synth 8-3491] module 'UART_TRANSMITTER' declared at 'C:/FPGA_DEMO/Artix 7/project_rtc/project_rtc.srcs/sources_1/new/UART_TRANSMITTER.vhd:14' bound to instance 'transmitter' of component 'uart_transmitter' [C:/FPGA_DEMO/Artix 7/project_rtc/project_rtc.srcs/sources_1/new/time_printer.vhd:93]
INFO: [Synth 8-638] synthesizing module 'UART_TRANSMITTER' [C:/FPGA_DEMO/Artix 7/project_rtc/project_rtc.srcs/sources_1/new/UART_TRANSMITTER.vhd:30]
	Parameter FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 9600 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_TRANSMITTER' (3#1) [C:/FPGA_DEMO/Artix 7/project_rtc/project_rtc.srcs/sources_1/new/UART_TRANSMITTER.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'time_printer' (4#1) [C:/FPGA_DEMO/Artix 7/project_rtc/project_rtc.srcs/sources_1/new/time_printer.vhd:21]
INFO: [Synth 8-638] synthesizing module 'SEVEN_SEGMENT' [C:/FPGA_DEMO/Artix 7/project_rtc/project_rtc.srcs/sources_1/new/SEVEN_SEGMENT.vhd:38]
INFO: [Synth 8-226] default block is never used [C:/FPGA_DEMO/Artix 7/project_rtc/project_rtc.srcs/sources_1/new/SEVEN_SEGMENT.vhd:67]
WARNING: [Synth 8-614] signal 'data_disp_1' is read in the process but is not in the sensitivity list [C:/FPGA_DEMO/Artix 7/project_rtc/project_rtc.srcs/sources_1/new/SEVEN_SEGMENT.vhd:65]
WARNING: [Synth 8-614] signal 'data_disp_2' is read in the process but is not in the sensitivity list [C:/FPGA_DEMO/Artix 7/project_rtc/project_rtc.srcs/sources_1/new/SEVEN_SEGMENT.vhd:65]
WARNING: [Synth 8-614] signal 'data_disp_3' is read in the process but is not in the sensitivity list [C:/FPGA_DEMO/Artix 7/project_rtc/project_rtc.srcs/sources_1/new/SEVEN_SEGMENT.vhd:65]
WARNING: [Synth 8-614] signal 'data_disp_4' is read in the process but is not in the sensitivity list [C:/FPGA_DEMO/Artix 7/project_rtc/project_rtc.srcs/sources_1/new/SEVEN_SEGMENT.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'SEVEN_SEGMENT' (5#1) [C:/FPGA_DEMO/Artix 7/project_rtc/project_rtc.srcs/sources_1/new/SEVEN_SEGMENT.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'pmod_real_time_clock' (6#1) [C:/FPGA_DEMO/Artix 7/project_rtc/project_rtc.srcs/sources_1/new/pmod_clock.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.496 ; gain = 49.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1252.418 ; gain = 67.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1252.418 ; gain = 67.793
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1252.418 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/anirudda_internship/practice/rtc_helix/rtc_helix.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/anirudda_internship/practice/rtc_helix/rtc_helix.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/anirudda_internship/practice/rtc_helix/rtc_helix.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pmod_real_time_clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pmod_real_time_clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1357.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1357.477 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1357.477 ; gain = 172.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1357.477 ; gain = 172.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1357.477 ; gain = 172.852
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'UART_TRANSMITTER'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'time_printer'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pmod_real_time_clock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                        000000001 |                             0000
                   start |                        000000010 |                             0001
                 command |                        000000100 |                             0010
                slv_ack1 |                        000001000 |                             0011
                      wr |                        000010000 |                             0100
                slv_ack2 |                        000100000 |                             0110
                      rd |                        001000000 |                             0101
                mstr_ack |                        010000000 |                             0111
                    stop |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                     000000000001 |                             0000
                   start |                     000000000010 |                             0001
                    bit0 |                     000000000100 |                             0010
                    bit1 |                     000000001000 |                             0011
                    bit2 |                     000000010000 |                             0100
                    bit3 |                     000000100000 |                             0101
                    bit4 |                     000001000000 |                             0110
                    bit5 |                     000010000000 |                             0111
                    bit6 |                     000100000000 |                             1000
                    bit7 |                     001000000000 |                             1001
                   stop1 |                     010000000000 |                             1010
                   stop2 |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'UART_TRANSMITTER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                    send |                              010 |                               01
                     del |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'time_printer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              000 |                              000
                   route |                              001 |                              001
               set_clock |                              010 |                              010
              read_clock |                              011 |                              011
           output_result |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pmod_real_time_clock'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1357.477 ; gain = 172.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 26    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	  10 Input   56 Bit        Muxes := 1     
	   5 Input   56 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 4     
	   6 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 9     
	   9 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 3     
	  12 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1357.477 ; gain = 172.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1357.477 ; gain = 172.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1357.477 ; gain = 172.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1364.105 ; gain = 179.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1364.105 ; gain = 179.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1364.105 ; gain = 179.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1364.105 ; gain = 179.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1364.105 ; gain = 179.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1364.105 ; gain = 179.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1364.105 ; gain = 179.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    21|
|3     |LUT1   |     8|
|4     |LUT2   |    35|
|5     |LUT3   |    28|
|6     |LUT4   |    48|
|7     |LUT5   |    69|
|8     |LUT6   |    68|
|9     |MUXF7  |     1|
|10    |FDCE   |   114|
|11    |FDPE   |     6|
|12    |FDRE   |   191|
|13    |IBUF   |     3|
|14    |IOBUF  |     2|
|15    |OBUF   |    29|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1364.105 ; gain = 179.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1364.105 ; gain = 74.422
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1364.105 ; gain = 179.480
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1370.926 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1370.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1370.926 ; gain = 186.301
INFO: [Common 17-1381] The checkpoint 'C:/anirudda_internship/practice/rtc_helix/rtc_helix.runs/synth_1/pmod_real_time_clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pmod_real_time_clock_utilization_synth.rpt -pb pmod_real_time_clock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  8 12:11:55 2026...
