5 18 101 5 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (mult2.vcd) 2 -o (mult2.cdd) 2 -v (mult2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 mult2.v 11 35 1
2 1 3d 15 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 13 107000b 1 0 31 0 32 17 0 ffffffff 0 14 0 0
1 b 2 13 107000e 1 0 31 0 32 17 0 ffffffff 0 0 0 0
1 c 3 13 1070011 1 0 31 0 32 17 0 ffffffff 0 0 0 0
4 1 15 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 mult2.v 0 26 1
2 2 0 16 50005 1 1004 0 0 32 48 0 0
2 3 1 16 10001 0 1410 0 0 32 1 a
2 4 37 16 10005 1 16 2 3
2 5 0 17 20002 1 1008 0 0 32 48 5 0
2 6 2c 17 10002 2 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 0 18 c000c 1 1008 0 0 32 48 4 0
2 8 1 18 80008 0 1410 0 0 32 1 b
2 9 37 18 8000c 1 1a 7 8
2 10 0 19 c000c 1 1008 0 0 32 48 5 0
2 11 1 19 80008 0 1410 0 0 32 1 c
2 12 37 19 8000c 1 1a 10 11
2 13 1 20 90009 1 1008 0 0 32 1 c
2 14 1 20 50005 1 1018 0 0 32 1 b
2 15 3 20 50009 1 1218 13 14 32 18 0 ffffffff ffffffeb 14 0 0
2 16 1 20 10001 0 1410 0 0 32 1 a
2 17 37 20 10009 1 3a 15 16
2 18 0 21 20002 1 1008 0 0 32 48 5 0
2 19 2c 21 10002 2 900a 18 0 32 18 0 ffffffff 0 0 0 0
2 20 0 22 100013 1 21000 0 0 1 16 1 1
2 21 0 22 a000b 1 1408 0 0 32 48 a 0
2 22 23 22 8000c 0 1410 0 21 1 18 0 1 0 0 0 0 b
2 23 37 22 80013 1 12 20 22
2 24 1 23 90009 1 1008 0 0 32 1 c
2 25 1 23 50005 1 1000 0 0 32 1 b
2 26 3 23 50009 1 1000 24 25 32 18 0 ffffffff 0 0 0 0
2 27 1 23 10001 0 1410 0 0 32 1 a
2 28 37 23 10009 1 12 26 27
2 29 0 24 20002 1 1008 0 0 32 48 5 0
2 30 2c 24 10002 2 900a 29 0 32 18 0 ffffffff 0 0 0 0
2 31 5a 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
4 4 16 1 11 6 6 4
4 6 17 1 0 9 0 4
4 9 18 8 0 12 12 4
4 12 19 8 0 17 17 4
4 17 20 1 0 19 19 4
4 19 21 1 0 23 0 4
4 23 22 8 0 28 28 4
4 28 23 1 0 30 30 4
4 30 24 1 0 31 0 4
4 31 25 0 0 0 0 4
3 1 main.$u1 "main.$u1" 0 mult2.v 0 33 1
