============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Jun 06 2024  05:49:23 pm
  Module:                 mac
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin B_reg[10]/CK->D
          Group: clk
     Startpoint: (F) W[2]
          Clock: (R) clk
       Endpoint: (R) B_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      33                  
     Required Time:=     967                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     467                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             500             mac.sdc_line_7_6_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  W[2]           -       -      F     (arrival)      4 10.0     0     0     500    (-,-) 
  g5351__1309/ZN -       A2->ZN R     NAND2_X1       2  7.0    21    25     525    (-,-) 
  g5318__9682/ZN -       B->ZN  R     XNOR2_X2       1  4.3    21    41     567    (-,-) 
  g5273__1786/ZN -       A->ZN  R     XNOR2_X2       3  5.6    24    43     609    (-,-) 
  g5245/ZN       -       A->ZN  F     INV_X1         1  1.8     7    10     619    (-,-) 
  g5240__2703/ZN -       A1->ZN R     NAND2_X1       2  3.7    14    19     638    (-,-) 
  g5215__9906/ZN -       A1->ZN F     NAND3_X1       1  2.4    15    21     659    (-,-) 
  g5203__5703/ZN -       A->ZN  F     XNOR2_X1       2  3.5    16    44     703    (-,-) 
  g5186__2391/ZN -       A1->ZN R     NAND2_X1       2  3.9    15    24     727    (-,-) 
  g5185/ZN       -       A->ZN  F     INV_X1         1  6.1     9    16     743    (-,-) 
  g5162__6083/ZN -       A->ZN  R     AOI21_X4       2  6.2    21    38     781    (-,-) 
  g5157__5266/ZN -       B1->ZN F     OAI21_X2       2  4.1    10    18     799    (-,-) 
  g5155/ZN       -       A->ZN  R     INV_X1         1  2.0     8    14     813    (-,-) 
  g5151__5953/ZN -       B1->ZN F     OAI21_X1       3  7.0    18    24     838    (-,-) 
  g5144__7118/ZN -       B1->ZN R     AOI21_X2       2  4.4    24    32     870    (-,-) 
  g5143__2900/ZN -       A1->ZN F     NOR2_X1        2  2.8     9    13     883    (-,-) 
  g5138__1309/ZN -       A1->ZN F     OR3_X1         1  1.8    13    65     948    (-,-) 
  g5132__4547/ZN -       A2->ZN R     NAND2_X1       1  1.4    10    18     967    (-,-) 
  B_reg[10]/D    <<<     -      R     DFFR_X1        1    -     -     0     967    (-,-) 
#----------------------------------------------------------------------------------------

