

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_3'
================================================================
* Date:           Wed Dec  4 20:22:52 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     3.903|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|    16|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|        29|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond2)
	2  / (exitcond2)
5 --> 
	6  / (!exitcond1)
	4  / (exitcond1)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond)
	21  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / (!exitcond & !exitcond_8)
	35  / (exitcond_8) | (exitcond)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	6  / true
35 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%out_d = phi i5 [ 0, %0 ], [ %out_d_2, %.loopexit.loopexit ]"   --->   Operation 37 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]"   --->   Operation 38 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%phi_mul_cast = zext i12 %phi_mul to i13"   --->   Operation 39 'zext' 'phi_mul_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.54ns)   --->   "%next_mul = add i12 %phi_mul, 196"   --->   Operation 40 'add' 'next_mul' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %out_d, -16" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 41 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.78ns)   --->   "%out_d_2 = add i5 %out_d, 1" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 43 'add' 'out_d_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %6, label %.preheader4.preheader" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_10 = zext i5 %out_d to i64" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 45 'zext' 'tmp_10' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_b_2 = getelementptr [16 x i14]* @SeparableConv2D_3_b_s, i64 0, i64 %tmp_10" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 46 'getelementptr' 'SeparableConv2D_3_b_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = trunc i5 %out_d to i4" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 47 'trunc' 'tmp' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.68ns)   --->   "%buffer = load i14* %SeparableConv2D_3_b_2, align 2" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 48 'load' 'buffer' <Predicate = (!exitcond3)> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 49 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_11 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp, i3 0)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 50 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i7 %tmp_11 to i17" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 51 'zext' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (1.68ns)   --->   "%buffer = load i14* %SeparableConv2D_3_b_2, align 2" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 52 'load' 'buffer' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%buffer_cast = sext i14 %buffer to i16" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 53 'sext' 'buffer_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.76ns)   --->   "br label %.preheader4" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 54 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%out_h = phi i4 [ 0, %.preheader4.preheader ], [ %out_h_2, %.preheader4.loopexit ]"   --->   Operation 55 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.30ns)   --->   "%exitcond2 = icmp eq i4 %out_h, -2" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 56 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 57 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.73ns)   --->   "%out_h_2 = add i4 %out_h, 1" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 58 'add' 'out_h_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h, i4 0)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 60 'bitconcatenate' 'p_shl' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl to i9" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 61 'zext' 'p_shl_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 62 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i5 %p_shl1 to i9" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 63 'zext' 'p_shl1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.91ns)   --->   "%tmp_13 = sub i9 %p_shl_cast, %p_shl1_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 64 'sub' 'tmp_13' <Predicate = (!exitcond2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 65 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 66 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%out_w = phi i4 [ %out_w_2, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 67 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.30ns)   --->   "%exitcond1 = icmp eq i4 %out_w, -2" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 68 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 69 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.73ns)   --->   "%out_w_2 = add i4 %out_w, 1" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 70 'add' 'out_w_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader4.loopexit, label %1" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i4 %out_w to i9" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 72 'zext' 'tmp_23_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.82ns)   --->   "%tmp_14 = add i9 %tmp_13, %tmp_23_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 73 'add' 'tmp_14' <Predicate = (!exitcond1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_30_cast = sext i9 %tmp_14 to i25" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 74 'sext' 'tmp_30_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.76ns)   --->   "br label %2" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 75 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 76 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.42>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%in_d = phi i16 [ 0, %1 ], [ %in_d_1_15, %4 ]" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 77 'phi' 'in_d' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.42ns)   --->   "%exitcond = icmp eq i16 %in_d, 8" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 78 'icmp' 'exitcond' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.07>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%buffer1 = phi i16 [ %buffer_cast, %1 ], [ %buffer_2_s, %4 ]" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 79 'phi' 'buffer1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.76ns)   --->   "br i1 %exitcond, label %5, label %3" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 80 'br' <Predicate = true> <Delay = 1.76>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%in_d_1_1 = or i16 %in_d, 1" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 81 'or' 'in_d_1_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_28_1_cast3 = zext i16 %in_d_1_1 to i17" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 82 'zext' 'tmp_28_1_cast3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_28_1_cast = zext i16 %in_d_1_1 to i25" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 83 'zext' 'tmp_28_1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 84 [3/3] (1.05ns) (grouped into DSP with root node tmp_31_1)   --->   "%tmp_29_1 = mul i25 %tmp_28_1_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 84 'mul' 'tmp_29_1' <Predicate = (!exitcond)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 85 [1/1] (2.07ns)   --->   "%tmp_34_1 = add i17 %tmp_19_cast, %tmp_28_1_cast3" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 85 'add' 'tmp_34_1' <Predicate = (!exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.07>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i16 %in_d to i25" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 86 'zext' 'tmp_28_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [3/3] (1.05ns) (grouped into DSP with root node tmp_16)   --->   "%tmp_15 = mul i25 %tmp_28_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 87 'mul' 'tmp_15' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 88 [2/3] (1.05ns) (grouped into DSP with root node tmp_31_1)   --->   "%tmp_29_1 = mul i25 %tmp_28_1_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 88 'mul' 'tmp_29_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_35_1 = zext i17 %tmp_34_1 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 89 'zext' 'tmp_35_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_w_4 = getelementptr [128 x i15]* @SeparableConv2D_3_w_s, i64 0, i64 %tmp_35_1" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 90 'getelementptr' 'SeparableConv2D_3_w_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [2/2] (1.68ns)   --->   "%SeparableConv2D_3_w_5 = load i15* %SeparableConv2D_3_w_4, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 91 'load' 'SeparableConv2D_3_w_5' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%in_d_1_2 = or i16 %in_d, 3" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 92 'or' 'in_d_1_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_28_3_cast3 = zext i16 %in_d_1_2 to i17" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 93 'zext' 'tmp_28_3_cast3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_28_3_cast = zext i16 %in_d_1_2 to i25" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 94 'zext' 'tmp_28_3_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [3/3] (1.05ns) (grouped into DSP with root node tmp_31_3)   --->   "%tmp_29_3 = mul i25 %tmp_28_3_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 95 'mul' 'tmp_29_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 96 [1/1] (2.07ns)   --->   "%tmp_34_3 = add i17 %tmp_19_cast, %tmp_28_3_cast3" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 96 'add' 'tmp_34_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.02>
ST_9 : Operation 97 [2/3] (1.05ns) (grouped into DSP with root node tmp_16)   --->   "%tmp_15 = mul i25 %tmp_28_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 97 'mul' 'tmp_15' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 98 [1/3] (0.00ns) (grouped into DSP with root node tmp_31_1)   --->   "%tmp_29_1 = mul i25 %tmp_28_1_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 98 'mul' 'tmp_29_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 99 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_31_1 = add i25 %tmp_29_1, %tmp_30_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 99 'add' 'tmp_31_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 100 [1/2] (1.68ns)   --->   "%SeparableConv2D_3_w_5 = load i15* %SeparableConv2D_3_w_4, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 100 'load' 'SeparableConv2D_3_w_5' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%in_d_1_s = or i16 %in_d, 2" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 101 'or' 'in_d_1_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_28_2_cast3 = zext i16 %in_d_1_s to i17" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 102 'zext' 'tmp_28_2_cast3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_28_2_cast = zext i16 %in_d_1_s to i25" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 103 'zext' 'tmp_28_2_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [3/3] (1.05ns) (grouped into DSP with root node tmp_31_2)   --->   "%tmp_29_2 = mul i25 %tmp_28_2_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 104 'mul' 'tmp_29_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 105 [1/1] (2.07ns)   --->   "%tmp_34_2 = add i17 %tmp_19_cast, %tmp_28_2_cast3" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 105 'add' 'tmp_34_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [2/3] (1.05ns) (grouped into DSP with root node tmp_31_3)   --->   "%tmp_29_3 = mul i25 %tmp_28_3_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 106 'mul' 'tmp_29_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_35_3 = zext i17 %tmp_34_3 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 107 'zext' 'tmp_35_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_w_8 = getelementptr [128 x i15]* @SeparableConv2D_3_w_s, i64 0, i64 %tmp_35_3" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 108 'getelementptr' 'SeparableConv2D_3_w_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [2/2] (1.68ns)   --->   "%SeparableConv2D_3_w_9 = load i15* %SeparableConv2D_3_w_8, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 109 'load' 'SeparableConv2D_3_w_9' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%in_d_1_4 = or i16 %in_d, 5" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 110 'or' 'in_d_1_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_28_5_cast3 = zext i16 %in_d_1_4 to i17" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 111 'zext' 'tmp_28_5_cast3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_28_5_cast = zext i16 %in_d_1_4 to i25" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 112 'zext' 'tmp_28_5_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [3/3] (1.05ns) (grouped into DSP with root node tmp_31_5)   --->   "%tmp_29_5 = mul i25 %tmp_28_5_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 113 'mul' 'tmp_29_5' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 114 [1/1] (2.07ns)   --->   "%tmp_34_5 = add i17 %tmp_19_cast, %tmp_28_5_cast3" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 114 'add' 'tmp_34_5' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.02>
ST_10 : Operation 115 [1/3] (0.00ns) (grouped into DSP with root node tmp_16)   --->   "%tmp_15 = mul i25 %tmp_28_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 115 'mul' 'tmp_15' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 116 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_16 = add i25 %tmp_15, %tmp_30_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 116 'add' 'tmp_16' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_31_1_cast = sext i25 %tmp_31_1 to i32" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 117 'sext' 'tmp_31_1_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_32_1 = zext i32 %tmp_31_1_cast to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 118 'zext' 'tmp_32_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%input_addr_22 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_1" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 119 'getelementptr' 'input_addr_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [2/2] (1.68ns)   --->   "%input_load_1 = load i16* %input_addr_22, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 120 'load' 'input_load_1' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 121 [2/3] (1.05ns) (grouped into DSP with root node tmp_31_2)   --->   "%tmp_29_2 = mul i25 %tmp_28_2_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 121 'mul' 'tmp_29_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_35_2 = zext i17 %tmp_34_2 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 122 'zext' 'tmp_35_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_w_6 = getelementptr [128 x i15]* @SeparableConv2D_3_w_s, i64 0, i64 %tmp_35_2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 123 'getelementptr' 'SeparableConv2D_3_w_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [2/2] (1.68ns)   --->   "%SeparableConv2D_3_w_7 = load i15* %SeparableConv2D_3_w_6, align 4" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 124 'load' 'SeparableConv2D_3_w_7' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_10 : Operation 125 [1/3] (0.00ns) (grouped into DSP with root node tmp_31_3)   --->   "%tmp_29_3 = mul i25 %tmp_28_3_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 125 'mul' 'tmp_29_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 126 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_31_3 = add i25 %tmp_29_3, %tmp_30_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 126 'add' 'tmp_31_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 127 [1/2] (1.68ns)   --->   "%SeparableConv2D_3_w_9 = load i15* %SeparableConv2D_3_w_8, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 127 'load' 'SeparableConv2D_3_w_9' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%in_d_1_3 = or i16 %in_d, 4" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 128 'or' 'in_d_1_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_28_4_cast3 = zext i16 %in_d_1_3 to i17" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 129 'zext' 'tmp_28_4_cast3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_28_4_cast = zext i16 %in_d_1_3 to i25" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 130 'zext' 'tmp_28_4_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [3/3] (1.05ns) (grouped into DSP with root node tmp_31_4)   --->   "%tmp_29_4 = mul i25 %tmp_28_4_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 131 'mul' 'tmp_29_4' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 132 [1/1] (2.07ns)   --->   "%tmp_34_4 = add i17 %tmp_19_cast, %tmp_28_4_cast3" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 132 'add' 'tmp_34_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [2/3] (1.05ns) (grouped into DSP with root node tmp_31_5)   --->   "%tmp_29_5 = mul i25 %tmp_28_5_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 133 'mul' 'tmp_29_5' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_35_5 = zext i17 %tmp_34_5 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 134 'zext' 'tmp_35_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_w_12 = getelementptr [128 x i15]* @SeparableConv2D_3_w_s, i64 0, i64 %tmp_35_5" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 135 'getelementptr' 'SeparableConv2D_3_w_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [2/2] (1.68ns)   --->   "%SeparableConv2D_3_w_13 = load i15* %SeparableConv2D_3_w_12, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 136 'load' 'SeparableConv2D_3_w_13' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%in_d_1_6 = or i16 %in_d, 7" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 137 'or' 'in_d_1_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_28_7_cast3 = zext i16 %in_d_1_6 to i17" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 138 'zext' 'tmp_28_7_cast3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_28_7_cast = zext i16 %in_d_1_6 to i25" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 139 'zext' 'tmp_28_7_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [3/3] (1.05ns) (grouped into DSP with root node tmp_31_7)   --->   "%tmp_29_7 = mul i25 %tmp_28_7_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 140 'mul' 'tmp_29_7' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 141 [1/1] (2.07ns)   --->   "%tmp_34_7 = add i17 %tmp_19_cast, %tmp_28_7_cast3" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 141 'add' 'tmp_34_7' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.02>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_31_cast = sext i25 %tmp_16 to i32" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 142 'sext' 'tmp_31_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_17 = zext i32 %tmp_31_cast to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 143 'zext' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_17" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 144 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [2/2] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 145 'load' 'input_load' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 146 [1/2] (1.68ns)   --->   "%input_load_1 = load i16* %input_addr_22, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 146 'load' 'input_load_1' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 147 [1/3] (0.00ns) (grouped into DSP with root node tmp_31_2)   --->   "%tmp_29_2 = mul i25 %tmp_28_2_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 147 'mul' 'tmp_29_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 148 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_31_2 = add i25 %tmp_29_2, %tmp_30_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 148 'add' 'tmp_31_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 149 [1/2] (1.68ns)   --->   "%SeparableConv2D_3_w_7 = load i15* %SeparableConv2D_3_w_6, align 4" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 149 'load' 'SeparableConv2D_3_w_7' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_31_3_cast = sext i25 %tmp_31_3 to i32" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 150 'sext' 'tmp_31_3_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_32_3 = zext i32 %tmp_31_3_cast to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 151 'zext' 'tmp_32_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%input_addr_24 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_3" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 152 'getelementptr' 'input_addr_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [2/2] (1.68ns)   --->   "%input_load_3 = load i16* %input_addr_24, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 153 'load' 'input_load_3' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 154 [2/3] (1.05ns) (grouped into DSP with root node tmp_31_4)   --->   "%tmp_29_4 = mul i25 %tmp_28_4_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 154 'mul' 'tmp_29_4' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_35_4 = zext i17 %tmp_34_4 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 155 'zext' 'tmp_35_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_w_10 = getelementptr [128 x i15]* @SeparableConv2D_3_w_s, i64 0, i64 %tmp_35_4" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 156 'getelementptr' 'SeparableConv2D_3_w_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [2/2] (1.68ns)   --->   "%SeparableConv2D_3_w_11 = load i15* %SeparableConv2D_3_w_10, align 8" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 157 'load' 'SeparableConv2D_3_w_11' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_11 : Operation 158 [1/3] (0.00ns) (grouped into DSP with root node tmp_31_5)   --->   "%tmp_29_5 = mul i25 %tmp_28_5_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 158 'mul' 'tmp_29_5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 159 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_31_5 = add i25 %tmp_29_5, %tmp_30_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 159 'add' 'tmp_31_5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 160 [1/2] (1.68ns)   --->   "%SeparableConv2D_3_w_13 = load i15* %SeparableConv2D_3_w_12, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 160 'load' 'SeparableConv2D_3_w_13' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%in_d_1_5 = or i16 %in_d, 6" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 161 'or' 'in_d_1_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_28_6_cast3 = zext i16 %in_d_1_5 to i17" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 162 'zext' 'tmp_28_6_cast3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_28_6_cast = zext i16 %in_d_1_5 to i25" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 163 'zext' 'tmp_28_6_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [3/3] (1.05ns) (grouped into DSP with root node tmp_31_6)   --->   "%tmp_29_6 = mul i25 %tmp_28_6_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 164 'mul' 'tmp_29_6' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 165 [1/1] (2.07ns)   --->   "%tmp_34_6 = add i17 %tmp_19_cast, %tmp_28_6_cast3" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 165 'add' 'tmp_34_6' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [2/3] (1.05ns) (grouped into DSP with root node tmp_31_7)   --->   "%tmp_29_7 = mul i25 %tmp_28_7_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 166 'mul' 'tmp_29_7' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_35_7 = zext i17 %tmp_34_7 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 167 'zext' 'tmp_35_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_w_16 = getelementptr [128 x i15]* @SeparableConv2D_3_w_s, i64 0, i64 %tmp_35_7" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 168 'getelementptr' 'SeparableConv2D_3_w_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [2/2] (1.68ns)   --->   "%SeparableConv2D_3_w_17 = load i15* %SeparableConv2D_3_w_16, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 169 'load' 'SeparableConv2D_3_w_17' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>

State 12 <SV = 11> <Delay = 3.89>
ST_12 : Operation 170 [1/2] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 170 'load' 'input_load' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_33_1_cast = sext i16 %input_load_1 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 171 'sext' 'tmp_33_1_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_36_1_cast = sext i15 %SeparableConv2D_3_w_5 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 172 'sext' 'tmp_36_1_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_1 = mul i30 %tmp_33_1_cast, %tmp_36_1_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 173 'mul' 'tmp_37_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_31_2_cast = sext i25 %tmp_31_2 to i32" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 174 'sext' 'tmp_31_2_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_32_2 = zext i32 %tmp_31_2_cast to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 175 'zext' 'tmp_32_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%input_addr_23 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 176 'getelementptr' 'input_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [2/2] (1.68ns)   --->   "%input_load_2 = load i16* %input_addr_23, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 177 'load' 'input_load_2' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 178 [1/2] (1.68ns)   --->   "%input_load_3 = load i16* %input_addr_24, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 178 'load' 'input_load_3' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 179 [1/3] (0.00ns) (grouped into DSP with root node tmp_31_4)   --->   "%tmp_29_4 = mul i25 %tmp_28_4_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 179 'mul' 'tmp_29_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 180 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_31_4 = add i25 %tmp_29_4, %tmp_30_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 180 'add' 'tmp_31_4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 181 [1/2] (1.68ns)   --->   "%SeparableConv2D_3_w_11 = load i15* %SeparableConv2D_3_w_10, align 8" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 181 'load' 'SeparableConv2D_3_w_11' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_31_5_cast = sext i25 %tmp_31_5 to i32" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 182 'sext' 'tmp_31_5_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_32_5 = zext i32 %tmp_31_5_cast to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 183 'zext' 'tmp_32_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%input_addr_26 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_5" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 184 'getelementptr' 'input_addr_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [2/2] (1.68ns)   --->   "%input_load_5 = load i16* %input_addr_26, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 185 'load' 'input_load_5' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 186 [2/3] (1.05ns) (grouped into DSP with root node tmp_31_6)   --->   "%tmp_29_6 = mul i25 %tmp_28_6_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 186 'mul' 'tmp_29_6' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_35_6 = zext i17 %tmp_34_6 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 187 'zext' 'tmp_35_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_w_14 = getelementptr [128 x i15]* @SeparableConv2D_3_w_s, i64 0, i64 %tmp_35_6" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 188 'getelementptr' 'SeparableConv2D_3_w_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 189 [2/2] (1.68ns)   --->   "%SeparableConv2D_3_w_15 = load i15* %SeparableConv2D_3_w_14, align 4" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 189 'load' 'SeparableConv2D_3_w_15' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_12 : Operation 190 [1/3] (0.00ns) (grouped into DSP with root node tmp_31_7)   --->   "%tmp_29_7 = mul i25 %tmp_28_7_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 190 'mul' 'tmp_29_7' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 191 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_31_7 = add i25 %tmp_29_7, %tmp_30_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 191 'add' 'tmp_31_7' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 192 [1/2] (1.68ns)   --->   "%SeparableConv2D_3_w_17 = load i15* %SeparableConv2D_3_w_16, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 192 'load' 'SeparableConv2D_3_w_17' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>

State 13 <SV = 12> <Delay = 3.89>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_28_cast3 = zext i16 %in_d to i17" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 193 'zext' 'tmp_28_cast3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (2.07ns)   --->   "%tmp_18 = add i17 %tmp_19_cast, %tmp_28_cast3" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 194 'add' 'tmp_18' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_1 = mul i30 %tmp_33_1_cast, %tmp_36_1_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 195 'mul' 'tmp_37_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 196 [1/2] (1.68ns)   --->   "%input_load_2 = load i16* %input_addr_23, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 196 'load' 'input_load_2' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_33_3_cast = sext i16 %input_load_3 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 197 'sext' 'tmp_33_3_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_36_3_cast = sext i15 %SeparableConv2D_3_w_9 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 198 'sext' 'tmp_36_3_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_3 = mul i30 %tmp_33_3_cast, %tmp_36_3_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 199 'mul' 'tmp_37_3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_31_4_cast = sext i25 %tmp_31_4 to i32" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 200 'sext' 'tmp_31_4_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_32_4 = zext i32 %tmp_31_4_cast to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 201 'zext' 'tmp_32_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%input_addr_25 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_4" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 202 'getelementptr' 'input_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [2/2] (1.68ns)   --->   "%input_load_4 = load i16* %input_addr_25, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 203 'load' 'input_load_4' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 204 [1/2] (1.68ns)   --->   "%input_load_5 = load i16* %input_addr_26, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 204 'load' 'input_load_5' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 205 [1/3] (0.00ns) (grouped into DSP with root node tmp_31_6)   --->   "%tmp_29_6 = mul i25 %tmp_28_6_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 205 'mul' 'tmp_29_6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 206 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_31_6 = add i25 %tmp_29_6, %tmp_30_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 206 'add' 'tmp_31_6' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 207 [1/2] (1.68ns)   --->   "%SeparableConv2D_3_w_15 = load i15* %SeparableConv2D_3_w_14, align 4" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 207 'load' 'SeparableConv2D_3_w_15' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_31_7_cast = sext i25 %tmp_31_7 to i32" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 208 'sext' 'tmp_31_7_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_32_7 = zext i32 %tmp_31_7_cast to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 209 'zext' 'tmp_32_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%input_addr_28 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_7" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 210 'getelementptr' 'input_addr_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 211 [2/2] (1.68ns)   --->   "%input_load_7 = load i16* %input_addr_28, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 211 'load' 'input_load_7' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 14 <SV = 13> <Delay = 3.89>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_19 = zext i17 %tmp_18 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 212 'zext' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_w_2 = getelementptr [128 x i15]* @SeparableConv2D_3_w_s, i64 0, i64 %tmp_19" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 213 'getelementptr' 'SeparableConv2D_3_w_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 214 [2/2] (1.68ns)   --->   "%SeparableConv2D_3_w_3 = load i15* %SeparableConv2D_3_w_2, align 16" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 214 'load' 'SeparableConv2D_3_w_3' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_14 : Operation 215 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_1 = mul i30 %tmp_33_1_cast, %tmp_36_1_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 215 'mul' 'tmp_37_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_33_2_cast = sext i16 %input_load_2 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 216 'sext' 'tmp_33_2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_36_2_cast = sext i15 %SeparableConv2D_3_w_7 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 217 'sext' 'tmp_36_2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 218 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_2 = mul i30 %tmp_33_2_cast, %tmp_36_2_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 218 'mul' 'tmp_37_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 219 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_3 = mul i30 %tmp_33_3_cast, %tmp_36_3_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 219 'mul' 'tmp_37_3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 220 [1/2] (1.68ns)   --->   "%input_load_4 = load i16* %input_addr_25, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 220 'load' 'input_load_4' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_33_5_cast = sext i16 %input_load_5 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 221 'sext' 'tmp_33_5_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_36_5_cast = sext i15 %SeparableConv2D_3_w_13 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 222 'sext' 'tmp_36_5_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 223 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_5 = mul i30 %tmp_33_5_cast, %tmp_36_5_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 223 'mul' 'tmp_37_5' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_31_6_cast = sext i25 %tmp_31_6 to i32" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 224 'sext' 'tmp_31_6_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_32_6 = zext i32 %tmp_31_6_cast to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 225 'zext' 'tmp_32_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%input_addr_27 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_6" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 226 'getelementptr' 'input_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 227 [2/2] (1.68ns)   --->   "%input_load_6 = load i16* %input_addr_27, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 227 'load' 'input_load_6' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_14 : Operation 228 [1/2] (1.68ns)   --->   "%input_load_7 = load i16* %input_addr_28, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 228 'load' 'input_load_7' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 15 <SV = 14> <Delay = 3.89>
ST_15 : Operation 229 [1/2] (1.68ns)   --->   "%SeparableConv2D_3_w_3 = load i15* %SeparableConv2D_3_w_2, align 16" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 229 'load' 'SeparableConv2D_3_w_3' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_39_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_1, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 230 'partselect' 'tmp_39_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_2 = mul i30 %tmp_33_2_cast, %tmp_36_2_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 231 'mul' 'tmp_37_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 232 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_3 = mul i30 %tmp_33_3_cast, %tmp_36_3_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 232 'mul' 'tmp_37_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_33_4_cast = sext i16 %input_load_4 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 233 'sext' 'tmp_33_4_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_36_4_cast = sext i15 %SeparableConv2D_3_w_11 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 234 'sext' 'tmp_36_4_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 235 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_4 = mul i30 %tmp_33_4_cast, %tmp_36_4_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 235 'mul' 'tmp_37_4' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 236 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_5 = mul i30 %tmp_33_5_cast, %tmp_36_5_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 236 'mul' 'tmp_37_5' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 237 [1/2] (1.68ns)   --->   "%input_load_6 = load i16* %input_addr_27, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 237 'load' 'input_load_6' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_33_7_cast = sext i16 %input_load_7 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 238 'sext' 'tmp_33_7_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_36_7_cast = sext i15 %SeparableConv2D_3_w_17 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 239 'sext' 'tmp_36_7_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 240 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_7 = mul i30 %tmp_33_7_cast, %tmp_36_7_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 240 'mul' 'tmp_37_7' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 3.89>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_33_cast = sext i16 %input_load to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 241 'sext' 'tmp_33_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_36_cast = sext i15 %SeparableConv2D_3_w_3 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 242 'sext' 'tmp_36_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 243 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_20 = mul i30 %tmp_33_cast, %tmp_36_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 243 'mul' 'tmp_20' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 244 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_2 = mul i30 %tmp_33_2_cast, %tmp_36_2_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 244 'mul' 'tmp_37_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_39_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_3, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 245 'partselect' 'tmp_39_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 246 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_4 = mul i30 %tmp_33_4_cast, %tmp_36_4_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 246 'mul' 'tmp_37_4' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 247 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_5 = mul i30 %tmp_33_5_cast, %tmp_36_5_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 247 'mul' 'tmp_37_5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_33_6_cast = sext i16 %input_load_6 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 248 'sext' 'tmp_33_6_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_36_6_cast = sext i15 %SeparableConv2D_3_w_15 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 249 'sext' 'tmp_36_6_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 250 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_6 = mul i30 %tmp_33_6_cast, %tmp_36_6_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 250 'mul' 'tmp_37_6' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 251 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_7 = mul i30 %tmp_33_7_cast, %tmp_36_7_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 251 'mul' 'tmp_37_7' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 3.89>
ST_17 : Operation 252 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_20 = mul i30 %tmp_33_cast, %tmp_36_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 252 'mul' 'tmp_20' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_39_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_2, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 253 'partselect' 'tmp_39_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 254 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_4 = mul i30 %tmp_33_4_cast, %tmp_36_4_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 254 'mul' 'tmp_37_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_39_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_5, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 255 'partselect' 'tmp_39_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 256 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_6 = mul i30 %tmp_33_6_cast, %tmp_36_6_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 256 'mul' 'tmp_37_6' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 257 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_7 = mul i30 %tmp_33_7_cast, %tmp_36_7_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 257 'mul' 'tmp_37_7' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 3.90>
ST_18 : Operation 258 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_20 = mul i30 %tmp_33_cast, %tmp_36_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 258 'mul' 'tmp_20' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_39_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_4, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 259 'partselect' 'tmp_39_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 260 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_6 = mul i30 %tmp_33_6_cast, %tmp_36_6_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 260 'mul' 'tmp_37_6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_39_7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_7, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 261 'partselect' 'tmp_39_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 262 [1/1] (2.07ns)   --->   "%tmp8 = add i16 %tmp_39_4, %tmp_39_3" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 262 'add' 'tmp8' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp12 = add i16 %tmp_39_1, %tmp_39_7" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 263 'add' 'tmp12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 264 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp11 = add i16 %tmp12, %tmp_39_2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 264 'add' 'tmp11' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 3.90>
ST_19 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_21 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_20, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 265 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_39_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_6, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 266 'partselect' 'tmp_39_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 267 [1/1] (2.07ns)   --->   "%tmp7 = add i16 %tmp_39_5, %tmp_39_6" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 267 'add' 'tmp7' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i16 %tmp_21, %buffer1" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 268 'add' 'tmp10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 269 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp9 = add i16 %tmp11, %tmp10" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 269 'add' 'tmp9' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 3.90>
ST_20 : Operation 270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i16 %tmp8, %tmp7" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 270 'add' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 271 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%buffer_2_7 = add i16 %tmp9, %tmp6" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 271 'add' 'buffer_2_7' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "%in_d_1_7 = or i16 %in_d, 8" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 272 'or' 'in_d_1_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 273 [1/1] (2.42ns)   --->   "%exitcond_8 = icmp eq i16 %in_d_1_7, 8" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 273 'icmp' 'exitcond_8' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.07>
ST_21 : Operation 274 [1/1] (1.76ns)   --->   "br i1 %exitcond_8, label %5, label %4" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 274 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_21 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_28_8_cast3 = zext i16 %in_d_1_7 to i17" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 275 'zext' 'tmp_28_8_cast3' <Predicate = (!exitcond & !exitcond_8)> <Delay = 0.00>
ST_21 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_28_8_cast = zext i16 %in_d_1_7 to i25" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 276 'zext' 'tmp_28_8_cast' <Predicate = (!exitcond & !exitcond_8)> <Delay = 0.00>
ST_21 : Operation 277 [3/3] (1.05ns) (grouped into DSP with root node tmp_31_8)   --->   "%tmp_29_8 = mul i25 %tmp_28_8_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 277 'mul' 'tmp_29_8' <Predicate = (!exitcond & !exitcond_8)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 278 [1/1] (2.07ns)   --->   "%tmp_34_8 = add i17 %tmp_19_cast, %tmp_28_8_cast3" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 278 'add' 'tmp_34_8' <Predicate = (!exitcond & !exitcond_8)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 279 [1/1] (0.00ns)   --->   "%in_d_1_8 = or i16 %in_d, 9" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 279 'or' 'in_d_1_8' <Predicate = (!exitcond & !exitcond_8)> <Delay = 0.00>
ST_21 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_28_9_cast3 = zext i16 %in_d_1_8 to i17" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 280 'zext' 'tmp_28_9_cast3' <Predicate = (!exitcond & !exitcond_8)> <Delay = 0.00>
ST_21 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_28_9_cast = zext i16 %in_d_1_8 to i25" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 281 'zext' 'tmp_28_9_cast' <Predicate = (!exitcond & !exitcond_8)> <Delay = 0.00>
ST_21 : Operation 282 [3/3] (1.05ns) (grouped into DSP with root node tmp_31_9)   --->   "%tmp_29_9 = mul i25 %tmp_28_9_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 282 'mul' 'tmp_29_9' <Predicate = (!exitcond & !exitcond_8)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 283 [1/1] (2.07ns)   --->   "%tmp_34_9 = add i17 %tmp_19_cast, %tmp_28_9_cast3" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 283 'add' 'tmp_34_9' <Predicate = (!exitcond & !exitcond_8)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 284 [1/1] (0.00ns)   --->   "%tmp20_cast = sext i9 %tmp_14 to i13" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 284 'sext' 'tmp20_cast' <Predicate = (exitcond_8) | (exitcond)> <Delay = 0.00>
ST_21 : Operation 285 [1/1] (1.54ns)   --->   "%tmp_23 = add i13 %tmp20_cast, %phi_mul_cast" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 285 'add' 'tmp_23' <Predicate = (exitcond_8) | (exitcond)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.07>
ST_22 : Operation 286 [2/3] (1.05ns) (grouped into DSP with root node tmp_31_8)   --->   "%tmp_29_8 = mul i25 %tmp_28_8_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 286 'mul' 'tmp_29_8' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_35_8 = zext i17 %tmp_34_8 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 287 'zext' 'tmp_35_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 288 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_w_18 = getelementptr [128 x i15]* @SeparableConv2D_3_w_s, i64 0, i64 %tmp_35_8" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 288 'getelementptr' 'SeparableConv2D_3_w_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 289 [2/2] (1.68ns)   --->   "%SeparableConv2D_3_w_19 = load i15* %SeparableConv2D_3_w_18, align 16" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 289 'load' 'SeparableConv2D_3_w_19' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_22 : Operation 290 [2/3] (1.05ns) (grouped into DSP with root node tmp_31_9)   --->   "%tmp_29_9 = mul i25 %tmp_28_9_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 290 'mul' 'tmp_29_9' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_35_9 = zext i17 %tmp_34_9 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 291 'zext' 'tmp_35_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 292 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_w_20 = getelementptr [128 x i15]* @SeparableConv2D_3_w_s, i64 0, i64 %tmp_35_9" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 292 'getelementptr' 'SeparableConv2D_3_w_20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 293 [2/2] (1.68ns)   --->   "%SeparableConv2D_3_w_21 = load i15* %SeparableConv2D_3_w_20, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 293 'load' 'SeparableConv2D_3_w_21' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_22 : Operation 294 [1/1] (0.00ns)   --->   "%in_d_1_9 = or i16 %in_d, 10" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 294 'or' 'in_d_1_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_28_10_cast3 = zext i16 %in_d_1_9 to i17" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 295 'zext' 'tmp_28_10_cast3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_28_10_cast = zext i16 %in_d_1_9 to i25" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 296 'zext' 'tmp_28_10_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 297 [3/3] (1.05ns) (grouped into DSP with root node tmp_31_10)   --->   "%tmp_29_10 = mul i25 %tmp_28_10_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 297 'mul' 'tmp_29_10' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 298 [1/1] (2.07ns)   --->   "%tmp_34_10 = add i17 %tmp_19_cast, %tmp_28_10_cast3" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 298 'add' 'tmp_34_10' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 299 [1/1] (0.00ns)   --->   "%in_d_1_10 = or i16 %in_d, 11" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 299 'or' 'in_d_1_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_28_11_cast3 = zext i16 %in_d_1_10 to i17" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 300 'zext' 'tmp_28_11_cast3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_28_11_cast = zext i16 %in_d_1_10 to i25" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 301 'zext' 'tmp_28_11_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 302 [3/3] (1.05ns) (grouped into DSP with root node tmp_31_11)   --->   "%tmp_29_11 = mul i25 %tmp_28_11_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 302 'mul' 'tmp_29_11' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 303 [1/1] (2.07ns)   --->   "%tmp_34_11 = add i17 %tmp_19_cast, %tmp_28_11_cast3" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 303 'add' 'tmp_34_11' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.02>
ST_23 : Operation 304 [1/3] (0.00ns) (grouped into DSP with root node tmp_31_8)   --->   "%tmp_29_8 = mul i25 %tmp_28_8_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 304 'mul' 'tmp_29_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 305 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_31_8 = add i25 %tmp_29_8, %tmp_30_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 305 'add' 'tmp_31_8' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 306 [1/2] (1.68ns)   --->   "%SeparableConv2D_3_w_19 = load i15* %SeparableConv2D_3_w_18, align 16" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 306 'load' 'SeparableConv2D_3_w_19' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_23 : Operation 307 [1/3] (0.00ns) (grouped into DSP with root node tmp_31_9)   --->   "%tmp_29_9 = mul i25 %tmp_28_9_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 307 'mul' 'tmp_29_9' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 308 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_31_9 = add i25 %tmp_29_9, %tmp_30_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 308 'add' 'tmp_31_9' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 309 [1/2] (1.68ns)   --->   "%SeparableConv2D_3_w_21 = load i15* %SeparableConv2D_3_w_20, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 309 'load' 'SeparableConv2D_3_w_21' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_23 : Operation 310 [2/3] (1.05ns) (grouped into DSP with root node tmp_31_10)   --->   "%tmp_29_10 = mul i25 %tmp_28_10_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 310 'mul' 'tmp_29_10' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_35_10 = zext i17 %tmp_34_10 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 311 'zext' 'tmp_35_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 312 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_w_22 = getelementptr [128 x i15]* @SeparableConv2D_3_w_s, i64 0, i64 %tmp_35_10" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 312 'getelementptr' 'SeparableConv2D_3_w_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 313 [2/2] (1.68ns)   --->   "%SeparableConv2D_3_w_23 = load i15* %SeparableConv2D_3_w_22, align 4" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 313 'load' 'SeparableConv2D_3_w_23' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_23 : Operation 314 [2/3] (1.05ns) (grouped into DSP with root node tmp_31_11)   --->   "%tmp_29_11 = mul i25 %tmp_28_11_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 314 'mul' 'tmp_29_11' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_35_11 = zext i17 %tmp_34_11 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 315 'zext' 'tmp_35_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 316 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_w_24 = getelementptr [128 x i15]* @SeparableConv2D_3_w_s, i64 0, i64 %tmp_35_11" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 316 'getelementptr' 'SeparableConv2D_3_w_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 317 [2/2] (1.68ns)   --->   "%SeparableConv2D_3_w_25 = load i15* %SeparableConv2D_3_w_24, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 317 'load' 'SeparableConv2D_3_w_25' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_23 : Operation 318 [1/1] (0.00ns)   --->   "%in_d_1_11 = or i16 %in_d, 12" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 318 'or' 'in_d_1_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_28_12_cast3 = zext i16 %in_d_1_11 to i17" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 319 'zext' 'tmp_28_12_cast3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_28_12_cast = zext i16 %in_d_1_11 to i25" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 320 'zext' 'tmp_28_12_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 321 [3/3] (1.05ns) (grouped into DSP with root node tmp_31_12)   --->   "%tmp_29_12 = mul i25 %tmp_28_12_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 321 'mul' 'tmp_29_12' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 322 [1/1] (2.07ns)   --->   "%tmp_34_12 = add i17 %tmp_19_cast, %tmp_28_12_cast3" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 322 'add' 'tmp_34_12' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 323 [1/1] (0.00ns)   --->   "%in_d_1_12 = or i16 %in_d, 13" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 323 'or' 'in_d_1_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_28_13_cast3 = zext i16 %in_d_1_12 to i17" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 324 'zext' 'tmp_28_13_cast3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_28_13_cast = zext i16 %in_d_1_12 to i25" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 325 'zext' 'tmp_28_13_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 326 [3/3] (1.05ns) (grouped into DSP with root node tmp_31_13)   --->   "%tmp_29_13 = mul i25 %tmp_28_13_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 326 'mul' 'tmp_29_13' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 327 [1/1] (2.07ns)   --->   "%tmp_34_13 = add i17 %tmp_19_cast, %tmp_28_13_cast3" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 327 'add' 'tmp_34_13' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.02>
ST_24 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_31_8_cast = sext i25 %tmp_31_8 to i32" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 328 'sext' 'tmp_31_8_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_32_8 = zext i32 %tmp_31_8_cast to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 329 'zext' 'tmp_32_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 330 [1/1] (0.00ns)   --->   "%input_addr_29 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_8" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 330 'getelementptr' 'input_addr_29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 331 [2/2] (1.68ns)   --->   "%input_load_8 = load i16* %input_addr_29, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 331 'load' 'input_load_8' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_24 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_31_9_cast = sext i25 %tmp_31_9 to i32" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 332 'sext' 'tmp_31_9_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_32_9 = zext i32 %tmp_31_9_cast to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 333 'zext' 'tmp_32_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 334 [1/1] (0.00ns)   --->   "%input_addr_30 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_9" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 334 'getelementptr' 'input_addr_30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 335 [2/2] (1.68ns)   --->   "%input_load_9 = load i16* %input_addr_30, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 335 'load' 'input_load_9' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_24 : Operation 336 [1/3] (0.00ns) (grouped into DSP with root node tmp_31_10)   --->   "%tmp_29_10 = mul i25 %tmp_28_10_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 336 'mul' 'tmp_29_10' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 337 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_31_10 = add i25 %tmp_29_10, %tmp_30_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 337 'add' 'tmp_31_10' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 338 [1/2] (1.68ns)   --->   "%SeparableConv2D_3_w_23 = load i15* %SeparableConv2D_3_w_22, align 4" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 338 'load' 'SeparableConv2D_3_w_23' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_24 : Operation 339 [1/3] (0.00ns) (grouped into DSP with root node tmp_31_11)   --->   "%tmp_29_11 = mul i25 %tmp_28_11_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 339 'mul' 'tmp_29_11' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 340 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_31_11 = add i25 %tmp_29_11, %tmp_30_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 340 'add' 'tmp_31_11' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 341 [1/2] (1.68ns)   --->   "%SeparableConv2D_3_w_25 = load i15* %SeparableConv2D_3_w_24, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 341 'load' 'SeparableConv2D_3_w_25' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_24 : Operation 342 [2/3] (1.05ns) (grouped into DSP with root node tmp_31_12)   --->   "%tmp_29_12 = mul i25 %tmp_28_12_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 342 'mul' 'tmp_29_12' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_35_12 = zext i17 %tmp_34_12 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 343 'zext' 'tmp_35_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 344 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_w_26 = getelementptr [128 x i15]* @SeparableConv2D_3_w_s, i64 0, i64 %tmp_35_12" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 344 'getelementptr' 'SeparableConv2D_3_w_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 345 [2/2] (1.68ns)   --->   "%SeparableConv2D_3_w_27 = load i15* %SeparableConv2D_3_w_26, align 8" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 345 'load' 'SeparableConv2D_3_w_27' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_24 : Operation 346 [2/3] (1.05ns) (grouped into DSP with root node tmp_31_13)   --->   "%tmp_29_13 = mul i25 %tmp_28_13_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 346 'mul' 'tmp_29_13' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_35_13 = zext i17 %tmp_34_13 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 347 'zext' 'tmp_35_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 348 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_w_28 = getelementptr [128 x i15]* @SeparableConv2D_3_w_s, i64 0, i64 %tmp_35_13" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 348 'getelementptr' 'SeparableConv2D_3_w_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 349 [2/2] (1.68ns)   --->   "%SeparableConv2D_3_w_29 = load i15* %SeparableConv2D_3_w_28, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 349 'load' 'SeparableConv2D_3_w_29' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_24 : Operation 350 [1/1] (0.00ns)   --->   "%in_d_1_13 = or i16 %in_d, 14" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 350 'or' 'in_d_1_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_28_14_cast3 = zext i16 %in_d_1_13 to i17" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 351 'zext' 'tmp_28_14_cast3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_28_14_cast = zext i16 %in_d_1_13 to i25" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 352 'zext' 'tmp_28_14_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 353 [3/3] (1.05ns) (grouped into DSP with root node tmp_31_14)   --->   "%tmp_29_14 = mul i25 %tmp_28_14_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 353 'mul' 'tmp_29_14' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 354 [1/1] (2.07ns)   --->   "%tmp_34_14 = add i17 %tmp_19_cast, %tmp_28_14_cast3" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 354 'add' 'tmp_34_14' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 355 [1/1] (0.00ns)   --->   "%in_d_1_14 = or i16 %in_d, 15" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 355 'or' 'in_d_1_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_28_cast3_27 = zext i16 %in_d_1_14 to i17" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 356 'zext' 'tmp_28_cast3_27' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_28_cast_28 = zext i16 %in_d_1_14 to i25" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 357 'zext' 'tmp_28_cast_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 358 [3/3] (1.05ns) (grouped into DSP with root node tmp_31_s)   --->   "%tmp_29_s = mul i25 %tmp_28_cast_28, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 358 'mul' 'tmp_29_s' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 359 [1/1] (2.07ns)   --->   "%tmp_34_s = add i17 %tmp_19_cast, %tmp_28_cast3_27" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 359 'add' 'tmp_34_s' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 360 [1/1] (2.07ns)   --->   "%in_d_1_15 = add i16 %in_d, 16" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 360 'add' 'in_d_1_15' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.02>
ST_25 : Operation 361 [1/2] (1.68ns)   --->   "%input_load_8 = load i16* %input_addr_29, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 361 'load' 'input_load_8' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_25 : Operation 362 [1/2] (1.68ns)   --->   "%input_load_9 = load i16* %input_addr_30, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 362 'load' 'input_load_9' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_25 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_31_10_cast = sext i25 %tmp_31_10 to i32" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 363 'sext' 'tmp_31_10_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_32_10 = zext i32 %tmp_31_10_cast to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 364 'zext' 'tmp_32_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 365 [1/1] (0.00ns)   --->   "%input_addr_31 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_10" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 365 'getelementptr' 'input_addr_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 366 [2/2] (1.68ns)   --->   "%input_load_10 = load i16* %input_addr_31, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 366 'load' 'input_load_10' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_25 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_31_11_cast = sext i25 %tmp_31_11 to i32" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 367 'sext' 'tmp_31_11_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_32_11 = zext i32 %tmp_31_11_cast to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 368 'zext' 'tmp_32_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 369 [1/1] (0.00ns)   --->   "%input_addr_32 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_11" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 369 'getelementptr' 'input_addr_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 370 [2/2] (1.68ns)   --->   "%input_load_11 = load i16* %input_addr_32, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 370 'load' 'input_load_11' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_25 : Operation 371 [1/3] (0.00ns) (grouped into DSP with root node tmp_31_12)   --->   "%tmp_29_12 = mul i25 %tmp_28_12_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 371 'mul' 'tmp_29_12' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 372 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_31_12 = add i25 %tmp_29_12, %tmp_30_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 372 'add' 'tmp_31_12' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 373 [1/2] (1.68ns)   --->   "%SeparableConv2D_3_w_27 = load i15* %SeparableConv2D_3_w_26, align 8" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 373 'load' 'SeparableConv2D_3_w_27' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_25 : Operation 374 [1/3] (0.00ns) (grouped into DSP with root node tmp_31_13)   --->   "%tmp_29_13 = mul i25 %tmp_28_13_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 374 'mul' 'tmp_29_13' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 375 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_31_13 = add i25 %tmp_29_13, %tmp_30_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 375 'add' 'tmp_31_13' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 376 [1/2] (1.68ns)   --->   "%SeparableConv2D_3_w_29 = load i15* %SeparableConv2D_3_w_28, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 376 'load' 'SeparableConv2D_3_w_29' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_25 : Operation 377 [2/3] (1.05ns) (grouped into DSP with root node tmp_31_14)   --->   "%tmp_29_14 = mul i25 %tmp_28_14_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 377 'mul' 'tmp_29_14' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_35_14 = zext i17 %tmp_34_14 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 378 'zext' 'tmp_35_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 379 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_w_30 = getelementptr [128 x i15]* @SeparableConv2D_3_w_s, i64 0, i64 %tmp_35_14" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 379 'getelementptr' 'SeparableConv2D_3_w_30' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 380 [2/2] (1.68ns)   --->   "%SeparableConv2D_3_w_31 = load i15* %SeparableConv2D_3_w_30, align 4" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 380 'load' 'SeparableConv2D_3_w_31' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_25 : Operation 381 [2/3] (1.05ns) (grouped into DSP with root node tmp_31_s)   --->   "%tmp_29_s = mul i25 %tmp_28_cast_28, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 381 'mul' 'tmp_29_s' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_35_s = zext i17 %tmp_34_s to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 382 'zext' 'tmp_35_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 383 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_w_32 = getelementptr [128 x i15]* @SeparableConv2D_3_w_s, i64 0, i64 %tmp_35_s" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 383 'getelementptr' 'SeparableConv2D_3_w_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 384 [2/2] (1.68ns)   --->   "%SeparableConv2D_3_w_33 = load i15* %SeparableConv2D_3_w_32, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 384 'load' 'SeparableConv2D_3_w_33' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>

State 26 <SV = 25> <Delay = 3.89>
ST_26 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_33_8_cast = sext i16 %input_load_8 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 385 'sext' 'tmp_33_8_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_36_8_cast = sext i15 %SeparableConv2D_3_w_19 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 386 'sext' 'tmp_36_8_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 387 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_8 = mul i30 %tmp_33_8_cast, %tmp_36_8_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 387 'mul' 'tmp_37_8' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_33_9_cast = sext i16 %input_load_9 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 388 'sext' 'tmp_33_9_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_36_9_cast = sext i15 %SeparableConv2D_3_w_21 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 389 'sext' 'tmp_36_9_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 390 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_9 = mul i30 %tmp_33_9_cast, %tmp_36_9_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 390 'mul' 'tmp_37_9' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 391 [1/2] (1.68ns)   --->   "%input_load_10 = load i16* %input_addr_31, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 391 'load' 'input_load_10' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_26 : Operation 392 [1/2] (1.68ns)   --->   "%input_load_11 = load i16* %input_addr_32, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 392 'load' 'input_load_11' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_26 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_31_12_cast = sext i25 %tmp_31_12 to i32" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 393 'sext' 'tmp_31_12_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_32_12 = zext i32 %tmp_31_12_cast to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 394 'zext' 'tmp_32_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 395 [1/1] (0.00ns)   --->   "%input_addr_33 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_12" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 395 'getelementptr' 'input_addr_33' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 396 [2/2] (1.68ns)   --->   "%input_load_12 = load i16* %input_addr_33, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 396 'load' 'input_load_12' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_26 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_31_13_cast = sext i25 %tmp_31_13 to i32" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 397 'sext' 'tmp_31_13_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_32_13 = zext i32 %tmp_31_13_cast to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 398 'zext' 'tmp_32_13' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 399 [1/1] (0.00ns)   --->   "%input_addr_34 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_13" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 399 'getelementptr' 'input_addr_34' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 400 [2/2] (1.68ns)   --->   "%input_load_13 = load i16* %input_addr_34, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 400 'load' 'input_load_13' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_26 : Operation 401 [1/3] (0.00ns) (grouped into DSP with root node tmp_31_14)   --->   "%tmp_29_14 = mul i25 %tmp_28_14_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 401 'mul' 'tmp_29_14' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 402 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_31_14 = add i25 %tmp_29_14, %tmp_30_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 402 'add' 'tmp_31_14' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 403 [1/2] (1.68ns)   --->   "%SeparableConv2D_3_w_31 = load i15* %SeparableConv2D_3_w_30, align 4" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 403 'load' 'SeparableConv2D_3_w_31' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_26 : Operation 404 [1/3] (0.00ns) (grouped into DSP with root node tmp_31_s)   --->   "%tmp_29_s = mul i25 %tmp_28_cast_28, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 404 'mul' 'tmp_29_s' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 405 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_31_s = add i25 %tmp_29_s, %tmp_30_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 405 'add' 'tmp_31_s' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 406 [1/2] (1.68ns)   --->   "%SeparableConv2D_3_w_33 = load i15* %SeparableConv2D_3_w_32, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 406 'load' 'SeparableConv2D_3_w_33' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>

State 27 <SV = 26> <Delay = 3.89>
ST_27 : Operation 407 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_8 = mul i30 %tmp_33_8_cast, %tmp_36_8_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 407 'mul' 'tmp_37_8' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 408 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_9 = mul i30 %tmp_33_9_cast, %tmp_36_9_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 408 'mul' 'tmp_37_9' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_33_10_cast = sext i16 %input_load_10 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 409 'sext' 'tmp_33_10_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_36_10_cast = sext i15 %SeparableConv2D_3_w_23 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 410 'sext' 'tmp_36_10_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 411 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_10 = mul i30 %tmp_33_10_cast, %tmp_36_10_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 411 'mul' 'tmp_37_10' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_33_11_cast = sext i16 %input_load_11 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 412 'sext' 'tmp_33_11_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_36_11_cast = sext i15 %SeparableConv2D_3_w_25 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 413 'sext' 'tmp_36_11_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 414 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_11 = mul i30 %tmp_33_11_cast, %tmp_36_11_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 414 'mul' 'tmp_37_11' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 415 [1/2] (1.68ns)   --->   "%input_load_12 = load i16* %input_addr_33, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 415 'load' 'input_load_12' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_27 : Operation 416 [1/2] (1.68ns)   --->   "%input_load_13 = load i16* %input_addr_34, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 416 'load' 'input_load_13' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_27 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_31_14_cast = sext i25 %tmp_31_14 to i32" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 417 'sext' 'tmp_31_14_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_32_14 = zext i32 %tmp_31_14_cast to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 418 'zext' 'tmp_32_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 419 [1/1] (0.00ns)   --->   "%input_addr_35 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_14" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 419 'getelementptr' 'input_addr_35' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 420 [2/2] (1.68ns)   --->   "%input_load_14 = load i16* %input_addr_35, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 420 'load' 'input_load_14' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_27 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_31_cast_29 = sext i25 %tmp_31_s to i32" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 421 'sext' 'tmp_31_cast_29' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_32_s = zext i32 %tmp_31_cast_29 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 422 'zext' 'tmp_32_s' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 423 [1/1] (0.00ns)   --->   "%input_addr_36 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_s" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 423 'getelementptr' 'input_addr_36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 424 [2/2] (1.68ns)   --->   "%input_load_15 = load i16* %input_addr_36, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 424 'load' 'input_load_15' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 28 <SV = 27> <Delay = 3.89>
ST_28 : Operation 425 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_8 = mul i30 %tmp_33_8_cast, %tmp_36_8_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 425 'mul' 'tmp_37_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 426 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_9 = mul i30 %tmp_33_9_cast, %tmp_36_9_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 426 'mul' 'tmp_37_9' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 427 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_10 = mul i30 %tmp_33_10_cast, %tmp_36_10_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 427 'mul' 'tmp_37_10' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 428 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_11 = mul i30 %tmp_33_11_cast, %tmp_36_11_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 428 'mul' 'tmp_37_11' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_33_12_cast = sext i16 %input_load_12 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 429 'sext' 'tmp_33_12_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_36_12_cast = sext i15 %SeparableConv2D_3_w_27 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 430 'sext' 'tmp_36_12_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 431 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_12 = mul i30 %tmp_33_12_cast, %tmp_36_12_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 431 'mul' 'tmp_37_12' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_33_13_cast = sext i16 %input_load_13 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 432 'sext' 'tmp_33_13_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_36_13_cast = sext i15 %SeparableConv2D_3_w_29 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 433 'sext' 'tmp_36_13_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 434 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_13 = mul i30 %tmp_33_13_cast, %tmp_36_13_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 434 'mul' 'tmp_37_13' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 435 [1/2] (1.68ns)   --->   "%input_load_14 = load i16* %input_addr_35, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 435 'load' 'input_load_14' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_28 : Operation 436 [1/2] (1.68ns)   --->   "%input_load_15 = load i16* %input_addr_36, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 436 'load' 'input_load_15' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 29 <SV = 28> <Delay = 3.89>
ST_29 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_39_8 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_8, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 437 'partselect' 'tmp_39_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_39_9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_9, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 438 'partselect' 'tmp_39_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 439 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_10 = mul i30 %tmp_33_10_cast, %tmp_36_10_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 439 'mul' 'tmp_37_10' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 440 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_11 = mul i30 %tmp_33_11_cast, %tmp_36_11_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 440 'mul' 'tmp_37_11' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 441 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_12 = mul i30 %tmp_33_12_cast, %tmp_36_12_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 441 'mul' 'tmp_37_12' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 442 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_13 = mul i30 %tmp_33_13_cast, %tmp_36_13_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 442 'mul' 'tmp_37_13' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_33_14_cast = sext i16 %input_load_14 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 443 'sext' 'tmp_33_14_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_36_14_cast = sext i15 %SeparableConv2D_3_w_31 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 444 'sext' 'tmp_36_14_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 445 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_14 = mul i30 %tmp_33_14_cast, %tmp_36_14_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 445 'mul' 'tmp_37_14' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_33_cast_30 = sext i16 %input_load_15 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 446 'sext' 'tmp_33_cast_30' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_36_cast_31 = sext i15 %SeparableConv2D_3_w_33 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 447 'sext' 'tmp_36_cast_31' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 448 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_s = mul i30 %tmp_33_cast_30, %tmp_36_cast_31" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 448 'mul' 'tmp_37_s' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 449 [1/1] (2.07ns)   --->   "%tmp14 = add i16 %buffer_2_7, %tmp_39_8" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 449 'add' 'tmp14' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.89>
ST_30 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_39_10 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_10, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 450 'partselect' 'tmp_39_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_39_11 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_11, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 451 'partselect' 'tmp_39_11' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 452 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_12 = mul i30 %tmp_33_12_cast, %tmp_36_12_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 452 'mul' 'tmp_37_12' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 453 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_13 = mul i30 %tmp_33_13_cast, %tmp_36_13_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 453 'mul' 'tmp_37_13' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 454 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_14 = mul i30 %tmp_33_14_cast, %tmp_36_14_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 454 'mul' 'tmp_37_14' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 455 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_s = mul i30 %tmp_33_cast_30, %tmp_36_cast_31" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 455 'mul' 'tmp_37_s' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 456 [1/1] (2.07ns)   --->   "%tmp15 = add i16 %tmp_39_9, %tmp_39_10" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 456 'add' 'tmp15' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_39_12 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_12, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 457 'partselect' 'tmp_39_12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_39_13 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_13, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 458 'partselect' 'tmp_39_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 459 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_14 = mul i30 %tmp_33_14_cast, %tmp_36_14_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 459 'mul' 'tmp_37_14' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 460 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_s = mul i30 %tmp_33_cast_30, %tmp_36_cast_31" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 460 'mul' 'tmp_37_s' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 3.90>
ST_32 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_39_14 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_14, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 461 'partselect' 'tmp_39_14' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_39_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_s, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 462 'partselect' 'tmp_39_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp19 = add i16 %tmp_39_14, %tmp_39_s" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 463 'add' 'tmp19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 464 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp18 = add i16 %tmp19, %tmp_39_13" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 464 'add' 'tmp18' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 3.90>
ST_33 : Operation 465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp17 = add i16 %tmp_39_11, %tmp_39_12" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 465 'add' 'tmp17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 466 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp16 = add i16 %tmp18, %tmp17" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 466 'add' 'tmp16' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 3.90>
ST_34 : Operation 467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp13 = add i16 %tmp15, %tmp14" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 467 'add' 'tmp13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 468 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%buffer_2_s = add i16 %tmp16, %tmp13" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 468 'add' 'buffer_2_s' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 469 [1/1] (0.00ns)   --->   "br label %2" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 469 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 21> <Delay = 2.43>
ST_35 : Operation 470 [1/1] (0.00ns)   --->   "%buffer1_lcssa = phi i16 [ %buffer1, %2 ], [ %buffer_2_7, %3 ]" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 470 'phi' 'buffer1_lcssa' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i16 %buffer1_lcssa to i15" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 471 'trunc' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %buffer1_lcssa, i32 15)" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 472 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 473 [1/1] (0.75ns)   --->   "%buffer_1 = select i1 %tmp_24, i15 0, i15 %tmp_22" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 473 'select' 'buffer_1' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 474 [1/1] (0.00ns)   --->   "%buffer_1_cast = zext i15 %buffer_1 to i16" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 474 'zext' 'buffer_1_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i13 %tmp_23 to i32" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 475 'sext' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_s = zext i32 %tmp_26_cast to i64" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 476 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 477 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_s" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 477 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 478 [1/1] (1.68ns)   --->   "store i16 %buffer_1_cast, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 478 'store' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_35 : Operation 479 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 479 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.4ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_d') with incoming values : ('out_d', layers_c/pointwise_conv2d.cpp:15) [7]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('out_d') with incoming values : ('out_d', layers_c/pointwise_conv2d.cpp:15) [7]  (0 ns)
	'add' operation ('out_d', layers_c/pointwise_conv2d.cpp:15) [13]  (1.78 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_h') with incoming values : ('out_h', layers_c/pointwise_conv2d.cpp:16) [25]  (1.77 ns)

 <State 4>: 1.92ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h', layers_c/pointwise_conv2d.cpp:16) [25]  (0 ns)
	'sub' operation ('tmp_13', layers_c/pointwise_conv2d.cpp:23) [35]  (1.92 ns)

 <State 5>: 1.82ns
The critical path consists of the following:
	'phi' operation ('out_w') with incoming values : ('out_w', layers_c/pointwise_conv2d.cpp:17) [38]  (0 ns)
	'add' operation ('tmp_14', layers_c/pointwise_conv2d.cpp:23) [45]  (1.82 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	'phi' operation ('in_d', layers_c/pointwise_conv2d.cpp:20) with incoming values : ('in_d_1_15', layers_c/pointwise_conv2d.cpp:20) [50]  (0 ns)
	'icmp' operation ('exitcond', layers_c/pointwise_conv2d.cpp:20) [51]  (2.43 ns)

 <State 7>: 2.08ns
The critical path consists of the following:
	'or' operation ('in_d_1_1', layers_c/pointwise_conv2d.cpp:20) [70]  (0 ns)
	'add' operation ('tmp_34_1', layers_c/pointwise_conv2d.cpp:23) [80]  (2.08 ns)

 <State 8>: 2.08ns
The critical path consists of the following:
	'or' operation ('in_d_1_2', layers_c/pointwise_conv2d.cpp:20) [104]  (0 ns)
	'add' operation ('tmp_34_3', layers_c/pointwise_conv2d.cpp:23) [114]  (2.08 ns)

 <State 9>: 3.02ns
The critical path consists of the following:
	'mul' operation of DSP[74] ('tmp_29_1', layers_c/pointwise_conv2d.cpp:23) [73]  (0 ns)
	'add' operation of DSP[74] ('tmp_31_1', layers_c/pointwise_conv2d.cpp:23) [74]  (3.02 ns)

 <State 10>: 3.02ns
The critical path consists of the following:
	'mul' operation of DSP[57] ('tmp_15', layers_c/pointwise_conv2d.cpp:23) [56]  (0 ns)
	'add' operation of DSP[57] ('tmp_16', layers_c/pointwise_conv2d.cpp:23) [57]  (3.02 ns)

 <State 11>: 3.02ns
The critical path consists of the following:
	'mul' operation of DSP[91] ('tmp_29_2', layers_c/pointwise_conv2d.cpp:23) [90]  (0 ns)
	'add' operation of DSP[91] ('tmp_31_2', layers_c/pointwise_conv2d.cpp:23) [91]  (3.02 ns)

 <State 12>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[85] ('tmp_37_1', layers_c/pointwise_conv2d.cpp:23) [85]  (3.89 ns)

 <State 13>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[85] ('tmp_37_1', layers_c/pointwise_conv2d.cpp:23) [85]  (3.89 ns)

 <State 14>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[102] ('tmp_37_2', layers_c/pointwise_conv2d.cpp:23) [102]  (3.89 ns)

 <State 15>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[102] ('tmp_37_2', layers_c/pointwise_conv2d.cpp:23) [102]  (3.89 ns)

 <State 16>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[68] ('tmp_20', layers_c/pointwise_conv2d.cpp:23) [68]  (3.89 ns)

 <State 17>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[68] ('tmp_20', layers_c/pointwise_conv2d.cpp:23) [68]  (3.89 ns)

 <State 18>: 3.9ns
The critical path consists of the following:
	'add' operation ('tmp12', layers_c/pointwise_conv2d.cpp:23) [193]  (0 ns)
	'add' operation ('tmp11', layers_c/pointwise_conv2d.cpp:23) [194]  (3.9 ns)

 <State 19>: 3.9ns
The critical path consists of the following:
	'add' operation ('tmp10', layers_c/pointwise_conv2d.cpp:23) [192]  (0 ns)
	'add' operation ('tmp9', layers_c/pointwise_conv2d.cpp:23) [195]  (3.9 ns)

 <State 20>: 3.9ns
The critical path consists of the following:
	'add' operation ('tmp6', layers_c/pointwise_conv2d.cpp:23) [191]  (0 ns)
	'add' operation ('buffer_2_7', layers_c/pointwise_conv2d.cpp:23) [196]  (3.9 ns)

 <State 21>: 2.08ns
The critical path consists of the following:
	'add' operation ('tmp_34_8', layers_c/pointwise_conv2d.cpp:23) [210]  (2.08 ns)

 <State 22>: 2.08ns
The critical path consists of the following:
	'or' operation ('in_d_1_9', layers_c/pointwise_conv2d.cpp:20) [234]  (0 ns)
	'add' operation ('tmp_34_10', layers_c/pointwise_conv2d.cpp:23) [244]  (2.08 ns)

 <State 23>: 3.02ns
The critical path consists of the following:
	'mul' operation of DSP[204] ('tmp_29_8', layers_c/pointwise_conv2d.cpp:23) [203]  (0 ns)
	'add' operation of DSP[204] ('tmp_31_8', layers_c/pointwise_conv2d.cpp:23) [204]  (3.02 ns)

 <State 24>: 3.02ns
The critical path consists of the following:
	'mul' operation of DSP[238] ('tmp_29_10', layers_c/pointwise_conv2d.cpp:23) [237]  (0 ns)
	'add' operation of DSP[238] ('tmp_31_10', layers_c/pointwise_conv2d.cpp:23) [238]  (3.02 ns)

 <State 25>: 3.02ns
The critical path consists of the following:
	'mul' operation of DSP[272] ('tmp_29_12', layers_c/pointwise_conv2d.cpp:23) [271]  (0 ns)
	'add' operation of DSP[272] ('tmp_31_12', layers_c/pointwise_conv2d.cpp:23) [272]  (3.02 ns)

 <State 26>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[215] ('tmp_37_8', layers_c/pointwise_conv2d.cpp:23) [215]  (3.89 ns)

 <State 27>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[215] ('tmp_37_8', layers_c/pointwise_conv2d.cpp:23) [215]  (3.89 ns)

 <State 28>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[249] ('tmp_37_10', layers_c/pointwise_conv2d.cpp:23) [249]  (3.89 ns)

 <State 29>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[283] ('tmp_37_12', layers_c/pointwise_conv2d.cpp:23) [283]  (3.89 ns)

 <State 30>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[317] ('tmp_37_14', layers_c/pointwise_conv2d.cpp:23) [317]  (3.89 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 3.9ns
The critical path consists of the following:
	'add' operation ('tmp19', layers_c/pointwise_conv2d.cpp:23) [340]  (0 ns)
	'add' operation ('tmp18', layers_c/pointwise_conv2d.cpp:23) [341]  (3.9 ns)

 <State 33>: 3.9ns
The critical path consists of the following:
	'add' operation ('tmp17', layers_c/pointwise_conv2d.cpp:23) [339]  (0 ns)
	'add' operation ('tmp16', layers_c/pointwise_conv2d.cpp:23) [342]  (3.9 ns)

 <State 34>: 3.9ns
The critical path consists of the following:
	'add' operation ('tmp13', layers_c/pointwise_conv2d.cpp:23) [338]  (0 ns)
	'add' operation ('buffer_2_s', layers_c/pointwise_conv2d.cpp:23) [343]  (3.9 ns)

 <State 35>: 2.44ns
The critical path consists of the following:
	'phi' operation ('buffer1_lcssa', layers_c/pointwise_conv2d.cpp:19) with incoming values : ('buffer_cast', layers_c/pointwise_conv2d.cpp:19) ('buffer_2_7', layers_c/pointwise_conv2d.cpp:23) ('buffer_2_s', layers_c/pointwise_conv2d.cpp:23) [347]  (0 ns)
	'select' operation ('buffer_1', layers_c/pointwise_conv2d.cpp:27) [350]  (0.754 ns)
	'store' operation (layers_c/pointwise_conv2d.cpp:30) of variable 'buffer_1_cast', layers_c/pointwise_conv2d.cpp:27 on array 'output_r' [357]  (1.68 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
