
*** Running vivado
    with args -log fifo_generator_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_generator_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source fifo_generator_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 315.426 ; gain = 80.797
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [e:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (26#1) [e:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:75]
Finished RTL Elaboration : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 534.008 ; gain = 299.379
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 534.008 ; gain = 299.379
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 651.484 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 651.484 ; gain = 416.855
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 651.484 ; gain = 416.855
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 651.484 ; gain = 416.855
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 651.484 ; gain = 416.855
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 651.484 ; gain = 416.855
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 651.484 ; gain = 416.855
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 651.484 ; gain = 416.855
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 651.652 ; gain = 417.023
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 651.652 ; gain = 417.023
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 651.652 ; gain = 417.023
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 651.652 ; gain = 417.023
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 651.652 ; gain = 417.023
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 651.652 ; gain = 417.023
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 651.652 ; gain = 417.023

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |    32|
|3     |LUT3     |     9|
|4     |LUT4     |    39|
|5     |LUT5     |    12|
|6     |LUT6     |    11|
|7     |MUXCY    |    30|
|8     |RAMB18E1 |     1|
|9     |FDCE     |   144|
|10    |FDPE     |    27|
|11    |FDRE     |     4|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 651.652 ; gain = 417.023
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 654.066 ; gain = 426.078
