  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component'.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=systolic.cpp' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/Nani/workspace/HLS_testing_3/sys_component/systolic.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=systolic.h' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/Nani/workspace/HLS_testing_3/sys_component/systolic.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=testbench.cpp' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Nani/workspace/HLS_testing_3/sys_component/testbench.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=systolic_array_kernel' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg484-1' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/vitis-comp.json
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang++"
   Compiling systolic.cpp_pre.cpp.tb.cpp
   Compiling apatb_systolic_array_kernel.cpp
   Compiling testbench.cpp_pre.cpp.tb.cpp
   Compiling apatb_systolic_array_kernel_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
========================================
Simple Systolic Array Testbench
Array Size: 8x8
========================================

[Test 1] Simple pattern...
  ✓ PASSED

[Test 2] Identity matrix...
  ✓ PASSED

[Test 3] All ones...
  ✓ PASSED
  Result: C[0][0] = 8 (expected 8)

[Test 4] Random values...
  ✓ PASSED

[Test 5] Zero matrix...
  ✓ PASSED
  Result: C[0][0] = 0 (expected 0)

========================================
Tests Passed: 5 / 5
✓✓✓ ALL TESTS PASSED! ✓✓✓
========================================
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\Nani\workspace\HLS_testing_3\sys_component\sys_component\hls\sim\verilog>set PATH= 

C:\Users\Nani\workspace\HLS_testing_3\sys_component\sys_component\hls\sim\verilog>call C:/Xilinx/2025.1/Vivado/bin/xelab xil_defaultlib.apatb_systolic_array_kernel_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj systolic_array_kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib "ieee_proposed=./ieee_proposed" -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./systolic_array_kernel_subsystem  -s systolic_array_kernel  
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_systolic_array_kernel_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj systolic_array_kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./systolic_array_kernel_subsystem -s systolic_array_kernel 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/sim/verilog/systolic_array_kernel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_systolic_array_kernel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/sim/verilog/systolic_array_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/sim/verilog/systolic_array_kernel_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/sim/verilog/systolic_array_kernel_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/sim/verilog/systolic_array_kernel_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem0_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem0_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem0_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/sim/verilog/systolic_array_kernel_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem1_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem1_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/sim/verilog/systolic_array_kernel_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem2_m_axi_store
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem2_m_axi_write
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem2_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem2_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_gmem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/sim/verilog/systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/sim/verilog/systolic_array_kernel_sparsemux_17_3_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_sparsemux_17_3_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/sim/verilog/systolic_array_kernel_systolic_array_kernel_Pipeline_CYCLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_systolic_array_kernel_Pipeline_CYCLE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/sim/verilog/systolic_array_kernel_systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_kernel_systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/sim/verilog/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/sim/verilog/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/sim/verilog/systolic_array_kernel_subsystem/systolic_array_kernel_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.systolic_array_kernel_subsystem_...
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.systolic_array_kernel_mac_muladd...
Compiling module xil_defaultlib.systolic_array_kernel_mac_muladd...
Compiling module xil_defaultlib.systolic_array_kernel_flow_contr...
Compiling module xil_defaultlib.systolic_array_kernel_systolic_a...
Compiling module xil_defaultlib.systolic_array_kernel_sparsemux_...
Compiling module xil_defaultlib.systolic_array_kernel_systolic_a...
Compiling module xil_defaultlib.systolic_array_kernel_control_s_...
Compiling module xil_defaultlib.systolic_array_kernel_gmem0_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem0_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem0_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem0_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem0_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem0_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem0_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem0_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem0_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem0_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem0_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem0_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem0_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem0_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem0_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem1_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem1_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem1_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem1_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem1_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem1_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem1_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem1_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem1_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem1_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem1_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem1_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem1_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem1_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem1_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel_gmem2_m_ax...
Compiling module xil_defaultlib.systolic_array_kernel
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=64,STRB_WIDTH=...
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=6,STRB_WIDTH=4...
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=8)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_systolic_array_kernel_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot systolic_array_kernel

****** xsim v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Feb 12 07:53:53 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/systolic_array_kernel/xsim_script.tcl
# xsim {systolic_array_kernel} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=systolic_array_kernel_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {systolic_array_kernel.tcl}
Time resolution is 1 ps
source systolic_array_kernel.tcl
## run all
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
-------------------------------------------------------------------------------------------------------
Name                                   Type                                     Size  Value            
-------------------------------------------------------------------------------------------------------
uvm_test_top                           systolic_array_kernel_test_lib           -     @370             
  top_env                              systolic_array_kernel_env                -     @381             
    axi_lite_control                   uvm_env                                  -     @498             
      item_rtr_port                    uvm_analysis_port                        -     @517             
      item_wtr_port                    uvm_analysis_port                        -     @507             
      master                           uvm_agent                                -     @950             
        ardrv                          uvm_driver #(REQ,RSP)                    -     @1625            
          item_read_imp                uvm_analysis_port                        -     @1654            
          rsp_port                     uvm_analysis_port                        -     @1644            
          seq_item_port                uvm_seq_item_pull_port                   -     @1634            
          m_num_sent                   integral                                 32    'h0              
        arsqr                          axi_sequencer                            -     @1664            
          rsp_export                   uvm_analysis_export                      -     @1673            
          seq_item_export              uvm_seq_item_pull_imp                    -     @1791            
          arbitration_queue            array                                    0     -                
          lock_queue                   array                                    0     -                
          num_last_reqs                integral                                 32    'd1              
          num_last_rsps                integral                                 32    'd1              
        awdrv                          uvm_driver #(REQ,RSP)                    -     @1097            
          item_read_imp                uvm_analysis_port                        -     @1126            
          rsp_port                     uvm_analysis_port                        -     @1116            
          seq_item_port                uvm_seq_item_pull_port                   -     @1106            
          m_num_sent                   integral                                 32    'h0              
        awsqr                          axi_sequencer                            -     @1136            
          rsp_export                   uvm_analysis_export                      -     @1145            
          seq_item_export              uvm_seq_item_pull_imp                    -     @1263            
          arbitration_queue            array                                    0     -                
          lock_queue                   array                                    0     -                
          num_last_reqs                integral                                 32    'd1              
          num_last_rsps                integral                                 32    'd1              
        bdrv                           uvm_driver #(REQ,RSP)                    -     @1449            
          item_read_imp                uvm_analysis_port                        -     @1478            
          rsp_port                     uvm_analysis_port                        -     @1468            
          seq_item_port                uvm_seq_item_pull_port                   -     @1458            
          m_num_sent                   integral                                 32    'h0              
        bsqr                           axi_sequencer                            -     @1488            
          rsp_export                   uvm_analysis_export                      -     @1497            
          seq_item_export              uvm_seq_item_pull_imp                    -     @1615            
          arbitration_queue            array                                    0     -                
          lock_queue                   array                                    0     -                
          num_last_reqs                integral                                 32    'd1              
          num_last_rsps                integral                                 32    'd1              
        rdrv                           uvm_driver #(REQ,RSP)                    -     @1801            
          item_read_imp                uvm_analysis_port                        -     @1830            
          rsp_port                     uvm_analysis_port                        -     @1820            
          seq_item_port                uvm_seq_item_pull_port                   -     @1810            
          m_num_sent                   integral                                 32    'h0              
        rsqr                           axi_sequencer                            -     @1840            
          rsp_export                   uvm_analysis_export                      -     @1849            
          seq_item_export              uvm_seq_item_pull_imp                    -     @1967            
          arbitration_queue            array                                    0     -                
          lock_queue                   array                                    0     -                
          num_last_reqs                integral                                 32    'd1              
          num_last_rsps                integral                                 32    'd1              
        wdrv                           uvm_driver #(REQ,RSP)                    -     @1273            
          item_read_imp                uvm_analysis_port                        -     @1302            
          rsp_port                     uvm_analysis_port                        -     @1292            
          seq_item_port                uvm_seq_item_pull_port                   -     @1282            
          m_num_sent                   integral                                 32    'h0              
        wsqr                           axi_sequencer                            -     @1312            
          rsp_export                   uvm_analysis_export                      -     @1321            
          seq_item_export              uvm_seq_item_pull_imp                    -     @1439            
          arbitration_queue            array                                    0     -                
          lock_queue                   array                                    0     -                
          num_last_reqs                integral                                 32    'd1              
          num_last_rsps                integral                                 32    'd1              
      monitor                          uvm_monitor                              -     @772             
        item_ar2r_port                 uvm_analysis_port                        -     @841             
        item_ar_port                   uvm_analysis_port                        -     @811             
        item_aw2b_port                 uvm_analysis_port                        -     @831             
        item_aw_port                   uvm_analysis_port                        -     @781             
        item_b_port                    uvm_analysis_port                        -     @801             
        item_r_port                    uvm_analysis_port                        -     @821             
        item_w_port                    uvm_analysis_port                        -     @791             
        checks_enable                  integral                                 1     'h1              
        coverage_enable                integral                                 1     'h1              
      state                            axi_state                                -     @851             
        ar2r_imp                       uvm_analysis_imp_ar2r                    -     @920             
        ar_imp                         uvm_analysis_imp_ar                      -     @890             
        aw2b_imp                       uvm_analysis_imp_aw2b                    -     @910             
        aw_imp                         uvm_analysis_imp_aw                      -     @860             
        b_imp                          uvm_analysis_imp_b                       -     @880             
        item_rtr_port                  uvm_analysis_port                        -     @940             
        item_wtr_port                  uvm_analysis_port                        -     @930             
        r_imp                          uvm_analysis_imp_r                       -     @900             
        w_imp                          uvm_analysis_imp_w                       -     @870             
        avg_rate                       integral                                 32    'h0              
        exp_rate                       integral                                 32    'h0              
        win_size                       integral                                 32    'h0              
        bqnum_for_slaseq               integral                                 32    'h0              
        rq_from_model_num              integral                                 32    'h0              
      vsqr                             axi_virtual_sequencer                    -     @959             
        rsp_export                     uvm_analysis_export                      -     @968             
        seq_item_export                uvm_seq_item_pull_imp                    -     @1086            
        arbitration_queue              array                                    0     -                
        lock_queue                     array                                    0     -                
        num_last_reqs                  integral                                 32    'd1              
        num_last_rsps                  integral                                 32    'd1              
      cfg                              axi_cfg                                  -     @399             
        has_checker                    integral                                 1     'h1              
        has_coverage                   integral                                 1     'h1              
        id_num                         integral                                 32    'h1              
        reset_level                    reset_level_enum                         32    RESET_LEVEL_LOW  
        drv_type                       drv_type_enum                            32    MASTER           
        write_latency_mode             latency_mode_enum                        32    CHANNEL_FIRST    
        read_latency_mode              latency_mode_enum                        32    CHANNEL_FIRST    
        clatency                       axi_latency                              -     @496             
          wr_latency                   integral                                 32    'h0              
          rd_latency                   integral                                 32    'h0              
    axi_master_gmem0                   uvm_env                                  -     @405             
      item_rtr_port                    uvm_analysis_port                        -     @424             
      item_wtr_port                    uvm_analysis_port                        -     @414             
      monitor                          uvm_monitor                              -     @2050            
        item_ar2r_port                 uvm_analysis_port                        -     @2119            
        item_ar_port                   uvm_analysis_port                        -     @2089            
        item_aw2b_port                 uvm_analysis_port                        -     @2109            
        item_aw_port                   uvm_analysis_port                        -     @2059            
        item_b_port                    uvm_analysis_port                        -     @2079            
        item_r_port                    uvm_analysis_port                        -     @2099            
        item_w_port                    uvm_analysis_port                        -     @2069            
        checks_enable                  integral                                 1     'h1              
        coverage_enable                integral                                 1     'h1              
      slave                            uvm_agent                                -     @2228            
        ardrv                          uvm_driver #(REQ,RSP)                    -     @2905            
          item_read_imp                uvm_analysis_port                        -     @2934            
          rsp_port                     uvm_analysis_port                        -     @2924            
          seq_item_port                uvm_seq_item_pull_port                   -     @2914            
          m_num_sent                   integral                                 32    'h0              
        arsqr                          axi_sequencer                            -     @2944            
          rsp_export                   uvm_analysis_export                      -     @2953            
          seq_item_export              uvm_seq_item_pull_imp                    -     @3071            
          arbitration_queue            array                                    0     -                
          lock_queue                   array                                    0     -                
          num_last_reqs                integral                                 32    'd1              
          num_last_rsps                integral                                 32    'd1              
        awdrv                          uvm_driver #(REQ,RSP)                    -     @2377            
          item_read_imp                uvm_analysis_port                        -     @2406            
          rsp_port                     uvm_analysis_port                        -     @2396            
          seq_item_port                uvm_seq_item_pull_port                   -     @2386            
          m_num_sent                   integral                                 32    'h0              
        awsqr                          axi_sequencer                            -     @2416            
          rsp_export                   uvm_analysis_export                      -     @2425            
          seq_item_export              uvm_seq_item_pull_imp                    -     @2543            
          arbitration_queue            array                                    0     -                
          lock_queue                   array                                    0     -                
          num_last_reqs                integral                                 32    'd1              
          num_last_rsps                integral                                 32    'd1              
        bdrv                           uvm_driver #(REQ,RSP)                    -     @2729            
          item_read_imp                uvm_analysis_port                        -     @2758            
          rsp_port                     uvm_analysis_port                        -     @2748            
          seq_item_port                uvm_seq_item_pull_port                   -     @2738            
          m_num_sent                   integral                                 32    'h0              
        bsqr                           axi_sequencer                            -     @2768            
          rsp_export                   uvm_analysis_export                      -     @2777            
          seq_item_export              uvm_seq_item_pull_imp                    -     @2895            
          arbitration_queue            array                                    0     -                
          lock_queue                   array                                    0     -                
          num_last_reqs                integral                                 32    'd1              
          num_last_rsps                integral                                 32    'd1              
        rdrv                           uvm_driver #(REQ,RSP)                    -     @3081            
          item_read_imp                uvm_analysis_port                        -     @3110            
          rsp_port                     uvm_analysis_port                        -     @3100            
          seq_item_port                uvm_seq_item_pull_port                   -     @3090            
          m_num_sent                   integral                                 32    'h0              
        rsqr                           axi_sequencer                            -     @3120            
          rsp_export                   uvm_analysis_export                      -     @3129            
          seq_item_export              uvm_seq_item_pull_imp                    -     @3247            
          arbitration_queue            array                                    0     -                
          lock_queue                   array                                    0     -                
          num_last_reqs                integral                                 32    'd1              
          num_last_rsps                integral                                 32    'd1              
        wdrv                           uvm_driver #(REQ,RSP)                    -     @2553            
          item_read_imp                uvm_analysis_port                        -     @2582            
          rsp_port                     uvm_analysis_port                        -     @2572            
          seq_item_port                uvm_seq_item_pull_port                   -     @2562            
          m_num_sent                   integral                                 32    'h0              
        wsqr                           axi_sequencer                            -     @2592            
          rsp_export                   uvm_analysis_export                      -     @2601            
          seq_item_export              uvm_seq_item_pull_imp                    -     @2719            
          arbitration_queue            array                                    0     -                
          lock_queue                   array                                    0     -                
          num_last_reqs                integral                                 32    'd1              
          num_last_rsps                integral                                 32    'd1              
      state                            axi_state                                -     @2129            
        ar2r_imp                       uvm_analysis_imp_ar2r                    -     @2198            
        ar_imp                         uvm_analysis_imp_ar                      -     @2168            
        aw2b_imp                       uvm_analysis_imp_aw2b                    -     @2188            
        aw_imp                         uvm_analysis_imp_aw                      -     @2138            
        b_imp                          uvm_analysis_imp_b                       -     @2158            
        item_rtr_port                  uvm_analysis_port                        -     @2218            
        item_wtr_port                  uvm_analysis_port                        -     @2208            
        r_imp                          uvm_analysis_imp_r                       -     @2178            
        w_imp                          uvm_analysis_imp_w                       -     @2148            
        avg_rate                       integral                                 32    'h0              
        exp_rate                       integral                                 32    'h0              
        win_size                       integral                                 32    'h0              
        bqnum_for_slaseq               integral                                 32    'h0              
        rq_from_model_num              integral                                 32    'h0              
      vsqr                             axi_virtual_sequencer                    -     @2237            
        rsp_export                     uvm_analysis_export                      -     @2246            
        seq_item_export                uvm_seq_item_pull_imp                    -     @2364            
        arbitration_queue              array                                    0     -                
        lock_queue                     array                                    0     -                
        num_last_reqs                  integral                                 32    'd1              
        num_last_rsps                  integral                                 32    'd1              
      cfg                              axi_cfg                                  -     @396             
        has_checker                    integral                                 1     'h1              
        has_coverage                   integral                                 1     'h1              
        id_num                         integral                                 32    'h1              
        reset_level                    reset_level_enum                         32    RESET_LEVEL_LOW  
        drv_type                       drv_type_enum                            32    SLAVE            
        write_latency_mode             latency_mode_enum                        32    TRANSACTION_FIRST
        read_latency_mode              latency_mode_enum                        32    TRANSACTION_FIRST
        clatency                       axi_latency                              -     @400             
          wr_latency                   integral                                 32    'h0              
          rd_latency                   integral                                 32    'h0              
    axi_master_gmem1                   uvm_env                                  -     @436             
      item_rtr_port                    uvm_analysis_port                        -     @455             
      item_wtr_port                    uvm_analysis_port                        -     @445             
      monitor                          uvm_monitor                              -     @3328            
        item_ar2r_port                 uvm_analysis_port                        -     @3397            
        item_ar_port                   uvm_analysis_port                        -     @3367            
        item_aw2b_port                 uvm_analysis_port                        -     @3387            
        item_aw_port                   uvm_analysis_port                        -     @3337            
        item_b_port                    uvm_analysis_port                        -     @3357            
        item_r_port                    uvm_analysis_port                        -     @3377            
        item_w_port                    uvm_analysis_port                        -     @3347            
        checks_enable                  integral                                 1     'h1              
        coverage_enable                integral                                 1     'h1              
      slave                            uvm_agent                                -     @3506            
        ardrv                          uvm_driver #(REQ,RSP)                    -     @4183            
          item_read_imp                uvm_analysis_port                        -     @4212            
          rsp_port                     uvm_analysis_port                        -     @4202            
          seq_item_port                uvm_seq_item_pull_port                   -     @4192            
          m_num_sent                   integral                                 32    'h0              
        arsqr                          axi_sequencer                            -     @4222            
          rsp_export                   uvm_analysis_export                      -     @4231            
          seq_item_export              uvm_seq_item_pull_imp                    -     @4349            
          arbitration_queue            array                                    0     -                
          lock_queue                   array                                    0     -                
          num_last_reqs                integral                                 32    'd1              
          num_last_rsps                integral                                 32    'd1              
        awdrv                          uvm_driver #(REQ,RSP)                    -     @3655            
          item_read_imp                uvm_analysis_port                        -     @3684            
          rsp_port                     uvm_analysis_port                        -     @3674            
          seq_item_port                uvm_seq_item_pull_port                   -     @3664            
          m_num_sent                   integral                                 32    'h0              
        awsqr                          axi_sequencer                            -     @3694            
          rsp_export                   uvm_analysis_export                      -     @3703            
          seq_item_export              uvm_seq_item_pull_imp                    -     @3821            
          arbitration_queue            array                                    0     -                
          lock_queue                   array                                    0     -                
          num_last_reqs                integral                                 32    'd1              
          num_last_rsps                integral                                 32    'd1              
        bdrv                           uvm_driver #(REQ,RSP)                    -     @4007            
          item_read_imp                uvm_analysis_port                        -     @4036            
          rsp_port                     uvm_analysis_port                        -     @4026            
          seq_item_port                uvm_seq_item_pull_port                   -     @4016            
          m_num_sent                   integral                                 32    'h0              
        bsqr                           axi_sequencer                            -     @4046            
          rsp_export                   uvm_analysis_export                      -     @4055            
          seq_item_export              uvm_seq_item_pull_imp                    -     @4173            
          arbitration_queue            array                                    0     -                
          lock_queue                   array                                    0     -                
          num_last_reqs                integral                                 32    'd1              
          num_last_rsps                integral                                 32    'd1              
        rdrv                           uvm_driver #(REQ,RSP)                    -     @4359            
          item_read_imp                uvm_analysis_port                        -     @4388            
          rsp_port                     uvm_analysis_port                        -     @4378            
          seq_item_port                uvm_seq_item_pull_port                   -     @4368            
          m_num_sent                   integral                                 32    'h0              
        rsqr                           axi_sequencer                            -     @4398            
          rsp_export                   uvm_analysis_export                      -     @4407            
          seq_item_export              uvm_seq_item_pull_imp                    -     @4525            
          arbitration_queue            array                                    0     -                
          lock_queue                   array                                    0     -                
          num_last_reqs                integral                                 32    'd1              
          num_last_rsps                integral                                 32    'd1              
        wdrv                           uvm_driver #(REQ,RSP)                    -     @3831            
          item_read_imp                uvm_analysis_port                        -     @3860            
          rsp_port                     uvm_analysis_port                        -     @3850            
          seq_item_port                uvm_seq_item_pull_port                   -     @3840            
          m_num_sent                   integral                                 32    'h0              
        wsqr                           axi_sequencer                            -     @3870            
          rsp_export                   uvm_analysis_export                      -     @3879            
          seq_item_export              uvm_seq_item_pull_imp                    -     @3997            
          arbitration_queue            array                                    0     -                
          lock_queue                   array                                    0     -                
          num_last_reqs                integral                                 32    'd1              
          num_last_rsps                integral                                 32    'd1              
      state                            axi_state                                -     @3407            
        ar2r_imp                       uvm_analysis_imp_ar2r                    -     @3476            
        ar_imp                         uvm_analysis_imp_ar                      -     @3446            
        aw2b_imp                       uvm_analysis_imp_aw2b                    -     @3466            
        aw_imp                         uvm_analysis_imp_aw                      -     @3416            
        b_imp                          uvm_analysis_imp_b                       -     @3436            
        item_rtr_port                  uvm_analysis_port                        -     @3496            
        item_wtr_port                  uvm_analysis_port                        -     @3486            
        r_imp                          uvm_analysis_imp_r                       -     @3456            
        w_imp                          uvm_analysis_imp_w                       -     @3426            
        avg_rate                       integral                                 32    'h0              
        exp_rate                       integral                                 32    'h0              
        win_size                       integral                                 32    'h0              
        bqnum_for_slaseq               integral                                 32    'h0              
        rq_from_model_num              integral                                 32    'h0              
      vsqr                             axi_virtual_sequencer                    -     @3515            
        rsp_export                     uvm_analysis_export                      -     @3524            
        seq_item_export                uvm_seq_item_pull_imp                    -     @3642            
        arbitration_queue              array                                    0     -                
        lock_queue                     array                                    0     -                
        num_last_reqs                  integral                                 32    'd1              
        num_last_rsps                  integral                                 32    'd1              
      cfg                              axi_cfg                                  -     @397             
        has_checker                    integral                                 1     'h1              
        has_coverage                   integral                                 1     'h1              
        id_num                         integral                                 32    'h1              
        reset_level                    reset_level_enum                         32    RESET_LEVEL_LOW  
        drv_type                       drv_type_enum                            32    SLAVE            
        write_latency_mode             latency_mode_enum                        32    TRANSACTION_FIRST
        read_latency_mode              latency_mode_enum                        32    TRANSACTION_FIRST
        clatency                       axi_latency                              -     @434             
          wr_latency                   integral                                 32    'h0              
          rd_latency                   integral                                 32    'h0              
    axi_master_gmem2                   uvm_env                                  -     @467             
      item_rtr_port                    uvm_analysis_port                        -     @486             
      item_wtr_port                    uvm_analysis_port                        -     @476             
      monitor                          uvm_monitor                              -     @4606            
        item_ar2r_port                 uvm_analysis_port                        -     @4675            
        item_ar_port                   uvm_analysis_port                        -     @4645            
        item_aw2b_port                 uvm_analysis_port                        -     @4665            
        item_aw_port                   uvm_analysis_port                        -     @4615            
        item_b_port                    uvm_analysis_port                        -     @4635            
        item_r_port                    uvm_analysis_port                        -     @4655            
        item_w_port                    uvm_analysis_port                        -     @4625            
        checks_enable                  integral                                 1     'h1              
        coverage_enable                integral                                 1     'h1              
      slave                            uvm_agent                                -     @4784            
        ardrv                          uvm_driver #(REQ,RSP)                    -     @5461            
          item_read_imp                uvm_analysis_port                        -     @5490            
          rsp_port                     uvm_analysis_port                        -     @5480            
          seq_item_port                uvm_seq_item_pull_port                   -     @5470            
          m_num_sent                   integral                                 32    'h0              
        arsqr                          axi_sequencer                            -     @5500            
          rsp_export                   uvm_analysis_export                      -     @5509            
          seq_item_export              uvm_seq_item_pull_imp                    -     @5627            
          arbitration_queue            array                                    0     -                
          lock_queue                   array                                    0     -                
          num_last_reqs                integral                                 32    'd1              
          num_last_rsps                integral                                 32    'd1              
        awdrv                          uvm_driver #(REQ,RSP)                    -     @4933            
          item_read_imp                uvm_analysis_port                        -     @4962            
          rsp_port                     uvm_analysis_port                        -     @4952            
          seq_item_port                uvm_seq_item_pull_port                   -     @4942            
          m_num_sent                   integral                                 32    'h0              
        awsqr                          axi_sequencer                            -     @4972            
          rsp_export                   uvm_analysis_export                      -     @4981            
          seq_item_export              uvm_seq_item_pull_imp                    -     @5099            
          arbitration_queue            array                                    0     -                
          lock_queue                   array                                    0     -                
          num_last_reqs                integral                                 32    'd1              
          num_last_rsps                integral                                 32    'd1              
        bdrv                           uvm_driver #(REQ,RSP)                    -     @5285            
          item_read_imp                uvm_analysis_port                        -     @5314            
          rsp_port                     uvm_analysis_port                        -     @5304            
          seq_item_port                uvm_seq_item_pull_port                   -     @5294            
          m_num_sent                   integral                                 32    'h0              
        bsqr                           axi_sequencer                            -     @5324            
          rsp_export                   uvm_analysis_export                      -     @5333            
          seq_item_export              uvm_seq_item_pull_imp                    -     @5451            
          arbitration_queue            array                                    0     -                
          lock_queue                   array                                    0     -                
          num_last_reqs                integral                                 32    'd1              
          num_last_rsps                integral                                 32    'd1              
        rdrv                           uvm_driver #(REQ,RSP)                    -     @5637            
          item_read_imp                uvm_analysis_port                        -     @5666            
          rsp_port                     uvm_analysis_port                        -     @5656            
          seq_item_port                uvm_seq_item_pull_port                   -     @5646            
          m_num_sent                   integral                                 32    'h0              
        rsqr                           axi_sequencer                            -     @5676            
          rsp_export                   uvm_analysis_export                      -     @5685            
          seq_item_export              uvm_seq_item_pull_imp                    -     @5803            
          arbitration_queue            array                                    0     -                
          lock_queue                   array                                    0     -                
          num_last_reqs                integral                                 32    'd1              
          num_last_rsps                integral                                 32    'd1              
        wdrv                           uvm_driver #(REQ,RSP)                    -     @5109            
          item_read_imp                uvm_analysis_port                        -     @5138            
          rsp_port                     uvm_analysis_port                        -     @5128            
          seq_item_port                uvm_seq_item_pull_port                   -     @5118            
          m_num_sent                   integral                                 32    'h0              
        wsqr                           axi_sequencer                            -     @5148            
          rsp_export                   uvm_analysis_export                      -     @5157            
          seq_item_export              uvm_seq_item_pull_imp                    -     @5275            
          arbitration_queue            array                                    0     -                
          lock_queue                   array                                    0     -                
          num_last_reqs                integral                                 32    'd1              
          num_last_rsps                integral                                 32    'd1              
      state                            axi_state                                -     @4685            
        ar2r_imp                       uvm_analysis_imp_ar2r                    -     @4754            
        ar_imp                         uvm_analysis_imp_ar                      -     @4724            
        aw2b_imp                       uvm_analysis_imp_aw2b                    -     @4744            
        aw_imp                         uvm_analysis_imp_aw                      -     @4694            
        b_imp                          uvm_analysis_imp_b                       -     @4714            
        item_rtr_port                  uvm_analysis_port                        -     @4774            
        item_wtr_port                  uvm_analysis_port                        -     @4764            
        r_imp                          uvm_analysis_imp_r                       -     @4734            
        w_imp                          uvm_analysis_imp_w                       -     @4704            
        avg_rate                       integral                                 32    'h0              
        exp_rate                       integral                                 32    'h0              
        win_size                       integral                                 32    'h0              
        bqnum_for_slaseq               integral                                 32    'h0              
        rq_from_model_num              integral                                 32    'h0              
      vsqr                             axi_virtual_sequencer                    -     @4793            
        rsp_export                     uvm_analysis_export                      -     @4802            
        seq_item_export                uvm_seq_item_pull_imp                    -     @4920            
        arbitration_queue              array                                    0     -                
        lock_queue                     array                                    0     -                
        num_last_reqs                  integral                                 32    'd1              
        num_last_rsps                  integral                                 32    'd1              
      cfg                              axi_cfg                                  -     @398             
        has_checker                    integral                                 1     'h1              
        has_coverage                   integral                                 1     'h1              
        id_num                         integral                                 32    'h1              
        reset_level                    reset_level_enum                         32    RESET_LEVEL_LOW  
        drv_type                       drv_type_enum                            32    SLAVE            
        write_latency_mode             latency_mode_enum                        32    TRANSACTION_FIRST
        read_latency_mode              latency_mode_enum                        32    TRANSACTION_FIRST
        clatency                       axi_latency                              -     @465             
          wr_latency                   integral                                 32    'h0              
          rd_latency                   integral                                 32    'h0              
    refm                               systolic_array_kernel_reference_model    -     @527             
      trans_num_idx                    integral                                 32    'h0              
    subsys_mon                         systolic_array_kernel_subsystem_monitor  -     @540             
      control_rtr_imp                  uvm_analysis_imp_axi_rtr_control         -     @619             
      control_wtr_imp                  uvm_analysis_imp_axi_wtr_control         -     @609             
      gmem0_rtr_imp                    uvm_analysis_imp_axi_rtr_gmem0           -     @559             
      gmem0_wtr_imp                    uvm_analysis_imp_axi_wtr_gmem0           -     @549             
      gmem1_rtr_imp                    uvm_analysis_imp_axi_rtr_gmem1           -     @579             
      gmem1_wtr_imp                    uvm_analysis_imp_axi_wtr_gmem1           -     @569             
      gmem2_rtr_imp                    uvm_analysis_imp_axi_rtr_gmem2           -     @599             
      gmem2_wtr_imp                    uvm_analysis_imp_axi_wtr_gmem2           -     @589             
      scbd                             systolic_array_kernel_scoreboard         -     @5886            
        refm                           systolic_array_kernel_reference_model    -     @527             
          trans_num_idx                integral                                 32    'h0              
    systolic_array_kernel_virtual_sqr  systolic_array_kernel_virtual_sequencer  -     @629             
      rsp_export                       uvm_analysis_export                      -     @638             
      seq_item_export                  uvm_seq_item_pull_imp                    -     @756             
      arbitration_queue                array                                    0     -                
      lock_queue                       array                                    0     -                
      num_last_reqs                    integral                                 32    'd1              
      num_last_rsps                    integral                                 32    'd1              
    refm                               systolic_array_kernel_reference_model    -     @527             
    systolic_array_kernel_virtual_sqr  systolic_array_kernel_virtual_sequencer  -     @629             
    systolic_array_kernel_cfg          systolic_array_kernel_config             -     @395             
      gmem0_cfg                        axi_cfg                                  -     @396             
        has_checker                    integral                                 1     'h1              
        has_coverage                   integral                                 1     'h1              
        id_num                         integral                                 32    'h1              
        reset_level                    reset_level_enum                         32    RESET_LEVEL_LOW  
        drv_type                       drv_type_enum                            32    SLAVE            
        write_latency_mode             latency_mode_enum                        32    TRANSACTION_FIRST
        read_latency_mode              latency_mode_enum                        32    TRANSACTION_FIRST
        clatency                       axi_latency                              -     @400             
          wr_latency                   integral                                 32    'h0              
          rd_latency                   integral                                 32    'h0              
      gmem1_cfg                        axi_cfg                                  -     @397             
        has_checker                    integral                                 1     'h1              
        has_coverage                   integral                                 1     'h1              
        id_num                         integral                                 32    'h1              
        reset_level                    reset_level_enum                         32    RESET_LEVEL_LOW  
        drv_type                       drv_type_enum                            32    SLAVE            
        write_latency_mode             latency_mode_enum                        32    TRANSACTION_FIRST
        read_latency_mode              latency_mode_enum                        32    TRANSACTION_FIRST
        clatency                       axi_latency                              -     @434             
          wr_latency                   integral                                 32    'h0              
          rd_latency                   integral                                 32    'h0              
      gmem2_cfg                        axi_cfg                                  -     @398             
        has_checker                    integral                                 1     'h1              
        has_coverage                   integral                                 1     'h1              
        id_num                         integral                                 32    'h1              
        reset_level                    reset_level_enum                         32    RESET_LEVEL_LOW  
        drv_type                       drv_type_enum                            32    SLAVE            
        write_latency_mode             latency_mode_enum                        32    TRANSACTION_FIRST
        read_latency_mode              latency_mode_enum                        32    TRANSACTION_FIRST
        clatency                       axi_latency                              -     @465             
          wr_latency                   integral                                 32    'h0              
          rd_latency                   integral                                 32    'h0              
      control_cfg                      axi_cfg                                  -     @399             
        has_checker                    integral                                 1     'h1              
        has_coverage                   integral                                 1     'h1              
        id_num                         integral                                 32    'h1              
        reset_level                    reset_level_enum                         32    RESET_LEVEL_LOW  
        drv_type                       drv_type_enum                            32    MASTER           
        write_latency_mode             latency_mode_enum                        32    CHANNEL_FIRST    
        read_latency_mode              latency_mode_enum                        32    CHANNEL_FIRST    
        clatency                       axi_latency                              -     @496             
          wr_latency                   integral                                 32    'h0              
          rd_latency                   integral                                 32    'h0              
      check_ena                        integral                                 32    'h0              
      cover_ena                        integral                                 32    'h0              
-------------------------------------------------------------------------------------------------------

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [0.00%] @ "125000"
// RTL Simulation : 1 / 5 [100.00%] @ "4025000"
// RTL Simulation : 2 / 5 [100.00%] @ "7825000"
// RTL Simulation : 3 / 5 [100.00%] @ "11625000"
// RTL Simulation : 4 / 5 [100.00%] @ "15425000"
// RTL Simulation : 5 / 5 [100.00%] @ "19225000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 19295 ns : File "C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
## quit
INFO: [Common 17-206] Exiting xsim at Thu Feb 12 07:53:59 2026...
INFO: [COSIM 212-316] Starting C post checking ...
========================================
Simple Systolic Array Testbench
Array Size: 8x8
========================================

[Test 1] Simple pattern...
  ✓ PASSED

[Test 2] Identity matrix...
  ✓ PASSED

[Test 3] All ones...
  ✓ PASSED
  Result: C[0][0] = 8 (expected 8)

[Test 4] Random values...
  ✓ PASSED

[Test 5] Zero matrix...
  ✓ PASSED
  Result: C[0][0] = 0 (expected 0)

========================================
Tests Passed: 5 / 5
✓✓✓ ALL TESTS PASSED! ✓✓✓
========================================
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 77.088 seconds; peak allocated memory: 498.836 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 1m 22s
