
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pslog_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004009f8 <.init>:
  4009f8:	stp	x29, x30, [sp, #-16]!
  4009fc:	mov	x29, sp
  400a00:	bl	400bf0 <fprintf@plt+0x60>
  400a04:	ldp	x29, x30, [sp], #16
  400a08:	ret

Disassembly of section .plt:

0000000000400a10 <strlen@plt-0x20>:
  400a10:	stp	x16, x30, [sp, #-16]!
  400a14:	adrp	x16, 411000 <fprintf@plt+0x10470>
  400a18:	ldr	x17, [x16, #4088]
  400a1c:	add	x16, x16, #0xff8
  400a20:	br	x17
  400a24:	nop
  400a28:	nop
  400a2c:	nop

0000000000400a30 <strlen@plt>:
  400a30:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400a34:	ldr	x17, [x16]
  400a38:	add	x16, x16, #0x0
  400a3c:	br	x17

0000000000400a40 <exit@plt>:
  400a40:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400a44:	ldr	x17, [x16, #8]
  400a48:	add	x16, x16, #0x8
  400a4c:	br	x17

0000000000400a50 <perror@plt>:
  400a50:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400a54:	ldr	x17, [x16, #16]
  400a58:	add	x16, x16, #0x10
  400a5c:	br	x17

0000000000400a60 <readlink@plt>:
  400a60:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400a64:	ldr	x17, [x16, #24]
  400a68:	add	x16, x16, #0x18
  400a6c:	br	x17

0000000000400a70 <opendir@plt>:
  400a70:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400a74:	ldr	x17, [x16, #32]
  400a78:	add	x16, x16, #0x20
  400a7c:	br	x17

0000000000400a80 <asprintf@plt>:
  400a80:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400a84:	ldr	x17, [x16, #40]
  400a88:	add	x16, x16, #0x28
  400a8c:	br	x17

0000000000400a90 <malloc@plt>:
  400a90:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400a94:	ldr	x17, [x16, #48]
  400a98:	add	x16, x16, #0x30
  400a9c:	br	x17

0000000000400aa0 <__libc_start_main@plt>:
  400aa0:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400aa4:	ldr	x17, [x16, #56]
  400aa8:	add	x16, x16, #0x38
  400aac:	br	x17

0000000000400ab0 <memset@plt>:
  400ab0:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400ab4:	ldr	x17, [x16, #64]
  400ab8:	add	x16, x16, #0x40
  400abc:	br	x17

0000000000400ac0 <readdir@plt>:
  400ac0:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400ac4:	ldr	x17, [x16, #72]
  400ac8:	add	x16, x16, #0x48
  400acc:	br	x17

0000000000400ad0 <closedir@plt>:
  400ad0:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400ad4:	ldr	x17, [x16, #80]
  400ad8:	add	x16, x16, #0x50
  400adc:	br	x17

0000000000400ae0 <__stack_chk_fail@plt>:
  400ae0:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400ae4:	ldr	x17, [x16, #88]
  400ae8:	add	x16, x16, #0x58
  400aec:	br	x17

0000000000400af0 <__gmon_start__@plt>:
  400af0:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400af4:	ldr	x17, [x16, #96]
  400af8:	add	x16, x16, #0x60
  400afc:	br	x17

0000000000400b00 <abort@plt>:
  400b00:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b04:	ldr	x17, [x16, #104]
  400b08:	add	x16, x16, #0x68
  400b0c:	br	x17

0000000000400b10 <strcmp@plt>:
  400b10:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b14:	ldr	x17, [x16, #112]
  400b18:	add	x16, x16, #0x70
  400b1c:	br	x17

0000000000400b20 <free@plt>:
  400b20:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b24:	ldr	x17, [x16, #120]
  400b28:	add	x16, x16, #0x78
  400b2c:	br	x17

0000000000400b30 <fwrite@plt>:
  400b30:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b34:	ldr	x17, [x16, #128]
  400b38:	add	x16, x16, #0x80
  400b3c:	br	x17

0000000000400b40 <strncat@plt>:
  400b40:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b44:	ldr	x17, [x16, #136]
  400b48:	add	x16, x16, #0x88
  400b4c:	br	x17

0000000000400b50 <regexec@plt>:
  400b50:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b54:	ldr	x17, [x16, #144]
  400b58:	add	x16, x16, #0x90
  400b5c:	br	x17

0000000000400b60 <regfree@plt>:
  400b60:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b64:	ldr	x17, [x16, #152]
  400b68:	add	x16, x16, #0x98
  400b6c:	br	x17

0000000000400b70 <regcomp@plt>:
  400b70:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b74:	ldr	x17, [x16, #160]
  400b78:	add	x16, x16, #0xa0
  400b7c:	br	x17

0000000000400b80 <strncpy@plt>:
  400b80:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b84:	ldr	x17, [x16, #168]
  400b88:	add	x16, x16, #0xa8
  400b8c:	br	x17

0000000000400b90 <fprintf@plt>:
  400b90:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b94:	ldr	x17, [x16, #176]
  400b98:	add	x16, x16, #0xb0
  400b9c:	br	x17

Disassembly of section .text:

0000000000400ba0 <.text>:
  400ba0:	mov	x29, #0x0                   	// #0
  400ba4:	mov	x30, #0x0                   	// #0
  400ba8:	mov	x5, x0
  400bac:	ldr	x1, [sp]
  400bb0:	add	x2, sp, #0x8
  400bb4:	mov	x6, sp
  400bb8:	movz	x0, #0x0, lsl #48
  400bbc:	movk	x0, #0x0, lsl #32
  400bc0:	movk	x0, #0x40, lsl #16
  400bc4:	movk	x0, #0xd0c
  400bc8:	movz	x3, #0x0, lsl #48
  400bcc:	movk	x3, #0x0, lsl #32
  400bd0:	movk	x3, #0x40, lsl #16
  400bd4:	movk	x3, #0x1020
  400bd8:	movz	x4, #0x0, lsl #48
  400bdc:	movk	x4, #0x0, lsl #32
  400be0:	movk	x4, #0x40, lsl #16
  400be4:	movk	x4, #0x10a0
  400be8:	bl	400aa0 <__libc_start_main@plt>
  400bec:	bl	400b00 <abort@plt>
  400bf0:	adrp	x0, 411000 <fprintf@plt+0x10470>
  400bf4:	ldr	x0, [x0, #4064]
  400bf8:	cbz	x0, 400c00 <fprintf@plt+0x70>
  400bfc:	b	400af0 <__gmon_start__@plt>
  400c00:	ret
  400c04:	nop
  400c08:	adrp	x0, 412000 <strlen@GLIBC_2.17>
  400c0c:	add	x0, x0, #0xc8
  400c10:	adrp	x1, 412000 <strlen@GLIBC_2.17>
  400c14:	add	x1, x1, #0xc8
  400c18:	cmp	x1, x0
  400c1c:	b.eq	400c34 <fprintf@plt+0xa4>  // b.none
  400c20:	adrp	x1, 401000 <fprintf@plt+0x470>
  400c24:	ldr	x1, [x1, #192]
  400c28:	cbz	x1, 400c34 <fprintf@plt+0xa4>
  400c2c:	mov	x16, x1
  400c30:	br	x16
  400c34:	ret
  400c38:	adrp	x0, 412000 <strlen@GLIBC_2.17>
  400c3c:	add	x0, x0, #0xc8
  400c40:	adrp	x1, 412000 <strlen@GLIBC_2.17>
  400c44:	add	x1, x1, #0xc8
  400c48:	sub	x1, x1, x0
  400c4c:	lsr	x2, x1, #63
  400c50:	add	x1, x2, x1, asr #3
  400c54:	cmp	xzr, x1, asr #1
  400c58:	asr	x1, x1, #1
  400c5c:	b.eq	400c74 <fprintf@plt+0xe4>  // b.none
  400c60:	adrp	x2, 401000 <fprintf@plt+0x470>
  400c64:	ldr	x2, [x2, #200]
  400c68:	cbz	x2, 400c74 <fprintf@plt+0xe4>
  400c6c:	mov	x16, x2
  400c70:	br	x16
  400c74:	ret
  400c78:	stp	x29, x30, [sp, #-32]!
  400c7c:	mov	x29, sp
  400c80:	str	x19, [sp, #16]
  400c84:	adrp	x19, 412000 <strlen@GLIBC_2.17>
  400c88:	ldrb	w0, [x19, #216]
  400c8c:	cbnz	w0, 400c9c <fprintf@plt+0x10c>
  400c90:	bl	400c08 <fprintf@plt+0x78>
  400c94:	mov	w0, #0x1                   	// #1
  400c98:	strb	w0, [x19, #216]
  400c9c:	ldr	x19, [sp, #16]
  400ca0:	ldp	x29, x30, [sp], #32
  400ca4:	ret
  400ca8:	b	400c38 <fprintf@plt+0xa8>
  400cac:	stp	x29, x30, [sp, #-32]!
  400cb0:	str	x19, [sp, #16]
  400cb4:	mov	x29, sp
  400cb8:	adrp	x19, 412000 <strlen@GLIBC_2.17>
  400cbc:	ldr	x0, [x19, #200]
  400cc0:	adrp	x1, 401000 <fprintf@plt+0x470>
  400cc4:	adrp	x2, 401000 <fprintf@plt+0x470>
  400cc8:	add	x1, x1, #0xd0
  400ccc:	add	x2, x2, #0xe3
  400cd0:	bl	400b90 <fprintf@plt>
  400cd4:	ldr	x3, [x19, #200]
  400cd8:	adrp	x0, 401000 <fprintf@plt+0x470>
  400cdc:	add	x0, x0, #0xe8
  400ce0:	mov	w1, #0x25                  	// #37
  400ce4:	mov	w2, #0x1                   	// #1
  400ce8:	bl	400b30 <fwrite@plt>
  400cec:	ldr	x3, [x19, #200]
  400cf0:	ldr	x19, [sp, #16]
  400cf4:	adrp	x0, 401000 <fprintf@plt+0x470>
  400cf8:	add	x0, x0, #0x10e
  400cfc:	mov	w1, #0xe2                  	// #226
  400d00:	mov	w2, #0x1                   	// #1
  400d04:	ldp	x29, x30, [sp], #32
  400d08:	b	400b30 <fwrite@plt>
  400d0c:	stp	x29, x30, [sp, #-80]!
  400d10:	stp	x28, x25, [sp, #16]
  400d14:	stp	x24, x23, [sp, #32]
  400d18:	stp	x22, x21, [sp, #48]
  400d1c:	stp	x20, x19, [sp, #64]
  400d20:	mov	x29, sp
  400d24:	sub	sp, sp, #0x1, lsl #12
  400d28:	sub	sp, sp, #0xa0
  400d2c:	adrp	x8, 411000 <fprintf@plt+0x10470>
  400d30:	ldr	x8, [x8, #3552]
  400d34:	cmp	w0, #0x1
  400d38:	stur	x8, [x29, #-8]
  400d3c:	str	xzr, [sp, #8]
  400d40:	b.le	400fd4 <fprintf@plt+0x444>
  400d44:	mov	x20, x1
  400d48:	adrp	x1, 401000 <fprintf@plt+0x470>
  400d4c:	add	x1, x1, #0x1f1
  400d50:	add	x0, sp, #0x10
  400d54:	mov	w2, #0x9                   	// #9
  400d58:	bl	400b70 <regcomp@plt>
  400d5c:	ldr	x1, [x20, #8]
  400d60:	add	x0, sp, #0x10
  400d64:	mov	x2, xzr
  400d68:	mov	x3, xzr
  400d6c:	mov	w4, wzr
  400d70:	bl	400b50 <regexec@plt>
  400d74:	cbnz	w0, 400fd8 <fprintf@plt+0x448>
  400d78:	ldr	x19, [x20, #8]
  400d7c:	adrp	x0, 401000 <fprintf@plt+0x470>
  400d80:	add	x0, x0, #0x238
  400d84:	mov	x1, x19
  400d88:	bl	400b10 <strcmp@plt>
  400d8c:	cbz	w0, 400f20 <fprintf@plt+0x390>
  400d90:	adrp	x0, 401000 <fprintf@plt+0x470>
  400d94:	add	x0, x0, #0x23b
  400d98:	mov	x1, x19
  400d9c:	bl	400b10 <strcmp@plt>
  400da0:	cbz	w0, 400f20 <fprintf@plt+0x390>
  400da4:	add	x0, sp, #0x10
  400da8:	bl	400b60 <regfree@plt>
  400dac:	adrp	x1, 401000 <fprintf@plt+0x470>
  400db0:	add	x1, x1, #0x245
  400db4:	add	x0, sp, #0x50
  400db8:	mov	w2, #0x9                   	// #9
  400dbc:	bl	400b70 <regcomp@plt>
  400dc0:	mov	w0, #0x1001                	// #4097
  400dc4:	bl	400a90 <malloc@plt>
  400dc8:	cbz	x0, 400f74 <fprintf@plt+0x3e4>
  400dcc:	ldr	x2, [x20, #8]
  400dd0:	mov	x19, x0
  400dd4:	ldrb	w8, [x2]
  400dd8:	cmp	w8, #0x2f
  400ddc:	b.ne	400f00 <fprintf@plt+0x370>  // b.any
  400de0:	adrp	x1, 401000 <fprintf@plt+0x470>
  400de4:	add	x1, x1, #0x25c
  400de8:	add	x0, sp, #0x8
  400dec:	bl	400a80 <asprintf@plt>
  400df0:	tbnz	w0, #31, 400f14 <fprintf@plt+0x384>
  400df4:	ldr	x0, [sp, #8]
  400df8:	bl	400a70 <opendir@plt>
  400dfc:	cbz	x0, 400f84 <fprintf@plt+0x3f4>
  400e00:	adrp	x23, 412000 <strlen@GLIBC_2.17>
  400e04:	mov	x21, x0
  400e08:	ldr	x0, [x23, #208]
  400e0c:	ldr	x2, [x20, #8]
  400e10:	adrp	x1, 401000 <fprintf@plt+0x470>
  400e14:	add	x1, x1, #0x274
  400e18:	bl	400b90 <fprintf@plt>
  400e1c:	mov	x0, x21
  400e20:	bl	400ac0 <readdir@plt>
  400e24:	cbz	x0, 400ed0 <fprintf@plt+0x340>
  400e28:	adrp	x20, 401000 <fprintf@plt+0x470>
  400e2c:	mov	x22, x0
  400e30:	mov	w24, #0x1000                	// #4096
  400e34:	add	x25, sp, #0x94
  400e38:	add	x20, x20, #0x280
  400e3c:	b	400e64 <fprintf@plt+0x2d4>
  400e40:	add	x0, sp, #0x94
  400e44:	mov	w2, #0x1001                	// #4097
  400e48:	mov	w1, wzr
  400e4c:	strb	wzr, [x19]
  400e50:	bl	400ab0 <memset@plt>
  400e54:	mov	x0, x21
  400e58:	bl	400ac0 <readdir@plt>
  400e5c:	mov	x22, x0
  400e60:	cbz	x0, 400ed0 <fprintf@plt+0x340>
  400e64:	ldr	x1, [sp, #8]
  400e68:	mov	w2, #0x1000                	// #4096
  400e6c:	mov	x0, x19
  400e70:	bl	400b80 <strncpy@plt>
  400e74:	add	x22, x22, #0x13
  400e78:	bl	400a30 <strlen@plt>
  400e7c:	sub	x2, x24, x0
  400e80:	mov	x0, x19
  400e84:	mov	x1, x22
  400e88:	bl	400b40 <strncat@plt>
  400e8c:	add	x1, sp, #0x94
  400e90:	mov	w2, #0xfff                 	// #4095
  400e94:	bl	400a60 <readlink@plt>
  400e98:	add	x8, x0, x25
  400e9c:	add	x0, sp, #0x50
  400ea0:	add	x1, sp, #0x94
  400ea4:	mov	x2, xzr
  400ea8:	mov	x3, xzr
  400eac:	mov	w4, wzr
  400eb0:	strb	wzr, [x8, #1]
  400eb4:	bl	400b50 <regexec@plt>
  400eb8:	cbnz	w0, 400e40 <fprintf@plt+0x2b0>
  400ebc:	ldr	x0, [x23, #208]
  400ec0:	add	x2, sp, #0x94
  400ec4:	mov	x1, x20
  400ec8:	bl	400b90 <fprintf@plt>
  400ecc:	b	400e40 <fprintf@plt+0x2b0>
  400ed0:	mov	x0, x19
  400ed4:	bl	400b20 <free@plt>
  400ed8:	ldr	x0, [sp, #8]
  400edc:	bl	400b20 <free@plt>
  400ee0:	add	x0, sp, #0x50
  400ee4:	bl	400b60 <regfree@plt>
  400ee8:	mov	x0, x21
  400eec:	bl	400ad0 <closedir@plt>
  400ef0:	cbz	w0, 400f9c <fprintf@plt+0x40c>
  400ef4:	adrp	x0, 401000 <fprintf@plt+0x470>
  400ef8:	add	x0, x0, #0x28e
  400efc:	b	400f7c <fprintf@plt+0x3ec>
  400f00:	adrp	x1, 401000 <fprintf@plt+0x470>
  400f04:	add	x1, x1, #0x256
  400f08:	add	x0, sp, #0x8
  400f0c:	bl	400a80 <asprintf@plt>
  400f10:	tbz	w0, #31, 400df4 <fprintf@plt+0x264>
  400f14:	adrp	x0, 401000 <fprintf@plt+0x470>
  400f18:	add	x0, x0, #0x263
  400f1c:	b	400f7c <fprintf@plt+0x3ec>
  400f20:	adrp	x19, 412000 <strlen@GLIBC_2.17>
  400f24:	ldr	x0, [x19, #200]
  400f28:	adrp	x1, 401000 <fprintf@plt+0x470>
  400f2c:	adrp	x2, 401000 <fprintf@plt+0x470>
  400f30:	add	x1, x1, #0xd0
  400f34:	add	x2, x2, #0xe3
  400f38:	bl	400b90 <fprintf@plt>
  400f3c:	ldr	x3, [x19, #200]
  400f40:	adrp	x0, 401000 <fprintf@plt+0x470>
  400f44:	add	x0, x0, #0xe8
  400f48:	mov	w1, #0x25                  	// #37
  400f4c:	mov	w2, #0x1                   	// #1
  400f50:	bl	400b30 <fwrite@plt>
  400f54:	ldr	x3, [x19, #200]
  400f58:	adrp	x0, 401000 <fprintf@plt+0x470>
  400f5c:	add	x0, x0, #0x10e
  400f60:	mov	w1, #0xe2                  	// #226
  400f64:	mov	w2, #0x1                   	// #1
  400f68:	bl	400b30 <fwrite@plt>
  400f6c:	mov	w0, wzr
  400f70:	b	400f9c <fprintf@plt+0x40c>
  400f74:	adrp	x0, 401000 <fprintf@plt+0x470>
  400f78:	add	x0, x0, #0x24f
  400f7c:	bl	400a50 <perror@plt>
  400f80:	b	400f98 <fprintf@plt+0x408>
  400f84:	adrp	x0, 401000 <fprintf@plt+0x470>
  400f88:	add	x0, x0, #0x26c
  400f8c:	bl	400a50 <perror@plt>
  400f90:	ldr	x0, [sp, #8]
  400f94:	bl	400b20 <free@plt>
  400f98:	mov	w0, #0x1                   	// #1
  400f9c:	adrp	x9, 411000 <fprintf@plt+0x10470>
  400fa0:	ldur	x8, [x29, #-8]
  400fa4:	ldr	x9, [x9, #3552]
  400fa8:	cmp	x9, x8
  400fac:	b.ne	400fd0 <fprintf@plt+0x440>  // b.any
  400fb0:	add	sp, sp, #0x1, lsl #12
  400fb4:	add	sp, sp, #0xa0
  400fb8:	ldp	x20, x19, [sp, #64]
  400fbc:	ldp	x22, x21, [sp, #48]
  400fc0:	ldp	x24, x23, [sp, #32]
  400fc4:	ldp	x28, x25, [sp, #16]
  400fc8:	ldp	x29, x30, [sp], #80
  400fcc:	ret
  400fd0:	bl	400ae0 <__stack_chk_fail@plt>
  400fd4:	bl	400ff4 <fprintf@plt+0x464>
  400fd8:	adrp	x8, 412000 <strlen@GLIBC_2.17>
  400fdc:	ldr	x0, [x8, #200]
  400fe0:	ldr	x2, [x20, #8]
  400fe4:	adrp	x1, 401000 <fprintf@plt+0x470>
  400fe8:	add	x1, x1, #0x218
  400fec:	bl	400b90 <fprintf@plt>
  400ff0:	bl	400ff4 <fprintf@plt+0x464>
  400ff4:	stp	x29, x30, [sp, #-16]!
  400ff8:	mov	x29, sp
  400ffc:	adrp	x8, 412000 <strlen@GLIBC_2.17>
  401000:	ldr	x3, [x8, #200]
  401004:	adrp	x0, 401000 <fprintf@plt+0x470>
  401008:	add	x0, x0, #0x297
  40100c:	mov	w1, #0x5c                  	// #92
  401010:	mov	w2, #0x1                   	// #1
  401014:	bl	400b30 <fwrite@plt>
  401018:	mov	w0, #0xff                  	// #255
  40101c:	bl	400a40 <exit@plt>
  401020:	stp	x29, x30, [sp, #-64]!
  401024:	mov	x29, sp
  401028:	stp	x19, x20, [sp, #16]
  40102c:	adrp	x20, 411000 <fprintf@plt+0x10470>
  401030:	add	x20, x20, #0xdd8
  401034:	stp	x21, x22, [sp, #32]
  401038:	adrp	x21, 411000 <fprintf@plt+0x10470>
  40103c:	add	x21, x21, #0xdd0
  401040:	sub	x20, x20, x21
  401044:	mov	w22, w0
  401048:	stp	x23, x24, [sp, #48]
  40104c:	mov	x23, x1
  401050:	mov	x24, x2
  401054:	bl	4009f8 <strlen@plt-0x38>
  401058:	cmp	xzr, x20, asr #3
  40105c:	b.eq	401088 <fprintf@plt+0x4f8>  // b.none
  401060:	asr	x20, x20, #3
  401064:	mov	x19, #0x0                   	// #0
  401068:	ldr	x3, [x21, x19, lsl #3]
  40106c:	mov	x2, x24
  401070:	add	x19, x19, #0x1
  401074:	mov	x1, x23
  401078:	mov	w0, w22
  40107c:	blr	x3
  401080:	cmp	x20, x19
  401084:	b.ne	401068 <fprintf@plt+0x4d8>  // b.any
  401088:	ldp	x19, x20, [sp, #16]
  40108c:	ldp	x21, x22, [sp, #32]
  401090:	ldp	x23, x24, [sp, #48]
  401094:	ldp	x29, x30, [sp], #64
  401098:	ret
  40109c:	nop
  4010a0:	ret

Disassembly of section .fini:

00000000004010a4 <.fini>:
  4010a4:	stp	x29, x30, [sp, #-16]!
  4010a8:	mov	x29, sp
  4010ac:	ldp	x29, x30, [sp], #16
  4010b0:	ret
