[07/17 14:02:22      0s] 
[07/17 14:02:22      0s] Cadence Innovus(TM) Implementation System.
[07/17 14:02:22      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/17 14:02:22      0s] 
[07/17 14:02:22      0s] Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
[07/17 14:02:22      0s] Options:	-no_gui -batch -execute set NETLIST_DIR "/home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/synthesis/cpV1_clkP1_drcV1/results"; set TOP_NAME "des3"; set FILE_FORMAT "verilog"; set CLOCK_NAME "clk"; set clk_period 1.;  -files /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/config.tcl /home/yl996/proj/mcp-eda-example/scripts/FreePDK45/tech.tcl /home/yl996/proj/mcp-eda-example/scripts/FreePDK45/backend/1_setup.tcl /home/yl996/proj/mcp-eda-example/scripts/FreePDK45/backend/2_floorplan.tcl 
[07/17 14:02:22      0s] Date:		Thu Jul 17 14:02:22 2025
[07/17 14:02:22      0s] Host:		hl279-cmp-00.egr.duke.edu (x86_64 w/Linux 4.18.0-553.58.1.el8_10.x86_64) (12cores*48cpus*Intel(R) Xeon(R) CPU E5-2687W v4 @ 3.00GHz 30720KB)
[07/17 14:02:22      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[07/17 14:02:22      0s] 
[07/17 14:02:22      0s] License:
[07/17 14:02:22      0s] 		[14:02:22.228698] Configured Lic search path (21.01-s002): 27400@license06.egr.duke.edu:27500@license01.egr.duke.edu

[07/17 14:02:22      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[07/17 14:02:22      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/17 14:02:36     13s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
[07/17 14:02:38     16s] @(#)CDS: NanoRoute 21.17-s075_1 NR230308-2354/21_17-UB (database version 18.20.604) {superthreading v2.17}
[07/17 14:02:38     16s] @(#)CDS: AAE 21.17-s026 (64bit) 03/15/2023 (Linux 3.10.0-693.el7.x86_64)
[07/17 14:02:38     16s] @(#)CDS: CTE 21.17-s025_1 () Mar 14 2023 11:00:06 ( )
[07/17 14:02:38     16s] @(#)CDS: SYNTECH 21.17-s007_1 () Feb 20 2023 06:56:35 ( )
[07/17 14:02:38     16s] @(#)CDS: CPE v21.17-s068
[07/17 14:02:38     16s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[07/17 14:02:38     16s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[07/17 14:02:38     16s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[07/17 14:02:38     16s] @(#)CDS: RCDB 11.15.0
[07/17 14:02:38     16s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[07/17 14:02:38     16s] @(#)CDS: SystemPlanner-21.17Rel-10251 (21.17) (2023-02-02 17:22:51+0800)
[07/17 14:02:38     16s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3170005_hl279-cmp-00.egr.duke.edu_yl996_IhmW4h.

[07/17 14:02:38     16s] Change the soft stacksize limit to 0.2%RAM (1030 mbytes). Set global soft_stack_size_limit to change the value.
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] **INFO:  MMMC transition support version v31-84 
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/17 14:02:40     18s] <CMD> suppressMessage ENCEXT-2799
[07/17 14:02:40     18s] Executing cmd 'set NETLIST_DIR "/home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/synthesis/cpV1_clkP1_drcV1/results"; set TOP_NAME "des3"; set FILE_FORMAT "verilog"; set CLOCK_NAME "clk"; set clk_period 1.; ' ...
[07/17 14:02:40     18s] Sourcing file "/home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/config.tcl" ...
[07/17 14:02:40     18s] Sourcing file "/home/yl996/proj/mcp-eda-example/scripts/FreePDK45/tech.tcl" ...
[07/17 14:02:40     18s] Sourcing file "/home/yl996/proj/mcp-eda-example/scripts/FreePDK45/backend/1_setup.tcl" ...
[07/17 14:02:40     18s] <CMD> setMultiCpuUsage -localCpu 8
[07/17 14:02:40     18s] <CMD> setLibraryUnit -cap 1pf -time 1ns
[07/17 14:02:40     18s] <CMD> create_library_set -name slow -timing [list $slow_lib [prefix_lib $openram_lib(slow) $OPENRAM_MACRO_LIB_DIR]]
[07/17 14:02:40     18s] <CMD> create_library_set -name typical -timing [list $typical_lib [prefix_lib $openram_lib(typical) $OPENRAM_MACRO_LIB_DIR]]
[07/17 14:02:40     18s] <CMD> create_library_set -name fast -timing [list $fast_lib [prefix_lib $openram_lib(fast) $OPENRAM_MACRO_LIB_DIR]]
[07/17 14:02:40     18s] <CMD> create_rc_corner -name default -cap_table $cap_tbl_file -T 25
[07/17 14:02:40     18s] <CMD> create_delay_corner -name slow -library_set slow -rc_corner default
[07/17 14:02:40     18s] <CMD> create_delay_corner -name typical -library_set typical -rc_corner default
[07/17 14:02:40     18s] <CMD> create_delay_corner -name fast -library_set fast -rc_corner default
[07/17 14:02:40     18s] <CMD> create_constraint_mode -name default -sdc_files ${SDC_FILE}
[07/17 14:02:40     18s] <CMD> create_analysis_view -name best -constraint_mode default -delay_corner fast
[07/17 14:02:40     18s] <CMD> create_analysis_view -name worst -constraint_mode default -delay_corner slow
[07/17 14:02:40     18s] <CMD> create_analysis_view -name normal -constraint_mode default -delay_corner typical 
[07/17 14:02:40     18s] <CMD> set init_lef_file {/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_1024x136_17.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_128x44.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_20x64.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_22x64.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_256x64.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_45x512.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_512x45.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_512x64.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_64x160_20.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_64x176_22.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_64x20_64.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_64x40_20.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_64x44_22.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_64x512.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_64x80_20.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_64x88_22.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_11x128.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_120x16.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_128x120_30.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_128x124_31.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_128x32_32.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_128x40.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_128x44_11.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_128x4_1.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_128x52_13.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_128x56_14.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_12x256.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_13x128.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_14x128.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_16x120.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_16x32_32.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_16x72.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_2048x8_2.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_256x128_64.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_256x48_12.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_256x4_1.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_27x96_32.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_28x128_32.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_31x128.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_32x120.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_32x128_32.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_32x240.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_32x32.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_32x32_32.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_32x64_32.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_32x72.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_32x96_32.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_34x128_32.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_38x96_32.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_40x128.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_40x240.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_40x64_32.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_40x72.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_48x32_32.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_512x64_64.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_64x32_32.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_64x512.lef /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_96x32_32.lef}
[07/17 14:02:40     18s] <CMD> set init_verilog /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/synthesis/cpV1_clkP1_drcV1/results/des3.mapped.v
[07/17 14:02:40     18s] <CMD> set init_pwr_net VDD
[07/17 14:02:40     18s] <CMD> set init_gnd_net VSS
[07/17 14:02:40     18s] <CMD> init_design -setup worst -hold best
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
[07/17 14:02:40     18s] Set DBUPerIGU to M2 pitch 380.
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_1024x136_17.lef ...
[07/17 14:02:40     18s] **ERROR: (IMPLF-82):	The y coordinate value 61.3175
in pin 'addr0[2]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 61.4525
in pin 'addr0[2]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 64.0475
in pin 'addr0[3]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 64.1825
in pin 'addr0[3]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 66.2575
in pin 'addr0[4]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 66.3925
in pin 'addr0[4]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 68.9875
in pin 'addr0[5]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 69.1225
in pin 'addr0[5]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 71.1975
in pin 'addr0[6]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 71.3325
in pin 'addr0[6]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 73.9275
in pin 'addr0[7]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 74.0625
in pin 'addr0[7]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 76.1375
in pin 'addr0[8]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 76.2725
in pin 'addr0[8]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 78.8675
in pin 'addr0[9]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 79.0025
in pin 'addr0[9]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 5.6775
in pin 'csb0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 5.8125
in pin 'csb0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 8.4075
in pin 'web0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 8.5425
in pin 'web0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**WARN: (EMS-27):	Message (IMPLF-82) has exceeded the current message display limit of 20.
[07/17 14:02:40     18s] To increase the message display limit, refer to the product command reference manual.
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_128x44.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_20x64.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_22x64.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_256x64.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_45x512.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_512x45.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_512x64.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_64x160_20.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_64x176_22.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_64x20_64.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_64x40_20.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_64x44_22.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_64x512.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_64x80_20.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1rw0r_64x88_22.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_11x128.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_120x16.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_128x120_30.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_128x124_31.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_128x32_32.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_128x40.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_128x44_11.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_128x4_1.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_128x52_13.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_128x56_14.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_12x256.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_13x128.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_14x128.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_16x120.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_16x32_32.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_16x72.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_2048x8_2.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_256x128_64.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_256x48_12.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_256x4_1.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_27x96_32.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_28x128_32.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_31x128.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_32x120.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_32x128_32.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_32x240.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_32x32.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_32x32_32.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_32x64_32.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_32x72.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_32x96_32.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_34x128_32.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_38x96_32.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_40x128.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_40x240.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_40x64_32.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_40x72.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_48x32_32.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_512x64_64.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_64x32_32.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_64x512.lef ...
[07/17 14:02:40     18s] 
[07/17 14:02:40     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/lef/freepdk45_sram_1w1r_96x32_32.lef ...
[07/17 14:02:40     18s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[07/17 14:02:40     18s] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib.
[07/17 14:02:41     23s] Read 134 cells in library NangateOpenCellLibrary.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_1024x136_17/freepdk45_sram_1rw0r_1024x136_17_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1rw0r_1024x136_17_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_128x44/freepdk45_sram_1rw0r_128x44_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1rw0r_128x44_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_20x64/freepdk45_sram_1rw0r_20x64_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1rw0r_20x64_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_22x64/freepdk45_sram_1rw0r_22x64_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1rw0r_22x64_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_256x64/freepdk45_sram_1rw0r_256x64_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1rw0r_256x64_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_45x512/freepdk45_sram_1rw0r_45x512_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1rw0r_45x512_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x45/freepdk45_sram_1rw0r_512x45_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1rw0r_512x45_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x64/freepdk45_sram_1rw0r_512x64_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1rw0r_512x64_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x160_20/freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x176_22/freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x20_64/freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x40_20/freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x44_22/freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x512/freepdk45_sram_1rw0r_64x512_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1rw0r_64x512_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x80_20/freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x88_22/freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_120x16/freepdk45_sram_1w1r_120x16_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_120x16_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x120_30/freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x124_31/freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x32_32/freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x40/freepdk45_sram_1w1r_128x40_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_128x40_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x44_11/freepdk45_sram_1w1r_128x44_11_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_128x44_11_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x4_1/freepdk45_sram_1w1r_128x4_1_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_128x4_1_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x52_13/freepdk45_sram_1w1r_128x52_13_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_128x52_13_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x56_14/freepdk45_sram_1w1r_128x56_14_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_128x56_14_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x120/freepdk45_sram_1w1r_16x120_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_16x120_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x32_32/freepdk45_sram_1w1r_16x32_32_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_16x32_32_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x72/freepdk45_sram_1w1r_16x72_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_16x72_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_2048x8_2/freepdk45_sram_1w1r_2048x8_2_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_2048x8_2_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x128_64/freepdk45_sram_1w1r_256x128_64_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_256x128_64_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x48_12/freepdk45_sram_1w1r_256x48_12_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_256x48_12_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x4_1/freepdk45_sram_1w1r_256x4_1_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_256x4_1_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_27x96_32/freepdk45_sram_1w1r_27x96_32_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_27x96_32_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_28x128_32/freepdk45_sram_1w1r_28x128_32_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_28x128_32_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_31x128/freepdk45_sram_1w1r_31x128_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_31x128_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x120/freepdk45_sram_1w1r_32x120_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_32x120_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x128_32/freepdk45_sram_1w1r_32x128_32_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_32x128_32_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x240/freepdk45_sram_1w1r_32x240_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_32x240_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32/freepdk45_sram_1w1r_32x32_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_32x32_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32_32/freepdk45_sram_1w1r_32x32_32_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_32x32_32_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x64_32/freepdk45_sram_1w1r_32x64_32_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_32x64_32_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x72/freepdk45_sram_1w1r_32x72_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_32x72_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x96_32/freepdk45_sram_1w1r_32x96_32_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_32x96_32_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_34x128_32/freepdk45_sram_1w1r_34x128_32_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_34x128_32_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_38x96_32/freepdk45_sram_1w1r_38x96_32_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_38x96_32_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x128/freepdk45_sram_1w1r_40x128_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_40x128_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x240/freepdk45_sram_1w1r_40x240_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_40x240_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x64_32/freepdk45_sram_1w1r_40x64_32_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_40x64_32_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x72/freepdk45_sram_1w1r_40x72_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_40x72_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_48x32_32/freepdk45_sram_1w1r_48x32_32_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_48x32_32_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_512x64_64/freepdk45_sram_1w1r_512x64_64_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_512x64_64_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x32_32/freepdk45_sram_1w1r_64x32_32_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_64x32_32_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x512/freepdk45_sram_1w1r_64x512_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_64x512_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Reading slow timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_96x32_32/freepdk45_sram_1w1r_96x32_32_SS_0p95V_125C.lib.
[07/17 14:02:41     23s] Read 1 cells in library freepdk45_sram_1w1r_96x32_32_SS_0p95V_125C_lib.
[07/17 14:02:41     23s] Library reading multithread flow ended.
[07/17 14:02:41     23s] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_fast_ccs.lib.
[07/17 14:02:41     28s] Read 134 cells in library NangateOpenCellLibrary.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_1024x136_17/freepdk45_sram_1rw0r_1024x136_17_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1rw0r_1024x136_17_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_128x44/freepdk45_sram_1rw0r_128x44_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1rw0r_128x44_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_20x64/freepdk45_sram_1rw0r_20x64_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1rw0r_20x64_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_22x64/freepdk45_sram_1rw0r_22x64_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1rw0r_22x64_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_256x64/freepdk45_sram_1rw0r_256x64_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1rw0r_256x64_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_45x512/freepdk45_sram_1rw0r_45x512_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1rw0r_45x512_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x45/freepdk45_sram_1rw0r_512x45_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1rw0r_512x45_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x64/freepdk45_sram_1rw0r_512x64_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1rw0r_512x64_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x160_20/freepdk45_sram_1rw0r_64x160_20_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1rw0r_64x160_20_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x176_22/freepdk45_sram_1rw0r_64x176_22_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1rw0r_64x176_22_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x20_64/freepdk45_sram_1rw0r_64x20_64_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1rw0r_64x20_64_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x40_20/freepdk45_sram_1rw0r_64x40_20_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1rw0r_64x40_20_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x44_22/freepdk45_sram_1rw0r_64x44_22_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1rw0r_64x44_22_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x512/freepdk45_sram_1rw0r_64x512_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1rw0r_64x512_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x80_20/freepdk45_sram_1rw0r_64x80_20_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1rw0r_64x80_20_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x88_22/freepdk45_sram_1rw0r_64x88_22_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1rw0r_64x88_22_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_120x16/freepdk45_sram_1w1r_120x16_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_120x16_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x120_30/freepdk45_sram_1w1r_128x120_30_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_128x120_30_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x124_31/freepdk45_sram_1w1r_128x124_31_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_128x124_31_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x32_32/freepdk45_sram_1w1r_128x32_32_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_128x32_32_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x40/freepdk45_sram_1w1r_128x40_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_128x40_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x44_11/freepdk45_sram_1w1r_128x44_11_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_128x44_11_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x4_1/freepdk45_sram_1w1r_128x4_1_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_128x4_1_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x52_13/freepdk45_sram_1w1r_128x52_13_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_128x52_13_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x56_14/freepdk45_sram_1w1r_128x56_14_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_128x56_14_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x120/freepdk45_sram_1w1r_16x120_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_16x120_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x32_32/freepdk45_sram_1w1r_16x32_32_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_16x32_32_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x72/freepdk45_sram_1w1r_16x72_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_16x72_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_2048x8_2/freepdk45_sram_1w1r_2048x8_2_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_2048x8_2_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x128_64/freepdk45_sram_1w1r_256x128_64_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_256x128_64_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x48_12/freepdk45_sram_1w1r_256x48_12_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_256x48_12_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x4_1/freepdk45_sram_1w1r_256x4_1_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_256x4_1_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_27x96_32/freepdk45_sram_1w1r_27x96_32_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_27x96_32_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_28x128_32/freepdk45_sram_1w1r_28x128_32_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_28x128_32_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_31x128/freepdk45_sram_1w1r_31x128_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_31x128_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x120/freepdk45_sram_1w1r_32x120_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_32x120_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x128_32/freepdk45_sram_1w1r_32x128_32_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_32x128_32_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x240/freepdk45_sram_1w1r_32x240_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_32x240_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32/freepdk45_sram_1w1r_32x32_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_32x32_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32_32/freepdk45_sram_1w1r_32x32_32_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_32x32_32_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x64_32/freepdk45_sram_1w1r_32x64_32_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_32x64_32_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x72/freepdk45_sram_1w1r_32x72_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_32x72_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x96_32/freepdk45_sram_1w1r_32x96_32_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_32x96_32_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_34x128_32/freepdk45_sram_1w1r_34x128_32_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_34x128_32_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_38x96_32/freepdk45_sram_1w1r_38x96_32_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_38x96_32_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x128/freepdk45_sram_1w1r_40x128_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_40x128_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x240/freepdk45_sram_1w1r_40x240_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_40x240_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x64_32/freepdk45_sram_1w1r_40x64_32_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_40x64_32_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x72/freepdk45_sram_1w1r_40x72_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_40x72_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_48x32_32/freepdk45_sram_1w1r_48x32_32_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_48x32_32_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_512x64_64/freepdk45_sram_1w1r_512x64_64_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_512x64_64_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x32_32/freepdk45_sram_1w1r_64x32_32_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_64x32_32_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x512/freepdk45_sram_1w1r_64x512_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_64x512_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Reading fast timing library /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_96x32_32/freepdk45_sram_1w1r_96x32_32_FF_1p25V_0C.lib.
[07/17 14:02:41     28s] Read 1 cells in library freepdk45_sram_1w1r_96x32_32_FF_1p25V_0C_lib.
[07/17 14:02:41     28s] Library reading multithread flow ended.
[07/17 14:02:41     28s] Ending "PreSetAnalysisView" (total cpu=0:00:09.7, real=0:00:01.0, peak res=1447.5M, current mem=965.2M)
[07/17 14:02:41     28s] *** End library_loading (cpu=0.16min, real=0.02min, mem=304.0M, fe_cpu=0.47min, fe_real=0.32min, fe_mem=1258.7M) ***
[07/17 14:02:41     28s] #% Begin Load netlist data ... (date=07/17 14:02:41, mem=965.2M)
[07/17 14:02:41     28s] *** Begin netlist parsing (mem=1258.7M) ***
[07/17 14:02:41     28s] Created 188 new cells from 110 timing libraries.
[07/17 14:02:41     28s] Reading netlist ...
[07/17 14:02:41     28s] Backslashed names will retain backslash and a trailing blank character.
[07/17 14:02:41     28s] Reading verilog netlist '/home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/synthesis/cpV1_clkP1_drcV1/results/des3.mapped.v'
[07/17 14:02:42     28s] **WARN: (IMPVL-346):	Module 'crp' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/17 14:02:42     28s] Type 'man IMPVL-346' for more detail.
[07/17 14:02:42     28s] Undeclared bus P in module crp ... created as [31:0].
[07/17 14:02:42     28s] Undeclared bus R in module crp ... created as [31:0].
[07/17 14:02:42     28s] Undeclared bus K_sub in module crp ... created as [47:0].
[07/17 14:02:42     28s] 
[07/17 14:02:42     28s] *** Memory Usage v#1 (Current mem = 1258.711M, initial mem = 486.906M) ***
[07/17 14:02:42     28s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:01.0, mem=1258.7M) ***
[07/17 14:02:42     28s] #% End Load netlist data ... (date=07/17 14:02:42, total cpu=0:00:00.1, real=0:00:01.0, peak res=986.9M, current mem=986.9M)
[07/17 14:02:42     28s] Top level cell is des3.
[07/17 14:02:42     28s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_1024x136_17' found in library 'freepdk45_sram_1rw0r_1024x136_17_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_128x44_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[07/17 14:02:42     28s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_128x44' found in library 'freepdk45_sram_1rw0r_128x44_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_20x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[07/17 14:02:42     28s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_20x64' found in library 'freepdk45_sram_1rw0r_20x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_22x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[07/17 14:02:42     28s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_22x64' found in library 'freepdk45_sram_1rw0r_22x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_256x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[07/17 14:02:42     28s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_256x64' found in library 'freepdk45_sram_1rw0r_256x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_45x512_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[07/17 14:02:42     28s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_45x512' found in library 'freepdk45_sram_1rw0r_45x512_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_512x45_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[07/17 14:02:42     28s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_512x45' found in library 'freepdk45_sram_1rw0r_512x45_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_512x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[07/17 14:02:42     28s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_512x64' found in library 'freepdk45_sram_1rw0r_512x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[07/17 14:02:42     28s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x160_20' found in library 'freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[07/17 14:02:42     28s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x176_22' found in library 'freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[07/17 14:02:42     28s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x20_64' found in library 'freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[07/17 14:02:42     28s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x40_20' found in library 'freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[07/17 14:02:42     28s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x44_22' found in library 'freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x512_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[07/17 14:02:42     28s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x512' found in library 'freepdk45_sram_1rw0r_64x512_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[07/17 14:02:42     28s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x80_20' found in library 'freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[07/17 14:02:42     28s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x88_22' found in library 'freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_120x16_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[07/17 14:02:42     28s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_120x16' found in library 'freepdk45_sram_1w1r_120x16_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[07/17 14:02:42     28s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_128x120_30' found in library 'freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[07/17 14:02:42     28s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_128x124_31' found in library 'freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[07/17 14:02:42     28s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_128x32_32' found in library 'freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x40_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[07/17 14:02:42     28s] Message <TECHLIB-606> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[07/17 14:02:42     28s] Hooked 376 DB cells to tlib cells.
[07/17 14:02:42     28s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1008.6M, current mem=1008.6M)
[07/17 14:02:42     28s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'crp' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/17 14:02:42     28s] Type 'man IMPDB-2504' for more detail.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[31]' of cell 'crp' as output for net 'out[1]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[30]' of cell 'crp' as output for net 'out[2]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[29]' of cell 'crp' as output for net 'out[3]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[28]' of cell 'crp' as output for net 'out[4]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[27]' of cell 'crp' as output for net 'out[5]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[26]' of cell 'crp' as output for net 'out[6]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[25]' of cell 'crp' as output for net 'out[7]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[24]' of cell 'crp' as output for net 'out[8]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[23]' of cell 'crp' as output for net 'out[9]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[22]' of cell 'crp' as output for net 'out[10]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[21]' of cell 'crp' as output for net 'out[11]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[20]' of cell 'crp' as output for net 'out[12]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[19]' of cell 'crp' as output for net 'out[13]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[18]' of cell 'crp' as output for net 'out[14]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[17]' of cell 'crp' as output for net 'out[15]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[16]' of cell 'crp' as output for net 'out[16]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[15]' of cell 'crp' as output for net 'out[17]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[14]' of cell 'crp' as output for net 'out[18]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[13]' of cell 'crp' as output for net 'out[19]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[12]' of cell 'crp' as output for net 'out[20]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[11]' of cell 'crp' as output for net 'out[21]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[10]' of cell 'crp' as output for net 'out[22]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[9]' of cell 'crp' as output for net 'out[23]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[8]' of cell 'crp' as output for net 'out[24]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[7]' of cell 'crp' as output for net 'out[25]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[6]' of cell 'crp' as output for net 'out[26]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[5]' of cell 'crp' as output for net 'out[27]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[4]' of cell 'crp' as output for net 'out[28]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[3]' of cell 'crp' as output for net 'out[29]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[2]' of cell 'crp' as output for net 'out[30]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[1]' of cell 'crp' as output for net 'out[31]' in module 'des3'.
[07/17 14:02:42     28s] Cell 'crp' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'P[0]' of cell 'crp' as output for net 'out[32]' in module 'des3'.
[07/17 14:02:42     28s] 1 empty module found.
[07/17 14:02:42     28s] Starting recursive module instantiation check.
[07/17 14:02:42     28s] No recursion found.
[07/17 14:02:42     28s] Term dir updated for 0 vinsts of 1 cells.
[07/17 14:02:42     28s] Building hierarchical netlist for Cell des3 ...
[07/17 14:02:42     28s] *** Netlist is unique.
[07/17 14:02:42     28s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[07/17 14:02:42     28s] ** info: there are 383 modules.
[07/17 14:02:42     28s] ** info: there are 2892 stdCell insts.
[07/17 14:02:42     28s] 
[07/17 14:02:42     28s] *** Memory Usage v#1 (Current mem = 1272.625M, initial mem = 486.906M) ***
[07/17 14:02:42     28s] Start create_tracks
[07/17 14:02:42     28s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[07/17 14:02:42     28s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[07/17 14:02:42     28s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[07/17 14:02:42     28s] Extraction setup Started 
[07/17 14:02:42     28s] 
[07/17 14:02:42     28s] Trim Metal Layers:
[07/17 14:02:42     28s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[07/17 14:02:42     28s] Reading Capacitance Table File /home/yl996/proj/mcp-eda-example/libraries/FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/NCSU_FreePDK_45nm.capTbl ...
[07/17 14:02:42     28s] Cap table was created using Encounter 08.10-p004_1.
[07/17 14:02:42     28s] Process name: master_techFreePDK45.
[07/17 14:02:42     28s] Importing multi-corner RC tables ... 
[07/17 14:02:42     28s] Summary of Active RC-Corners : 
[07/17 14:02:42     28s]  
[07/17 14:02:42     28s]  Analysis View: worst
[07/17 14:02:42     28s]     RC-Corner Name        : default
[07/17 14:02:42     28s]     RC-Corner Index       : 0
[07/17 14:02:42     28s]     RC-Corner Temperature : 25 Celsius
[07/17 14:02:42     28s]     RC-Corner Cap Table   : '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/NCSU_FreePDK_45nm.capTbl'
[07/17 14:02:42     28s]     RC-Corner PreRoute Res Factor         : 1
[07/17 14:02:42     28s]     RC-Corner PreRoute Cap Factor         : 1
[07/17 14:02:42     28s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/17 14:02:42     28s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/17 14:02:42     28s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/17 14:02:42     28s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/17 14:02:42     28s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/17 14:02:42     28s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/17 14:02:42     28s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/17 14:02:42     28s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/17 14:02:42     28s]  
[07/17 14:02:42     28s]  Analysis View: best
[07/17 14:02:42     28s]     RC-Corner Name        : default
[07/17 14:02:42     28s]     RC-Corner Index       : 0
[07/17 14:02:42     28s]     RC-Corner Temperature : 25 Celsius
[07/17 14:02:42     28s]     RC-Corner Cap Table   : '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/NCSU_FreePDK_45nm.capTbl'
[07/17 14:02:42     28s]     RC-Corner PreRoute Res Factor         : 1
[07/17 14:02:42     28s]     RC-Corner PreRoute Cap Factor         : 1
[07/17 14:02:42     28s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/17 14:02:42     28s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/17 14:02:42     28s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/17 14:02:42     28s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/17 14:02:42     28s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/17 14:02:42     28s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/17 14:02:42     28s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/17 14:02:42     28s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/17 14:02:42     28s] 
[07/17 14:02:42     28s] Trim Metal Layers:
[07/17 14:02:42     28s] LayerId::1 widthSet size::4
[07/17 14:02:42     28s] LayerId::2 widthSet size::4
[07/17 14:02:42     28s] LayerId::3 widthSet size::4
[07/17 14:02:42     28s] LayerId::4 widthSet size::4
[07/17 14:02:42     28s] LayerId::5 widthSet size::4
[07/17 14:02:42     28s] LayerId::6 widthSet size::4
[07/17 14:02:42     28s] LayerId::7 widthSet size::4
[07/17 14:02:42     28s] LayerId::8 widthSet size::4
[07/17 14:02:42     28s] LayerId::9 widthSet size::4
[07/17 14:02:42     28s] LayerId::10 widthSet size::3
[07/17 14:02:42     28s] Updating RC grid for preRoute extraction ...
[07/17 14:02:42     28s] eee: pegSigSF::1.070000
[07/17 14:02:42     28s] Initializing multi-corner capacitance tables ... 
[07/17 14:02:42     28s] Initializing multi-corner resistance tables ...
[07/17 14:02:42     28s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/17 14:02:42     28s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/17 14:02:42     28s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/17 14:02:42     28s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/17 14:02:42     28s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/17 14:02:42     28s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/17 14:02:42     28s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/17 14:02:42     28s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/17 14:02:42     28s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/17 14:02:42     28s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/17 14:02:42     28s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[07/17 14:02:42     28s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.535700 newSi=0.000000 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/17 14:02:42     28s] *Info: initialize multi-corner CTS.
[07/17 14:02:42     28s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1014.5M, current mem=1014.5M)
[07/17 14:02:42     29s] Reading timing constraints file '/home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/synthesis/cpV1_clkP1_drcV1/results/des3.mapped.sdc' ...
[07/17 14:02:42     29s] Current (total cpu=0:00:29.1, real=0:00:20.0, peak res=1447.5M, current mem=1303.7M)
[07/17 14:02:42     29s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/synthesis/cpV1_clkP1_drcV1/results/des3.mapped.sdc, Line 8).
[07/17 14:02:42     29s] 
[07/17 14:02:42     29s] INFO (CTE): Reading of timing constraints file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/synthesis/cpV1_clkP1_drcV1/results/des3.mapped.sdc completed, with 1 WARNING
[07/17 14:02:42     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1311.9M, current mem=1311.9M)
[07/17 14:02:42     29s] Current (total cpu=0:00:29.1, real=0:00:20.0, peak res=1447.5M, current mem=1311.9M)
[07/17 14:02:42     29s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/17 14:02:42     29s] 
[07/17 14:02:42     29s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[07/17 14:02:42     29s] Summary for sequential cells identification: 
[07/17 14:02:42     29s]   Identified SBFF number: 16
[07/17 14:02:42     29s]   Identified MBFF number: 0
[07/17 14:02:42     29s]   Identified SB Latch number: 0
[07/17 14:02:42     29s]   Identified MB Latch number: 0
[07/17 14:02:42     29s]   Not identified SBFF number: 0
[07/17 14:02:42     29s]   Not identified MBFF number: 0
[07/17 14:02:42     29s]   Not identified SB Latch number: 0
[07/17 14:02:42     29s]   Not identified MB Latch number: 0
[07/17 14:02:42     29s]   Number of sequential cells which are not FFs: 13
[07/17 14:02:42     29s] Total number of combinational cells: 93
[07/17 14:02:42     29s] Total number of sequential cells: 29
[07/17 14:02:42     29s] Total number of tristate cells: 6
[07/17 14:02:42     29s] Total number of level shifter cells: 0
[07/17 14:02:42     29s] Total number of power gating cells: 0
[07/17 14:02:42     29s] Total number of isolation cells: 0
[07/17 14:02:42     29s] Total number of power switch cells: 0
[07/17 14:02:42     29s] Total number of pulse generator cells: 0
[07/17 14:02:42     29s] Total number of always on buffers: 0
[07/17 14:02:42     29s] Total number of retention cells: 0
[07/17 14:02:42     29s] Total number of physical cells: 6
[07/17 14:02:42     29s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[07/17 14:02:42     29s] Total number of usable buffers: 9
[07/17 14:02:42     29s] List of unusable buffers:
[07/17 14:02:42     29s] Total number of unusable buffers: 0
[07/17 14:02:42     29s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[07/17 14:02:42     29s] Total number of usable inverters: 6
[07/17 14:02:42     29s] List of unusable inverters:
[07/17 14:02:42     29s] Total number of unusable inverters: 0
[07/17 14:02:42     29s] List of identified usable delay cells:
[07/17 14:02:42     29s] Total number of identified usable delay cells: 0
[07/17 14:02:42     29s] List of identified unusable delay cells:
[07/17 14:02:42     29s] Total number of identified unusable delay cells: 0
[07/17 14:02:42     29s] 
[07/17 14:02:42     29s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[07/17 14:02:42     29s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[07/17 14:02:42     29s] 
[07/17 14:02:42     29s] TimeStamp Deleting Cell Server Begin ...
[07/17 14:02:42     29s] 
[07/17 14:02:42     29s] TimeStamp Deleting Cell Server End ...
[07/17 14:02:42     29s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1342.5M, current mem=1342.5M)
[07/17 14:02:42     29s] 
[07/17 14:02:42     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/17 14:02:42     29s] Summary for sequential cells identification: 
[07/17 14:02:42     29s]   Identified SBFF number: 16
[07/17 14:02:42     29s]   Identified MBFF number: 0
[07/17 14:02:42     29s]   Identified SB Latch number: 0
[07/17 14:02:42     29s]   Identified MB Latch number: 0
[07/17 14:02:42     29s]   Not identified SBFF number: 0
[07/17 14:02:42     29s]   Not identified MBFF number: 0
[07/17 14:02:42     29s]   Not identified SB Latch number: 0
[07/17 14:02:42     29s]   Not identified MB Latch number: 0
[07/17 14:02:42     29s]   Number of sequential cells which are not FFs: 13
[07/17 14:02:42     29s]  Visiting view : worst
[07/17 14:02:42     29s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[07/17 14:02:42     29s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[07/17 14:02:42     29s]  Visiting view : best
[07/17 14:02:42     29s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 0
[07/17 14:02:42     29s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[07/17 14:02:42     29s] TLC MultiMap info (StdDelay):
[07/17 14:02:42     29s]   : fast + fast + 1 + no RcCorner := 5.5ps
[07/17 14:02:42     29s]   : fast + fast + 1 + default := 5.9ps
[07/17 14:02:42     29s]   : slow + slow + 1 + no RcCorner := 32.2ps
[07/17 14:02:42     29s]   : slow + slow + 1 + default := 33.1ps
[07/17 14:02:42     29s]  Setting StdDelay to: 33.1ps
[07/17 14:02:42     29s] 
[07/17 14:02:42     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/17 14:02:42     29s] 
[07/17 14:02:42     29s] TimeStamp Deleting Cell Server Begin ...
[07/17 14:02:42     29s] 
[07/17 14:02:42     29s] TimeStamp Deleting Cell Server End ...
[07/17 14:02:42     29s] 
[07/17 14:02:42     29s] *** Summary of all messages that are not suppressed in this session:
[07/17 14:02:42     29s] Severity  ID               Count  Summary                                  
[07/17 14:02:42     29s] ERROR     IMPLF-82         96866  %s is not on Manufacturing Grid. This is...
[07/17 14:02:42     29s] WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
[07/17 14:02:42     29s] WARNING   IMPDB-2504           1  Unable to find netlist cell in the desig...
[07/17 14:02:42     29s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[07/17 14:02:42     29s] WARNING   TECHLIB-606        108  An inconsistency was found during interp...
[07/17 14:02:42     29s] *** Message Summary: 111 warning(s), 96866 error(s)
[07/17 14:02:42     29s] 
[07/17 14:02:42     29s] <CMD> setDesignMode -flowEffort express -powerEffort none -process 45
[07/17 14:02:42     29s] ##  Process: 45            (User Set)               
[07/17 14:02:42     29s] ##     Node: (not set)                           
[07/17 14:02:42     29s] 
##  Check design process and node:  
##  Design tech node is not set.

[07/17 14:02:42     29s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[07/17 14:02:42     29s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[07/17 14:02:42     29s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[07/17 14:02:42     29s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[07/17 14:02:42     29s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[07/17 14:02:42     29s] <CMD> report_analysis_views > pnr_reports/analysis_views.rpt
[07/17 14:02:42     29s] ** NOTE: Created directory path 'pnr_reports' for file 'pnr_reports/analysis_views.rpt'.
[07/17 14:02:42     29s] Sourcing file "/home/yl996/proj/mcp-eda-example/scripts/FreePDK45/backend/2_floorplan.tcl" ...
[07/17 14:02:42     29s] <CMD> setDrawView fplan
[07/17 14:02:42     29s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 1 0.8
[07/17 14:02:43     29s] Original cellDensity(chipDen)=0.800, nrRow=44.
[07/17 14:02:43     29s] Number of standard cell rows = 44.
[07/17 14:02:43     29s] Start create_tracks
[07/17 14:02:43     29s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[07/17 14:02:43     29s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[07/17 14:02:43     29s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[07/17 14:02:43     29s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[07/17 14:02:43     29s] <CMD> setPinAssignMode -pinEditInBatch true
[07/17 14:02:43     29s] Multithreaded Timing Analysis is initialized with 8 threads
[07/17 14:02:43     29s] 
[07/17 14:02:43     29s] <CMD> get_message -id GLOBAL-100 -suppress
[07/17 14:02:43     29s] <CMD> get_message -id GLOBAL-100 -suppress
[07/17 14:02:43     29s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -layer M2 -spreadType side -side LEFT \
        -pin [get_attribute [get_ports -filter "is_clock_used_as_clock==false && direction==in"] full_name]
[07/17 14:02:43     29s] #create default rule from bind_ndr_rule rule=0x7f815e0aca00 0x7f81532f4018
[07/17 14:02:43     29s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[07/17 14:02:43     29s] Successfully spread [239] pins.
[07/17 14:02:43     29s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1904.1M).
[07/17 14:02:43     29s] <CMD> get_message -id GLOBAL-100 -suppress
[07/17 14:02:43     29s] <CMD> get_message -id GLOBAL-100 -suppress
[07/17 14:02:43     29s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -layer M2 -spreadType side -side RIGHT \
        -pin [get_attribute [get_ports -filter "is_clock_used_as_clock==false && direction==out"] full_name]
[07/17 14:02:43     29s] Successfully spread [64] pins.
[07/17 14:02:43     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1904.1M).
[07/17 14:02:43     29s] <CMD> get_message -id GLOBAL-100 -suppress
[07/17 14:02:43     29s] <CMD> get_message -id GLOBAL-100 -suppress
[07/17 14:02:43     29s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -layer M3 -spreadType CENTER -side TOP \
        -pin [get_attribute [get_ports -filter "is_clock_used_as_clock==true"] full_name] \
        -use CLOCK
[07/17 14:02:43     29s] Successfully placed the IO pin clk at location (30.8750 61.6000) on layer metal3.
[07/17 14:02:43     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1904.1M).
[07/17 14:02:43     29s] <CMD> setPinAssignMode -pinEditInBatch false
[07/17 14:02:43     29s] <CMD> planDesign
[07/17 14:02:43     29s] #% Begin planDesign (date=07/17 14:02:43, mem=1542.1M)
[07/17 14:02:43     29s] **WARN: (IMPAFP-9024):	This command is hidden and will be obsolete in the next major release. For module placement, use proto_design instead. For macro placement, use place_design -concurrent_macros to place both standard cells and macros together.
[07/17 14:02:43     29s] **WARN: (IMPAFP-9024):	This command is hidden and will be obsolete in the next major release. For module placement, use proto_design instead. For macro placement, use place_design -concurrent_macros to place both standard cells and macros together.
[07/17 14:02:43     29s] **WARN: (IMPTCM-77):	Option "-honorOrientation" for command getPlanDesignMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/17 14:02:43     29s] **WARN: (IMPAFP-9024):	This command is hidden and will be obsolete in the next major release. For module placement, use proto_design instead. For macro placement, use place_design -concurrent_macros to place both standard cells and macros together.
[07/17 14:02:43     29s] **WARN: (IMPTCM-77):	Option "-savePlacement" for command getPlanDesignMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/17 14:02:43     29s] **WARN: (IMPAFP-9024):	This command is hidden and will be obsolete in the next major release. For module placement, use proto_design instead. For macro placement, use place_design -concurrent_macros to place both standard cells and macros together.
[07/17 14:02:43     29s] **WARN: (IMPTCM-77):	Option "-moduleAware" for command getPlanDesignMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/17 14:02:43     29s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1905.1M, EPOCH TIME: 1752775363.352584
[07/17 14:02:43     29s] Deleted 0 physical inst  (cell - / prefix -).
[07/17 14:02:43     29s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1905.1M, EPOCH TIME: 1752775363.352799
[07/17 14:02:43     29s] ***** New seed flow = 1. *****  
[07/17 14:02:43     29s] Ignore PD Guides: numIgnoredGuide = 0 
[07/17 14:02:43     29s] INFO: #ExclusiveGroups=0
[07/17 14:02:43     29s] INFO: There are no Exclusive Groups.
[07/17 14:02:43     29s] Extracting standard cell pins and blockage ...... 
[07/17 14:02:43     29s] Pin and blockage extraction finished
[07/17 14:02:43     29s] Extracting macro/IO cell pins and blockage ...... 
[07/17 14:02:43     29s] Pin and blockage extraction finished
[07/17 14:02:43     29s] *** Starting "NanoPlace(TM) placement v#7 (mem=1905.1M)" ...
[07/17 14:02:43     29s] Wait...
[07/17 14:02:44     30s] *** Build Buffered Sizing Timing Model
[07/17 14:02:44     30s] (cpu=0:00:00.6 mem=1969.1M) ***
[07/17 14:02:44     30s] *** Build Virtual Sizing Timing Model
[07/17 14:02:44     30s] (cpu=0:00:00.7 mem=1969.1M) ***
[07/17 14:02:44     30s] No user-set net weight.
[07/17 14:02:44     30s] Net fanout histogram:
[07/17 14:02:44     30s] 2		: 1591 (51.6%) nets
[07/17 14:02:44     30s] 3		: 981 (31.8%) nets
[07/17 14:02:44     30s] 4     -	14	: 511 (16.6%) nets
[07/17 14:02:44     30s] 15    -	39	: 0 (0.0%) nets
[07/17 14:02:44     30s] 40    -	79	: 0 (0.0%) nets
[07/17 14:02:44     30s] 80    -	159	: 1 (0.0%) nets
[07/17 14:02:44     30s] 160   -	319	: 0 (0.0%) nets
[07/17 14:02:44     30s] 320   -	639	: 0 (0.0%) nets
[07/17 14:02:44     30s] 640   -	1279	: 0 (0.0%) nets
[07/17 14:02:44     30s] 1280  -	2559	: 0 (0.0%) nets
[07/17 14:02:44     30s] 2560  -	5119	: 0 (0.0%) nets
[07/17 14:02:44     30s] 5120+		: 0 (0.0%) nets
[07/17 14:02:44     30s] no activity file in design. spp won't run.
[07/17 14:02:44     30s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[07/17 14:02:44     30s] Processing tracks to init pin-track alignment.
[07/17 14:02:44     30s] z: 2, totalTracks: 1
[07/17 14:02:44     30s] z: 4, totalTracks: 1
[07/17 14:02:44     30s] z: 6, totalTracks: 1
[07/17 14:02:44     30s] z: 8, totalTracks: 1
[07/17 14:02:44     30s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/17 14:02:44     30s] All LLGs are deleted
[07/17 14:02:44     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/17 14:02:44     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/17 14:02:44     30s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1969.1M, EPOCH TIME: 1752775364.108641
[07/17 14:02:44     30s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1969.1M, EPOCH TIME: 1752775364.108795
[07/17 14:02:44     30s] #std cell=2892 (0 fixed + 2892 movable) #buf cell=1133 #inv cell=322 #block=0 (0 floating + 0 preplaced)
[07/17 14:02:44     30s] #ioInst=0 #net=3084 #term=8414 #term/net=2.73, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
[07/17 14:02:44     30s] stdCell: 2892 single + 0 double + 0 multi
[07/17 14:02:44     30s] Total standard cell length = 2.1818 (mm), area = 0.0031 (mm^2)
[07/17 14:02:44     30s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1969.1M, EPOCH TIME: 1752775364.109788
[07/17 14:02:44     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/17 14:02:44     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/17 14:02:44     30s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1969.1M, EPOCH TIME: 1752775364.110075
[07/17 14:02:44     30s] Max number of tech site patterns supported in site array is 256.
[07/17 14:02:44     30s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/17 14:02:44     30s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1969.1M, EPOCH TIME: 1752775364.113342
[07/17 14:02:44     30s] After signature check, allow fast init is false, keep pre-filter is false.
[07/17 14:02:44     30s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/17 14:02:44     30s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.004, MEM:2001.1M, EPOCH TIME: 1752775364.117807
[07/17 14:02:44     30s] Use non-trimmed site array because memory saving is not enough.
[07/17 14:02:44     30s] SiteArray: non-trimmed site array dimensions = 44 x 326
[07/17 14:02:44     30s] SiteArray: use 114,688 bytes
[07/17 14:02:44     30s] SiteArray: current memory after site array memory allocation 2001.2M
[07/17 14:02:44     30s] SiteArray: FP blocked sites are writable
[07/17 14:02:44     30s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Create thread pool 0x7f8154a318d0.
[07/17 14:02:44     30s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[07/17 14:02:44     30s] Estimated cell power/ground rail width = 0.175 um
[07/17 14:02:44     30s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/17 14:02:44     30s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2129.2M, EPOCH TIME: 1752775364.120808
[07/17 14:02:44     30s] Process 0 wires and vias for routing blockage analysis
[07/17 14:02:44     30s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.004, REAL:0.003, MEM:2129.2M, EPOCH TIME: 1752775364.123992
[07/17 14:02:44     30s] SiteArray: number of non floorplan blocked sites for llg default is 14344
[07/17 14:02:44     30s] Atter site array init, number of instance map data is 0.
[07/17 14:02:44     30s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.017, REAL:0.014, MEM:2129.2M, EPOCH TIME: 1752775364.124493
[07/17 14:02:44     30s] 
[07/17 14:02:44     30s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/17 14:02:44     30s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.016, MEM:2129.2M, EPOCH TIME: 1752775364.125474
[07/17 14:02:44     30s] 
[07/17 14:02:44     30s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/17 14:02:44     30s] Average module density = 0.801.
[07/17 14:02:44     30s] Density for the design = 0.801.
[07/17 14:02:44     30s]        = stdcell_area 11483 sites (3054 um^2) / alloc_area 14344 sites (3816 um^2).
[07/17 14:02:44     30s] Pin Density = 0.5866.
[07/17 14:02:44     30s]             = total # of pins 8414 / total area 14344.
[07/17 14:02:44     30s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2129.2M, EPOCH TIME: 1752775364.126411
[07/17 14:02:44     30s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2129.2M, EPOCH TIME: 1752775364.126692
[07/17 14:02:44     30s] OPERPROF: Starting pre-place ADS at level 1, MEM:2129.2M, EPOCH TIME: 1752775364.126910
[07/17 14:02:44     30s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2129.2M, EPOCH TIME: 1752775364.127713
[07/17 14:02:44     30s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2129.2M, EPOCH TIME: 1752775364.127796
[07/17 14:02:44     30s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2129.2M, EPOCH TIME: 1752775364.127883
[07/17 14:02:44     30s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2129.2M, EPOCH TIME: 1752775364.127959
[07/17 14:02:44     30s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2129.2M, EPOCH TIME: 1752775364.128033
[07/17 14:02:44     30s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2129.2M, EPOCH TIME: 1752775364.128150
[07/17 14:02:44     30s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2129.2M, EPOCH TIME: 1752775364.128224
[07/17 14:02:44     30s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2129.2M, EPOCH TIME: 1752775364.128297
[07/17 14:02:44     30s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2129.2M, EPOCH TIME: 1752775364.128369
[07/17 14:02:44     30s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:2129.2M, EPOCH TIME: 1752775364.128447
[07/17 14:02:44     30s] ADSU 0.801 -> 0.913. site 14344.000 -> 12574.000. GS 11.200
[07/17 14:02:44     30s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.003, REAL:0.003, MEM:2129.2M, EPOCH TIME: 1752775364.129966
[07/17 14:02:44     30s] OPERPROF: Starting spMPad at level 1, MEM:2075.2M, EPOCH TIME: 1752775364.133365
[07/17 14:02:44     30s] OPERPROF:   Starting spContextMPad at level 2, MEM:2075.2M, EPOCH TIME: 1752775364.133579
[07/17 14:02:44     30s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2075.2M, EPOCH TIME: 1752775364.133656
[07/17 14:02:44     30s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2075.2M, EPOCH TIME: 1752775364.133729
[07/17 14:02:44     30s] Initial padding reaches pin density 1.000 for top
[07/17 14:02:44     30s] InitPadU 0.913 -> 0.950 for top
[07/17 14:02:44     30s] Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
[07/17 14:02:44     30s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[07/17 14:02:44     30s] === lastAutoLevel = 7 
[07/17 14:02:44     30s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2075.2M, EPOCH TIME: 1752775364.136831
[07/17 14:02:44     30s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:2075.2M, EPOCH TIME: 1752775364.137070
[07/17 14:02:44     30s] OPERPROF: Starting spInitNetWt at level 1, MEM:2075.2M, EPOCH TIME: 1752775364.137290
[07/17 14:02:44     30s] no activity file in design. spp won't run.
[07/17 14:02:44     30s] [spp] 0
[07/17 14:02:44     30s] [adp] 0:1:1:3
[07/17 14:02:44     30s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.001, REAL:0.001, MEM:2075.2M, EPOCH TIME: 1752775364.137911
[07/17 14:02:44     30s] OPERPROF: Starting npMain at level 1, MEM:2075.2M, EPOCH TIME: 1752775364.139186
[07/17 14:02:45     30s] Iteration  1: Total net bbox = 1.415e+04 (8.87e+03 5.28e+03)
[07/17 14:02:45     30s]               Est.  stn bbox = 1.439e+04 (8.98e+03 5.40e+03)
[07/17 14:02:45     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2141.2M
[07/17 14:02:45     30s] OPERPROF: Finished npMain at level 1, CPU:0.061, REAL:1.031, MEM:2141.2M, EPOCH TIME: 1752775365.170440
[07/17 14:02:45     30s] User specified -module_cluster_mode =  0 
[07/17 14:02:45     30s] OPERPROF: Starting npMain at level 1, MEM:2141.2M, EPOCH TIME: 1752775365.171532
[07/17 14:02:45     30s] Iteration  2: Total net bbox = 1.415e+04 (8.87e+03 5.28e+03)
[07/17 14:02:45     30s]               Est.  stn bbox = 1.439e+04 (8.98e+03 5.40e+03)
[07/17 14:02:45     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2141.2M
[07/17 14:02:45     30s] exp_mt_sequential is set from setPlaceMode option to 1
[07/17 14:02:45     30s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[07/17 14:02:45     30s] place_exp_mt_interval set to default 32
[07/17 14:02:45     30s] place_exp_mt_interval_bias (first half) set to default 0.750000
[07/17 14:02:45     30s] Iteration  3: Total net bbox = 1.312e+04 (7.56e+03 5.56e+03)
[07/17 14:02:45     30s]               Est.  stn bbox = 1.337e+04 (7.67e+03 5.69e+03)
[07/17 14:02:45     30s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2370.9M
[07/17 14:02:45     30s] OPERPROF: Finished npMain at level 1, CPU:0.212, REAL:0.070, MEM:2402.9M, EPOCH TIME: 1752775365.241963
[07/17 14:02:45     30s] OPERPROF: Starting npMain at level 1, MEM:2402.9M, EPOCH TIME: 1752775365.243337
[07/17 14:02:45     31s] Iteration  4: Total net bbox = 2.322e+04 (9.23e+03 1.40e+04)
[07/17 14:02:45     31s]               Est.  stn bbox = 2.388e+04 (9.47e+03 1.44e+04)
[07/17 14:02:45     31s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 2372.1M
[07/17 14:02:45     31s] OPERPROF: Finished npMain at level 1, CPU:0.564, REAL:0.162, MEM:2404.1M, EPOCH TIME: 1752775365.405067
[07/17 14:02:45     31s] OPERPROF: Starting npMain at level 1, MEM:2404.1M, EPOCH TIME: 1752775365.406709
[07/17 14:02:45     32s] Iteration  5: Total net bbox = 3.022e+04 (1.38e+04 1.64e+04)
[07/17 14:02:45     32s]               Est.  stn bbox = 3.106e+04 (1.42e+04 1.69e+04)
[07/17 14:02:45     32s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 2372.1M
[07/17 14:02:45     32s] OPERPROF: Finished npMain at level 1, CPU:0.702, REAL:0.198, MEM:2404.1M, EPOCH TIME: 1752775365.604661
[07/17 14:02:45     32s]  RelinkConst: Total constraint = 0, Relinked 0 constraints . 
[07/17 14:02:45     32s] User specified -fenceSpacing =  -1.0000 
[07/17 14:02:45     32s] User specified fence spacing: -1.0000 um
[07/17 14:02:45     32s] *** The nonConstraint instance area ratio is 0.800544 
[07/17 14:02:45     32s] *** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.000000 
[07/17 14:02:45     32s] Start Auto fence creation, hasNoConInst = 1  .
[07/17 14:02:45     32s] 
[07/17 14:02:45     32s] ================== Start Auto-Fence Creation ==================
[07/17 14:02:45     32s] User define fence spacing: -1.0000 um
[07/17 14:02:45     32s] Number of Movable Guide      : 0
[07/17 14:02:45     32s] Number of Movable Region     : 0
[07/17 14:02:45     32s] Number of Movable Fence      : 0
[07/17 14:02:45     32s] Number of Movable Soft Guide : 0
[07/17 14:02:45     32s] Total Movable Objects        : 0 (non-group: 0, group: 0)
[07/17 14:02:45     32s] Total Prefixed Objects       : 0
[07/17 14:02:45     32s] Total Partition Cut Objects  : 0
[07/17 14:02:45     32s] 
[07/17 14:02:45     32s] 
[07/17 14:02:45     32s] 
[07/17 14:02:45     32s] Number of Nested Objects    : 0
[07/17 14:02:45     32s] Number of Non-Nested Objects: 0
[07/17 14:02:45     32s] Number of Nested Sets       : 0
[07/17 14:02:45     32s] Number of Master&Clone Pairs: 0
[07/17 14:02:45     32s] 
[07/17 14:02:45     32s] Fence Spacing: 2.0000 um
[07/17 14:02:45     32s] Snap Spacing: X(0.1900 um), Y(1.4000 um)
[07/17 14:02:45     32s] Fence2Core Spaceing: 0.0000 um
[07/17 14:02:45     32s] 
[07/17 14:02:45     32s] ==== Design Information ====
[07/17 14:02:45     32s] Core site: (0, 0) - (123880, 123200)
[07/17 14:02:45     32s] Design Whitespace% : 100.00%
[07/17 14:02:45     32s] Maximum Logical Level: 0
[07/17 14:02:45     32s] Has Non-constraint Instance: 1
[07/17 14:02:45     32s] Allow Disjoint Whitespace: 0
[07/17 14:02:45     32s] 
[07/17 14:02:45     32s] ==To Place Non-Nested Objects==
[07/17 14:02:45     32s] Targets: 
[07/17 14:02:45     32s] Number of Total Targets: 0
[07/17 14:02:45     32s] 
[07/17 14:02:45     32s] ================== Finished Auto-Fence Creation ===============
[07/17 14:02:45     32s] *** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 2411.7M, mem_delta = 7.6M) ***
[07/17 14:02:45     32s] End Auto fence creation 1.
[07/17 14:02:45     32s] Iteration  6: Total net bbox = 3.041e+04 (1.41e+04 1.63e+04)
[07/17 14:02:45     32s]               Est.  stn bbox = 3.125e+04 (1.44e+04 1.68e+04)
[07/17 14:02:45     32s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 2411.7M
[07/17 14:02:45     32s] *** cost = 3.041e+04 (1.41e+04 1.63e+04) (cpu for global=0:00:01.6) real=486882:02:45***
[07/17 14:02:45     32s] Placement multithread real runtime: 486882:02:45 with 8 threads.
[07/17 14:02:45     32s] Saved padding area to DB
[07/17 14:02:45     32s] All LLGs are deleted
[07/17 14:02:45     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/17 14:02:45     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/17 14:02:45     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2411.7M, EPOCH TIME: 1752775365.619176
[07/17 14:02:45     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2411.7M, EPOCH TIME: 1752775365.619338
[07/17 14:02:45     32s] Solver runtime cpu: 0:00:01.4 real: 0:00:00.4
[07/17 14:02:45     32s] Core Placement runtime cpu: 0:00:01.5 real: 0:00:01.0
[07/17 14:02:45     32s] *** Free Virtual Timing Model ...(mem=2411.7M)
[07/17 14:02:45     32s] checkFence: found no fence violation.
[07/17 14:02:45     32s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/17 14:02:45     32s] Checking routing tracks.....
[07/17 14:02:45     32s] Checking other grids.....
[07/17 14:02:45     32s] Checking FINFET Grid is on Manufacture Grid.....
[07/17 14:02:45     32s] Checking core/die box is on Grid.....
[07/17 14:02:45     32s] Checking snap rule ......
[07/17 14:02:45     32s] Checking Row is on grid......
[07/17 14:02:45     32s] Checking AreaIO row.....
[07/17 14:02:45     32s] Checking row out of die ...
[07/17 14:02:45     32s] Checking routing blockage.....
[07/17 14:02:45     32s] Checking components.....
[07/17 14:02:45     32s] Checking IO Pads out of die...
[07/17 14:02:45     32s] Checking constraints (guide/region/fence).....
[07/17 14:02:45     32s] 
[07/17 14:02:45     32s] Checking Preroutes.....
[07/17 14:02:45     32s] No. of regular pre-routes not on tracks : 0 
[07/17 14:02:45     32s] 
[07/17 14:02:45     32s] Reporting Utilizations.....
[07/17 14:02:45     32s] 
[07/17 14:02:45     32s] Core utilization  = 80.054378
[07/17 14:02:45     32s] Effective Utilizations
[07/17 14:02:45     32s] Processing tracks to init pin-track alignment.
[07/17 14:02:45     32s] z: 2, totalTracks: 1
[07/17 14:02:45     32s] z: 4, totalTracks: 1
[07/17 14:02:45     32s] z: 6, totalTracks: 1
[07/17 14:02:45     32s] z: 8, totalTracks: 1
[07/17 14:02:45     32s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/17 14:02:45     32s] All LLGs are deleted
[07/17 14:02:45     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/17 14:02:45     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/17 14:02:45     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2411.7M, EPOCH TIME: 1752775365.651239
[07/17 14:02:45     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2411.7M, EPOCH TIME: 1752775365.651392
[07/17 14:02:45     32s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2411.7M, EPOCH TIME: 1752775365.652452
[07/17 14:02:45     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/17 14:02:45     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/17 14:02:45     32s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2411.7M, EPOCH TIME: 1752775365.653093
[07/17 14:02:45     32s] Max number of tech site patterns supported in site array is 256.
[07/17 14:02:45     32s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/17 14:02:45     32s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2411.7M, EPOCH TIME: 1752775365.656509
[07/17 14:02:45     32s] After signature check, allow fast init is true, keep pre-filter is true.
[07/17 14:02:45     32s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/17 14:02:45     32s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.007, MEM:2411.7M, EPOCH TIME: 1752775365.663669
[07/17 14:02:45     32s] Fast DP-INIT is on for default
[07/17 14:02:45     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/17 14:02:45     32s] Atter site array init, number of instance map data is 0.
[07/17 14:02:45     32s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.014, REAL:0.012, MEM:2411.7M, EPOCH TIME: 1752775365.664616
[07/17 14:02:45     32s] 
[07/17 14:02:45     32s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/17 14:02:45     32s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.013, MEM:2411.7M, EPOCH TIME: 1752775365.665387
[07/17 14:02:45     32s] Average module density = 0.801.
[07/17 14:02:45     32s] Density for the design = 0.801.
[07/17 14:02:45     32s]        = stdcell_area 11483 sites (3054 um^2) / alloc_area 14344 sites (3816 um^2).
[07/17 14:02:45     32s] Pin Density = 0.5922.
[07/17 14:02:45     32s]             = total # of pins 8494 / total area 14344.
[07/17 14:02:45     32s] All LLGs are deleted
[07/17 14:02:45     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/17 14:02:45     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/17 14:02:45     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2411.7M, EPOCH TIME: 1752775365.667262
[07/17 14:02:45     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2411.7M, EPOCH TIME: 1752775365.667665
[07/17 14:02:45     32s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/17 14:02:45     32s] 
[07/17 14:02:45     32s] *** Summary of all messages that are not suppressed in this session:
[07/17 14:02:45     32s] Severity  ID               Count  Summary                                  
[07/17 14:02:45     32s] WARNING   IMPAFP-9024          3  This command is hidden and will be obsol...
[07/17 14:02:45     32s] WARNING   IMPTCM-77            3  Option "%s" for command %s is obsolete a...
[07/17 14:02:45     32s] *** Message Summary: 6 warning(s), 0 error(s)
[07/17 14:02:45     32s] 
[07/17 14:02:45     32s] #% End planDesign (date=07/17 14:02:45, total cpu=0:00:02.5, real=0:00:02.0, peak res=1577.5M, current mem=1549.4M)
[07/17 14:02:45     32s] <CMD> checkFPlan > pnr_reports/init_check.rpt
[07/17 14:02:45     32s] Checking routing tracks.....
[07/17 14:02:45     32s] Checking other grids.....
[07/17 14:02:45     32s] Checking FINFET Grid is on Manufacture Grid.....
[07/17 14:02:45     32s] Checking core/die box is on Grid.....
[07/17 14:02:45     32s] Checking snap rule ......
[07/17 14:02:45     32s] Checking Row is on grid......
[07/17 14:02:45     32s] Checking AreaIO row.....
[07/17 14:02:45     32s] Checking row out of die ...
[07/17 14:02:45     32s] Checking routing blockage.....
[07/17 14:02:45     32s] Checking components.....
[07/17 14:02:45     32s] Checking IO Pads out of die...
[07/17 14:02:45     32s] Checking constraints (guide/region/fence).....
[07/17 14:02:45     32s] 
[07/17 14:02:45     32s] Checking Preroutes.....
[07/17 14:02:45     32s] No. of regular pre-routes not on tracks : 0 
[07/17 14:02:45     32s] *** Message Summary: 0 warning(s), 0 error(s)
[07/17 14:02:45     32s] 
[07/17 14:02:45     32s] <CMD> defOut pnr_out/init.def
[07/17 14:02:45     32s] Writing DEF file 'pnr_out/init.def', current time is Thu Jul 17 14:02:45 2025 ...
[07/17 14:02:45     32s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[07/17 14:02:45     32s] ** NOTE: Created directory path 'pnr_out' for file 'pnr_out/init.def'.
[07/17 14:02:45     32s] DEF file 'pnr_out/init.def' is written, current time is Thu Jul 17 14:02:45 2025 ...
[07/17 14:02:45     32s] <CMD> saveDesign pnr_save/floorplan.enc
[07/17 14:02:45     32s] #% Begin save design ... (date=07/17 14:02:45, mem=1553.1M)
[07/17 14:02:45     32s] % Begin Save ccopt configuration ... (date=07/17 14:02:45, mem=1553.1M)
[07/17 14:02:45     32s] % End Save ccopt configuration ... (date=07/17 14:02:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1555.0M, current mem=1555.0M)
[07/17 14:02:45     32s] % Begin Save netlist data ... (date=07/17 14:02:45, mem=1555.0M)
[07/17 14:02:45     32s] Writing Binary DB to pnr_save/floorplan.enc.dat/vbin/des3.v.bin in multi-threaded mode...
[07/17 14:02:45     32s] % End Save netlist data ... (date=07/17 14:02:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1555.3M, current mem=1555.3M)
[07/17 14:02:45     32s] Saving symbol-table file in separate thread ...
[07/17 14:02:45     32s] Saving congestion map file in separate thread ...
[07/17 14:02:45     32s] Saving congestion map file pnr_save/floorplan.enc.dat/des3.route.congmap.gz ...
[07/17 14:02:45     32s] % Begin Save AAE data ... (date=07/17 14:02:45, mem=1555.8M)
[07/17 14:02:45     32s] Saving AAE Data ...
[07/17 14:02:45     32s] % End Save AAE data ... (date=07/17 14:02:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1555.8M, current mem=1555.8M)
[07/17 14:02:46     32s] Saving preference file pnr_save/floorplan.enc.dat/gui.pref.tcl ...
[07/17 14:02:46     32s] Saving mode setting ...
[07/17 14:02:46     32s] Saving global file ...
[07/17 14:02:46     32s] Saving Drc markers ...
[07/17 14:02:46     32s] ... No Drc file written since there is no markers found.
[07/17 14:02:46     32s] Saving special route data file in separate thread ...
[07/17 14:02:46     32s] Saving PG Conn data in separate thread ...
[07/17 14:02:46     32s] Saving placement file in separate thread ...
[07/17 14:02:46     32s] Saving route file in separate thread ...
[07/17 14:02:46     32s] Saving property file in separate thread ...
[07/17 14:02:46     32s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/17 14:02:46     32s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[07/17 14:02:46     32s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[07/17 14:02:46     32s] Save Adaptive View Pruning View Names to Binary file
[07/17 14:02:46     32s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2467.3M) ***
[07/17 14:02:46     32s] Saving property file pnr_save/floorplan.enc.dat/des3.prop
[07/17 14:02:46     32s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[07/17 14:02:46     32s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2467.3M) ***
[07/17 14:02:46     32s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2467.3M) ***
[07/17 14:02:46     32s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[07/17 14:02:46     32s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[07/17 14:02:46     32s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[07/17 14:02:46     32s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[07/17 14:02:46     32s] % Begin Save power constraints data ... (date=07/17 14:02:46, mem=1564.6M)
[07/17 14:02:46     32s] % End Save power constraints data ... (date=07/17 14:02:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1564.6M, current mem=1564.6M)
[07/17 14:02:48     32s] Generated self-contained design floorplan.enc.dat
[07/17 14:02:48     32s] #% End save design ... (date=07/17 14:02:48, total cpu=0:00:00.6, real=0:00:03.0, peak res=1600.7M, current mem=1567.1M)
[07/17 14:02:48     32s] *** Message Summary: 0 warning(s), 0 error(s)
[07/17 14:02:48     32s] 
[07/17 14:02:48     32s] <CMD> summaryReport -outfile pnr_reports/floorplan_summary.rpt
[07/17 14:02:48     32s] Start to collect the design information.
[07/17 14:02:48     32s] Build netlist information for Cell des3.
[07/17 14:02:48     32s] Finished collecting the design information.
[07/17 14:02:48     32s] Generating standard cells used in the design report.
[07/17 14:02:48     32s] Analyze library ... 
[07/17 14:02:48     32s] Analyze netlist ... 
[07/17 14:02:48     32s] Generate no-driven nets information report.
[07/17 14:02:48     32s] Analyze timing ... 
[07/17 14:02:48     32s] Report saved in file pnr_reports/floorplan_summary.rpt
[07/17 14:02:48     32s] 
[07/17 14:02:48     32s] *** Memory Usage v#1 (Current mem = 2442.578M, initial mem = 486.906M) ***
[07/17 14:02:48     32s] 
[07/17 14:02:48     32s] *** Summary of all messages that are not suppressed in this session:
[07/17 14:02:48     32s] Severity  ID               Count  Summary                                  
[07/17 14:02:48     32s] ERROR     IMPLF-82         96866  %s is not on Manufacturing Grid. This is...
[07/17 14:02:48     32s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[07/17 14:02:48     32s] WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
[07/17 14:02:48     32s] WARNING   IMPDB-2504           1  Unable to find netlist cell in the desig...
[07/17 14:02:48     32s] WARNING   IMPAFP-9024          4  This command is hidden and will be obsol...
[07/17 14:02:48     32s] WARNING   IMPTCM-77            3  Option "%s" for command %s is obsolete a...
[07/17 14:02:48     32s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[07/17 14:02:48     32s] WARNING   TECHLIB-606        108  An inconsistency was found during interp...
[07/17 14:02:48     32s] *** Message Summary: 119 warning(s), 96866 error(s)
[07/17 14:02:48     32s] 
[07/17 14:02:48     32s] --- Ending "Innovus" (totcpu=0:00:32.8, real=0:00:26.0, mem=2442.6M) ---
