# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ModExp.srcs/sources_1/imports/new/MonPro.vhd" \
"../../../../ModExp.srcs/sources_1/imports/new/ModExp.vhd" \
"../../../../ModExp.srcs/sim_1/imports/new/ModExp_tb.vhd" \

# Do not sort compile order
nosort
