triad tripl pattern lithographi awar detail router yen hung bei david yih lang depart comput scienc nation chiao tung univers hsinchu taiwan depart ece univers texa austin austin usa homeryenhung bei dpan ylli abstract tpl friend detail router requir systemat approach detect tpl conflict complex conflict graph imped direct detect tpl conflict work propos token graph embed conflict graph tecg facilit tpl conflict detect maintain high color flexibl develop tpl awar detail router triad appli tecg gridless router tpl stitch generat compar greedi color approach experiment indic triad generat conflict stitch shorter wirelength cost runtim introduct manufactur process node enter nano meter era gap illumin wavelength target process node increas larger semiconductor dustri encount limit manufactur delay generat lithograph ngl extrem ultraviolet euv beam direct write bridg gap doubl pattern lithographi dpl adopt decompos singl layer mask color increas pitch enhanc resolut deploy dpl involv challeng layout decomposit requir assign march system circuit integr design aid comput tran ieee system rout gridless chip full multilevel mar zhang xie fang cong system circuit integr design aid comput tran ieee system rout gridless multilay dune khoo fang cong juli system circuit integr design aid comput tran ieee router expans tile antognetti curatelli gloria romano margarino march system electron autom design tran acm extract tile pseudo fast system rout gridless assign track gridless reduct crosstalk base floorplan slice cheng lin chang april system circuit integr design aid comput tran ieee propag tile pseudo plane multilay router gridless base graph connect implicit nemo lin chen june system circuit integr design aid comput tran ieee lithographi pattern doubl proach decomposit layout yao park kahng integr process design manufactur design symposium lithographi advanc spie pattern design node pattern tripl implic pan painter pat luk cork luca spie step etch spacer deposit spacer singl pitch half pattern 