module dig_rg 
(input clk, rst_ni,
 input [3:0] digi,
 output reg [3:0] dig);

initial ss = 0;

always @(posedge clk )
if (!rst_ni) 
	ss <= 0;
else 
	ss <= ssi;

			
endmodule 