m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_pro/17.0
<<<<<<< HEAD
Z1 !s110 1525195031
!i10b 1
Z2 !s108 1525195031.000000
Z3 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\WriteBackStage.vhd|
Z4 !s107 C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\WriteBackStage.vhd|
Z5 =======
Z6 !s110 1525193987
!i10b 1
Z7 !s108 1525193986.000000
Z8 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|R:/Architecture2/WriteBackStage.vhd|
Z9 !s107 R:/Architecture2/WriteBackStage.vhd|
R0
<<<<<<< HEAD
R1
!i10b 1
R2
R3
R4
R5
R6
!i10b 1
R7
R8
R9
R0
<<<<<<< HEAD
w1523908163
Z10 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z11 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z12 dC:/Users/Univ/Documents/Architecture2/PipelinedProcessor
Z13 8C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\WriteBackStage.vhd
Z14 FC:\Users\Univ\Documents\Architecture2\PipelinedProcessor\WriteBackStage.vhd
R5
w1525193825
R10
R11
R12
8R:/Architecture2/WriteBackStage.vhd
FR:/Architecture2/WriteBackStage.vhd
<<<<<<< HEAD
Z15 !s110 1525065273
!i10b 1
Z16 !s108 1525065273.000000
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/tristatebuffer.vhd|
Z18 !s107 C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/tristatebuffer.vhd|
R5
Z19 !s110 1524393264
!i10b 1
Z20 !s108 1524393264.000000
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|R:/Architecture2/tristatebuffer.vhd|
Z22 !s107 R:/Architecture2/tristatebuffer.vhd|
R0
<<<<<<< HEAD
R15
!i10b 1
R16
R17
R18
R5
R19
!i10b 1
R20
R21
R22
R0
<<<<<<< HEAD
Z23 8C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/tristatebuffer.vhd
Z24 FC:/Users/Univ/Documents/Architecture2/PipelinedProcessor/tristatebuffer.vhd
R5
8R:/Architecture2/tristatebuffer.vhd
FR:/Architecture2/tristatebuffer.vhd
R0
<<<<<<< HEAD
R15
!i10b 1
R16
Z25 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/RegisterFile2.vhd|
Z26 !s107 C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/RegisterFile2.vhd|
R5
Z27 !s110 1523917129
!i10b 1
Z28 !s108 1523917129.000000
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Univ/Documents/Architecture2/New folder/RegisterFile2.vhd|
Z30 !s107 C:/Users/Univ/Documents/Architecture2/New folder/RegisterFile2.vhd|
!i113 1
Z31 o-work work -2002 -explicit
Z32 tExplicit 1 CvgOpt 0
R0
<<<<<<< HEAD
R15
!i10b 1
R16
R25
R26
R5
R27
!i10b 1
R28
R29
R30
R0
<<<<<<< HEAD
Z33 w1523917116
Z34 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R10
R11
R12
Z35 8C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/RegisterFile2.vhd
Z36 FC:/Users/Univ/Documents/Architecture2/PipelinedProcessor/RegisterFile2.vhd
R5
R33
R34
R10
R11
Z37 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/register.vhd|
8C:/Users/Univ/Documents/Architecture2/New folder/RegisterFile2.vhd
FC:/Users/Univ/Documents/Architecture2/New folder/RegisterFile2.vhd
<<<<<<< HEAD
R15
!i10b 1
Z38 !s108 1525065272.000000
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/ram.vhd|
Z40 !s107 C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/ram.vhd|
R5
R27
!i10b 1
R28
Z41 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Univ/Documents/Architecture2/New folder/ram.vhd|
Z42 !s107 C:/Users/Univ/Documents/Architecture2/New folder/ram.vhd|
R0
<<<<<<< HEAD
R15
!i10b 1
R38
R39
R40
R5
R27
!i10b 1
R28
R41
R42
R0
<<<<<<< HEAD
Z43 w1513386528
R34
R10
R11
R12
Z44 8C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/ram.vhd
Z45 FC:/Users/Univ/Documents/Architecture2/PipelinedProcessor/ram.vhd
R5
R43
R34
R10
R11
R37
8C:/Users/Univ/Documents/Architecture2/New folder/ram.vhd
FC:/Users/Univ/Documents/Architecture2/New folder/ram.vhd
<<<<<<< HEAD
Z46 !s110 1525065272
!i10b 1
R38
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/Processor.vhd|
Z48 !s107 C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/Processor.vhd|
R5
Z49 !s110 1525196072
!i10b 1
Z50 !s108 1525196071.000000
Z51 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|R:/Architecture2/Processor.vhd|
Z52 !s107 R:/Architecture2/Processor.vhd|
R0
<<<<<<< HEAD
R46
!i10b 1
R38
R47
R48
R5
R49
!i10b 1
R50
R51
R52
R0
<<<<<<< HEAD
w1523914037
R10
R11
R12
Z53 8C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/Processor.vhd
Z54 FC:/Users/Univ/Documents/Architecture2/PipelinedProcessor/Processor.vhd
R5
w1525196047
R10
R11
R12
8R:/Architecture2/Processor.vhd
FR:/Architecture2/Processor.vhd
<<<<<<< HEAD
R46
!i10b 1
R38
Z55 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/PCContoller.vhd|
Z56 !s107 C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/PCContoller.vhd|
R5
Z57 !s110 1523917128
!i10b 1
Z58 !s108 1523917128.000000
Z59 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Univ/Documents/Architecture2/New folder/PCContoller.vhd|
Z60 !s107 C:/Users/Univ/Documents/Architecture2/New folder/PCContoller.vhd|
R0
<<<<<<< HEAD
Z61 DEx4 work 12 pccontroller 0 22 MeJ>@40:h>IP5oLQaB87H1
R5
Z62 FC:/Users/Univ/Documents/Architecture2/PipelinedProcessor/mux2.vhd
R0
<<<<<<< HEAD
R46
!i10b 1
R38
R55
R56
R5
R57
!i10b 1
R58
R59
R60
R0
<<<<<<< HEAD
Z63 w1523741204
R34
R10
R11
R12
8C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/PCContoller.vhd
FC:/Users/Univ/Documents/Architecture2/PipelinedProcessor/PCContoller.vhd
R5
R63
R34
R10
R11
R37
8C:/Users/Univ/Documents/Architecture2/New folder/PCContoller.vhd
FC:/Users/Univ/Documents/Architecture2/New folder/PCContoller.vhd
<<<<<<< HEAD
R46
!i10b 1
R38
Z64 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/outPortController.vhd|
Z65 !s107 C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/outPortController.vhd|
R5
Z66 !s110 1523917130
!i10b 1
Z67 !s108 1523917130.000000
Z68 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Univ/Documents/Architecture2/New folder/outPortController.vhd|
Z69 !s107 C:/Users/Univ/Documents/Architecture2/New folder/outPortController.vhd|
R0
<<<<<<< HEAD
Z70 DEx4 work 17 outportcontroller 0 22 K<ki8]KY4kZfPIHOAD8_@3
R5
Z71 8C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/ForwardingUnit.vhd
R0
<<<<<<< HEAD
R46
!i10b 1
R38
R64
R65
R5
R66
!i10b 1
R67
R68
R69
R0
<<<<<<< HEAD
Z72 w1523902907
R10
R11
R12
Z73 8C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/outPortController.vhd
Z74 FC:/Users/Univ/Documents/Architecture2/PipelinedProcessor/outPortController.vhd
R5
R72
R10
R11
R37
8C:/Users/Univ/Documents/Architecture2/New folder/outPortController.vhd
FC:/Users/Univ/Documents/Architecture2/New folder/outPortController.vhd
<<<<<<< HEAD
Z75 !s110 1525065270
!i10b 1
Z76 w1525094405
Z77 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/FallingEdgeReg.vhd|
Z78 !s107 C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/FallingEdgeReg.vhd|
R5
Z79 !s110 1525102748
!i10b 1
Z80 !s108 1525102748.000000
Z81 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|R:/Architecture2/FallingEdgeReg.vhd|
Z82 !s107 R:/Architecture2/FallingEdgeReg.vhd|
R0
<<<<<<< HEAD
Z83 DEx4 work 13 nbitregisterf 0 22 ?dgMDKAeDe>cnmiJhH<6<0
R5
Z84 w1524813793
R0
<<<<<<< HEAD
R75
!i10b 1
R76
R77
R78
R5
R79
!i10b 1
R80
R81
R82
R0
<<<<<<< HEAD
Z85 w1523856084
R10
R11
R12
Z86 8C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/FallingEdgeReg.vhd
Z87 FC:/Users/Univ/Documents/Architecture2/PipelinedProcessor/FallingEdgeReg.vhd
R5
w1523982436
R10
R11
R12
8R:/Architecture2/FallingEdgeReg.vhd
FR:/Architecture2/FallingEdgeReg.vhd
<<<<<<< HEAD
R15
!i10b 1
R16
R37
Z88 !s107 C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/register.vhd|
R5
Z89 !s110 1524393543
!i10b 1
Z90 !s108 1524393543.000000
Z91 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|R:/Architecture2/register.vhd|
Z92 !s107 R:/Architecture2/register.vhd|
R0
<<<<<<< HEAD
R15
!i10b 1
R16
R37
R88
R5
R89
!i10b 1
R90
R91
R92
R0
<<<<<<< HEAD
R43
R10
R11
R12
Z93 8C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/register.vhd
FC:/Users/Univ/Documents/Architecture2/PipelinedProcessor/register.vhd
R5
Z94 !s107 C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/decoder.vhd|
R10
R11
R12
8R:/Architecture2/register.vhd
FR:/Architecture2/register.vhd
<<<<<<< HEAD
R46
!i10b 1
R38
Z95 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\mux4.vhd|
Z96 !s107 C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\mux4.vhd|
R5
Z97 !s110 1524393250
!i10b 1
Z98 !s108 1524393250.000000
Z99 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|R:/Architecture2/mux4.vhd|
Z100 !s107 R:/Architecture2/mux4.vhd|
R0
<<<<<<< HEAD
R46
!i10b 1
R38
R95
R96
R5
R97
!i10b 1
R98
R99
R100
R0
<<<<<<< HEAD
Z101 8C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\mux4.vhd
Z102 FC:\Users\Univ\Documents\Architecture2\PipelinedProcessor\mux4.vhd
R5
8R:/Architecture2/mux4.vhd
FR:/Architecture2/mux4.vhd
R0
<<<<<<< HEAD
R46
!i10b 1
Z103 !s108 1525065271.000000
Z104 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/mux2.vhd|
Z105 !s107 C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/mux2.vhd|
R5
Z106 !s110 1524393254
!i10b 1
Z107 !s108 1524393254.000000
Z108 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|R:/Architecture2/mux2.vhd|
Z109 !s107 R:/Architecture2/mux2.vhd|
R0
<<<<<<< HEAD
R46
!i10b 1
R103
R104
R105
R5
R106
!i10b 1
R107
R108
R109
R0
<<<<<<< HEAD
8C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/mux2.vhd
R62
R5
8R:/Architecture2/mux2.vhd
FR:/Architecture2/mux2.vhd
R0
<<<<<<< HEAD
Z110 !s110 1525065271
!i10b 1
R103
Z111 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/MemoryStage.vhd|
Z112 !s107 C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/MemoryStage.vhd|
R5
!s110 1523917126
!i10b 1
!s108 1523917126.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Univ/Documents/Architecture2/New folder/MemoryStage.vhd|
!s107 C:/Users/Univ/Documents/Architecture2/New folder/MemoryStage.vhd|
R0
<<<<<<< HEAD
R110
!i10b 1
R103
R111
R112
R5
!s110 1525196068
!i10b 1
!s108 1525196068.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|R:/Architecture2/MemoryStage.vhd|
!s107 R:/Architecture2/MemoryStage.vhd|
R0
<<<<<<< HEAD
Z113 w1525189908
R10
R11
R12
8C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/MemoryStage.vhd
FC:/Users/Univ/Documents/Architecture2/PipelinedProcessor/MemoryStage.vhd
R5
w1525196064
Z114 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z115 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
R10
R11
R12
8R:/Architecture2/MemoryStage.vhd
FR:/Architecture2/MemoryStage.vhd
<<<<<<< HEAD
R110
!i10b 1
R103
Z116 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/ForwardingUnit.vhd|
Z117 !s107 C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/ForwardingUnit.vhd|
R5
Z118 !s110 1525191344
!i10b 1
Z119 !s108 1525191344.000000
Z120 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|R:/Architecture2/ForwardingUnit.vhd|
Z121 !s107 R:/Architecture2/ForwardingUnit.vhd|
R0
<<<<<<< HEAD
Z122 DEx4 work 14 forwardingunit 0 22 :=8g5=b2Ko7Mka0hZT8h32
R5
R122
R0
<<<<<<< HEAD
R110
!i10b 1
R103
R116
R117
R5
R118
!i10b 1
R119
R120
R121
R0
<<<<<<< HEAD
R84
R10
R11
R12
R71
Z123 FC:/Users/Univ/Documents/Architecture2/PipelinedProcessor/ForwardingUnit.vhd
R5
w1524346872
R10
R11
R12
8R:/Architecture2/ForwardingUnit.vhd
FR:/Architecture2/ForwardingUnit.vhd
<<<<<<< HEAD
R61
Z124 DEx4 work 12 nbitregister 0 22 7ajjWMKL2IQJ;YgCCB2<Z2
R10
R11
DEx4 work 10 fetchstage 0 22 kfX6hg>P4K_0ENU[E^ngR1
l87
L38
V9SRjzSEf4T8?UV7de;O`Y0
!s100 RS;?h9ON>HSh5ol9:]L[J0
Z125 OV;C;10.5c;63
32
R110
!i10b 1
R103
Z126 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/FetchStage.vhd|
Z127 !s107 C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/FetchStage.vhd|
R5
R61
Z128 !s107 C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/ExecutionStage.vhd|
R10
R11
Z129 DEx4 work 10 fetchstage 0 22 <;]^5cam?ggieK7EE9?i[2
l98
L49
Vb`nUzWd3aOXF?^mIWdP:B2
!s100 c1[b8VQLdO=H4ZLI`UAic3
R125
32
Z130 !s110 1525192143
!i10b 1
Z131 !s108 1525192143.000000
Z132 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|R:/Architecture2/FetchStage.vhd|
Z133 !s107 R:/Architecture2/FetchStage.vhd|
R0
<<<<<<< HEAD
R113
R10
R11
R12
8C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/FetchStage.vhd
FC:/Users/Univ/Documents/Architecture2/PipelinedProcessor/FetchStage.vhd
l0
L4
VkfX6hg>P4K_0ENU[E^ngR1
!s100 a9ZCcie9oiZPjnWkEM]ZW2
R125
32
R110
!i10b 1
R103
R126
R127
R5
w1525192141
R10
R11
R12
8R:/Architecture2/FetchStage.vhd
FR:/Architecture2/FetchStage.vhd
l0
L4
Z134 V<;]^5cam?ggieK7EE9?i[2
Z135 !s100 QOZ[K7lTR;B;C0=f?P_8e0
R125
32
R130
!i10b 1
R131
R132
R133
<<<<<<< HEAD
R75
!i10b 1
R76
Z136 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/ExecutionStage.vhd|
R128
R5
Z137 !s110 1525195073
!i10b 1
Z138 !s108 1525195071.000000
Z139 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|R:/Architecture2/ExecutionStage.vhd|
Z140 !s107 R:/Architecture2/ExecutionStage.vhd|
R0
<<<<<<< HEAD
Z141 DEx4 work 10 branchunit 0 22 4aOJZEmQg9;@;YkMbHZmn1
R34
Z142 DEx4 work 3 alu 0 22 `Rd53U4JHUbRn:EI@0bXD2
R83
R70
R5
R75
R128
R34
R142
R83
R70
R0
<<<<<<< HEAD
R75
!i10b 1
R76
R136
R128
R5
R137
!i10b 1
R138
R139
R140
R0
<<<<<<< HEAD
R113
R10
R11
R12
8C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/ExecutionStage.vhd
FC:/Users/Univ/Documents/Architecture2/PipelinedProcessor/ExecutionStage.vhd
R5
w1525195070
R10
R11
R12
8R:/Architecture2/ExecutionStage.vhd
FR:/Architecture2/ExecutionStage.vhd
<<<<<<< HEAD
DEx4 work 11 decodestage 0 22 ^DKjk1QVPj@Yk]h94@L8m3
l90
L48
V5KUcOc:7_:z]=LP[d=j0@2
!s100 X^RgXgSInU;2i_[[7ReV@1
R5
DEx4 work 11 decodestage 0 22 ?I2c@]FRiQN]IjzebRB[F3
l92
L49
VN9^Jnh=O=zSWf?f@3C0Od2
!s100 Q4IzzM0Q_:7F[lg4K[Uf^2
R0
<<<<<<< HEAD
V^DKjk1QVPj@Yk]h94@L8m3
!s100 Ll41Xz^24<4Uc@h<fG5Qg2
R125
32
Z143 !s110 1525065672
!i10b 1
Z144 !s108 1525065672.000000
Z145 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\DecodeStage.vhd|
Z146 !s107 C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\DecodeStage.vhd|
R5
V?I2c@]FRiQN]IjzebRB[F3
!s100 >k_381<n8jCeBcz2mi<jf2
R125
32
!s110 1525194086
!i10b 1
!s108 1525194085.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|R:/Architecture2/DecodeStage.vhd|
!s107 R:/Architecture2/DecodeStage.vhd|
R0
<<<<<<< HEAD
w1525065668
R5
w1525193984
R0
<<<<<<< HEAD
Z147 DEx4 work 11 controlunit 0 22 OR9fUVZ3?YTLA1:Hjgm_31
l40
L21
VFZ4PB4Pf@1HiY3WbAmO;l2
!s100 iZP]10H?N?LNzaRD8L8l<2
R5
DEx4 work 11 controlunit 0 22 nRdz;g4JbUb:D_ORBAHS43
l40
L21
V^k936Mc14jkI]X]6PI[hm1
!s100 QnncH<8WANl7n0ei[MDjN1
R0
<<<<<<< HEAD
R113
R10
R11
R12
Z148 8C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\ControlUnit.vhd
Z149 FC:\Users\Univ\Documents\Architecture2\PipelinedProcessor\ControlUnit.vhd
l0
L4
VOR9fUVZ3?YTLA1:Hjgm_31
!s100 RYSSezDeKd<j3E7f=NK0i3
R125
32
R75
!i10b 1
!s108 1525065270.000000
Z150 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\ControlUnit.vhd|
Z151 !s107 C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\ControlUnit.vhd|
R5
R76
R10
R11
R12
Z152 8R:/Architecture2/ControlUnit.vhd
Z153 FR:/Architecture2/ControlUnit.vhd
l0
L4
VnRdz;g4JbUb:D_ORBAHS43
!s100 P5C`Dn<NOamT:hEiYKFo43
R125
32
!s110 1525094455
!i10b 1
!s108 1525094454.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|R:/Architecture2/ControlUnit.vhd|
!s107 R:/Architecture2/ControlUnit.vhd|
<<<<<<< HEAD
R1
!i10b 1
R2
Z154 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/BranchUnit.vhd|
Z155 !s110 1524321063
R5
R155
!i10b 1
R141
Z156 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|R:/Architecture2/BranchUnit.vhd|
Z157 !s107 R:/Architecture2/BranchUnit.vhd|
R0
<<<<<<< HEAD
R141
R5
R141
R0
<<<<<<< HEAD
R1
!i10b 1
R2
R154
Z158 !s107 C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/BranchUnit.vhd|
R5
R155
!i10b 1
!s108 1524321063.000000
R156
R157
R0
<<<<<<< HEAD
R113
R10
R11
R12
Z159 8C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/BranchUnit.vhd
Z160 FC:/Users/Univ/Documents/Architecture2/PipelinedProcessor/BranchUnit.vhd
R5
w1524321047
R10
R11
R12
8R:/Architecture2/BranchUnit.vhd
FR:/Architecture2/BranchUnit.vhd
<<<<<<< HEAD
DEx4 work 3 alu 0 22 QZWg7E8X4:>lYfnaAFImO2
R5
R142
R0
<<<<<<< HEAD
!s110 1525065269
!i10b 1
!s108 1525065269.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\ALU.vhd|
!s107 C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\ALU.vhd|
R5
R1
!i10b 1
R2
Z161 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|R:/Architecture2/ALU.vhd|
Z162 !s107 R:/Architecture2/ALU.vhd|
R0
<<<<<<< HEAD
w1524812828
R5
R113
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
Awbstagearch
R128
R10
R11
Z163 DEx4 work 7 wbstage 0 22 J<g3mI7HGIVI=9EKF4f623
l51
L46
Z164 Vd?9;`TV^[a>DAl^LeTPV;3
Z165 !s100 ndIGCz`5;aX<Q1nGSK2MJ3
R125
32
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
l0
L4
Z166 VJ<g3mI7HGIVI=9EKF4f623
Z167 !s100 >:X=]b[=CS4I1Abhe<FZZ2
R125
32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
Aarctristate
R10
R11
Z168 DEx4 work 14 tristatebuffer 0 22 6>oL3n6R0>[MR2]f0FgB40
l17
L15
Z169 VZNL?U7iLCdg868;njjmBP1
Z170 !s100 FDH1RC0;97QinJ4;1bA4L2
R125
32
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
l0
L4
Z171 V6>oL3n6R0>[MR2]f0FgB40
Z172 !s100 SBZ[Q2jfz7>F4jkF6c]UJ1
R125
32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
Aregisterfilearch
R34
R10
R11
Z173 DEx4 work 12 registerfile 0 22 B?joaU8Nh1OT4T4MWGFQ;2
l42
L30
Z174 VEAAkB<_A<>`@09BXkMHh90
Z175 !s100 3YJNO_L^nHW?^BVLEcgE[2
R125
32
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
l0
L5
Z176 VB?joaU8Nh1OT4T4MWGFQ;2
Z177 !s100 lAKPn^mPH<4ao<ld0FFZI3
R125
32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
Asyncrama
R34
R10
R11
Z178 DEx4 work 3 ram 0 22 J4eW0Pz@5^TI>9YI:E=<;2
l19
L14
Z179 VG_1<RFkRfi=>P3UKjOLIQ3
Z180 !s100 mg]hmW8]>2N=KT;HMCVd[2
R125
32
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
l0
L5
Z181 VJ4eW0Pz@5^TI>9YI:E=<;2
Z182 !s100 PXEbdbP5LRQT2M:e::_@_3
R125
32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
Aprocessorarch
R128
R163
R15
R16
DEx4 work 11 memorystage 0 22 EGzfH;lR6]?6U7J`VomDj3
R123
R70
R46
R93
R10
R11
Z183 DEx4 work 9 processor 0 22 `nj3ED_^?Z5UflP?Pmbll0
l112
L30
VJ2beL@kH5:T<jjNifHllc0
!s100 GGz3XjzzY7gU3d]kLmF]L3
R125
32
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
l0
L4
Z184 V`nj3ED_^?Z5UflP?Pmbll0
Z185 !s100 cP0FjhO9l9MEPI76[L0Y@1
R125
32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
l56
L33
Z186 VbcHz[]0[6>82TIMl2UGkX0
Z187 !s100 Gn@4oDFa=e:0_2EU8WV:T3
R125
32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
Apccontrollerarch
R34
R10
R11
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
l0
L6
Z188 VMeJ>@40:h>IP5oLQaB87H1
Z189 !s100 SBj<;P_AkA?E5ST3_ICK52
R125
32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
l38
L26
Z190 VhQRTEMa72@3jGj5g4=YJT1
Z191 !s100 K5n=C_G9lTC]zNd@X_2o?3
R125
32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
Aoutportcontrollerarch
R10
R11
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
l0
L5
Z192 VK<ki8]KY4kZfPIHOAD8_@3
Z193 !s100 ;15P1Nm2:o6HaWRbM5G9B0
R125
32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
l16
L15
Z194 VAMjbJZInP>YKf]OazJY790
Z195 !s100 5hWAX`iBFJ^HD;4>iABA?2
R125
32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
Anbitregister_architecture
R10
R11
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
l0
L4
Z196 V?dgMDKAeDe>cnmiJhH<6<0
Z197 !s100 0][<9UWkFc^^gJERU[]fj2
R125
32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
Anbitregister_architecture
R10
R11
R124
l16
L15
Z198 V<W6=g1gzW>M@ZM;>1MmOh0
Z199 !s100 TjCk_k?7SfF55I6b:KbCC3
R125
32
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
l0
L4
Z200 V7ajjWMKL2IQJ;YgCCB2<Z2
Z201 !s100 EEThZ6J92o=GZ@@<7[lj22
R125
32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
Amux4arch
R10
R11
Z202 DEx4 work 4 mux4 0 22 d__c?[VmkUjNfd?FMiIPm3
l20
L19
Z203 VjOS?9[h24MS`jl4mXmXOi1
Z204 !s100 1czliz7d3]Vd=^kh^IIP]1
R125
32
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
l0
L5
Z205 Vd__c?[VmkUjNfd?FMiIPm3
Z206 !s100 jAMPln9JLn;2Qf1zUAaG:1
R125
32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
Amux2arch
R10
R11
Z207 DEx4 work 4 mux2 0 22 [nVBCPAczd<@ffdllcCbl0
l17
L16
Z208 V0a2^R;n_[L<8_5;nc0[381
Z209 !s100 OGP^GCZF<H2z4fG?Xk_2R0
R125
32
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
l0
L4
Z210 V[nVBCPAczd<@ffdllcCbl0
Z211 !s100 QeZWE556O;>KzhAPMG31R1
R125
32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
dC:/Users/Univ/Documents/Architecture2/New folder
FC:/Users/Univ/Documents/Architecture2/New folder/MemoryStage.vhd
8C:/Users/Univ/Documents/Architecture2/New folder/MemoryStage.vhd
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
Amemorystagearch
R10
R11
DEx4 work 11 memorystage 0 22 `eZg:XSKkEA8n:eT_YOGN2
l43
L33
V7fCN61z:iT^`^1UgXaYb23
!s100 B`MoHH5`B32c=K87eT3N12
R125
32
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
l0
L6
VEGzfH;lR6]?6U7J`VomDj3
!s100 Na1TMJ>zPjF`ehdiE=ol50
R125
32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
l53
L44
V1V_b5Ec0`L9GXKoC0>i?Z3
!s100 g[QnN2YjnC_ZJ^Xe^RKPY1
R125
32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
Aforwardingunitarch
R10
R11
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
l0
L5
Z212 V:=8g5=b2Ko7Mka0hZT8h32
Z213 !s100 Yz:0R;IYch?nnhU1RmWdz1
R125
32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
Afetchstagearch
R34
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
R10
R11
DEx4 work 12 executestage 0 22 5ESGZ_<F2za3cLK30J2A<1
l152
L50
VL7FUGD?lSVnNJ7=l^O0g01
!s100 z[Q57@mmdPj0ig6Uz;ng@1
R125
32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
Aexecutestagearch
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
l0
L4
V5ESGZ_<F2za3cLK30J2A<1
!s100 oj2U>H?l1kWSOVTEV<Z8c0
R125
32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
R125
32
R143
!i10b 1
R144
R145
R146
!i113 1
R31
R32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
Adecodestagearch
R124
R147
R34
R173
R10
R11
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
R10
R11
R12
Z214 8C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\DecodeStage.vhd
Z215 FC:\Users\Univ\Documents\Architecture2\PipelinedProcessor\DecodeStage.vhd
l0
L4
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
R125
32
R75
!i10b 1
R76
R152
R153
!i113 1
R31
R32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
Acontrolunitarch
R10
R11
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
l29
L25
VCfGH89HCU=BMn1E6`A_el0
!s100 LzZSJ8a`ZfFXUAFh4G1nE2
R125
32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
Abranchunitarch
R10
R11
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
l0
L4
Z216 V4aOJZEmQg9;@;YkMbHZmn1
Z217 !s100 o9PHz[m_3om^3V_^KU5B;0
R125
32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
l72
L30
Z218 V_`GV1KYVaPgN7n_LVF:892
Z219 !s100 9ZQJN4l6`ZRFokoQQ6nS01
R125
32
R1
!i10b 1
R2
R161
R162
!i113 1
R31
R32
R0
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
!i113 1
R31
R32
R0
Aaluarch
R34
R10
R11
>>>>>>> 2889d7eba3260513cd2fe3ba5aeb04e99ed7a840
R34
R10
R11
R12
8C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\ALU.vhd
FC:\Users\Univ\Documents\Architecture2\PipelinedProcessor\ALU.vhd
l0
L9
Z220 V`Rd53U4JHUbRn:EI@0bXD2
Z221 !s100 @[Hb^9blSMV3^DTPZ1@:<3
R125
32
Ealu
Z222 w1525202143
R34
R10
R11
R12
Z223 8C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/ALU.vhd
Z224 FC:/Users/Univ/Documents/Architecture2/PipelinedProcessor/ALU.vhd
l0
L9
R220
R221
R125
32
Z225 !s110 1525213175
!i10b 1
Z226 !s108 1525213175.000000
Z227 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/ALU.vhd|
Z228 !s107 C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/ALU.vhd|
!i113 1
R31
R32
Aaluarch
R34
R10
R11
R142
l72
L30
R218
R219
R125
32
R225
!i10b 1
R226
R227
R228
!i113 1
R31
R32
Ebranchunit
Z229 w1525204989
R10
R11
R12
R159
R160
l0
L4
R216
R217
R125
32
R225
!i10b 1
R226
R154
R158
!i113 1
R31
R32
Abranchunitarch
R10
R11
R141
l29
L25
V9nW6QfWQeAlLBZXfN@RnH1
!s100 =K0Gz_OinLSV7OBAYY23?2
R125
32
R225
!i10b 1
R226
R154
R158
!i113 1
R31
R32
Econtrolunit
Z230 w1525212120
R10
R11
R12
R148
R149
l0
L4
Vf9ma_61OUoZY];YK`MTm<0
!s100 jGd^oWI3ZJB@ITBa^?[m11
R125
32
R225
!i10b 1
R226
R150
R151
!i113 1
R31
R32
Acontrolunitarch
R10
R11
Z231 DEx4 work 11 controlunit 0 22 f9ma_61OUoZY];YK`MTm<0
l40
L21
VTUK4YU[zLQm[E?E5mQ>Y`3
!s100 [n>l]oVXXcZEW4[FLO_em0
R125
32
R225
!i10b 1
R226
R150
R151
!i113 1
R31
R32
Edecoder
R43
R34
R10
R11
R12
Z232 8C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/decoder.vhd
Z233 FC:/Users/Univ/Documents/Architecture2/PipelinedProcessor/decoder.vhd
l0
L8
V:Y?RJ2eGEci52MIVbdZbj0
!s100 V]7XWDRDJ3JDo`51PGEY12
R125
32
R225
!i10b 1
R226
Z234 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Univ/Documents/Architecture2/PipelinedProcessor/decoder.vhd|
R94
!i113 1
R31
R32
Adecoderarchitecture
R34
R10
R11
DEx4 work 7 decoder 0 22 :Y?RJ2eGEci52MIVbdZbj0
l20
L19
VW?Gn`P1WP6oMN]KD?knL40
!s100 kT0>M5fHUmN<MMRQLQ^2;1
R125
32
R225
!i10b 1
R226
R234
R94
!i113 1
R31
R32
Edecodestage
Z235 w1525211886
R10
R11
R12
R214
R215
l0
L4
VMa]YdTQombAT8dJhFcL?N0
!s100 ;^c`58aJ6UzhX0]YYK<G50
R125
32
Z236 !s110 1525213176
!i10b 1
R226
R145
R146
!i113 1
R31
R32
Adecodestagearch
R124
R231
R34
R173
R10
R11
Z237 DEx4 work 11 decodestage 0 22 Ma]YdTQombAT8dJhFcL?N0
l98
L50
VOG;7V_;1``7ILl^cSKYRQ0
!s100 2GXGHJcV1@DQC;Q4JEB@A1
R125
32
R236
!i10b 1
R226
R145
R146
!i113 1
R31
R32
Eexecutestage
Z238 w1525212559
R10
R11
R12
Z239 8C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\ExecutionStage.vhd
Z240 FC:\Users\Univ\Documents\Architecture2\PipelinedProcessor\ExecutionStage.vhd
l0
L4
VaEMKeh6;:K7NSVk]L0fOF0
!s100 J`;VMFEF?UA?jGHHZCb5C1
R125
32
R236
!i10b 1
Z241 !s108 1525213176.000000
Z242 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\ExecutionStage.vhd|
Z243 !s107 C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\ExecutionStage.vhd|
!i113 1
R31
R32
Aexecutestagearch
R141
R124
R34
R142
R83
R70
R10
R11
Z244 DEx4 work 12 executestage 0 22 aEMKeh6;:K7NSVk]L0fOF0
l153
L50
Vz;MU?IQJg@?8^c3]ZSc_20
!s100 S[F[8S9kB4;BNTPfQVRIi1
R125
32
R236
!i10b 1
R241
R242
R243
!i113 1
R31
R32
Efetchstage
Z245 w1525206689
R10
R11
R12
Z246 8C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\FetchStage.vhd
Z247 FC:\Users\Univ\Documents\Architecture2\PipelinedProcessor\FetchStage.vhd
l0
L4
R134
R135
R125
32
R236
!i10b 1
R241
Z248 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\FetchStage.vhd|
Z249 !s107 C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\FetchStage.vhd|
!i113 1
R31
R32
Afetchstagearch
R34
R61
R124
R10
R11
R129
l98
L49
VPfk0`2k0V7@cUm28=Oia<0
!s100 7e9?Oio>eAV4:^]hYRiaB0
R125
32
R236
!i10b 1
R241
R248
R249
!i113 1
R31
R32
Eforwardingunit
Z250 w1525204179
R10
R11
R12
R71
R123
l0
L5
R212
R213
R125
32
Z251 !s110 1525213177
!i10b 1
R241
R116
R117
!i113 1
R31
R32
Aforwardingunitarch
R10
R11
R122
l53
L44
VHee3;Ffe7=743;mI[TJEQ1
!s100 V_T9CWA`8T@emziR6PdDF1
R125
32
R251
!i10b 1
R241
R116
R117
!i113 1
R31
R32
Ememorystage
Z252 w1525213131
R114
R115
R10
R11
R12
Z253 8C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\MemoryStage.vhd
Z254 FC:\Users\Univ\Documents\Architecture2\PipelinedProcessor\MemoryStage.vhd
l0
L6
V6JF_2G_cR5WFi84cLO4EJ3
!s100 8TK<UM><D676P?ibLK4`@0
R125
32
R251
!i10b 1
Z255 !s108 1525213177.000000
Z256 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\MemoryStage.vhd|
Z257 !s107 C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\MemoryStage.vhd|
!i113 1
R31
R32
Amemorystagearch
R114
R115
R10
R11
Z258 DEx4 work 11 memorystage 0 22 6JF_2G_cR5WFi84cLO4EJ3
l102
L42
VjlJ^3nPEjeQ4H>i<RafeY0
!s100 ]5XX5RhhSc2O@:agEYIY:0
R125
32
R251
!i10b 1
R255
R256
R257
!i113 1
R31
R32
Emux2
R43
R10
R11
R12
Z259 8C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\mux2.vhd
Z260 FC:\Users\Univ\Documents\Architecture2\PipelinedProcessor\mux2.vhd
l0
L4
R210
R211
R125
32
R251
!i10b 1
R255
Z261 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\mux2.vhd|
Z262 !s107 C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\mux2.vhd|
!i113 1
R31
R32
Amux2arch
R10
R11
R207
l17
L16
R208
R209
R125
32
R251
!i10b 1
R255
R261
R262
!i113 1
R31
R32
Emux4
R43
R10
R11
R12
R101
R102
l0
L5
R205
R206
R125
32
R251
!i10b 1
R255
R95
R96
!i113 1
R31
R32
Amux4arch
R10
R11
R202
l20
L19
R203
R204
R125
32
R251
!i10b 1
R255
R95
R96
!i113 1
R31
R32
Enbitregister
R43
R10
R11
R12
Z263 8C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\register.vhd
Z264 FC:\Users\Univ\Documents\Architecture2\PipelinedProcessor\register.vhd
l0
L4
R200
R201
R125
32
Z265 !s110 1525213178
!i10b 1
Z266 !s108 1525213178.000000
Z267 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\register.vhd|
Z268 !s107 C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\register.vhd|
!i113 1
R31
R32
Anbitregister_architecture
R10
R11
R124
l16
L15
R198
R199
R125
32
R265
!i10b 1
R266
R267
R268
!i113 1
R31
R32
Enbitregisterf
R85
R10
R11
R12
R86
R87
l0
L4
R196
R197
R125
32
R236
!i10b 1
R241
R77
R78
!i113 1
R31
R32
Anbitregister_architecture
R10
R11
R83
l16
L15
R194
R195
R125
32
R236
!i10b 1
R241
R77
R78
!i113 1
R31
R32
Eoutportcontroller
R72
R10
R11
R12
R73
R74
l0
L5
R192
R193
R125
32
R265
!i10b 1
R266
R64
R65
!i113 1
R31
R32
Aoutportcontrollerarch
R10
R11
R70
l38
L26
R190
R191
R125
32
R265
!i10b 1
R266
R64
R65
!i113 1
R31
R32
Epccontroller
R63
R34
R10
R11
R12
Z269 8C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\PCContoller.vhd
Z270 FC:\Users\Univ\Documents\Architecture2\PipelinedProcessor\PCContoller.vhd
l0
L6
R188
R189
R125
32
R265
!i10b 1
R266
Z271 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\PCContoller.vhd|
Z272 !s107 C:\Users\Univ\Documents\Architecture2\PipelinedProcessor\PCContoller.vhd|
!i113 1
R31
R32
Apccontrollerarch
R34
R10
R11
R61
l56
L33
R186
R187
R125
32
R265
!i10b 1
R266
R271
R272
!i113 1
R31
R32
Eprocessor
Z273 w1525213171
R10
R11
R12
R53
R54
l0
L4
R184
R185
R125
32
R265
!i10b 1
R266
R47
R48
!i113 1
R31
R32
Aprocessorarch
R124
R163
R114
R115
R258
R244
R237
R129
R122
R10
R11
R183
l112
L30
VMh3mCdFiOa`<OfL4Xjb4>3
!s100 fDOA_edCN=]:C4MKS3h_41
R125
32
R265
!i10b 1
R266
R47
R48
!i113 1
R31
R32
Eram
R43
R34
R10
R11
R12
R44
R45
l0
L5
R181
R182
R125
32
R265
!i10b 1
R266
R39
R40
!i113 1
R31
R32
Asyncrama
R34
R10
R11
R178
l19
L14
R179
R180
R125
32
R265
!i10b 1
R266
R39
R40
!i113 1
R31
R32
Eregisterfile
R33
R34
R10
R11
R12
R35
R36
l0
L5
R176
R177
R125
32
Z274 !s110 1525213179
!i10b 1
R266
R25
R26
!i113 1
R31
R32
Aregisterfilearch
R34
R10
R11
R173
l42
L30
R174
R175
R125
32
R274
!i10b 1
R266
R25
R26
!i113 1
R31
R32
Erom
Z275 w1525033672
R34
R10
R11
R12
Z276 8R:/Architecture2/ROM.vhd
Z277 FR:/Architecture2/ROM.vhd
l0
L4
VUkJ5bbd3f4AAzedo9CN5S1
!s100 1:lee95<LEeREbGcdU4h71
R125
32
Z278 !s110 1525094855
!i10b 1
Z279 !s108 1525094855.000000
Z280 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|R:/Architecture2/ROM.vhd|
Z281 !s107 R:/Architecture2/ROM.vhd|
!i113 1
R31
R32
Amy_rom
R34
R10
R11
DEx4 work 3 rom 0 22 UkJ5bbd3f4AAzedo9CN5S1
l19
L16
VX;3E]hFPLH@kI[gRn;22Q0
!s100 E23[FN<oGNaI6;0O<8=^N0
R125
32
R278
!i10b 1
R279
R280
R281
Etristatebuffer
Z282 w1513630478
R10
R11
R12
R23
R24
l0
L4
R171
R172
R125
32
R274
!i10b 1
Z283 !s108 1525213179.000000
R17
R18
!i113 1
R31
R32
Aarctristate
R10
R11
R168
l17
L15
R169
R170
R125
32
R274
!i10b 1
R283
R17
R18
!i113 1
R31
R32
Ewbstage
R222
R10
R11
R12
R13
R14
l0
L4
R166
R167
R125
32
R225
!i10b 1
R226
R3
R4
!i113 1
R31
R32
Awbstagearch
R124
R10
R11
R163
l51
L46
R164
R165
R125
32
R225
!i10b 1
R226
R3
R4
!i113 1
R31
R32
