{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728390438777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728390438777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 23:27:18 2024 " "Processing started: Tue Oct 08 23:27:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728390438777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728390438777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off A2 -c A2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off A2 -c A2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728390438777 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728390438917 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728390438917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "D:/2402/MTRX3700/A2/top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728390443826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728390443826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "parity_bit PARITY_BIT uart_tx.sv(17) " "Verilog HDL Declaration information at uart_tx.sv(17): object \"parity_bit\" differs only in case from object \"PARITY_BIT\" in the same scope" {  } { { "uart_tx.sv" "" { Text "D:/2402/MTRX3700/A2/uart_tx.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728390443826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.sv" "" { Text "D:/2402/MTRX3700/A2/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728390443827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728390443827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_comm.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_comm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_comm " "Found entity 1: uart_comm" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728390443827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728390443827 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "top_level_tb.sv(28) " "Verilog HDL warning at top_level_tb.sv(28): extended using \"x\" or \"z\"" {  } { { "top_level_tb.sv" "" { Text "D:/2402/MTRX3700/A2/top_level_tb.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1728390443827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_tb " "Found entity 1: top_level_tb" {  } { { "top_level_tb.sv" "" { Text "D:/2402/MTRX3700/A2/top_level_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728390443828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728390443828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_comm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_comm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_comm_tb " "Found entity 1: uart_comm_tb" {  } { { "uart_comm_tb.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728390443828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728390443828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_tb " "Found entity 1: uart_tx_tb" {  } { { "uart_tx_tb.sv" "" { Text "D:/2402/MTRX3700/A2/uart_tx_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728390443829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728390443829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "save.sv 0 0 " "Found 0 design units, including 0 entities, in source file save.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728390443829 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk top_level.sv(14) " "Verilog HDL Implicit Net warning at top_level.sv(14): created implicit net for \"clk\"" {  } { { "top_level.sv" "" { Text "D:/2402/MTRX3700/A2/top_level.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728390443829 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst top_level.sv(16) " "Verilog HDL Implicit Net warning at top_level.sv(16): created implicit net for \"rst\"" {  } { { "top_level.sv" "" { Text "D:/2402/MTRX3700/A2/top_level.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728390443829 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ready top_level.sv(18) " "Verilog HDL Implicit Net warning at top_level.sv(18): created implicit net for \"ready\"" {  } { { "top_level.sv" "" { Text "D:/2402/MTRX3700/A2/top_level.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728390443829 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_out top_level.sv(19) " "Verilog HDL Implicit Net warning at top_level.sv(19): created implicit net for \"uart_out\"" {  } { { "top_level.sv" "" { Text "D:/2402/MTRX3700/A2/top_level.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728390443829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_comm " "Elaborating entity \"uart_comm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728390443849 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "baud_trigger uart_comm.sv(20) " "Verilog HDL or VHDL warning at uart_comm.sv(20): object \"baud_trigger\" assigned a value but never read" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728390443850 "|uart_comm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_comm.sv(119) " "Verilog HDL assignment warning at uart_comm.sv(119): truncated value with size 32 to match size of target (5)" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728390443850 "|uart_comm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_comm.sv(129) " "Verilog HDL assignment warning at uart_comm.sv(129): truncated value with size 32 to match size of target (5)" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728390443851 "|uart_comm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_comm.sv(137) " "Verilog HDL assignment warning at uart_comm.sv(137): truncated value with size 32 to match size of target (5)" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728390443851 "|uart_comm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_comm.sv(141) " "Verilog HDL assignment warning at uart_comm.sv(141): truncated value with size 32 to match size of target (5)" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728390443851 "|uart_comm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_comm.sv(145) " "Verilog HDL assignment warning at uart_comm.sv(145): truncated value with size 32 to match size of target (5)" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728390443851 "|uart_comm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_comm.sv(151) " "Verilog HDL assignment warning at uart_comm.sv(151): truncated value with size 32 to match size of target (5)" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728390443851 "|uart_comm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_comm.sv(159) " "Verilog HDL assignment warning at uart_comm.sv(159): truncated value with size 32 to match size of target (5)" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728390443851 "|uart_comm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_comm.sv(163) " "Verilog HDL assignment warning at uart_comm.sv(163): truncated value with size 32 to match size of target (5)" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728390443851 "|uart_comm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_comm.sv(169) " "Verilog HDL assignment warning at uart_comm.sv(169): truncated value with size 32 to match size of target (5)" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728390443851 "|uart_comm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_comm.sv(177) " "Verilog HDL assignment warning at uart_comm.sv(177): truncated value with size 32 to match size of target (5)" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728390443851 "|uart_comm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_comm.sv(181) " "Verilog HDL assignment warning at uart_comm.sv(181): truncated value with size 32 to match size of target (5)" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728390443852 "|uart_comm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_instance " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_instance\"" {  } { { "uart_comm.sv" "uart_instance" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728390443863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_tx.sv(21) " "Verilog HDL assignment warning at uart_tx.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "uart_tx.sv" "" { Text "D:/2402/MTRX3700/A2/uart_tx.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728390443864 "|uart_comm|uart_tx:uart_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_tx.sv(68) " "Verilog HDL assignment warning at uart_tx.sv(68): truncated value with size 32 to match size of target (1)" {  } { { "uart_tx.sv" "" { Text "D:/2402/MTRX3700/A2/uart_tx.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728390443864 "|uart_comm|uart_tx:uart_instance"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uart_tx.sv(81) " "Verilog HDL Case Statement warning at uart_tx.sv(81): incomplete case statement has no default case item" {  } { { "uart_tx.sv" "" { Text "D:/2402/MTRX3700/A2/uart_tx.sv" 81 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1728390443864 "|uart_comm|uart_tx:uart_instance"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SW_prev\[0\] SW_prev\[0\]~_emulated SW_prev\[0\]~1 " "Register \"SW_prev\[0\]\" is converted into an equivalent circuit using register \"SW_prev\[0\]~_emulated\" and latch \"SW_prev\[0\]~1\"" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1728390444373 "|uart_comm|SW_prev[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SW_prev\[1\] SW_prev\[1\]~_emulated SW_prev\[1\]~5 " "Register \"SW_prev\[1\]\" is converted into an equivalent circuit using register \"SW_prev\[1\]~_emulated\" and latch \"SW_prev\[1\]~5\"" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1728390444373 "|uart_comm|SW_prev[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SW_prev\[2\] SW_prev\[2\]~_emulated SW_prev\[2\]~9 " "Register \"SW_prev\[2\]\" is converted into an equivalent circuit using register \"SW_prev\[2\]~_emulated\" and latch \"SW_prev\[2\]~9\"" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1728390444373 "|uart_comm|SW_prev[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SW_prev\[3\] SW_prev\[3\]~_emulated SW_prev\[3\]~13 " "Register \"SW_prev\[3\]\" is converted into an equivalent circuit using register \"SW_prev\[3\]~_emulated\" and latch \"SW_prev\[3\]~13\"" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1728390444373 "|uart_comm|SW_prev[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SW_prev\[4\] SW_prev\[4\]~_emulated SW_prev\[4\]~17 " "Register \"SW_prev\[4\]\" is converted into an equivalent circuit using register \"SW_prev\[4\]~_emulated\" and latch \"SW_prev\[4\]~17\"" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1728390444373 "|uart_comm|SW_prev[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SW_prev\[5\] SW_prev\[5\]~_emulated SW_prev\[5\]~21 " "Register \"SW_prev\[5\]\" is converted into an equivalent circuit using register \"SW_prev\[5\]~_emulated\" and latch \"SW_prev\[5\]~21\"" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1728390444373 "|uart_comm|SW_prev[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SW_prev\[6\] SW_prev\[6\]~_emulated SW_prev\[6\]~25 " "Register \"SW_prev\[6\]\" is converted into an equivalent circuit using register \"SW_prev\[6\]~_emulated\" and latch \"SW_prev\[6\]~25\"" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1728390444373 "|uart_comm|SW_prev[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SW_prev\[7\] SW_prev\[7\]~_emulated SW_prev\[7\]~29 " "Register \"SW_prev\[7\]\" is converted into an equivalent circuit using register \"SW_prev\[7\]~_emulated\" and latch \"SW_prev\[7\]~29\"" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1728390444373 "|uart_comm|SW_prev[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SW_prev\[8\] SW_prev\[8\]~_emulated SW_prev\[8\]~33 " "Register \"SW_prev\[8\]\" is converted into an equivalent circuit using register \"SW_prev\[8\]~_emulated\" and latch \"SW_prev\[8\]~33\"" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1728390444373 "|uart_comm|SW_prev[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SW_prev\[9\] SW_prev\[9\]~_emulated SW_prev\[9\]~37 " "Register \"SW_prev\[9\]\" is converted into an equivalent circuit using register \"SW_prev\[9\]~_emulated\" and latch \"SW_prev\[9\]~37\"" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1728390444373 "|uart_comm|SW_prev[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SW_prev\[10\] SW_prev\[10\]~_emulated SW_prev\[10\]~41 " "Register \"SW_prev\[10\]\" is converted into an equivalent circuit using register \"SW_prev\[10\]~_emulated\" and latch \"SW_prev\[10\]~41\"" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1728390444373 "|uart_comm|SW_prev[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SW_prev\[11\] SW_prev\[11\]~_emulated SW_prev\[11\]~45 " "Register \"SW_prev\[11\]\" is converted into an equivalent circuit using register \"SW_prev\[11\]~_emulated\" and latch \"SW_prev\[11\]~45\"" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1728390444373 "|uart_comm|SW_prev[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SW_prev\[12\] SW_prev\[12\]~_emulated SW_prev\[12\]~49 " "Register \"SW_prev\[12\]\" is converted into an equivalent circuit using register \"SW_prev\[12\]~_emulated\" and latch \"SW_prev\[12\]~49\"" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1728390444373 "|uart_comm|SW_prev[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SW_prev\[13\] SW_prev\[13\]~_emulated SW_prev\[13\]~53 " "Register \"SW_prev\[13\]\" is converted into an equivalent circuit using register \"SW_prev\[13\]~_emulated\" and latch \"SW_prev\[13\]~53\"" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1728390444373 "|uart_comm|SW_prev[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SW_prev\[14\] SW_prev\[14\]~_emulated SW_prev\[14\]~57 " "Register \"SW_prev\[14\]\" is converted into an equivalent circuit using register \"SW_prev\[14\]~_emulated\" and latch \"SW_prev\[14\]~57\"" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1728390444373 "|uart_comm|SW_prev[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SW_prev\[15\] SW_prev\[15\]~_emulated SW_prev\[15\]~61 " "Register \"SW_prev\[15\]\" is converted into an equivalent circuit using register \"SW_prev\[15\]~_emulated\" and latch \"SW_prev\[15\]~61\"" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1728390444373 "|uart_comm|SW_prev[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SW_prev\[16\] SW_prev\[16\]~_emulated SW_prev\[16\]~65 " "Register \"SW_prev\[16\]\" is converted into an equivalent circuit using register \"SW_prev\[16\]~_emulated\" and latch \"SW_prev\[16\]~65\"" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1728390444373 "|uart_comm|SW_prev[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SW_prev\[17\] SW_prev\[17\]~_emulated SW_prev\[17\]~69 " "Register \"SW_prev\[17\]\" is converted into an equivalent circuit using register \"SW_prev\[17\]~_emulated\" and latch \"SW_prev\[17\]~69\"" {  } { { "uart_comm.sv" "" { Text "D:/2402/MTRX3700/A2/uart_comm.sv" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1728390444373 "|uart_comm|SW_prev[17]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1728390444373 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728390444512 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2402/MTRX3700/A2/output_files/A2.map.smsg " "Generated suppressed messages file D:/2402/MTRX3700/A2/output_files/A2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728390445025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728390445073 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728390445073 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "331 " "Implemented 331 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728390445096 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728390445096 ""} { "Info" "ICUT_CUT_TM_LCELLS" "306 " "Implemented 306 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728390445096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728390445096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728390445103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 23:27:25 2024 " "Processing ended: Tue Oct 08 23:27:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728390445103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728390445103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728390445103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728390445103 ""}
