<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>gpio: xgpio_l.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">gpio
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xgpio__l_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">xgpio_l.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2cd75ed11bd48af96704b073fa65ef22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__v4__4.html#ga2cd75ed11bd48af96704b073fa65ef22">XGpio_WriteReg</a>(BaseAddress, RegOffset, Data)&#160;&#160;&#160;XGpio_Out32((BaseAddress) + (RegOffset), (u32)(Data))</td></tr>
<tr class="memdesc:ga2cd75ed11bd48af96704b073fa65ef22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value to a GPIO register.  <a href="group__gpio__v4__4.html#ga2cd75ed11bd48af96704b073fa65ef22"></a><br/></td></tr>
<tr class="separator:ga2cd75ed11bd48af96704b073fa65ef22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7199da4092b92413af00c613c8cffa57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__v4__4.html#ga7199da4092b92413af00c613c8cffa57">XGpio_ReadReg</a>(BaseAddress, RegOffset)&#160;&#160;&#160;XGpio_In32((BaseAddress) + (RegOffset))</td></tr>
<tr class="memdesc:ga7199da4092b92413af00c613c8cffa57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a value from a GPIO register.  <a href="group__gpio__v4__4.html#ga7199da4092b92413af00c613c8cffa57"></a><br/></td></tr>
<tr class="separator:ga7199da4092b92413af00c613c8cffa57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Registers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Register offsets for this device. </p>
</div></td></tr>
<tr class="memitem:ga1712704f3a009d03d0b3201c90259793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__v4__4.html#ga1712704f3a009d03d0b3201c90259793">XGPIO_DATA_OFFSET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga1712704f3a009d03d0b3201c90259793"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data register for 1st channel.  <a href="group__gpio__v4__4.html#ga1712704f3a009d03d0b3201c90259793"></a><br/></td></tr>
<tr class="separator:ga1712704f3a009d03d0b3201c90259793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcefd582c52e56dc7c438a72dfa95546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__v4__4.html#gafcefd582c52e56dc7c438a72dfa95546">XGPIO_TRI_OFFSET</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memdesc:gafcefd582c52e56dc7c438a72dfa95546"><td class="mdescLeft">&#160;</td><td class="mdescRight">I/O direction reg for 1st channel.  <a href="group__gpio__v4__4.html#gafcefd582c52e56dc7c438a72dfa95546"></a><br/></td></tr>
<tr class="separator:gafcefd582c52e56dc7c438a72dfa95546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae85b884d1fb9ac4c874dd597b1a049b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__v4__4.html#gae85b884d1fb9ac4c874dd597b1a049b6">XGPIO_DATA2_OFFSET</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memdesc:gae85b884d1fb9ac4c874dd597b1a049b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data register for 2nd channel.  <a href="group__gpio__v4__4.html#gae85b884d1fb9ac4c874dd597b1a049b6"></a><br/></td></tr>
<tr class="separator:gae85b884d1fb9ac4c874dd597b1a049b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac881efa0580f36e99ab03230b26ca2e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__v4__4.html#gac881efa0580f36e99ab03230b26ca2e2">XGPIO_TRI2_OFFSET</a>&#160;&#160;&#160;0xC</td></tr>
<tr class="memdesc:gac881efa0580f36e99ab03230b26ca2e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I/O direction reg for 2nd channel.  <a href="group__gpio__v4__4.html#gac881efa0580f36e99ab03230b26ca2e2"></a><br/></td></tr>
<tr class="separator:gac881efa0580f36e99ab03230b26ca2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga389241f63fd0ce9af2c1f6dc0f69dcb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__v4__4.html#ga389241f63fd0ce9af2c1f6dc0f69dcb3">XGPIO_GIE_OFFSET</a>&#160;&#160;&#160;0x11C</td></tr>
<tr class="memdesc:ga389241f63fd0ce9af2c1f6dc0f69dcb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Glogal interrupt enable register.  <a href="group__gpio__v4__4.html#ga389241f63fd0ce9af2c1f6dc0f69dcb3"></a><br/></td></tr>
<tr class="separator:ga389241f63fd0ce9af2c1f6dc0f69dcb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cbde8210cb1476b67ca87eccacbc2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__v4__4.html#ga6cbde8210cb1476b67ca87eccacbc2ed">XGPIO_ISR_OFFSET</a>&#160;&#160;&#160;0x120</td></tr>
<tr class="memdesc:ga6cbde8210cb1476b67ca87eccacbc2ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status register.  <a href="group__gpio__v4__4.html#ga6cbde8210cb1476b67ca87eccacbc2ed"></a><br/></td></tr>
<tr class="separator:ga6cbde8210cb1476b67ca87eccacbc2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f62e4ffa9e47cd55133c583134f4f57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__v4__4.html#ga4f62e4ffa9e47cd55133c583134f4f57">XGPIO_IER_OFFSET</a>&#160;&#160;&#160;0x128</td></tr>
<tr class="memdesc:ga4f62e4ffa9e47cd55133c583134f4f57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register.  <a href="group__gpio__v4__4.html#ga4f62e4ffa9e47cd55133c583134f4f57"></a><br/></td></tr>
<tr class="separator:ga4f62e4ffa9e47cd55133c583134f4f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt Status and Enable Register bitmaps and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Bit definitions for the interrupt status register and interrupt enable registers. </p>
</div></td></tr>
<tr class="memitem:ga421755999f173a708b8254bb9cdc9b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__v4__4.html#ga421755999f173a708b8254bb9cdc9b62">XGPIO_IR_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memdesc:ga421755999f173a708b8254bb9cdc9b62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask of all bits.  <a href="group__gpio__v4__4.html#ga421755999f173a708b8254bb9cdc9b62"></a><br/></td></tr>
<tr class="separator:ga421755999f173a708b8254bb9cdc9b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga216177d9cad31a8fa22c4114c754f3ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__v4__4.html#ga216177d9cad31a8fa22c4114c754f3ae">XGPIO_IR_CH1_MASK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga216177d9cad31a8fa22c4114c754f3ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the 1st channel.  <a href="group__gpio__v4__4.html#ga216177d9cad31a8fa22c4114c754f3ae"></a><br/></td></tr>
<tr class="separator:ga216177d9cad31a8fa22c4114c754f3ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga202cdf1a14179cd31df27346a55dced4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__v4__4.html#ga202cdf1a14179cd31df27346a55dced4">XGPIO_IR_CH2_MASK</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:ga202cdf1a14179cd31df27346a55dced4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the 2nd channel.  <a href="group__gpio__v4__4.html#ga202cdf1a14179cd31df27346a55dced4"></a><br/></td></tr>
<tr class="separator:ga202cdf1a14179cd31df27346a55dced4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Global Interrupt Enable Register bitmaps and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Bit definitions for the Global Interrupt Enable register </p>
</div></td></tr>
<tr class="memitem:ga0b576e472f8ad06f166d9107de3b0348"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b576e472f8ad06f166d9107de3b0348"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGPIO_GIE_GINTR_ENABLE_MASK</b>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ga0b576e472f8ad06f166d9107de3b0348"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
