// Seed: 932035574
module module_0 (
    output wor  id_0,
    input  tri0 id_1,
    input  tri0 id_2
);
  parameter id_4 = 1;
  assign module_1.id_13 = 0;
  assign id_0 = id_1;
  wire id_5 = id_4;
endmodule
module module_1 #(
    parameter id_1  = 32'd21,
    parameter id_11 = 32'd48,
    parameter id_2  = 32'd5,
    parameter id_8  = 32'd69
) (
    output supply0 id_0,
    input supply0 _id_1,
    input supply0 _id_2,
    output wand id_3,
    input supply1 id_4,
    output logic id_5,
    input supply0 id_6,
    input wire id_7,
    input wire _id_8,
    output supply1 id_9,
    output supply1 id_10,
    input tri _id_11,
    input supply0 id_12,
    input wor id_13
);
  wire [id_1  &  id_2  ?  1  *  -1 : ~  1  ==  id_11 : id_8] id_15, id_16;
  logic id_17;
  assign id_15 = id_6;
  logic id_18;
  always if ("") id_5 <= {(1'd0), -1};
  module_0 modCall_1 (
      id_0,
      id_12,
      id_4
  );
  assign id_16 = id_2;
  assign id_3  = ~id_7;
  assign id_17 = id_15;
  assign id_9  = (-1);
  logic id_19;
endmodule
