<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>4. GPIO &mdash; BL808 Reference Manual  documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/style.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="5. ADC" href="ADC.html" />
    <link rel="prev" title="3. GLB" href="GLB.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> BL808 Reference Manual
            <img src="../_static/logo.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="SystemAndMemoryOverview.html">1. System and Memory</a></li>
<li class="toctree-l1"><a class="reference internal" href="ResetAndClock.html">2. Reset and Clock</a></li>
<li class="toctree-l1"><a class="reference internal" href="GLB.html">3. GLB</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">4. GPIO</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#overview">4.1. Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="#features">4.2. Features</a></li>
<li class="toctree-l2"><a class="reference internal" href="#gpio-input-settings">4.3. GPIO Input Settings</a></li>
<li class="toctree-l2"><a class="reference internal" href="#gpio-output-settings">4.4. GPIO Output Settings</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#normal-output-mode">4.4.1. Normal Output Mode</a></li>
<li class="toctree-l3"><a class="reference internal" href="#set-clear-output-mode">4.4.2. Set/Clear Output Mode</a></li>
<li class="toctree-l3"><a class="reference internal" href="#buffer-output-mode">4.4.3. Buffer Output Mode</a></li>
<li class="toctree-l3"><a class="reference internal" href="#cache-set-clear-output-mode">4.4.4. Cache Set/Clear Output Mode</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#i-o-fifo">4.5. I/O FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="#i-o-interrupt">4.6. I/O Interrupt</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="ADC.html">5. ADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DAC.html">6. DAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DMA.html">7. DMA</a></li>
<li class="toctree-l1"><a class="reference internal" href="DMA2D.html">8. DMA2D</a></li>
<li class="toctree-l1"><a class="reference internal" href="Lz4d.html">9. LZ4D</a></li>
<li class="toctree-l1"><a class="reference internal" href="DBI.html">10. DBI</a></li>
<li class="toctree-l1"><a class="reference internal" href="DPI.html">11. DPI</a></li>
<li class="toctree-l1"><a class="reference internal" href="DSI.html">12. DSI</a></li>
<li class="toctree-l1"><a class="reference internal" href="Cam.html">13. CAM</a></li>
<li class="toctree-l1"><a class="reference internal" href="IR.html">14. IR</a></li>
<li class="toctree-l1"><a class="reference internal" href="SPI.html">15. SPI</a></li>
<li class="toctree-l1"><a class="reference internal" href="UART.html">16. UART</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2C.html">17. I2C</a></li>
<li class="toctree-l1"><a class="reference internal" href="PWM.html">18. PWM</a></li>
<li class="toctree-l1"><a class="reference internal" href="TIMER.html">19. TIMER</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2s.html">20. I2S</a></li>
<li class="toctree-l1"><a class="reference internal" href="PDM.html">21. PDM</a></li>
<li class="toctree-l1"><a class="reference internal" href="AUDIO.html">22. AUDIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="PSRAM.html">23. PSRAM Contorller</a></li>
<li class="toctree-l1"><a class="reference internal" href="Emac.html">24. Emac</a></li>
<li class="toctree-l1"><a class="reference internal" href="USB.html">25. USB</a></li>
<li class="toctree-l1"><a class="reference internal" href="ISO11898.html">26. ISO11898</a></li>
<li class="toctree-l1"><a class="reference internal" href="MJPEG.html">27. MJPEG</a></li>
<li class="toctree-l1"><a class="reference internal" href="JDEC.html">28. JDEC</a></li>
<li class="toctree-l1"><a class="reference internal" href="VENC.html">29. VENC</a></li>
<li class="toctree-l1"><a class="reference internal" href="NPUtoolchain.html">30. NPU toolchain</a></li>
<li class="toctree-l1"><a class="reference internal" href="NPU.html">31. NPU</a></li>
<li class="toctree-l1"><a class="reference internal" href="IPC.html">32. IPC</a></li>
<li class="toctree-l1"><a class="reference internal" href="LowPower.html">33. LowPower</a></li>
<li class="toctree-l1"><a class="reference internal" href="SEC_ENG.html">34. SEC ENG</a></li>
<li class="toctree-l1"><a class="reference internal" href="version.html">35. Revision history</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">BL808 Reference Manual</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
      <li><span class="section-number">4. </span>GPIO</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="gpio">
<h1><span class="section-number">4. </span>GPIO<a class="headerlink" href="#gpio" title="Permalink to this headline"></a></h1>
<section id="overview">
<h2><span class="section-number">4.1. </span>Overview<a class="headerlink" href="#overview" title="Permalink to this headline"></a></h2>
<p>Users can connect General Purpose I/O Ports (GPIO) with external hardware devices to control these devices.</p>
</section>
<section id="features">
<h2><span class="section-number">4.2. </span>Features<a class="headerlink" href="#features" title="Permalink to this headline"></a></h2>
<ul class="simple">
<li><p>Up to 40 I/O pins</p></li>
<li><p>Each I/O pin supports up to 25 functions</p></li>
<li><p>Each I/O pin can be configured in pull-up, pull-down, or floating mode</p></li>
<li><p>Each I/O pin can be configured as input, output or Hi-Z state mode</p></li>
<li><p>The output mode of each I/O pin has 4 optional drive capabilities</p></li>
<li><p>The input mode of each I/O pin can be set to enable/disable the Schmitt trigger</p></li>
<li><p>Each I/O pin supports 9 external interrupt modes</p></li>
<li><p>FIFO depth: 128 halfwords</p></li>
<li><p>Data can be transferred through DMA from RAM to I/O pins for output</p></li>
</ul>
</section>
<section id="gpio-input-settings">
<h2><span class="section-number">4.3. </span>GPIO Input Settings<a class="headerlink" href="#gpio-input-settings" title="Permalink to this headline"></a></h2>
<p>Set the register GPIO_CFGxx to configure the general interface to the input mode as described below (xx denotes the GPIO pin number):</p>
<ul class="simple">
<li><p>Set &lt;reg_gpio_xx_ie&gt; to 1 to enable the GPIO input mode</p></li>
<li><p>Set &lt;reg_gpio_xx_func_sel&gt; to 11 to enter the SWGPIO mode</p></li>
<li><p>In the SWGPIO mode, set to enable/disable the Schmitt trigger through &lt;reg_gpio_xx_smt&gt; for waveform shaping</p></li>
<li><p>Set to enable/disable the internal pull-up and pull-down functions through &lt;reg_gpio_xx_pu&gt; and &lt;reg_gpio_xx_pd&gt;</p></li>
<li><p>Set the type of external interrupt through &lt;reg_gpio_xx_int_mode_set&gt;, and then read the level value of I/O pin through &lt;reg_gpio_xx_i&gt;</p></li>
</ul>
</section>
<section id="gpio-output-settings">
<h2><span class="section-number">4.4. </span>GPIO Output Settings<a class="headerlink" href="#gpio-output-settings" title="Permalink to this headline"></a></h2>
<p>The following four output modes of GPIO can be set through the register GPIO_CFGxx.</p>
<section id="normal-output-mode">
<h3><span class="section-number">4.4.1. </span>Normal Output Mode<a class="headerlink" href="#normal-output-mode" title="Permalink to this headline"></a></h3>
<ul class="simple">
<li><p>Set &lt;reg_gpio_xx_oe&gt; to 1 to enable the GPIO output mode</p></li>
<li><p>Set &lt;reg_gpio_xx_func_sel&gt; to 11 to enter the SWGPIO mode</p></li>
<li><p>Set &lt;reg_gpio_xx_mode&gt; to 0 to enable the normal output function of I/O</p></li>
<li><p>Set to enable/disable the internal pull-up and pull-down functions through &lt;reg_gpio_xx_pu&gt; and &lt;reg_gpio_xx_pd&gt;, and then set the level of I/O pin through &lt;reg_gpio_xx_o&gt;</p></li>
</ul>
</section>
<section id="set-clear-output-mode">
<h3><span class="section-number">4.4.2. </span>Set/Clear Output Mode<a class="headerlink" href="#set-clear-output-mode" title="Permalink to this headline"></a></h3>
<ul class="simple">
<li><p>Set &lt;reg_gpio_xx_oe&gt; to 1 to enable the GPIO output mode</p></li>
<li><p>Set &lt;reg_gpio_xx_func_sel&gt; to 11 to enter the SWGPIO mode</p></li>
<li><p>Set &lt;reg_gpio_xx_mode&gt; to 1 to enable the Set/Clear output function of I/O</p></li>
<li><p>Set to enable/disable the internal pull-up and pull-down functions through &lt;reg_gpio_xx_pu&gt; and &lt;reg_gpio_xx_pd&gt;</p></li>
</ul>
<p>In the Set/Clear output mode, you can set &lt;reg_gpio_xx_set&gt; to 1 to keep the I/O pin at the high level, or set &lt;reg_gpio_xx_clr&gt; to 1 to keep the I/O pin at the low level. If both &lt;reg_gpio_xx_set&gt; and &lt;reg_gpio_xx_clr&gt; are set to 1, the I/O pin is kept at the high level. If both of them are set to 0, the setting does not work.</p>
</section>
<section id="buffer-output-mode">
<h3><span class="section-number">4.4.3. </span>Buffer Output Mode<a class="headerlink" href="#buffer-output-mode" title="Permalink to this headline"></a></h3>
<ul class="simple">
<li><p>Set &lt;reg_gpio_xx_oe&gt; to 1 to enable the GPIO output mode</p></li>
<li><p>Set &lt;reg_gpio_xx_func_sel&gt; to 11 to enter the SWGPIO mode</p></li>
<li><p>Set &lt;reg_gpio_xx_mode&gt; to 2 to enable the buffer output function of I/O</p></li>
<li><p>Set to enable/disable the internal pull-up and pull-down functions through &lt;reg_gpio_xx_pu&gt; and &lt;reg_gpio_xx_pd&gt;</p></li>
</ul>
<p>In the buffer output mode, when the &lt;cr_gpio_tx_en&gt; bit in the register GPIO_CFG142 is set to 1, the data stored in the register GPIO_CFG144 is written into the corresponding I/O pins one by one in order, to set the level of pin. The size of the buffer area is 128 * 16 bits.</p>
<p>The level state output to the pin can be set freely. With XCLK as the clock source, the value set to &lt;cr_code_total_time&gt; in the register GPIO_CFG142 is one cycle:</p>
<p>Level state of logical ‘1’: For a high level set by &lt;cr_code1_high_time&gt; plus a low level set by &lt;cr_code_total_time&gt;&lt;cr_code1_high_time&gt;, when &lt;cr_invert_code1_high&gt; is 0, logical ‘1’ outputs high level first and then low level, and otherwise, low level first and then high level.</p>
<p>Level state of logical ‘0’: For a high level set by &lt;cr_code0_high_time&gt; plus a low level set by &lt;cr_code_total_time&gt;&lt;cr_code0_high_time&gt;, when &lt;cr_invert_code0_high&gt; is 0, logical ‘0’ outputs high level first and then low level, and otherwise, low level first and then high level.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>As the register of the buffer is 16-bit wide, every 16 pins form a group, and the pins with the lowest to highest serial numbers in a group are controlled by the corresponding bits in the buffer. The &lt;cr_gpio_dma_out_sel_latch&gt; bit in the register GPIO_CFG143 shall be set to 0.
&lt;cr_gpio_dma_park_value&gt; is used to set the default level of I/O, namely 1 for high level and 0 for low level.</p>
</div>
<p>When &lt;cr_code_total_time&gt; = 10, &lt;cr_code0_high_time&gt; = 1, &lt;cr_code1_high_time&gt; = 5, &lt;cr_invert_code0_high&gt; = 0, &lt;cr_invert_code1_high&gt; = 0, &lt;cr_gpio_dma_park_value&gt; =0, and &lt;cr_gpio_dma_out_sel_latch&gt; = 0, the waveform is shown as follows:</p>
<figure class="align-center" id="id1">
<img alt="../_images/GPIOExample1Tx.svg" src="../_images/GPIOExample1Tx.svg" /><figcaption>
<p><span class="caption-number">Fig. 4.1 </span><span class="caption-text">General GPIO Output Waveform</span><a class="headerlink" href="#id1" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>When &lt;cr_code_total_time&gt; = 10, &lt;cr_code0_high_time&gt; = 1, &lt;cr_code1_high_time&gt; = 5, &lt;cr_invert_code0_high&gt; = 0, &lt;cr_invert_code1_high&gt; = 1, &lt;cr_gpio_dma_park_value&gt; = 1, and &lt;cr_gpio_dma_out_sel_latch&gt; = 0, the waveform is shown as follows:</p>
<figure class="align-center" id="id2">
<img alt="../_images/GPIOExample2Tx.svg" src="../_images/GPIOExample2Tx.svg" /><figcaption>
<p><span class="caption-number">Fig. 4.2 </span><span class="caption-text">Output Waveform of Inverted Level of Logical ‘1’ in Default High Level</span><a class="headerlink" href="#id2" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>When &lt;cr_code_total_time&gt; = 10, &lt;cr_code0_high_time&gt; = 1, &lt;cr_code1_high_time&gt; = 5, &lt;cr_invert_code0_high&gt; = 1, &lt;cr_invert_code1_high&gt; = 0, &lt;cr_gpio_dma_park_value&gt; = 0, and &lt;cr_gpio_dma_out_sel_latch&gt; = 0, the waveform is shown as follows:</p>
<figure class="align-center" id="id3">
<img alt="../_images/GPIOExample3Tx.svg" src="../_images/GPIOExample3Tx.svg" /><figcaption>
<p><span class="caption-number">Fig. 4.3 </span><span class="caption-text">Output Waveform of Inverted Level of Logical ‘0’ in Default Low Level</span><a class="headerlink" href="#id3" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>When &lt;cr_code_total_time&gt; = 10, &lt;cr_code0_high_time&gt; = 1, &lt;cr_code1_high_time&gt; = 5, &lt;cr_invert_code0_high&gt; = 1, &lt;cr_invert_code1_high&gt; = 1, &lt;cr_gpio_dma_park_value&gt; = 1, and &lt;cr_gpio_dma_out_sel_latch&gt; = 0, the waveform is shown as follows:</p>
<figure class="align-center" id="id4">
<img alt="../_images/GPIOExample4Tx.svg" src="../_images/GPIOExample4Tx.svg" /><figcaption>
<p><span class="caption-number">Fig. 4.4 </span><span class="caption-text">Output Waveforms of Inverted Levels of Logical ‘0’ and Logical ‘1’ in Default High Level</span><a class="headerlink" href="#id4" title="Permalink to this image"></a></p>
</figcaption>
</figure>
</section>
<section id="cache-set-clear-output-mode">
<h3><span class="section-number">4.4.4. </span>Cache Set/Clear Output Mode<a class="headerlink" href="#cache-set-clear-output-mode" title="Permalink to this headline"></a></h3>
<ul class="simple">
<li><p>Set &lt;reg_gpio_xx_oe&gt; to 1 to enable the GPIO output mode</p></li>
<li><p>Set &lt;reg_gpio_xx_func_sel&gt; to 11 to enter the SWGPIO mode</p></li>
<li><p>Set &lt;reg_gpio_xx_mode&gt; to 3 to enable the Cache Set/Clear output function of I/O</p></li>
<li><p>Set to enable/disable the internal pull-up and pull-down functions through &lt;reg_gpio_xx_pu&gt; and &lt;reg_gpio_xx_pd&gt;</p></li>
</ul>
<p>When the &lt;cr_gpio_tx_en&gt; bit in the register GPIO_CFG142 is set to 1, the data written into the FIFO by the GPIO_CFG144 register will be written to the corresponding pins one by one in order, to set the level of pin. The size of the buffer area is 128 * 16 bits.</p>
<p>The level state output to the pin can be set freely. With XCLK as the clock source, the value set to the &lt;cr_code_total_time&gt; bit in the register GPIO_CFG142 is one cycle:</p>
<p>Every 8 pins form a group. The low 8 bits and high 8 bits of the register GPIO_CFG144 set the output high/low level of 8 pins respectively. If the low 8 bits are written to 1, the corresponding pin outputs a high level. If the high 8 bits are written to 1, that outputs a low level. The bits written to 0 in this register shall be invalid. When the corresponding bits in the high 8 bits and low 8 bits are written to 1 simultaneously for the same pin, the pin outputs a high level.</p>
<p>The &lt;cr_gpio_dma_out_sel_latch&gt; bit in the register GPIO_CFG143 shall be set to 1. &lt;cr_gpio_dma_park_value&gt; is used to set the default level of I/O, namely 1 for high level and 0 for low level.</p>
</section>
</section>
<section id="i-o-fifo">
<h2><span class="section-number">4.5. </span>I/O FIFO<a class="headerlink" href="#i-o-fifo" title="Permalink to this headline"></a></h2>
<p>The depth of I/O FIFO is 128 halfwords. The &lt;gpio_tx_fifo_cnt&gt; bit in the register GPIO_CFG143 indicates the current available space of FIFO (128 by default). Every time a value is written into the GPIO_CFG144 register, the value of &lt;gpio_tx_fifo_cnt&gt; will decrease by 1. After it decreases to 0, if a value is continuously written to the register GPIO_CFG144 and &lt;cr_gpio_tx_fer_en&gt; is 1, the error interrupt will be enabled and this interrupt will occur.</p>
<p>When the &lt;cr_gpio_tx_en&gt; bit in the GPIO_CFG142 register is 1, the data of I/O FIFO will be sent to I/O pins one by one, and the value of &lt;gpio_tx_fifo_cnt&gt; will increment. When it is incremented to greater than &lt;cr_gpio_tx_fifo_th&gt; and &lt;cr_gpio_tx_fifo_en&gt; is 1, the FIFO interrupt is enabled and this interrupt will occur.</p>
<p>If the &lt;cr_gpio_dma_tx_en&gt; bit in the register CR_GPIO_CFG143 is 1, DMA is enabled to send data. If &lt;cr_gpio_tx_fifo_th&gt; is less than &lt;gpio_tx_fifo_cnt&gt;, DMA will transfer the data from the preset RAM to the buffer, whereas the interrupt flag &lt;r_gpio_tx_fifo_int&gt; will be cleared automatically.</p>
</section>
<section id="i-o-interrupt">
<h2><span class="section-number">4.6. </span>I/O Interrupt<a class="headerlink" href="#i-o-interrupt" title="Permalink to this headline"></a></h2>
<p>I/O supports various external interrupts. Setting the &lt;reg_gpio_xx_int_mask&gt; in the register GPIO_CFGxx to 0 can enable the external interrupt of the corresponding pin. &lt;reg_gpio_xx_int_mode_set&gt; is used to set the external interrupt type of that pin.</p>
<p>The supported interrupt types are as follows:</p>
<ul class="simple">
<li><p>Synchronous Falling Edge Interrupt</p>
<ul>
<li><p>Based on the f32k_clk clock, the input pin level is sampled once on each rising edge of the clock. If a high level is followed by two low levels, a synchronous falling edge interrupt will be generated at this time</p></li>
</ul>
</li>
<li><p>Synchronous Rising Edge Interrupt</p>
<ul>
<li><p>Based on the f32k_clk clock, the input pin level is sampled once on each rising edge of the clock. If a low level is followed by two high levels, a synchronous rising edge interrupt will be generated at this time</p></li>
</ul>
</li>
<li><p>Synchronous Low Level Interrupt</p>
<ul>
<li><p>Based on the f32k_clk clock, after detecting a low level, a synchronous low-level interrupt is generated at the rising edge of the third clock</p></li>
</ul>
</li>
<li><p>Synchronous High Level Interrupt</p>
<ul>
<li><p>Based on the f32k_clk clock, after detecting a high level, a synchronous high-level interrupt is generated at the rising edge of the third clock</p></li>
</ul>
</li>
<li><p>Synchronous Double Edge Interrupt</p>
<ul>
<li><p>Based on the f32k_clk clock, if a high level transition to low level (low level transition to high level) is detected, a falling edge (rising edge) event will be generated. After the event is generated, at the third rising edge of the clock, synchronous double edge interrupt will be generated</p></li>
</ul>
</li>
<li><p>Asynchronous Falling Edge Interrupt</p>
<ul>
<li><p>When a high-to-low transition is detected, an asynchronous falling edge interrupt is triggered immediately</p></li>
</ul>
</li>
<li><p>Asynchronous Rising Edge Interrupt</p>
<ul>
<li><p>When a low-to-high transition is detected, an asynchronous rising edge interrupt is triggered immediately</p></li>
</ul>
</li>
<li><p>Asynchronous Low Level Interrupt</p>
<ul>
<li><p>Based on the f32k_clk clock, the input pin level is sampled once on each rising edge of the clock. If it is low for 3 consecutive times, an asynchronous low-level interrupt is triggered</p></li>
</ul>
</li>
<li><p>Asynchronous High Level Interrupt</p>
<ul>
<li><p>Based on the f32k_clk clock, the input pin level is sampled once on each rising edge of the clock. If it is high for 3 consecutive times, an asynchronous high-level interrupt will be triggered</p></li>
</ul>
</li>
</ul>
<p>In the interrupt function, you can obtain the interrupt-generating GPIO state through the &lt;gpio_xx_int_stat&gt; of the register GPIO_CFGxx, and clear the interrupt flag through &lt;reg_gpio_xx_int_clr&gt;.</p>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="GLB.html" class="btn btn-neutral float-left" title="3. GLB" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="ADC.html" class="btn btn-neutral float-right" title="5. ADC" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2021.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>