Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 14 17:06:39 2018
| Host         : DESKTOP-8UQ4J0B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file union_control_sets_placed.rpt
| Design       : union
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              26 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              22 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------+------------------+------------------+----------------+
|   Clock Signal   |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+----------------------------+------------------+------------------+----------------+
|  divisor1/out[0] |                            | clr_IBUF         |                1 |              2 |
|  divisor1/out[0] | control1/dataOut_reg[3][0] | clr_IBUF         |                1 |              4 |
|  divisor1/out[0] | control1/E[0]              | clr_IBUF         |                5 |             18 |
|  clk_IBUF_BUFG   |                            | clr_IBUF         |                6 |             24 |
+------------------+----------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


