{"position": "Process Integration", "company": "Intel Corporation", "profiles": ["Experience Transistor Technology & Process Integration Intel Corporation August 2005  \u2013 Present (10 years 1 month) Hillsboro Transistor Technology & Process Integration Intel Corporation August 2005  \u2013 Present (10 years 1 month) Hillsboro Transistor Technology & Process Integration Intel Corporation August 2005  \u2013 Present (10 years 1 month) Hillsboro Languages English Native or bilingual proficiency Chinese Native or bilingual proficiency English Native or bilingual proficiency Chinese Native or bilingual proficiency English Native or bilingual proficiency Chinese Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Education Carnegie Mellon University Doctor of Philosophy (Ph.D.),  Material Science 2002  \u2013 2005 Research focused on grain boundary segregation anisotropy and crystallography in metal oxides; 1) Developed metal oxide sintering process to achieve desired microstructure; 2) Established experimental methods to quantitatively determine segregation by stereo-pair method; 3) Experimentally determined the grain boundary plane frequency distribution over orientation space and compared with modeling result; 4) Explained grain boundary segregation and plan orientation correlation through Gibbs adsorption isotherm. Carnegie Mellon University Master's Degree,  Material Science 2002  \u2013 2003 Carnegie Mellon University Doctor of Philosophy (Ph.D.),  Material Science 2002  \u2013 2005 Research focused on grain boundary segregation anisotropy and crystallography in metal oxides; 1) Developed metal oxide sintering process to achieve desired microstructure; 2) Established experimental methods to quantitatively determine segregation by stereo-pair method; 3) Experimentally determined the grain boundary plane frequency distribution over orientation space and compared with modeling result; 4) Explained grain boundary segregation and plan orientation correlation through Gibbs adsorption isotherm. Carnegie Mellon University Doctor of Philosophy (Ph.D.),  Material Science 2002  \u2013 2005 Research focused on grain boundary segregation anisotropy and crystallography in metal oxides; 1) Developed metal oxide sintering process to achieve desired microstructure; 2) Established experimental methods to quantitatively determine segregation by stereo-pair method; 3) Experimentally determined the grain boundary plane frequency distribution over orientation space and compared with modeling result; 4) Explained grain boundary segregation and plan orientation correlation through Gibbs adsorption isotherm. Carnegie Mellon University Doctor of Philosophy (Ph.D.),  Material Science 2002  \u2013 2005 Research focused on grain boundary segregation anisotropy and crystallography in metal oxides; 1) Developed metal oxide sintering process to achieve desired microstructure; 2) Established experimental methods to quantitatively determine segregation by stereo-pair method; 3) Experimentally determined the grain boundary plane frequency distribution over orientation space and compared with modeling result; 4) Explained grain boundary segregation and plan orientation correlation through Gibbs adsorption isotherm. Carnegie Mellon University Master's Degree,  Material Science 2002  \u2013 2003 Carnegie Mellon University Master's Degree,  Material Science 2002  \u2013 2003 Carnegie Mellon University Master's Degree,  Material Science 2002  \u2013 2003 Honors & Awards Graduate Excellence in Materials Science Diamond Award American Ceramic Society June 2005 Distinguished Scholar Award Microbeam Analysis Society May 2005 Graduate Excellence in Materials Science Diamond Award American Ceramic Society June 2005 Graduate Excellence in Materials Science Diamond Award American Ceramic Society June 2005 Graduate Excellence in Materials Science Diamond Award American Ceramic Society June 2005 Distinguished Scholar Award Microbeam Analysis Society May 2005 Distinguished Scholar Award Microbeam Analysis Society May 2005 Distinguished Scholar Award Microbeam Analysis Society May 2005 ", "Experience Process Integration Engineer Intel FEOL Process Integration Manager Intel Corporation April 2011  \u2013  September 2013  (2 years 6 months) Albuquerque, New Mexico Area Manufacturing Supervisor Intel 2002  \u2013  2002  (less than a year) Process Integration Engineer Intel Process Integration Engineer Intel FEOL Process Integration Manager Intel Corporation April 2011  \u2013  September 2013  (2 years 6 months) Albuquerque, New Mexico Area FEOL Process Integration Manager Intel Corporation April 2011  \u2013  September 2013  (2 years 6 months) Albuquerque, New Mexico Area Manufacturing Supervisor Intel 2002  \u2013  2002  (less than a year) Manufacturing Supervisor Intel 2002  \u2013  2002  (less than a year) Skills Engineering Management Process Integration Design of Experiments SoC Semiconductors SPC JMP Semiconductor Industry Failure Analysis R&D Process Engineering IC Process Improvement Metrology Silicon Process Simulation Thin Films Characterization Cross-functional Team... Project Management Materials Science Automation See 7+ \u00a0 \u00a0 See less Skills  Engineering Management Process Integration Design of Experiments SoC Semiconductors SPC JMP Semiconductor Industry Failure Analysis R&D Process Engineering IC Process Improvement Metrology Silicon Process Simulation Thin Films Characterization Cross-functional Team... Project Management Materials Science Automation See 7+ \u00a0 \u00a0 See less Engineering Management Process Integration Design of Experiments SoC Semiconductors SPC JMP Semiconductor Industry Failure Analysis R&D Process Engineering IC Process Improvement Metrology Silicon Process Simulation Thin Films Characterization Cross-functional Team... Project Management Materials Science Automation See 7+ \u00a0 \u00a0 See less Engineering Management Process Integration Design of Experiments SoC Semiconductors SPC JMP Semiconductor Industry Failure Analysis R&D Process Engineering IC Process Improvement Metrology Silicon Process Simulation Thin Films Characterization Cross-functional Team... Project Management Materials Science Automation See 7+ \u00a0 \u00a0 See less Education The University of New Mexico - Robert O. Anderson School of Management M.B.A.,  Business 2007  \u2013 2010 University of California, Los Angeles B.S.,  Chemical Engineering 1999  \u2013 2002 The University of New Mexico - Robert O. Anderson School of Management M.B.A.,  Business 2007  \u2013 2010 The University of New Mexico - Robert O. Anderson School of Management M.B.A.,  Business 2007  \u2013 2010 The University of New Mexico - Robert O. Anderson School of Management M.B.A.,  Business 2007  \u2013 2010 University of California, Los Angeles B.S.,  Chemical Engineering 1999  \u2013 2002 University of California, Los Angeles B.S.,  Chemical Engineering 1999  \u2013 2002 University of California, Los Angeles B.S.,  Chemical Engineering 1999  \u2013 2002 ", "Skills Semiconductor... JMP Device Physics Semiconductors Materials Science Silicon Semiconductor Industry Intel Design of Experiments Microelectronics SPC Process Integration CMOS Yield Process Control Design for Manufacturing IC Flash Memory Engineering Management Lithography Physics See 6+ \u00a0 \u00a0 See less Skills  Semiconductor... JMP Device Physics Semiconductors Materials Science Silicon Semiconductor Industry Intel Design of Experiments Microelectronics SPC Process Integration CMOS Yield Process Control Design for Manufacturing IC Flash Memory Engineering Management Lithography Physics See 6+ \u00a0 \u00a0 See less Semiconductor... JMP Device Physics Semiconductors Materials Science Silicon Semiconductor Industry Intel Design of Experiments Microelectronics SPC Process Integration CMOS Yield Process Control Design for Manufacturing IC Flash Memory Engineering Management Lithography Physics See 6+ \u00a0 \u00a0 See less Semiconductor... JMP Device Physics Semiconductors Materials Science Silicon Semiconductor Industry Intel Design of Experiments Microelectronics SPC Process Integration CMOS Yield Process Control Design for Manufacturing IC Flash Memory Engineering Management Lithography Physics See 6+ \u00a0 \u00a0 See less ", "Summary To lead high-technology research and product development teams leveraging my expertise and experience in the area of solid mechanics and manufacturing Specialties:Microelectronic Packaging \nFinite Element Analysis Summary To lead high-technology research and product development teams leveraging my expertise and experience in the area of solid mechanics and manufacturing Specialties:Microelectronic Packaging \nFinite Element Analysis To lead high-technology research and product development teams leveraging my expertise and experience in the area of solid mechanics and manufacturing Specialties:Microelectronic Packaging \nFinite Element Analysis To lead high-technology research and product development teams leveraging my expertise and experience in the area of solid mechanics and manufacturing Specialties:Microelectronic Packaging \nFinite Element Analysis Experience Staff Engineer/Process Integration Intel Corporation January 2011  \u2013 Present (4 years 8 months) Module Engineering;Assembly & Test Technology Development (ATTD), Package Architect Intel Corporation November 2010  \u2013  December 2011  (1 year 2 months) Future Package, Assembly and Test (PAT); Assembly & Test Technology Development (ATTD) Manager - Mechanical Core Competency Test Intel Corporation October 2009  \u2013  November 2010  (1 year 2 months) Mechanical Core Competency; Assembly & Test Technology Development (ATTD) Sr. Packaging Engineer - Mechanical Analyst Intel Corporation May 2003  \u2013  October 2009  (6 years 6 months) Mechanical Core Competency; Assembly & Test Technology Development (ATTD) Engineer US Department of Defense June 1996  \u2013  August 1998  (2 years 3 months) Project Management Staff Engineer/Process Integration Intel Corporation January 2011  \u2013 Present (4 years 8 months) Module Engineering;Assembly & Test Technology Development (ATTD), Staff Engineer/Process Integration Intel Corporation January 2011  \u2013 Present (4 years 8 months) Module Engineering;Assembly & Test Technology Development (ATTD), Package Architect Intel Corporation November 2010  \u2013  December 2011  (1 year 2 months) Future Package, Assembly and Test (PAT); Assembly & Test Technology Development (ATTD) Package Architect Intel Corporation November 2010  \u2013  December 2011  (1 year 2 months) Future Package, Assembly and Test (PAT); Assembly & Test Technology Development (ATTD) Manager - Mechanical Core Competency Test Intel Corporation October 2009  \u2013  November 2010  (1 year 2 months) Mechanical Core Competency; Assembly & Test Technology Development (ATTD) Manager - Mechanical Core Competency Test Intel Corporation October 2009  \u2013  November 2010  (1 year 2 months) Mechanical Core Competency; Assembly & Test Technology Development (ATTD) Sr. Packaging Engineer - Mechanical Analyst Intel Corporation May 2003  \u2013  October 2009  (6 years 6 months) Mechanical Core Competency; Assembly & Test Technology Development (ATTD) Sr. Packaging Engineer - Mechanical Analyst Intel Corporation May 2003  \u2013  October 2009  (6 years 6 months) Mechanical Core Competency; Assembly & Test Technology Development (ATTD) Engineer US Department of Defense June 1996  \u2013  August 1998  (2 years 3 months) Project Management Engineer US Department of Defense June 1996  \u2013  August 1998  (2 years 3 months) Project Management Skills Semiconductors Design of Experiments Failure Analysis JMP Electronics Packaging MEMS Thin Films Characterization IC Simulations Engineering Management Finite Element Analysis x86 Assembly Mechanical Engineering Mechanics Packaging See 1+ \u00a0 \u00a0 See less Skills  Semiconductors Design of Experiments Failure Analysis JMP Electronics Packaging MEMS Thin Films Characterization IC Simulations Engineering Management Finite Element Analysis x86 Assembly Mechanical Engineering Mechanics Packaging See 1+ \u00a0 \u00a0 See less Semiconductors Design of Experiments Failure Analysis JMP Electronics Packaging MEMS Thin Films Characterization IC Simulations Engineering Management Finite Element Analysis x86 Assembly Mechanical Engineering Mechanics Packaging See 1+ \u00a0 \u00a0 See less Semiconductors Design of Experiments Failure Analysis JMP Electronics Packaging MEMS Thin Films Characterization IC Simulations Engineering Management Finite Element Analysis x86 Assembly Mechanical Engineering Mechanics Packaging See 1+ \u00a0 \u00a0 See less Education Georgia Institute of Technology Ph.D.,  Engineering - solid mechanics 1998  \u2013 2003 Activities and Societies:\u00a0 President Microelectronics Packaging Research Center Student Council University of Arkansas M.S.,  Industrial Engineering 1995  \u2013 1996 University of Tulsa B.S.,  Mechanical Engineering 1991  \u2013 1995 Georgia Institute of Technology Ph.D.,  Engineering - solid mechanics 1998  \u2013 2003 Activities and Societies:\u00a0 President Microelectronics Packaging Research Center Student Council Georgia Institute of Technology Ph.D.,  Engineering - solid mechanics 1998  \u2013 2003 Activities and Societies:\u00a0 President Microelectronics Packaging Research Center Student Council Georgia Institute of Technology Ph.D.,  Engineering - solid mechanics 1998  \u2013 2003 Activities and Societies:\u00a0 President Microelectronics Packaging Research Center Student Council University of Arkansas M.S.,  Industrial Engineering 1995  \u2013 1996 University of Arkansas M.S.,  Industrial Engineering 1995  \u2013 1996 University of Arkansas M.S.,  Industrial Engineering 1995  \u2013 1996 University of Tulsa B.S.,  Mechanical Engineering 1991  \u2013 1995 University of Tulsa B.S.,  Mechanical Engineering 1991  \u2013 1995 University of Tulsa B.S.,  Mechanical Engineering 1991  \u2013 1995 "]}