#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55b5d300e4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55b5d30dd990 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f7de4cff018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b5d30d9fe0_0 .net "clk", 0 0, o0x7f7de4cff018;  0 drivers
o0x7f7de4cff048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b5d30de710_0 .net "data_address", 31 0, o0x7f7de4cff048;  0 drivers
o0x7f7de4cff078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b5d30e39d0_0 .net "data_read", 0 0, o0x7f7de4cff078;  0 drivers
v0x55b5d30e3d00_0 .var "data_readdata", 31 0;
o0x7f7de4cff0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b5d30e4e10_0 .net "data_write", 0 0, o0x7f7de4cff0d8;  0 drivers
o0x7f7de4cff108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b5d30e6cd0_0 .net "data_writedata", 31 0, o0x7f7de4cff108;  0 drivers
S_0x55b5d30b8150 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f7de4cff258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b5d30fd990_0 .net "instr_address", 31 0, o0x7f7de4cff258;  0 drivers
v0x55b5d30fda90_0 .var "instr_readdata", 31 0;
S_0x55b5d30caa40 .scope module, "sltui_tb" "sltui_tb" 5 1;
 .timescale 0 0;
v0x55b5d310bf20_0 .net "active", 0 0, L_0x55b5d3126280;  1 drivers
v0x55b5d310bfe0_0 .var "clk", 0 0;
v0x55b5d310c080_0 .var "clk_enable", 0 0;
v0x55b5d310c170_0 .net "data_address", 31 0, L_0x55b5d3123e50;  1 drivers
v0x55b5d310c210_0 .net "data_read", 0 0, L_0x55b5d31219d0;  1 drivers
v0x55b5d310c300_0 .var "data_readdata", 31 0;
v0x55b5d310c3d0_0 .net "data_write", 0 0, L_0x55b5d31217f0;  1 drivers
v0x55b5d310c4a0_0 .net "data_writedata", 31 0, L_0x55b5d3123b40;  1 drivers
v0x55b5d310c570_0 .net "instr_address", 31 0, L_0x55b5d31251b0;  1 drivers
v0x55b5d310c6d0_0 .var "instr_readdata", 31 0;
v0x55b5d310c770_0 .net "register_v0", 31 0, L_0x55b5d3123ad0;  1 drivers
v0x55b5d310c860_0 .var "reset", 0 0;
S_0x55b5d30cae10 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x55b5d30caa40;
 .timescale 0 0;
v0x55b5d30fdc60_0 .var "ex_imm", 31 0;
v0x55b5d30fdd60_0 .var "expected", 31 0;
v0x55b5d30fde40_0 .var "i", 4 0;
v0x55b5d30fdf00_0 .var "imm", 15 0;
v0x55b5d30fdfe0_0 .var "imm_instr", 31 0;
v0x55b5d30fe110_0 .var "opcode", 5 0;
v0x55b5d30fe1f0_0 .var "rs", 4 0;
v0x55b5d30fe2d0_0 .var "rt", 4 0;
v0x55b5d30fe3b0_0 .var "test", 31 0;
v0x55b5d30fe490_0 .var "test_imm", 15 0;
E_0x55b5d3057280 .event posedge, v0x55b5d31003c0_0;
S_0x55b5d30cb240 .scope module, "dut" "mips_cpu_harvard" 5 136, 6 1 0, S_0x55b5d30caa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55b5d30d9ec0 .functor OR 1, L_0x55b5d311d1d0, L_0x55b5d311d450, C4<0>, C4<0>;
L_0x55b5d3044160 .functor BUFZ 1, L_0x55b5d311cc30, C4<0>, C4<0>, C4<0>;
L_0x55b5d30e3be0 .functor BUFZ 1, L_0x55b5d311cdd0, C4<0>, C4<0>, C4<0>;
L_0x55b5d30e4c70 .functor BUFZ 1, L_0x55b5d311cdd0, C4<0>, C4<0>, C4<0>;
L_0x55b5d311d990 .functor AND 1, L_0x55b5d311cc30, L_0x55b5d311dc90, C4<1>, C4<1>;
L_0x55b5d30e6bb0 .functor OR 1, L_0x55b5d311d990, L_0x55b5d311d870, C4<0>, C4<0>;
L_0x55b5d3088330 .functor OR 1, L_0x55b5d30e6bb0, L_0x55b5d311daa0, C4<0>, C4<0>;
L_0x55b5d311df30 .functor OR 1, L_0x55b5d3088330, L_0x55b5d311f590, C4<0>, C4<0>;
L_0x55b5d311e040 .functor OR 1, L_0x55b5d311df30, L_0x55b5d311ecf0, C4<0>, C4<0>;
L_0x55b5d311e100 .functor BUFZ 1, L_0x55b5d311cef0, C4<0>, C4<0>, C4<0>;
L_0x55b5d311ebe0 .functor AND 1, L_0x55b5d311e650, L_0x55b5d311e9b0, C4<1>, C4<1>;
L_0x55b5d311ecf0 .functor OR 1, L_0x55b5d311e350, L_0x55b5d311ebe0, C4<0>, C4<0>;
L_0x55b5d311f590 .functor AND 1, L_0x55b5d311f0c0, L_0x55b5d311f370, C4<1>, C4<1>;
L_0x55b5d311fd40 .functor OR 1, L_0x55b5d311f7e0, L_0x55b5d311fb00, C4<0>, C4<0>;
L_0x55b5d311ee50 .functor OR 1, L_0x55b5d31202b0, L_0x55b5d31205b0, C4<0>, C4<0>;
L_0x55b5d3120490 .functor AND 1, L_0x55b5d311ffc0, L_0x55b5d311ee50, C4<1>, C4<1>;
L_0x55b5d3120db0 .functor OR 1, L_0x55b5d3120a40, L_0x55b5d3120cc0, C4<0>, C4<0>;
L_0x55b5d31210b0 .functor OR 1, L_0x55b5d3120db0, L_0x55b5d3120ec0, C4<0>, C4<0>;
L_0x55b5d3121260 .functor AND 1, L_0x55b5d311cc30, L_0x55b5d31210b0, C4<1>, C4<1>;
L_0x55b5d3121410 .functor AND 1, L_0x55b5d311cc30, L_0x55b5d3121320, C4<1>, C4<1>;
L_0x55b5d3121730 .functor AND 1, L_0x55b5d311cc30, L_0x55b5d31211c0, C4<1>, C4<1>;
L_0x55b5d31219d0 .functor BUFZ 1, L_0x55b5d30e3be0, C4<0>, C4<0>, C4<0>;
L_0x55b5d3122660 .functor AND 1, L_0x55b5d3126280, L_0x55b5d311e040, C4<1>, C4<1>;
L_0x55b5d3122770 .functor OR 1, L_0x55b5d311ecf0, L_0x55b5d311f590, C4<0>, C4<0>;
L_0x55b5d3123b40 .functor BUFZ 32, L_0x55b5d31239c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b5d3123c00 .functor BUFZ 32, L_0x55b5d3122950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b5d3123d50 .functor BUFZ 32, L_0x55b5d31239c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b5d3123e50 .functor BUFZ 32, v0x55b5d30ff450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b5d3124e50 .functor AND 1, v0x55b5d310c080_0, L_0x55b5d3121260, C4<1>, C4<1>;
L_0x55b5d3124ec0 .functor AND 1, L_0x55b5d3124e50, v0x55b5d31090b0_0, C4<1>, C4<1>;
L_0x55b5d31251b0 .functor BUFZ 32, v0x55b5d3100480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b5d3126280 .functor BUFZ 1, v0x55b5d31090b0_0, C4<0>, C4<0>, C4<0>;
L_0x55b5d3126400 .functor AND 1, v0x55b5d310c080_0, v0x55b5d31090b0_0, C4<1>, C4<1>;
v0x55b5d31031a0_0 .net *"_ivl_100", 31 0, L_0x55b5d311eec0;  1 drivers
L_0x7f7de4cb6498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b5d31032a0_0 .net *"_ivl_103", 25 0, L_0x7f7de4cb6498;  1 drivers
L_0x7f7de4cb64e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b5d3103380_0 .net/2u *"_ivl_104", 31 0, L_0x7f7de4cb64e0;  1 drivers
v0x55b5d3103440_0 .net *"_ivl_106", 0 0, L_0x55b5d311f0c0;  1 drivers
v0x55b5d3103500_0 .net *"_ivl_109", 5 0, L_0x55b5d311f2d0;  1 drivers
L_0x7f7de4cb6528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55b5d31035e0_0 .net/2u *"_ivl_110", 5 0, L_0x7f7de4cb6528;  1 drivers
v0x55b5d31036c0_0 .net *"_ivl_112", 0 0, L_0x55b5d311f370;  1 drivers
v0x55b5d3103780_0 .net *"_ivl_116", 31 0, L_0x55b5d311f6f0;  1 drivers
L_0x7f7de4cb6570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b5d3103860_0 .net *"_ivl_119", 25 0, L_0x7f7de4cb6570;  1 drivers
L_0x7f7de4cb60a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55b5d3103940_0 .net/2u *"_ivl_12", 5 0, L_0x7f7de4cb60a8;  1 drivers
L_0x7f7de4cb65b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55b5d3103a20_0 .net/2u *"_ivl_120", 31 0, L_0x7f7de4cb65b8;  1 drivers
v0x55b5d3103b00_0 .net *"_ivl_122", 0 0, L_0x55b5d311f7e0;  1 drivers
v0x55b5d3103bc0_0 .net *"_ivl_124", 31 0, L_0x55b5d311fa10;  1 drivers
L_0x7f7de4cb6600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b5d3103ca0_0 .net *"_ivl_127", 25 0, L_0x7f7de4cb6600;  1 drivers
L_0x7f7de4cb6648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55b5d3103d80_0 .net/2u *"_ivl_128", 31 0, L_0x7f7de4cb6648;  1 drivers
v0x55b5d3103e60_0 .net *"_ivl_130", 0 0, L_0x55b5d311fb00;  1 drivers
v0x55b5d3103f20_0 .net *"_ivl_134", 31 0, L_0x55b5d311fed0;  1 drivers
L_0x7f7de4cb6690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b5d3104110_0 .net *"_ivl_137", 25 0, L_0x7f7de4cb6690;  1 drivers
L_0x7f7de4cb66d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b5d31041f0_0 .net/2u *"_ivl_138", 31 0, L_0x7f7de4cb66d8;  1 drivers
v0x55b5d31042d0_0 .net *"_ivl_140", 0 0, L_0x55b5d311ffc0;  1 drivers
v0x55b5d3104390_0 .net *"_ivl_143", 5 0, L_0x55b5d3120210;  1 drivers
L_0x7f7de4cb6720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55b5d3104470_0 .net/2u *"_ivl_144", 5 0, L_0x7f7de4cb6720;  1 drivers
v0x55b5d3104550_0 .net *"_ivl_146", 0 0, L_0x55b5d31202b0;  1 drivers
v0x55b5d3104610_0 .net *"_ivl_149", 5 0, L_0x55b5d3120510;  1 drivers
L_0x7f7de4cb6768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55b5d31046f0_0 .net/2u *"_ivl_150", 5 0, L_0x7f7de4cb6768;  1 drivers
v0x55b5d31047d0_0 .net *"_ivl_152", 0 0, L_0x55b5d31205b0;  1 drivers
v0x55b5d3104890_0 .net *"_ivl_155", 0 0, L_0x55b5d311ee50;  1 drivers
v0x55b5d3104950_0 .net *"_ivl_159", 1 0, L_0x55b5d3120950;  1 drivers
L_0x7f7de4cb60f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55b5d3104a30_0 .net/2u *"_ivl_16", 5 0, L_0x7f7de4cb60f0;  1 drivers
L_0x7f7de4cb67b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55b5d3104b10_0 .net/2u *"_ivl_160", 1 0, L_0x7f7de4cb67b0;  1 drivers
v0x55b5d3104bf0_0 .net *"_ivl_162", 0 0, L_0x55b5d3120a40;  1 drivers
L_0x7f7de4cb67f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55b5d3104cb0_0 .net/2u *"_ivl_164", 5 0, L_0x7f7de4cb67f8;  1 drivers
v0x55b5d3104d90_0 .net *"_ivl_166", 0 0, L_0x55b5d3120cc0;  1 drivers
v0x55b5d3105060_0 .net *"_ivl_169", 0 0, L_0x55b5d3120db0;  1 drivers
L_0x7f7de4cb6840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55b5d3105120_0 .net/2u *"_ivl_170", 5 0, L_0x7f7de4cb6840;  1 drivers
v0x55b5d3105200_0 .net *"_ivl_172", 0 0, L_0x55b5d3120ec0;  1 drivers
v0x55b5d31052c0_0 .net *"_ivl_175", 0 0, L_0x55b5d31210b0;  1 drivers
L_0x7f7de4cb6888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55b5d3105380_0 .net/2u *"_ivl_178", 5 0, L_0x7f7de4cb6888;  1 drivers
v0x55b5d3105460_0 .net *"_ivl_180", 0 0, L_0x55b5d3121320;  1 drivers
L_0x7f7de4cb68d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55b5d3105520_0 .net/2u *"_ivl_184", 5 0, L_0x7f7de4cb68d0;  1 drivers
v0x55b5d3105600_0 .net *"_ivl_186", 0 0, L_0x55b5d31211c0;  1 drivers
L_0x7f7de4cb6918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b5d31056c0_0 .net/2u *"_ivl_190", 0 0, L_0x7f7de4cb6918;  1 drivers
v0x55b5d31057a0_0 .net *"_ivl_20", 31 0, L_0x55b5d311d090;  1 drivers
L_0x7f7de4cb6960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55b5d3105880_0 .net/2u *"_ivl_200", 4 0, L_0x7f7de4cb6960;  1 drivers
v0x55b5d3105960_0 .net *"_ivl_203", 4 0, L_0x55b5d3121ef0;  1 drivers
v0x55b5d3105a40_0 .net *"_ivl_205", 4 0, L_0x55b5d3122110;  1 drivers
v0x55b5d3105b20_0 .net *"_ivl_206", 4 0, L_0x55b5d31221b0;  1 drivers
v0x55b5d3105c00_0 .net *"_ivl_213", 0 0, L_0x55b5d3122770;  1 drivers
L_0x7f7de4cb69a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55b5d3105cc0_0 .net/2u *"_ivl_214", 31 0, L_0x7f7de4cb69a8;  1 drivers
v0x55b5d3105da0_0 .net *"_ivl_216", 31 0, L_0x55b5d31228b0;  1 drivers
v0x55b5d3105e80_0 .net *"_ivl_218", 31 0, L_0x55b5d3122b60;  1 drivers
v0x55b5d3105f60_0 .net *"_ivl_220", 31 0, L_0x55b5d3122cf0;  1 drivers
v0x55b5d3106040_0 .net *"_ivl_222", 31 0, L_0x55b5d3123030;  1 drivers
L_0x7f7de4cb6138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b5d3106120_0 .net *"_ivl_23", 25 0, L_0x7f7de4cb6138;  1 drivers
v0x55b5d3106200_0 .net *"_ivl_235", 0 0, L_0x55b5d3124e50;  1 drivers
L_0x7f7de4cb6ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55b5d31062c0_0 .net/2u *"_ivl_238", 31 0, L_0x7f7de4cb6ac8;  1 drivers
L_0x7f7de4cb6180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55b5d31063a0_0 .net/2u *"_ivl_24", 31 0, L_0x7f7de4cb6180;  1 drivers
v0x55b5d3106480_0 .net *"_ivl_243", 15 0, L_0x55b5d3125310;  1 drivers
v0x55b5d3106560_0 .net *"_ivl_244", 17 0, L_0x55b5d3125580;  1 drivers
L_0x7f7de4cb6b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b5d3106640_0 .net *"_ivl_247", 1 0, L_0x7f7de4cb6b10;  1 drivers
v0x55b5d3106720_0 .net *"_ivl_250", 15 0, L_0x55b5d31256c0;  1 drivers
L_0x7f7de4cb6b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b5d3106800_0 .net *"_ivl_252", 1 0, L_0x7f7de4cb6b58;  1 drivers
v0x55b5d31068e0_0 .net *"_ivl_255", 0 0, L_0x55b5d3125ad0;  1 drivers
L_0x7f7de4cb6ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55b5d31069c0_0 .net/2u *"_ivl_256", 13 0, L_0x7f7de4cb6ba0;  1 drivers
L_0x7f7de4cb6be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b5d3106aa0_0 .net/2u *"_ivl_258", 13 0, L_0x7f7de4cb6be8;  1 drivers
v0x55b5d3106f90_0 .net *"_ivl_26", 0 0, L_0x55b5d311d1d0;  1 drivers
v0x55b5d3107050_0 .net *"_ivl_260", 13 0, L_0x55b5d3125db0;  1 drivers
v0x55b5d3107130_0 .net *"_ivl_28", 31 0, L_0x55b5d311d360;  1 drivers
L_0x7f7de4cb61c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b5d3107210_0 .net *"_ivl_31", 25 0, L_0x7f7de4cb61c8;  1 drivers
L_0x7f7de4cb6210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55b5d31072f0_0 .net/2u *"_ivl_32", 31 0, L_0x7f7de4cb6210;  1 drivers
v0x55b5d31073d0_0 .net *"_ivl_34", 0 0, L_0x55b5d311d450;  1 drivers
v0x55b5d3107490_0 .net *"_ivl_4", 31 0, L_0x55b5d310cad0;  1 drivers
v0x55b5d3107570_0 .net *"_ivl_45", 2 0, L_0x55b5d311d740;  1 drivers
L_0x7f7de4cb6258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55b5d3107650_0 .net/2u *"_ivl_46", 2 0, L_0x7f7de4cb6258;  1 drivers
v0x55b5d3107730_0 .net *"_ivl_51", 2 0, L_0x55b5d311da00;  1 drivers
L_0x7f7de4cb62a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55b5d3107810_0 .net/2u *"_ivl_52", 2 0, L_0x7f7de4cb62a0;  1 drivers
v0x55b5d31078f0_0 .net *"_ivl_57", 0 0, L_0x55b5d311dc90;  1 drivers
v0x55b5d31079b0_0 .net *"_ivl_59", 0 0, L_0x55b5d311d990;  1 drivers
v0x55b5d3107a70_0 .net *"_ivl_61", 0 0, L_0x55b5d30e6bb0;  1 drivers
v0x55b5d3107b30_0 .net *"_ivl_63", 0 0, L_0x55b5d3088330;  1 drivers
v0x55b5d3107bf0_0 .net *"_ivl_65", 0 0, L_0x55b5d311df30;  1 drivers
L_0x7f7de4cb6018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b5d3107cb0_0 .net *"_ivl_7", 25 0, L_0x7f7de4cb6018;  1 drivers
v0x55b5d3107d90_0 .net *"_ivl_70", 31 0, L_0x55b5d311e220;  1 drivers
L_0x7f7de4cb62e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b5d3107e70_0 .net *"_ivl_73", 25 0, L_0x7f7de4cb62e8;  1 drivers
L_0x7f7de4cb6330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55b5d3107f50_0 .net/2u *"_ivl_74", 31 0, L_0x7f7de4cb6330;  1 drivers
v0x55b5d3108030_0 .net *"_ivl_76", 0 0, L_0x55b5d311e350;  1 drivers
v0x55b5d31080f0_0 .net *"_ivl_78", 31 0, L_0x55b5d311e4c0;  1 drivers
L_0x7f7de4cb6060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b5d31081d0_0 .net/2u *"_ivl_8", 31 0, L_0x7f7de4cb6060;  1 drivers
L_0x7f7de4cb6378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b5d31082b0_0 .net *"_ivl_81", 25 0, L_0x7f7de4cb6378;  1 drivers
L_0x7f7de4cb63c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55b5d3108390_0 .net/2u *"_ivl_82", 31 0, L_0x7f7de4cb63c0;  1 drivers
v0x55b5d3108470_0 .net *"_ivl_84", 0 0, L_0x55b5d311e650;  1 drivers
v0x55b5d3108530_0 .net *"_ivl_87", 0 0, L_0x55b5d311e7c0;  1 drivers
v0x55b5d3108610_0 .net *"_ivl_88", 31 0, L_0x55b5d311e560;  1 drivers
L_0x7f7de4cb6408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b5d31086f0_0 .net *"_ivl_91", 30 0, L_0x7f7de4cb6408;  1 drivers
L_0x7f7de4cb6450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55b5d31087d0_0 .net/2u *"_ivl_92", 31 0, L_0x7f7de4cb6450;  1 drivers
v0x55b5d31088b0_0 .net *"_ivl_94", 0 0, L_0x55b5d311e9b0;  1 drivers
v0x55b5d3108970_0 .net *"_ivl_97", 0 0, L_0x55b5d311ebe0;  1 drivers
v0x55b5d3108a30_0 .net "active", 0 0, L_0x55b5d3126280;  alias, 1 drivers
v0x55b5d3108af0_0 .net "alu_op1", 31 0, L_0x55b5d3123c00;  1 drivers
v0x55b5d3108bb0_0 .net "alu_op2", 31 0, L_0x55b5d3123d50;  1 drivers
v0x55b5d3108c70_0 .net "alui_instr", 0 0, L_0x55b5d311d870;  1 drivers
v0x55b5d3108d30_0 .net "b_flag", 0 0, v0x55b5d30fef80_0;  1 drivers
v0x55b5d3108dd0_0 .net "b_imm", 17 0, L_0x55b5d3125990;  1 drivers
v0x55b5d3108e90_0 .net "b_offset", 31 0, L_0x55b5d3125f40;  1 drivers
v0x55b5d3108f70_0 .net "clk", 0 0, v0x55b5d310bfe0_0;  1 drivers
v0x55b5d3109010_0 .net "clk_enable", 0 0, v0x55b5d310c080_0;  1 drivers
v0x55b5d31090b0_0 .var "cpu_active", 0 0;
v0x55b5d3109150_0 .net "curr_addr", 31 0, v0x55b5d3100480_0;  1 drivers
v0x55b5d3109240_0 .net "curr_addr_p4", 31 0, L_0x55b5d3125110;  1 drivers
v0x55b5d3109300_0 .net "data_address", 31 0, L_0x55b5d3123e50;  alias, 1 drivers
v0x55b5d31093e0_0 .net "data_read", 0 0, L_0x55b5d31219d0;  alias, 1 drivers
v0x55b5d31094a0_0 .net "data_readdata", 31 0, v0x55b5d310c300_0;  1 drivers
v0x55b5d3109580_0 .net "data_write", 0 0, L_0x55b5d31217f0;  alias, 1 drivers
v0x55b5d3109640_0 .net "data_writedata", 31 0, L_0x55b5d3123b40;  alias, 1 drivers
v0x55b5d3109720_0 .net "funct_code", 5 0, L_0x55b5d310c9a0;  1 drivers
v0x55b5d3109800_0 .net "hi_out", 31 0, v0x55b5d3100b40_0;  1 drivers
v0x55b5d31098f0_0 .net "hl_reg_enable", 0 0, L_0x55b5d3124ec0;  1 drivers
v0x55b5d3109990_0 .net "instr_address", 31 0, L_0x55b5d31251b0;  alias, 1 drivers
v0x55b5d3109a50_0 .net "instr_opcode", 5 0, L_0x55b5d310c900;  1 drivers
v0x55b5d3109b30_0 .net "instr_readdata", 31 0, v0x55b5d310c6d0_0;  1 drivers
v0x55b5d3109bf0_0 .net "j_imm", 0 0, L_0x55b5d311fd40;  1 drivers
v0x55b5d3109c90_0 .net "j_reg", 0 0, L_0x55b5d3120490;  1 drivers
v0x55b5d3109d50_0 .net "l_type", 0 0, L_0x55b5d311daa0;  1 drivers
v0x55b5d3109e10_0 .net "link_const", 0 0, L_0x55b5d311ecf0;  1 drivers
v0x55b5d3109ed0_0 .net "link_reg", 0 0, L_0x55b5d311f590;  1 drivers
v0x55b5d3109f90_0 .net "lo_out", 31 0, v0x55b5d3101390_0;  1 drivers
v0x55b5d310a080_0 .net "lw", 0 0, L_0x55b5d311cdd0;  1 drivers
v0x55b5d310a120_0 .net "mem_read", 0 0, L_0x55b5d30e3be0;  1 drivers
v0x55b5d310a1e0_0 .net "mem_to_reg", 0 0, L_0x55b5d30e4c70;  1 drivers
v0x55b5d310aab0_0 .net "mem_write", 0 0, L_0x55b5d311e100;  1 drivers
v0x55b5d310ab70_0 .net "memaddroffset", 31 0, v0x55b5d30ff450_0;  1 drivers
v0x55b5d310ac60_0 .net "mfhi", 0 0, L_0x55b5d3121410;  1 drivers
v0x55b5d310ad00_0 .net "mflo", 0 0, L_0x55b5d3121730;  1 drivers
v0x55b5d310adc0_0 .net "movefrom", 0 0, L_0x55b5d30d9ec0;  1 drivers
v0x55b5d310ae80_0 .net "muldiv", 0 0, L_0x55b5d3121260;  1 drivers
v0x55b5d310af40_0 .var "next_instr_addr", 31 0;
v0x55b5d310b030_0 .net "pc_enable", 0 0, L_0x55b5d3126400;  1 drivers
v0x55b5d310b100_0 .net "r_format", 0 0, L_0x55b5d311cc30;  1 drivers
v0x55b5d310b1a0_0 .net "reg_a_read_data", 31 0, L_0x55b5d3122950;  1 drivers
v0x55b5d310b270_0 .net "reg_a_read_index", 4 0, L_0x55b5d3121ba0;  1 drivers
v0x55b5d310b340_0 .net "reg_b_read_data", 31 0, L_0x55b5d31239c0;  1 drivers
v0x55b5d310b410_0 .net "reg_b_read_index", 4 0, L_0x55b5d3121e00;  1 drivers
v0x55b5d310b4e0_0 .net "reg_dst", 0 0, L_0x55b5d3044160;  1 drivers
v0x55b5d310b580_0 .net "reg_write", 0 0, L_0x55b5d311e040;  1 drivers
v0x55b5d310b640_0 .net "reg_write_data", 31 0, L_0x55b5d31231c0;  1 drivers
v0x55b5d310b730_0 .net "reg_write_enable", 0 0, L_0x55b5d3122660;  1 drivers
v0x55b5d310b800_0 .net "reg_write_index", 4 0, L_0x55b5d31224d0;  1 drivers
v0x55b5d310b8d0_0 .net "register_v0", 31 0, L_0x55b5d3123ad0;  alias, 1 drivers
v0x55b5d310b9a0_0 .net "reset", 0 0, v0x55b5d310c860_0;  1 drivers
v0x55b5d310bad0_0 .net "result", 31 0, v0x55b5d30ff8b0_0;  1 drivers
v0x55b5d310bba0_0 .net "result_hi", 31 0, v0x55b5d30ff1b0_0;  1 drivers
v0x55b5d310bc40_0 .net "result_lo", 31 0, v0x55b5d30ff370_0;  1 drivers
v0x55b5d310bce0_0 .net "sw", 0 0, L_0x55b5d311cef0;  1 drivers
E_0x55b5d3058d40/0 .event anyedge, v0x55b5d30fef80_0, v0x55b5d3109240_0, v0x55b5d3108e90_0, v0x55b5d3109bf0_0;
E_0x55b5d3058d40/1 .event anyedge, v0x55b5d30ff290_0, v0x55b5d3109c90_0, v0x55b5d3102180_0;
E_0x55b5d3058d40 .event/or E_0x55b5d3058d40/0, E_0x55b5d3058d40/1;
L_0x55b5d310c900 .part v0x55b5d310c6d0_0, 26, 6;
L_0x55b5d310c9a0 .part v0x55b5d310c6d0_0, 0, 6;
L_0x55b5d310cad0 .concat [ 6 26 0 0], L_0x55b5d310c900, L_0x7f7de4cb6018;
L_0x55b5d311cc30 .cmp/eq 32, L_0x55b5d310cad0, L_0x7f7de4cb6060;
L_0x55b5d311cdd0 .cmp/eq 6, L_0x55b5d310c900, L_0x7f7de4cb60a8;
L_0x55b5d311cef0 .cmp/eq 6, L_0x55b5d310c900, L_0x7f7de4cb60f0;
L_0x55b5d311d090 .concat [ 6 26 0 0], L_0x55b5d310c900, L_0x7f7de4cb6138;
L_0x55b5d311d1d0 .cmp/eq 32, L_0x55b5d311d090, L_0x7f7de4cb6180;
L_0x55b5d311d360 .concat [ 6 26 0 0], L_0x55b5d310c900, L_0x7f7de4cb61c8;
L_0x55b5d311d450 .cmp/eq 32, L_0x55b5d311d360, L_0x7f7de4cb6210;
L_0x55b5d311d740 .part L_0x55b5d310c900, 3, 3;
L_0x55b5d311d870 .cmp/eq 3, L_0x55b5d311d740, L_0x7f7de4cb6258;
L_0x55b5d311da00 .part L_0x55b5d310c900, 3, 3;
L_0x55b5d311daa0 .cmp/eq 3, L_0x55b5d311da00, L_0x7f7de4cb62a0;
L_0x55b5d311dc90 .reduce/nor L_0x55b5d3121260;
L_0x55b5d311e220 .concat [ 6 26 0 0], L_0x55b5d310c900, L_0x7f7de4cb62e8;
L_0x55b5d311e350 .cmp/eq 32, L_0x55b5d311e220, L_0x7f7de4cb6330;
L_0x55b5d311e4c0 .concat [ 6 26 0 0], L_0x55b5d310c900, L_0x7f7de4cb6378;
L_0x55b5d311e650 .cmp/eq 32, L_0x55b5d311e4c0, L_0x7f7de4cb63c0;
L_0x55b5d311e7c0 .part v0x55b5d310c6d0_0, 20, 1;
L_0x55b5d311e560 .concat [ 1 31 0 0], L_0x55b5d311e7c0, L_0x7f7de4cb6408;
L_0x55b5d311e9b0 .cmp/eq 32, L_0x55b5d311e560, L_0x7f7de4cb6450;
L_0x55b5d311eec0 .concat [ 6 26 0 0], L_0x55b5d310c900, L_0x7f7de4cb6498;
L_0x55b5d311f0c0 .cmp/eq 32, L_0x55b5d311eec0, L_0x7f7de4cb64e0;
L_0x55b5d311f2d0 .part v0x55b5d310c6d0_0, 0, 6;
L_0x55b5d311f370 .cmp/eq 6, L_0x55b5d311f2d0, L_0x7f7de4cb6528;
L_0x55b5d311f6f0 .concat [ 6 26 0 0], L_0x55b5d310c900, L_0x7f7de4cb6570;
L_0x55b5d311f7e0 .cmp/eq 32, L_0x55b5d311f6f0, L_0x7f7de4cb65b8;
L_0x55b5d311fa10 .concat [ 6 26 0 0], L_0x55b5d310c900, L_0x7f7de4cb6600;
L_0x55b5d311fb00 .cmp/eq 32, L_0x55b5d311fa10, L_0x7f7de4cb6648;
L_0x55b5d311fed0 .concat [ 6 26 0 0], L_0x55b5d310c900, L_0x7f7de4cb6690;
L_0x55b5d311ffc0 .cmp/eq 32, L_0x55b5d311fed0, L_0x7f7de4cb66d8;
L_0x55b5d3120210 .part v0x55b5d310c6d0_0, 0, 6;
L_0x55b5d31202b0 .cmp/eq 6, L_0x55b5d3120210, L_0x7f7de4cb6720;
L_0x55b5d3120510 .part v0x55b5d310c6d0_0, 0, 6;
L_0x55b5d31205b0 .cmp/eq 6, L_0x55b5d3120510, L_0x7f7de4cb6768;
L_0x55b5d3120950 .part L_0x55b5d310c9a0, 3, 2;
L_0x55b5d3120a40 .cmp/eq 2, L_0x55b5d3120950, L_0x7f7de4cb67b0;
L_0x55b5d3120cc0 .cmp/eq 6, L_0x55b5d310c9a0, L_0x7f7de4cb67f8;
L_0x55b5d3120ec0 .cmp/eq 6, L_0x55b5d310c9a0, L_0x7f7de4cb6840;
L_0x55b5d3121320 .cmp/eq 6, L_0x55b5d310c9a0, L_0x7f7de4cb6888;
L_0x55b5d31211c0 .cmp/eq 6, L_0x55b5d310c9a0, L_0x7f7de4cb68d0;
L_0x55b5d31217f0 .functor MUXZ 1, L_0x7f7de4cb6918, L_0x55b5d311e100, L_0x55b5d3126280, C4<>;
L_0x55b5d3121ba0 .part v0x55b5d310c6d0_0, 21, 5;
L_0x55b5d3121e00 .part v0x55b5d310c6d0_0, 16, 5;
L_0x55b5d3121ef0 .part v0x55b5d310c6d0_0, 11, 5;
L_0x55b5d3122110 .part v0x55b5d310c6d0_0, 16, 5;
L_0x55b5d31221b0 .functor MUXZ 5, L_0x55b5d3122110, L_0x55b5d3121ef0, L_0x55b5d3044160, C4<>;
L_0x55b5d31224d0 .functor MUXZ 5, L_0x55b5d31221b0, L_0x7f7de4cb6960, L_0x55b5d311ecf0, C4<>;
L_0x55b5d31228b0 .arith/sum 32, L_0x55b5d3125110, L_0x7f7de4cb69a8;
L_0x55b5d3122b60 .functor MUXZ 32, v0x55b5d30ff8b0_0, v0x55b5d310c300_0, L_0x55b5d30e4c70, C4<>;
L_0x55b5d3122cf0 .functor MUXZ 32, L_0x55b5d3122b60, v0x55b5d3101390_0, L_0x55b5d3121730, C4<>;
L_0x55b5d3123030 .functor MUXZ 32, L_0x55b5d3122cf0, v0x55b5d3100b40_0, L_0x55b5d3121410, C4<>;
L_0x55b5d31231c0 .functor MUXZ 32, L_0x55b5d3123030, L_0x55b5d31228b0, L_0x55b5d3122770, C4<>;
L_0x55b5d3125110 .arith/sum 32, v0x55b5d3100480_0, L_0x7f7de4cb6ac8;
L_0x55b5d3125310 .part v0x55b5d310c6d0_0, 0, 16;
L_0x55b5d3125580 .concat [ 16 2 0 0], L_0x55b5d3125310, L_0x7f7de4cb6b10;
L_0x55b5d31256c0 .part L_0x55b5d3125580, 0, 16;
L_0x55b5d3125990 .concat [ 2 16 0 0], L_0x7f7de4cb6b58, L_0x55b5d31256c0;
L_0x55b5d3125ad0 .part L_0x55b5d3125990, 17, 1;
L_0x55b5d3125db0 .functor MUXZ 14, L_0x7f7de4cb6be8, L_0x7f7de4cb6ba0, L_0x55b5d3125ad0, C4<>;
L_0x55b5d3125f40 .concat [ 18 14 0 0], L_0x55b5d3125990, L_0x55b5d3125db0;
S_0x55b5d30dd5c0 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x55b5d30cb240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55b5d30fe910_0 .net *"_ivl_10", 15 0, L_0x55b5d3124810;  1 drivers
L_0x7f7de4cb6a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b5d30fea10_0 .net/2u *"_ivl_14", 15 0, L_0x7f7de4cb6a80;  1 drivers
v0x55b5d30feaf0_0 .net *"_ivl_17", 15 0, L_0x55b5d3124a80;  1 drivers
v0x55b5d30febb0_0 .net *"_ivl_5", 0 0, L_0x55b5d31240f0;  1 drivers
v0x55b5d30fec90_0 .net *"_ivl_6", 15 0, L_0x55b5d3124190;  1 drivers
v0x55b5d30fedc0_0 .net *"_ivl_9", 15 0, L_0x55b5d3124560;  1 drivers
v0x55b5d30feea0_0 .net "addr_rt", 4 0, L_0x55b5d3124db0;  1 drivers
v0x55b5d30fef80_0 .var "b_flag", 0 0;
v0x55b5d30ff040_0 .net "funct", 5 0, L_0x55b5d3124050;  1 drivers
v0x55b5d30ff1b0_0 .var "hi", 31 0;
v0x55b5d30ff290_0 .net "instructionword", 31 0, v0x55b5d310c6d0_0;  alias, 1 drivers
v0x55b5d30ff370_0 .var "lo", 31 0;
v0x55b5d30ff450_0 .var "memaddroffset", 31 0;
v0x55b5d30ff530_0 .var "multresult", 63 0;
v0x55b5d30ff610_0 .net "op1", 31 0, L_0x55b5d3123c00;  alias, 1 drivers
v0x55b5d30ff6f0_0 .net "op2", 31 0, L_0x55b5d3123d50;  alias, 1 drivers
v0x55b5d30ff7d0_0 .net "opcode", 5 0, L_0x55b5d3123fb0;  1 drivers
v0x55b5d30ff8b0_0 .var "result", 31 0;
v0x55b5d30ff990_0 .net "shamt", 4 0, L_0x55b5d3124cb0;  1 drivers
v0x55b5d30ffa70_0 .net/s "sign_op1", 31 0, L_0x55b5d3123c00;  alias, 1 drivers
v0x55b5d30ffb30_0 .net/s "sign_op2", 31 0, L_0x55b5d3123d50;  alias, 1 drivers
v0x55b5d30ffbd0_0 .net "simmediatedata", 31 0, L_0x55b5d31248f0;  1 drivers
v0x55b5d30ffc90_0 .net "simmediatedatas", 31 0, L_0x55b5d31248f0;  alias, 1 drivers
v0x55b5d30ffd50_0 .net "uimmediatedata", 31 0, L_0x55b5d3124b70;  1 drivers
v0x55b5d30ffe10_0 .net "unsign_op1", 31 0, L_0x55b5d3123c00;  alias, 1 drivers
v0x55b5d30ffed0_0 .net "unsign_op2", 31 0, L_0x55b5d3123d50;  alias, 1 drivers
v0x55b5d30fffe0_0 .var "unsigned_result", 31 0;
E_0x55b5d30307b0/0 .event anyedge, v0x55b5d30ff7d0_0, v0x55b5d30ff040_0, v0x55b5d30ff6f0_0, v0x55b5d30ff990_0;
E_0x55b5d30307b0/1 .event anyedge, v0x55b5d30ff610_0, v0x55b5d30ff530_0, v0x55b5d30feea0_0, v0x55b5d30ffbd0_0;
E_0x55b5d30307b0/2 .event anyedge, v0x55b5d30ffd50_0, v0x55b5d30fffe0_0;
E_0x55b5d30307b0 .event/or E_0x55b5d30307b0/0, E_0x55b5d30307b0/1, E_0x55b5d30307b0/2;
L_0x55b5d3123fb0 .part v0x55b5d310c6d0_0, 26, 6;
L_0x55b5d3124050 .part v0x55b5d310c6d0_0, 0, 6;
L_0x55b5d31240f0 .part v0x55b5d310c6d0_0, 15, 1;
LS_0x55b5d3124190_0_0 .concat [ 1 1 1 1], L_0x55b5d31240f0, L_0x55b5d31240f0, L_0x55b5d31240f0, L_0x55b5d31240f0;
LS_0x55b5d3124190_0_4 .concat [ 1 1 1 1], L_0x55b5d31240f0, L_0x55b5d31240f0, L_0x55b5d31240f0, L_0x55b5d31240f0;
LS_0x55b5d3124190_0_8 .concat [ 1 1 1 1], L_0x55b5d31240f0, L_0x55b5d31240f0, L_0x55b5d31240f0, L_0x55b5d31240f0;
LS_0x55b5d3124190_0_12 .concat [ 1 1 1 1], L_0x55b5d31240f0, L_0x55b5d31240f0, L_0x55b5d31240f0, L_0x55b5d31240f0;
L_0x55b5d3124190 .concat [ 4 4 4 4], LS_0x55b5d3124190_0_0, LS_0x55b5d3124190_0_4, LS_0x55b5d3124190_0_8, LS_0x55b5d3124190_0_12;
L_0x55b5d3124560 .part v0x55b5d310c6d0_0, 0, 16;
L_0x55b5d3124810 .concat [ 16 0 0 0], L_0x55b5d3124560;
L_0x55b5d31248f0 .concat [ 16 16 0 0], L_0x55b5d3124810, L_0x55b5d3124190;
L_0x55b5d3124a80 .part v0x55b5d310c6d0_0, 0, 16;
L_0x55b5d3124b70 .concat [ 16 16 0 0], L_0x55b5d3124a80, L_0x7f7de4cb6a80;
L_0x55b5d3124cb0 .part v0x55b5d310c6d0_0, 6, 5;
L_0x55b5d3124db0 .part v0x55b5d310c6d0_0, 16, 5;
S_0x55b5d3100210 .scope module, "cpu_pc" "pc" 6 235, 8 1 0, S_0x55b5d30cb240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55b5d31003c0_0 .net "clk", 0 0, v0x55b5d310bfe0_0;  alias, 1 drivers
v0x55b5d3100480_0 .var "curr_addr", 31 0;
v0x55b5d3100560_0 .net "enable", 0 0, L_0x55b5d3126400;  alias, 1 drivers
v0x55b5d3100600_0 .net "next_addr", 31 0, v0x55b5d310af40_0;  1 drivers
v0x55b5d31006e0_0 .net "reset", 0 0, v0x55b5d310c860_0;  alias, 1 drivers
S_0x55b5d3100890 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x55b5d30cb240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55b5d3100a70_0 .net "clk", 0 0, v0x55b5d310bfe0_0;  alias, 1 drivers
v0x55b5d3100b40_0 .var "data", 31 0;
v0x55b5d3100c00_0 .net "data_in", 31 0, v0x55b5d30ff1b0_0;  alias, 1 drivers
v0x55b5d3100d00_0 .net "data_out", 31 0, v0x55b5d3100b40_0;  alias, 1 drivers
v0x55b5d3100dc0_0 .net "enable", 0 0, L_0x55b5d3124ec0;  alias, 1 drivers
v0x55b5d3100ed0_0 .net "reset", 0 0, v0x55b5d310c860_0;  alias, 1 drivers
S_0x55b5d3101020 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x55b5d30cb240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55b5d3101280_0 .net "clk", 0 0, v0x55b5d310bfe0_0;  alias, 1 drivers
v0x55b5d3101390_0 .var "data", 31 0;
v0x55b5d3101470_0 .net "data_in", 31 0, v0x55b5d30ff370_0;  alias, 1 drivers
v0x55b5d3101540_0 .net "data_out", 31 0, v0x55b5d3101390_0;  alias, 1 drivers
v0x55b5d3101600_0 .net "enable", 0 0, L_0x55b5d3124ec0;  alias, 1 drivers
v0x55b5d31016f0_0 .net "reset", 0 0, v0x55b5d310c860_0;  alias, 1 drivers
S_0x55b5d3101860 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x55b5d30cb240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55b5d3122950 .functor BUFZ 32, L_0x55b5d3123560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b5d31239c0 .functor BUFZ 32, L_0x55b5d31237e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55b5d31025e0_2 .array/port v0x55b5d31025e0, 2;
L_0x55b5d3123ad0 .functor BUFZ 32, v0x55b5d31025e0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55b5d3101a90_0 .net *"_ivl_0", 31 0, L_0x55b5d3123560;  1 drivers
v0x55b5d3101b90_0 .net *"_ivl_10", 6 0, L_0x55b5d3123880;  1 drivers
L_0x7f7de4cb6a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b5d3101c70_0 .net *"_ivl_13", 1 0, L_0x7f7de4cb6a38;  1 drivers
v0x55b5d3101d30_0 .net *"_ivl_2", 6 0, L_0x55b5d3123600;  1 drivers
L_0x7f7de4cb69f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b5d3101e10_0 .net *"_ivl_5", 1 0, L_0x7f7de4cb69f0;  1 drivers
v0x55b5d3101f40_0 .net *"_ivl_8", 31 0, L_0x55b5d31237e0;  1 drivers
v0x55b5d3102020_0 .net "r_clk", 0 0, v0x55b5d310bfe0_0;  alias, 1 drivers
v0x55b5d31020c0_0 .net "r_clk_enable", 0 0, v0x55b5d310c080_0;  alias, 1 drivers
v0x55b5d3102180_0 .net "read_data1", 31 0, L_0x55b5d3122950;  alias, 1 drivers
v0x55b5d3102260_0 .net "read_data2", 31 0, L_0x55b5d31239c0;  alias, 1 drivers
v0x55b5d3102340_0 .net "read_reg1", 4 0, L_0x55b5d3121ba0;  alias, 1 drivers
v0x55b5d3102420_0 .net "read_reg2", 4 0, L_0x55b5d3121e00;  alias, 1 drivers
v0x55b5d3102500_0 .net "register_v0", 31 0, L_0x55b5d3123ad0;  alias, 1 drivers
v0x55b5d31025e0 .array "registers", 0 31, 31 0;
v0x55b5d3102bb0_0 .net "reset", 0 0, v0x55b5d310c860_0;  alias, 1 drivers
v0x55b5d3102c50_0 .net "write_control", 0 0, L_0x55b5d3122660;  alias, 1 drivers
v0x55b5d3102d10_0 .net "write_data", 31 0, L_0x55b5d31231c0;  alias, 1 drivers
v0x55b5d3102f00_0 .net "write_reg", 4 0, L_0x55b5d31224d0;  alias, 1 drivers
L_0x55b5d3123560 .array/port v0x55b5d31025e0, L_0x55b5d3123600;
L_0x55b5d3123600 .concat [ 5 2 0 0], L_0x55b5d3121ba0, L_0x7f7de4cb69f0;
L_0x55b5d31237e0 .array/port v0x55b5d31025e0, L_0x55b5d3123880;
L_0x55b5d3123880 .concat [ 5 2 0 0], L_0x55b5d3121e00, L_0x7f7de4cb6a38;
    .scope S_0x55b5d3101860;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b5d31025e0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55b5d3101860;
T_1 ;
    %wait E_0x55b5d3057280;
    %load/vec4 v0x55b5d3102bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55b5d31020c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55b5d3102c50_0;
    %load/vec4 v0x55b5d3102f00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55b5d3102d10_0;
    %load/vec4 v0x55b5d3102f00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5d31025e0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55b5d30dd5c0;
T_2 ;
    %wait E_0x55b5d30307b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b5d30fef80_0, 0, 1;
    %load/vec4 v0x55b5d30ff7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55b5d30ff040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x55b5d30ffb30_0;
    %ix/getv 4, v0x55b5d30ff990_0;
    %shiftl 4;
    %store/vec4 v0x55b5d30fffe0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x55b5d30ffb30_0;
    %ix/getv 4, v0x55b5d30ff990_0;
    %shiftr 4;
    %store/vec4 v0x55b5d30fffe0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x55b5d30ffb30_0;
    %ix/getv 4, v0x55b5d30ff990_0;
    %shiftr/s 4;
    %store/vec4 v0x55b5d30fffe0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x55b5d30ffb30_0;
    %load/vec4 v0x55b5d30ffe10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55b5d30fffe0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x55b5d30ffb30_0;
    %load/vec4 v0x55b5d30ffe10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55b5d30fffe0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x55b5d30ffb30_0;
    %load/vec4 v0x55b5d30ffe10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55b5d30fffe0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x55b5d30ffa70_0;
    %pad/s 64;
    %load/vec4 v0x55b5d30ffb30_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55b5d30ff530_0, 0, 64;
    %load/vec4 v0x55b5d30ff530_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55b5d30ff1b0_0, 0, 32;
    %load/vec4 v0x55b5d30ff530_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55b5d30ff370_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x55b5d30ffe10_0;
    %pad/u 64;
    %load/vec4 v0x55b5d30ffed0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55b5d30ff530_0, 0, 64;
    %load/vec4 v0x55b5d30ff530_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55b5d30ff1b0_0, 0, 32;
    %load/vec4 v0x55b5d30ff530_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55b5d30ff370_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x55b5d30ffa70_0;
    %load/vec4 v0x55b5d30ffb30_0;
    %mod/s;
    %store/vec4 v0x55b5d30ff1b0_0, 0, 32;
    %load/vec4 v0x55b5d30ffa70_0;
    %load/vec4 v0x55b5d30ffb30_0;
    %div/s;
    %store/vec4 v0x55b5d30ff370_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x55b5d30ffe10_0;
    %load/vec4 v0x55b5d30ffed0_0;
    %mod;
    %store/vec4 v0x55b5d30ff1b0_0, 0, 32;
    %load/vec4 v0x55b5d30ffe10_0;
    %load/vec4 v0x55b5d30ffed0_0;
    %div;
    %store/vec4 v0x55b5d30ff370_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x55b5d30ff610_0;
    %store/vec4 v0x55b5d30ff1b0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x55b5d30ff610_0;
    %store/vec4 v0x55b5d30ff370_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x55b5d30ffa70_0;
    %load/vec4 v0x55b5d30ffb30_0;
    %add;
    %store/vec4 v0x55b5d30fffe0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x55b5d30ffe10_0;
    %load/vec4 v0x55b5d30ffed0_0;
    %add;
    %store/vec4 v0x55b5d30fffe0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x55b5d30ffe10_0;
    %load/vec4 v0x55b5d30ffed0_0;
    %sub;
    %store/vec4 v0x55b5d30fffe0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x55b5d30ffe10_0;
    %load/vec4 v0x55b5d30ffed0_0;
    %and;
    %store/vec4 v0x55b5d30fffe0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x55b5d30ffe10_0;
    %load/vec4 v0x55b5d30ffed0_0;
    %or;
    %store/vec4 v0x55b5d30fffe0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x55b5d30ffe10_0;
    %load/vec4 v0x55b5d30ffed0_0;
    %xor;
    %store/vec4 v0x55b5d30fffe0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x55b5d30ffe10_0;
    %load/vec4 v0x55b5d30ffed0_0;
    %or;
    %inv;
    %store/vec4 v0x55b5d30fffe0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x55b5d30ffa70_0;
    %load/vec4 v0x55b5d30ffb30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x55b5d30fffe0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x55b5d30ffe10_0;
    %load/vec4 v0x55b5d30ffed0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x55b5d30fffe0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55b5d30feea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x55b5d30ffa70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b5d30fef80_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b5d30fef80_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x55b5d30ffa70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b5d30fef80_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b5d30fef80_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x55b5d30ffa70_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b5d30fef80_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b5d30fef80_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x55b5d30ffa70_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b5d30fef80_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b5d30fef80_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55b5d30ffa70_0;
    %load/vec4 v0x55b5d30ffb30_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b5d30fef80_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b5d30fef80_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55b5d30ffa70_0;
    %load/vec4 v0x55b5d30ff6f0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b5d30fef80_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b5d30fef80_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55b5d30ffa70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b5d30fef80_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b5d30fef80_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55b5d30ffa70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b5d30fef80_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b5d30fef80_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55b5d30ffa70_0;
    %load/vec4 v0x55b5d30ffbd0_0;
    %add;
    %store/vec4 v0x55b5d30fffe0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55b5d30ffe10_0;
    %load/vec4 v0x55b5d30ffbd0_0;
    %add;
    %store/vec4 v0x55b5d30fffe0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55b5d30ffa70_0;
    %load/vec4 v0x55b5d30ffbd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x55b5d30fffe0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55b5d30ffe10_0;
    %load/vec4 v0x55b5d30ffc90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x55b5d30fffe0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55b5d30ffe10_0;
    %load/vec4 v0x55b5d30ffd50_0;
    %and;
    %store/vec4 v0x55b5d30fffe0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55b5d30ffe10_0;
    %load/vec4 v0x55b5d30ffd50_0;
    %or;
    %store/vec4 v0x55b5d30fffe0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55b5d30ffe10_0;
    %load/vec4 v0x55b5d30ffd50_0;
    %xor;
    %store/vec4 v0x55b5d30fffe0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55b5d30ffd50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55b5d30fffe0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55b5d30ffa70_0;
    %load/vec4 v0x55b5d30ffbd0_0;
    %add;
    %store/vec4 v0x55b5d30ff450_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55b5d30ffa70_0;
    %load/vec4 v0x55b5d30ffbd0_0;
    %add;
    %store/vec4 v0x55b5d30ff450_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55b5d30ffa70_0;
    %load/vec4 v0x55b5d30ffbd0_0;
    %add;
    %store/vec4 v0x55b5d30ff450_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55b5d30ffa70_0;
    %load/vec4 v0x55b5d30ffbd0_0;
    %add;
    %store/vec4 v0x55b5d30ff450_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55b5d30ffa70_0;
    %load/vec4 v0x55b5d30ffbd0_0;
    %add;
    %store/vec4 v0x55b5d30ff450_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55b5d30ffa70_0;
    %load/vec4 v0x55b5d30ffbd0_0;
    %add;
    %store/vec4 v0x55b5d30ff450_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55b5d30ffa70_0;
    %load/vec4 v0x55b5d30ffbd0_0;
    %add;
    %store/vec4 v0x55b5d30ff450_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55b5d30ffa70_0;
    %load/vec4 v0x55b5d30ffbd0_0;
    %add;
    %store/vec4 v0x55b5d30ff450_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55b5d30fffe0_0;
    %store/vec4 v0x55b5d30ff8b0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55b5d3101020;
T_3 ;
    %wait E_0x55b5d3057280;
    %load/vec4 v0x55b5d31016f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b5d3101390_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55b5d3101600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55b5d3101470_0;
    %assign/vec4 v0x55b5d3101390_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55b5d3100890;
T_4 ;
    %wait E_0x55b5d3057280;
    %load/vec4 v0x55b5d3100ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b5d3100b40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55b5d3100dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55b5d3100c00_0;
    %assign/vec4 v0x55b5d3100b40_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55b5d3100210;
T_5 ;
    %wait E_0x55b5d3057280;
    %load/vec4 v0x55b5d31006e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55b5d3100480_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55b5d3100560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55b5d3100600_0;
    %assign/vec4 v0x55b5d3100480_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55b5d30cb240;
T_6 ;
    %wait E_0x55b5d3057280;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x55b5d310b9a0_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55b5d3109b30_0, v0x55b5d3108a30_0, v0x55b5d310b580_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55b5d310b270_0, v0x55b5d310b410_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55b5d310b1a0_0, v0x55b5d310b340_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55b5d310b640_0, v0x55b5d310bad0_0, v0x55b5d310b800_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55b5d310ae80_0, v0x55b5d310bc40_0, v0x55b5d310bba0_0, v0x55b5d3109f90_0, v0x55b5d3109800_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x55b5d3109150_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55b5d30cb240;
T_7 ;
    %wait E_0x55b5d3058d40;
    %load/vec4 v0x55b5d3108d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55b5d3109240_0;
    %load/vec4 v0x55b5d3108e90_0;
    %add;
    %store/vec4 v0x55b5d310af40_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55b5d3109bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55b5d3109240_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55b5d3109b30_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55b5d310af40_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55b5d3109c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55b5d310b1a0_0;
    %store/vec4 v0x55b5d310af40_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55b5d3109240_0;
    %store/vec4 v0x55b5d310af40_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55b5d30cb240;
T_8 ;
    %wait E_0x55b5d3057280;
    %load/vec4 v0x55b5d310b9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b5d31090b0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55b5d3109150_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55b5d31090b0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55b5d30caa40;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b5d310bfe0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55b5d310bfe0_0;
    %inv;
    %store/vec4 v0x55b5d310bfe0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55b5d30caa40;
T_10 ;
    %fork t_1, S_0x55b5d30cae10;
    %jmp t_0;
    .scope S_0x55b5d30cae10;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b5d310c860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b5d310c080_0, 0, 1;
    %wait E_0x55b5d3057280;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b5d310c860_0, 0, 1;
    %wait E_0x55b5d3057280;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55b5d30fde40_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55b5d310c300_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55b5d30fe110_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b5d30fe1f0_0, 0, 5;
    %load/vec4 v0x55b5d30fde40_0;
    %store/vec4 v0x55b5d30fe2d0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b5d30fdf00_0, 0, 16;
    %load/vec4 v0x55b5d30fe110_0;
    %load/vec4 v0x55b5d30fe1f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b5d30fe2d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b5d30fdf00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b5d30fdfe0_0, 0, 32;
    %load/vec4 v0x55b5d30fdfe0_0;
    %store/vec4 v0x55b5d310c6d0_0, 0, 32;
    %load/vec4 v0x55b5d310c300_0;
    %load/vec4 v0x55b5d30fde40_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55b5d310c300_0, 0, 32;
    %wait E_0x55b5d3057280;
    %delay 2, 0;
    %load/vec4 v0x55b5d310c3d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55b5d310c210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x55b5d30fde40_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55b5d30fde40_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55b5d30fde40_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x55b5d30fe110_0, 0, 6;
    %load/vec4 v0x55b5d30fde40_0;
    %store/vec4 v0x55b5d30fe1f0_0, 0, 5;
    %load/vec4 v0x55b5d30fde40_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55b5d30fe2d0_0, 0, 5;
    %load/vec4 v0x55b5d30fde40_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x55b5d30fdf00_0, 0, 16;
    %load/vec4 v0x55b5d30fe110_0;
    %load/vec4 v0x55b5d30fe1f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b5d30fe2d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b5d30fdf00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b5d30fdfe0_0, 0, 32;
    %load/vec4 v0x55b5d30fdfe0_0;
    %store/vec4 v0x55b5d310c6d0_0, 0, 32;
    %wait E_0x55b5d3057280;
    %delay 2, 0;
    %load/vec4 v0x55b5d30fde40_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55b5d30fde40_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55b5d30fde40_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55b5d30fe3b0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55b5d30fe110_0, 0, 6;
    %load/vec4 v0x55b5d30fde40_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55b5d30fe1f0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55b5d30fe2d0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b5d30fdf00_0, 0, 16;
    %load/vec4 v0x55b5d30fe110_0;
    %load/vec4 v0x55b5d30fe1f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b5d30fe2d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b5d30fdf00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b5d30fdfe0_0, 0, 32;
    %load/vec4 v0x55b5d30fdfe0_0;
    %store/vec4 v0x55b5d310c6d0_0, 0, 32;
    %wait E_0x55b5d3057280;
    %delay 2, 0;
    %load/vec4 v0x55b5d30fde40_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x55b5d30fe490_0, 0, 16;
    %load/vec4 v0x55b5d30fe490_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %load/vec4 v0x55b5d30fe490_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b5d30fdc60_0, 0, 32;
    %vpi_call/w 5 127 "$display", "%b", v0x55b5d30fdc60_0 {0 0 0};
    %load/vec4 v0x55b5d30fe3b0_0;
    %load/vec4 v0x55b5d30fde40_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55b5d30fe3b0_0, 0, 32;
    %load/vec4 v0x55b5d30fe3b0_0;
    %load/vec4 v0x55b5d30fdc60_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55b5d30fdd60_0, 0, 32;
    %load/vec4 v0x55b5d310c770_0;
    %load/vec4 v0x55b5d30fdd60_0;
    %cmp/e;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 5 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55b5d30fdd60_0, v0x55b5d310c770_0 {0 0 0};
T_10.13 ;
    %load/vec4 v0x55b5d30fde40_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55b5d30fde40_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55b5d30caa40;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/slti_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
