# To learn how to use the output of the declarations below, visit:
# https://github.com/dwhall/minisvd2nim/blob/main/README.md#how-to-access-the-device

import metagenerator

#!fmt: off
declarePeripheral(peripheralName = FPB, baseAddress = 0xE0002000'u32, peripheralDesc = "Flash Patch and Breakpoint")
declareRegister(peripheralName = FPB, registerName = FP_CIDR0, addressOffset = 0xFF0'u32, readAccess = true, writeAccess = false, registerDesc = "FP Component Identification Register 0 provides CoreSight discovery information for the FP")
declareField(peripheralName = FPB, registerName = FP_CIDR0, fieldName = PRMBL_0, bitOffset = 0, bitWidth = 8, readAccess = true, writeAccess = false, fieldDesc = "CoreSight component identification preamble")
declareRegister(peripheralName = FPB, registerName = FP_CIDR1, addressOffset = 0xFF4'u32, readAccess = true, writeAccess = false, registerDesc = "FP Component Identification Register 1 provides CoreSight discovery information for the FP")
declareField(peripheralName = FPB, registerName = FP_CIDR1, fieldName = CLASS, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "CoreSight component class. See the CoreSight Architecture Specification")
declareField(peripheralName = FPB, registerName = FP_CIDR1, fieldName = PRMBL_1, bitOffset = 0, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "CoreSight component identification preamble")
declareRegister(peripheralName = FPB, registerName = FP_CIDR2, addressOffset = 0xFF8'u32, readAccess = true, writeAccess = false, registerDesc = "FP Component Identification Register 2 provides CoreSight discovery information for the FP")
declareField(peripheralName = FPB, registerName = FP_CIDR2, fieldName = PRMBL_2, bitOffset = 0, bitWidth = 8, readAccess = true, writeAccess = false, fieldDesc = "CoreSight component identification preamble")
declareRegister(peripheralName = FPB, registerName = FP_CIDR3, addressOffset = 0xFFC'u32, readAccess = true, writeAccess = false, registerDesc = "FP Component Identification Register 3 provides CoreSight discovery information for the FP")
declareField(peripheralName = FPB, registerName = FP_CIDR3, fieldName = PRMBL_3, bitOffset = 0, bitWidth = 8, readAccess = true, writeAccess = false, fieldDesc = "CoreSight component identification preamble")
declareDimRegister(peripheralName = FPB, registerName = FP_COMP, addressOffset = 0x00000008'u32, dim = 141, dimIncrement = 4, readAccess = true, writeAccess = true, registerDesc = "Flash Patch Comparator Register holds an address for comparison with addresses in the Code memory region")
declareField(peripheralName = FPB, registerName = FP_COMP, fieldName = BPADDR, bitOffset = 1, bitWidth = 31, readAccess = true, writeAccess = true, fieldDesc = "Breakpoint address. Specifies bits[31:1] of the breakpoint instruction address")
declareField(peripheralName = FPB, registerName = FP_COMP, fieldName = FE, bitOffset = 31, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Flash Patch enable. Specifies if Flash Patch enabled")
declareField(peripheralName = FPB, registerName = FP_COMP, fieldName = FPADDR, bitOffset = 2, bitWidth = 27, readAccess = true, writeAccess = true, fieldDesc = "Flash Patch address. Specifies bits[28:2] of the Flash Patch address")
declareField(peripheralName = FPB, registerName = FP_COMP, fieldName = BE, bitOffset = 0, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Breakpoint enable. Selects between Flash Patch and breakpoint functionality")
declareRegister(peripheralName = FPB, registerName = FP_CTRL, addressOffset = 0x0'u32, readAccess = true, writeAccess = true, registerDesc = "Flash Patch Control Register provides FPB implementation information, and the global enable for the FPB unit")
declareField(peripheralName = FPB, registerName = FP_CTRL, fieldName = REV, bitOffset = 28, bitWidth = 4, readAccess = true, writeAccess = true, fieldDesc = "Revision. Flash Patch and Breakpoint Unit architecture revision")
declareField(peripheralName = FPB, registerName = FP_CTRL, fieldName = NUM_CODE, bitOffset = 0, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Number of implemented code comparators")
declareField(peripheralName = FPB, registerName = FP_CTRL, fieldName = NUM_LIT, bitOffset = 8, bitWidth = 4, readAccess = true, writeAccess = true, fieldDesc = "Number of literal comparators. Indicates the number of implemented literal address comparators")
declareField(peripheralName = FPB, registerName = FP_CTRL, fieldName = KEY, bitOffset = 1, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "FP_CTRL write-enable key")
declareField(peripheralName = FPB, registerName = FP_CTRL, fieldName = ENABLE, bitOffset = 0, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Flash Patch global enable. Enables the FPB")
declareRegister(peripheralName = FPB, registerName = FP_DEVARCH, addressOffset = 0xFBC'u32, readAccess = true, writeAccess = false, registerDesc = "FPB Device Architecture Register provides CoreSight discovery information for the FPB")
declareField(peripheralName = FPB, registerName = FP_DEVARCH, fieldName = ARCHITECT, bitOffset = 21, bitWidth = 11, readAccess = true, writeAccess = false, fieldDesc = "Architect. Defines the architect of the component")
declareField(peripheralName = FPB, registerName = FP_DEVARCH, fieldName = PRESENT, bitOffset = 20, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "DEVARCH Present. Defines that the DEVARCH register is present")
declareField(peripheralName = FPB, registerName = FP_DEVARCH, fieldName = REVISION, bitOffset = 16, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Revision. Defines the architecture revision of the component")
declareField(peripheralName = FPB, registerName = FP_DEVARCH, fieldName = ARCHVER, bitOffset = 12, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Architecture Version. Defines the architecture version of the component")
declareField(peripheralName = FPB, registerName = FP_DEVARCH, fieldName = ARCHPART, bitOffset = 0, bitWidth = 12, readAccess = true, writeAccess = false, fieldDesc = "Architecture Part. Defines the architecture of the component")
declareRegister(peripheralName = FPB, registerName = FP_DEVTYPE, addressOffset = 0xFCC'u32, readAccess = true, writeAccess = false, registerDesc = "FPB Device Type Register provides CoreSight discovery information for the FPB")
declareField(peripheralName = FPB, registerName = FP_DEVTYPE, fieldName = SUB, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Subtype. Component subtype")
declareField(peripheralName = FPB, registerName = FP_DEVTYPE, fieldName = MAJOR, bitOffset = 0, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Major type. Component major type")
declareRegister(peripheralName = FPB, registerName = FP_LAR, addressOffset = 0xFB0'u32, readAccess = false, writeAccess = true, registerDesc = "FPB Software Lock Access Register provides CoreSight Software Lock control for the FPB, see the CoreSight Architecture Specification for details")
declareField(peripheralName = FPB, registerName = FP_LAR, fieldName = KEY, bitOffset = 0, bitWidth = 32, readAccess = false, writeAccess = true, fieldDesc = "Lock Access control")
declareRegister(peripheralName = FPB, registerName = FP_LSR, addressOffset = 0xFB4'u32, readAccess = true, writeAccess = false, registerDesc = "FPB Software Lock Status Register provides CoreSight Software Lock status information for the FPB, see the CoreSight Architecture Specification for details")
declareField(peripheralName = FPB, registerName = FP_LSR, fieldName = nTT, bitOffset = 2, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "Not thirty-two bit. See the CoreSight Architecture Specification")
declareField(peripheralName = FPB, registerName = FP_LSR, fieldName = SLK, bitOffset = 1, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "Software Lock status. See the CoreSight Architecture Specification")
declareField(peripheralName = FPB, registerName = FP_LSR, fieldName = SLI, bitOffset = 0, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "Software Lock implemented. See the CoreSight Architecture Specification")
declareRegister(peripheralName = FPB, registerName = FP_PIDR0, addressOffset = 0xFE0'u32, readAccess = true, writeAccess = false, registerDesc = "FP Peripheral Identification Register 0 provides CoreSight discovery information for the FP")
declareField(peripheralName = FPB, registerName = FP_PIDR0, fieldName = PART_0, bitOffset = 0, bitWidth = 8, readAccess = true, writeAccess = false, fieldDesc = "Part number bits [7:0]. See the CoreSight Architecture Specification")
declareRegister(peripheralName = FPB, registerName = FP_PIDR1, addressOffset = 0xFE4'u32, readAccess = true, writeAccess = false, registerDesc = "FP Peripheral Identification Register 1 provides CoreSight discovery information for the FP")
declareField(peripheralName = FPB, registerName = FP_PIDR1, fieldName = DES_0, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "JEP106 identification code bits [3:0]. See the CoreSight Architecture Specification")
declareField(peripheralName = FPB, registerName = FP_PIDR1, fieldName = PART_1, bitOffset = 0, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Part number bits [11:8]. See the CoreSight Architecture Specification")
declareRegister(peripheralName = FPB, registerName = FP_PIDR2, addressOffset = 0xFE8'u32, readAccess = true, writeAccess = false, registerDesc = "FP Peripheral Identification Register 2 provides CoreSight discovery information for the FP")
declareField(peripheralName = FPB, registerName = FP_PIDR2, fieldName = REVISION, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Component revision. See the CoreSight Architecture Specification")
declareField(peripheralName = FPB, registerName = FP_PIDR2, fieldName = JEDEC, bitOffset = 3, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "JEDEC assignee value is used. See the CoreSight Architecture Specification")
declareField(peripheralName = FPB, registerName = FP_PIDR2, fieldName = DES_1, bitOffset = 0, bitWidth = 3, readAccess = true, writeAccess = false, fieldDesc = "JEP106 identification code bits [6:4]. See the CoreSight Architecture Specification")
declareRegister(peripheralName = FPB, registerName = FP_PIDR3, addressOffset = 0xFEC'u32, readAccess = true, writeAccess = false, registerDesc = "FP Peripheral Identification Register 3 provides CoreSight discovery information for the FP")
declareField(peripheralName = FPB, registerName = FP_PIDR3, fieldName = REVAND, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "RevAnd. See the CoreSight Architecture Specification")
declareField(peripheralName = FPB, registerName = FP_PIDR3, fieldName = CMOD, bitOffset = 0, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Customer Modified. See the CoreSight Architecture Specification")
declareRegister(peripheralName = FPB, registerName = FP_PIDR4, addressOffset = 0xFD0'u32, readAccess = true, writeAccess = false, registerDesc = "FP Peripheral Identification Register 4 provides CoreSight discovery information for the FP")
declareField(peripheralName = FPB, registerName = FP_PIDR4, fieldName = SIZE, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "4KB count. See the CoreSight Architecture Specification")
declareField(peripheralName = FPB, registerName = FP_PIDR4, fieldName = DES_2, bitOffset = 0, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "JEP106 continuation code. See the CoreSight Architecture Specification")
declareRegister(peripheralName = FPB, registerName = FP_PIDR5, addressOffset = 0xFD4'u32, readAccess = true, writeAccess = false, registerDesc = "FP Peripheral Identification Register 5 provides CoreSight discovery information for the FP")
declareRegister(peripheralName = FPB, registerName = FP_PIDR6, addressOffset = 0xFD8'u32, readAccess = true, writeAccess = false, registerDesc = "FP Peripheral Identification Register 6 provides CoreSight discovery information for the FP")
declareRegister(peripheralName = FPB, registerName = FP_PIDR7, addressOffset = 0xFDC'u32, readAccess = true, writeAccess = false, registerDesc = "FP Peripheral Identification Register 7 provides CoreSight discovery information for the FP")
declareRegister(peripheralName = FPB, registerName = FP_REMAP, addressOffset = 0x4'u32, readAccess = true, writeAccess = false, registerDesc = "Flash Patch Remap Register indicates whether the implementation supports Flash Patch remap and, if it does, holds the target address for remap")
declareField(peripheralName = FPB, registerName = FP_REMAP, fieldName = RMPSPT, bitOffset = 29, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "Remap supported. Indicates whether the FPB unit supports the Flash Patch remap function")
declareField(peripheralName = FPB, registerName = FP_REMAP, fieldName = REMAP, bitOffset = 5, bitWidth = 24, readAccess = true, writeAccess = false, fieldDesc = "Remap address. Holds the bits[28:5] of the Flash Patch remap address")
