

================================================================
== Vivado HLS Report for 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s'
================================================================
* Date:           Fri Aug  5 17:06:38 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.542 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      363|      363| 1.815 us | 1.815 us |  363|  363|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       96|       96|         3|          -|          -|    32|    no    |
        |- Loop 2     |      132|      132|        66|          -|          -|     2|    no    |
        | + Loop 2.1  |       64|       64|         2|          -|          -|    32|    no    |
        |- Loop 3     |      132|      132|        66|          -|          -|     2|    no    |
        | + Loop 3.1  |       64|       64|         2|          -|          -|    32|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 8 
6 --> 7 5 
7 --> 6 
8 --> 9 
9 --> 10 8 
10 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmpinput_V = alloca [64 x i16], align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:148]   --->   Operation 11 'alloca' 'tmpinput_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 12 [1/1] (0.83ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_conv2d_stream.h:151]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 1.11>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i0_0 = phi i6 [ %i0, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 13 'phi' 'i0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.84ns)   --->   "%icmp_ln151 = icmp eq i6 %i0_0, -32" [firmware/nnet_utils/nnet_conv2d_stream.h:151]   --->   Operation 14 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.11ns)   --->   "%i0 = add i6 %i0_0, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:151]   --->   Operation 16 'add' 'i0' <Predicate = true> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln151, label %.preheader5.i.0.preheader, label %0" [firmware/nnet_utils/nnet_conv2d_stream.h:151]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i6 %i0_0 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 18 'zext' 'zext_ln153' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmpinput_V_addr_4 = getelementptr [64 x i16]* %tmpinput_V, i64 0, i64 %zext_ln153" [firmware/nnet_utils/nnet_conv2d_stream.h:158]   --->   Operation 19 'getelementptr' 'tmpinput_V_addr_4' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [32 x i16]* %data_V, i64 0, i64 %zext_ln153" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 20 'getelementptr' 'data_V_addr' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.69ns)   --->   "%data_V_load = load i16* %data_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 21 'load' 'data_V_load' <Predicate = (!icmp_ln151)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 22 [1/1] (0.83ns)   --->   "br label %.preheader5.i.0" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 22 'br' <Predicate = (icmp_ln151)> <Delay = 0.83>

State 3 <SV = 2> <Delay = 2.46>
ST_3 : Operation 23 [1/1] (0.50ns)   --->   "%xor_ln203 = xor i6 %i0_0, -32" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 23 'xor' 'xor_ln203' <Predicate = true> <Delay = 0.50> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i6 %xor_ln203 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 24 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmpinput_V_addr = getelementptr [64 x i16]* %tmpinput_V, i64 0, i64 %zext_ln203" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 25 'getelementptr' 'tmpinput_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.69ns)   --->   "%data_V_load = load i16* %data_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 26 'load' 'data_V_load' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 27 [1/1] (1.77ns)   --->   "store i16 %data_V_load, i16* %tmpinput_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 27 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i6 %i0_0 to i5" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 28 'trunc' 'trunc_ln114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.81ns)   --->   "switch i5 %trunc_ln114, label %branch31 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
    i5 -8, label %branch24
    i5 -7, label %branch25
    i5 -6, label %branch26
    i5 -5, label %branch27
    i5 -4, label %branch28
    i5 -3, label %branch29
    i5 -2, label %branch30
  ]" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 29 'switch' <Predicate = true> <Delay = 0.81>
ST_3 : Operation 30 [1/1] (0.57ns)   --->   "%DataOut_V_94 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_30, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 30 'memshiftread' 'DataOut_V_94' <Predicate = (trunc_ln114 == 30)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 31 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 31 'br' <Predicate = (trunc_ln114 == 30)> <Delay = 1.81>
ST_3 : Operation 32 [1/1] (0.57ns)   --->   "%DataOut_V_93 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_29, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 32 'memshiftread' 'DataOut_V_93' <Predicate = (trunc_ln114 == 29)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 33 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 33 'br' <Predicate = (trunc_ln114 == 29)> <Delay = 1.81>
ST_3 : Operation 34 [1/1] (0.57ns)   --->   "%DataOut_V_92 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_28, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 34 'memshiftread' 'DataOut_V_92' <Predicate = (trunc_ln114 == 28)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 35 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 35 'br' <Predicate = (trunc_ln114 == 28)> <Delay = 1.81>
ST_3 : Operation 36 [1/1] (0.57ns)   --->   "%DataOut_V_91 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_27, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 36 'memshiftread' 'DataOut_V_91' <Predicate = (trunc_ln114 == 27)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 37 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 37 'br' <Predicate = (trunc_ln114 == 27)> <Delay = 1.81>
ST_3 : Operation 38 [1/1] (0.57ns)   --->   "%DataOut_V_90 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_26, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 38 'memshiftread' 'DataOut_V_90' <Predicate = (trunc_ln114 == 26)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 39 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 39 'br' <Predicate = (trunc_ln114 == 26)> <Delay = 1.81>
ST_3 : Operation 40 [1/1] (0.57ns)   --->   "%DataOut_V_89 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_25, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 40 'memshiftread' 'DataOut_V_89' <Predicate = (trunc_ln114 == 25)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 41 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 41 'br' <Predicate = (trunc_ln114 == 25)> <Delay = 1.81>
ST_3 : Operation 42 [1/1] (0.57ns)   --->   "%DataOut_V_88 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_24, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 42 'memshiftread' 'DataOut_V_88' <Predicate = (trunc_ln114 == 24)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 43 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 43 'br' <Predicate = (trunc_ln114 == 24)> <Delay = 1.81>
ST_3 : Operation 44 [1/1] (0.57ns)   --->   "%DataOut_V_87 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_23, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 44 'memshiftread' 'DataOut_V_87' <Predicate = (trunc_ln114 == 23)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 45 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 45 'br' <Predicate = (trunc_ln114 == 23)> <Delay = 1.81>
ST_3 : Operation 46 [1/1] (0.57ns)   --->   "%DataOut_V_86 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_22, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 46 'memshiftread' 'DataOut_V_86' <Predicate = (trunc_ln114 == 22)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 47 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 47 'br' <Predicate = (trunc_ln114 == 22)> <Delay = 1.81>
ST_3 : Operation 48 [1/1] (0.57ns)   --->   "%DataOut_V_85 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_21, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 48 'memshiftread' 'DataOut_V_85' <Predicate = (trunc_ln114 == 21)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 49 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 49 'br' <Predicate = (trunc_ln114 == 21)> <Delay = 1.81>
ST_3 : Operation 50 [1/1] (0.57ns)   --->   "%DataOut_V_84 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_20, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 50 'memshiftread' 'DataOut_V_84' <Predicate = (trunc_ln114 == 20)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 51 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 51 'br' <Predicate = (trunc_ln114 == 20)> <Delay = 1.81>
ST_3 : Operation 52 [1/1] (0.57ns)   --->   "%DataOut_V_83 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_19, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 52 'memshiftread' 'DataOut_V_83' <Predicate = (trunc_ln114 == 19)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 53 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 53 'br' <Predicate = (trunc_ln114 == 19)> <Delay = 1.81>
ST_3 : Operation 54 [1/1] (0.57ns)   --->   "%DataOut_V_82 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_18, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 54 'memshiftread' 'DataOut_V_82' <Predicate = (trunc_ln114 == 18)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 55 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 55 'br' <Predicate = (trunc_ln114 == 18)> <Delay = 1.81>
ST_3 : Operation 56 [1/1] (0.57ns)   --->   "%DataOut_V_81 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_17, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 56 'memshiftread' 'DataOut_V_81' <Predicate = (trunc_ln114 == 17)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 57 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 57 'br' <Predicate = (trunc_ln114 == 17)> <Delay = 1.81>
ST_3 : Operation 58 [1/1] (0.57ns)   --->   "%DataOut_V_80 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_16, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 58 'memshiftread' 'DataOut_V_80' <Predicate = (trunc_ln114 == 16)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 59 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 59 'br' <Predicate = (trunc_ln114 == 16)> <Delay = 1.81>
ST_3 : Operation 60 [1/1] (0.57ns)   --->   "%DataOut_V_79 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_15, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 60 'memshiftread' 'DataOut_V_79' <Predicate = (trunc_ln114 == 15)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 61 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 61 'br' <Predicate = (trunc_ln114 == 15)> <Delay = 1.81>
ST_3 : Operation 62 [1/1] (0.57ns)   --->   "%DataOut_V_78 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_14, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 62 'memshiftread' 'DataOut_V_78' <Predicate = (trunc_ln114 == 14)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 63 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 63 'br' <Predicate = (trunc_ln114 == 14)> <Delay = 1.81>
ST_3 : Operation 64 [1/1] (0.57ns)   --->   "%DataOut_V_77 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_13, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 64 'memshiftread' 'DataOut_V_77' <Predicate = (trunc_ln114 == 13)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 65 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 65 'br' <Predicate = (trunc_ln114 == 13)> <Delay = 1.81>
ST_3 : Operation 66 [1/1] (0.57ns)   --->   "%DataOut_V_76 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_12, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 66 'memshiftread' 'DataOut_V_76' <Predicate = (trunc_ln114 == 12)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 67 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 67 'br' <Predicate = (trunc_ln114 == 12)> <Delay = 1.81>
ST_3 : Operation 68 [1/1] (0.57ns)   --->   "%DataOut_V_75 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_11, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 68 'memshiftread' 'DataOut_V_75' <Predicate = (trunc_ln114 == 11)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 69 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 69 'br' <Predicate = (trunc_ln114 == 11)> <Delay = 1.81>
ST_3 : Operation 70 [1/1] (0.57ns)   --->   "%DataOut_V_74 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_10, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 70 'memshiftread' 'DataOut_V_74' <Predicate = (trunc_ln114 == 10)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 71 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 71 'br' <Predicate = (trunc_ln114 == 10)> <Delay = 1.81>
ST_3 : Operation 72 [1/1] (0.57ns)   --->   "%DataOut_V_73 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_9, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 72 'memshiftread' 'DataOut_V_73' <Predicate = (trunc_ln114 == 9)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 73 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 73 'br' <Predicate = (trunc_ln114 == 9)> <Delay = 1.81>
ST_3 : Operation 74 [1/1] (0.57ns)   --->   "%DataOut_V_72 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_8, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 74 'memshiftread' 'DataOut_V_72' <Predicate = (trunc_ln114 == 8)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 75 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 75 'br' <Predicate = (trunc_ln114 == 8)> <Delay = 1.81>
ST_3 : Operation 76 [1/1] (0.57ns)   --->   "%DataOut_V_71 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_7, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 76 'memshiftread' 'DataOut_V_71' <Predicate = (trunc_ln114 == 7)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 77 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 77 'br' <Predicate = (trunc_ln114 == 7)> <Delay = 1.81>
ST_3 : Operation 78 [1/1] (0.57ns)   --->   "%DataOut_V_70 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_6, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 78 'memshiftread' 'DataOut_V_70' <Predicate = (trunc_ln114 == 6)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 79 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 79 'br' <Predicate = (trunc_ln114 == 6)> <Delay = 1.81>
ST_3 : Operation 80 [1/1] (0.57ns)   --->   "%DataOut_V_69 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_5, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 80 'memshiftread' 'DataOut_V_69' <Predicate = (trunc_ln114 == 5)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 81 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 81 'br' <Predicate = (trunc_ln114 == 5)> <Delay = 1.81>
ST_3 : Operation 82 [1/1] (0.57ns)   --->   "%DataOut_V_68 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_4, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 82 'memshiftread' 'DataOut_V_68' <Predicate = (trunc_ln114 == 4)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 83 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 83 'br' <Predicate = (trunc_ln114 == 4)> <Delay = 1.81>
ST_3 : Operation 84 [1/1] (0.57ns)   --->   "%DataOut_V_67 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_3, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 84 'memshiftread' 'DataOut_V_67' <Predicate = (trunc_ln114 == 3)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 85 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 85 'br' <Predicate = (trunc_ln114 == 3)> <Delay = 1.81>
ST_3 : Operation 86 [1/1] (0.57ns)   --->   "%DataOut_V_66 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_2, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 86 'memshiftread' 'DataOut_V_66' <Predicate = (trunc_ln114 == 2)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 87 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 87 'br' <Predicate = (trunc_ln114 == 2)> <Delay = 1.81>
ST_3 : Operation 88 [1/1] (0.57ns)   --->   "%DataOut_V_65 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_1, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 88 'memshiftread' 'DataOut_V_65' <Predicate = (trunc_ln114 == 1)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 89 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 89 'br' <Predicate = (trunc_ln114 == 1)> <Delay = 1.81>
ST_3 : Operation 90 [1/1] (0.57ns)   --->   "%DataOut_V_64 = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_0, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 90 'memshiftread' 'DataOut_V_64' <Predicate = (trunc_ln114 == 0)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 91 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 91 'br' <Predicate = (trunc_ln114 == 0)> <Delay = 1.81>
ST_3 : Operation 92 [1/1] (0.57ns)   --->   "%DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[30 x i16]P"(i16* getelementptr inbounds ([30 x i16]* @layer_in_row_Array_V_5_0_31, i64 0, i64 29), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 92 'memshiftread' 'DataOut_V' <Predicate = (trunc_ln114 == 31)> <Delay = 0.57> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 30> <ShiftMem>
ST_3 : Operation 93 [1/1] (1.81ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 93 'br' <Predicate = (trunc_ln114 == 31)> <Delay = 1.81>

State 4 <SV = 3> <Delay = 1.77>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%DataOut_V_0 = phi i16 [ %DataOut_V, %branch31 ], [ %DataOut_V_94, %branch30 ], [ %DataOut_V_93, %branch29 ], [ %DataOut_V_92, %branch28 ], [ %DataOut_V_91, %branch27 ], [ %DataOut_V_90, %branch26 ], [ %DataOut_V_89, %branch25 ], [ %DataOut_V_88, %branch24 ], [ %DataOut_V_87, %branch23 ], [ %DataOut_V_86, %branch22 ], [ %DataOut_V_85, %branch21 ], [ %DataOut_V_84, %branch20 ], [ %DataOut_V_83, %branch19 ], [ %DataOut_V_82, %branch18 ], [ %DataOut_V_81, %branch17 ], [ %DataOut_V_80, %branch16 ], [ %DataOut_V_79, %branch15 ], [ %DataOut_V_78, %branch14 ], [ %DataOut_V_77, %branch13 ], [ %DataOut_V_76, %branch12 ], [ %DataOut_V_75, %branch11 ], [ %DataOut_V_74, %branch10 ], [ %DataOut_V_73, %branch9 ], [ %DataOut_V_72, %branch8 ], [ %DataOut_V_71, %branch7 ], [ %DataOut_V_70, %branch6 ], [ %DataOut_V_69, %branch5 ], [ %DataOut_V_68, %branch4 ], [ %DataOut_V_67, %branch3 ], [ %DataOut_V_66, %branch2 ], [ %DataOut_V_65, %branch1 ], [ %DataOut_V_64, %branch0 ]"   --->   Operation 94 'phi' 'DataOut_V_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (1.77ns)   --->   "store i16 %DataOut_V_0, i16* %tmpinput_V_addr_4, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:158]   --->   Operation 95 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_conv2d_stream.h:151]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.83>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%i1_0_i_0 = phi i2 [ %add_ln124, %.preheader5.i.0.loopexit ], [ 0, %.preheader5.i.0.preheader ]" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 97 'phi' 'i1_0_i_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.53ns)   --->   "%icmp_ln124 = icmp eq i2 %i1_0_i_0, -2" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 98 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 99 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.72ns)   --->   "%add_ln124 = add i2 %i1_0_i_0, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 100 'add' 'add_ln124' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %.preheader21.preheader, label %.preheader4.preheader.i.0" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i2 %i1_0_i_0 to i1" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 102 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 %trunc_ln126, i6 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 103 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln126 = or i7 %shl_ln, 32" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 104 'or' 'or_ln126' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln126_7 = zext i7 %or_ln126 to i8" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 105 'zext' 'zext_ln126_7' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.83ns)   --->   "br label %.preheader4.i.0" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 106 'br' <Predicate = (!icmp_ln124)> <Delay = 0.83>
ST_5 : Operation 107 [1/1] (0.83ns)   --->   "br label %.preheader21" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 107 'br' <Predicate = (icmp_ln124)> <Delay = 0.83>

State 6 <SV = 3> <Delay = 2.97>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%i2_0_i_0 = phi i6 [ %add_ln125, %2 ], [ 0, %.preheader4.preheader.i.0 ]" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 108 'phi' 'i2_0_i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i6 %i2_0_i_0 to i8" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 109 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.84ns)   --->   "%icmp_ln125 = icmp eq i6 %i2_0_i_0, -32" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 110 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 111 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (1.11ns)   --->   "%add_ln125 = add i6 %i2_0_i_0, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 112 'add' 'add_ln125' <Predicate = true> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %.preheader5.i.0.loopexit, label %2" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (1.20ns)   --->   "%add_ln126 = add i8 %zext_ln126_7, %zext_ln125" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 114 'add' 'add_ln126' <Predicate = (!icmp_ln125)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln126_2 = zext i8 %add_ln126 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 115 'zext' 'zext_ln126_2' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [128 x i16]* %output_V, i64 0, i64 %zext_ln126_2" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 116 'getelementptr' 'output_V_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_6 : Operation 117 [2/2] (1.77ns)   --->   "%output_V_load = load i16* %output_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 117 'load' 'output_V_load' <Predicate = (!icmp_ln125)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "br label %.preheader5.i.0"   --->   Operation 118 'br' <Predicate = (icmp_ln125)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 3.54>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln126_1 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 %trunc_ln126, i6 %i2_0_i_0)" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 119 'bitconcatenate' 'or_ln126_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i7 %or_ln126_1 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 120 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/2] (1.77ns)   --->   "%output_V_load = load i16* %output_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 121 'load' 'output_V_load' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%output_V_addr_3 = getelementptr [128 x i16]* %output_V, i64 0, i64 %zext_ln126" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 122 'getelementptr' 'output_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (1.77ns)   --->   "store i16 %output_V_load, i16* %output_V_addr_3, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 123 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "br label %.preheader4.i.0" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.83>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%i11_0_i = phi i2 [ %i1, %.preheader21.loopexit ], [ 0, %.preheader21.preheader ]"   --->   Operation 125 'phi' 'i11_0_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.53ns)   --->   "%icmp_ln131 = icmp eq i2 %i11_0_i, -2" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 126 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 127 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.72ns)   --->   "%i1 = add i2 %i11_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 128 'add' 'i1' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %icmp_ln131, label %"shift_right_small<ap_fixed<16, 4, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>.exit", label %.preheader.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i2 %i11_0_i to i1" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 130 'trunc' 'trunc_ln134' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln2 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 %trunc_ln134, i6 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 131 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%or_ln134 = or i7 %shl_ln2, 32" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 132 'or' 'or_ln134' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln134_3 = zext i7 %or_ln134 to i8" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 133 'zext' 'zext_ln134_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %i11_0_i, i5 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 134 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i7 %tmp_7 to i8" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 135 'zext' 'zext_ln133_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.83ns)   --->   "br label %.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 136 'br' <Predicate = (!icmp_ln131)> <Delay = 0.83>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:162]   --->   Operation 137 'ret' <Predicate = (icmp_ln131)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 2.97>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%i22_0_i = phi i6 [ %i2, %3 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 138 'phi' 'i22_0_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i6 %i22_0_i to i8" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 139 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.84ns)   --->   "%icmp_ln133 = icmp eq i6 %i22_0_i, -32" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 140 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 141 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (1.11ns)   --->   "%i2 = add i6 %i22_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 142 'add' 'i2' <Predicate = true> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %icmp_ln133, label %.preheader21.loopexit, label %3" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (1.20ns)   --->   "%add_ln134 = add i8 %zext_ln133, %zext_ln134_3" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 144 'add' 'add_ln134' <Predicate = (!icmp_ln133)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (1.20ns)   --->   "%add_ln203 = add i8 %zext_ln133_1, %zext_ln133" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 145 'add' 'add_ln203' <Predicate = (!icmp_ln133)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i8 %add_ln203 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 146 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%tmpinput_V_addr_5 = getelementptr [64 x i16]* %tmpinput_V, i64 0, i64 %zext_ln203_5" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 147 'getelementptr' 'tmpinput_V_addr_5' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_9 : Operation 148 [2/2] (1.77ns)   --->   "%tmpinput_V_load = load i16* %tmpinput_V_addr_5, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 148 'load' 'tmpinput_V_load' <Predicate = (!icmp_ln133)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "br label %.preheader21"   --->   Operation 149 'br' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 3.54>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i8 %add_ln134 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 150 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/2] (1.77ns)   --->   "%tmpinput_V_load = load i16* %tmpinput_V_addr_5, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 151 'load' 'tmpinput_V_load' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%output_V_addr11 = getelementptr [128 x i16]* %output_V, i64 0, i64 %zext_ln134" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 152 'getelementptr' 'output_V_addr11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (1.77ns)   --->   "store i16 %tmpinput_V_load, i16* %output_V_addr11, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 153 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "br label %.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.835ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i0') with incoming values : ('i0', firmware/nnet_utils/nnet_conv2d_stream.h:151) [6]  (0.835 ns)

 <State 2>: 1.12ns
The critical path consists of the following:
	'phi' operation ('i0') with incoming values : ('i0', firmware/nnet_utils/nnet_conv2d_stream.h:151) [6]  (0 ns)
	'add' operation ('i0', firmware/nnet_utils/nnet_conv2d_stream.h:151) [9]  (1.12 ns)

 <State 3>: 2.47ns
The critical path consists of the following:
	'load' operation ('DataIn.V', firmware/nnet_utils/nnet_conv2d_stream.h:153) on array 'data_V' [18]  (0.698 ns)
	'store' operation ('store_ln153', firmware/nnet_utils/nnet_conv2d_stream.h:153) of variable 'DataIn.V', firmware/nnet_utils/nnet_conv2d_stream.h:153 on array 'tmpinput.V', firmware/nnet_utils/nnet_conv2d_stream.h:148 [19]  (1.77 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	'phi' operation ('DataOut.V') with incoming values : ('DataOut.V', firmware/nnet_utils/nnet_conv2d_stream.h:157) [119]  (0 ns)
	'store' operation ('store_ln158', firmware/nnet_utils/nnet_conv2d_stream.h:158) of variable 'DataOut.V' on array 'tmpinput.V', firmware/nnet_utils/nnet_conv2d_stream.h:148 [120]  (1.77 ns)

 <State 5>: 0.835ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i2_0_i_0', firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:161) with incoming values : ('add_ln125', firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:161) [137]  (0.835 ns)

 <State 6>: 2.97ns
The critical path consists of the following:
	'phi' operation ('i2_0_i_0', firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:161) with incoming values : ('add_ln125', firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:161) [137]  (0 ns)
	'add' operation ('add_ln126', firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161) [146]  (1.2 ns)
	'getelementptr' operation ('output_V_addr', firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161) [148]  (0 ns)
	'load' operation ('output_V_load', firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161) on array 'output_V' [149]  (1.77 ns)

 <State 7>: 3.54ns
The critical path consists of the following:
	'load' operation ('output_V_load', firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161) on array 'output_V' [149]  (1.77 ns)
	'store' operation ('store_ln126', firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161) of variable 'output_V_load', firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161 on array 'output_V' [151]  (1.77 ns)

 <State 8>: 0.835ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i2') with incoming values : ('i2', firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:161) [172]  (0.835 ns)

 <State 9>: 2.97ns
The critical path consists of the following:
	'phi' operation ('i2') with incoming values : ('i2', firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:161) [172]  (0 ns)
	'add' operation ('add_ln203', firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161) [181]  (1.2 ns)
	'getelementptr' operation ('tmpinput_V_addr_5', firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161) [183]  (0 ns)
	'load' operation ('tmpinput_V_load', firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161) on array 'tmpinput.V', firmware/nnet_utils/nnet_conv2d_stream.h:148 [184]  (1.77 ns)

 <State 10>: 3.54ns
The critical path consists of the following:
	'load' operation ('tmpinput_V_load', firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161) on array 'tmpinput.V', firmware/nnet_utils/nnet_conv2d_stream.h:148 [184]  (1.77 ns)
	'store' operation ('store_ln134', firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161) of variable 'tmpinput_V_load', firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161 on array 'output_V' [186]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
