# SystemVerilog-UART
A simple UART implementation using SystemVerilog for design and UVM for verification
![UART](https://github.com/user-attachments/assets/b13ee854-a8ad-4fc6-b778-ef299d144810)
# Waveform
### UART_tx
![Captura de tela 2025-03-01 003119](https://github.com/user-attachments/assets/76687400-da1d-455c-ae3c-455aaf3c5348)
### UART_rx
![Captura de tela 2025-03-01 002426](https://github.com/user-attachments/assets/e6c77c70-852f-47fd-be62-c1b48b16c9f2)
