# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do prac2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+W:/SDP/Prac2/prac2_restored {W:/SDP/Prac2/prac2_restored/LCD_SYNC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:19 on Apr 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+W:/SDP/Prac2/prac2_restored" W:/SDP/Prac2/prac2_restored/LCD_SYNC.v 
# -- Compiling module LCD_SYNC
# 
# Top level modules:
# 	LCD_SYNC
# End time: 19:41:20 on Apr 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+W:/SDP/Prac2/prac2_restored {W:/SDP/Prac2/prac2_restored/COUNT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:20 on Apr 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+W:/SDP/Prac2/prac2_restored" W:/SDP/Prac2/prac2_restored/COUNT.v 
# -- Compiling module COUNT
# 
# Top level modules:
# 	COUNT
# End time: 19:41:20 on Apr 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+W:/SDP/Prac2/prac2_restored {W:/SDP/Prac2/prac2_restored/pll_ltm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:20 on Apr 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+W:/SDP/Prac2/prac2_restored" W:/SDP/Prac2/prac2_restored/pll_ltm.v 
# -- Compiling module pll_ltm
# 
# Top level modules:
# 	pll_ltm
# End time: 19:41:20 on Apr 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+W:/SDP/Prac2/prac2_restored/db {W:/SDP/Prac2/prac2_restored/db/pll_ltm_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:20 on Apr 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+W:/SDP/Prac2/prac2_restored/db" W:/SDP/Prac2/prac2_restored/db/pll_ltm_altpll.v 
# -- Compiling module pll_ltm_altpll
# 
# Top level modules:
# 	pll_ltm_altpll
# End time: 19:41:20 on Apr 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+W:/SDP/Prac2/prac2_restored {W:/SDP/Prac2/prac2_restored/tb_LCD_SYNC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:20 on Apr 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+W:/SDP/Prac2/prac2_restored" W:/SDP/Prac2/prac2_restored/tb_LCD_SYNC.v 
# -- Compiling module tb_LCD_SYNC
# 
# Top level modules:
# 	tb_LCD_SYNC
# End time: 19:41:20 on Apr 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_LCD_SYNC
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_LCD_SYNC 
# Start time: 19:41:21 on Apr 01,2023
# Loading work.tb_LCD_SYNC
# Loading work.LCD_SYNC
# Loading work.pll_ltm
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.COUNT
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) W:/SDP/Prac2/prac2_restored/LCD_SYNC.v(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'EN'. The port definition is at: W:/SDP/Prac2/prac2_restored/COUNT.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_LCD_SYNC/t1/HCOUNT File: W:/SDP/Prac2/prac2_restored/COUNT.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: CEDOMMAR  Hostname: MASTER-WETSIT  ProcessID: 14852
#           Attempting to use alternate WLF file "./wlft6gt2gs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6gt2gs
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: tb_LCD_SYNC.t1.pll_ltm_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : W:/SDP/Prac2/prac2_restored/tb_LCD_SYNC.v(36)
#    Time: 19261490 ns  Iteration: 7  Instance: /tb_LCD_SYNC
# Break in Module tb_LCD_SYNC at W:/SDP/Prac2/prac2_restored/tb_LCD_SYNC.v line 36
