/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.08
Build    : 1.1.51
Hash     : c3b8064
Date     : Aug 27 2024
Type     : Engineering
Log Time   : Wed Aug 28 00:10:37 2024 GMT
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/design67_15_45_top/run_1/synth_1_1/synthesis/fabric_design67_15_45_top_post_synth.eblif --sdc_file /nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/packing/fabric_design67_15_45_top_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report design67_15_45_top_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top design67_15_45_top --net_file /nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/packing/fabric_design67_15_45_top_post_synth.net --place_file /nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/placement/fabric_design67_15_45_top_post_synth.place --route_file /nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/routing/fabric_design67_15_45_top_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_design67_15_45_top_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 184.7 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/packing/fabric_design67_15_45_top_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/placement/fabric_design67_15_45_top_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/routing/fabric_design67_15_45_top_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/packing/fabric_design67_15_45_top_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: design67_15_45_top_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 184.7 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/design67_15_45_top/run_1/synth_1_1/synthesis/fabric_design67_15_45_top_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.91 seconds (max_rss 184.7 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   82 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 82
# Clean circuit took 0.03 seconds (max_rss 184.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.10 seconds (max_rss 184.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.02 seconds (max_rss 184.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 31148
    .input :      34
    .output:     113
    0-LUT  :       2
    6-LUT  :   10269
    dffre  :   20730
  Nets  : 31035
    Avg Fanout:     3.9
    Max Fanout: 21036.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 153092
  Timing Graph Edges: 244001
  Timing Graph Levels: 8
# Build Timing Graph took 0.32 seconds (max_rss 184.7 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 20730 pins (13.5%), 20730 blocks (66.6%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/packing/fabric_design67_15_45_top_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.04 seconds (max_rss 184.7 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/packing/fabric_design67_15_45_top_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 3.21495 seconds).
# Load packing took 3.39 seconds (max_rss 316.3 MiB, delta_rss +131.6 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io             : 147
   io_output     : 113
    outpad       : 113
   io_input      : 34
    inpad        : 34
  clb            : 1367
   clb_lr        : 1367
    fle          : 10932
     fast6       : 30
      lut6       : 30
       lut       : 30
     ble5        : 20876
      lut5       : 10241
       lut       : 10241
      ff         : 20730
       DFFRE     : 20730

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		147	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		1367	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.47 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.63 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 316.3 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.10 seconds (max_rss 634.2 MiB, delta_rss +317.9 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.67 seconds (max_rss 634.2 MiB, delta_rss +317.9 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/placement/fabric_design67_15_45_top_post_synth.place.

Successfully read /nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/placement/fabric_design67_15_45_top_post_synth.place.

# Load Placement took 0.07 seconds (max_rss 634.2 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 29.60 seconds (max_rss 634.2 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more ample locations for SOURCE in io_top
Warning 174: Found no more ample locations for OPIN in io_top
Warning 175: Found no more ample locations for SOURCE in io_right
Warning 176: Found no more ample locations for OPIN in io_right
Warning 177: Found no more ample locations for SOURCE in io_bottom
Warning 178: Found no more ample locations for OPIN in io_bottom
Warning 179: Found no more ample locations for SOURCE in io_left
Warning 180: Found no more ample locations for OPIN in io_left
Warning 181: Found no more ample locations for SOURCE in clb
Warning 182: Found no more ample locations for OPIN in clb
Warning 183: Found no more ample locations for SOURCE in dsp
Warning 184: Found no more ample locations for OPIN in dsp
Warning 185: Found no more ample locations for SOURCE in bram
Warning 186: Found no more ample locations for OPIN in bram
## Computing src/opin lookahead took 0.08 seconds (max_rss 634.2 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 29.78 seconds (max_rss 634.2 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  2829 (  8.8%) |*****
[      0.1:      0.2)     0 (  0.0%) |
[      0.2:      0.3) 25880 ( 80.2%) |*********************************************
[      0.3:      0.4)  1864 (  5.8%) |***
[      0.4:      0.5)   104 (  0.3%) |
[      0.5:      0.6)   245 (  0.8%) |
[      0.6:      0.7)   983 (  3.0%) |**
[      0.7:      0.8)   163 (  0.5%) |
[      0.8:      0.9)   138 (  0.4%) |
[      0.9:        1)    56 (  0.2%) |
## Initializing router criticalities took 0.99 seconds (max_rss 634.2 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.7     0.0    0 1849942    9842   30898   11887 ( 0.870%)  125390 (14.1%)    5.339 -9.004e+04     -5.339      0.000      0.000      N/A
   2    0.7     0.5   10 1719233    6132   26924    7786 ( 0.570%)  127039 (14.3%)    5.339 -8.581e+04     -5.339      0.000      0.000      N/A
   3    0.7     0.6    8 1739958    5359   25745    6963 ( 0.510%)  128827 (14.5%)    5.339 -8.706e+04     -5.339      0.000      0.000      N/A
   4    0.7     0.8   10 1772074    4509   24736    5514 ( 0.404%)  131168 (14.7%)    5.339 -8.776e+04     -5.339      0.000      0.000      N/A
   5    0.7     1.1   13 1752860    3831   23270    4388 ( 0.321%)  132736 (14.9%)    5.339 -8.761e+04     -5.339      0.000      0.000      N/A
   6    0.7     1.4    8 1748373    3233   21967    3345 ( 0.245%)  135059 (15.2%)    5.339 -8.819e+04     -5.339      0.000      0.000      N/A
   7    0.6     1.9    8 1676309    2811   19722    2566 ( 0.188%)  136569 (15.3%)    5.339 -8.771e+04     -5.339      0.000      0.000      N/A
   8    0.6     2.4   13 1585243    2222   17536    1624 ( 0.119%)  138478 (15.6%)    5.339 -8.767e+04     -5.339      0.000      0.000      N/A
   9    0.6     3.1   17 1401367    1662   14318     984 ( 0.072%)  140609 (15.8%)    5.339 -8.761e+04     -5.339      0.000      0.000      N/A
  10    0.5     4.1    9  982813    1012    9415     383 ( 0.028%)  142228 (16.0%)    5.339 -8.758e+04     -5.339      0.000      0.000       28
  11    0.4     5.3    6  518955     450    4517     123 ( 0.009%)  143058 (16.1%)    5.339 -8.762e+04     -5.339      0.000      0.000       22
  12    0.3     6.9    2  179169     135    1415      13 ( 0.001%)  143423 (16.1%)    5.339 -8.762e+04     -5.339      0.000      0.000       19
  13    0.3     9.0    0   17584      13     144       0 ( 0.000%)  143456 (16.1%)    5.339 -8.762e+04     -5.339      0.000      0.000       15
Restoring best routing
Critical path: 5.33898 ns
Successfully routed after 13 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  2829 (  8.8%) |******
[      0.1:      0.2)     0 (  0.0%) |
[      0.2:      0.3) 23081 ( 71.5%) |*********************************************
[      0.3:      0.4)  4655 ( 14.4%) |*********
[      0.4:      0.5)   107 (  0.3%) |
[      0.5:      0.6)    81 (  0.3%) |
[      0.6:      0.7)   659 (  2.0%) |*
[      0.7:      0.8)   638 (  2.0%) |*
[      0.8:      0.9)   169 (  0.5%) |
[      0.9:        1)    43 (  0.1%) |
Router Stats: total_nets_routed: 41211 total_connections_routed: 220607 total_heap_pushes: 16943880 total_heap_pops: 4254456 
# Routing took 8.82 seconds (max_rss 642.8 MiB, delta_rss +8.5 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.06 seconds (max_rss 642.8 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1954580536
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 1514 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.01 seconds (max_rss 642.8 MiB, delta_rss +0.0 MiB)
Found 41379 mismatches between routing and packing results.
Fixed 27842 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 1514 blocks
# Synchronize the packed netlist to routing optimization took 0.62 seconds (max_rss 642.8 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        147                               0.768707                     0.231293   
       clb       1367                                23.5179                      7.17557   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 21192 out of 31035 nets, 9843 nets not absorbed.


Average number of bends per net: 3.16501  Maximum # of bends: 748

Number of global nets: 1
Number of routed nets (nonglobal): 9842
Wire length results (in units of 1 clb segments)...
	Total wirelength: 143456, average net length: 14.5759
	Maximum net length: 3970

Wire length results in terms of physical segments...
	Total wiring segments used: 58521, average wire segments per net: 5.94605
	Maximum segments used by a net: 1576
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    2 (  0.0%) |
[      0.5:      0.6)   30 (  0.5%) |*
[      0.4:      0.5)  106 (  1.9%) |**
[      0.3:      0.4)  752 ( 13.3%) |***************
[      0.2:      0.3) 1978 ( 34.9%) |***************************************
[      0.1:      0.2)  452 (  8.0%) |*********
[        0:      0.1) 2350 ( 41.4%) |**********************************************
Maximum routing channel utilization:      0.61 at (33,23)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   0.078      160
                         1       4   0.438      160
                         2       5   0.703      160
                         3      12   2.156      160
                         4      41   9.641      160
                         5      46  14.297      160
                         6      50  16.703      160
                         7      44  17.688      160
                         8      53  22.688      160
                         9      57  24.422      160
                        10      55  27.578      160
                        11      58  29.469      160
                        12      64  29.656      160
                        13      58  29.391      160
                        14      52  31.828      160
                        15      62  33.688      160
                        16      66  35.453      160
                        17      61  36.562      160
                        18      60  37.297      160
                        19      77  41.766      160
                        20      76  41.297      160
                        21      82  41.312      160
                        22      83  41.578      160
                        23      98  43.016      160
                        24      86  42.656      160
                        25      81  43.156      160
                        26      66  37.281      160
                        27      67  36.172      160
                        28      65  34.562      160
                        29      62  34.141      160
                        30      59  32.172      160
                        31      59  31.188      160
                        32      54  31.266      160
                        33      58  31.375      160
                        34      58  28.781      160
                        35      53  27.766      160
                        36      54  27.625      160
                        37      58  24.688      160
                        38      52  24.016      160
                        39      53  20.266      160
                        40      53  17.422      160
                        41      51  17.047      160
                        42      53  14.000      160
                        43      42   8.719      160
                        44      17   1.562      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       4   0.717      160
                         1      12   6.326      160
                         2       8   2.239      160
                         3       6   1.783      160
                         4      15   3.913      160
                         5      30   5.891      160
                         6      49   8.848      160
                         7      46  14.739      160
                         8      63  18.457      160
                         9      56  19.609      160
                        10      52  20.391      160
                        11      23   7.217      160
                        12      53  24.565      160
                        13      51  25.696      160
                        14      60  29.978      160
                        15      56  26.978      160
                        16      23  10.022      160
                        17      54  27.674      160
                        18      59  30.130      160
                        19      58  33.435      160
                        20      60  37.826      160
                        21      61  38.826      160
                        22      53  33.543      160
                        23      33  16.326      160
                        24      68  42.130      160
                        25      78  45.957      160
                        26      58  39.804      160
                        27      56  37.848      160
                        28      47  21.435      160
                        29      83  42.348      160
                        30      78  40.196      160
                        31      63  38.848      160
                        32      68  41.022      160
                        33      78  42.870      160
                        34      73  35.674      160
                        35      46  17.522      160
                        36      71  41.174      160
                        37      61  41.348      160
                        38      62  41.304      160
                        39      53  33.870      160
                        40      36  13.761      160
                        41      64  36.326      160
                        42      70  40.935      160
                        43      58  37.239      160
                        44      54  32.261      160
                        45      63  34.500      160
                        46      48  27.717      160
                        47      22   9.652      160
                        48      55  29.978      160
                        49      59  30.891      160
                        50      58  28.522      160
                        51      60  25.043      160
                        52      21   6.500      160
                        53      54  21.283      160
                        54      48  16.348      160
                        55      53  17.130      160
                        56      51  14.065      160
                        57      47   7.870      160
                        58      34   4.109      160
                        59       2   0.413      160
                        60       1   0.043      160
                        61       1   0.109      160
                        62       8   1.261      160

Total tracks in x-direction: 7200, in y-direction: 10080

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.7908e+08
	Total used logic block area: 7.36746e+07

Routing area (in minimum width transistor areas)...
	Total routing area: 3.68034e+07, per logic tile: 12501.2

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1  89280
                                                      Y      1  88704
                                                      X      4  93600
                                                      Y      4  94752

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1       0.177
                                             4       0.159

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1       0.162
                                             4       0.143

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1           0.169
                             L4           0.151

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0       0.169
                             L4    1       0.151

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.9e-10:  6.6e-10) 18902 ( 45.8%) |*********************************************
[  6.6e-10:  1.1e-09)  1601 (  3.9%) |****
[  1.1e-09:  1.6e-09)   168 (  0.4%) |
[  1.6e-09:  2.1e-09)    45 (  0.1%) |
[  2.1e-09:  2.6e-09)   267 (  0.6%) |*
[  2.6e-09:    3e-09)  3241 (  7.9%) |********
[    3e-09:  3.5e-09)  9705 ( 23.5%) |***********************
[  3.5e-09:    4e-09)  6746 ( 16.4%) |****************
[    4e-09:  4.5e-09)   571 (  1.4%) |*
[  4.5e-09:  4.9e-09)     5 (  0.0%) |

Final critical path delay (least slack): 5.33898 ns, Fmax: 187.302 MHz
Final setup Worst Negative Slack (sWNS): -5.33898 ns
Final setup Total Negative Slack (sTNS): -87620.8 ns

Final setup slack histogram:
[ -5.3e-09: -4.8e-09)     6 (  0.0%) |
[ -4.8e-09: -4.3e-09)   119 (  0.3%) |
[ -4.3e-09: -3.8e-09)  2058 (  5.0%) |********
[ -3.8e-09: -3.4e-09) 11534 ( 28.0%) |******************************************
[ -3.4e-09: -2.9e-09)  5912 ( 14.3%) |**********************
[ -2.9e-09: -2.4e-09)   905 (  2.2%) |***
[ -2.4e-09: -1.9e-09)    41 (  0.1%) |
[ -1.9e-09: -1.4e-09)   336 (  0.8%) |*
[ -1.4e-09: -8.7e-10)  8090 ( 19.6%) |******************************
[ -8.7e-10: -3.7e-10) 12250 ( 29.7%) |*********************************************

Final geomean non-virtual intra-domain period: 5.33898 ns (187.302 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 5.33898 ns (187.302 MHz)

Writing Implementation Netlist: fabric_design67_15_45_top_post_synthesis.v
Writing Implementation Netlist: fabric_design67_15_45_top_post_synthesis.blif
Writing Implementation SDF    : fabric_design67_15_45_top_post_synthesis.sdf
Incr Slack updates 1 in 0.00313811 sec
Full Max Req/Worst Slack updates 1 in 0.00167789 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00546483 sec
Flow timing analysis took 4.51037 seconds (4.01571 STA, 0.494661 slack) (15 full updates: 0 setup, 0 hold, 15 combined).
VPR succeeded
The entire flow of VPR took 66.58 seconds (max_rss 803.7 MiB)
Incr Slack updates 14 in 0.099857 sec
Full Max Req/Worst Slack updates 1 in 0.00628576 sec
Incr Max Req/Worst Slack updates 13 in 0.092773 sec
Incr Criticality updates 12 in 0.10652 sec
Full Criticality updates 2 in 0.0241252 sec
