//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_convolution_leaky_relu_pixel_shuffle_9 // -- Begin function triton_poi_fused_convolution_leaky_relu_pixel_shuffle_9
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused_convolution_leaky_relu_pixel_shuffle_9
.visible .entry triton_poi_fused_convolution_leaky_relu_pixel_shuffle_9(
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_pixel_shuffle_9_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_pixel_shuffle_9_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_pixel_shuffle_9_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_pixel_shuffle_9_param_3,
	.param .u32 triton_poi_fused_convolution_leaky_relu_pixel_shuffle_9_param_4,
	.param .u32 triton_poi_fused_convolution_leaky_relu_pixel_shuffle_9_param_5
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<10>;
	.reg .b16 	%rs<5>;
	.reg .b32 	%r<68>;
	.reg .f32 	%f<10>;
	.reg .b64 	%rd<14>;
	.loc	1 19 0                          // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:19:0

// %bb.0:
	ld.param.u64 	%rd6, [triton_poi_fused_convolution_leaky_relu_pixel_shuffle_9_param_0];
	ld.param.u64 	%rd7, [triton_poi_fused_convolution_leaky_relu_pixel_shuffle_9_param_1];
$L__tmp0:
	.loc	1 22 28                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:22:33
	shl.b32 	%r13, %r1, 4;
	ld.param.u64 	%rd8, [triton_poi_fused_convolution_leaky_relu_pixel_shuffle_9_param_2];
	ld.param.u64 	%rd9, [triton_poi_fused_convolution_leaky_relu_pixel_shuffle_9_param_3];
	.loc	1 23 44                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:23:44
	mov.u32 	%r14, %tid.x;
	bfe.u32 	%r15, %r14, 3, 4;
	shl.b32 	%r16, %r14, 1;
	and.b32  	%r17, %r16, 14;
	.loc	1 23 23                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:23:23
	or.b32  	%r18, %r13, %r15;
	or.b32  	%r19, %r13, %r17;
	.loc	1 25 28                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:25:33
	shl.b32 	%r20, %r2, 4;
	.loc	1 26 23                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:26:23
	or.b32  	%r21, %r20, %r17;
	or.b32  	%r22, %r20, %r15;
	.loc	1 27 21                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:27:21
	setp.lt.s32 	%p1, %r21, 16;
	setp.lt.s32 	%p7, %r22, 16;
	.loc	1 30 19                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:30:19
	bfe.s32 	%r23, %r1, 27, 1;
	shr.u32 	%r24, %r23, 24;
	add.s32 	%r25, %r18, %r24;
	and.b32  	%r26, %r25, -256;
	sub.s32 	%r27, %r18, %r26;
	.loc	1 32 19                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:32:19
	shr.s32 	%r29, %r22, 31;
	shr.u32 	%r30, %r29, 30;
	add.s32 	%r31, %r22, %r30;
	.loc	1 31 19                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:31:19
	and.b32  	%r32, %r31, 2147483644;
	sub.s32 	%r33, %r22, %r32;
	.loc	1 34 21                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:34:21
	shr.s32 	%r34, %r19, 1;
	.loc	1 34 26                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:34:26
	bfe.u32 	%r35, %r1, 27, 1;
	add.s32 	%r36, %r34, %r35;
	and.b32  	%r37, %r36, 536870910;
	sub.s32 	%r38, %r34, %r37;
	.loc	1 35 19                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:35:19
	shr.u32 	%r39, %r23, 30;
	add.s32 	%r40, %r19, %r39;
	.loc	1 36 38                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:36:38
	shl.b32 	%r41, %r18, 4;
	.loc	1 36 35                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:36:35
	add.s32 	%r42, %r21, %r41;
	.loc	1 36 30                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:36:30
	cvt.s64.s32 	%rd10, %r42;
	mul.wide.s32 	%rd11, %r42, 4;
	add.s64 	%rd1, %rd6, %rd11;
	.loc	1 36 43                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:36:43
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r3, %r4 }, [ %rd1 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r3;
	mov.b32 	%f2, %r4;
	.loc	1 37 30                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:37:30
	mul.wide.s32 	%rd12, %r27, 4;
	add.s64 	%rd2, %rd7, %rd12;
	mov.pred 	%p2, -1;
	.loc	1 37 35                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:37:35
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r5 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r6 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r6;
	.loc	1 38 18                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:38:18
	add.f32 	%f4, %f1, %f3;
	add.f32 	%f5, %f2, %f3;
	.loc	1 40 18                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:40:18
	setp.gt.f32 	%p8, %f4, 0f00000000;
	setp.gt.f32 	%p9, %f5, 0f00000000;
	.loc	1 42 18                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:42:18
	mul.f32 	%f6, %f4, 0f3C23D70A;
	mul.f32 	%f7, %f5, 0f3C23D70A;
	.loc	1 43 32                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:43:32
	selp.f32 	%f8, %f4, %f6, %p8;
	selp.f32 	%f9, %f5, %f7, %p9;
	.loc	1 44 25                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:44:25
	add.s64 	%rd4, %rd8, %rd10;
	.loc	1 44 44                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:44:44
	selp.u16 	%rs2, 1, 0, %p8;
	selp.u16 	%rs3, 1, 0, %p9;
	shl.b16 	%rs4, %rs3, 8;
	or.b16  	%rs1, %rs2, %rs4;
	// begin inline asm
	@%p1 st.global.b16 [ %rd4 + 0 ], { %rs1 };
	// end inline asm
	.loc	1 45 39                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:45:39
	shl.b32 	%r43, %r31, 2;
	and.b32  	%r44, %r43, -16;
	shl.b32 	%r45, %r38, 3;
	shl.b32 	%r46, %r33, 1;
	shl.b32 	%r47, %r40, 4;
	and.b32  	%r48, %r47, -64;
	.loc	1 45 52                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:45:52
	add.s32 	%r49, %r45, %r46;
	add.s32 	%r50, %r48, %r44;
	add.s32 	%r51, %r49, %r50;
	.loc	1 45 25                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:45:25
	mul.wide.s32 	%rd13, %r51, 4;
	add.s64 	%rd5, %rd9, %rd13;
	.loc	1 45 66                         // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:45:66
	shl.b32 	%r52, %r14, 5;
	and.b32  	%r53, %r52, 224;
	or.b32  	%r54, %r53, %r15;
	shr.u32 	%r55, %r53, 1;
	mov.u32 	%r56, global_smem;
	add.s32 	%r57, %r56, %r55;
	shl.b32 	%r58, %r54, 2;
	add.s32 	%r7, %r57, %r58;
	mov.b32 	%r8, %f8;
	// begin inline asm
	@%p2 st.shared.b32 [ %r7 + 0 ], %r8;
	// end inline asm
	or.b32  	%r59, %r53, 16;
	shr.u32 	%r60, %r59, 1;
	add.s32 	%r61, %r56, %r60;
	add.s32 	%r62, %r61, %r58;
	add.s32 	%r9, %r62, 64;
	mov.b32 	%r10, %f9;
	// begin inline asm
	@%p2 st.shared.b32 [ %r9 + 0 ], %r10;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r63, %r14, 120;
	add.s32 	%r64, %r56, %r63;
	shl.b32 	%r65, %r14, 3;
	and.b32  	%r66, %r65, 1016;
	add.s32 	%r67, %r64, %r66;
	ld.shared.v2.u32 	{%r11, %r12}, [%r67];
	// begin inline asm
	@%p7 st.global.v2.b32 [ %rd5 + 0 ], { %r11, %r12 };
	// end inline asm
	.loc	1 45 4                          // cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py:45:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/gs/cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 103
.b8 115
.b8 112
.b8 115
.b8 55
.b8 55
.b8 110
.b8 122
.b8 51
.b8 112
.b8 117
.b8 54
.b8 55
.b8 54
.b8 101
.b8 119
.b8 102
.b8 115
.b8 55
.b8 55
.b8 100
.b8 117
.b8 122
.b8 53
.b8 121
.b8 53
.b8 99
.b8 109
.b8 100
.b8 114
.b8 112
.b8 112
.b8 114
.b8 120
.b8 119
.b8 50
.b8 115
.b8 108
.b8 105
.b8 122
.b8 103
.b8 112
.b8 98
.b8 111
.b8 101
.b8 122
.b8 103
.b8 109
.b8 51
.b8 118
.b8 54
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 103
.b8 115
.b8 0
	}
	.section	.debug_macinfo	{	}
