<html>
<head>
<meta charset="UTF-8">
<title>Parse-paramdecls</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL____PARSE-PARAMDECLS">Click for Parse-paramdecls in the Full Manual</a></h3>

<p>Functions for parsing parameter declarations.</p><p>See the comments in <a href="VL____VL-PARAMDECL.html">vl-paramdecl</a> and also especially in 
<a href="VL____VL-PARAMTYPE.html">vl-paramtype</a> for details on how we represent parameter declarations. 
Here are the grammar rules from Verilog-2005:</p> 
 
<pre class="code">local_parameter_declaration ::=
  'localparam' ['signed'] [range] list_of_param_assignments
| 'localparam' parameter_type list_of_param_assignments

parameter_declaration ::=
  'parameter' ['signed'] [range] list_of_param_assignments
| 'parameter' parameter_type list_of_param_assignments

parameter_type ::=
   'integer' | 'real' | 'realtime' | 'time'

list_of_param_assignments ::= param_assignment { ',' param_assignment }

param_assignment ::= identifier = mintypmax_expression</pre> 
 
<p>SystemVerilog-2012 extends this in three ways.</p> 
 
<p>First, it expands the valid types for value parameters, so that parameters 
can now be of any arbitrary data type.  In particular:</p> 
 
<pre class="code">local_parameter_declaration ::=
    'localparam' data_type_or_implicit list_of_param_assignments
  | ...

parameter_declaration ::=
   'parameter' data_type_or_implicit list_of_param_assignments
  | ...

data_type_or_implicit ::= data_type
                        | implicit_data_type

implicit_data_type ::= [ signing ] { packed_dimension }

signing ::= 'signed' | 'unsigned'</pre> 
 
<p>Second, it extends parameter assignments so that (1) the default value for 
non-local parameters becomes optional, and (2) there can be an arbitrary list 
of unpacked dimensions.  However, I don't believe the meaning of these unpacked 
dimensions is ever explained, so VL <b>does not support it</b>.  There is no 
place for these dimensions in our parsed representation, and our parser will 
fail to parse declarations that include such dimensions:</p> 
 
<pre class="code">param_assignment ::= identifier { unpacked_dimension } [ '=' constant_param_expression ]

constant_param_expression ::= constant_mintypmax_expression | data_type | '$'

constant_mintypmax_expression ::=
   constant_expression
 | constant_expression : constant_expression : constant_expression</pre> 
 
<p>It is unclear to me what it would mean to assign a data type to a value 
parameter, so the parser currently does not support this.</p> 
 
<p>The <span class="v">$</span> is a special, unbounded integer value.  See SystemVerilog Section 
6.20.2.1.</p> 
 
<p>Note that the omitting the default value for a parameter is not legal for 
local parameters.  (SystemVerilog-2012, section A.10, note 18).  We enforce 
this in the parser.</p> 
 
<p>Finally, SystemVerilog-2012 adds completely new <b>type parameter</b>s in 
addition to the <b>value parameters</b> above.  The syntax here is:</p> 
 
<pre class="code">local_parameter_declaration ::=
   ...
 | 'localparam' 'type' list_of_type_assignments

parameter_declaration ::=
   ...
 | 'parameter' 'type' list_of_type_assignments

list_of_type_assignments ::= type_assignment { ',' type_assignment }

type_assignment ::= identifier [ '=' data_type ]</pre> 
 
<p>Note that, as with value parameters, it is not legal to omit the default 
data type for a local type parameter.  We enforce this in the parser.</p>
</body>
</html>
