

================================================================
== Vivado HLS Report for 'workload'
================================================================
* Date:           Wed Apr 15 21:54:56 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        BUG1
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     9.254|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  125|  125|  125|  125|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |   32|   32|         1|          1|          1|    32|    yes   |
        |- major_loop     |   90|   90|        90|          -|          -|     1|    no    |
        | + reshape1      |   28|   28|        14|          -|          -|     2|    no    |
        |  ++ reshape1.1  |   12|   12|         3|          -|          -|     4|    no    |
        | + reshape2      |   12|   12|         6|          -|          -|     2|    no    |
        |  ++ reshape2.1  |    4|    4|         1|          -|          -|     4|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond2)
	2  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	5  / (!i_2)
5 --> 
	9  / (exitcond3)
	6  / (!exitcond3)
6 --> 
	7  / (!exitcond5)
	5  / (exitcond5)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
	10  / true
10 --> 
	11  / (!exitcond6)
	4  / (exitcond6)
11 --> 
	11  / (!exitcond)
	10  / (exitcond)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_offset_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_offset)" [buf4bug1.cpp:237]   --->   Operation 12 'read' 'data_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.66ns)   --->   "br label %.preheader132" [buf4bug1.cpp:254]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%j = phi i6 [ %j_2, %0 ], [ 0, %.preheader132.preheader ]"   --->   Operation 14 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.45ns)   --->   "%exitcond2 = icmp eq i6 %j, -32" [buf4bug1.cpp:254]   --->   Operation 15 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.94ns)   --->   "%j_2 = add i6 %j, 1" [buf4bug1.cpp:254]   --->   Operation 17 'add' 'j_2' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader1.preheader, label %0" [buf4bug1.cpp:254]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [buf4bug1.cpp:254]   --->   Operation 19 'specregionbegin' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [buf4bug1.cpp:255]   --->   Operation 20 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp)" [buf4bug1.cpp:260]   --->   Operation 21 'specregionend' 'empty_5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br label %.preheader132" [buf4bug1.cpp:254]   --->   Operation 22 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i4 %data_offset_read to i5" [buf4bug1.cpp:273]   --->   Operation 23 'zext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.66ns)   --->   "br label %.preheader1"   --->   Operation 24 'br' <Predicate = true> <Delay = 1.66>

State 4 <SV = 3> <Delay = 1.66>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%buf_1_1 = phi i8 [ %buf_1_1_3, %9 ], [ undef, %.preheader1.preheader ]"   --->   Operation 25 'phi' 'buf_1_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%buf_1_0 = phi i8 [ %buf_1_0_3, %9 ], [ undef, %.preheader1.preheader ]"   --->   Operation 26 'phi' 'buf_1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%buf_0_1 = phi i8 [ %buf_0_1_3, %9 ], [ undef, %.preheader1.preheader ]"   --->   Operation 27 'phi' 'buf_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%buf_0_0 = phi i8 [ %buf_0_0_3, %9 ], [ undef, %.preheader1.preheader ]"   --->   Operation 28 'phi' 'buf_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%i_2 = phi i1 [ true, %9 ], [ false, %.preheader1.preheader ]"   --->   Operation 29 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 30 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %i_2, label %10, label %1" [buf4bug1.cpp:269]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str12) nounwind" [buf4bug1.cpp:269]   --->   Operation 32 'specloopname' <Predicate = (!i_2)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str12)" [buf4bug1.cpp:269]   --->   Operation 33 'specregionbegin' 'tmp_4' <Predicate = (!i_2)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.66ns)   --->   "br label %2" [buf4bug1.cpp:270]   --->   Operation 34 'br' <Predicate = (!i_2)> <Delay = 1.66>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [buf4bug1.cpp:290]   --->   Operation 35 'ret' <Predicate = (i_2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.97>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%buf_1_1_1 = phi i8 [ %buf_1_1, %1 ], [ %buf_1_1_2, %5 ]" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 36 'phi' 'buf_1_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%buf_1_0_1 = phi i8 [ %buf_1_0, %1 ], [ %buf_1_0_2, %5 ]" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 37 'phi' 'buf_1_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%buf_0_1_1 = phi i8 [ %buf_0_1, %1 ], [ %buf_0_1_2, %5 ]" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 38 'phi' 'buf_0_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%buf_0_0_1 = phi i8 [ %buf_0_0, %1 ], [ %buf_0_0_2, %5 ]" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 39 'phi' 'buf_0_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%j_1 = phi i2 [ 0, %1 ], [ %j_4, %5 ]"   --->   Operation 40 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.93ns)   --->   "%exitcond3 = icmp eq i2 %j_1, -2" [buf4bug1.cpp:270]   --->   Operation 41 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 42 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.58ns)   --->   "%j_4 = add i2 %j_1, 1" [buf4bug1.cpp:270]   --->   Operation 43 'add' 'j_4' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader131.0, label %3" [buf4bug1.cpp:270]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str13) nounwind" [buf4bug1.cpp:270]   --->   Operation 45 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str13)" [buf4bug1.cpp:270]   --->   Operation 46 'specregionbegin' 'tmp_5' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i2 %j_1 to i1" [buf4bug1.cpp:270]   --->   Operation 47 'trunc' 'tmp_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_1, i2 0)" [buf4bug1.cpp:273]   --->   Operation 48 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.66ns)   --->   "br label %.backedge" [buf4bug1.cpp:271]   --->   Operation 49 'br' <Predicate = (!exitcond3)> <Delay = 1.66>
ST_5 : Operation 50 [2/2] (1.66ns)   --->   "%call_ret4 = call fastcc { i8, i8 } @aes256_encrypt_ecb([32 x i8]* @local_key_0, i8 %buf_0_0_1, i8 %buf_0_1_1)" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 50 'call' 'call_ret4' <Predicate = (exitcond3)> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 51 [2/2] (1.66ns)   --->   "%call_ret = call fastcc { i8, i8 } @aes256_encrypt_ecb([32 x i8]* @local_key_1, i8 %buf_1_0_1, i8 %buf_1_1_1)" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 51 'call' 'call_ret' <Predicate = (exitcond3)> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.60>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%buf_1_1_2 = phi i8 [ %buf_1_1_1, %3 ], [ %buf_1_1_2_be, %.backedge.backedge ]" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 52 'phi' 'buf_1_1_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%buf_1_0_2 = phi i8 [ %buf_1_0_1, %3 ], [ %buf_1_0_2_be, %.backedge.backedge ]" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 53 'phi' 'buf_1_0_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%buf_0_1_2 = phi i8 [ %buf_0_1_1, %3 ], [ %buf_0_1_2_be, %.backedge.backedge ]" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 54 'phi' 'buf_0_1_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%buf_0_0_2 = phi i8 [ %buf_0_0_1, %3 ], [ %buf_0_0_2_be, %.backedge.backedge ]" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 55 'phi' 'buf_0_0_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%k = phi i3 [ 0, %3 ], [ %k_2, %.backedge.backedge ]"   --->   Operation 56 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.18ns)   --->   "%exitcond5 = icmp eq i3 %k, -4" [buf4bug1.cpp:271]   --->   Operation 57 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 58 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (1.68ns)   --->   "%k_2 = add i3 %k, 1" [buf4bug1.cpp:271]   --->   Operation 59 'add' 'k_2' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %5, label %4" [buf4bug1.cpp:271]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.68ns)   --->   "%tmp8 = add i3 %tmp_2, %k" [buf4bug1.cpp:273]   --->   Operation 61 'add' 'tmp8' <Predicate = (!exitcond5)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp8_cast = zext i3 %tmp8 to i5" [buf4bug1.cpp:273]   --->   Operation 62 'zext' 'tmp8_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.77ns)   --->   "%sum = add i5 %tmp8_cast, %tmp7_cast" [buf4bug1.cpp:273]   --->   Operation 63 'add' 'sum' <Predicate = (!exitcond5)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%sum_cast = zext i5 %sum to i64" [buf4bug1.cpp:273]   --->   Operation 64 'zext' 'sum_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [16 x i8]* %data, i64 0, i64 %sum_cast" [buf4bug1.cpp:273]   --->   Operation 65 'getelementptr' 'data_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_6 : Operation 66 [2/2] (2.15ns)   --->   "%buf_0_1_5 = load i8* %data_addr, align 1" [buf4bug1.cpp:273]   --->   Operation 66 'load' 'buf_0_1_5' <Predicate = (!exitcond5)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i3 %k to i1" [buf4bug1.cpp:273]   --->   Operation 67 'trunc' 'tmp_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str13, i32 %tmp_5)" [buf4bug1.cpp:276]   --->   Operation 68 'specregionend' 'empty_9' <Predicate = (exitcond5)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "br label %2" [buf4bug1.cpp:270]   --->   Operation 69 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.52>
ST_7 : Operation 70 [1/2] (2.15ns)   --->   "%buf_0_1_5 = load i8* %data_addr, align 1" [buf4bug1.cpp:273]   --->   Operation 70 'load' 'buf_0_1_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %branch3, label %branch2" [buf4bug1.cpp:273]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (1.37ns)   --->   "%buf_1_1_7 = select i1 %tmp_7, i8 %buf_0_1_5, i8 %buf_0_1_2" [buf4bug1.cpp:273]   --->   Operation 72 'select' 'buf_1_1_7' <Predicate = (!tmp_1)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (1.37ns)   --->   "%buf_1_1_8 = select i1 %tmp_7, i8 %buf_0_0_2, i8 %buf_0_1_5" [buf4bug1.cpp:273]   --->   Operation 73 'select' 'buf_1_1_8' <Predicate = (!tmp_1)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (1.66ns)   --->   "br label %.backedge.backedge" [buf4bug1.cpp:273]   --->   Operation 74 'br' <Predicate = (!tmp_1)> <Delay = 1.66>
ST_7 : Operation 75 [1/1] (1.37ns)   --->   "%buf_1_1_4 = select i1 %tmp_7, i8 %buf_0_1_5, i8 %buf_1_1_2" [buf4bug1.cpp:273]   --->   Operation 75 'select' 'buf_1_1_4' <Predicate = (tmp_1)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (1.37ns)   --->   "%buf_1_1_6 = select i1 %tmp_7, i8 %buf_1_0_2, i8 %buf_0_1_5" [buf4bug1.cpp:273]   --->   Operation 76 'select' 'buf_1_1_6' <Predicate = (tmp_1)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (1.66ns)   --->   "br label %.backedge.backedge" [buf4bug1.cpp:273]   --->   Operation 77 'br' <Predicate = (tmp_1)> <Delay = 1.66>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%buf_1_1_2_be = phi i8 [ %buf_1_1_4, %branch3 ], [ %buf_1_1_2, %branch2 ]"   --->   Operation 78 'phi' 'buf_1_1_2_be' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%buf_1_0_2_be = phi i8 [ %buf_1_1_6, %branch3 ], [ %buf_1_0_2, %branch2 ]"   --->   Operation 79 'phi' 'buf_1_0_2_be' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%buf_0_1_2_be = phi i8 [ %buf_0_1_2, %branch3 ], [ %buf_1_1_7, %branch2 ]"   --->   Operation 80 'phi' 'buf_0_1_2_be' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%buf_0_0_2_be = phi i8 [ %buf_0_0_2, %branch3 ], [ %buf_1_1_8, %branch2 ]"   --->   Operation 81 'phi' 'buf_0_0_2_be' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "br label %.backedge"   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 1.66>
ST_9 : Operation 83 [1/2] (0.00ns)   --->   "%call_ret4 = call fastcc { i8, i8 } @aes256_encrypt_ecb([32 x i8]* @local_key_0, i8 %buf_0_0_1, i8 %buf_0_1_1)" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 83 'call' 'call_ret4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%buf_0_0_3 = extractvalue { i8, i8 } %call_ret4, 0" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 84 'extractvalue' 'buf_0_0_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%buf_0_1_3 = extractvalue { i8, i8 } %call_ret4, 1" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 85 'extractvalue' 'buf_0_1_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { i8, i8 } @aes256_encrypt_ecb([32 x i8]* @local_key_1, i8 %buf_1_0_1, i8 %buf_1_1_1)" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 86 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%buf_1_0_3 = extractvalue { i8, i8 } %call_ret, 0" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 87 'extractvalue' 'buf_1_0_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%buf_1_1_3 = extractvalue { i8, i8 } %call_ret, 1" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 88 'extractvalue' 'buf_1_1_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (1.66ns)   --->   "br label %.preheader" [buf4bug1.cpp:281]   --->   Operation 89 'br' <Predicate = true> <Delay = 1.66>

State 10 <SV = 6> <Delay = 1.97>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%j_3 = phi i2 [ %j_5, %8 ], [ 0, %.preheader131.0 ]"   --->   Operation 90 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.93ns)   --->   "%exitcond6 = icmp eq i2 %j_3, -2" [buf4bug1.cpp:281]   --->   Operation 91 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 92 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (1.58ns)   --->   "%j_5 = add i2 %j_3, 1" [buf4bug1.cpp:281]   --->   Operation 93 'add' 'j_5' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %9, label %6" [buf4bug1.cpp:281]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str15) nounwind" [buf4bug1.cpp:281]   --->   Operation 95 'specloopname' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str15)" [buf4bug1.cpp:281]   --->   Operation 96 'specregionbegin' 'tmp_6' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i2 %j_3 to i1" [buf4bug1.cpp:281]   --->   Operation 97 'trunc' 'tmp_3' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_9 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_3, i2 0)" [buf4bug1.cpp:284]   --->   Operation 98 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (1.66ns)   --->   "br label %7" [buf4bug1.cpp:282]   --->   Operation 99 'br' <Predicate = (!exitcond6)> <Delay = 1.66>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str12, i32 %tmp_4)" [buf4bug1.cpp:289]   --->   Operation 100 'specregionend' 'empty_13' <Predicate = (exitcond6)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader1" [buf4bug1.cpp:269]   --->   Operation 101 'br' <Predicate = (exitcond6)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 5.60>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%k_1 = phi i3 [ 0, %6 ], [ %k_3, %_ifconv ]"   --->   Operation 102 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (1.18ns)   --->   "%exitcond = icmp eq i3 %k_1, -4" [buf4bug1.cpp:282]   --->   Operation 103 'icmp' 'exitcond' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 104 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (1.68ns)   --->   "%k_3 = add i3 %k_1, 1" [buf4bug1.cpp:282]   --->   Operation 105 'add' 'k_3' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %_ifconv" [buf4bug1.cpp:282]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i3 %k_1 to i1" [buf4bug1.cpp:284]   --->   Operation 107 'trunc' 'tmp_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node buf_load_phi)   --->   "%buf_1_load_phi = select i1 %tmp_8, i8 %buf_1_1_3, i8 %buf_1_0_3" [buf4bug1.cpp:284]   --->   Operation 108 'select' 'buf_1_load_phi' <Predicate = (!exitcond & tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (1.37ns) (out node of the LUT)   --->   "%buf_0_load_phi = select i1 %tmp_8, i8 %buf_0_1_3, i8 %buf_0_0_3" [buf4bug1.cpp:284]   --->   Operation 109 'select' 'buf_0_load_phi' <Predicate = (!exitcond & !tmp_3)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (1.37ns) (out node of the LUT)   --->   "%buf_load_phi = select i1 %tmp_3, i8 %buf_1_load_phi, i8 %buf_0_load_phi" [buf4bug1.cpp:284]   --->   Operation 110 'select' 'buf_load_phi' <Predicate = (!exitcond)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (1.68ns)   --->   "%tmp1 = add i3 %tmp_9, %k_1" [buf4bug1.cpp:284]   --->   Operation 111 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%tmp10_cast = zext i3 %tmp1 to i5" [buf4bug1.cpp:284]   --->   Operation 112 'zext' 'tmp10_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (1.77ns)   --->   "%sum2 = add i5 %tmp10_cast, %tmp7_cast" [buf4bug1.cpp:284]   --->   Operation 113 'add' 'sum2' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%sum2_cast = zext i5 %sum2 to i64" [buf4bug1.cpp:284]   --->   Operation 114 'zext' 'sum2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr [16 x i8]* %data, i64 0, i64 %sum2_cast" [buf4bug1.cpp:284]   --->   Operation 115 'getelementptr' 'data_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (2.15ns)   --->   "store i8 %buf_load_phi, i8* %data_addr_1, align 1" [buf4bug1.cpp:284]   --->   Operation 116 'store' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "br label %7" [buf4bug1.cpp:282]   --->   Operation 117 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str15, i32 %tmp_6)" [buf4bug1.cpp:288]   --->   Operation 118 'specregionend' 'empty_12' <Predicate = (exitcond)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "br label %.preheader" [buf4bug1.cpp:281]   --->   Operation 119 'br' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', buf4bug1.cpp:254) [9]  (1.66 ns)

 <State 2>: 1.95ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', buf4bug1.cpp:254) [9]  (0 ns)
	'add' operation ('j', buf4bug1.cpp:254) [12]  (1.95 ns)

 <State 3>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('buf[1][1]') with incoming values : ('buf[1][1]', buf4bug1.cpp:234->buf4bug1.cpp:279) [23]  (1.66 ns)

 <State 4>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('buf_1_1_1', buf4bug1.cpp:234->buf4bug1.cpp:279) with incoming values : ('buf[1][1]', buf4bug1.cpp:273) ('buf[1][1]', buf4bug1.cpp:234->buf4bug1.cpp:279) [35]  (1.66 ns)

 <State 5>: 1.98ns
The critical path consists of the following:
	'icmp' operation ('exitcond3', buf4bug1.cpp:270) [40]  (0.937 ns)
	blocking operation 1.04 ns on control path)

 <State 6>: 5.61ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', buf4bug1.cpp:271) [55]  (0 ns)
	'add' operation ('tmp8', buf4bug1.cpp:273) [61]  (1.68 ns)
	'add' operation ('sum', buf4bug1.cpp:273) [63]  (1.78 ns)
	'getelementptr' operation ('data_addr', buf4bug1.cpp:273) [65]  (0 ns)
	'load' operation ('buf[0][1]', buf4bug1.cpp:273) on array 'data' [66]  (2.15 ns)

 <State 7>: 3.52ns
The critical path consists of the following:
	'load' operation ('buf[0][1]', buf4bug1.cpp:273) on array 'data' [66]  (2.15 ns)
	'select' operation ('buf[1][1]', buf4bug1.cpp:273) [70]  (1.37 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', buf4bug1.cpp:281) [95]  (1.66 ns)

 <State 10>: 1.98ns
The critical path consists of the following:
	'icmp' operation ('exitcond6', buf4bug1.cpp:281) [96]  (0.937 ns)
	blocking operation 1.04 ns on control path)

 <State 11>: 5.61ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', buf4bug1.cpp:282) [107]  (0 ns)
	'add' operation ('tmp1', buf4bug1.cpp:284) [117]  (1.68 ns)
	'add' operation ('sum2', buf4bug1.cpp:284) [119]  (1.78 ns)
	'getelementptr' operation ('data_addr_1', buf4bug1.cpp:284) [121]  (0 ns)
	'store' operation (buf4bug1.cpp:284) of variable 'buf_load_phi', buf4bug1.cpp:284 on array 'data' [122]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
