<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>system_zoom_0_8</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TDATA_NUM_BYTES">3</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TUSER_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.FREQ_HZ">150000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.CLK_DOMAIN">system_clk_wiz_0_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.TDATA_NUM_BYTES">3</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.TUSER_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.FREQ_HZ">150000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.CLK_DOMAIN">system_clk_wiz_0_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">m_axis:s_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.FREQ_HZ">150000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.CLK_DOMAIN">system_clk_wiz_0_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>zoom</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Jul 21 02:09:21 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1efba682</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1efba682</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>system_zoom_0_8</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Jul 21 02:09:21 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1efba682</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>zoom</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Jul 21 02:09:21 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:62e17daa</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>system_zoom_0_8</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Jul 21 02:09:21 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:62e17daa</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Jul 21 02:10:00 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1efba682</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sw_1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>btnU</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>btnD</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>btnL</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>btnR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x_cnt</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>y_cnt</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>H_ACTIVE</spirit:name>
        <spirit:displayName>H Active</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.H_ACTIVE">1920</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>V_ACTIVE</spirit:name>
        <spirit:displayName>V Active</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.V_ACTIVE">1080</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BOX_SIZE_OUT</spirit:name>
        <spirit:displayName>Box Size Out</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BOX_SIZE_OUT">256</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BOX_SIZE_IN</spirit:name>
        <spirit:displayName>Box Size In</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BOX_SIZE_IN">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ZOOM_FACTOR</spirit:name>
        <spirit:displayName>Zoom Factor</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ZOOM_FACTOR">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/59e8/zoom.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/system_zoom_0_8.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/59e8/zoom.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/system_zoom_0_8.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>system_zoom_0_8.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_zoom_0_8_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_zoom_0_8_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_zoom_0_8_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_zoom_0_8_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>zoom_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">system_zoom_0_8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>H_ACTIVE</spirit:name>
      <spirit:displayName>H Active</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.H_ACTIVE">1920</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>V_ACTIVE</spirit:name>
      <spirit:displayName>V Active</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.V_ACTIVE">1080</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BOX_SIZE_OUT</spirit:name>
      <spirit:displayName>Box Size Out</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BOX_SIZE_OUT">256</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BOX_SIZE_IN</spirit:name>
      <spirit:displayName>Box Size In</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BOX_SIZE_IN">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ZOOM_FACTOR</spirit:name>
      <spirit:displayName>Zoom Factor</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ZOOM_FACTOR">4</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>zoom_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ab36b_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45df58ca_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78096e9c_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3341187e_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@497ae289_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d3a7ad4_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d22cb0_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d24f08_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f79eda5_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b930214_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f4f123_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e32c2c5_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e5f1b68_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df56148_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e2ee39_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b10f2a_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bcbb9c1_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@646f4c7e_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c25993_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3268fe_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5331985c_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2081776a_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50403e43_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9bec2c_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5156651e_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f21a93a_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c55a321_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30319313_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@715c6f2b_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@677f3692_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e7ffb25_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3a3b52_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df7025d_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a0e6b76_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307131f1_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a50c0f5_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f07a03_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae40319_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c4982ee_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59833dff_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50fdab58_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ebf260_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138679d8_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334053a0_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42659b01_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5db0ce_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2085babd_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c6b2b1d_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f48664_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1665db2b_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c19512_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b651ec_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b5ece42_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d1a3d65_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b8b13cf_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56136c0b_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2466e11e_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73dfb343_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c26db98_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc8848e_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf731e8_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed366b5_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48e87190_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f46e4e_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31d47d8b_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e019ba_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5395c0db_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1027dd7e_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c9fb26_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1813206d_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e7df677_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec309c7_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe1950a_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c87ad34_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f322d9b_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1410af2b_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e61ef0_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c44a96_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3618f475_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67e181ae_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@455fc5d1_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e783c79_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7beaf667_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b73c4cc_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67867419_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49d1bb3b_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f28f7c6_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b09c76b_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2132ad9f_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c649c4_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30820bd9_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c1a83a_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f925e11_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@648bf9ff_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f3da988_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fdda9de_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5213c7dd_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11b7740e_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@313d6598_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@760abf2_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ffb4b9_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@102d43e5_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21ae85a2_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f1621d_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59cf4fe4_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5abf1a33_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b0c731_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11aa6cf0_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a62de7_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff9b991_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123bde3f_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea41a4_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6f515b_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c65f79b_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3390d5f7_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2223286_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b88b9e4_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594dbe37_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da242ca_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@515c792f_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72290601_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7538f518_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@133f8504_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65892cab_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40733b91_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cfe7ae2_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@787767be_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26229f4c_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65489e5_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157cea1_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f77a849_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50268639_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2935a02f_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c067c53_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7524b5ed_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b53e218_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f2cc07_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab9bb23_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@532af972_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@151508eb_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5422ece_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a98fedd_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3480a349_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63cae3fc_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da614fc_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@344336a1_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ddb4f0_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594cd631_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b8c6cf6_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ea809e_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b1da5d3_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5812e8_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3209e8a0_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2ff16f_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16490d6d_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da26432_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@493dff63_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11abb76c_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb6e10d_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7610ab59_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791c9c4c_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bac9691_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c9a5436_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616ffc6_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1218e1f1_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b5f0246_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@569a23ac_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41937b45_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@110e1ca3_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ab5634c_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bb988bc_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c4f30b8_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38892e08_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e66be88_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ee0477_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf6e7a3_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13106561_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e54022_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc2c413_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26435a80_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2502a9f3_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aff99c9_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2f54df_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b7bdc5_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@867e89b_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc642d3_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@592dae06_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f8e9de_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35fef879_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fbb2fe2_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62209659_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/zoom</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ARESETN.POLARITY" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.LAYERED_METADATA" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.LAYERED_METADATA" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="3e7581fb"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="652491e5"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="860a3856"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6720bc02"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="aa8d2fb3"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
