--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed May 15 14:07:06 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     topModule
Constraint file: topModule_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk502 [get_nets top_test0_c]
            350 items scored, 206 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 6.734ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \spi_0/spi_slave_0/rx_buf[7]_234  (from top_test0_c +)
   Destination:    FD1S3AX    D              \spi_0/spi_slave_0/miso_268  (to top_test0_c -)

   Delay:                   9.409ns  (15.7% logic, 84.3% route), 8 logic levels.

 Constraint Details:

      9.409ns data_path \spi_0/spi_slave_0/rx_buf[7]_234 to \spi_0/spi_slave_0/miso_268 violates
      2.500ns delay constraint less
     -0.175ns L_S requirement (totaling 2.675ns) by 6.734ns

 Path Details: \spi_0/spi_slave_0/rx_buf[7]_234 to \spi_0/spi_slave_0/miso_268

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \spi_0/spi_slave_0/rx_buf[7]_234 (from top_test0_c)
Route         1   e 1.020                                  \spi_0/spi_slave_0/rx_buf[7]
LUT4        ---     0.166              B to Z              \spi_0/spi_slave_0/i1300_4_lut
Route         2   e 1.158                                  spi_rx_data[7]
LUT4        ---     0.166              C to Z              i1272_4_lut_4_lut_4_lut
Route         4   e 1.297                                  spi_tx_data[7]
LUT4        ---     0.166              A to Z              \spi_0/spi_slave_0/i1184_4_lut_4_lut_3_lut_4_lut
Route         2   e 1.158                                  \spi_0/spi_slave_0/n2127
LUT4        ---     0.166              C to Z              \spi_0/spi_slave_0/i411_3_lut
Route         3   e 1.239                                  \spi_0/spi_slave_0/tx_buf[7]
LUT4        ---     0.166              B to Z              \spi_0/spi_slave_0/mux_226_Mux_1_i7_4_lut
Route         1   e 1.020                                  \spi_0/spi_slave_0/miso_N_403
LUT4        ---     0.166              D to Z              \spi_0/spi_slave_0/tx_buf_7__I_0_3_lut_4_lut
Route         1   e 0.020                                  \spi_0/spi_slave_0/miso_N_402
MUXL5       ---     0.116           ALUT to Z              \spi_0/spi_slave_0/miso_I_0
Route         1   e 1.020                                  \spi_0/spi_slave_0/miso_N_401
                  --------
                    9.409  (15.7% logic, 84.3% route), 8 logic levels.


Error:  The following path violates requirements by 5.550ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \spi_0/spi_slave_0/rx_buf[7]_234  (from top_test0_c +)
   Destination:    FD1S3DX    D              \spi_0/spi_slave_0/tx_buf_i0_i7_409_410_reset  (to top_test0_c -)

   Delay:                   8.225ns  (14.5% logic, 85.5% route), 6 logic levels.

 Constraint Details:

      8.225ns data_path \spi_0/spi_slave_0/rx_buf[7]_234 to \spi_0/spi_slave_0/tx_buf_i0_i7_409_410_reset violates
      2.500ns delay constraint less
     -0.175ns L_S requirement (totaling 2.675ns) by 5.550ns

 Path Details: \spi_0/spi_slave_0/rx_buf[7]_234 to \spi_0/spi_slave_0/tx_buf_i0_i7_409_410_reset

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \spi_0/spi_slave_0/rx_buf[7]_234 (from top_test0_c)
Route         1   e 1.020                                  \spi_0/spi_slave_0/rx_buf[7]
LUT4        ---     0.166              B to Z              \spi_0/spi_slave_0/i1300_4_lut
Route         2   e 1.158                                  spi_rx_data[7]
LUT4        ---     0.166              C to Z              i1272_4_lut_4_lut_4_lut
Route         4   e 1.297                                  spi_tx_data[7]
LUT4        ---     0.166              A to Z              \spi_0/spi_slave_0/i1184_4_lut_4_lut_3_lut_4_lut
Route         2   e 1.158                                  \spi_0/spi_slave_0/n2127
LUT4        ---     0.166              C to Z              \spi_0/spi_slave_0/i411_3_lut
Route         3   e 1.239                                  \spi_0/spi_slave_0/tx_buf[7]
LUT4        ---     0.166              D to Z              \spi_0/spi_slave_0/tx_buf_i1_i8_3_lut_4_lut
Route         2   e 1.158                                  \spi_0/spi_slave_0/n9
                  --------
                    8.225  (14.5% logic, 85.5% route), 6 logic levels.


Error:  The following path violates requirements by 5.550ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \spi_0/spi_slave_0/rx_buf[7]_234  (from top_test0_c +)
   Destination:    FD1S3BX    D              \spi_0/spi_slave_0/tx_buf_i0_i7_409_410_set  (to top_test0_c -)

   Delay:                   8.225ns  (14.5% logic, 85.5% route), 6 logic levels.

 Constraint Details:

      8.225ns data_path \spi_0/spi_slave_0/rx_buf[7]_234 to \spi_0/spi_slave_0/tx_buf_i0_i7_409_410_set violates
      2.500ns delay constraint less
     -0.175ns L_S requirement (totaling 2.675ns) by 5.550ns

 Path Details: \spi_0/spi_slave_0/rx_buf[7]_234 to \spi_0/spi_slave_0/tx_buf_i0_i7_409_410_set

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \spi_0/spi_slave_0/rx_buf[7]_234 (from top_test0_c)
Route         1   e 1.020                                  \spi_0/spi_slave_0/rx_buf[7]
LUT4        ---     0.166              B to Z              \spi_0/spi_slave_0/i1300_4_lut
Route         2   e 1.158                                  spi_rx_data[7]
LUT4        ---     0.166              C to Z              i1272_4_lut_4_lut_4_lut
Route         4   e 1.297                                  spi_tx_data[7]
LUT4        ---     0.166              A to Z              \spi_0/spi_slave_0/i1184_4_lut_4_lut_3_lut_4_lut
Route         2   e 1.158                                  \spi_0/spi_slave_0/n2127
LUT4        ---     0.166              C to Z              \spi_0/spi_slave_0/i411_3_lut
Route         3   e 1.239                                  \spi_0/spi_slave_0/tx_buf[7]
LUT4        ---     0.166              D to Z              \spi_0/spi_slave_0/tx_buf_i1_i8_3_lut_4_lut
Route         2   e 1.158                                  \spi_0/spi_slave_0/n9
                  --------
                    8.225  (14.5% logic, 85.5% route), 6 logic levels.

Warning: 9.234 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk501 [get_nets clkDivider_clko]
            60 items scored, 45 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.472ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \spi_ctrl_0/spi_current_state_FSM_i8  (from clkDivider_clko +)
   Destination:    FD1S3DX    D              \spi_ctrl_0/spi_current_state_FSM_i4  (to clkDivider_clko +)

   Delay:                   8.647ns  (13.8% logic, 86.2% route), 6 logic levels.

 Constraint Details:

      8.647ns data_path \spi_ctrl_0/spi_current_state_FSM_i8 to \spi_ctrl_0/spi_current_state_FSM_i4 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 3.472ns

 Path Details: \spi_ctrl_0/spi_current_state_FSM_i8 to \spi_ctrl_0/spi_current_state_FSM_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \spi_ctrl_0/spi_current_state_FSM_i8 (from clkDivider_clko)
Route         4   e 1.397                                  n478
LUT4        ---     0.166              C to Z              \spi_ctrl_0/i3_4_lut
Route         3   e 1.239                                  spi_rst_N_271
LUT4        ---     0.166              B to Z              \spi_ctrl_0/i1_2_lut_adj_18
Route         1   e 1.020                                  \spi_ctrl_0/spi_rst_N_272
LUT4        ---     0.166              C to Z              \spi_ctrl_0/i1221_4_lut
Route         8   e 1.435                                  spi_st_load_en
LUT4        ---     0.166              A to Z              ss_n_I_0_307_3_lut_rep_37_4_lut
Route         5   e 1.341                                  n1923
LUT4        ---     0.166              D to Z              \spi_ctrl_0/i51_4_lut
Route         1   e 1.020                                  \spi_ctrl_0/n676
                  --------
                    8.647  (13.8% logic, 86.2% route), 6 logic levels.


Error:  The following path violates requirements by 3.472ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \spi_ctrl_0/spi_current_state_FSM_i8  (from clkDivider_clko +)
   Destination:    FD1S3DX    D              \spi_ctrl_0/spi_current_state_FSM_i11  (to clkDivider_clko +)

   Delay:                   8.647ns  (13.8% logic, 86.2% route), 6 logic levels.

 Constraint Details:

      8.647ns data_path \spi_ctrl_0/spi_current_state_FSM_i8 to \spi_ctrl_0/spi_current_state_FSM_i11 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 3.472ns

 Path Details: \spi_ctrl_0/spi_current_state_FSM_i8 to \spi_ctrl_0/spi_current_state_FSM_i11

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \spi_ctrl_0/spi_current_state_FSM_i8 (from clkDivider_clko)
Route         4   e 1.397                                  n478
LUT4        ---     0.166              C to Z              \spi_ctrl_0/i3_4_lut
Route         3   e 1.239                                  spi_rst_N_271
LUT4        ---     0.166              B to Z              \spi_ctrl_0/i1_2_lut_adj_18
Route         1   e 1.020                                  \spi_ctrl_0/spi_rst_N_272
LUT4        ---     0.166              C to Z              \spi_ctrl_0/i1221_4_lut
Route         8   e 1.435                                  spi_st_load_en
LUT4        ---     0.166              A to Z              ss_n_I_0_307_3_lut_rep_37_4_lut
Route         5   e 1.341                                  n1923
LUT4        ---     0.166              D to Z              \spi_ctrl_0/i49_4_lut
Route         1   e 1.020                                  \spi_ctrl_0/n682
                  --------
                    8.647  (13.8% logic, 86.2% route), 6 logic levels.


Error:  The following path violates requirements by 3.472ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \spi_ctrl_0/spi_current_state_FSM_i8  (from clkDivider_clko +)
   Destination:    FD1S3DX    D              \spi_ctrl_0/spi_current_state_FSM_i3  (to clkDivider_clko +)

   Delay:                   8.647ns  (13.8% logic, 86.2% route), 6 logic levels.

 Constraint Details:

      8.647ns data_path \spi_ctrl_0/spi_current_state_FSM_i8 to \spi_ctrl_0/spi_current_state_FSM_i3 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 3.472ns

 Path Details: \spi_ctrl_0/spi_current_state_FSM_i8 to \spi_ctrl_0/spi_current_state_FSM_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \spi_ctrl_0/spi_current_state_FSM_i8 (from clkDivider_clko)
Route         4   e 1.397                                  n478
LUT4        ---     0.166              C to Z              \spi_ctrl_0/i3_4_lut
Route         3   e 1.239                                  spi_rst_N_271
LUT4        ---     0.166              B to Z              \spi_ctrl_0/i1_2_lut_adj_18
Route         1   e 1.020                                  \spi_ctrl_0/spi_rst_N_272
LUT4        ---     0.166              C to Z              \spi_ctrl_0/i1221_4_lut
Route         8   e 1.435                                  spi_st_load_en
LUT4        ---     0.166              A to Z              ss_n_I_0_307_3_lut_rep_37_4_lut
Route         5   e 1.341                                  n1923
LUT4        ---     0.166              D to Z              \spi_ctrl_0/i1_4_lut
Route         1   e 1.020                                  \spi_ctrl_0/n692
                  --------
                    8.647  (13.8% logic, 86.2% route), 6 logic levels.

Warning: 8.472 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk500 [get_nets pll_clko]
            151 items scored, 63 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.559ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \clockDivider_0/counter_243__i7  (from pll_clko +)
   Destination:    FD1S3IX    CD             \clockDivider_0/counter_243__i7  (to pll_clko +)

   Delay:                   5.734ns  (15.1% logic, 84.9% route), 4 logic levels.

 Constraint Details:

      5.734ns data_path \clockDivider_0/counter_243__i7 to \clockDivider_0/counter_243__i7 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.559ns

 Path Details: \clockDivider_0/counter_243__i7 to \clockDivider_0/counter_243__i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \clockDivider_0/counter_243__i7 (from pll_clko)
Route         2   e 1.258                                  \clockDivider_0/counter[7]
LUT4        ---     0.166              B to Z              \clockDivider_0/i1_3_lut
Route         1   e 1.020                                  \clockDivider_0/n1485
LUT4        ---     0.166              A to Z              \clockDivider_0/i1_4_lut
Route         2   e 1.158                                  \clockDivider_0/n705
LUT4        ---     0.166              A to Z              \clockDivider_0/i1161_2_lut
Route         8   e 1.435                                  \clockDivider_0/n573
                  --------
                    5.734  (15.1% logic, 84.9% route), 4 logic levels.


Error:  The following path violates requirements by 0.559ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \clockDivider_0/counter_243__i7  (from pll_clko +)
   Destination:    FD1S3IX    CD             \clockDivider_0/counter_243__i6  (to pll_clko +)

   Delay:                   5.734ns  (15.1% logic, 84.9% route), 4 logic levels.

 Constraint Details:

      5.734ns data_path \clockDivider_0/counter_243__i7 to \clockDivider_0/counter_243__i6 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.559ns

 Path Details: \clockDivider_0/counter_243__i7 to \clockDivider_0/counter_243__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \clockDivider_0/counter_243__i7 (from pll_clko)
Route         2   e 1.258                                  \clockDivider_0/counter[7]
LUT4        ---     0.166              B to Z              \clockDivider_0/i1_3_lut
Route         1   e 1.020                                  \clockDivider_0/n1485
LUT4        ---     0.166              A to Z              \clockDivider_0/i1_4_lut
Route         2   e 1.158                                  \clockDivider_0/n705
LUT4        ---     0.166              A to Z              \clockDivider_0/i1161_2_lut
Route         8   e 1.435                                  \clockDivider_0/n573
                  --------
                    5.734  (15.1% logic, 84.9% route), 4 logic levels.


Error:  The following path violates requirements by 0.559ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \clockDivider_0/counter_243__i7  (from pll_clko +)
   Destination:    FD1S3IX    CD             \clockDivider_0/counter_243__i5  (to pll_clko +)

   Delay:                   5.734ns  (15.1% logic, 84.9% route), 4 logic levels.

 Constraint Details:

      5.734ns data_path \clockDivider_0/counter_243__i7 to \clockDivider_0/counter_243__i5 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.559ns

 Path Details: \clockDivider_0/counter_243__i7 to \clockDivider_0/counter_243__i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \clockDivider_0/counter_243__i7 (from pll_clko)
Route         2   e 1.258                                  \clockDivider_0/counter[7]
LUT4        ---     0.166              B to Z              \clockDivider_0/i1_3_lut
Route         1   e 1.020                                  \clockDivider_0/n1485
LUT4        ---     0.166              A to Z              \clockDivider_0/i1_4_lut
Route         2   e 1.158                                  \clockDivider_0/n705
LUT4        ---     0.166              A to Z              \clockDivider_0/i1161_2_lut
Route         8   e 1.435                                  \clockDivider_0/n573
                  --------
                    5.734  (15.1% logic, 84.9% route), 4 logic levels.

Warning: 5.559 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 31.250000 -waveform { 0.000000 15.625000 } -name top_clk [ get_ports { top_clk } ]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk502 [get_nets top_test0_c]           |     5.000 ns|    18.468 ns|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk501 [get_nets clkDivider_clko]       |     5.000 ns|     8.472 ns|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk500 [get_nets pll_clko]              |     5.000 ns|     5.559 ns|     4 *
                                        |             |             |
create_clock -period 31.250000          |             |             |
-waveform { 0.000000 15.625000 } -name  |             |             |
top_clk [ get_ports { top_clk } ]       |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


3 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\spi_0/spi_slave_0/n1409                |       9|     110|     35.03%
                                        |        |        |
\spi_0/spi_slave_0/n14_adj_408          |       1|      72|     22.93%
                                        |        |        |
\clockDivider_0/n705                    |       2|      63|     20.06%
                                        |        |        |
\clockDivider_0/n573                    |       8|      56|     17.83%
                                        |        |        |
\spi_0/spi_slave_0/n10_adj_407          |       1|      36|     11.46%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 314  Score: 714317

Constraints cover  561 paths, 212 nets, and 408 connections (56.7% coverage)


Peak memory: 129089536 bytes, TRCE: 503808 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
