#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fdbac82bf00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_0x7fdbad008200 .param/l "AluOp_ADD" 1 3 9, C4<00000000000000000000000000000000>;
P_0x7fdbad008240 .param/l "AluOp_AND" 1 3 12, C4<00000000000000000000000000000011>;
P_0x7fdbad008280 .param/l "AluOp_DIV" 1 3 19, C4<00000000000000000000000000001010>;
P_0x7fdbad0082c0 .param/l "AluOp_MUL" 1 3 18, C4<00000000000000000000000000001001>;
P_0x7fdbad008300 .param/l "AluOp_OR" 1 3 13, C4<00000000000000000000000000000100>;
P_0x7fdbad008340 .param/l "AluOp_SLL" 1 3 15, C4<00000000000000000000000000000110>;
P_0x7fdbad008380 .param/l "AluOp_SRA" 1 3 17, C4<00000000000000000000000000001000>;
P_0x7fdbad0083c0 .param/l "AluOp_SRL" 1 3 16, C4<00000000000000000000000000000111>;
P_0x7fdbad008400 .param/l "AluOp_SUB" 1 3 10, C4<00000000000000000000000000000001>;
P_0x7fdbad008440 .param/l "AluOp_SUBU" 1 3 11, C4<00000000000000000000000000000010>;
P_0x7fdbad008480 .param/l "AluOp_XOR" 1 3 14, C4<00000000000000000000000000000101>;
P_0x7fdbad0084c0 .param/l "InstFormat_I" 1 3 3, +C4<00000000000000000000000000000001>;
P_0x7fdbad008500 .param/l "InstFormat_R" 1 3 2, +C4<00000000000000000000000000000000>;
P_0x7fdbad008540 .param/l "InstFormat_S" 1 3 4, +C4<00000000000000000000000000000010>;
P_0x7fdbad008580 .param/l "InstFormat_SB" 1 3 5, +C4<00000000000000000000000000000011>;
P_0x7fdbad0085c0 .param/l "InstFormat_U" 1 3 6, +C4<00000000000000000000000000000100>;
P_0x7fdbad008600 .param/l "InstFormat_UJ" 1 3 7, +C4<00000000000000000000000000000101>;
S_0x7fdbac81cf70 .scope module, "ctl_tb" "ctl_tb" 4 3;
 .timescale -9 -12;
P_0x7fdbad008800 .param/l "AluOp_ADD" 1 5 9, C4<00000000000000000000000000000000>;
P_0x7fdbad008840 .param/l "AluOp_AND" 1 5 12, C4<00000000000000000000000000000011>;
P_0x7fdbad008880 .param/l "AluOp_DIV" 1 5 19, C4<00000000000000000000000000001010>;
P_0x7fdbad0088c0 .param/l "AluOp_MUL" 1 5 18, C4<00000000000000000000000000001001>;
P_0x7fdbad008900 .param/l "AluOp_OR" 1 5 13, C4<00000000000000000000000000000100>;
P_0x7fdbad008940 .param/l "AluOp_SLL" 1 5 15, C4<00000000000000000000000000000110>;
P_0x7fdbad008980 .param/l "AluOp_SRA" 1 5 17, C4<00000000000000000000000000001000>;
P_0x7fdbad0089c0 .param/l "AluOp_SRL" 1 5 16, C4<00000000000000000000000000000111>;
P_0x7fdbad008a00 .param/l "AluOp_SUB" 1 5 10, C4<00000000000000000000000000000001>;
P_0x7fdbad008a40 .param/l "AluOp_SUBU" 1 5 11, C4<00000000000000000000000000000010>;
P_0x7fdbad008a80 .param/l "AluOp_XOR" 1 5 14, C4<00000000000000000000000000000101>;
P_0x7fdbad008ac0 .param/l "InstFormat_I" 1 5 3, +C4<00000000000000000000000000000001>;
P_0x7fdbad008b00 .param/l "InstFormat_R" 1 5 2, +C4<00000000000000000000000000000000>;
P_0x7fdbad008b40 .param/l "InstFormat_S" 1 5 4, +C4<00000000000000000000000000000010>;
P_0x7fdbad008b80 .param/l "InstFormat_SB" 1 5 5, +C4<00000000000000000000000000000011>;
P_0x7fdbad008bc0 .param/l "InstFormat_U" 1 5 6, +C4<00000000000000000000000000000100>;
P_0x7fdbad008c00 .param/l "InstFormat_UJ" 1 5 7, +C4<00000000000000000000000000000101>;
v0x7fdbac83d950_0 .net "aluop", 3 0, v0x7fdbac83cdd0_0;  1 drivers
v0x7fdbac83d9e0_0 .net "bsel", 0 0, v0x7fdbac83ce60_0;  1 drivers
v0x7fdbac83da70_0 .var "clk", 0 0;
v0x7fdbac83db00_0 .var "idata", 31 0;
v0x7fdbac83db90_0 .net "inst_format", 0 0, v0x7fdbac83d070_0;  1 drivers
v0x7fdbac83dc20_0 .net "inst_undef", 0 0, v0x7fdbac83d110_0;  1 drivers
v0x7fdbac83dcd0_0 .net "reg1", 4 0, L_0x7fdbac83f200;  1 drivers
v0x7fdbac83dd80_0 .net "reg2", 4 0, L_0x7fdbac83f2a0;  1 drivers
v0x7fdbac83de30_0 .net "regd", 4 0, L_0x7fdbac83f000;  1 drivers
v0x7fdbac83df60_0 .net "rmem", 0 0, v0x7fdbac83d420_0;  1 drivers
v0x7fdbac83dff0_0 .var "rst", 0 0;
v0x7fdbac83e080_0 .net "wbsel", 0 0, v0x7fdbac83d560_0;  1 drivers
v0x7fdbac83e130_0 .net "wmem", 0 0, v0x7fdbac83d600_0;  1 drivers
v0x7fdbac83e1e0_0 .net "wreg", 0 0, v0x7fdbac83d6a0_0;  1 drivers
S_0x7fdbac80b0e0 .scope module, "uut" "ctl" 4 19, 6 1 0, S_0x7fdbac81cf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "idata";
    .port_info 3 /OUTPUT 5 "reg1";
    .port_info 4 /OUTPUT 5 "reg2";
    .port_info 5 /OUTPUT 5 "regd";
    .port_info 6 /OUTPUT 4 "aluop";
    .port_info 7 /OUTPUT 1 "inst_format";
    .port_info 8 /OUTPUT 1 "inst_undef";
    .port_info 9 /OUTPUT 1 "wreg";
    .port_info 10 /OUTPUT 1 "rmem";
    .port_info 11 /OUTPUT 1 "wmem";
    .port_info 12 /OUTPUT 1 "wbsel";
    .port_info 13 /OUTPUT 1 "bsel";
P_0x7fdbad012400 .param/l "AluOp_ADD" 1 5 9, C4<00000000000000000000000000000000>;
P_0x7fdbad012440 .param/l "AluOp_AND" 1 5 12, C4<00000000000000000000000000000011>;
P_0x7fdbad012480 .param/l "AluOp_DIV" 1 5 19, C4<00000000000000000000000000001010>;
P_0x7fdbad0124c0 .param/l "AluOp_MUL" 1 5 18, C4<00000000000000000000000000001001>;
P_0x7fdbad012500 .param/l "AluOp_OR" 1 5 13, C4<00000000000000000000000000000100>;
P_0x7fdbad012540 .param/l "AluOp_SLL" 1 5 15, C4<00000000000000000000000000000110>;
P_0x7fdbad012580 .param/l "AluOp_SRA" 1 5 17, C4<00000000000000000000000000001000>;
P_0x7fdbad0125c0 .param/l "AluOp_SRL" 1 5 16, C4<00000000000000000000000000000111>;
P_0x7fdbad012600 .param/l "AluOp_SUB" 1 5 10, C4<00000000000000000000000000000001>;
P_0x7fdbad012640 .param/l "AluOp_SUBU" 1 5 11, C4<00000000000000000000000000000010>;
P_0x7fdbad012680 .param/l "AluOp_XOR" 1 5 14, C4<00000000000000000000000000000101>;
P_0x7fdbad0126c0 .param/l "InstFormat_I" 1 5 3, +C4<00000000000000000000000000000001>;
P_0x7fdbad012700 .param/l "InstFormat_R" 1 5 2, +C4<00000000000000000000000000000000>;
P_0x7fdbad012740 .param/l "InstFormat_S" 1 5 4, +C4<00000000000000000000000000000010>;
P_0x7fdbad012780 .param/l "InstFormat_SB" 1 5 5, +C4<00000000000000000000000000000011>;
P_0x7fdbad0127c0 .param/l "InstFormat_U" 1 5 6, +C4<00000000000000000000000000000100>;
P_0x7fdbad012800 .param/l "InstFormat_UJ" 1 5 7, +C4<00000000000000000000000000000101>;
v0x7fdbac822410_0 .net "Funct3", 2 0, L_0x7fdbac83f0e0;  1 drivers
v0x7fdbac83cca0_0 .net "Funct7", 6 0, L_0x7fdbac83f3b0;  1 drivers
v0x7fdbac83cd40_0 .net "OpCode", 6 0, L_0x7fdbac83ef20;  1 drivers
v0x7fdbac83cdd0_0 .var "aluop", 3 0;
v0x7fdbac83ce60_0 .var "bsel", 0 0;
v0x7fdbac83cf30_0 .net "clk", 0 0, v0x7fdbac83da70_0;  1 drivers
v0x7fdbac83cfc0_0 .net "idata", 31 0, v0x7fdbac83db00_0;  1 drivers
v0x7fdbac83d070_0 .var "inst_format", 0 0;
v0x7fdbac83d110_0 .var "inst_undef", 0 0;
v0x7fdbac83d220_0 .net "reg1", 4 0, L_0x7fdbac83f200;  alias, 1 drivers
v0x7fdbac83d2c0_0 .net "reg2", 4 0, L_0x7fdbac83f2a0;  alias, 1 drivers
v0x7fdbac83d370_0 .net "regd", 4 0, L_0x7fdbac83f000;  alias, 1 drivers
v0x7fdbac83d420_0 .var "rmem", 0 0;
v0x7fdbac83d4c0_0 .net "rst", 0 0, v0x7fdbac83dff0_0;  1 drivers
v0x7fdbac83d560_0 .var "wbsel", 0 0;
v0x7fdbac83d600_0 .var "wmem", 0 0;
v0x7fdbac83d6a0_0 .var "wreg", 0 0;
E_0x7fdbac80b3a0 .event posedge, v0x7fdbac83d4c0_0, v0x7fdbac83cf30_0;
L_0x7fdbac83ef20 .part v0x7fdbac83db00_0, 0, 7;
L_0x7fdbac83f000 .part v0x7fdbac83db00_0, 7, 5;
L_0x7fdbac83f0e0 .part v0x7fdbac83db00_0, 12, 3;
L_0x7fdbac83f200 .part v0x7fdbac83db00_0, 15, 5;
L_0x7fdbac83f2a0 .part v0x7fdbac83db00_0, 20, 5;
L_0x7fdbac83f3b0 .part v0x7fdbac83db00_0, 25, 7;
S_0x7fdbac813b50 .scope module, "dram" "dram" 7 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "write";
    .port_info 5 /OUTPUT 32 "rdata";
L_0x7fdbac83f5d0 .functor BUFZ 32, L_0x7fdbac83f450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdbac83e520_0 .net *"_ivl_0", 31 0, L_0x7fdbac83f450;  1 drivers
v0x7fdbac83e5b0_0 .net *"_ivl_3", 29 0, L_0x7fdbac83f4f0;  1 drivers
o0x7fdba0030668 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fdbac83e650_0 .net "addr", 31 0, o0x7fdba0030668;  0 drivers
o0x7fdba0030698 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdbac83e710_0 .net "clk", 0 0, o0x7fdba0030698;  0 drivers
v0x7fdbac83e7b0 .array "mem", 1023 0, 31 0;
v0x7fdbac83e890_0 .net "rdata", 31 0, L_0x7fdbac83f5d0;  1 drivers
o0x7fdba00306f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdbac83e940_0 .net "rst", 0 0, o0x7fdba00306f8;  0 drivers
o0x7fdba0030728 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fdbac83e9e0_0 .net "wdata", 31 0, o0x7fdba0030728;  0 drivers
o0x7fdba0030758 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdbac83ea90_0 .net "write", 0 0, o0x7fdba0030758;  0 drivers
E_0x7fdbac83e290 .event posedge, v0x7fdbac83e940_0, v0x7fdbac83e710_0;
L_0x7fdbac83f450 .array/port v0x7fdbac83e7b0, L_0x7fdbac83f4f0;
L_0x7fdbac83f4f0 .part o0x7fdba0030668, 2, 30;
S_0x7fdbac83e2d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 13, 7 13 0, S_0x7fdbac813b50;
 .timescale -9 -12;
v0x7fdbac83e490_0 .var/i "i", 31 0;
S_0x7fdbac813cc0 .scope module, "imem" "imem" 8 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data";
o0x7fdba00308a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fdbac83ec40_0 .net "addr", 31 0, o0x7fdba00308a8;  0 drivers
o0x7fdba00308d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdbac83ed00_0 .net "clk", 0 0, o0x7fdba00308d8;  0 drivers
v0x7fdbac83eda0_0 .var "data", 31 0;
v0x7fdbac83ee30 .array "mem", 1023 0, 31 0;
E_0x7fdbac83e840 .event posedge, v0x7fdbac83ed00_0;
    .scope S_0x7fdbac80b0e0;
T_0 ;
    %wait E_0x7fdbac80b3a0;
    %load/vec4 v0x7fdbac83d4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdbac83d6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdbac83d420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdbac83d600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdbac83d560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdbac83ce60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdbac83d070_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fdbac83cd40_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.11;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdbac83d070_0, 0;
    %load/vec4 v0x7fdbac822410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d110_0, 0;
    %jmp T_0.20;
T_0.12 ;
    %load/vec4 v0x7fdbac83cca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d110_0, 0;
    %jmp T_0.25;
T_0.21 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %jmp T_0.25;
T_0.22 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %jmp T_0.25;
T_0.23 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %jmp T_0.25;
T_0.25 ;
    %pop/vec4 1;
    %jmp T_0.20;
T_0.13 ;
    %load/vec4 v0x7fdbac83cca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d110_0, 0;
    %jmp T_0.29;
T_0.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %jmp T_0.29;
T_0.27 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %jmp T_0.29;
T_0.29 ;
    %pop/vec4 1;
    %jmp T_0.20;
T_0.14 ;
    %load/vec4 v0x7fdbac83cca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d110_0, 0;
    %jmp T_0.32;
T_0.30 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %jmp T_0.32;
T_0.32 ;
    %pop/vec4 1;
    %jmp T_0.20;
T_0.15 ;
    %load/vec4 v0x7fdbac83cca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d110_0, 0;
    %jmp T_0.36;
T_0.33 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %jmp T_0.36;
T_0.34 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %jmp T_0.36;
T_0.36 ;
    %pop/vec4 1;
    %jmp T_0.20;
T_0.16 ;
    %load/vec4 v0x7fdbac83cca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d110_0, 0;
    %jmp T_0.39;
T_0.37 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %jmp T_0.39;
T_0.39 ;
    %pop/vec4 1;
    %jmp T_0.20;
T_0.17 ;
    %load/vec4 v0x7fdbac83cca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d110_0, 0;
    %jmp T_0.43;
T_0.40 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %jmp T_0.43;
T_0.41 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %jmp T_0.43;
T_0.43 ;
    %pop/vec4 1;
    %jmp T_0.20;
T_0.18 ;
    %load/vec4 v0x7fdbac83cca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.44, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d110_0, 0;
    %jmp T_0.46;
T_0.44 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %jmp T_0.46;
T_0.46 ;
    %pop/vec4 1;
    %jmp T_0.20;
T_0.20 ;
    %pop/vec4 1;
    %jmp T_0.11;
T_0.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d560_0, 0;
    %load/vec4 v0x7fdbac83cca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.47, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_0.48, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d110_0, 0;
    %jmp T_0.51;
T_0.47 ;
    %jmp T_0.51;
T_0.48 ;
    %jmp T_0.51;
T_0.49 ;
    %jmp T_0.51;
T_0.51 ;
    %pop/vec4 1;
    %jmp T_0.11;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83ce60_0, 0;
    %load/vec4 v0x7fdbac822410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.53, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.54, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.55, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.56, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.57, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.58, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d110_0, 0;
    %jmp T_0.60;
T_0.52 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %jmp T_0.60;
T_0.53 ;
    %load/vec4 v0x7fdbac83cca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.61, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d110_0, 0;
    %jmp T_0.63;
T_0.61 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %jmp T_0.63;
T_0.63 ;
    %pop/vec4 1;
    %jmp T_0.60;
T_0.54 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %jmp T_0.60;
T_0.55 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %jmp T_0.60;
T_0.56 ;
    %load/vec4 v0x7fdbac83cca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.64, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d110_0, 0;
    %jmp T_0.66;
T_0.64 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %jmp T_0.66;
T_0.66 ;
    %pop/vec4 1;
    %jmp T_0.60;
T_0.57 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %jmp T_0.60;
T_0.58 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %jmp T_0.60;
T_0.60 ;
    %pop/vec4 1;
    %jmp T_0.11;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdbac83d070_0, 0;
    %load/vec4 v0x7fdbac822410_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.67, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d110_0, 0;
    %jmp T_0.69;
T_0.67 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %jmp T_0.69;
T_0.69 ;
    %pop/vec4 1;
    %jmp T_0.11;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d070_0, 0;
    %load/vec4 v0x7fdbac822410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.70, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.71, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.72, 6;
    %jmp T_0.74;
T_0.70 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %jmp T_0.74;
T_0.71 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %jmp T_0.74;
T_0.72 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fdbac83cdd0_0, 0;
    %jmp T_0.74;
T_0.74 ;
    %pop/vec4 1;
    %jmp T_0.11;
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdbac83d070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d6a0_0, 0;
    %jmp T_0.11;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d6a0_0, 0;
    %jmp T_0.11;
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdbac83d6a0_0, 0;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fdbac81cf70;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdbac83da70_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0x7fdbac83da70_0;
    %inv;
    %store/vec4 v0x7fdbac83da70_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x7fdbac81cf70;
T_2 ;
    %vpi_call/w 4 45 "$dumpfile", "ctl.vcd" {0 0 0};
    %vpi_call/w 4 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fdbac81cf70 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdbac83dff0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdbac83db00_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdbac83dff0_0, 0, 1;
    %pushi/vec4 10782131, 0, 32;
    %store/vec4 v0x7fdbac83db00_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x7fdbac83d950_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/1 T_2.3, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x7fdbac83e1e0_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_2.3;
    %jmp/1 T_2.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x7fdbac83db90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_2.2;
    %jmp/0xz  T_2.0, 6;
    %vpi_call/w 4 59 "$display", "Test Failed for ADD instruction" {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call/w 4 61 "$display", "Test Passed for ADD instruction" {0 0 0};
T_2.1 ;
    %pushi/vec4 1084523955, 0, 32;
    %store/vec4 v0x7fdbac83db00_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x7fdbac83d950_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/1 T_2.7, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x7fdbac83e1e0_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_2.7;
    %jmp/1 T_2.6, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x7fdbac83db90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_2.6;
    %jmp/0xz  T_2.4, 6;
    %vpi_call/w 4 72 "$display", "Test Failed for SUB instruction" {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call/w 4 74 "$display", "Test Passed for SUB instruction" {0 0 0};
T_2.5 ;
    %vpi_call/w 4 78 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fdbac813b50;
T_3 ;
    %wait E_0x7fdbac83e290;
    %load/vec4 v0x7fdbac83e940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %fork t_1, S_0x7fdbac83e2d0;
    %jmp t_0;
    .scope S_0x7fdbac83e2d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdbac83e490_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x7fdbac83e490_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fdbac83e490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdbac83e7b0, 0, 4;
    %load/vec4 v0x7fdbac83e490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdbac83e490_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x7fdbac813b50;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fdbac83ea90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x7fdbac83e9e0_0;
    %load/vec4 v0x7fdbac83e650_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdbac83e7b0, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fdbac813cc0;
T_4 ;
    %vpi_call/w 8 8 "$readmemb", "imem.txt", v0x7fdbac83ee30 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fdbac813cc0;
T_5 ;
    %wait E_0x7fdbac83e840;
    %load/vec4 v0x7fdbac83ec40_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x7fdbac83ee30, 4;
    %assign/vec4 v0x7fdbac83eda0_0, 0;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "riscv_def.sv";
    "ctl_tb.sv";
    "./riscv_def.sv";
    "ctl.sv";
    "dram.sv";
    "imem.sv";
