#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Fri Nov 24 13:28:14 2017
# Process ID: 10224
# Current directory: D:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.runs/synth_1
# Command line: vivado.exe -log STU_ID_BASYS3_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source STU_ID_BASYS3_wrapper.tcl
# Log file: D:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.runs/synth_1/STU_ID_BASYS3_wrapper.vds
# Journal file: D:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source STU_ID_BASYS3_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/digital/Digital-Experiment/source_lib/74IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2015.3/data/ip'.
Command: synth_design -top STU_ID_BASYS3_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-86] Your Synthesis license expires in 0 day(s)
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 276.500 ; gain = 104.750
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'STU_ID_BASYS3_wrapper' [D:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/hdl/STU_ID_BASYS3_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'STU_ID_BASYS3' [D:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/hdl/STU_ID_BASYS3.v:13]
INFO: [Synth 8-638] synthesizing module 'STU_ID_BASYS3_BCD2SEG7_0_0' [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ip/STU_ID_BASYS3_BCD2SEG7_0_0/synth/STU_ID_BASYS3_BCD2SEG7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'BCD2SEG7' [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ipshared/xilinx.com/bcd2seg7_v1_0/BCD2SEG7.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ipshared/xilinx.com/bcd2seg7_v1_0/BCD2SEG7.v:43]
INFO: [Synth 8-256] done synthesizing module 'BCD2SEG7' (1#1) [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ipshared/xilinx.com/bcd2seg7_v1_0/BCD2SEG7.v:23]
INFO: [Synth 8-256] done synthesizing module 'STU_ID_BASYS3_BCD2SEG7_0_0' (2#1) [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ip/STU_ID_BASYS3_BCD2SEG7_0_0/synth/STU_ID_BASYS3_BCD2SEG7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'STU_ID_BASYS3_clk_div_0_0' [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ip/STU_ID_BASYS3_clk_div_0_0/synth/STU_ID_BASYS3_clk_div_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'clk_div' [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ipshared/xilinx.com/clk_div_v1_0/clk_div.v:23]
	Parameter N bound to: 99999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div' (3#1) [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ipshared/xilinx.com/clk_div_v1_0/clk_div.v:23]
INFO: [Synth 8-256] done synthesizing module 'STU_ID_BASYS3_clk_div_0_0' (4#1) [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ip/STU_ID_BASYS3_clk_div_0_0/synth/STU_ID_BASYS3_clk_div_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'STU_ID_BASYS3_decimal_counter_0_0' [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ip/STU_ID_BASYS3_decimal_counter_0_0/synth/STU_ID_BASYS3_decimal_counter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'decimal_counter' [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ipshared/xilinx.com/decimal_counter_v1_0/decimal_counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'decimal_counter' (5#1) [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ipshared/xilinx.com/decimal_counter_v1_0/decimal_counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'STU_ID_BASYS3_decimal_counter_0_0' (6#1) [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ip/STU_ID_BASYS3_decimal_counter_0_0/synth/STU_ID_BASYS3_decimal_counter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'STU_ID_BASYS3_decode138_0_0' [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ip/STU_ID_BASYS3_decode138_0_0/synth/STU_ID_BASYS3_decode138_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'decode138' [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ipshared/xilinx.com/decode138_v1_0/decode138.v:23]
INFO: [Synth 8-256] done synthesizing module 'decode138' (7#1) [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ipshared/xilinx.com/decode138_v1_0/decode138.v:23]
INFO: [Synth 8-256] done synthesizing module 'STU_ID_BASYS3_decode138_0_0' (8#1) [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ip/STU_ID_BASYS3_decode138_0_0/synth/STU_ID_BASYS3_decode138_0_0.v:57]
WARNING: [Synth 8-350] instance 'decode138_0' of module 'STU_ID_BASYS3_decode138_0_0' requires 14 connections, but only 10 given [D:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/hdl/STU_ID_BASYS3.v:125]
INFO: [Synth 8-638] synthesizing module 'STU_ID_BASYS3_decode138_0_1' [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ip/STU_ID_BASYS3_decode138_0_1/synth/STU_ID_BASYS3_decode138_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'STU_ID_BASYS3_decode138_0_1' (9#1) [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ip/STU_ID_BASYS3_decode138_0_1/synth/STU_ID_BASYS3_decode138_0_1.v:57]
WARNING: [Synth 8-350] instance 'decode138_1' of module 'STU_ID_BASYS3_decode138_0_1' requires 14 connections, but only 10 given [D:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/hdl/STU_ID_BASYS3.v:136]
INFO: [Synth 8-638] synthesizing module 'STU_ID_BASYS3_four_2_input_and_gate_0_0' [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ip/STU_ID_BASYS3_four_2_input_and_gate_0_0/synth/STU_ID_BASYS3_four_2_input_and_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'four_2_input_and_gate' [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ipshared/xilinx.com/four_2_input_and_gate_v1_0/four_2_input_and_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'four_2_input_and_gate' (10#1) [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ipshared/xilinx.com/four_2_input_and_gate_v1_0/four_2_input_and_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'STU_ID_BASYS3_four_2_input_and_gate_0_0' (11#1) [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ip/STU_ID_BASYS3_four_2_input_and_gate_0_0/synth/STU_ID_BASYS3_four_2_input_and_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'STU_ID_BASYS3_four_2_input_or_gate_0_0' [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ip/STU_ID_BASYS3_four_2_input_or_gate_0_0/synth/STU_ID_BASYS3_four_2_input_or_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'four_2_input_or_gate' [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ipshared/xilinx.com/four_2_input_or_gate_v1_0/four_2_input_or_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'four_2_input_or_gate' (12#1) [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ipshared/xilinx.com/four_2_input_or_gate_v1_0/four_2_input_or_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'STU_ID_BASYS3_four_2_input_or_gate_0_0' (13#1) [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ip/STU_ID_BASYS3_four_2_input_or_gate_0_0/synth/STU_ID_BASYS3_four_2_input_or_gate_0_0.v:57]
WARNING: [Synth 8-350] instance 'four_2_input_or_gate_0' of module 'STU_ID_BASYS3_four_2_input_or_gate_0_0' requires 12 connections, but only 10 given [D:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/hdl/STU_ID_BASYS3.v:160]
INFO: [Synth 8-638] synthesizing module 'STU_ID_BASYS3_six_not_gate_0_1' [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ip/STU_ID_BASYS3_six_not_gate_0_1/synth/STU_ID_BASYS3_six_not_gate_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'six_not_gate' [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ipshared/xilinx.com/six_not_gate_v1_0/six_not_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'six_not_gate' (14#1) [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ipshared/xilinx.com/six_not_gate_v1_0/six_not_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'STU_ID_BASYS3_six_not_gate_0_1' (15#1) [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ip/STU_ID_BASYS3_six_not_gate_0_1/synth/STU_ID_BASYS3_six_not_gate_0_1.v:57]
WARNING: [Synth 8-350] instance 'six_not_gate_0' of module 'STU_ID_BASYS3_six_not_gate_0_1' requires 12 connections, but only 8 given [D:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/hdl/STU_ID_BASYS3.v:171]
INFO: [Synth 8-638] synthesizing module 'STU_ID_BASYS3_six_not_gate_1_0' [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ip/STU_ID_BASYS3_six_not_gate_1_0/synth/STU_ID_BASYS3_six_not_gate_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'STU_ID_BASYS3_six_not_gate_1_0' (16#1) [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ip/STU_ID_BASYS3_six_not_gate_1_0/synth/STU_ID_BASYS3_six_not_gate_1_0.v:57]
WARNING: [Synth 8-350] instance 'six_not_gate_1' of module 'STU_ID_BASYS3_six_not_gate_1_0' requires 12 connections, but only 10 given [D:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/hdl/STU_ID_BASYS3.v:180]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/hdl/STU_ID_BASYS3.v:191]
INFO: [Synth 8-638] synthesizing module 'STU_ID_BASYS3_two_4_input_nand_gate_0_0' [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ip/STU_ID_BASYS3_two_4_input_nand_gate_0_0/synth/STU_ID_BASYS3_two_4_input_nand_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'two_4_input_nand_gate' [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ipshared/xilinx.com/two_4_input_nand_gate_v1_0/two_4_input_nand_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'two_4_input_nand_gate' (17#1) [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ipshared/xilinx.com/two_4_input_nand_gate_v1_0/two_4_input_nand_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'STU_ID_BASYS3_two_4_input_nand_gate_0_0' (18#1) [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ip/STU_ID_BASYS3_two_4_input_nand_gate_0_0/synth/STU_ID_BASYS3_two_4_input_nand_gate_0_0.v:57]
WARNING: [Synth 8-350] instance 'two_4_input_nand_gate_0' of module 'STU_ID_BASYS3_two_4_input_nand_gate_0_0' requires 10 connections, but only 8 given [D:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/hdl/STU_ID_BASYS3.v:191]
INFO: [Synth 8-256] done synthesizing module 'STU_ID_BASYS3' (19#1) [D:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/hdl/STU_ID_BASYS3.v:13]
INFO: [Synth 8-256] done synthesizing module 'STU_ID_BASYS3_wrapper' (20#1) [D:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/hdl/STU_ID_BASYS3_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 313.664 ; gain = 141.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 313.664 ; gain = 141.914
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/constrs_1/new/STU_ID_BASYS3_wrapper.xdc]
Finished Parsing XDC File [D:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/constrs_1/new/STU_ID_BASYS3_wrapper.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/constrs_1/new/STU_ID_BASYS3_wrapper.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/STU_ID_BASYS3_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/STU_ID_BASYS3_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 592.199 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 592.199 ; gain = 420.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 592.199 ; gain = 420.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for STU_ID_BASYS3_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for STU_ID_BASYS3_i/BCD2SEG7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for STU_ID_BASYS3_i/clk_div_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for STU_ID_BASYS3_i/decimal_counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for STU_ID_BASYS3_i/decode138_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for STU_ID_BASYS3_i/decode138_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for STU_ID_BASYS3_i/four_2_input_and_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for STU_ID_BASYS3_i/four_2_input_or_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for STU_ID_BASYS3_i/six_not_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for STU_ID_BASYS3_i/six_not_gate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for STU_ID_BASYS3_i/two_4_input_nand_gate_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 592.199 ; gain = 420.449
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "count1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'a_to_g_reg' [d:/digital/Digital-Experiment/student-ID-basys3/student-ID-basys3.srcs/sources_1/bd/STU_ID_BASYS3/ipshared/xilinx.com/bcd2seg7_v1_0/BCD2SEG7.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 592.199 ; gain = 420.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	  19 Input      7 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BCD2SEG7 
Detailed RTL Component Info : 
+---Muxes : 
	  19 Input      7 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module decimal_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
Module decode138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 592.199 ; gain = 420.449
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 592.199 ; gain = 420.449
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 592.199 ; gain = 420.449

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 592.199 ; gain = 420.449
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 592.199 ; gain = 420.449

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 592.199 ; gain = 420.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 592.199 ; gain = 420.449
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 592.199 ; gain = 420.449

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 592.199 ; gain = 420.449
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 592.199 ; gain = 420.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 592.199 ; gain = 420.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 592.199 ; gain = 420.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 592.199 ; gain = 420.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 592.199 ; gain = 420.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 592.199 ; gain = 420.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 592.199 ; gain = 420.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    47|
|4     |LUT2   |    13|
|5     |LUT3   |     3|
|6     |LUT4   |     9|
|7     |LUT5   |     7|
|8     |LUT6   |    33|
|9     |FDCE   |     4|
|10    |FDPE   |     2|
|11    |FDRE   |    33|
|12    |LD     |     7|
|13    |LDC    |     2|
|14    |IBUF   |     3|
|15    |IOBUF  |     1|
|16    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+----------------------------------------+------+
|      |Instance                    |Module                                  |Cells |
+------+----------------------------+----------------------------------------+------+
|1     |top                         |                                        |   184|
|2     |  STU_ID_BASYS3_i           |STU_ID_BASYS3                           |   169|
|3     |    BCD2SEG7_0              |STU_ID_BASYS3_BCD2SEG7_0_0              |    28|
|4     |      inst                  |BCD2SEG7                                |    24|
|5     |    clk_div_0               |STU_ID_BASYS3_clk_div_0_0               |    83|
|6     |      inst                  |clk_div                                 |    83|
|7     |    decimal_counter_0       |STU_ID_BASYS3_decimal_counter_0_0       |    20|
|8     |      inst                  |decimal_counter                         |    20|
|9     |    decode138_0             |STU_ID_BASYS3_decode138_0_0             |     8|
|10    |      inst                  |decode138_0                             |     8|
|11    |    decode138_1             |STU_ID_BASYS3_decode138_0_1             |     8|
|12    |      inst                  |decode138                               |     8|
|13    |    four_2_input_and_gate_0 |STU_ID_BASYS3_four_2_input_and_gate_0_0 |     4|
|14    |    four_2_input_or_gate_0  |STU_ID_BASYS3_four_2_input_or_gate_0_0  |     4|
|15    |    six_not_gate_0          |STU_ID_BASYS3_six_not_gate_0_1          |     6|
|16    |    six_not_gate_1          |STU_ID_BASYS3_six_not_gate_1_0          |     6|
|17    |    two_4_input_nand_gate_0 |STU_ID_BASYS3_two_4_input_nand_gate_0_0 |     2|
|18    |      inst                  |two_4_input_nand_gate                   |     2|
+------+----------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 592.199 ; gain = 420.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 592.199 ; gain = 112.242
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 592.199 ; gain = 420.449
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 6 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LD => LDCE: 7 instances
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 592.199 ; gain = 392.141
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 592.199 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 24 13:28:35 2017...
