Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Jul 26 18:14:17 2022
| Host         : Karim-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                4           
TIMING-6   Critical Warning  No common primary clock between related clocks                    9           
TIMING-7   Critical Warning  No common node between related clocks                             5           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         2           
DPIR-1     Warning           Asynchronous driver check                                         104         
TIMING-9   Warning           Unknown CDC Logic                                                 1           
TIMING-15  Warning           Large hold violation on inter-clock path                          14          
TIMING-18  Warning           Missing input or output delay                                     15          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           
XDCB-5     Warning           Runtime inefficient way to find pin objects                       26          
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name            4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (319)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (319)
--------------------------------
 There are 319 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.073        0.000                      0                  986       -4.382      -61.124                     14                  986        2.000        0.000                       0                   408  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
DAC_Clk                            {0.000 5.000}        10.000          100.000         
  ZmodDAC_ClkIO                    {0.000 5.000}        10.000          100.000         
  ZmodDAC_ClkIn                    {0.000 5.000}        10.000          100.000         
DAC_InIO_Clk                       {2.500 7.500}        10.000          100.000         
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_100_design_1_clk_wiz_0_0_1   {0.000 5.000}        10.000          100.000         
  clk_100n_design_1_clk_wiz_0_0_1  {2.500 7.500}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         
sys_clock                          {0.000 4.000}        8.000           125.000         
  clk_100_design_1_clk_wiz_0_0     {0.000 5.000}        10.000          100.000         
  clk_100n_design_1_clk_wiz_0_0    {2.500 7.500}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DAC_Clk                                                                                                                                                                              4.500        0.000                       0                     4  
DAC_InIO_Clk                             3.181        0.000                      0                  110        0.206        0.000                      0                  110        4.500        0.000                       0                    77  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_100_design_1_clk_wiz_0_0_1         2.959        0.000                      0                  482        0.132        0.000                      0                  482        4.500        0.000                       0                   317  
  clk_100n_design_1_clk_wiz_0_0_1                                                                                                                                                    4.500        0.000                       0                     6  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  
sys_clock                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_100_design_1_clk_wiz_0_0           2.958        0.000                      0                  482        0.132        0.000                      0                  482        4.500        0.000                       0                   317  
  clk_100n_design_1_clk_wiz_0_0                                                                                                                                                      4.500        0.000                       0                     6  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
DAC_InIO_Clk                    ZmodDAC_ClkIO                         1.073        0.000                      0                   14        0.914        0.000                      0                   14  
clk_100_design_1_clk_wiz_0_0_1  ZmodDAC_ClkIO                         5.431        0.000                      0                   14       -4.382      -61.117                     14                   14  
clk_100_design_1_clk_wiz_0_0    ZmodDAC_ClkIO                         5.431        0.000                      0                   14       -4.382      -61.124                     14                   14  
clk_100_design_1_clk_wiz_0_0_1  DAC_InIO_Clk                          3.023        0.000                      0                   28        4.921        0.000                      0                   28  
clk_100_design_1_clk_wiz_0_0    DAC_InIO_Clk                          3.023        0.000                      0                   28        4.920        0.000                      0                   28  
clk_100_design_1_clk_wiz_0_0    clk_100_design_1_clk_wiz_0_0_1        2.958        0.000                      0                  482        0.060        0.000                      0                  482  
clk_100_design_1_clk_wiz_0_0_1  clk_100_design_1_clk_wiz_0_0          2.958        0.000                      0                  482        0.060        0.000                      0                  482  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                DAC_Clk                          DAC_Clk                                6.852        0.000                      0                    2        0.929        0.000                      0                    2  
**async_default**                DAC_InIO_Clk                     DAC_InIO_Clk                           6.657        0.000                      0                   57        0.870        0.000                      0                   57  
**async_default**                clk_100_design_1_clk_wiz_0_0     clk_100_design_1_clk_wiz_0_0           5.859        0.000                      0                  277        0.715        0.000                      0                  277  
**async_default**                clk_100_design_1_clk_wiz_0_0_1   clk_100_design_1_clk_wiz_0_0           5.859        0.000                      0                  277        0.643        0.000                      0                  277  
**async_default**                clk_100_design_1_clk_wiz_0_0     clk_100_design_1_clk_wiz_0_0_1         5.859        0.000                      0                  277        0.643        0.000                      0                  277  
**async_default**                clk_100_design_1_clk_wiz_0_0_1   clk_100_design_1_clk_wiz_0_0_1         5.860        0.000                      0                  277        0.715        0.000                      0                  277  
**async_default**                clk_100n_design_1_clk_wiz_0_0    clk_100n_design_1_clk_wiz_0_0          7.201        0.000                      0                    2        0.801        0.000                      0                    2  
**async_default**                clk_100n_design_1_clk_wiz_0_0_1  clk_100n_design_1_clk_wiz_0_0          7.201        0.000                      0                    2        0.729        0.000                      0                    2  
**async_default**                clk_100n_design_1_clk_wiz_0_0    clk_100n_design_1_clk_wiz_0_0_1        7.201        0.000                      0                    2        0.729        0.000                      0                    2  
**async_default**                clk_100n_design_1_clk_wiz_0_0_1  clk_100n_design_1_clk_wiz_0_0_1        7.202        0.000                      0                    2        0.801        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                                                            DAC_Clk                          
(none)                           DAC_Clk                          DAC_Clk                          
(none)                                                            DAC_InIO_Clk                     
(none)                           DAC_InIO_Clk                     DAC_InIO_Clk                     
(none)                           clk_100_design_1_clk_wiz_0_0     DAC_InIO_Clk                     
(none)                           clk_100_design_1_clk_wiz_0_0_1   DAC_InIO_Clk                     
(none)                                                            clk_100_design_1_clk_wiz_0_0     
(none)                           clk_100_design_1_clk_wiz_0_0     clk_100_design_1_clk_wiz_0_0     
(none)                           clk_100_design_1_clk_wiz_0_0_1   clk_100_design_1_clk_wiz_0_0     
(none)                                                            clk_100_design_1_clk_wiz_0_0_1   
(none)                           clk_100_design_1_clk_wiz_0_0     clk_100_design_1_clk_wiz_0_0_1   
(none)                           clk_100_design_1_clk_wiz_0_0_1   clk_100_design_1_clk_wiz_0_0_1   
(none)                                                            clk_100n_design_1_clk_wiz_0_0    
(none)                           clk_100n_design_1_clk_wiz_0_0    clk_100n_design_1_clk_wiz_0_0    
(none)                           clk_100n_design_1_clk_wiz_0_0_1  clk_100n_design_1_clk_wiz_0_0    
(none)                                                            clk_100n_design_1_clk_wiz_0_0_1  
(none)                           clk_100n_design_1_clk_wiz_0_0    clk_100n_design_1_clk_wiz_0_0_1  
(none)                           clk_100n_design_1_clk_wiz_0_0_1  clk_100n_design_1_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           DAC_Clk                                                           
(none)                           clk_100_design_1_clk_wiz_0_0                                      
(none)                           clk_100_design_1_clk_wiz_0_0_1                                    
(none)                           clk_100n_design_1_clk_wiz_0_0                                     
(none)                           clk_100n_design_1_clk_wiz_0_0_1                                   
(none)                           clkfbout_design_1_clk_wiz_0_0                                     
(none)                           clkfbout_design_1_clk_wiz_0_0_1                                   
(none)                                                            clk_100_design_1_clk_wiz_0_0     
(none)                                                            clk_100_design_1_clk_wiz_0_0_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  DAC_Clk
  To Clock:  DAC_Clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DAC_Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/ZmodAWGController_1/U0/DAC_Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     ODDR/C   n/a            1.474         10.000      8.526      OLOGIC_X1Y74   design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/C
Min Period        n/a     ODDR/C   n/a            1.474         10.000      8.526      OLOGIC_X1Y72   design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y55  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y55  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y55  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y55  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y55  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y55  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y55  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y55  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y55  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y55  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  DAC_InIO_Clk
  To Clock:  DAC_InIO_Clk

Setup :            0  Failing Endpoints,  Worst Slack        3.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh2In_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.091ns  (logic 0.842ns (27.242%)  route 2.249ns (72.758%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 14.198 - 12.500 ) 
    Source Clock Delay      (SCD):    1.785ns = ( 4.285 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785     4.285    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y53        FDCE (Prop_fdce_C_Q)         0.419     4.704 f  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[5]/Q
                         net (fo=3, routed)           1.216     5.920    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/Q[5]
    SLICE_X102Y50        LUT6 (Prop_lut6_I1_O)        0.299     6.219 r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0_i_3__0/O
                         net (fo=1, routed)           0.466     6.685    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0_i_3__0_n_0
    SLICE_X102Y50        LUT4 (Prop_lut4_I3_O)        0.124     6.809 r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0_i_1__0/O
                         net (fo=1, routed)           0.567     7.376    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cDataRaw18bSigned[0]
    DSP48_X4Y21          DSP48E1                                      r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.698    14.198    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y21          DSP48E1                                      r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.151    14.350    
                         clock uncertainty           -0.071    14.278    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722    10.556    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.556    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  3.181    

Slack (MET) :             3.345ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh1In_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.928ns  (logic 0.766ns (26.165%)  route 2.162ns (73.835%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 14.199 - 12.500 ) 
    Source Clock Delay      (SCD):    1.785ns = ( 4.285 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785     4.285    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y53        FDCE (Prop_fdce_C_Q)         0.518     4.803 f  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[5]/Q
                         net (fo=3, routed)           1.227     6.030    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/Q[5]
    SLICE_X103Y51        LUT6 (Prop_lut6_I1_O)        0.124     6.154 r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0_i_3/O
                         net (fo=1, routed)           0.403     6.557    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0_i_3_n_0
    SLICE_X103Y52        LUT4 (Prop_lut4_I3_O)        0.124     6.681 r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0_i_1/O
                         net (fo=1, routed)           0.532     7.213    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cDataRaw18bSigned[0]
    DSP48_X4Y20          DSP48E1                                      r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.699    14.199    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y20          DSP48E1                                      r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.151    14.351    
                         clock uncertainty           -0.071    14.279    
    DSP48_X4Y20          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722    10.557    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.557    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                  3.345    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh1In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.453ns  (logic 0.478ns (32.905%)  route 0.975ns (67.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 14.199 - 12.500 ) 
    Source Clock Delay      (SCD):    1.786ns = ( 4.286 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDCE (Prop_fdce_C_Q)         0.478     4.764 r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[13]/Q
                         net (fo=15, routed)          0.975     5.739    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/Q[13]
    DSP48_X4Y20          DSP48E1                                      r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.699    14.199    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y20          DSP48E1                                      r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.151    14.351    
                         clock uncertainty           -0.071    14.279    
    DSP48_X4Y20          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.899    10.380    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.380    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.289ns  (logic 0.478ns (37.088%)  route 0.811ns (62.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 14.198 - 12.500 ) 
    Source Clock Delay      (SCD):    1.786ns = ( 4.286 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDCE (Prop_fdce_C_Q)         0.478     4.764 r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          0.811     5.575    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y21          DSP48E1                                      r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.698    14.198    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y21          DSP48E1                                      r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.151    14.350    
                         clock uncertainty           -0.071    14.278    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.896    10.382    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.382    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.289ns  (logic 0.478ns (37.088%)  route 0.811ns (62.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 14.198 - 12.500 ) 
    Source Clock Delay      (SCD):    1.786ns = ( 4.286 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDCE (Prop_fdce_C_Q)         0.478     4.764 r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          0.811     5.575    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y21          DSP48E1                                      r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.698    14.198    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y21          DSP48E1                                      r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.151    14.350    
                         clock uncertainty           -0.071    14.278    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.896    10.382    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.382    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh1In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.263ns  (logic 0.478ns (37.841%)  route 0.785ns (62.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 14.199 - 12.500 ) 
    Source Clock Delay      (SCD):    1.786ns = ( 4.286 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDCE (Prop_fdce_C_Q)         0.478     4.764 r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[13]/Q
                         net (fo=15, routed)          0.785     5.549    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/Q[13]
    DSP48_X4Y20          DSP48E1                                      r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.699    14.199    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y20          DSP48E1                                      r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.151    14.351    
                         clock uncertainty           -0.071    14.279    
    DSP48_X4Y20          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.899    10.380    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.380    
                         arrival time                          -5.549    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh1In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.263ns  (logic 0.478ns (37.841%)  route 0.785ns (62.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 14.199 - 12.500 ) 
    Source Clock Delay      (SCD):    1.786ns = ( 4.286 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDCE (Prop_fdce_C_Q)         0.478     4.764 r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[13]/Q
                         net (fo=15, routed)          0.785     5.549    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/Q[13]
    DSP48_X4Y20          DSP48E1                                      r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.699    14.199    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y20          DSP48E1                                      r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.151    14.351    
                         clock uncertainty           -0.071    14.279    
    DSP48_X4Y20          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.899    10.380    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.380    
                         arrival time                          -5.549    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh1In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.263ns  (logic 0.478ns (37.841%)  route 0.785ns (62.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 14.199 - 12.500 ) 
    Source Clock Delay      (SCD):    1.786ns = ( 4.286 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDCE (Prop_fdce_C_Q)         0.478     4.764 r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[13]/Q
                         net (fo=15, routed)          0.785     5.549    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/Q[13]
    DSP48_X4Y20          DSP48E1                                      r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.699    14.199    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y20          DSP48E1                                      r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.151    14.351    
                         clock uncertainty           -0.071    14.279    
    DSP48_X4Y20          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.899    10.380    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.380    
                         arrival time                          -5.549    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh1In_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.257ns  (logic 0.419ns (33.336%)  route 0.838ns (66.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 14.199 - 12.500 ) 
    Source Clock Delay      (SCD):    1.786ns = ( 4.286 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y52        FDCE (Prop_fdce_C_Q)         0.419     4.705 r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[12]/Q
                         net (fo=3, routed)           0.838     5.543    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/Q[12]
    DSP48_X4Y20          DSP48E1                                      r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.699    14.199    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y20          DSP48E1                                      r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.151    14.351    
                         clock uncertainty           -0.071    14.279    
    DSP48_X4Y20          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.894    10.385    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.385    
                         arrival time                          -5.543    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.242ns  (logic 0.478ns (38.483%)  route 0.764ns (61.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 14.198 - 12.500 ) 
    Source Clock Delay      (SCD):    1.786ns = ( 4.286 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDCE (Prop_fdce_C_Q)         0.478     4.764 r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          0.764     5.528    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y21          DSP48E1                                      r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.698    14.198    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y21          DSP48E1                                      r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.151    14.350    
                         clock uncertainty           -0.071    14.278    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -3.896    10.382    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.382    
                         arrival time                          -5.528    
  -------------------------------------------------------------------
                         slack                                  4.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh2In_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (61.006%)  route 0.134ns (38.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns = ( 3.379 - 2.500 ) 
    Source Clock Delay      (SCD):    0.609ns = ( 3.109 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y50        FDCE (Prop_fdce_C_Q)         0.164     3.273 r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[4]/Q
                         net (fo=3, routed)           0.134     3.406    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/Q[4]
    SLICE_X102Y52        LUT6 (Prop_lut6_I1_O)        0.045     3.451 r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.451    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut[6]_i_1__0_n_0
    SLICE_X102Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.879     3.379    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[6]/C
                         clock pessimism             -0.254     3.125    
    SLICE_X102Y52        FDCE (Hold_fdce_C_D)         0.121     3.246    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.246    
                         arrival time                           3.451    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh2In_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.413%)  route 0.089ns (26.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns = ( 3.379 - 2.500 ) 
    Source Clock Delay      (SCD):    0.609ns = ( 3.109 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y50        FDCE (Prop_fdce_C_Q)         0.148     3.257 r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[2]/Q
                         net (fo=3, routed)           0.089     3.346    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/Q[2]
    SLICE_X102Y50        LUT6 (Prop_lut6_I1_O)        0.098     3.444 r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.444    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut[4]_i_1__0_n_0
    SLICE_X102Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.879     3.379    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/C
                         clock pessimism             -0.270     3.109    
    SLICE_X102Y50        FDCE (Hold_fdce_C_D)         0.120     3.229    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh2In_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.080%)  route 0.157ns (42.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns = ( 3.379 - 2.500 ) 
    Source Clock Delay      (SCD):    0.609ns = ( 3.109 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y50        FDCE (Prop_fdce_C_Q)         0.164     3.273 r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[7]/Q
                         net (fo=3, routed)           0.157     3.430    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/Q[7]
    SLICE_X102Y51        LUT6 (Prop_lut6_I1_O)        0.045     3.475 r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.475    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut[9]_i_1__0_n_0
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.879     3.379    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]/C
                         clock pessimism             -0.254     3.125    
    SLICE_X102Y51        FDCE (Hold_fdce_C_D)         0.121     3.246    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.246    
                         arrival time                           3.475    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh2In_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (68.942%)  route 0.102ns (31.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns = ( 3.379 - 2.500 ) 
    Source Clock Delay      (SCD):    0.609ns = ( 3.109 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y52        FDCE (Prop_fdce_C_Q)         0.128     3.237 r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[8]/Q
                         net (fo=3, routed)           0.102     3.339    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/Q[8]
    SLICE_X103Y52        LUT6 (Prop_lut6_I1_O)        0.098     3.437 r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.437    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut[10]_i_1__0_n_0
    SLICE_X103Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.879     3.379    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X103Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[10]/C
                         clock pessimism             -0.270     3.109    
    SLICE_X103Y52        FDCE (Hold_fdce_C_D)         0.092     3.201    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.201    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh1In_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.372ns  (logic 0.247ns (66.391%)  route 0.125ns (33.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns = ( 3.379 - 2.500 ) 
    Source Clock Delay      (SCD):    0.609ns = ( 3.109 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDCE (Prop_fdce_C_Q)         0.148     3.257 r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[7]/Q
                         net (fo=3, routed)           0.125     3.382    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/Q[7]
    SLICE_X102Y52        LUT6 (Prop_lut6_I2_O)        0.099     3.481 r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut[9]_i_1/O
                         net (fo=1, routed)           0.000     3.481    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut[9]_i_1_n_0
    SLICE_X102Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.879     3.379    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[9]/C
                         clock pessimism             -0.270     3.109    
    SLICE_X102Y52        FDCE (Hold_fdce_C_D)         0.121     3.230    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           3.481    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh1In_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.443%)  route 0.206ns (52.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns = ( 3.380 - 2.500 ) 
    Source Clock Delay      (SCD):    0.608ns = ( 3.108 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.608     3.108    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X105Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y53        FDCE (Prop_fdce_C_Q)         0.141     3.249 r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[11]/Q
                         net (fo=3, routed)           0.206     3.455    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/Q[11]
    SLICE_X104Y52        LUT6 (Prop_lut6_I2_O)        0.045     3.500 r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut[13]_i_1/O
                         net (fo=1, routed)           0.000     3.500    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut[13]_i_1_n_0
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.880     3.380    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[13]/C
                         clock pessimism             -0.255     3.125    
    SLICE_X104Y52        FDCE (Hold_fdce_C_D)         0.120     3.245    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.245    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh1In_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.692%)  route 0.173ns (43.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns = ( 3.379 - 2.500 ) 
    Source Clock Delay      (SCD):    0.609ns = ( 3.109 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDCE (Prop_fdce_C_Q)         0.128     3.237 r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[1]/Q
                         net (fo=3, routed)           0.173     3.410    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/Q[1]
    SLICE_X102Y51        LUT6 (Prop_lut6_I2_O)        0.099     3.509 r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     3.509    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut[3]_i_1_n_0
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.879     3.379    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[3]/C
                         clock pessimism             -0.257     3.122    
    SLICE_X102Y51        FDCE (Hold_fdce_C_D)         0.120     3.242    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.242    
                         arrival time                           3.509    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.336ns  (logic 0.171ns (50.841%)  route 0.165ns (49.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns = ( 3.379 - 2.500 ) 
    Source Clock Delay      (SCD):    0.697ns = ( 3.197 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.697     3.197    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y21          DSP48E1                                      r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.126     3.323 r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0/P[23]
                         net (fo=1, routed)           0.165     3.489    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0_n_82
    SLICE_X102Y50        LUT6 (Prop_lut6_I3_O)        0.045     3.534 r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.534    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut[5]_i_1__0_n_0
    SLICE_X102Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.879     3.379    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[5]/C
                         clock pessimism             -0.254     3.125    
    SLICE_X102Y50        FDCE (Hold_fdce_C_D)         0.121     3.246    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.246    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh2In_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.465%)  route 0.214ns (53.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns = ( 3.379 - 2.500 ) 
    Source Clock Delay      (SCD):    0.609ns = ( 3.109 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDCE (Prop_fdce_C_Q)         0.141     3.250 r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[6]/Q
                         net (fo=3, routed)           0.214     3.464    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/Q[6]
    SLICE_X103Y51        LUT6 (Prop_lut6_I1_O)        0.045     3.509 r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut[8]_i_1__0/O
                         net (fo=1, routed)           0.000     3.509    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut[8]_i_1__0_n_0
    SLICE_X103Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.879     3.379    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X103Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]/C
                         clock pessimism             -0.254     3.125    
    SLICE_X103Y51        FDCE (Hold_fdce_C_D)         0.092     3.217    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.217    
                         arrival time                           3.509    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh2In_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.416ns  (logic 0.246ns (59.127%)  route 0.170ns (40.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns = ( 3.379 - 2.500 ) 
    Source Clock Delay      (SCD):    0.608ns = ( 3.108 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.608     3.108    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X104Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y53        FDCE (Prop_fdce_C_Q)         0.148     3.256 r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[11]/Q
                         net (fo=3, routed)           0.170     3.426    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/Q[11]
    SLICE_X104Y53        LUT6 (Prop_lut6_I1_O)        0.098     3.524 r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.524    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut[13]_i_1__0_n_0
    SLICE_X104Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.879     3.379    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X104Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]/C
                         clock pessimism             -0.271     3.108    
    SLICE_X104Y53        FDCE (Hold_fdce_C_D)         0.121     3.229    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DAC_InIO_Clk
Waveform(ns):       { 2.500 7.500 }
Period(ns):         10.000
Sources:            { design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y20    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y21    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y78   design_1_i/ZmodAWGController_1/U0/ForDAC_Data[0].InstDataODDR/C
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y59   design_1_i/ZmodAWGController_1/U0/ForDAC_Data[10].InstDataODDR/C
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y60   design_1_i/ZmodAWGController_1/U0/ForDAC_Data[11].InstDataODDR/C
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y55   design_1_i/ZmodAWGController_1/U0/ForDAC_Data[12].InstDataODDR/C
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y56   design_1_i/ZmodAWGController_1/U0/ForDAC_Data[13].InstDataODDR/C
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y76   design_1_i/ZmodAWGController_1/U0/ForDAC_Data[1].InstDataODDR/C
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y85   design_1_i/ZmodAWGController_1/U0/ForDAC_Data[2].InstDataODDR/C
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y79   design_1_i/ZmodAWGController_1/U0/ForDAC_Data[3].InstDataODDR/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X102Y52  design_1_i/ZmodAWGController_1/U0/cCalibDataOut_reg[15]_i_2/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X102Y52  design_1_i/ZmodAWGController_1/U0/cCalibDataOut_reg[15]_i_2/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X102Y51  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X102Y51  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X103Y52  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X103Y52  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X105Y53  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[11]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X105Y53  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X103Y52  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[12]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X103Y52  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[12]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X102Y52  design_1_i/ZmodAWGController_1/U0/cCalibDataOut_reg[15]_i_2/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X102Y52  design_1_i/ZmodAWGController_1/U0/cCalibDataOut_reg[15]_i_2/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X102Y51  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X102Y51  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X103Y52  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X103Y52  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X105Y53  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X105Y53  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X103Y52  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[12]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X103Y52  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0_1
  To Clock:  clk_100_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.898ns (27.408%)  route 2.378ns (72.592%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786    -0.870    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X104Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y22        FDCE (Prop_fdce_C_Q)         0.478    -0.392 f  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/Q
                         net (fo=3, routed)           1.042     0.649    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[11]
    SLICE_X103Y22        LUT6 (Prop_lut6_I1_O)        0.296     0.945 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0_i_2__0/O
                         net (fo=1, routed)           0.648     1.594    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0_i_2__0_n_0
    SLICE_X103Y22        LUT4 (Prop_lut4_I0_O)        0.124     1.718 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0_i_1__0/O
                         net (fo=1, routed)           0.688     2.406    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cDataRaw18bSigned[0]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.158    
                         clock uncertainty           -0.071     9.087    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722     5.365    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -2.406    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh1In_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.897ns (32.428%)  route 1.869ns (67.572%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786    -0.870    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X102Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y22        FDCE (Prop_fdce_C_Q)         0.478    -0.392 f  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[4]/Q
                         net (fo=3, routed)           1.012     0.620    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/Q[4]
    SLICE_X102Y21        LUT6 (Prop_lut6_I0_O)        0.295     0.915 r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0_i_3/O
                         net (fo=1, routed)           0.466     1.381    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0_i_3_n_0
    SLICE_X102Y21        LUT4 (Prop_lut4_I3_O)        0.124     1.505 r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0_i_1/O
                         net (fo=1, routed)           0.391     1.896    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cDataRaw18bSigned[0]
    DSP48_X4Y8           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.703     8.593    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y8           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.199    
                         clock uncertainty           -0.071     9.128    
    DSP48_X4Y8           DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722     5.406    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.406    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.419ns (27.722%)  route 1.092ns (72.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          1.092     0.640    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.071     9.125    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.894     5.231    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.231    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.419ns (27.722%)  route 1.092ns (72.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          1.092     0.640    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.071     9.125    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.894     5.231    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.231    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.419ns (29.427%)  route 1.005ns (70.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          1.005     0.552    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.071     9.125    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -3.894     5.231    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.231    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.419ns (29.427%)  route 1.005ns (70.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          1.005     0.552    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.071     9.125    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -3.894     5.231    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.231    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh1In_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.478ns (34.601%)  route 0.903ns (65.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.789    -0.867    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X102Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y21        FDCE (Prop_fdce_C_Q)         0.478    -0.389 r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[2]/Q
                         net (fo=3, routed)           0.903     0.514    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/Q[2]
    DSP48_X4Y8           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.703     8.593    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y8           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.199    
                         clock uncertainty           -0.071     9.128    
    DSP48_X4Y8           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.899     5.229    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.229    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.478ns (35.763%)  route 0.859ns (64.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X102Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y23        FDCE (Prop_fdce_C_Q)         0.478    -0.393 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/Q
                         net (fo=3, routed)           0.859     0.465    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[5]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.071     9.125    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.899     5.226    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.226    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.419ns (31.973%)  route 0.891ns (68.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          0.891     0.439    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.071     9.125    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.894     5.231    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.231    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.419ns (31.973%)  route 0.891ns (68.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          0.891     0.439    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.071     9.125    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.894     5.231    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.231    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  4.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.635    -0.537    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/Q
                         net (fo=1, routed)           0.051    -0.345    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]_0[1]
    SLICE_X111Y57        LUT4 (Prop_lut4_I0_O)        0.045    -0.300 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[9]_i_1_n_0
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.907    -0.773    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/C
                         clock pessimism              0.249    -0.524    
    SLICE_X111Y57        FDCE (Hold_fdce_C_D)         0.092    -0.432    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh1In_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.601    -0.571    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y24        FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[3]/Q
                         net (fo=3, routed)           0.099    -0.331    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/Q[3]
    SLICE_X102Y24        LUT6 (Prop_lut6_I2_O)        0.045    -0.286 r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[5]_i_1_n_0
    SLICE_X102Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.868    -0.812    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]/C
                         clock pessimism              0.254    -0.558    
    SLICE_X102Y24        FDCE (Hold_fdce_C_D)         0.120    -0.438    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y54        FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/Q
                         net (fo=7, routed)           0.076    -0.319    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg_n_0_[2]
    SLICE_X111Y54        LUT6 (Prop_lut6_I2_O)        0.045    -0.274 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_i_1/O
                         net (fo=1, routed)           0.000    -0.274    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusyFsm
    SLICE_X111Y54        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y54        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/C
                         clock pessimism              0.249    -0.523    
    SLICE_X111Y54        FDPE (Hold_fdpe_C_D)         0.091    -0.432    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.635    -0.537    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/Q
                         net (fo=14, routed)          0.092    -0.304    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sDoneFsm
    SLICE_X109Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.905    -0.775    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/C
                         clock pessimism              0.238    -0.537    
    SLICE_X109Y54        FDCE (Hold_fdce_C_D)         0.075    -0.462    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.420%)  route 0.092ns (39.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.635    -0.537    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X109Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y56        FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]/Q
                         net (fo=33, routed)          0.092    -0.304    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg_n_0_[3]
    SLICE_X109Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.905    -0.775    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X109Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]/C
                         clock pessimism              0.238    -0.537    
    SLICE_X109Y56        FDCE (Hold_fdce_C_D)         0.075    -0.462    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.540%)  route 0.062ns (32.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y55        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[7]/Q
                         net (fo=1, routed)           0.062    -0.347    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[7]
    SLICE_X111Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[7]/C
                         clock pessimism              0.249    -0.523    
    SLICE_X111Y55        FDCE (Hold_fdce_C_D)         0.013    -0.510    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[7]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.635    -0.537    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.309    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]_0[0]
    SLICE_X111Y57        LUT4 (Prop_lut4_I0_O)        0.045    -0.264 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[8]_i_1_n_0
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.907    -0.773    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[8]/C
                         clock pessimism              0.249    -0.524    
    SLICE_X111Y57        FDCE (Hold_fdce_C_D)         0.092    -0.432    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.641    -0.531    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y8         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[11]/Q
                         net (fo=1, routed)           0.086    -0.305    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg_n_0_[11]
    SLICE_X111Y8         LUT4 (Prop_lut4_I3_O)        0.045    -0.260 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[12]_i_1_n_0
    SLICE_X111Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/C
                         clock pessimism              0.250    -0.518    
    SLICE_X111Y8         FDCE (Hold_fdce_C_D)         0.091    -0.427    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.953%)  route 0.119ns (39.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.640    -0.532    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X109Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y8         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.272    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]_0[1]
    SLICE_X110Y8         LUT4 (Prop_lut4_I0_O)        0.045    -0.227 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[9]_i_1_n_0
    SLICE_X110Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/C
                         clock pessimism              0.275    -0.493    
    SLICE_X110Y8         FDCE (Hold_fdce_C_D)         0.092    -0.401    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh1In_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.637%)  route 0.131ns (41.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.602    -0.570    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[8]/Q
                         net (fo=3, routed)           0.131    -0.298    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/Q[8]
    SLICE_X102Y22        LUT6 (Prop_lut6_I2_O)        0.045    -0.253 r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[10]_i_1_n_0
    SLICE_X102Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.871    -0.809    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]/C
                         clock pessimism              0.254    -0.555    
    SLICE_X102Y22        FDCE (Hold_fdce_C_D)         0.121    -0.434    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X4Y8       design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X4Y9       design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y28     design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y1      design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y2      design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y9      design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y10     design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y26     design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y35     design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y21    design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y21    design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X105Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X105Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X103Y23    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X103Y23    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y21    design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y21    design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X105Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X105Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X103Y23    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X103Y23    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_100n_design_1_clk_wiz_0_0_1
  To Clock:  clk_100n_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100n_design_1_clk_wiz_0_0_1
Waveform(ns):       { 2.500 7.500 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y24     design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y22     design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.898ns (27.408%)  route 2.378ns (72.592%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786    -0.870    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X104Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y22        FDCE (Prop_fdce_C_Q)         0.478    -0.392 f  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/Q
                         net (fo=3, routed)           1.042     0.649    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[11]
    SLICE_X103Y22        LUT6 (Prop_lut6_I1_O)        0.296     0.945 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0_i_2__0/O
                         net (fo=1, routed)           0.648     1.594    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0_i_2__0_n_0
    SLICE_X103Y22        LUT4 (Prop_lut4_I0_O)        0.124     1.718 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0_i_1__0/O
                         net (fo=1, routed)           0.688     2.406    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cDataRaw18bSigned[0]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.158    
                         clock uncertainty           -0.072     9.086    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722     5.364    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.364    
                         arrival time                          -2.406    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh1In_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.897ns (32.428%)  route 1.869ns (67.572%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786    -0.870    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X102Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y22        FDCE (Prop_fdce_C_Q)         0.478    -0.392 f  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[4]/Q
                         net (fo=3, routed)           1.012     0.620    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/Q[4]
    SLICE_X102Y21        LUT6 (Prop_lut6_I0_O)        0.295     0.915 r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0_i_3/O
                         net (fo=1, routed)           0.466     1.381    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0_i_3_n_0
    SLICE_X102Y21        LUT4 (Prop_lut4_I3_O)        0.124     1.505 r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0_i_1/O
                         net (fo=1, routed)           0.391     1.896    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cDataRaw18bSigned[0]
    DSP48_X4Y8           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.703     8.593    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y8           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.199    
                         clock uncertainty           -0.072     9.127    
    DSP48_X4Y8           DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722     5.405    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.405    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.419ns (27.722%)  route 1.092ns (72.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          1.092     0.640    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.072     9.124    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.894     5.230    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.419ns (27.722%)  route 1.092ns (72.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          1.092     0.640    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.072     9.124    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.894     5.230    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.419ns (29.427%)  route 1.005ns (70.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          1.005     0.552    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.072     9.124    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -3.894     5.230    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.419ns (29.427%)  route 1.005ns (70.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          1.005     0.552    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.072     9.124    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -3.894     5.230    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.714ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh1In_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.478ns (34.601%)  route 0.903ns (65.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.789    -0.867    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X102Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y21        FDCE (Prop_fdce_C_Q)         0.478    -0.389 r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[2]/Q
                         net (fo=3, routed)           0.903     0.514    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/Q[2]
    DSP48_X4Y8           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.703     8.593    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y8           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.199    
                         clock uncertainty           -0.072     9.127    
    DSP48_X4Y8           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.899     5.228    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.228    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  4.714    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.478ns (35.763%)  route 0.859ns (64.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X102Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y23        FDCE (Prop_fdce_C_Q)         0.478    -0.393 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/Q
                         net (fo=3, routed)           0.859     0.465    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[5]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.072     9.124    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.899     5.225    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.225    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.419ns (31.973%)  route 0.891ns (68.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          0.891     0.439    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.072     9.124    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.894     5.230    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.419ns (31.973%)  route 0.891ns (68.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          0.891     0.439    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.072     9.124    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.894     5.230    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  4.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.635    -0.537    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/Q
                         net (fo=1, routed)           0.051    -0.345    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]_0[1]
    SLICE_X111Y57        LUT4 (Prop_lut4_I0_O)        0.045    -0.300 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[9]_i_1_n_0
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.907    -0.773    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/C
                         clock pessimism              0.249    -0.524    
    SLICE_X111Y57        FDCE (Hold_fdce_C_D)         0.092    -0.432    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh1In_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.601    -0.571    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y24        FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[3]/Q
                         net (fo=3, routed)           0.099    -0.331    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/Q[3]
    SLICE_X102Y24        LUT6 (Prop_lut6_I2_O)        0.045    -0.286 r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[5]_i_1_n_0
    SLICE_X102Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.868    -0.812    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]/C
                         clock pessimism              0.254    -0.558    
    SLICE_X102Y24        FDCE (Hold_fdce_C_D)         0.120    -0.438    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y54        FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/Q
                         net (fo=7, routed)           0.076    -0.319    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg_n_0_[2]
    SLICE_X111Y54        LUT6 (Prop_lut6_I2_O)        0.045    -0.274 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_i_1/O
                         net (fo=1, routed)           0.000    -0.274    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusyFsm
    SLICE_X111Y54        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y54        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/C
                         clock pessimism              0.249    -0.523    
    SLICE_X111Y54        FDPE (Hold_fdpe_C_D)         0.091    -0.432    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.635    -0.537    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/Q
                         net (fo=14, routed)          0.092    -0.304    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sDoneFsm
    SLICE_X109Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.905    -0.775    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/C
                         clock pessimism              0.238    -0.537    
    SLICE_X109Y54        FDCE (Hold_fdce_C_D)         0.075    -0.462    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.420%)  route 0.092ns (39.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.635    -0.537    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X109Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y56        FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]/Q
                         net (fo=33, routed)          0.092    -0.304    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg_n_0_[3]
    SLICE_X109Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.905    -0.775    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X109Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]/C
                         clock pessimism              0.238    -0.537    
    SLICE_X109Y56        FDCE (Hold_fdce_C_D)         0.075    -0.462    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.540%)  route 0.062ns (32.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y55        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[7]/Q
                         net (fo=1, routed)           0.062    -0.347    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[7]
    SLICE_X111Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[7]/C
                         clock pessimism              0.249    -0.523    
    SLICE_X111Y55        FDCE (Hold_fdce_C_D)         0.013    -0.510    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[7]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.635    -0.537    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.309    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]_0[0]
    SLICE_X111Y57        LUT4 (Prop_lut4_I0_O)        0.045    -0.264 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[8]_i_1_n_0
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.907    -0.773    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[8]/C
                         clock pessimism              0.249    -0.524    
    SLICE_X111Y57        FDCE (Hold_fdce_C_D)         0.092    -0.432    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.641    -0.531    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y8         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[11]/Q
                         net (fo=1, routed)           0.086    -0.305    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg_n_0_[11]
    SLICE_X111Y8         LUT4 (Prop_lut4_I3_O)        0.045    -0.260 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[12]_i_1_n_0
    SLICE_X111Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/C
                         clock pessimism              0.250    -0.518    
    SLICE_X111Y8         FDCE (Hold_fdce_C_D)         0.091    -0.427    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.953%)  route 0.119ns (39.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.640    -0.532    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X109Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y8         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.272    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]_0[1]
    SLICE_X110Y8         LUT4 (Prop_lut4_I0_O)        0.045    -0.227 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[9]_i_1_n_0
    SLICE_X110Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/C
                         clock pessimism              0.275    -0.493    
    SLICE_X110Y8         FDCE (Hold_fdce_C_D)         0.092    -0.401    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh1In_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.637%)  route 0.131ns (41.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.602    -0.570    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[8]/Q
                         net (fo=3, routed)           0.131    -0.298    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/Q[8]
    SLICE_X102Y22        LUT6 (Prop_lut6_I2_O)        0.045    -0.253 r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[10]_i_1_n_0
    SLICE_X102Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.871    -0.809    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]/C
                         clock pessimism              0.254    -0.555    
    SLICE_X102Y22        FDCE (Hold_fdce_C_D)         0.121    -0.434    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X4Y8       design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X4Y9       design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y28     design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y1      design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y2      design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y9      design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y10     design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y26     design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y35     design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y21    design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y21    design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X105Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X105Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X103Y23    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X103Y23    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y21    design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y21    design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X105Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X105Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X104Y22    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X103Y23    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X103Y23    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_100n_design_1_clk_wiz_0_0
  To Clock:  clk_100n_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100n_design_1_clk_wiz_0_0
Waveform(ns):       { 2.500 7.500 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y24     design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y22     design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  DAC_InIO_Clk
  To Clock:  ZmodDAC_ClkIO

Setup :            0  Failing Endpoints,  Worst Slack        1.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[11].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[11]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.116ns  (logic 3.115ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 9.014 - 5.000 ) 
    Source Clock Delay      (SCD):    1.884ns = ( 4.384 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.884     4.384    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y60         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[11].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y60         ODDR (Prop_oddr_C_Q)         0.472     4.856 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[11].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.857    dZmodDAC_Data_1_OBUF[11]
    P17                  OBUF (Prop_obuf_I_O)         2.643     7.500 r  dZmodDAC_Data_1_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.500    dZmodDAC_Data_1[11]
    P17                                                               r  dZmodDAC_Data_1[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.650     6.650    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.411     7.061 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.062    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.952     9.014 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.014    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.014    
                         clock uncertainty           -0.191     8.823    
                         output delay                -0.250     8.573    
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[9].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[9]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.112ns  (logic 3.111ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 9.014 - 5.000 ) 
    Source Clock Delay      (SCD):    1.884ns = ( 4.384 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.884     4.384    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y62         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[9].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y62         ODDR (Prop_oddr_C_Q)         0.472     4.856 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[9].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.857    dZmodDAC_Data_1_OBUF[9]
    N15                  OBUF (Prop_obuf_I_O)         2.639     7.496 r  dZmodDAC_Data_1_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.496    dZmodDAC_Data_1[9]
    N15                                                               r  dZmodDAC_Data_1[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.650     6.650    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.411     7.061 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.062    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.952     9.014 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.014    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.014    
                         clock uncertainty           -0.191     8.823    
                         output delay                -0.250     8.573    
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[12].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[12]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.090ns  (logic 3.089ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 9.014 - 5.000 ) 
    Source Clock Delay      (SCD):    1.885ns = ( 4.385 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.885     4.385    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y55         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[12].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y55         ODDR (Prop_oddr_C_Q)         0.472     4.857 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[12].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.858    dZmodDAC_Data_1_OBUF[12]
    T19                  OBUF (Prop_obuf_I_O)         2.617     7.476 r  dZmodDAC_Data_1_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.476    dZmodDAC_Data_1[12]
    T19                                                               r  dZmodDAC_Data_1[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.650     6.650    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.411     7.061 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.062    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.952     9.014 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.014    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.014    
                         clock uncertainty           -0.191     8.823    
                         output delay                -0.250     8.573    
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[13].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[13]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.088ns  (logic 3.087ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 9.014 - 5.000 ) 
    Source Clock Delay      (SCD):    1.885ns = ( 4.385 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.885     4.385    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y56         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[13].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y56         ODDR (Prop_oddr_C_Q)         0.472     4.857 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[13].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.858    dZmodDAC_Data_1_OBUF[13]
    R19                  OBUF (Prop_obuf_I_O)         2.615     7.473 r  dZmodDAC_Data_1_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.473    dZmodDAC_Data_1[13]
    R19                                                               r  dZmodDAC_Data_1[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.650     6.650    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.411     7.061 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.062    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.952     9.014 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.014    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.014    
                         clock uncertainty           -0.191     8.823    
                         output delay                -0.250     8.573    
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[2].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[2]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.076ns  (logic 3.075ns (99.967%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 9.014 - 5.000 ) 
    Source Clock Delay      (SCD):    1.881ns = ( 4.381 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.881     4.381    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y85         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[2].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         ODDR (Prop_oddr_C_Q)         0.472     4.853 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[2].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.854    dZmodDAC_Data_1_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         2.603     7.457 r  dZmodDAC_Data_1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.457    dZmodDAC_Data_1[2]
    K18                                                               r  dZmodDAC_Data_1[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.650     6.650    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.411     7.061 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.062    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.952     9.014 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.014    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.014    
                         clock uncertainty           -0.191     8.823    
                         output delay                -0.250     8.573    
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -7.457    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[10].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[10]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.072ns  (logic 3.071ns (99.967%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 9.014 - 5.000 ) 
    Source Clock Delay      (SCD):    1.884ns = ( 4.384 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.884     4.384    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y59         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[10].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y59         ODDR (Prop_oddr_C_Q)         0.472     4.856 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[10].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.857    dZmodDAC_Data_1_OBUF[10]
    P18                  OBUF (Prop_obuf_I_O)         2.599     7.456 r  dZmodDAC_Data_1_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.456    dZmodDAC_Data_1[10]
    P18                                                               r  dZmodDAC_Data_1[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.650     6.650    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.411     7.061 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.062    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.952     9.014 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.014    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.014    
                         clock uncertainty           -0.191     8.823    
                         output delay                -0.250     8.573    
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[8].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[8]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.070ns  (logic 3.069ns (99.967%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 9.014 - 5.000 ) 
    Source Clock Delay      (SCD):    1.884ns = ( 4.384 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.884     4.384    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y61         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[8].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y61         ODDR (Prop_oddr_C_Q)         0.472     4.856 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[8].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.857    dZmodDAC_Data_1_OBUF[8]
    P15                  OBUF (Prop_obuf_I_O)         2.597     7.454 r  dZmodDAC_Data_1_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.454    dZmodDAC_Data_1[8]
    P15                                                               r  dZmodDAC_Data_1[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.650     6.650    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.411     7.061 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.062    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.952     9.014 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.014    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.014    
                         clock uncertainty           -0.191     8.823    
                         output delay                -0.250     8.573    
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[7].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[7]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.075ns  (logic 3.074ns (99.967%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 9.014 - 5.000 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 4.377 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.877     4.377    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y82         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[7].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         ODDR (Prop_oddr_C_Q)         0.472     4.849 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[7].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.850    dZmodDAC_Data_1_OBUF[7]
    J20                  OBUF (Prop_obuf_I_O)         2.602     7.452 r  dZmodDAC_Data_1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.452    dZmodDAC_Data_1[7]
    J20                                                               r  dZmodDAC_Data_1[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.650     6.650    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.411     7.061 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.062    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.952     9.014 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.014    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.014    
                         clock uncertainty           -0.191     8.823    
                         output delay                -0.250     8.573    
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[6].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[6]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.074ns  (logic 3.073ns (99.967%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 9.014 - 5.000 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 4.377 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.877     4.377    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y81         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[6].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y81         ODDR (Prop_oddr_C_Q)         0.472     4.849 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[6].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.850    dZmodDAC_Data_1_OBUF[6]
    K21                  OBUF (Prop_obuf_I_O)         2.601     7.451 r  dZmodDAC_Data_1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.451    dZmodDAC_Data_1[6]
    K21                                                               r  dZmodDAC_Data_1[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.650     6.650    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.411     7.061 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.062    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.952     9.014 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.014    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.014    
                         clock uncertainty           -0.191     8.823    
                         output delay                -0.250     8.573    
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[4].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[4]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.079ns  (logic 3.078ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 9.014 - 5.000 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 4.369 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.869     4.369    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y75         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[4].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y75         ODDR (Prop_oddr_C_Q)         0.472     4.841 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[4].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.842    dZmodDAC_Data_1_OBUF[4]
    L19                  OBUF (Prop_obuf_I_O)         2.606     7.448 r  dZmodDAC_Data_1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.448    dZmodDAC_Data_1[4]
    L19                                                               r  dZmodDAC_Data_1[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.650     6.650    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.411     7.061 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.062    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.952     9.014 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.014    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.014    
                         clock uncertainty           -0.191     8.823    
                         output delay                -0.250     8.573    
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  1.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[1].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[1]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.290ns  (logic 1.289ns (99.922%)  route 0.001ns (0.078%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 7.104 - 5.000 ) 
    Source Clock Delay      (SCD):    0.620ns = ( 8.120 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.620     8.120    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y76         ODDR                                         f  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[1].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y76         ODDR (Prop_oddr_C_Q)         0.177     8.297 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[1].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.298    dZmodDAC_Data_1_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.112     9.409 r  dZmodDAC_Data_1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.409    dZmodDAC_Data_1[1]
    L18                                                               r  dZmodDAC_Data_1[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.892     5.892    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.204     6.096 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.097    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.007     7.104 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.104    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     7.104    
                         clock uncertainty            0.191     7.295    
                         output delay                 1.200     8.495    
  -------------------------------------------------------------------
                         required time                         -8.495    
                         arrival time                           9.409    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[5].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[5]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.291ns  (logic 1.290ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 7.104 - 5.000 ) 
    Source Clock Delay      (SCD):    0.620ns = ( 8.120 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.620     8.120    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y77         ODDR                                         f  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[5].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         ODDR (Prop_oddr_C_Q)         0.177     8.297 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[5].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.298    dZmodDAC_Data_1_OBUF[5]
    K20                  OBUF (Prop_obuf_I_O)         1.113     9.410 r  dZmodDAC_Data_1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.410    dZmodDAC_Data_1[5]
    K20                                                               r  dZmodDAC_Data_1[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.892     5.892    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.204     6.096 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.097    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.007     7.104 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.104    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     7.104    
                         clock uncertainty            0.191     7.295    
                         output delay                 1.200     8.495    
  -------------------------------------------------------------------
                         required time                         -8.495    
                         arrival time                           9.410    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[3].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[3]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.294ns  (logic 1.293ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 7.104 - 5.000 ) 
    Source Clock Delay      (SCD):    0.621ns = ( 8.121 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.621     8.121    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y79         ODDR                                         f  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[3].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y79         ODDR (Prop_oddr_C_Q)         0.177     8.298 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[3].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.299    dZmodDAC_Data_1_OBUF[3]
    L22                  OBUF (Prop_obuf_I_O)         1.116     9.414 r  dZmodDAC_Data_1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.414    dZmodDAC_Data_1[3]
    L22                                                               r  dZmodDAC_Data_1[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.892     5.892    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.204     6.096 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.097    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.007     7.104 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.104    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     7.104    
                         clock uncertainty            0.191     7.295    
                         output delay                 1.200     8.495    
  -------------------------------------------------------------------
                         required time                         -8.495    
                         arrival time                           9.414    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[0].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[0]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.296ns  (logic 1.295ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 7.104 - 5.000 ) 
    Source Clock Delay      (SCD):    0.620ns = ( 8.120 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.620     8.120    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y78         ODDR                                         f  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[0].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y78         ODDR (Prop_oddr_C_Q)         0.177     8.297 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[0].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.298    dZmodDAC_Data_1_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         1.118     9.415 r  dZmodDAC_Data_1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.415    dZmodDAC_Data_1[0]
    K19                                                               r  dZmodDAC_Data_1[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.892     5.892    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.204     6.096 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.097    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.007     7.104 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.104    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     7.104    
                         clock uncertainty            0.191     7.295    
                         output delay                 1.200     8.495    
  -------------------------------------------------------------------
                         required time                         -8.495    
                         arrival time                           9.415    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[8].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[8]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.292ns  (logic 1.291ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 7.104 - 5.000 ) 
    Source Clock Delay      (SCD):    0.627ns = ( 8.127 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.627     8.127    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y61         ODDR                                         f  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[8].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y61         ODDR (Prop_oddr_C_Q)         0.177     8.304 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[8].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.305    dZmodDAC_Data_1_OBUF[8]
    P15                  OBUF (Prop_obuf_I_O)         1.114     9.418 r  dZmodDAC_Data_1_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.418    dZmodDAC_Data_1[8]
    P15                                                               r  dZmodDAC_Data_1[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.892     5.892    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.204     6.096 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.097    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.007     7.104 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.104    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     7.104    
                         clock uncertainty            0.191     7.295    
                         output delay                 1.200     8.495    
  -------------------------------------------------------------------
                         required time                         -8.495    
                         arrival time                           9.418    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[6].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[6]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.296ns  (logic 1.295ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 7.104 - 5.000 ) 
    Source Clock Delay      (SCD):    0.623ns = ( 8.123 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.623     8.123    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y81         ODDR                                         f  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[6].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y81         ODDR (Prop_oddr_C_Q)         0.177     8.300 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[6].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.301    dZmodDAC_Data_1_OBUF[6]
    K21                  OBUF (Prop_obuf_I_O)         1.118     9.419 r  dZmodDAC_Data_1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.419    dZmodDAC_Data_1[6]
    K21                                                               r  dZmodDAC_Data_1[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.892     5.892    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.204     6.096 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.097    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.007     7.104 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.104    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     7.104    
                         clock uncertainty            0.191     7.295    
                         output delay                 1.200     8.495    
  -------------------------------------------------------------------
                         required time                         -8.495    
                         arrival time                           9.419    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[7].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[7]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.297ns  (logic 1.296ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 7.104 - 5.000 ) 
    Source Clock Delay      (SCD):    0.623ns = ( 8.123 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.623     8.123    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y82         ODDR                                         f  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[7].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         ODDR (Prop_oddr_C_Q)         0.177     8.300 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[7].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.301    dZmodDAC_Data_1_OBUF[7]
    J20                  OBUF (Prop_obuf_I_O)         1.119     9.420 r  dZmodDAC_Data_1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.420    dZmodDAC_Data_1[7]
    J20                                                               r  dZmodDAC_Data_1[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.892     5.892    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.204     6.096 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.097    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.007     7.104 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.104    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     7.104    
                         clock uncertainty            0.191     7.295    
                         output delay                 1.200     8.495    
  -------------------------------------------------------------------
                         required time                         -8.495    
                         arrival time                           9.420    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[4].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[4]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.301ns  (logic 1.300ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 7.104 - 5.000 ) 
    Source Clock Delay      (SCD):    0.620ns = ( 8.120 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.620     8.120    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y75         ODDR                                         f  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[4].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y75         ODDR (Prop_oddr_C_Q)         0.177     8.297 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[4].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.298    dZmodDAC_Data_1_OBUF[4]
    L19                  OBUF (Prop_obuf_I_O)         1.123     9.420 r  dZmodDAC_Data_1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.420    dZmodDAC_Data_1[4]
    L19                                                               r  dZmodDAC_Data_1[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.892     5.892    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.204     6.096 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.097    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.007     7.104 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.104    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     7.104    
                         clock uncertainty            0.191     7.295    
                         output delay                 1.200     8.495    
  -------------------------------------------------------------------
                         required time                         -8.495    
                         arrival time                           9.420    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[10].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[10]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.294ns  (logic 1.293ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 7.104 - 5.000 ) 
    Source Clock Delay      (SCD):    0.627ns = ( 8.127 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.627     8.127    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y59         ODDR                                         f  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[10].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y59         ODDR (Prop_oddr_C_Q)         0.177     8.304 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[10].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.305    dZmodDAC_Data_1_OBUF[10]
    P18                  OBUF (Prop_obuf_I_O)         1.116     9.421 r  dZmodDAC_Data_1_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.421    dZmodDAC_Data_1[10]
    P18                                                               r  dZmodDAC_Data_1[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.892     5.892    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.204     6.096 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.097    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.007     7.104 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.104    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     7.104    
                         clock uncertainty            0.191     7.295    
                         output delay                 1.200     8.495    
  -------------------------------------------------------------------
                         required time                         -8.495    
                         arrival time                           9.421    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[2].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[2]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.298ns  (logic 1.297ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 7.104 - 5.000 ) 
    Source Clock Delay      (SCD):    0.625ns = ( 8.125 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.625     8.125    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y85         ODDR                                         f  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[2].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         ODDR (Prop_oddr_C_Q)         0.177     8.302 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[2].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.303    dZmodDAC_Data_1_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.120     9.423 r  dZmodDAC_Data_1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.423    dZmodDAC_Data_1[2]
    K18                                                               r  dZmodDAC_Data_1[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.892     5.892    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.204     6.096 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.097    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.007     7.104 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.104    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     7.104    
                         clock uncertainty            0.191     7.295    
                         output delay                 1.200     8.495    
  -------------------------------------------------------------------
                         required time                         -8.495    
                         arrival time                           9.423    
  -------------------------------------------------------------------
                         slack                                  0.927    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0_1
  To Clock:  ZmodDAC_ClkIO

Setup :            0  Failing Endpoints,  Worst Slack        5.431ns,  Total Violation        0.000ns
Hold  :           14  Failing Endpoints,  Worst Slack       -4.382ns,  Total Violation      -61.117ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[2]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Fast Process Corner
  Requirement:            5.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 1.558ns (99.936%)  route 0.001ns (0.064%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 6.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.903    -0.777    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y35         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y35         ODDR (Prop_oddr_C_Q)         0.204    -0.573 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/Q
                         net (fo=1, routed)           0.001    -0.572    dZmodDAC_Data_0_OBUF[2]
    AB22                 OBUF (Prop_obuf_I_O)         1.354     0.782 r  dZmodDAC_Data_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     0.782    dZmodDAC_Data_0[2]
    AB22                                                              r  dZmodDAC_Data_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620     5.620    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177     5.797 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.798    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         0.856     6.654 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.654    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     6.654    
                         clock uncertainty           -0.191     6.463    
                         output delay                -0.250     6.213    
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -0.782    
  -------------------------------------------------------------------
                         slack                                  5.431    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[0]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Fast Process Corner
  Requirement:            5.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 1.555ns (99.936%)  route 0.001ns (0.064%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 6.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.898    -0.782    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y28         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         ODDR (Prop_oddr_C_Q)         0.204    -0.578 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/Q
                         net (fo=1, routed)           0.001    -0.577    dZmodDAC_Data_0_OBUF[0]
    Y19                  OBUF (Prop_obuf_I_O)         1.351     0.774 r  dZmodDAC_Data_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.774    dZmodDAC_Data_0[0]
    Y19                                                               r  dZmodDAC_Data_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620     5.620    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177     5.797 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.798    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         0.856     6.654 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.654    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     6.654    
                         clock uncertainty           -0.191     6.463    
                         output delay                -0.250     6.213    
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[13]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Fast Process Corner
  Requirement:            5.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 1.546ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 6.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.905    -0.775    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y10         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y10         ODDR (Prop_oddr_C_Q)         0.204    -0.571 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/Q
                         net (fo=1, routed)           0.001    -0.570    dZmodDAC_Data_0_OBUF[13]
    V13                  OBUF (Prop_obuf_I_O)         1.342     0.772 r  dZmodDAC_Data_0_OBUF[13]_inst/O
                         net (fo=0)                   0.000     0.772    dZmodDAC_Data_0[13]
    V13                                                               r  dZmodDAC_Data_0[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620     5.620    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177     5.797 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.798    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         0.856     6.654 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.654    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     6.654    
                         clock uncertainty           -0.191     6.463    
                         output delay                -0.250     6.213    
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[3]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Fast Process Corner
  Requirement:            5.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 1.548ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 6.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.899    -0.781    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y29         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y29         ODDR (Prop_oddr_C_Q)         0.204    -0.577 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/Q
                         net (fo=1, routed)           0.001    -0.576    dZmodDAC_Data_0_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         1.344     0.769 r  dZmodDAC_Data_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.769    dZmodDAC_Data_0[3]
    AB20                                                              r  dZmodDAC_Data_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620     5.620    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177     5.797 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.798    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         0.856     6.654 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.654    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     6.654    
                         clock uncertainty           -0.191     6.463    
                         output delay                -0.250     6.213    
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[12]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Fast Process Corner
  Requirement:            5.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 1.541ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 6.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.905    -0.775    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y9          ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y9          ODDR (Prop_oddr_C_Q)         0.204    -0.571 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/Q
                         net (fo=1, routed)           0.001    -0.570    dZmodDAC_Data_0_OBUF[12]
    W13                  OBUF (Prop_obuf_I_O)         1.337     0.767 r  dZmodDAC_Data_0_OBUF[12]_inst/O
                         net (fo=0)                   0.000     0.767    dZmodDAC_Data_0[12]
    W13                                                               r  dZmodDAC_Data_0[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620     5.620    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177     5.797 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.798    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         0.856     6.654 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.654    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     6.654    
                         clock uncertainty           -0.191     6.463    
                         output delay                -0.250     6.213    
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[11]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Fast Process Corner
  Requirement:            5.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 1.537ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 6.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.907    -0.773    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y2          ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          ODDR (Prop_oddr_C_Q)         0.204    -0.569 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/Q
                         net (fo=1, routed)           0.001    -0.568    dZmodDAC_Data_0_OBUF[11]
    AB14                 OBUF (Prop_obuf_I_O)         1.333     0.766 r  dZmodDAC_Data_0_OBUF[11]_inst/O
                         net (fo=0)                   0.000     0.766    dZmodDAC_Data_0[11]
    AB14                                                              r  dZmodDAC_Data_0[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620     5.620    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177     5.797 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.798    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         0.856     6.654 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.654    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     6.654    
                         clock uncertainty           -0.191     6.463    
                         output delay                -0.250     6.213    
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[5]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Fast Process Corner
  Requirement:            5.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 1.542ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 6.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.898    -0.782    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y27         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y27         ODDR (Prop_oddr_C_Q)         0.204    -0.578 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/Q
                         net (fo=1, routed)           0.001    -0.577    dZmodDAC_Data_0_OBUF[5]
    AA19                 OBUF (Prop_obuf_I_O)         1.338     0.761 r  dZmodDAC_Data_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     0.761    dZmodDAC_Data_0[5]
    AA19                                                              r  dZmodDAC_Data_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620     5.620    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177     5.797 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.798    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         0.856     6.654 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.654    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     6.654    
                         clock uncertainty           -0.191     6.463    
                         output delay                -0.250     6.213    
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[9]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Fast Process Corner
  Requirement:            5.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 1.535ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 6.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.905    -0.775    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y12         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y12         ODDR (Prop_oddr_C_Q)         0.204    -0.571 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/Q
                         net (fo=1, routed)           0.001    -0.570    dZmodDAC_Data_0_OBUF[9]
    V14                  OBUF (Prop_obuf_I_O)         1.331     0.761 r  dZmodDAC_Data_0_OBUF[9]_inst/O
                         net (fo=0)                   0.000     0.761    dZmodDAC_Data_0[9]
    V14                                                               r  dZmodDAC_Data_0[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620     5.620    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177     5.797 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.798    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         0.856     6.654 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.654    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     6.654    
                         clock uncertainty           -0.191     6.463    
                         output delay                -0.250     6.213    
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[1]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Fast Process Corner
  Requirement:            5.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 1.540ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 6.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.897    -0.783    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y26         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         ODDR (Prop_oddr_C_Q)         0.204    -0.579 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/Q
                         net (fo=1, routed)           0.001    -0.578    dZmodDAC_Data_0_OBUF[1]
    Y18                  OBUF (Prop_obuf_I_O)         1.336     0.758 r  dZmodDAC_Data_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.758    dZmodDAC_Data_0[1]
    Y18                                                               r  dZmodDAC_Data_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620     5.620    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177     5.797 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.798    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         0.856     6.654 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.654    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     6.654    
                         clock uncertainty           -0.191     6.463    
                         output delay                -0.250     6.213    
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[10]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Fast Process Corner
  Requirement:            5.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 6.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.907    -0.773    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y1          ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y1          ODDR (Prop_oddr_C_Q)         0.204    -0.569 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/Q
                         net (fo=1, routed)           0.001    -0.568    dZmodDAC_Data_0_OBUF[10]
    AB15                 OBUF (Prop_obuf_I_O)         1.325     0.757 r  dZmodDAC_Data_0_OBUF[10]_inst/O
                         net (fo=0)                   0.000     0.757    dZmodDAC_Data_0[10]
    AB15                                                              r  dZmodDAC_Data_0[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620     5.620    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177     5.797 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.798    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         0.856     6.654 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.654    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     6.654    
                         clock uncertainty           -0.191     6.463    
                         output delay                -0.250     6.213    
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                  5.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.382ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[8].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[8]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        2.867ns  (logic 2.866ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        5.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 9.427 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.431ns = ( 3.569 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     6.440 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.213 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.890 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.679     3.569    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y11         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[8].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y11         ODDR (Prop_oddr_C_Q)         0.411     3.980 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[8].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.981    dZmodDAC_Data_0_OBUF[8]
    V15                  OBUF (Prop_obuf_I_O)         2.455     6.436 r  dZmodDAC_Data_0_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.436    dZmodDAC_Data_0[8]
    V15                                                               r  dZmodDAC_Data_0[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.869     6.869    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     7.341 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.342    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         2.084     9.427 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.427    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.191     9.618    
                         output delay                 1.200    10.818    
  -------------------------------------------------------------------
                         required time                        -10.818    
                         arrival time                           6.436    
  -------------------------------------------------------------------
                         slack                                 -4.382    

Slack (VIOLATED) :        -4.375ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[4].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[4]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        2.884ns  (logic 2.883ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        5.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 9.427 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.442ns = ( 3.558 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     6.440 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.213 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.890 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.668     3.558    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y25         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[4].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y25         ODDR (Prop_oddr_C_Q)         0.411     3.969 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[4].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.970    dZmodDAC_Data_0_OBUF[4]
    AA18                 OBUF (Prop_obuf_I_O)         2.472     6.442 r  dZmodDAC_Data_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.442    dZmodDAC_Data_0[4]
    AA18                                                              r  dZmodDAC_Data_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.869     6.869    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     7.341 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.342    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         2.084     9.427 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.427    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.191     9.618    
                         output delay                 1.200    10.818    
  -------------------------------------------------------------------
                         required time                        -10.818    
                         arrival time                           6.442    
  -------------------------------------------------------------------
                         slack                                 -4.375    

Slack (VIOLATED) :        -4.374ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[7].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[7]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        2.880ns  (logic 2.879ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        5.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 9.427 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.436ns = ( 3.564 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     6.440 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.213 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.890 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.674     3.564    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y32         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[7].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y32         ODDR (Prop_oddr_C_Q)         0.411     3.975 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[7].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.976    dZmodDAC_Data_0_OBUF[7]
    Y20                  OBUF (Prop_obuf_I_O)         2.468     6.444 r  dZmodDAC_Data_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.444    dZmodDAC_Data_0[7]
    Y20                                                               r  dZmodDAC_Data_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.869     6.869    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     7.341 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.342    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         2.084     9.427 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.427    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.191     9.618    
                         output delay                 1.200    10.818    
  -------------------------------------------------------------------
                         required time                        -10.818    
                         arrival time                           6.444    
  -------------------------------------------------------------------
                         slack                                 -4.374    

Slack (VIOLATED) :        -4.373ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[6]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        2.881ns  (logic 2.880ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        5.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 9.427 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.436ns = ( 3.564 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     6.440 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.213 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.890 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.674     3.564    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y31         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y31         ODDR (Prop_oddr_C_Q)         0.411     3.975 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.976    dZmodDAC_Data_0_OBUF[6]
    Y21                  OBUF (Prop_obuf_I_O)         2.469     6.445 r  dZmodDAC_Data_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.445    dZmodDAC_Data_0[6]
    Y21                                                               r  dZmodDAC_Data_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.869     6.869    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     7.341 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.342    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         2.084     9.427 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.427    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.191     9.618    
                         output delay                 1.200    10.818    
  -------------------------------------------------------------------
                         required time                        -10.818    
                         arrival time                           6.445    
  -------------------------------------------------------------------
                         slack                                 -4.373    

Slack (VIOLATED) :        -4.372ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[1]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        2.887ns  (logic 2.886ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        5.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 9.427 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.442ns = ( 3.558 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     6.440 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.213 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.890 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.668     3.558    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y26         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         ODDR (Prop_oddr_C_Q)         0.411     3.969 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.970    dZmodDAC_Data_0_OBUF[1]
    Y18                  OBUF (Prop_obuf_I_O)         2.475     6.445 r  dZmodDAC_Data_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.445    dZmodDAC_Data_0[1]
    Y18                                                               r  dZmodDAC_Data_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.869     6.869    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     7.341 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.342    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         2.084     9.427 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.427    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.191     9.618    
                         output delay                 1.200    10.818    
  -------------------------------------------------------------------
                         required time                        -10.818    
                         arrival time                           6.445    
  -------------------------------------------------------------------
                         slack                                 -4.372    

Slack (VIOLATED) :        -4.369ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[10]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        2.876ns  (logic 2.875ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        5.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 9.427 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.428ns = ( 3.572 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     6.440 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.213 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.890 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.682     3.572    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y1          ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y1          ODDR (Prop_oddr_C_Q)         0.411     3.983 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.984    dZmodDAC_Data_0_OBUF[10]
    AB15                 OBUF (Prop_obuf_I_O)         2.464     6.449 r  dZmodDAC_Data_0_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.449    dZmodDAC_Data_0[10]
    AB15                                                              r  dZmodDAC_Data_0[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.869     6.869    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     7.341 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.342    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         2.084     9.427 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.427    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.191     9.618    
                         output delay                 1.200    10.818    
  -------------------------------------------------------------------
                         required time                        -10.818    
                         arrival time                           6.449    
  -------------------------------------------------------------------
                         slack                                 -4.369    

Slack (VIOLATED) :        -4.368ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[5]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        2.890ns  (logic 2.889ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        5.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 9.427 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.440ns = ( 3.560 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     6.440 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.213 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.890 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.670     3.560    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y27         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y27         ODDR (Prop_oddr_C_Q)         0.411     3.971 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.972    dZmodDAC_Data_0_OBUF[5]
    AA19                 OBUF (Prop_obuf_I_O)         2.478     6.450 r  dZmodDAC_Data_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.450    dZmodDAC_Data_0[5]
    AA19                                                              r  dZmodDAC_Data_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.869     6.869    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     7.341 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.342    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         2.084     9.427 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.427    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.191     9.618    
                         output delay                 1.200    10.818    
  -------------------------------------------------------------------
                         required time                        -10.818    
                         arrival time                           6.450    
  -------------------------------------------------------------------
                         slack                                 -4.368    

Slack (VIOLATED) :        -4.366ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[9]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        2.882ns  (logic 2.881ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        5.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 9.427 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.431ns = ( 3.569 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     6.440 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.213 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.890 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.679     3.569    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y12         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y12         ODDR (Prop_oddr_C_Q)         0.411     3.980 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.981    dZmodDAC_Data_0_OBUF[9]
    V14                  OBUF (Prop_obuf_I_O)         2.470     6.452 r  dZmodDAC_Data_0_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.452    dZmodDAC_Data_0[9]
    V14                                                               r  dZmodDAC_Data_0[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.869     6.869    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     7.341 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.342    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         2.084     9.427 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.427    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.191     9.618    
                         output delay                 1.200    10.818    
  -------------------------------------------------------------------
                         required time                        -10.818    
                         arrival time                           6.452    
  -------------------------------------------------------------------
                         slack                                 -4.366    

Slack (VIOLATED) :        -4.361ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[3]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        2.896ns  (logic 2.895ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        5.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 9.427 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.439ns = ( 3.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     6.440 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.213 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.890 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.671     3.561    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y29         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y29         ODDR (Prop_oddr_C_Q)         0.411     3.972 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.973    dZmodDAC_Data_0_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         2.484     6.457 r  dZmodDAC_Data_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.457    dZmodDAC_Data_0[3]
    AB20                                                              r  dZmodDAC_Data_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.869     6.869    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     7.341 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.342    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         2.084     9.427 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.427    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.191     9.618    
                         output delay                 1.200    10.818    
  -------------------------------------------------------------------
                         required time                        -10.818    
                         arrival time                           6.457    
  -------------------------------------------------------------------
                         slack                                 -4.361    

Slack (VIOLATED) :        -4.360ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[11]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        2.885ns  (logic 2.884ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        5.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 9.427 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.428ns = ( 3.572 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     6.440 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.213 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.890 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.682     3.572    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y2          ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          ODDR (Prop_oddr_C_Q)         0.411     3.983 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.984    dZmodDAC_Data_0_OBUF[11]
    AB14                 OBUF (Prop_obuf_I_O)         2.473     6.457 r  dZmodDAC_Data_0_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.457    dZmodDAC_Data_0[11]
    AB14                                                              r  dZmodDAC_Data_0[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.869     6.869    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     7.341 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.342    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         2.084     9.427 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.427    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.191     9.618    
                         output delay                 1.200    10.818    
  -------------------------------------------------------------------
                         required time                        -10.818    
                         arrival time                           6.457    
  -------------------------------------------------------------------
                         slack                                 -4.360    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  ZmodDAC_ClkIO

Setup :            0  Failing Endpoints,  Worst Slack        5.431ns,  Total Violation        0.000ns
Hold  :           14  Failing Endpoints,  Worst Slack       -4.382ns,  Total Violation      -61.124ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[2]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Fast Process Corner
  Requirement:            5.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 1.558ns (99.936%)  route 0.001ns (0.064%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 6.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.903    -0.777    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y35         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y35         ODDR (Prop_oddr_C_Q)         0.204    -0.573 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/Q
                         net (fo=1, routed)           0.001    -0.572    dZmodDAC_Data_0_OBUF[2]
    AB22                 OBUF (Prop_obuf_I_O)         1.354     0.782 r  dZmodDAC_Data_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     0.782    dZmodDAC_Data_0[2]
    AB22                                                              r  dZmodDAC_Data_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620     5.620    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177     5.797 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.798    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         0.856     6.654 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.654    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     6.654    
                         clock uncertainty           -0.192     6.463    
                         output delay                -0.250     6.213    
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -0.782    
  -------------------------------------------------------------------
                         slack                                  5.431    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[0]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Fast Process Corner
  Requirement:            5.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 1.555ns (99.936%)  route 0.001ns (0.064%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 6.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.898    -0.782    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y28         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         ODDR (Prop_oddr_C_Q)         0.204    -0.578 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/Q
                         net (fo=1, routed)           0.001    -0.577    dZmodDAC_Data_0_OBUF[0]
    Y19                  OBUF (Prop_obuf_I_O)         1.351     0.774 r  dZmodDAC_Data_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.774    dZmodDAC_Data_0[0]
    Y19                                                               r  dZmodDAC_Data_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620     5.620    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177     5.797 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.798    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         0.856     6.654 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.654    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     6.654    
                         clock uncertainty           -0.192     6.463    
                         output delay                -0.250     6.213    
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[13]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Fast Process Corner
  Requirement:            5.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 1.546ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 6.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.905    -0.775    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y10         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y10         ODDR (Prop_oddr_C_Q)         0.204    -0.571 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/Q
                         net (fo=1, routed)           0.001    -0.570    dZmodDAC_Data_0_OBUF[13]
    V13                  OBUF (Prop_obuf_I_O)         1.342     0.772 r  dZmodDAC_Data_0_OBUF[13]_inst/O
                         net (fo=0)                   0.000     0.772    dZmodDAC_Data_0[13]
    V13                                                               r  dZmodDAC_Data_0[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620     5.620    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177     5.797 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.798    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         0.856     6.654 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.654    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     6.654    
                         clock uncertainty           -0.192     6.463    
                         output delay                -0.250     6.213    
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[3]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Fast Process Corner
  Requirement:            5.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 1.548ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 6.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.899    -0.781    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y29         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y29         ODDR (Prop_oddr_C_Q)         0.204    -0.577 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/Q
                         net (fo=1, routed)           0.001    -0.576    dZmodDAC_Data_0_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         1.344     0.769 r  dZmodDAC_Data_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.769    dZmodDAC_Data_0[3]
    AB20                                                              r  dZmodDAC_Data_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620     5.620    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177     5.797 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.798    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         0.856     6.654 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.654    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     6.654    
                         clock uncertainty           -0.192     6.463    
                         output delay                -0.250     6.213    
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[12]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Fast Process Corner
  Requirement:            5.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 1.541ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 6.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.905    -0.775    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y9          ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y9          ODDR (Prop_oddr_C_Q)         0.204    -0.571 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/Q
                         net (fo=1, routed)           0.001    -0.570    dZmodDAC_Data_0_OBUF[12]
    W13                  OBUF (Prop_obuf_I_O)         1.337     0.767 r  dZmodDAC_Data_0_OBUF[12]_inst/O
                         net (fo=0)                   0.000     0.767    dZmodDAC_Data_0[12]
    W13                                                               r  dZmodDAC_Data_0[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620     5.620    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177     5.797 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.798    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         0.856     6.654 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.654    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     6.654    
                         clock uncertainty           -0.192     6.463    
                         output delay                -0.250     6.213    
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[11]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Fast Process Corner
  Requirement:            5.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 1.537ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 6.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.907    -0.773    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y2          ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          ODDR (Prop_oddr_C_Q)         0.204    -0.569 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/Q
                         net (fo=1, routed)           0.001    -0.568    dZmodDAC_Data_0_OBUF[11]
    AB14                 OBUF (Prop_obuf_I_O)         1.333     0.766 r  dZmodDAC_Data_0_OBUF[11]_inst/O
                         net (fo=0)                   0.000     0.766    dZmodDAC_Data_0[11]
    AB14                                                              r  dZmodDAC_Data_0[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620     5.620    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177     5.797 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.798    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         0.856     6.654 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.654    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     6.654    
                         clock uncertainty           -0.192     6.463    
                         output delay                -0.250     6.213    
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[5]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Fast Process Corner
  Requirement:            5.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 1.542ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 6.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.898    -0.782    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y27         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y27         ODDR (Prop_oddr_C_Q)         0.204    -0.578 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/Q
                         net (fo=1, routed)           0.001    -0.577    dZmodDAC_Data_0_OBUF[5]
    AA19                 OBUF (Prop_obuf_I_O)         1.338     0.761 r  dZmodDAC_Data_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     0.761    dZmodDAC_Data_0[5]
    AA19                                                              r  dZmodDAC_Data_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620     5.620    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177     5.797 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.798    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         0.856     6.654 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.654    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     6.654    
                         clock uncertainty           -0.192     6.463    
                         output delay                -0.250     6.213    
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[9]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Fast Process Corner
  Requirement:            5.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 1.535ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 6.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.905    -0.775    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y12         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y12         ODDR (Prop_oddr_C_Q)         0.204    -0.571 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/Q
                         net (fo=1, routed)           0.001    -0.570    dZmodDAC_Data_0_OBUF[9]
    V14                  OBUF (Prop_obuf_I_O)         1.331     0.761 r  dZmodDAC_Data_0_OBUF[9]_inst/O
                         net (fo=0)                   0.000     0.761    dZmodDAC_Data_0[9]
    V14                                                               r  dZmodDAC_Data_0[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620     5.620    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177     5.797 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.798    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         0.856     6.654 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.654    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     6.654    
                         clock uncertainty           -0.192     6.463    
                         output delay                -0.250     6.213    
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[1]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Fast Process Corner
  Requirement:            5.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 1.540ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 6.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.897    -0.783    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y26         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         ODDR (Prop_oddr_C_Q)         0.204    -0.579 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/Q
                         net (fo=1, routed)           0.001    -0.578    dZmodDAC_Data_0_OBUF[1]
    Y18                  OBUF (Prop_obuf_I_O)         1.336     0.758 r  dZmodDAC_Data_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.758    dZmodDAC_Data_0[1]
    Y18                                                               r  dZmodDAC_Data_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620     5.620    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177     5.797 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.798    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         0.856     6.654 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.654    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     6.654    
                         clock uncertainty           -0.192     6.463    
                         output delay                -0.250     6.213    
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[10]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Fast Process Corner
  Requirement:            5.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 6.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.907    -0.773    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y1          ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y1          ODDR (Prop_oddr_C_Q)         0.204    -0.569 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/Q
                         net (fo=1, routed)           0.001    -0.568    dZmodDAC_Data_0_OBUF[10]
    AB15                 OBUF (Prop_obuf_I_O)         1.325     0.757 r  dZmodDAC_Data_0_OBUF[10]_inst/O
                         net (fo=0)                   0.000     0.757    dZmodDAC_Data_0[10]
    AB15                                                              r  dZmodDAC_Data_0[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620     5.620    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177     5.797 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.798    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         0.856     6.654 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.654    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     6.654    
                         clock uncertainty           -0.192     6.463    
                         output delay                -0.250     6.213    
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                  5.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.382ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[8].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[8]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        2.867ns  (logic 2.866ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        5.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 9.427 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.431ns = ( 3.569 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     6.440 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.213 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.890 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.679     3.569    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y11         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[8].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y11         ODDR (Prop_oddr_C_Q)         0.411     3.980 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[8].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.981    dZmodDAC_Data_0_OBUF[8]
    V15                  OBUF (Prop_obuf_I_O)         2.455     6.436 r  dZmodDAC_Data_0_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.436    dZmodDAC_Data_0[8]
    V15                                                               r  dZmodDAC_Data_0[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.869     6.869    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     7.341 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.342    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         2.084     9.427 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.427    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.192     9.618    
                         output delay                 1.200    10.818    
  -------------------------------------------------------------------
                         required time                        -10.818    
                         arrival time                           6.436    
  -------------------------------------------------------------------
                         slack                                 -4.382    

Slack (VIOLATED) :        -4.376ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[4].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[4]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        2.884ns  (logic 2.883ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        5.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 9.427 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.442ns = ( 3.558 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     6.440 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.213 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.890 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.668     3.558    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y25         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[4].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y25         ODDR (Prop_oddr_C_Q)         0.411     3.969 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[4].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.970    dZmodDAC_Data_0_OBUF[4]
    AA18                 OBUF (Prop_obuf_I_O)         2.472     6.442 r  dZmodDAC_Data_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.442    dZmodDAC_Data_0[4]
    AA18                                                              r  dZmodDAC_Data_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.869     6.869    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     7.341 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.342    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         2.084     9.427 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.427    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.192     9.618    
                         output delay                 1.200    10.818    
  -------------------------------------------------------------------
                         required time                        -10.818    
                         arrival time                           6.442    
  -------------------------------------------------------------------
                         slack                                 -4.376    

Slack (VIOLATED) :        -4.374ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[7].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[7]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        2.880ns  (logic 2.879ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        5.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 9.427 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.436ns = ( 3.564 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     6.440 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.213 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.890 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.674     3.564    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y32         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[7].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y32         ODDR (Prop_oddr_C_Q)         0.411     3.975 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[7].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.976    dZmodDAC_Data_0_OBUF[7]
    Y20                  OBUF (Prop_obuf_I_O)         2.468     6.444 r  dZmodDAC_Data_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.444    dZmodDAC_Data_0[7]
    Y20                                                               r  dZmodDAC_Data_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.869     6.869    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     7.341 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.342    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         2.084     9.427 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.427    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.192     9.618    
                         output delay                 1.200    10.818    
  -------------------------------------------------------------------
                         required time                        -10.818    
                         arrival time                           6.444    
  -------------------------------------------------------------------
                         slack                                 -4.374    

Slack (VIOLATED) :        -4.373ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[6]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        2.881ns  (logic 2.880ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        5.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 9.427 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.436ns = ( 3.564 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     6.440 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.213 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.890 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.674     3.564    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y31         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y31         ODDR (Prop_oddr_C_Q)         0.411     3.975 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.976    dZmodDAC_Data_0_OBUF[6]
    Y21                  OBUF (Prop_obuf_I_O)         2.469     6.445 r  dZmodDAC_Data_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.445    dZmodDAC_Data_0[6]
    Y21                                                               r  dZmodDAC_Data_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.869     6.869    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     7.341 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.342    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         2.084     9.427 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.427    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.192     9.618    
                         output delay                 1.200    10.818    
  -------------------------------------------------------------------
                         required time                        -10.818    
                         arrival time                           6.445    
  -------------------------------------------------------------------
                         slack                                 -4.373    

Slack (VIOLATED) :        -4.373ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[1]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        2.887ns  (logic 2.886ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        5.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 9.427 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.442ns = ( 3.558 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     6.440 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.213 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.890 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.668     3.558    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y26         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         ODDR (Prop_oddr_C_Q)         0.411     3.969 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.970    dZmodDAC_Data_0_OBUF[1]
    Y18                  OBUF (Prop_obuf_I_O)         2.475     6.445 r  dZmodDAC_Data_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.445    dZmodDAC_Data_0[1]
    Y18                                                               r  dZmodDAC_Data_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.869     6.869    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     7.341 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.342    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         2.084     9.427 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.427    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.192     9.618    
                         output delay                 1.200    10.818    
  -------------------------------------------------------------------
                         required time                        -10.818    
                         arrival time                           6.445    
  -------------------------------------------------------------------
                         slack                                 -4.373    

Slack (VIOLATED) :        -4.370ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[10]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        2.876ns  (logic 2.875ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        5.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 9.427 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.428ns = ( 3.572 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     6.440 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.213 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.890 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.682     3.572    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y1          ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y1          ODDR (Prop_oddr_C_Q)         0.411     3.983 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.984    dZmodDAC_Data_0_OBUF[10]
    AB15                 OBUF (Prop_obuf_I_O)         2.464     6.449 r  dZmodDAC_Data_0_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.449    dZmodDAC_Data_0[10]
    AB15                                                              r  dZmodDAC_Data_0[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.869     6.869    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     7.341 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.342    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         2.084     9.427 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.427    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.192     9.618    
                         output delay                 1.200    10.818    
  -------------------------------------------------------------------
                         required time                        -10.818    
                         arrival time                           6.449    
  -------------------------------------------------------------------
                         slack                                 -4.370    

Slack (VIOLATED) :        -4.368ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[5]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        2.890ns  (logic 2.889ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        5.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 9.427 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.440ns = ( 3.560 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     6.440 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.213 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.890 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.670     3.560    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y27         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y27         ODDR (Prop_oddr_C_Q)         0.411     3.971 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.972    dZmodDAC_Data_0_OBUF[5]
    AA19                 OBUF (Prop_obuf_I_O)         2.478     6.450 r  dZmodDAC_Data_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.450    dZmodDAC_Data_0[5]
    AA19                                                              r  dZmodDAC_Data_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.869     6.869    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     7.341 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.342    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         2.084     9.427 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.427    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.192     9.618    
                         output delay                 1.200    10.818    
  -------------------------------------------------------------------
                         required time                        -10.818    
                         arrival time                           6.450    
  -------------------------------------------------------------------
                         slack                                 -4.368    

Slack (VIOLATED) :        -4.367ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[9]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        2.882ns  (logic 2.881ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        5.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 9.427 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.431ns = ( 3.569 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     6.440 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.213 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.890 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.679     3.569    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y12         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y12         ODDR (Prop_oddr_C_Q)         0.411     3.980 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.981    dZmodDAC_Data_0_OBUF[9]
    V14                  OBUF (Prop_obuf_I_O)         2.470     6.452 r  dZmodDAC_Data_0_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.452    dZmodDAC_Data_0[9]
    V14                                                               r  dZmodDAC_Data_0[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.869     6.869    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     7.341 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.342    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         2.084     9.427 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.427    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.192     9.618    
                         output delay                 1.200    10.818    
  -------------------------------------------------------------------
                         required time                        -10.818    
                         arrival time                           6.452    
  -------------------------------------------------------------------
                         slack                                 -4.367    

Slack (VIOLATED) :        -4.361ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[3]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        2.896ns  (logic 2.895ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        5.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 9.427 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.439ns = ( 3.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     6.440 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.213 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.890 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.671     3.561    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y29         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y29         ODDR (Prop_oddr_C_Q)         0.411     3.972 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.973    dZmodDAC_Data_0_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         2.484     6.457 r  dZmodDAC_Data_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.457    dZmodDAC_Data_0[3]
    AB20                                                              r  dZmodDAC_Data_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.869     6.869    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     7.341 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.342    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         2.084     9.427 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.427    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.192     9.618    
                         output delay                 1.200    10.818    
  -------------------------------------------------------------------
                         required time                        -10.818    
                         arrival time                           6.457    
  -------------------------------------------------------------------
                         slack                                 -4.361    

Slack (VIOLATED) :        -4.361ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[11]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (ZmodDAC_ClkIO fall@5.000ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        2.885ns  (logic 2.884ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        5.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 9.427 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.428ns = ( 3.572 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     6.440 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.213 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.890 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.682     3.572    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y2          ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          ODDR (Prop_oddr_C_Q)         0.411     3.983 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.984    dZmodDAC_Data_0_OBUF[11]
    AB14                 OBUF (Prop_obuf_I_O)         2.473     6.457 r  dZmodDAC_Data_0_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.457    dZmodDAC_Data_0[11]
    AB14                                                              r  dZmodDAC_Data_0[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.869     6.869    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     7.341 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.342    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         2.084     9.427 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.427    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.192     9.618    
                         output delay                 1.200    10.818    
  -------------------------------------------------------------------
                         required time                        -10.818    
                         arrival time                           6.457    
  -------------------------------------------------------------------
                         slack                                 -4.361    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0_1
  To Clock:  DAC_InIO_Clk

Setup :            0  Failing Endpoints,  Worst Slack        3.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.921ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.175ns (22.287%)  route 0.610ns (77.713%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 3.109 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.880    -0.800    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y37        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y37        FDRE (Prop_fdre_C_Q)         0.175    -0.625 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=5, routed)           0.610    -0.015    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[20]
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[2]/C
                         clock pessimism              0.000     3.109    
                         clock uncertainty           -0.071     3.038    
    SLICE_X102Y51        FDCE (Setup_fdce_C_D)       -0.029     3.009    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[2]
  -------------------------------------------------------------------
                         required time                          3.009    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.175ns (24.026%)  route 0.553ns (75.974%))
  Logic Levels:           0  
  Clock Path Skew:        1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 3.109 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.882    -0.798    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y38        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y38        FDRE (Prop_fdre_C_Q)         0.175    -0.623 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=5, routed)           0.553    -0.069    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[25]
    SLICE_X102Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[7]/C
                         clock pessimism              0.000     3.109    
                         clock uncertainty           -0.071     3.038    
    SLICE_X102Y52        FDCE (Setup_fdce_C_D)       -0.043     2.995    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[7]
  -------------------------------------------------------------------
                         required time                          2.995    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.175ns (23.742%)  route 0.562ns (76.258%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 3.109 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.880    -0.800    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y37        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y37        FDRE (Prop_fdre_C_Q)         0.175    -0.625 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=5, routed)           0.562    -0.063    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[2]
    SLICE_X103Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[0]/C
                         clock pessimism              0.000     3.109    
                         clock uncertainty           -0.071     3.038    
    SLICE_X103Y50        FDCE (Setup_fdce_C_D)       -0.019     3.019    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[0]
  -------------------------------------------------------------------
                         required time                          3.019    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.175ns (24.520%)  route 0.539ns (75.480%))
  Logic Levels:           0  
  Clock Path Skew:        1.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.608ns = ( 3.108 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.882    -0.798    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y39        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y39        FDRE (Prop_fdre_C_Q)         0.175    -0.623 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=5, routed)           0.539    -0.084    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[13]
    SLICE_X104Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.608     3.108    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X104Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[11]/C
                         clock pessimism              0.000     3.108    
                         clock uncertainty           -0.071     3.037    
    SLICE_X104Y53        FDCE (Setup_fdce_C_D)       -0.035     3.002    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[11]
  -------------------------------------------------------------------
                         required time                          3.002    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.096ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.175ns (23.755%)  route 0.562ns (76.245%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 3.109 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.880    -0.800    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y37        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y37        FDRE (Prop_fdre_C_Q)         0.175    -0.625 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=5, routed)           0.562    -0.063    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[21]
    SLICE_X103Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[3]/C
                         clock pessimism              0.000     3.109    
                         clock uncertainty           -0.071     3.038    
    SLICE_X103Y50        FDCE (Setup_fdce_C_D)       -0.005     3.033    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[3]
  -------------------------------------------------------------------
                         required time                          3.033    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  3.096    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.175ns (24.907%)  route 0.528ns (75.093%))
  Logic Levels:           0  
  Clock Path Skew:        1.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 3.109 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.883    -0.797    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y40        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y40        FDRE (Prop_fdre_C_Q)         0.175    -0.622 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/Q
                         net (fo=5, routed)           0.528    -0.094    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[15]
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[13]/C
                         clock pessimism              0.000     3.109    
                         clock uncertainty           -0.071     3.038    
    SLICE_X102Y51        FDCE (Setup_fdce_C_D)       -0.029     3.009    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[13]
  -------------------------------------------------------------------
                         required time                          3.009    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.175ns (24.757%)  route 0.532ns (75.243%))
  Logic Levels:           0  
  Clock Path Skew:        1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 3.109 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.882    -0.798    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y39        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y39        FDRE (Prop_fdre_C_Q)         0.175    -0.623 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q
                         net (fo=5, routed)           0.532    -0.091    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[26]
    SLICE_X103Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[8]/C
                         clock pessimism              0.000     3.109    
                         clock uncertainty           -0.071     3.038    
    SLICE_X103Y52        FDCE (Setup_fdce_C_D)       -0.016     3.022    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[8]
  -------------------------------------------------------------------
                         required time                          3.022    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  3.112    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.175ns (24.568%)  route 0.537ns (75.432%))
  Logic Levels:           0  
  Clock Path Skew:        1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 3.109 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.882    -0.798    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y39        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y39        FDRE (Prop_fdre_C_Q)         0.175    -0.623 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=5, routed)           0.537    -0.085    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[28]
    SLICE_X103Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[10]/C
                         clock pessimism              0.000     3.109    
                         clock uncertainty           -0.071     3.038    
    SLICE_X103Y52        FDCE (Setup_fdce_C_D)       -0.005     3.033    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[10]
  -------------------------------------------------------------------
                         required time                          3.033    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.175ns (24.757%)  route 0.532ns (75.243%))
  Logic Levels:           0  
  Clock Path Skew:        1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 3.109 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.882    -0.798    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y39        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y39        FDRE (Prop_fdre_C_Q)         0.175    -0.623 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q
                         net (fo=5, routed)           0.532    -0.091    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[10]
    SLICE_X103Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[8]/C
                         clock pessimism              0.000     3.109    
                         clock uncertainty           -0.071     3.038    
    SLICE_X103Y52        FDCE (Setup_fdce_C_D)       -0.010     3.028    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[8]
  -------------------------------------------------------------------
                         required time                          3.028    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.175ns (26.370%)  route 0.489ns (73.630%))
  Logic Levels:           0  
  Clock Path Skew:        1.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.608ns = ( 3.108 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.882    -0.798    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y38        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y38        FDRE (Prop_fdre_C_Q)         0.175    -0.623 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=5, routed)           0.489    -0.134    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[23]
    SLICE_X102Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.608     3.108    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[5]/C
                         clock pessimism              0.000     3.108    
                         clock uncertainty           -0.071     3.037    
    SLICE_X102Y53        FDCE (Setup_fdce_C_D)       -0.043     2.994    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[5]
  -------------------------------------------------------------------
                         required time                          2.994    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  3.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.921ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        1.011ns  (logic 0.367ns (36.298%)  route 0.644ns (63.702%))
  Logic Levels:           0  
  Clock Path Skew:        3.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 4.286 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.622     8.513    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y38        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y38        FDRE (Prop_fdre_C_Q)         0.367     8.880 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=5, routed)           0.644     9.524    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[6]
    SLICE_X102Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[4]/C
                         clock pessimism              0.000     4.286    
                         clock uncertainty            0.071     4.357    
    SLICE_X102Y50        FDCE (Hold_fdce_C_D)         0.246     4.603    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.603    
                         arrival time                           9.524    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.938ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        1.003ns  (logic 0.367ns (36.590%)  route 0.636ns (63.410%))
  Logic Levels:           0  
  Clock Path Skew:        3.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 4.285 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.623     8.514    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y39        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y39        FDRE (Prop_fdre_C_Q)         0.367     8.881 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=5, routed)           0.636     9.517    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[27]
    SLICE_X102Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785     4.285    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[9]/C
                         clock pessimism              0.000     4.285    
                         clock uncertainty            0.071     4.356    
    SLICE_X102Y53        FDCE (Hold_fdce_C_D)         0.223     4.579    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.579    
                         arrival time                           9.517    
  -------------------------------------------------------------------
                         slack                                  4.938    

Slack (MET) :             5.003ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        1.093ns  (logic 0.367ns (33.575%)  route 0.726ns (66.425%))
  Logic Levels:           0  
  Clock Path Skew:        3.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 4.286 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.622     8.513    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y38        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y38        FDRE (Prop_fdre_C_Q)         0.367     8.880 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=5, routed)           0.726     9.606    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[9]
    SLICE_X102Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[7]/C
                         clock pessimism              0.000     4.286    
                         clock uncertainty            0.071     4.357    
    SLICE_X102Y50        FDCE (Hold_fdce_C_D)         0.246     4.603    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.603    
                         arrival time                           9.606    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.051ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        1.092ns  (logic 0.367ns (33.616%)  route 0.725ns (66.384%))
  Logic Levels:           0  
  Clock Path Skew:        3.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 4.286 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.622     8.513    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y38        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y38        FDRE (Prop_fdre_C_Q)         0.367     8.880 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=5, routed)           0.725     9.605    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[8]
    SLICE_X103Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[6]/C
                         clock pessimism              0.000     4.286    
                         clock uncertainty            0.071     4.357    
    SLICE_X103Y50        FDCE (Hold_fdce_C_D)         0.196     4.553    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.553    
                         arrival time                           9.605    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.060ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        1.139ns  (logic 0.367ns (32.217%)  route 0.772ns (67.783%))
  Logic Levels:           0  
  Clock Path Skew:        3.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 4.286 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.621     8.512    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y37        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y37        FDRE (Prop_fdre_C_Q)         0.367     8.879 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=5, routed)           0.772     9.651    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[4]
    SLICE_X102Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[2]/C
                         clock pessimism              0.000     4.286    
                         clock uncertainty            0.071     4.357    
    SLICE_X102Y50        FDCE (Hold_fdce_C_D)         0.234     4.591    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.591    
                         arrival time                           9.651    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.073ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        1.161ns  (logic 0.367ns (31.603%)  route 0.794ns (68.397%))
  Logic Levels:           0  
  Clock Path Skew:        3.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 4.285 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.623     8.514    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y39        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y39        FDRE (Prop_fdre_C_Q)         0.367     8.881 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=5, routed)           0.794     9.675    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[11]
    SLICE_X102Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785     4.285    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[9]/C
                         clock pessimism              0.000     4.285    
                         clock uncertainty            0.071     4.356    
    SLICE_X102Y53        FDCE (Hold_fdce_C_D)         0.246     4.602    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.602    
                         arrival time                           9.675    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.079ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        1.145ns  (logic 0.367ns (32.053%)  route 0.778ns (67.947%))
  Logic Levels:           0  
  Clock Path Skew:        3.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 4.286 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.623     8.514    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y39        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y39        FDRE (Prop_fdre_C_Q)         0.367     8.881 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=5, routed)           0.778     9.659    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[12]
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[10]/C
                         clock pessimism              0.000     4.286    
                         clock uncertainty            0.071     4.357    
    SLICE_X104Y52        FDCE (Hold_fdce_C_D)         0.223     4.580    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.580    
                         arrival time                           9.659    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.083ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        1.117ns  (logic 0.367ns (32.845%)  route 0.750ns (67.155%))
  Logic Levels:           0  
  Clock Path Skew:        3.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 4.285 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.622     8.513    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y38        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y38        FDRE (Prop_fdre_C_Q)         0.367     8.880 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=5, routed)           0.750     9.630    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[7]
    SLICE_X103Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785     4.285    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[5]/C
                         clock pessimism              0.000     4.285    
                         clock uncertainty            0.071     4.356    
    SLICE_X103Y53        FDCE (Hold_fdce_C_D)         0.191     4.547    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.547    
                         arrival time                           9.630    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.084ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        1.129ns  (logic 0.367ns (32.519%)  route 0.762ns (67.481%))
  Logic Levels:           0  
  Clock Path Skew:        3.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 4.286 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.621     8.512    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y37        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y37        FDRE (Prop_fdre_C_Q)         0.367     8.879 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=5, routed)           0.762     9.640    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[3]
    SLICE_X103Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[1]/C
                         clock pessimism              0.000     4.286    
                         clock uncertainty            0.071     4.357    
    SLICE_X103Y51        FDCE (Hold_fdce_C_D)         0.199     4.556    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.556    
                         arrival time                           9.640    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.105ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        1.128ns  (logic 0.367ns (32.537%)  route 0.761ns (67.463%))
  Logic Levels:           0  
  Clock Path Skew:        3.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 4.286 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.622     8.513    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y38        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y38        FDRE (Prop_fdre_C_Q)         0.367     8.880 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=5, routed)           0.761     9.641    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[22]
    SLICE_X103Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[4]/C
                         clock pessimism              0.000     4.286    
                         clock uncertainty            0.071     4.357    
    SLICE_X103Y51        FDCE (Hold_fdce_C_D)         0.179     4.536    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.536    
                         arrival time                           9.641    
  -------------------------------------------------------------------
                         slack                                  5.105    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  DAC_InIO_Clk

Setup :            0  Failing Endpoints,  Worst Slack        3.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.920ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.175ns (22.287%)  route 0.610ns (77.713%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 3.109 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.880    -0.800    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y37        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y37        FDRE (Prop_fdre_C_Q)         0.175    -0.625 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=5, routed)           0.610    -0.015    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[20]
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[2]/C
                         clock pessimism              0.000     3.109    
                         clock uncertainty           -0.072     3.037    
    SLICE_X102Y51        FDCE (Setup_fdce_C_D)       -0.029     3.008    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[2]
  -------------------------------------------------------------------
                         required time                          3.008    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.175ns (24.026%)  route 0.553ns (75.974%))
  Logic Levels:           0  
  Clock Path Skew:        1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 3.109 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.882    -0.798    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y38        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y38        FDRE (Prop_fdre_C_Q)         0.175    -0.623 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=5, routed)           0.553    -0.069    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[25]
    SLICE_X102Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[7]/C
                         clock pessimism              0.000     3.109    
                         clock uncertainty           -0.072     3.037    
    SLICE_X102Y52        FDCE (Setup_fdce_C_D)       -0.043     2.994    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[7]
  -------------------------------------------------------------------
                         required time                          2.994    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.175ns (23.742%)  route 0.562ns (76.258%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 3.109 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.880    -0.800    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y37        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y37        FDRE (Prop_fdre_C_Q)         0.175    -0.625 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=5, routed)           0.562    -0.063    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[2]
    SLICE_X103Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[0]/C
                         clock pessimism              0.000     3.109    
                         clock uncertainty           -0.072     3.037    
    SLICE_X103Y50        FDCE (Setup_fdce_C_D)       -0.019     3.018    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[0]
  -------------------------------------------------------------------
                         required time                          3.018    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.175ns (24.520%)  route 0.539ns (75.480%))
  Logic Levels:           0  
  Clock Path Skew:        1.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.608ns = ( 3.108 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.882    -0.798    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y39        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y39        FDRE (Prop_fdre_C_Q)         0.175    -0.623 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=5, routed)           0.539    -0.084    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[13]
    SLICE_X104Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.608     3.108    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X104Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[11]/C
                         clock pessimism              0.000     3.108    
                         clock uncertainty           -0.072     3.036    
    SLICE_X104Y53        FDCE (Setup_fdce_C_D)       -0.035     3.001    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[11]
  -------------------------------------------------------------------
                         required time                          3.001    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.175ns (23.755%)  route 0.562ns (76.245%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 3.109 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.880    -0.800    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y37        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y37        FDRE (Prop_fdre_C_Q)         0.175    -0.625 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=5, routed)           0.562    -0.063    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[21]
    SLICE_X103Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[3]/C
                         clock pessimism              0.000     3.109    
                         clock uncertainty           -0.072     3.037    
    SLICE_X103Y50        FDCE (Setup_fdce_C_D)       -0.005     3.032    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[3]
  -------------------------------------------------------------------
                         required time                          3.032    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.175ns (24.907%)  route 0.528ns (75.093%))
  Logic Levels:           0  
  Clock Path Skew:        1.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 3.109 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.883    -0.797    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y40        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y40        FDRE (Prop_fdre_C_Q)         0.175    -0.622 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/Q
                         net (fo=5, routed)           0.528    -0.094    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[15]
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[13]/C
                         clock pessimism              0.000     3.109    
                         clock uncertainty           -0.072     3.037    
    SLICE_X102Y51        FDCE (Setup_fdce_C_D)       -0.029     3.008    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[13]
  -------------------------------------------------------------------
                         required time                          3.008    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.175ns (24.757%)  route 0.532ns (75.243%))
  Logic Levels:           0  
  Clock Path Skew:        1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 3.109 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.882    -0.798    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y39        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y39        FDRE (Prop_fdre_C_Q)         0.175    -0.623 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q
                         net (fo=5, routed)           0.532    -0.091    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[26]
    SLICE_X103Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[8]/C
                         clock pessimism              0.000     3.109    
                         clock uncertainty           -0.072     3.037    
    SLICE_X103Y52        FDCE (Setup_fdce_C_D)       -0.016     3.021    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[8]
  -------------------------------------------------------------------
                         required time                          3.021    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  3.112    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.175ns (24.568%)  route 0.537ns (75.432%))
  Logic Levels:           0  
  Clock Path Skew:        1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 3.109 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.882    -0.798    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y39        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y39        FDRE (Prop_fdre_C_Q)         0.175    -0.623 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=5, routed)           0.537    -0.085    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[28]
    SLICE_X103Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[10]/C
                         clock pessimism              0.000     3.109    
                         clock uncertainty           -0.072     3.037    
    SLICE_X103Y52        FDCE (Setup_fdce_C_D)       -0.005     3.032    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[10]
  -------------------------------------------------------------------
                         required time                          3.032    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.175ns (24.757%)  route 0.532ns (75.243%))
  Logic Levels:           0  
  Clock Path Skew:        1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 3.109 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.882    -0.798    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y39        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y39        FDRE (Prop_fdre_C_Q)         0.175    -0.623 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q
                         net (fo=5, routed)           0.532    -0.091    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[10]
    SLICE_X103Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[8]/C
                         clock pessimism              0.000     3.109    
                         clock uncertainty           -0.072     3.037    
    SLICE_X103Y52        FDCE (Setup_fdce_C_D)       -0.010     3.027    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[8]
  -------------------------------------------------------------------
                         required time                          3.027    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.175ns (26.370%)  route 0.489ns (73.630%))
  Logic Levels:           0  
  Clock Path Skew:        1.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.608ns = ( 3.108 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.882    -0.798    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y38        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y38        FDRE (Prop_fdre_C_Q)         0.175    -0.623 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=5, routed)           0.489    -0.134    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[23]
    SLICE_X102Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.608     3.108    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[5]/C
                         clock pessimism              0.000     3.108    
                         clock uncertainty           -0.072     3.036    
    SLICE_X102Y53        FDCE (Setup_fdce_C_D)       -0.043     2.993    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[5]
  -------------------------------------------------------------------
                         required time                          2.993    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  3.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.920ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.011ns  (logic 0.367ns (36.298%)  route 0.644ns (63.702%))
  Logic Levels:           0  
  Clock Path Skew:        3.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 4.286 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.622     8.513    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y38        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y38        FDRE (Prop_fdre_C_Q)         0.367     8.880 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=5, routed)           0.644     9.524    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[6]
    SLICE_X102Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[4]/C
                         clock pessimism              0.000     4.286    
                         clock uncertainty            0.072     4.358    
    SLICE_X102Y50        FDCE (Hold_fdce_C_D)         0.246     4.604    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.604    
                         arrival time                           9.524    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.937ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.003ns  (logic 0.367ns (36.590%)  route 0.636ns (63.410%))
  Logic Levels:           0  
  Clock Path Skew:        3.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 4.285 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.623     8.514    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y39        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y39        FDRE (Prop_fdre_C_Q)         0.367     8.881 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=5, routed)           0.636     9.517    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[27]
    SLICE_X102Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785     4.285    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[9]/C
                         clock pessimism              0.000     4.285    
                         clock uncertainty            0.072     4.357    
    SLICE_X102Y53        FDCE (Hold_fdce_C_D)         0.223     4.580    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.580    
                         arrival time                           9.517    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             5.002ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.093ns  (logic 0.367ns (33.575%)  route 0.726ns (66.425%))
  Logic Levels:           0  
  Clock Path Skew:        3.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 4.286 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.622     8.513    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y38        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y38        FDRE (Prop_fdre_C_Q)         0.367     8.880 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=5, routed)           0.726     9.606    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[9]
    SLICE_X102Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[7]/C
                         clock pessimism              0.000     4.286    
                         clock uncertainty            0.072     4.358    
    SLICE_X102Y50        FDCE (Hold_fdce_C_D)         0.246     4.604    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.604    
                         arrival time                           9.606    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.051ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.092ns  (logic 0.367ns (33.616%)  route 0.725ns (66.384%))
  Logic Levels:           0  
  Clock Path Skew:        3.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 4.286 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.622     8.513    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y38        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y38        FDRE (Prop_fdre_C_Q)         0.367     8.880 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=5, routed)           0.725     9.605    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[8]
    SLICE_X103Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[6]/C
                         clock pessimism              0.000     4.286    
                         clock uncertainty            0.072     4.358    
    SLICE_X103Y50        FDCE (Hold_fdce_C_D)         0.196     4.554    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.554    
                         arrival time                           9.605    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.059ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.139ns  (logic 0.367ns (32.217%)  route 0.772ns (67.783%))
  Logic Levels:           0  
  Clock Path Skew:        3.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 4.286 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.621     8.512    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y37        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y37        FDRE (Prop_fdre_C_Q)         0.367     8.879 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=5, routed)           0.772     9.651    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[4]
    SLICE_X102Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[2]/C
                         clock pessimism              0.000     4.286    
                         clock uncertainty            0.072     4.358    
    SLICE_X102Y50        FDCE (Hold_fdce_C_D)         0.234     4.592    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.592    
                         arrival time                           9.651    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.073ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.161ns  (logic 0.367ns (31.603%)  route 0.794ns (68.397%))
  Logic Levels:           0  
  Clock Path Skew:        3.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 4.285 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.623     8.514    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y39        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y39        FDRE (Prop_fdre_C_Q)         0.367     8.881 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=5, routed)           0.794     9.675    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[11]
    SLICE_X102Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785     4.285    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[9]/C
                         clock pessimism              0.000     4.285    
                         clock uncertainty            0.072     4.357    
    SLICE_X102Y53        FDCE (Hold_fdce_C_D)         0.246     4.603    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.603    
                         arrival time                           9.675    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.078ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.145ns  (logic 0.367ns (32.053%)  route 0.778ns (67.947%))
  Logic Levels:           0  
  Clock Path Skew:        3.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 4.286 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.623     8.514    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y39        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y39        FDRE (Prop_fdre_C_Q)         0.367     8.881 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=5, routed)           0.778     9.659    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[12]
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[10]/C
                         clock pessimism              0.000     4.286    
                         clock uncertainty            0.072     4.358    
    SLICE_X104Y52        FDCE (Hold_fdce_C_D)         0.223     4.581    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.581    
                         arrival time                           9.659    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.083ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.117ns  (logic 0.367ns (32.845%)  route 0.750ns (67.155%))
  Logic Levels:           0  
  Clock Path Skew:        3.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 4.285 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.622     8.513    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y38        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y38        FDRE (Prop_fdre_C_Q)         0.367     8.880 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=5, routed)           0.750     9.630    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[7]
    SLICE_X103Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785     4.285    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[5]/C
                         clock pessimism              0.000     4.285    
                         clock uncertainty            0.072     4.357    
    SLICE_X103Y53        FDCE (Hold_fdce_C_D)         0.191     4.548    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.548    
                         arrival time                           9.630    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.084ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.129ns  (logic 0.367ns (32.519%)  route 0.762ns (67.481%))
  Logic Levels:           0  
  Clock Path Skew:        3.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 4.286 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.621     8.512    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y37        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y37        FDRE (Prop_fdre_C_Q)         0.367     8.879 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=5, routed)           0.762     9.640    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[3]
    SLICE_X103Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[1]/C
                         clock pessimism              0.000     4.286    
                         clock uncertainty            0.072     4.358    
    SLICE_X103Y51        FDCE (Hold_fdce_C_D)         0.199     4.557    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.557    
                         arrival time                           9.640    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.104ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.128ns  (logic 0.367ns (32.537%)  route 0.761ns (67.463%))
  Logic Levels:           0  
  Clock Path Skew:        3.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 4.286 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.622     8.513    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X103Y38        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y38        FDRE (Prop_fdre_C_Q)         0.367     8.880 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=5, routed)           0.761     9.641    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[22]
    SLICE_X103Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[4]/C
                         clock pessimism              0.000     4.286    
                         clock uncertainty            0.072     4.358    
    SLICE_X103Y51        FDCE (Hold_fdce_C_D)         0.179     4.537    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.537    
                         arrival time                           9.641    
  -------------------------------------------------------------------
                         slack                                  5.104    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.898ns (27.408%)  route 2.378ns (72.592%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786    -0.870    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X104Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y22        FDCE (Prop_fdce_C_Q)         0.478    -0.392 f  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/Q
                         net (fo=3, routed)           1.042     0.649    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[11]
    SLICE_X103Y22        LUT6 (Prop_lut6_I1_O)        0.296     0.945 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0_i_2__0/O
                         net (fo=1, routed)           0.648     1.594    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0_i_2__0_n_0
    SLICE_X103Y22        LUT4 (Prop_lut4_I0_O)        0.124     1.718 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0_i_1__0/O
                         net (fo=1, routed)           0.688     2.406    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cDataRaw18bSigned[0]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.158    
                         clock uncertainty           -0.072     9.086    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722     5.364    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.364    
                         arrival time                          -2.406    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh1In_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.897ns (32.428%)  route 1.869ns (67.572%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786    -0.870    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X102Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y22        FDCE (Prop_fdce_C_Q)         0.478    -0.392 f  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[4]/Q
                         net (fo=3, routed)           1.012     0.620    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/Q[4]
    SLICE_X102Y21        LUT6 (Prop_lut6_I0_O)        0.295     0.915 r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0_i_3/O
                         net (fo=1, routed)           0.466     1.381    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0_i_3_n_0
    SLICE_X102Y21        LUT4 (Prop_lut4_I3_O)        0.124     1.505 r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0_i_1/O
                         net (fo=1, routed)           0.391     1.896    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cDataRaw18bSigned[0]
    DSP48_X4Y8           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.703     8.593    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y8           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.199    
                         clock uncertainty           -0.072     9.127    
    DSP48_X4Y8           DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722     5.405    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.405    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.419ns (27.722%)  route 1.092ns (72.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          1.092     0.640    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.072     9.124    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.894     5.230    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.419ns (27.722%)  route 1.092ns (72.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          1.092     0.640    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.072     9.124    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.894     5.230    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.419ns (29.427%)  route 1.005ns (70.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          1.005     0.552    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.072     9.124    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -3.894     5.230    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.419ns (29.427%)  route 1.005ns (70.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          1.005     0.552    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.072     9.124    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -3.894     5.230    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.714ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh1In_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.478ns (34.601%)  route 0.903ns (65.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.789    -0.867    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X102Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y21        FDCE (Prop_fdce_C_Q)         0.478    -0.389 r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[2]/Q
                         net (fo=3, routed)           0.903     0.514    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/Q[2]
    DSP48_X4Y8           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.703     8.593    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y8           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.199    
                         clock uncertainty           -0.072     9.127    
    DSP48_X4Y8           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.899     5.228    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.228    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  4.714    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.478ns (35.763%)  route 0.859ns (64.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X102Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y23        FDCE (Prop_fdce_C_Q)         0.478    -0.393 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/Q
                         net (fo=3, routed)           0.859     0.465    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[5]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.072     9.124    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.899     5.225    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.225    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.419ns (31.973%)  route 0.891ns (68.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          0.891     0.439    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.072     9.124    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.894     5.230    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.419ns (31.973%)  route 0.891ns (68.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          0.891     0.439    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.072     9.124    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.894     5.230    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  4.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.635    -0.537    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/Q
                         net (fo=1, routed)           0.051    -0.345    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]_0[1]
    SLICE_X111Y57        LUT4 (Prop_lut4_I0_O)        0.045    -0.300 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[9]_i_1_n_0
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.907    -0.773    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/C
                         clock pessimism              0.249    -0.524    
                         clock uncertainty            0.072    -0.452    
    SLICE_X111Y57        FDCE (Hold_fdce_C_D)         0.092    -0.360    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh1In_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.601    -0.571    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y24        FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[3]/Q
                         net (fo=3, routed)           0.099    -0.331    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/Q[3]
    SLICE_X102Y24        LUT6 (Prop_lut6_I2_O)        0.045    -0.286 r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[5]_i_1_n_0
    SLICE_X102Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.868    -0.812    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]/C
                         clock pessimism              0.254    -0.558    
                         clock uncertainty            0.072    -0.487    
    SLICE_X102Y24        FDCE (Hold_fdce_C_D)         0.120    -0.367    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y54        FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/Q
                         net (fo=7, routed)           0.076    -0.319    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg_n_0_[2]
    SLICE_X111Y54        LUT6 (Prop_lut6_I2_O)        0.045    -0.274 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_i_1/O
                         net (fo=1, routed)           0.000    -0.274    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusyFsm
    SLICE_X111Y54        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y54        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.072    -0.451    
    SLICE_X111Y54        FDPE (Hold_fdpe_C_D)         0.091    -0.360    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.635    -0.537    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/Q
                         net (fo=14, routed)          0.092    -0.304    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sDoneFsm
    SLICE_X109Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.905    -0.775    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/C
                         clock pessimism              0.238    -0.537    
                         clock uncertainty            0.072    -0.465    
    SLICE_X109Y54        FDCE (Hold_fdce_C_D)         0.075    -0.390    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.420%)  route 0.092ns (39.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.635    -0.537    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X109Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y56        FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]/Q
                         net (fo=33, routed)          0.092    -0.304    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg_n_0_[3]
    SLICE_X109Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.905    -0.775    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X109Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]/C
                         clock pessimism              0.238    -0.537    
                         clock uncertainty            0.072    -0.465    
    SLICE_X109Y56        FDCE (Hold_fdce_C_D)         0.075    -0.390    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.540%)  route 0.062ns (32.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y55        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[7]/Q
                         net (fo=1, routed)           0.062    -0.347    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[7]
    SLICE_X111Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[7]/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.072    -0.451    
    SLICE_X111Y55        FDCE (Hold_fdce_C_D)         0.013    -0.438    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[7]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.635    -0.537    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.309    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]_0[0]
    SLICE_X111Y57        LUT4 (Prop_lut4_I0_O)        0.045    -0.264 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[8]_i_1_n_0
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.907    -0.773    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[8]/C
                         clock pessimism              0.249    -0.524    
                         clock uncertainty            0.072    -0.452    
    SLICE_X111Y57        FDCE (Hold_fdce_C_D)         0.092    -0.360    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[8]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.641    -0.531    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y8         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[11]/Q
                         net (fo=1, routed)           0.086    -0.305    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg_n_0_[11]
    SLICE_X111Y8         LUT4 (Prop_lut4_I3_O)        0.045    -0.260 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[12]_i_1_n_0
    SLICE_X111Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/C
                         clock pessimism              0.250    -0.518    
                         clock uncertainty            0.072    -0.447    
    SLICE_X111Y8         FDCE (Hold_fdce_C_D)         0.091    -0.356    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.953%)  route 0.119ns (39.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.640    -0.532    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X109Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y8         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.272    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]_0[1]
    SLICE_X110Y8         LUT4 (Prop_lut4_I0_O)        0.045    -0.227 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[9]_i_1_n_0
    SLICE_X110Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/C
                         clock pessimism              0.275    -0.493    
                         clock uncertainty            0.072    -0.422    
    SLICE_X110Y8         FDCE (Hold_fdce_C_D)         0.092    -0.330    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh1In_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.637%)  route 0.131ns (41.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.602    -0.570    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[8]/Q
                         net (fo=3, routed)           0.131    -0.298    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/Q[8]
    SLICE_X102Y22        LUT6 (Prop_lut6_I2_O)        0.045    -0.253 r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[10]_i_1_n_0
    SLICE_X102Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.871    -0.809    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]/C
                         clock pessimism              0.254    -0.555    
                         clock uncertainty            0.072    -0.484    
    SLICE_X102Y22        FDCE (Hold_fdce_C_D)         0.121    -0.363    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0_1
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.898ns (27.408%)  route 2.378ns (72.592%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786    -0.870    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X104Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y22        FDCE (Prop_fdce_C_Q)         0.478    -0.392 f  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/Q
                         net (fo=3, routed)           1.042     0.649    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[11]
    SLICE_X103Y22        LUT6 (Prop_lut6_I1_O)        0.296     0.945 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0_i_2__0/O
                         net (fo=1, routed)           0.648     1.594    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0_i_2__0_n_0
    SLICE_X103Y22        LUT4 (Prop_lut4_I0_O)        0.124     1.718 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0_i_1__0/O
                         net (fo=1, routed)           0.688     2.406    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cDataRaw18bSigned[0]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.158    
                         clock uncertainty           -0.072     9.086    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722     5.364    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.364    
                         arrival time                          -2.406    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh1In_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.897ns (32.428%)  route 1.869ns (67.572%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786    -0.870    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X102Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y22        FDCE (Prop_fdce_C_Q)         0.478    -0.392 f  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[4]/Q
                         net (fo=3, routed)           1.012     0.620    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/Q[4]
    SLICE_X102Y21        LUT6 (Prop_lut6_I0_O)        0.295     0.915 r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0_i_3/O
                         net (fo=1, routed)           0.466     1.381    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0_i_3_n_0
    SLICE_X102Y21        LUT4 (Prop_lut4_I3_O)        0.124     1.505 r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0_i_1/O
                         net (fo=1, routed)           0.391     1.896    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cDataRaw18bSigned[0]
    DSP48_X4Y8           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.703     8.593    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y8           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.199    
                         clock uncertainty           -0.072     9.127    
    DSP48_X4Y8           DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722     5.405    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.405    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.419ns (27.722%)  route 1.092ns (72.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          1.092     0.640    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.072     9.124    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.894     5.230    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.419ns (27.722%)  route 1.092ns (72.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          1.092     0.640    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.072     9.124    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.894     5.230    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.419ns (29.427%)  route 1.005ns (70.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          1.005     0.552    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.072     9.124    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -3.894     5.230    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.419ns (29.427%)  route 1.005ns (70.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          1.005     0.552    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.072     9.124    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -3.894     5.230    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.714ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh1In_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.478ns (34.601%)  route 0.903ns (65.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.789    -0.867    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X102Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y21        FDCE (Prop_fdce_C_Q)         0.478    -0.389 r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[2]/Q
                         net (fo=3, routed)           0.903     0.514    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/Q[2]
    DSP48_X4Y8           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.703     8.593    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y8           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.199    
                         clock uncertainty           -0.072     9.127    
    DSP48_X4Y8           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.899     5.228    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.228    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  4.714    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.478ns (35.763%)  route 0.859ns (64.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X102Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y23        FDCE (Prop_fdce_C_Q)         0.478    -0.393 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/Q
                         net (fo=3, routed)           0.859     0.465    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[5]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.072     9.124    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.899     5.225    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.225    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.419ns (31.973%)  route 0.891ns (68.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          0.891     0.439    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.072     9.124    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.894     5.230    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.419ns (31.973%)  route 0.891ns (68.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.785    -0.871    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419    -0.452 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[13]/Q
                         net (fo=15, routed)          0.891     0.439    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[13]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.700     8.590    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.196    
                         clock uncertainty           -0.072     9.124    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.894     5.230    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  4.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.635    -0.537    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/Q
                         net (fo=1, routed)           0.051    -0.345    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]_0[1]
    SLICE_X111Y57        LUT4 (Prop_lut4_I0_O)        0.045    -0.300 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[9]_i_1_n_0
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.907    -0.773    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/C
                         clock pessimism              0.249    -0.524    
                         clock uncertainty            0.072    -0.452    
    SLICE_X111Y57        FDCE (Hold_fdce_C_D)         0.092    -0.360    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh1In_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.601    -0.571    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y24        FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[3]/Q
                         net (fo=3, routed)           0.099    -0.331    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/Q[3]
    SLICE_X102Y24        LUT6 (Prop_lut6_I2_O)        0.045    -0.286 r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[5]_i_1_n_0
    SLICE_X102Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.868    -0.812    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]/C
                         clock pessimism              0.254    -0.558    
                         clock uncertainty            0.072    -0.487    
    SLICE_X102Y24        FDCE (Hold_fdce_C_D)         0.120    -0.367    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y54        FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/Q
                         net (fo=7, routed)           0.076    -0.319    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg_n_0_[2]
    SLICE_X111Y54        LUT6 (Prop_lut6_I2_O)        0.045    -0.274 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_i_1/O
                         net (fo=1, routed)           0.000    -0.274    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusyFsm
    SLICE_X111Y54        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y54        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.072    -0.451    
    SLICE_X111Y54        FDPE (Hold_fdpe_C_D)         0.091    -0.360    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.635    -0.537    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/Q
                         net (fo=14, routed)          0.092    -0.304    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sDoneFsm
    SLICE_X109Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.905    -0.775    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/C
                         clock pessimism              0.238    -0.537    
                         clock uncertainty            0.072    -0.465    
    SLICE_X109Y54        FDCE (Hold_fdce_C_D)         0.075    -0.390    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.420%)  route 0.092ns (39.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.635    -0.537    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X109Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y56        FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]/Q
                         net (fo=33, routed)          0.092    -0.304    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg_n_0_[3]
    SLICE_X109Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.905    -0.775    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X109Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]/C
                         clock pessimism              0.238    -0.537    
                         clock uncertainty            0.072    -0.465    
    SLICE_X109Y56        FDCE (Hold_fdce_C_D)         0.075    -0.390    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.540%)  route 0.062ns (32.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y55        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[7]/Q
                         net (fo=1, routed)           0.062    -0.347    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[7]
    SLICE_X111Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[7]/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.072    -0.451    
    SLICE_X111Y55        FDCE (Hold_fdce_C_D)         0.013    -0.438    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[7]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.635    -0.537    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.309    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]_0[0]
    SLICE_X111Y57        LUT4 (Prop_lut4_I0_O)        0.045    -0.264 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[8]_i_1_n_0
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.907    -0.773    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[8]/C
                         clock pessimism              0.249    -0.524    
                         clock uncertainty            0.072    -0.452    
    SLICE_X111Y57        FDCE (Hold_fdce_C_D)         0.092    -0.360    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[8]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.641    -0.531    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y8         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[11]/Q
                         net (fo=1, routed)           0.086    -0.305    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg_n_0_[11]
    SLICE_X111Y8         LUT4 (Prop_lut4_I3_O)        0.045    -0.260 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[12]_i_1_n_0
    SLICE_X111Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/C
                         clock pessimism              0.250    -0.518    
                         clock uncertainty            0.072    -0.447    
    SLICE_X111Y8         FDCE (Hold_fdce_C_D)         0.091    -0.356    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.953%)  route 0.119ns (39.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.640    -0.532    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X109Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y8         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.272    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]_0[1]
    SLICE_X110Y8         LUT4 (Prop_lut4_I0_O)        0.045    -0.227 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[9]_i_1_n_0
    SLICE_X110Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/C
                         clock pessimism              0.275    -0.493    
                         clock uncertainty            0.072    -0.422    
    SLICE_X110Y8         FDCE (Hold_fdce_C_D)         0.092    -0.330    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh1In_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.637%)  route 0.131ns (41.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.602    -0.570    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[8]/Q
                         net (fo=3, routed)           0.131    -0.298    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/Q[8]
    SLICE_X102Y22        LUT6 (Prop_lut6_I2_O)        0.045    -0.253 r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[10]_i_1_n_0
    SLICE_X102Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.871    -0.809    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]/C
                         clock pessimism              0.254    -0.555    
                         clock uncertainty            0.072    -0.484    
    SLICE_X102Y22        FDCE (Hold_fdce_C_D)         0.121    -0.363    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  DAC_Clk
  To Clock:  DAC_Clk

Setup :            0  Failing Endpoints,  Worst Slack        6.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/R
                            (recovery check against rising-edge clock DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_Clk rise@10.000ns - DAC_Clk rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.718ns (26.823%)  route 1.959ns (73.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 11.650 - 10.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.865     1.865    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDCE (Prop_fdce_C_Q)         0.419     2.284 f  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.866     3.150    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y62        LUT1 (Prop_lut1_I0_O)        0.299     3.449 r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           1.093     4.542    design_1_i/ZmodAWGController_1/U0/R
    OLOGIC_X1Y74         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.650    11.650    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/C
                         clock pessimism              0.114    11.764    
                         clock uncertainty           -0.071    11.693    
    OLOGIC_X1Y74         ODDR (Recov_oddr_C_R)       -0.300    11.393    design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                  6.852    

Slack (MET) :             6.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/R
                            (recovery check against rising-edge clock DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_Clk rise@10.000ns - DAC_Clk rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.718ns (27.777%)  route 1.867ns (72.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 11.652 - 10.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.865     1.865    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDCE (Prop_fdce_C_Q)         0.419     2.284 f  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.866     3.150    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y62        LUT1 (Prop_lut1_I0_O)        0.299     3.449 r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           1.001     4.450    design_1_i/ZmodAWGController_1/U0/R
    OLOGIC_X1Y72         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.652    11.652    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y72         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/C
                         clock pessimism              0.114    11.766    
                         clock uncertainty           -0.071    11.695    
    OLOGIC_X1Y72         ODDR (Recov_oddr_C_R)       -0.300    11.395    design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                          -4.450    
  -------------------------------------------------------------------
                         slack                                  6.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/R
                            (removal check against rising-edge clock DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_Clk rise@0.000ns - DAC_Clk rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.227ns (23.847%)  route 0.725ns (76.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.636     0.636    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDCE (Prop_fdce_C_Q)         0.128     0.764 f  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.306     1.070    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y62        LUT1 (Prop_lut1_I0_O)        0.099     1.169 r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.419     1.588    design_1_i/ZmodAWGController_1/U0/R
    OLOGIC_X1Y72         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.893     0.893    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y72         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/C
                         clock pessimism             -0.234     0.659    
    OLOGIC_X1Y72         ODDR (Remov_oddr_C_R)        0.000     0.659    design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/R
                            (removal check against rising-edge clock DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_Clk rise@0.000ns - DAC_Clk rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.227ns (22.683%)  route 0.774ns (77.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.636     0.636    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDCE (Prop_fdce_C_Q)         0.128     0.764 f  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.306     1.070    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y62        LUT1 (Prop_lut1_I0_O)        0.099     1.169 r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.468     1.636    design_1_i/ZmodAWGController_1/U0/R
    OLOGIC_X1Y74         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.892     0.892    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/C
                         clock pessimism             -0.234     0.658    
    OLOGIC_X1Y74         ODDR (Remov_oddr_C_R)        0.000     0.658    design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.979    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  DAC_InIO_Clk
  To Clock:  DAC_InIO_Clk

Setup :            0  Failing Endpoints,  Worst Slack        6.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.726ns  (logic 0.718ns (26.336%)  route 2.008ns (73.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 14.110 - 12.500 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 4.365 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865     4.365    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419     4.784 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.863     5.647    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.299     5.946 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          1.146     7.091    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X103Y51        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.610    14.110    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X103Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]/C
                         clock pessimism              0.114    14.224    
                         clock uncertainty           -0.071    14.153    
    SLICE_X103Y51        FDCE (Recov_fdce_C_CLR)     -0.405    13.748    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.726ns  (logic 0.718ns (26.336%)  route 2.008ns (73.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 14.110 - 12.500 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 4.365 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865     4.365    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419     4.784 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.863     5.647    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.299     5.946 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          1.146     7.091    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X103Y51        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.610    14.110    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X103Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]/C
                         clock pessimism              0.114    14.224    
                         clock uncertainty           -0.071    14.153    
    SLICE_X103Y51        FDCE (Recov_fdce_C_CLR)     -0.405    13.748    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.726ns  (logic 0.718ns (26.336%)  route 2.008ns (73.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 14.110 - 12.500 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 4.365 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865     4.365    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419     4.784 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.863     5.647    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.299     5.946 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          1.146     7.091    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X103Y51        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.610    14.110    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X103Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]/C
                         clock pessimism              0.114    14.224    
                         clock uncertainty           -0.071    14.153    
    SLICE_X103Y51        FDCE (Recov_fdce_C_CLR)     -0.405    13.748    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[1]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.726ns  (logic 0.718ns (26.336%)  route 2.008ns (73.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 14.110 - 12.500 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 4.365 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865     4.365    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419     4.784 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.863     5.647    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.299     5.946 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          1.146     7.091    design_1_i/ZmodAWGController_1/U0/InstSamplingReset_n_0
    SLICE_X103Y51        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.610    14.110    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[1]/C
                         clock pessimism              0.114    14.224    
                         clock uncertainty           -0.071    14.153    
    SLICE_X103Y51        FDCE (Recov_fdce_C_CLR)     -0.405    13.748    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[1]
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[4]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.726ns  (logic 0.718ns (26.336%)  route 2.008ns (73.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 14.110 - 12.500 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 4.365 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865     4.365    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419     4.784 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.863     5.647    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.299     5.946 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          1.146     7.091    design_1_i/ZmodAWGController_1/U0/InstSamplingReset_n_0
    SLICE_X103Y51        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.610    14.110    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[4]/C
                         clock pessimism              0.114    14.224    
                         clock uncertainty           -0.071    14.153    
    SLICE_X103Y51        FDCE (Recov_fdce_C_CLR)     -0.405    13.748    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[4]
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[6]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.726ns  (logic 0.718ns (26.336%)  route 2.008ns (73.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 14.110 - 12.500 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 4.365 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865     4.365    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419     4.784 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.863     5.647    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.299     5.946 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          1.146     7.091    design_1_i/ZmodAWGController_1/U0/InstSamplingReset_n_0
    SLICE_X103Y51        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.610    14.110    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[6]/C
                         clock pessimism              0.114    14.224    
                         clock uncertainty           -0.071    14.153    
    SLICE_X103Y51        FDCE (Recov_fdce_C_CLR)     -0.405    13.748    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[6]
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[1]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.726ns  (logic 0.718ns (26.336%)  route 2.008ns (73.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 14.110 - 12.500 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 4.365 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865     4.365    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419     4.784 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.863     5.647    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.299     5.946 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          1.146     7.091    design_1_i/ZmodAWGController_1/U0/InstSamplingReset_n_0
    SLICE_X103Y51        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.610    14.110    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[1]/C
                         clock pessimism              0.114    14.224    
                         clock uncertainty           -0.071    14.153    
    SLICE_X103Y51        FDCE (Recov_fdce_C_CLR)     -0.405    13.748    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[1]
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.701ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[0]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.726ns  (logic 0.718ns (26.336%)  route 2.008ns (73.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 14.110 - 12.500 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 4.365 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865     4.365    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419     4.784 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.863     5.647    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.299     5.946 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          1.146     7.091    design_1_i/ZmodAWGController_1/U0/InstSamplingReset_n_0
    SLICE_X102Y51        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.610    14.110    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[0]/C
                         clock pessimism              0.114    14.224    
                         clock uncertainty           -0.071    14.153    
    SLICE_X102Y51        FDCE (Recov_fdce_C_CLR)     -0.361    13.792    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[0]
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  6.701    

Slack (MET) :             6.701ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[13]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.726ns  (logic 0.718ns (26.336%)  route 2.008ns (73.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 14.110 - 12.500 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 4.365 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865     4.365    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419     4.784 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.863     5.647    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.299     5.946 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          1.146     7.091    design_1_i/ZmodAWGController_1/U0/InstSamplingReset_n_0
    SLICE_X102Y51        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.610    14.110    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[13]/C
                         clock pessimism              0.114    14.224    
                         clock uncertainty           -0.071    14.153    
    SLICE_X102Y51        FDCE (Recov_fdce_C_CLR)     -0.361    13.792    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[13]
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  6.701    

Slack (MET) :             6.701ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[2]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.726ns  (logic 0.718ns (26.336%)  route 2.008ns (73.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 14.110 - 12.500 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 4.365 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865     4.365    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419     4.784 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.863     5.647    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.299     5.946 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          1.146     7.091    design_1_i/ZmodAWGController_1/U0/InstSamplingReset_n_0
    SLICE_X102Y51        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.610    14.110    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[2]/C
                         clock pessimism              0.114    14.224    
                         clock uncertainty           -0.071    14.153    
    SLICE_X102Y51        FDCE (Recov_fdce_C_CLR)     -0.361    13.792    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[2]
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  6.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[12]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.811ns  (logic 0.227ns (28.002%)  route 0.584ns (71.998%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 3.378 - 2.500 ) 
    Source Clock Delay      (SCD):    0.636ns = ( 3.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636     3.136    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128     3.264 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.288     3.551    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.099     3.650 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.296     3.946    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X102Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.878     3.378    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[12]/C
                         clock pessimism             -0.234     3.144    
    SLICE_X102Y54        FDCE (Remov_fdce_C_CLR)     -0.067     3.077    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.946    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[15]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.811ns  (logic 0.227ns (28.002%)  route 0.584ns (71.998%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 3.378 - 2.500 ) 
    Source Clock Delay      (SCD):    0.636ns = ( 3.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636     3.136    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128     3.264 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.288     3.551    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.099     3.650 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.296     3.946    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X102Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.878     3.378    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[15]/C
                         clock pessimism             -0.234     3.144    
    SLICE_X102Y54        FDCE (Remov_fdce_C_CLR)     -0.067     3.077    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.946    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[15]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.811ns  (logic 0.227ns (28.002%)  route 0.584ns (71.998%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 3.378 - 2.500 ) 
    Source Clock Delay      (SCD):    0.636ns = ( 3.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636     3.136    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128     3.264 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.288     3.551    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.099     3.650 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.296     3.946    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X102Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.878     3.378    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[15]/C
                         clock pessimism             -0.234     3.144    
    SLICE_X102Y54        FDCE (Remov_fdce_C_CLR)     -0.067     3.077    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.946    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[11]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.882ns  (logic 0.227ns (25.725%)  route 0.655ns (74.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 3.378 - 2.500 ) 
    Source Clock Delay      (SCD):    0.636ns = ( 3.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636     3.136    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128     3.264 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.288     3.551    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.099     3.650 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.368     4.018    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X102Y53        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.878     3.378    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[11]/C
                         clock pessimism             -0.234     3.144    
    SLICE_X102Y53        FDCE (Remov_fdce_C_CLR)     -0.067     3.077    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[5]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.882ns  (logic 0.227ns (25.725%)  route 0.655ns (74.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 3.378 - 2.500 ) 
    Source Clock Delay      (SCD):    0.636ns = ( 3.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636     3.136    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128     3.264 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.288     3.551    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.099     3.650 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.368     4.018    design_1_i/ZmodAWGController_1/U0/InstSamplingReset_n_0
    SLICE_X102Y53        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.878     3.378    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[5]/C
                         clock pessimism             -0.234     3.144    
    SLICE_X102Y53        FDCE (Remov_fdce_C_CLR)     -0.067     3.077    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[9]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.882ns  (logic 0.227ns (25.725%)  route 0.655ns (74.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 3.378 - 2.500 ) 
    Source Clock Delay      (SCD):    0.636ns = ( 3.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636     3.136    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128     3.264 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.288     3.551    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.099     3.650 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.368     4.018    design_1_i/ZmodAWGController_1/U0/InstSamplingReset_n_0
    SLICE_X102Y53        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.878     3.378    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[9]/C
                         clock pessimism             -0.234     3.144    
    SLICE_X102Y53        FDCE (Remov_fdce_C_CLR)     -0.067     3.077    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[9]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.882ns  (logic 0.227ns (25.725%)  route 0.655ns (74.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 3.378 - 2.500 ) 
    Source Clock Delay      (SCD):    0.636ns = ( 3.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636     3.136    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128     3.264 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.288     3.551    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.099     3.650 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.368     4.018    design_1_i/ZmodAWGController_1/U0/InstSamplingReset_n_0
    SLICE_X102Y53        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.878     3.378    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[9]/C
                         clock pessimism             -0.234     3.144    
    SLICE_X102Y53        FDCE (Remov_fdce_C_CLR)     -0.067     3.077    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[11]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.882ns  (logic 0.227ns (25.725%)  route 0.655ns (74.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 3.378 - 2.500 ) 
    Source Clock Delay      (SCD):    0.636ns = ( 3.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636     3.136    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128     3.264 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.288     3.551    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.099     3.650 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.368     4.018    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X103Y53        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.878     3.378    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X103Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[11]/C
                         clock pessimism             -0.234     3.144    
    SLICE_X103Y53        FDCE (Remov_fdce_C_CLR)     -0.092     3.052    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.052    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[14]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.882ns  (logic 0.227ns (25.725%)  route 0.655ns (74.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 3.378 - 2.500 ) 
    Source Clock Delay      (SCD):    0.636ns = ( 3.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636     3.136    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128     3.264 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.288     3.551    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.099     3.650 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.368     4.018    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X103Y53        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.878     3.378    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X103Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[14]/C
                         clock pessimism             -0.234     3.144    
    SLICE_X103Y53        FDCE (Remov_fdce_C_CLR)     -0.092     3.052    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.052    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[7]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.882ns  (logic 0.227ns (25.725%)  route 0.655ns (74.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 3.378 - 2.500 ) 
    Source Clock Delay      (SCD):    0.636ns = ( 3.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636     3.136    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128     3.264 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.288     3.551    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.099     3.650 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.368     4.018    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X103Y53        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.878     3.378    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X103Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[7]/C
                         clock pessimism             -0.234     3.144    
    SLICE_X103Y53        FDCE (Remov_fdce_C_CLR)     -0.092     3.052    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.052    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  0.966    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.715ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_RdWrR_reg/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.715ns (19.648%)  route 2.924ns (80.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.240     2.848    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X113Y56        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_RdWrR_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686     8.576    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X113Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_RdWrR_reg/C
                         clock pessimism              0.607     9.184    
                         clock uncertainty           -0.072     9.112    
    SLICE_X113Y56        FDCE (Recov_fdce_C_CLR)     -0.405     8.707    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_RdWrR_reg
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.715ns (19.648%)  route 2.924ns (80.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.240     2.848    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y56        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686     8.576    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]/C
                         clock pessimism              0.607     9.184    
                         clock uncertainty           -0.072     9.112    
    SLICE_X112Y56        FDCE (Recov_fdce_C_CLR)     -0.361     8.751    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.715ns (19.648%)  route 2.924ns (80.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.240     2.848    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y56        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686     8.576    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[4]/C
                         clock pessimism              0.607     9.184    
                         clock uncertainty           -0.072     9.112    
    SLICE_X112Y56        FDCE (Recov_fdce_C_CLR)     -0.361     8.751    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[4]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.072     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.072     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[2]/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.072     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[2]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[3]/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.072     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[3]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[4]/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.072     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[4]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstSysReset_n_2
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.072     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.715ns (19.648%)  route 2.924ns (80.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.240     2.848    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y56        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686     8.576    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/C
                         clock pessimism              0.607     9.184    
                         clock uncertainty           -0.072     9.112    
    SLICE_X112Y56        FDCE (Recov_fdce_C_CLR)     -0.319     8.793    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]
  -------------------------------------------------------------------
                         required time                          8.793    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  5.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/PRE
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.226ns (34.215%)  route 0.435ns (65.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.194     0.124    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y52        FDPE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.909    -0.771    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y52        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
                         clock pessimism              0.252    -0.519    
    SLICE_X112Y52        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.590    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxData_reg/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.226ns (34.164%)  route 0.436ns (65.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.195     0.125    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxData_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxData_reg/C
                         clock pessimism              0.249    -0.523    
    SLICE_X112Y54        FDCE (Remov_fdce_C_CLR)     -0.067    -0.590    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxData_reg
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.226ns (33.605%)  route 0.447ns (66.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.206     0.136    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X109Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.905    -0.775    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/C
                         clock pessimism              0.274    -0.501    
    SLICE_X109Y54        FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.226ns (33.605%)  route 0.447ns (66.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.206     0.136    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X109Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.905    -0.775    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/C
                         clock pessimism              0.274    -0.501    
    SLICE_X109Y54        FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.227ns (30.326%)  route 0.522ns (69.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.633    -0.539    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.208    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.099    -0.109 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.318     0.209    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X104Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.872    -0.808    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X104Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]/C
                         clock pessimism              0.275    -0.533    
    SLICE_X104Y21        FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.227ns (30.326%)  route 0.522ns (69.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.633    -0.539    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.208    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.099    -0.109 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.318     0.209    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X104Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.872    -0.808    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X104Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/C
                         clock pessimism              0.275    -0.533    
    SLICE_X104Y21        FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.227ns (30.326%)  route 0.522ns (69.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.633    -0.539    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.208    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.099    -0.109 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.318     0.209    design_1_i/ZmodAWGController_0/U0/InstSamplingReset_n_0
    SLICE_X104Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.872    -0.808    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X104Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
                         clock pessimism              0.275    -0.533    
    SLICE_X104Y21        FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sApStartR_reg/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.226ns (29.870%)  route 0.531ns (70.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.290     0.220    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X111Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sApStartR_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sApStartR_reg/C
                         clock pessimism              0.252    -0.520    
    SLICE_X111Y54        FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sApStartR_reg
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/PRE
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.226ns (29.870%)  route 0.531ns (70.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.290     0.220    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X111Y54        FDPE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y54        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/C
                         clock pessimism              0.252    -0.520    
    SLICE_X111Y54        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.615    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.226ns (29.699%)  route 0.535ns (70.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.295     0.225    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X110Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]/C
                         clock pessimism              0.252    -0.520    
    SLICE_X110Y54        FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.837    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100_design_1_clk_wiz_0_0_1
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_RdWrR_reg/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.715ns (19.648%)  route 2.924ns (80.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.240     2.848    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X113Y56        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_RdWrR_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686     8.576    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X113Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_RdWrR_reg/C
                         clock pessimism              0.607     9.184    
                         clock uncertainty           -0.072     9.112    
    SLICE_X113Y56        FDCE (Recov_fdce_C_CLR)     -0.405     8.707    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_RdWrR_reg
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.715ns (19.648%)  route 2.924ns (80.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.240     2.848    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y56        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686     8.576    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]/C
                         clock pessimism              0.607     9.184    
                         clock uncertainty           -0.072     9.112    
    SLICE_X112Y56        FDCE (Recov_fdce_C_CLR)     -0.361     8.751    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.715ns (19.648%)  route 2.924ns (80.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.240     2.848    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y56        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686     8.576    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[4]/C
                         clock pessimism              0.607     9.184    
                         clock uncertainty           -0.072     9.112    
    SLICE_X112Y56        FDCE (Recov_fdce_C_CLR)     -0.361     8.751    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[4]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.072     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.072     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[2]/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.072     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[2]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[3]/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.072     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[3]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[4]/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.072     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[4]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstSysReset_n_2
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.072     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.715ns (19.648%)  route 2.924ns (80.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.240     2.848    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y56        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686     8.576    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/C
                         clock pessimism              0.607     9.184    
                         clock uncertainty           -0.072     9.112    
    SLICE_X112Y56        FDCE (Recov_fdce_C_CLR)     -0.319     8.793    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]
  -------------------------------------------------------------------
                         required time                          8.793    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  5.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/PRE
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.226ns (34.215%)  route 0.435ns (65.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.194     0.124    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y52        FDPE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.909    -0.771    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y52        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
                         clock pessimism              0.252    -0.519    
                         clock uncertainty            0.072    -0.447    
    SLICE_X112Y52        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.518    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxData_reg/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.226ns (34.164%)  route 0.436ns (65.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.195     0.125    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxData_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxData_reg/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.072    -0.451    
    SLICE_X112Y54        FDCE (Remov_fdce_C_CLR)     -0.067    -0.518    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxData_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.226ns (33.605%)  route 0.447ns (66.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.206     0.136    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X109Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.905    -0.775    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/C
                         clock pessimism              0.274    -0.501    
                         clock uncertainty            0.072    -0.429    
    SLICE_X109Y54        FDCE (Remov_fdce_C_CLR)     -0.092    -0.521    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.226ns (33.605%)  route 0.447ns (66.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.206     0.136    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X109Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.905    -0.775    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/C
                         clock pessimism              0.274    -0.501    
                         clock uncertainty            0.072    -0.429    
    SLICE_X109Y54        FDCE (Remov_fdce_C_CLR)     -0.092    -0.521    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.227ns (30.326%)  route 0.522ns (69.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.633    -0.539    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.208    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.099    -0.109 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.318     0.209    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X104Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.872    -0.808    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X104Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]/C
                         clock pessimism              0.275    -0.533    
                         clock uncertainty            0.072    -0.462    
    SLICE_X104Y21        FDCE (Remov_fdce_C_CLR)     -0.067    -0.529    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.227ns (30.326%)  route 0.522ns (69.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.633    -0.539    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.208    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.099    -0.109 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.318     0.209    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X104Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.872    -0.808    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X104Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/C
                         clock pessimism              0.275    -0.533    
                         clock uncertainty            0.072    -0.462    
    SLICE_X104Y21        FDCE (Remov_fdce_C_CLR)     -0.067    -0.529    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.227ns (30.326%)  route 0.522ns (69.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.633    -0.539    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.208    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.099    -0.109 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.318     0.209    design_1_i/ZmodAWGController_0/U0/InstSamplingReset_n_0
    SLICE_X104Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.872    -0.808    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X104Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
                         clock pessimism              0.275    -0.533    
                         clock uncertainty            0.072    -0.462    
    SLICE_X104Y21        FDCE (Remov_fdce_C_CLR)     -0.067    -0.529    design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sApStartR_reg/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.226ns (29.870%)  route 0.531ns (70.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.290     0.220    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X111Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sApStartR_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sApStartR_reg/C
                         clock pessimism              0.252    -0.520    
                         clock uncertainty            0.072    -0.448    
    SLICE_X111Y54        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sApStartR_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/PRE
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.226ns (29.870%)  route 0.531ns (70.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.290     0.220    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X111Y54        FDPE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y54        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/C
                         clock pessimism              0.252    -0.520    
                         clock uncertainty            0.072    -0.448    
    SLICE_X111Y54        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.543    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.226ns (29.699%)  route 0.535ns (70.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.295     0.225    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X110Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]/C
                         clock pessimism              0.252    -0.520    
                         clock uncertainty            0.072    -0.448    
    SLICE_X110Y54        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.765    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_RdWrR_reg/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.715ns (19.648%)  route 2.924ns (80.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.240     2.848    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X113Y56        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_RdWrR_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686     8.576    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X113Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_RdWrR_reg/C
                         clock pessimism              0.607     9.184    
                         clock uncertainty           -0.072     9.112    
    SLICE_X113Y56        FDCE (Recov_fdce_C_CLR)     -0.405     8.707    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_RdWrR_reg
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.715ns (19.648%)  route 2.924ns (80.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.240     2.848    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y56        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686     8.576    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]/C
                         clock pessimism              0.607     9.184    
                         clock uncertainty           -0.072     9.112    
    SLICE_X112Y56        FDCE (Recov_fdce_C_CLR)     -0.361     8.751    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.715ns (19.648%)  route 2.924ns (80.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.240     2.848    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y56        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686     8.576    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[4]/C
                         clock pessimism              0.607     9.184    
                         clock uncertainty           -0.072     9.112    
    SLICE_X112Y56        FDCE (Recov_fdce_C_CLR)     -0.361     8.751    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[4]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.072     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.072     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[2]/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.072     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[2]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[3]/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.072     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[3]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[4]/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.072     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[4]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstSysReset_n_2
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.072     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.715ns (19.648%)  route 2.924ns (80.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.240     2.848    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y56        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686     8.576    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/C
                         clock pessimism              0.607     9.184    
                         clock uncertainty           -0.072     9.112    
    SLICE_X112Y56        FDCE (Recov_fdce_C_CLR)     -0.319     8.793    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]
  -------------------------------------------------------------------
                         required time                          8.793    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  5.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/PRE
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.226ns (34.215%)  route 0.435ns (65.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.194     0.124    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y52        FDPE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.909    -0.771    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y52        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
                         clock pessimism              0.252    -0.519    
                         clock uncertainty            0.072    -0.447    
    SLICE_X112Y52        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.518    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxData_reg/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.226ns (34.164%)  route 0.436ns (65.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.195     0.125    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxData_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxData_reg/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.072    -0.451    
    SLICE_X112Y54        FDCE (Remov_fdce_C_CLR)     -0.067    -0.518    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxData_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.226ns (33.605%)  route 0.447ns (66.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.206     0.136    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X109Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.905    -0.775    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/C
                         clock pessimism              0.274    -0.501    
                         clock uncertainty            0.072    -0.429    
    SLICE_X109Y54        FDCE (Remov_fdce_C_CLR)     -0.092    -0.521    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.226ns (33.605%)  route 0.447ns (66.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.206     0.136    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X109Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.905    -0.775    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/C
                         clock pessimism              0.274    -0.501    
                         clock uncertainty            0.072    -0.429    
    SLICE_X109Y54        FDCE (Remov_fdce_C_CLR)     -0.092    -0.521    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.227ns (30.326%)  route 0.522ns (69.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.633    -0.539    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.208    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.099    -0.109 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.318     0.209    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X104Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.872    -0.808    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X104Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]/C
                         clock pessimism              0.275    -0.533    
                         clock uncertainty            0.072    -0.462    
    SLICE_X104Y21        FDCE (Remov_fdce_C_CLR)     -0.067    -0.529    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.227ns (30.326%)  route 0.522ns (69.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.633    -0.539    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.208    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.099    -0.109 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.318     0.209    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X104Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.872    -0.808    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X104Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/C
                         clock pessimism              0.275    -0.533    
                         clock uncertainty            0.072    -0.462    
    SLICE_X104Y21        FDCE (Remov_fdce_C_CLR)     -0.067    -0.529    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.227ns (30.326%)  route 0.522ns (69.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.633    -0.539    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.208    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.099    -0.109 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.318     0.209    design_1_i/ZmodAWGController_0/U0/InstSamplingReset_n_0
    SLICE_X104Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.872    -0.808    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X104Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
                         clock pessimism              0.275    -0.533    
                         clock uncertainty            0.072    -0.462    
    SLICE_X104Y21        FDCE (Remov_fdce_C_CLR)     -0.067    -0.529    design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sApStartR_reg/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.226ns (29.870%)  route 0.531ns (70.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.290     0.220    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X111Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sApStartR_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sApStartR_reg/C
                         clock pessimism              0.252    -0.520    
                         clock uncertainty            0.072    -0.448    
    SLICE_X111Y54        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sApStartR_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/PRE
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.226ns (29.870%)  route 0.531ns (70.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.290     0.220    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X111Y54        FDPE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y54        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/C
                         clock pessimism              0.252    -0.520    
                         clock uncertainty            0.072    -0.448    
    SLICE_X111Y54        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.543    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.226ns (29.699%)  route 0.535ns (70.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.295     0.225    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X110Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]/C
                         clock pessimism              0.252    -0.520    
                         clock uncertainty            0.072    -0.448    
    SLICE_X110Y54        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.765    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100_design_1_clk_wiz_0_0_1
  To Clock:  clk_100_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.715ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_RdWrR_reg/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.715ns (19.648%)  route 2.924ns (80.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.240     2.848    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X113Y56        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_RdWrR_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686     8.576    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X113Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_RdWrR_reg/C
                         clock pessimism              0.607     9.184    
                         clock uncertainty           -0.071     9.112    
    SLICE_X113Y56        FDCE (Recov_fdce_C_CLR)     -0.405     8.707    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_RdWrR_reg
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.715ns (19.648%)  route 2.924ns (80.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.240     2.848    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y56        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686     8.576    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]/C
                         clock pessimism              0.607     9.184    
                         clock uncertainty           -0.071     9.112    
    SLICE_X112Y56        FDCE (Recov_fdce_C_CLR)     -0.361     8.751    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.715ns (19.648%)  route 2.924ns (80.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.240     2.848    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y56        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686     8.576    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[4]/C
                         clock pessimism              0.607     9.184    
                         clock uncertainty           -0.071     9.112    
    SLICE_X112Y56        FDCE (Recov_fdce_C_CLR)     -0.361     8.751    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[4]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.071     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[0]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.071     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[2]/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.071     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[2]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[3]/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.071     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[3]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[4]/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.071     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[4]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.715ns (20.127%)  route 2.837ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.153     2.761    design_1_i/ZmodAWGController_1/U0/InstSysReset_n_2
    SLICE_X110Y57        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.685     8.575    design_1_i/ZmodAWGController_1/U0/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/C
                         clock pessimism              0.607     9.183    
                         clock uncertainty           -0.071     9.111    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.405     8.706    design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.715ns (19.648%)  route 2.924ns (80.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.684     0.312    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.296     0.608 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         2.240     2.848    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y56        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686     8.576    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y56        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/C
                         clock pessimism              0.607     9.184    
                         clock uncertainty           -0.071     9.112    
    SLICE_X112Y56        FDCE (Recov_fdce_C_CLR)     -0.319     8.793    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]
  -------------------------------------------------------------------
                         required time                          8.793    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  5.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/PRE
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.226ns (34.215%)  route 0.435ns (65.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.194     0.124    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y52        FDPE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.909    -0.771    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y52        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
                         clock pessimism              0.252    -0.519    
    SLICE_X112Y52        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.590    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxData_reg/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.226ns (34.164%)  route 0.436ns (65.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.195     0.125    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxData_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxData_reg/C
                         clock pessimism              0.249    -0.523    
    SLICE_X112Y54        FDCE (Remov_fdce_C_CLR)     -0.067    -0.590    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxData_reg
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.226ns (33.605%)  route 0.447ns (66.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.206     0.136    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X109Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.905    -0.775    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/C
                         clock pessimism              0.274    -0.501    
    SLICE_X109Y54        FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.226ns (33.605%)  route 0.447ns (66.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.206     0.136    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X109Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.905    -0.775    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]/C
                         clock pessimism              0.274    -0.501    
    SLICE_X109Y54        FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[6]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.227ns (30.326%)  route 0.522ns (69.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.633    -0.539    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.208    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.099    -0.109 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.318     0.209    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X104Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.872    -0.808    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X104Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]/C
                         clock pessimism              0.275    -0.533    
    SLICE_X104Y21        FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.227ns (30.326%)  route 0.522ns (69.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.633    -0.539    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.208    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.099    -0.109 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.318     0.209    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X104Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.872    -0.808    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X104Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/C
                         clock pessimism              0.275    -0.533    
    SLICE_X104Y21        FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.227ns (30.326%)  route 0.522ns (69.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.633    -0.539    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.208    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.099    -0.109 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.318     0.209    design_1_i/ZmodAWGController_0/U0/InstSamplingReset_n_0
    SLICE_X104Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.872    -0.808    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X104Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
                         clock pessimism              0.275    -0.533    
    SLICE_X104Y21        FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sApStartR_reg/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.226ns (29.870%)  route 0.531ns (70.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.290     0.220    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X111Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sApStartR_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sApStartR_reg/C
                         clock pessimism              0.252    -0.520    
    SLICE_X111Y54        FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sApStartR_reg
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/PRE
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.226ns (29.870%)  route 0.531ns (70.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.290     0.220    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X111Y54        FDPE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y54        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/C
                         clock pessimism              0.252    -0.520    
    SLICE_X111Y54        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.615    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.226ns (29.699%)  route 0.535ns (70.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.240    -0.168    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.070 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=110, routed)         0.295     0.225    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X110Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]/C
                         clock pessimism              0.252    -0.520    
    SLICE_X110Y54        FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.837    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100n_design_1_clk_wiz_0_0
  To Clock:  clk_100n_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.801ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@12.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        2.348ns  (logic 0.773ns (32.926%)  route 1.575ns (67.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 11.060 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 1.708 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     4.011 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.463 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.257    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.156 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     1.708    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.478     2.186 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.853     3.039    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.295     3.334 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.721     4.055    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    13.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     7.287 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     9.299    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.390 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.670    11.060    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                         clock pessimism              0.568    11.628    
                         clock uncertainty           -0.072    11.556    
    OLOGIC_X1Y22         ODDR (Recov_oddr_C_R)       -0.300    11.256    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR
  -------------------------------------------------------------------
                         required time                         11.256    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  7.201    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@12.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        2.335ns  (logic 0.773ns (33.104%)  route 1.562ns (66.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 11.058 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 1.708 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     4.011 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.463 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.257    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.156 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     1.708    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.478     2.186 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.853     3.039    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.295     3.334 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.709     4.043    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    13.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     7.287 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     9.299    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.390 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.668    11.058    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                         clock pessimism              0.568    11.626    
                         clock uncertainty           -0.072    11.554    
    OLOGIC_X1Y24         ODDR (Recov_oddr_C_R)       -0.300    11.254    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR
  -------------------------------------------------------------------
                         required time                         11.254    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  7.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@2.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.836ns  (logic 0.246ns (29.436%)  route 0.590ns (70.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 1.718 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 1.958 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     2.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.218    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.302    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.328 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.630     1.958    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.148     2.106 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.286     2.392    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.098     2.490 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.303     2.793    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     2.966 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.446    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     0.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.791    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.820 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.898     1.718    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                         clock pessimism              0.275     1.993    
    OLOGIC_X1Y22         ODDR (Remov_oddr_C_R)        0.000     1.993    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@2.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.843ns  (logic 0.246ns (29.179%)  route 0.597ns (70.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 1.717 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 1.958 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     2.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.218    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.302    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.328 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.630     1.958    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.148     2.106 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.286     2.392    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.098     2.490 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.311     2.801    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     2.966 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.446    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     0.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.791    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.820 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.897     1.717    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                         clock pessimism              0.275     1.992    
    OLOGIC_X1Y24         ODDR (Remov_oddr_C_R)        0.000     1.992    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.809    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100n_design_1_clk_wiz_0_0_1
  To Clock:  clk_100n_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.729ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@12.500ns - clk_100n_design_1_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        2.348ns  (logic 0.773ns (32.926%)  route 1.575ns (67.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 11.060 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 1.708 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     4.011 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.463 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.257    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.156 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     1.708    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.478     2.186 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.853     3.039    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.295     3.334 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.721     4.055    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    13.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     7.287 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     9.299    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.390 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.670    11.060    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                         clock pessimism              0.568    11.628    
                         clock uncertainty           -0.072    11.556    
    OLOGIC_X1Y22         ODDR (Recov_oddr_C_R)       -0.300    11.256    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR
  -------------------------------------------------------------------
                         required time                         11.256    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  7.201    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@12.500ns - clk_100n_design_1_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        2.335ns  (logic 0.773ns (33.104%)  route 1.562ns (66.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 11.058 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 1.708 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     4.011 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.463 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.257    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.156 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     1.708    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.478     2.186 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.853     3.039    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.295     3.334 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.709     4.043    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    13.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     7.287 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     9.299    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.390 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.668    11.058    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                         clock pessimism              0.568    11.626    
                         clock uncertainty           -0.072    11.554    
    OLOGIC_X1Y24         ODDR (Recov_oddr_C_R)       -0.300    11.254    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR
  -------------------------------------------------------------------
                         required time                         11.254    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  7.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@2.500ns - clk_100n_design_1_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.836ns  (logic 0.246ns (29.436%)  route 0.590ns (70.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 1.718 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 1.958 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     2.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.218    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.302    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.328 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.630     1.958    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.148     2.106 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.286     2.392    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.098     2.490 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.303     2.793    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     2.966 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.446    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     0.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.791    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.820 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.898     1.718    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                         clock pessimism              0.275     1.993    
                         clock uncertainty            0.072     2.064    
    OLOGIC_X1Y22         ODDR (Remov_oddr_C_R)        0.000     2.064    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@2.500ns - clk_100n_design_1_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.843ns  (logic 0.246ns (29.179%)  route 0.597ns (70.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 1.717 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 1.958 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     2.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.218    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.302    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.328 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.630     1.958    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.148     2.106 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.286     2.392    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.098     2.490 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.311     2.801    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     2.966 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.446    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     0.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.791    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.820 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.897     1.717    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                         clock pessimism              0.275     1.992    
                         clock uncertainty            0.072     2.063    
    OLOGIC_X1Y24         ODDR (Remov_oddr_C_R)        0.000     2.063    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.737    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100n_design_1_clk_wiz_0_0
  To Clock:  clk_100n_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.729ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100n_design_1_clk_wiz_0_0_1 rise@12.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        2.348ns  (logic 0.773ns (32.926%)  route 1.575ns (67.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 11.060 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 1.708 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     4.011 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.463 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.257    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.156 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     1.708    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.478     2.186 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.853     3.039    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.295     3.334 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.721     4.055    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    13.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     7.287 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     9.299    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.390 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.670    11.060    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                         clock pessimism              0.568    11.628    
                         clock uncertainty           -0.072    11.556    
    OLOGIC_X1Y22         ODDR (Recov_oddr_C_R)       -0.300    11.256    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR
  -------------------------------------------------------------------
                         required time                         11.256    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  7.201    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100n_design_1_clk_wiz_0_0_1 rise@12.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        2.335ns  (logic 0.773ns (33.104%)  route 1.562ns (66.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 11.058 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 1.708 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     4.011 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.463 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.257    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.156 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     1.708    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.478     2.186 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.853     3.039    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.295     3.334 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.709     4.043    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    13.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     7.287 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     9.299    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.390 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.668    11.058    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                         clock pessimism              0.568    11.626    
                         clock uncertainty           -0.072    11.554    
    OLOGIC_X1Y24         ODDR (Recov_oddr_C_R)       -0.300    11.254    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR
  -------------------------------------------------------------------
                         required time                         11.254    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  7.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100n_design_1_clk_wiz_0_0_1 rise@2.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.836ns  (logic 0.246ns (29.436%)  route 0.590ns (70.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 1.718 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 1.958 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     2.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.218    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.302    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.328 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.630     1.958    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.148     2.106 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.286     2.392    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.098     2.490 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.303     2.793    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     2.966 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.446    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     0.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.791    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.820 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.898     1.718    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                         clock pessimism              0.275     1.993    
                         clock uncertainty            0.072     2.064    
    OLOGIC_X1Y22         ODDR (Remov_oddr_C_R)        0.000     2.064    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100n_design_1_clk_wiz_0_0_1 rise@2.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.843ns  (logic 0.246ns (29.179%)  route 0.597ns (70.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 1.717 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 1.958 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     2.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.218    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.302    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.328 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.630     1.958    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.148     2.106 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.286     2.392    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.098     2.490 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.311     2.801    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     2.966 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.446    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     0.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.791    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.820 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.897     1.717    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                         clock pessimism              0.275     1.992    
                         clock uncertainty            0.072     2.063    
    OLOGIC_X1Y24         ODDR (Remov_oddr_C_R)        0.000     2.063    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.737    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100n_design_1_clk_wiz_0_0_1
  To Clock:  clk_100n_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.801ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.202ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100n_design_1_clk_wiz_0_0_1 rise@12.500ns - clk_100n_design_1_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        2.348ns  (logic 0.773ns (32.926%)  route 1.575ns (67.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 11.060 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 1.708 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     4.011 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.463 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.257    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.156 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     1.708    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.478     2.186 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.853     3.039    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.295     3.334 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.721     4.055    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    13.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     7.287 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     9.299    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.390 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.670    11.060    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                         clock pessimism              0.568    11.628    
                         clock uncertainty           -0.071    11.557    
    OLOGIC_X1Y22         ODDR (Recov_oddr_C_R)       -0.300    11.257    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  7.202    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100n_design_1_clk_wiz_0_0_1 rise@12.500ns - clk_100n_design_1_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        2.335ns  (logic 0.773ns (33.104%)  route 1.562ns (66.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 11.058 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 1.708 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     4.011 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.463 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.257    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.156 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     1.708    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.478     2.186 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.853     3.039    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.295     3.334 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.709     4.043    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    D18                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    13.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     7.287 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     9.299    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.390 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.668    11.058    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                         clock pessimism              0.568    11.626    
                         clock uncertainty           -0.071    11.555    
    OLOGIC_X1Y24         ODDR (Recov_oddr_C_R)       -0.300    11.255    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR
  -------------------------------------------------------------------
                         required time                         11.255    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  7.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100n_design_1_clk_wiz_0_0_1 rise@2.500ns - clk_100n_design_1_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.836ns  (logic 0.246ns (29.436%)  route 0.590ns (70.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 1.718 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 1.958 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     2.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.218    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.302    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.328 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.630     1.958    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.148     2.106 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.286     2.392    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.098     2.490 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.303     2.793    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     2.966 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.446    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     0.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.791    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.820 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.898     1.718    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                         clock pessimism              0.275     1.993    
    OLOGIC_X1Y22         ODDR (Remov_oddr_C_R)        0.000     1.993    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100n_design_1_clk_wiz_0_0_1 rise@2.500ns - clk_100n_design_1_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.843ns  (logic 0.246ns (29.179%)  route 0.597ns (70.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 1.717 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 1.958 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     2.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.218    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.302    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.328 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.630     1.958    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.148     2.106 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.286     2.392    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.098     2.490 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.311     2.801    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     2.966 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.446    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     0.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.791    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.820 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.897     1.717    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                         clock pessimism              0.275     1.992    
    OLOGIC_X1Y24         ODDR (Remov_oddr_C_R)        0.000     1.992    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.809    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  DAC_Clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.786ns  (logic 1.606ns (27.756%)  route 4.180ns (72.244%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           3.525     5.007    design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_n
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.124     5.131 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.655     5.786    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/AR[0]
    SLICE_X113Y55        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.686     1.686    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.786ns  (logic 1.606ns (27.756%)  route 4.180ns (72.244%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           3.525     5.007    design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_n
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.124     5.131 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.655     5.786    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/AR[0]
    SLICE_X113Y55        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.686     1.686    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (removal check against rising-edge clock DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.125ns  (logic 0.295ns (13.876%)  route 1.830ns (86.124%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.503     1.753    design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_n
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.045     1.798 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.327     2.125    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/AR[0]
    SLICE_X113Y55        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.908     0.908    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (removal check against rising-edge clock DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.125ns  (logic 0.295ns (13.876%)  route 1.830ns (86.124%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.503     1.753    design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_n
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.045     1.798 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.327     2.125    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/AR[0]
    SLICE_X113Y55        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.908     0.908    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DAC_Clk
  To Clock:  DAC_Clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/R
                            (recovery check against rising-edge clock DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.585ns  (logic 0.718ns (27.777%)  route 1.867ns (72.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.865     1.865    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDCE (Prop_fdce_C_Q)         0.419     2.284 r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.866     3.150    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y62        LUT1 (Prop_lut1_I0_O)        0.299     3.449 f  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           1.001     4.450    design_1_i/ZmodAWGController_1/U0/R
    OLOGIC_X1Y72         ODDR                                         f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.652     1.652    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y72         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.865     1.865    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDCE (Prop_fdce_C_Q)         0.456     2.321 r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190     2.511    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.686     1.686    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.636     0.636    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDCE (Prop_fdce_C_Q)         0.141     0.777 r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.833    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.908     0.908    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/R
                            (removal check against rising-edge clock DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.227ns (23.847%)  route 0.725ns (76.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.636     0.636    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDCE (Prop_fdce_C_Q)         0.128     0.764 r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.306     1.070    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y62        LUT1 (Prop_lut1_I0_O)        0.099     1.169 f  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.419     1.588    design_1_i/ZmodAWGController_1/U0/R
    OLOGIC_X1Y72         ODDR                                         f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.893     0.893    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y72         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  DAC_InIO_Clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.530ns  (logic 1.606ns (29.042%)  route 3.924ns (70.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 4.186 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           3.525     5.007    design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_n
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.124     5.131 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.399     5.530    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X113Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686     4.186    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.530ns  (logic 1.606ns (29.042%)  route 3.924ns (70.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 4.186 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           3.525     5.007    design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_n
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.124     5.131 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.399     5.530    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X113Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686     4.186    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.929ns  (logic 0.295ns (15.287%)  route 1.634ns (84.713%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns = ( 3.408 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.503     1.753    design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_n
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.045     1.798 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.131     1.929    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X113Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908     3.408    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.929ns  (logic 0.295ns (15.287%)  route 1.634ns (84.713%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns = ( 3.408 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.503     1.753    design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_n
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.045     1.798 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.131     1.929    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X113Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908     3.408    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DAC_InIO_Clk
  To Clock:  DAC_InIO_Clk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.524ns  (logic 0.718ns (28.449%)  route 1.806ns (71.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 4.110 - 2.500 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 4.365 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865     4.365    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419     4.784 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.863     5.647    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.299     5.946 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.943     6.889    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X104Y52        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.610     4.110    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.524ns  (logic 0.718ns (28.449%)  route 1.806ns (71.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 4.110 - 2.500 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 4.365 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865     4.365    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.419     4.784 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.863     5.647    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.299     5.946 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.943     6.889    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X104Y52        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.610     4.110    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.158ns  (logic 0.518ns (44.730%)  route 0.640ns (55.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 4.110 - 2.500 ) 
    Source Clock Delay      (SCD):    1.786ns = ( 4.286 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y52        FDCE (Prop_fdce_C_Q)         0.518     4.804 r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.640     5.444    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.610     4.110    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 4.186 - 2.500 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 4.365 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865     4.365    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.456     4.821 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190     5.011    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686     4.186    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns = ( 3.408 - 2.500 ) 
    Source Clock Delay      (SCD):    0.636ns = ( 3.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636     3.136    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.141     3.277 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     3.333    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908     3.408    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.045%)  route 0.226ns (57.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns = ( 3.380 - 2.500 ) 
    Source Clock Delay      (SCD):    0.609ns = ( 3.109 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.609     3.109    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y52        FDCE (Prop_fdce_C_Q)         0.164     3.273 r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.226     3.499    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.880     3.380    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.227ns (23.899%)  route 0.723ns (76.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns = ( 3.380 - 2.500 ) 
    Source Clock Delay      (SCD):    0.636ns = ( 3.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636     3.136    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128     3.264 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.288     3.551    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.099     3.650 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.435     4.086    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X104Y52        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.880     3.380    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.227ns (23.899%)  route 0.723ns (76.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns = ( 3.380 - 2.500 ) 
    Source Clock Delay      (SCD):    0.636ns = ( 3.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636     3.136    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.128     3.264 r  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.288     3.551    design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.099     3.650 f  design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.435     4.086    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X104Y52        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.880     3.380    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  DAC_InIO_Clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstTestModeSync/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.948ns  (logic 0.456ns (48.077%)  route 0.492ns (51.923%))
  Logic Levels:           0  
  Clock Path Skew:        2.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 4.110 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786    -0.870    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SysClk100
    SLICE_X105Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y52        FDCE (Prop_fdce_C_Q)         0.456    -0.414 r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/iIn_q_reg/Q
                         net (fo=1, routed)           0.492     0.078    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.610     4.110    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstTestModeSync/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.779ns  (logic 0.367ns (47.082%)  route 0.412ns (52.918%))
  Logic Levels:           0  
  Clock Path Skew:        3.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 4.286 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.610    -1.500    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SysClk100
    SLICE_X105Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y52        FDCE (Prop_fdce_C_Q)         0.367    -1.133 r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/iIn_q_reg/Q
                         net (fo=1, routed)           0.412    -0.720    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_design_1_clk_wiz_0_0_1
  To Clock:  DAC_InIO_Clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstTestModeSync/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.948ns  (logic 0.456ns (48.077%)  route 0.492ns (51.923%))
  Logic Levels:           0  
  Clock Path Skew:        2.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 4.110 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786    -0.870    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SysClk100
    SLICE_X105Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y52        FDCE (Prop_fdce_C_Q)         0.456    -0.414 r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/iIn_q_reg/Q
                         net (fo=1, routed)           0.492     0.078    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.610     4.110    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstTestModeSync/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.779ns  (logic 0.367ns (47.082%)  route 0.412ns (52.918%))
  Logic Levels:           0  
  Clock Path Skew:        3.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 4.286 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.610    -1.500    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SysClk100
    SLICE_X105Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y52        FDCE (Prop_fdce_C_Q)         0.367    -1.133 r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/iIn_q_reg/Q
                         net (fo=1, routed)           0.412    -0.720    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.786     4.286    design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X104Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_design_1_clk_wiz_0_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.441ns  (logic 1.606ns (21.584%)  route 5.835ns (78.416%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           4.971     6.453    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.124     6.577 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.863     7.441    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/AR[0]
    SLICE_X110Y14        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.697    -1.412    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.441ns  (logic 1.606ns (21.584%)  route 5.835ns (78.416%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           4.971     6.453    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.124     6.577 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.863     7.441    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/AR[0]
    SLICE_X110Y14        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.697    -1.412    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.238ns  (logic 1.606ns (22.188%)  route 5.632ns (77.812%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           4.971     6.453    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.124     6.577 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.661     7.238    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X110Y20        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.691    -1.418    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.238ns  (logic 1.606ns (22.188%)  route 5.632ns (77.812%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           4.971     6.453    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.124     6.577 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.661     7.238    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X110Y20        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.691    -1.418    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.530ns  (logic 1.606ns (29.042%)  route 3.924ns (70.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           3.525     5.007    design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_n
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.124     5.131 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.399     5.530    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/AR[0]
    SLICE_X113Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686    -1.424    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.530ns  (logic 1.606ns (29.042%)  route 3.924ns (70.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           3.525     5.007    design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_n
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.124     5.131 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.399     5.530    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/AR[0]
    SLICE_X113Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686    -1.424    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.929ns  (logic 0.295ns (15.287%)  route 1.634ns (84.713%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.503     1.753    design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_n
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.045     1.798 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.131     1.929    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/AR[0]
    SLICE_X113Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.929ns  (logic 0.295ns (15.287%)  route 1.634ns (84.713%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.503     1.753    design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_n
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.045     1.798 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.131     1.929    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/AR[0]
    SLICE_X113Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.631ns  (logic 0.295ns (11.206%)  route 2.336ns (88.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           2.093     2.343    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.045     2.388 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.243     2.631    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X110Y20        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.902    -0.778    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.631ns  (logic 0.295ns (11.206%)  route 2.336ns (88.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           2.093     2.343    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.045     2.388 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.243     2.631    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X110Y20        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.902    -0.778    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.715ns  (logic 0.295ns (10.862%)  route 2.420ns (89.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           2.093     2.343    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.045     2.388 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.326     2.715    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/AR[0]
    SLICE_X110Y14        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.715ns  (logic 0.295ns (10.862%)  route 2.420ns (89.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           2.093     2.343    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.045     2.388 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.326     2.715    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/AR[0]
    SLICE_X110Y14        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.061ns  (logic 0.718ns (34.845%)  route 1.343ns (65.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.869    -0.787    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.419    -0.368 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.604     0.236    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.299     0.535 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.738     1.273    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X105Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.614    -1.495    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.061ns  (logic 0.718ns (34.845%)  route 1.343ns (65.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.869    -0.787    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.419    -0.368 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.604     0.236    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.299     0.535 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.738     1.273    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X105Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.614    -1.495    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.231ns  (logic 0.456ns (37.050%)  route 0.775ns (62.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.800    -0.856    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SysClk100
    SLICE_X105Y11        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y11        FDCE (Prop_fdce_C_Q)         0.456    -0.400 r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/Q
                         net (fo=1, routed)           0.775     0.374    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.614    -1.495    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.877    -0.779    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y14        FDCE (Prop_fdce_C_Q)         0.456    -0.323 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.199    -0.124    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.697    -1.412    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.869    -0.787    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.456    -0.331 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.199    -0.132    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.691    -1.418    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.456    -0.335 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -0.146    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686    -1.424    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.789    -0.867    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y21        FDCE (Prop_fdce_C_Q)         0.456    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -0.222    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.614    -1.495    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.614    -1.495    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y21        FDCE (Prop_fdce_C_Q)         0.367    -1.128 r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.969    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.789    -0.867    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686    -1.424    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.367    -1.057 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.898    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.535ns  (logic 0.367ns (68.556%)  route 0.168ns (31.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.691    -1.418    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.367    -1.051 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.168    -0.883    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.869    -0.787    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.535ns  (logic 0.367ns (68.556%)  route 0.168ns (31.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.697    -1.412    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y14        FDCE (Prop_fdce_C_Q)         0.367    -1.045 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.168    -0.877    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.877    -0.779    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.017ns  (logic 0.367ns (36.095%)  route 0.650ns (63.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.623    -1.486    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SysClk100
    SLICE_X105Y11        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y11        FDCE (Prop_fdce_C_Q)         0.367    -1.119 r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/Q
                         net (fo=1, routed)           0.650    -0.469    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.789    -0.867    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.227ns (30.326%)  route 0.522ns (69.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.633    -0.539    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.208    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.099    -0.109 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.318     0.209    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X105Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.872    -0.808    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.227ns (30.326%)  route 0.522ns (69.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.633    -0.539    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.208    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.099    -0.109 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.318     0.209    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X105Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.872    -0.808    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_design_1_clk_wiz_0_0_1
  To Clock:  clk_100_design_1_clk_wiz_0_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.061ns  (logic 0.718ns (34.845%)  route 1.343ns (65.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.869    -0.787    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.419    -0.368 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.604     0.236    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.299     0.535 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.738     1.273    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X105Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.614    -1.495    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.061ns  (logic 0.718ns (34.845%)  route 1.343ns (65.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.869    -0.787    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.419    -0.368 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.604     0.236    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.299     0.535 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.738     1.273    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X105Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.614    -1.495    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.231ns  (logic 0.456ns (37.050%)  route 0.775ns (62.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.800    -0.856    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SysClk100
    SLICE_X105Y11        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y11        FDCE (Prop_fdce_C_Q)         0.456    -0.400 r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/Q
                         net (fo=1, routed)           0.775     0.374    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.614    -1.495    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.877    -0.779    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y14        FDCE (Prop_fdce_C_Q)         0.456    -0.323 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.199    -0.124    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.697    -1.412    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.869    -0.787    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.456    -0.331 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.199    -0.132    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.691    -1.418    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.456    -0.335 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -0.146    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686    -1.424    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.789    -0.867    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y21        FDCE (Prop_fdce_C_Q)         0.456    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -0.222    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.614    -1.495    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.614    -1.495    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y21        FDCE (Prop_fdce_C_Q)         0.367    -1.128 r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.969    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.789    -0.867    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686    -1.424    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.367    -1.057 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.898    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.535ns  (logic 0.367ns (68.556%)  route 0.168ns (31.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.691    -1.418    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.367    -1.051 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.168    -0.883    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.869    -0.787    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.535ns  (logic 0.367ns (68.556%)  route 0.168ns (31.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.697    -1.412    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y14        FDCE (Prop_fdce_C_Q)         0.367    -1.045 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.168    -0.877    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.877    -0.779    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.017ns  (logic 0.367ns (36.095%)  route 0.650ns (63.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.623    -1.486    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SysClk100
    SLICE_X105Y11        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y11        FDCE (Prop_fdce_C_Q)         0.367    -1.119 r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/Q
                         net (fo=1, routed)           0.650    -0.469    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.789    -0.867    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.227ns (30.326%)  route 0.522ns (69.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.633    -0.539    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.208    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.099    -0.109 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.318     0.209    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X105Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.872    -0.808    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.227ns (30.326%)  route 0.522ns (69.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.633    -0.539    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.208    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.099    -0.109 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.318     0.209    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X105Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.872    -0.808    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_design_1_clk_wiz_0_0_1

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.441ns  (logic 1.606ns (21.584%)  route 5.835ns (78.416%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           4.971     6.453    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.124     6.577 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.863     7.441    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/AR[0]
    SLICE_X110Y14        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.697    -1.412    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.441ns  (logic 1.606ns (21.584%)  route 5.835ns (78.416%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           4.971     6.453    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.124     6.577 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.863     7.441    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/AR[0]
    SLICE_X110Y14        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.697    -1.412    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.238ns  (logic 1.606ns (22.188%)  route 5.632ns (77.812%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           4.971     6.453    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.124     6.577 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.661     7.238    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X110Y20        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.691    -1.418    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.238ns  (logic 1.606ns (22.188%)  route 5.632ns (77.812%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           4.971     6.453    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.124     6.577 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.661     7.238    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X110Y20        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.691    -1.418    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.530ns  (logic 1.606ns (29.042%)  route 3.924ns (70.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           3.525     5.007    design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_n
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.124     5.131 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.399     5.530    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/AR[0]
    SLICE_X113Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686    -1.424    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.530ns  (logic 1.606ns (29.042%)  route 3.924ns (70.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           3.525     5.007    design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_n
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.124     5.131 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.399     5.530    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/AR[0]
    SLICE_X113Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686    -1.424    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.929ns  (logic 0.295ns (15.287%)  route 1.634ns (84.713%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.503     1.753    design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_n
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.045     1.798 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.131     1.929    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/AR[0]
    SLICE_X113Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.929ns  (logic 0.295ns (15.287%)  route 1.634ns (84.713%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.503     1.753    design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_n
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.045     1.798 f  design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.131     1.929    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/AR[0]
    SLICE_X113Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.631ns  (logic 0.295ns (11.206%)  route 2.336ns (88.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           2.093     2.343    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.045     2.388 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.243     2.631    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X110Y20        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.902    -0.778    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.631ns  (logic 0.295ns (11.206%)  route 2.336ns (88.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           2.093     2.343    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.045     2.388 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.243     2.631    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X110Y20        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.902    -0.778    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.715ns  (logic 0.295ns (10.862%)  route 2.420ns (89.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           2.093     2.343    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.045     2.388 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.326     2.715    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/AR[0]
    SLICE_X110Y14        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.715ns  (logic 0.295ns (10.862%)  route 2.420ns (89.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           2.093     2.343    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.045     2.388 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.326     2.715    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/AR[0]
    SLICE_X110Y14        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0_1

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.061ns  (logic 0.718ns (34.845%)  route 1.343ns (65.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.869    -0.787    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.419    -0.368 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.604     0.236    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.299     0.535 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.738     1.273    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X105Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.614    -1.495    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.061ns  (logic 0.718ns (34.845%)  route 1.343ns (65.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.869    -0.787    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.419    -0.368 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.604     0.236    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.299     0.535 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.738     1.273    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X105Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.614    -1.495    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.231ns  (logic 0.456ns (37.050%)  route 0.775ns (62.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.800    -0.856    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SysClk100
    SLICE_X105Y11        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y11        FDCE (Prop_fdce_C_Q)         0.456    -0.400 r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/Q
                         net (fo=1, routed)           0.775     0.374    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.614    -1.495    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.877    -0.779    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y14        FDCE (Prop_fdce_C_Q)         0.456    -0.323 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.199    -0.124    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.697    -1.412    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.869    -0.787    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.456    -0.331 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.199    -0.132    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.691    -1.418    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.456    -0.335 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -0.146    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686    -1.424    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.789    -0.867    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y21        FDCE (Prop_fdce_C_Q)         0.456    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -0.222    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.614    -1.495    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.614    -1.495    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y21        FDCE (Prop_fdce_C_Q)         0.367    -1.128 r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.969    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.789    -0.867    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686    -1.424    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.367    -1.057 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.898    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.535ns  (logic 0.367ns (68.556%)  route 0.168ns (31.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.691    -1.418    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.367    -1.051 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.168    -0.883    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.869    -0.787    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.535ns  (logic 0.367ns (68.556%)  route 0.168ns (31.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.697    -1.412    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y14        FDCE (Prop_fdce_C_Q)         0.367    -1.045 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.168    -0.877    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.877    -0.779    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.017ns  (logic 0.367ns (36.095%)  route 0.650ns (63.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.623    -1.486    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SysClk100
    SLICE_X105Y11        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y11        FDCE (Prop_fdce_C_Q)         0.367    -1.119 r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/Q
                         net (fo=1, routed)           0.650    -0.469    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.789    -0.867    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.227ns (30.326%)  route 0.522ns (69.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.633    -0.539    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.208    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.099    -0.109 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.318     0.209    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X105Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.872    -0.808    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.227ns (30.326%)  route 0.522ns (69.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.633    -0.539    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.208    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.099    -0.109 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.318     0.209    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X105Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.872    -0.808    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_design_1_clk_wiz_0_0_1
  To Clock:  clk_100_design_1_clk_wiz_0_0_1

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.061ns  (logic 0.718ns (34.845%)  route 1.343ns (65.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.869    -0.787    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.419    -0.368 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.604     0.236    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.299     0.535 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.738     1.273    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X105Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.614    -1.495    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.061ns  (logic 0.718ns (34.845%)  route 1.343ns (65.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.869    -0.787    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.419    -0.368 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.604     0.236    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.299     0.535 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.738     1.273    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X105Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.614    -1.495    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.231ns  (logic 0.456ns (37.050%)  route 0.775ns (62.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.800    -0.856    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SysClk100
    SLICE_X105Y11        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y11        FDCE (Prop_fdce_C_Q)         0.456    -0.400 r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/Q
                         net (fo=1, routed)           0.775     0.374    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.614    -1.495    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.877    -0.779    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y14        FDCE (Prop_fdce_C_Q)         0.456    -0.323 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.199    -0.124    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.697    -1.412    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.869    -0.787    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.456    -0.331 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.199    -0.132    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.691    -1.418    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.456    -0.335 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -0.146    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686    -1.424    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.789    -0.867    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y21        FDCE (Prop_fdce_C_Q)         0.456    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -0.222    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.614    -1.495    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.614    -1.495    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y21        FDCE (Prop_fdce_C_Q)         0.367    -1.128 r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.969    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.789    -0.867    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686    -1.424    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.367    -1.057 r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.898    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.535ns  (logic 0.367ns (68.556%)  route 0.168ns (31.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.691    -1.418    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.367    -1.051 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.168    -0.883    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.869    -0.787    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.535ns  (logic 0.367ns (68.556%)  route 0.168ns (31.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.697    -1.412    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y14        FDCE (Prop_fdce_C_Q)         0.367    -1.045 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.168    -0.877    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.877    -0.779    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X110Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.017ns  (logic 0.367ns (36.095%)  route 0.650ns (63.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.623    -1.486    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SysClk100
    SLICE_X105Y11        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y11        FDCE (Prop_fdce_C_Q)         0.367    -1.119 r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/iIn_q_reg/Q
                         net (fo=1, routed)           0.650    -0.469    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.789    -0.867    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.227ns (30.326%)  route 0.522ns (69.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.633    -0.539    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.208    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.099    -0.109 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.318     0.209    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X105Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.872    -0.808    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.227ns (30.326%)  route 0.522ns (69.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.633    -0.539    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X110Y20        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.208    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.099    -0.109 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=59, routed)          0.318     0.209    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X105Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.872    -0.808    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X105Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100n_design_1_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.254ns  (logic 1.606ns (22.140%)  route 5.648ns (77.860%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 1.078 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           4.971     6.453    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.124     6.577 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.677     7.254    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/AR[0]
    SLICE_X112Y23        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     3.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -2.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.701    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.610 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.687     1.078    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.254ns  (logic 1.606ns (22.140%)  route 5.648ns (77.860%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 1.078 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           4.971     6.453    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.124     6.577 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.677     7.254    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/AR[0]
    SLICE_X112Y23        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     3.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -2.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.701    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.610 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.687     1.078    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.730ns  (logic 0.295ns (10.801%)  route 2.435ns (89.199%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 1.718 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           2.093     2.343    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.045     2.388 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.342     2.730    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/AR[0]
    SLICE_X112Y23        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     2.966 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.446    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     0.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.791    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.820 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.898     1.718    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.730ns  (logic 0.295ns (10.801%)  route 2.435ns (89.199%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 1.718 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           2.093     2.343    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.045     2.388 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.342     2.730    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/AR[0]
    SLICE_X112Y23        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     2.966 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.446    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     0.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.791    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.820 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.898     1.718    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100n_design_1_clk_wiz_0_0
  To Clock:  clk_100n_design_1_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.348ns  (logic 0.773ns (32.926%)  route 1.575ns (67.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 1.060 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 1.708 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     4.011 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.463 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.257    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.156 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     1.708    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.478     2.186 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.853     3.039    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.295     3.334 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.721     4.055    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     3.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -2.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.701    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.610 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.670     1.060    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 1.078 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 1.708 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     4.011 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.463 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.257    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.156 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     1.708    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.518     2.226 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190     2.415    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     3.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -2.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.701    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.610 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.687     1.078    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.577ns  (logic 0.418ns (72.456%)  route 0.159ns (27.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 1.708 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.422ns = ( 1.078 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     3.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -2.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.701    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.610 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.687     1.078    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.418     1.496 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159     1.655    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     4.011 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.463 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.257    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.156 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     1.708    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.246ns (29.436%)  route 0.590ns (70.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 1.718 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 1.958 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     2.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.218    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.302    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.328 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.630     1.958    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.148     2.106 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.286     2.392    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.098     2.490 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.303     2.793    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     2.966 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.446    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     0.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.791    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.820 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.898     1.718    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100n_design_1_clk_wiz_0_0_1
  To Clock:  clk_100n_design_1_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.348ns  (logic 0.773ns (32.926%)  route 1.575ns (67.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 1.060 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 1.708 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     4.011 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.463 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.257    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.156 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     1.708    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.478     2.186 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.853     3.039    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.295     3.334 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.721     4.055    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     3.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -2.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.701    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.610 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.670     1.060    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 1.078 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 1.708 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     4.011 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.463 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.257    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.156 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     1.708    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.518     2.226 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190     2.415    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     3.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -2.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.701    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.610 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.687     1.078    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.577ns  (logic 0.418ns (72.456%)  route 0.159ns (27.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 1.708 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.422ns = ( 1.078 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     3.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -2.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.701    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.610 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.687     1.078    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.418     1.496 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159     1.655    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     4.011 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.463 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.257    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.156 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     1.708    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.246ns (29.436%)  route 0.590ns (70.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 1.718 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 1.958 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     2.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.218    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.302    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.328 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.630     1.958    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.148     2.106 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.286     2.392    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.098     2.490 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.303     2.793    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     2.966 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.446    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     0.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.791    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.820 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.898     1.718    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100n_design_1_clk_wiz_0_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.254ns  (logic 1.606ns (22.140%)  route 5.648ns (77.860%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 1.078 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           4.971     6.453    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.124     6.577 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.677     7.254    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/AR[0]
    SLICE_X112Y23        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     3.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -2.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.701    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.610 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.687     1.078    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.254ns  (logic 1.606ns (22.140%)  route 5.648ns (77.860%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 1.078 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           4.971     6.453    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.124     6.577 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.677     7.254    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/AR[0]
    SLICE_X112Y23        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     3.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -2.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.701    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.610 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.687     1.078    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.730ns  (logic 0.295ns (10.801%)  route 2.435ns (89.199%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 1.718 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           2.093     2.343    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.045     2.388 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.342     2.730    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/AR[0]
    SLICE_X112Y23        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     2.966 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.446    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     0.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.791    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.820 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.898     1.718    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 resetn_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.730ns  (logic 0.295ns (10.801%)  route 2.435ns (89.199%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 1.718 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     0.000    resetn_0
    C17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           2.093     2.343    design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_n
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.045     2.388 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int_inferred_i_1/O
                         net (fo=6, routed)           0.342     2.730    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/AR[0]
    SLICE_X112Y23        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     2.966 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.446    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     0.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.791    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.820 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.898     1.718    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100n_design_1_clk_wiz_0_0
  To Clock:  clk_100n_design_1_clk_wiz_0_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.348ns  (logic 0.773ns (32.926%)  route 1.575ns (67.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 1.060 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 1.708 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     4.011 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.463 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.257    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.156 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     1.708    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.478     2.186 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.853     3.039    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.295     3.334 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.721     4.055    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     3.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -2.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.701    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.610 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.670     1.060    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 1.078 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 1.708 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     4.011 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.463 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.257    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.156 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     1.708    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.518     2.226 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190     2.415    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     3.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -2.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.701    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.610 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.687     1.078    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.577ns  (logic 0.418ns (72.456%)  route 0.159ns (27.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 1.708 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.422ns = ( 1.078 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     3.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -2.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.701    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.610 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.687     1.078    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.418     1.496 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159     1.655    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     4.011 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.463 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.257    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.156 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     1.708    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.246ns (29.436%)  route 0.590ns (70.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 1.718 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 1.958 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     2.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.218    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.302    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.328 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.630     1.958    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.148     2.106 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.286     2.392    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.098     2.490 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.303     2.793    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     2.966 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.446    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     0.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.791    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.820 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.898     1.718    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100n_design_1_clk_wiz_0_0_1
  To Clock:  clk_100n_design_1_clk_wiz_0_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.348ns  (logic 0.773ns (32.926%)  route 1.575ns (67.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 1.060 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 1.708 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     4.011 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.463 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.257    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.156 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     1.708    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.478     2.186 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.853     3.039    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.295     3.334 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.721     4.055    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     3.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -2.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.701    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.610 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.670     1.060    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 1.078 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 1.708 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     4.011 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.463 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.257    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.156 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     1.708    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.518     2.226 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190     2.415    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     3.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -2.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.701    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.610 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.687     1.078    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.577ns  (logic 0.418ns (72.456%)  route 0.159ns (27.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 1.708 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.422ns = ( 1.078 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     3.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -2.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.701    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.610 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.687     1.078    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.418     1.496 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159     1.655    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     4.011 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.463 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.257    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.156 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     1.708    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.246ns (29.436%)  route 0.590ns (70.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 1.718 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 1.958 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     2.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.218    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.302    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.328 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.630     1.958    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.148     2.106 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.286     2.392    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y23        LUT1 (Prop_lut1_I0_O)        0.098     2.490 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.303     2.793    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     2.966 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.446    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     0.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.791    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.820 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.898     1.718    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DAC_Clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZmodDAC_ClkIn_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.587ns  (logic 2.586ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk fall edge)    5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.871     6.871    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y72         ODDR                                         f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.472     7.343 r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.344    design_1_i/ZmodAWGController_1/U0/DAC_ClkInODDR
    N19                  OBUF (Prop_obuf_I_O)         2.114     9.459 r  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.459    ZmodDAC_ClkIn_1
    N19                                                               r  ZmodDAC_ClkIn_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZmodDAC_ClkIO_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.557ns  (logic 2.556ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk fall edge)    5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.869     6.869    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR                                         f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     7.341 r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.342    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         2.084     9.427 r  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.427    ZmodDAC_ClkIO_1
    M19                                                               r  ZmodDAC_ClkIO_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZmodDAC_ClkIO_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.034ns  (logic 1.033ns (99.903%)  route 0.001ns (0.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620     0.620    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177     0.797 r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     0.798    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         0.856     1.654 r  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     1.654    ZmodDAC_ClkIO_1
    M19                                                               r  ZmodDAC_ClkIO_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZmodDAC_ClkIn_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.064ns  (logic 1.063ns (99.906%)  route 0.001ns (0.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620     0.620    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y72         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.177     0.797 r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     0.798    design_1_i/ZmodAWGController_1/U0/DAC_ClkInODDR
    N19                  OBUF (Prop_obuf_I_O)         0.886     1.684 r  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     1.684    ZmodDAC_ClkIn_1
    N19                                                               r  ZmodDAC_ClkIn_1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_EnOut_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.750ns  (logic 3.066ns (53.328%)  route 2.684ns (46.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.864    -0.792    design_1_i/ZmodAWGController_1/U0/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.456    -0.336 r  design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/Q
                         net (fo=1, routed)           2.684     2.347    sZmodDAC_EnOut_1_OBUF
    J18                  OBUF (Prop_obuf_I_O)         2.610     4.957 r  sZmodDAC_EnOut_1_OBUF_inst/O
                         net (fo=0)                   0.000     4.957    sZmodDAC_EnOut_1
    J18                                                               r  sZmodDAC_EnOut_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_EnOut_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.717ns  (logic 3.096ns (54.150%)  route 2.621ns (45.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.879    -0.777    design_1_i/ZmodAWGController_0/U0/SysClk100
    SLICE_X111Y11        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y11        FDCE (Prop_fdce_C_Q)         0.456    -0.321 r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/Q
                         net (fo=1, routed)           2.621     2.300    sZmodDAC_EnOut_0_OBUF
    AA22                 OBUF (Prop_obuf_I_O)         2.640     4.940 r  sZmodDAC_EnOut_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.940    sZmodDAC_EnOut_0
    AA22                                                              r  sZmodDAC_EnOut_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_Reset_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.748ns  (logic 3.075ns (64.762%)  route 1.673ns (35.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.882    -0.774    design_1_i/ZmodAWGController_0/U0/SysClk100
    SLICE_X113Y3         FDPE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y3         FDPE (Prop_fdpe_C_Q)         0.456    -0.318 r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/Q
                         net (fo=1, routed)           1.673     1.355    sZmodDAC_Reset_0_OBUF
    Y13                  OBUF (Prop_obuf_I_O)         2.619     3.973 r  sZmodDAC_Reset_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.973    sZmodDAC_Reset_0
    Y13                                                               r  sZmodDAC_Reset_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SCLK_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.727ns  (logic 2.646ns (55.984%)  route 2.081ns (44.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.882    -0.774    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y6         FDCE (Prop_fdce_C_Q)         0.419    -0.355 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/Q
                         net (fo=8, routed)           2.081     1.725    sZmodDAC_SCLK_0_OBUF
    AA13                 OBUF (Prop_obuf_I_O)         2.227     3.952 r  sZmodDAC_SCLK_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.952    sZmodDAC_SCLK_0
    AA13                                                              r  sZmodDAC_SCLK_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/sZmodDAC_Reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_Reset_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.736ns  (logic 3.063ns (64.676%)  route 1.673ns (35.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/SysClk100
    SLICE_X113Y53        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/sZmodDAC_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDPE (Prop_fdpe_C_Q)         0.456    -0.335 r  design_1_i/ZmodAWGController_1/U0/sZmodDAC_Reset_reg/Q
                         net (fo=1, routed)           1.673     1.338    sZmodDAC_Reset_1_OBUF
    R18                  OBUF (Prop_obuf_I_O)         2.607     3.945 r  sZmodDAC_Reset_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.945    sZmodDAC_Reset_1
    R18                                                               r  sZmodDAC_Reset_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SDIO_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.583ns  (logic 2.819ns (61.510%)  route 1.764ns (38.490%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y53        FDCE (Prop_fdce_C_Q)         0.456    -0.335 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/Q
                         net (fo=2, routed)           1.764     1.429    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/T
    P16                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.792 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     3.792    sZmodDAC_SDIO_1
    P16                                                               r  sZmodDAC_SDIO_1 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SCLK_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.532ns  (logic 2.646ns (58.390%)  route 1.886ns (41.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/Q
                         net (fo=8, routed)           1.886     1.513    sZmodDAC_SCLK_1_OBUF
    T18                  OBUF (Prop_obuf_I_O)         2.227     3.741 r  sZmodDAC_SCLK_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.741    sZmodDAC_SCLK_1
    T18                                                               r  sZmodDAC_SCLK_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SDIO_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.434ns  (logic 2.819ns (63.571%)  route 1.615ns (36.429%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.882    -0.774    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y6         FDCE (Prop_fdce_C_Q)         0.456    -0.318 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/Q
                         net (fo=2, routed)           1.615     1.297    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/T
    Y14                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.660 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     3.660    sZmodDAC_SDIO_0
    Y14                                                               r  sZmodDAC_SDIO_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_CS_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.392ns  (logic 2.714ns (61.800%)  route 1.678ns (38.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.882    -0.774    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y6         FDPE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y6         FDPE (Prop_fdpe_C_Q)         0.478    -0.296 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/Q
                         net (fo=1, routed)           1.678     1.381    sZmodDAC_CS_0_OBUF
    AA14                 OBUF (Prop_obuf_I_O)         2.236     3.617 r  sZmodDAC_CS_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.617    sZmodDAC_CS_0
    AA14                                                              r  sZmodDAC_CS_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_CS_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.254ns  (logic 2.577ns (60.574%)  route 1.677ns (39.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.866    -0.790    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y52        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/Q
                         net (fo=1, routed)           1.677     1.405    sZmodDAC_CS_1_OBUF
    R16                  OBUF (Prop_obuf_I_O)         2.059     3.463 r  sZmodDAC_CS_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.463    sZmodDAC_CS_1
    R16                                                               r  sZmodDAC_CS_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SDIO_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.294ns  (logic 0.659ns (50.915%)  route 0.635ns (49.085%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y53        FDCE (Prop_fdce_C_Q)         0.141    -0.395 f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/Q
                         net (fo=2, routed)           0.635     0.240    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      0.518     0.758 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     0.758    sZmodDAC_SDIO_1
    P16                                                               r  sZmodDAC_SDIO_1 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SDIO_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.289ns  (logic 0.695ns (53.954%)  route 0.593ns (46.046%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.642    -0.530    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y6         FDCE (Prop_fdce_C_Q)         0.141    -0.389 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/Q
                         net (fo=2, routed)           0.593     0.204    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/T
    Y14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.554     0.758 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     0.758    sZmodDAC_SDIO_0
    Y14                                                               r  sZmodDAC_SDIO_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_CS_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.364ns  (logic 1.036ns (75.943%)  route 0.328ns (24.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.637    -0.535    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y52        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDPE (Prop_fdpe_C_Q)         0.164    -0.371 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/Q
                         net (fo=1, routed)           0.328    -0.043    sZmodDAC_CS_1_OBUF
    R16                  OBUF (Prop_obuf_I_O)         0.872     0.828 r  sZmodDAC_CS_1_OBUF_inst/O
                         net (fo=0)                   0.000     0.828    sZmodDAC_CS_1
    R16                                                               r  sZmodDAC_CS_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_CS_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.407ns  (logic 1.079ns (76.704%)  route 0.328ns (23.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.642    -0.530    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y6         FDPE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y6         FDPE (Prop_fdpe_C_Q)         0.148    -0.382 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/Q
                         net (fo=1, routed)           0.328    -0.055    sZmodDAC_CS_0_OBUF
    AA14                 OBUF (Prop_obuf_I_O)         0.931     0.876 r  sZmodDAC_CS_0_OBUF_inst/O
                         net (fo=0)                   0.000     0.876    sZmodDAC_CS_0
    AA14                                                              r  sZmodDAC_CS_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SCLK_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.516ns  (logic 1.049ns (69.210%)  route 0.467ns (30.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/Q
                         net (fo=8, routed)           0.467     0.059    sZmodDAC_SCLK_1_OBUF
    T18                  OBUF (Prop_obuf_I_O)         0.921     0.980 r  sZmodDAC_SCLK_1_OBUF_inst/O
                         net (fo=0)                   0.000     0.980    sZmodDAC_SCLK_1
    T18                                                               r  sZmodDAC_SCLK_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/sZmodDAC_Reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_Reset_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.265ns (79.412%)  route 0.328ns (20.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/SysClk100
    SLICE_X113Y53        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/sZmodDAC_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDPE (Prop_fdpe_C_Q)         0.141    -0.395 r  design_1_i/ZmodAWGController_1/U0/sZmodDAC_Reset_reg/Q
                         net (fo=1, routed)           0.328    -0.067    sZmodDAC_Reset_1_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.124     1.057 r  sZmodDAC_Reset_1_OBUF_inst/O
                         net (fo=0)                   0.000     1.057    sZmodDAC_Reset_1
    R18                                                               r  sZmodDAC_Reset_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SCLK_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.049ns (65.461%)  route 0.554ns (34.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.642    -0.530    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y6         FDCE (Prop_fdce_C_Q)         0.128    -0.402 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/Q
                         net (fo=8, routed)           0.554     0.151    sZmodDAC_SCLK_0_OBUF
    AA13                 OBUF (Prop_obuf_I_O)         0.921     1.073 r  sZmodDAC_SCLK_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.073    sZmodDAC_SCLK_0
    AA13                                                              r  sZmodDAC_SCLK_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_Reset_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.605ns  (logic 1.277ns (79.559%)  route 0.328ns (20.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.642    -0.530    design_1_i/ZmodAWGController_0/U0/SysClk100
    SLICE_X113Y3         FDPE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y3         FDPE (Prop_fdpe_C_Q)         0.141    -0.389 r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/Q
                         net (fo=1, routed)           0.328    -0.061    sZmodDAC_Reset_0_OBUF
    Y13                  OBUF (Prop_obuf_I_O)         1.136     1.075 r  sZmodDAC_Reset_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.075    sZmodDAC_Reset_0
    Y13                                                               r  sZmodDAC_Reset_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_EnOut_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.298ns (63.829%)  route 0.735ns (36.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.640    -0.532    design_1_i/ZmodAWGController_0/U0/SysClk100
    SLICE_X111Y11        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y11        FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/Q
                         net (fo=1, routed)           0.735     0.344    sZmodDAC_EnOut_0_OBUF
    AA22                 OBUF (Prop_obuf_I_O)         1.157     1.501 r  sZmodDAC_EnOut_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.501    sZmodDAC_EnOut_0
    AA22                                                              r  sZmodDAC_EnOut_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_EnOut_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.268ns (62.085%)  route 0.775ns (37.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.635    -0.537    design_1_i/ZmodAWGController_1/U0/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/Q
                         net (fo=1, routed)           0.775     0.378    sZmodDAC_EnOut_1_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.127     1.506 r  sZmodDAC_EnOut_1_OBUF_inst/O
                         net (fo=0)                   0.000     1.506    sZmodDAC_EnOut_1
    J18                                                               r  sZmodDAC_EnOut_1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_EnOut_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.750ns  (logic 3.066ns (53.328%)  route 2.684ns (46.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.864    -0.792    design_1_i/ZmodAWGController_1/U0/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.456    -0.336 r  design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/Q
                         net (fo=1, routed)           2.684     2.347    sZmodDAC_EnOut_1_OBUF
    J18                  OBUF (Prop_obuf_I_O)         2.610     4.957 r  sZmodDAC_EnOut_1_OBUF_inst/O
                         net (fo=0)                   0.000     4.957    sZmodDAC_EnOut_1
    J18                                                               r  sZmodDAC_EnOut_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_EnOut_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.717ns  (logic 3.096ns (54.150%)  route 2.621ns (45.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.879    -0.777    design_1_i/ZmodAWGController_0/U0/SysClk100
    SLICE_X111Y11        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y11        FDCE (Prop_fdce_C_Q)         0.456    -0.321 r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/Q
                         net (fo=1, routed)           2.621     2.300    sZmodDAC_EnOut_0_OBUF
    AA22                 OBUF (Prop_obuf_I_O)         2.640     4.940 r  sZmodDAC_EnOut_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.940    sZmodDAC_EnOut_0
    AA22                                                              r  sZmodDAC_EnOut_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_Reset_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.748ns  (logic 3.075ns (64.762%)  route 1.673ns (35.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.882    -0.774    design_1_i/ZmodAWGController_0/U0/SysClk100
    SLICE_X113Y3         FDPE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y3         FDPE (Prop_fdpe_C_Q)         0.456    -0.318 r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/Q
                         net (fo=1, routed)           1.673     1.355    sZmodDAC_Reset_0_OBUF
    Y13                  OBUF (Prop_obuf_I_O)         2.619     3.973 r  sZmodDAC_Reset_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.973    sZmodDAC_Reset_0
    Y13                                                               r  sZmodDAC_Reset_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SCLK_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.727ns  (logic 2.646ns (55.984%)  route 2.081ns (44.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.882    -0.774    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y6         FDCE (Prop_fdce_C_Q)         0.419    -0.355 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/Q
                         net (fo=8, routed)           2.081     1.725    sZmodDAC_SCLK_0_OBUF
    AA13                 OBUF (Prop_obuf_I_O)         2.227     3.952 r  sZmodDAC_SCLK_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.952    sZmodDAC_SCLK_0
    AA13                                                              r  sZmodDAC_SCLK_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/sZmodDAC_Reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_Reset_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.736ns  (logic 3.063ns (64.676%)  route 1.673ns (35.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/SysClk100
    SLICE_X113Y53        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/sZmodDAC_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDPE (Prop_fdpe_C_Q)         0.456    -0.335 r  design_1_i/ZmodAWGController_1/U0/sZmodDAC_Reset_reg/Q
                         net (fo=1, routed)           1.673     1.338    sZmodDAC_Reset_1_OBUF
    R18                  OBUF (Prop_obuf_I_O)         2.607     3.945 r  sZmodDAC_Reset_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.945    sZmodDAC_Reset_1
    R18                                                               r  sZmodDAC_Reset_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SDIO_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.583ns  (logic 2.819ns (61.510%)  route 1.764ns (38.490%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y53        FDCE (Prop_fdce_C_Q)         0.456    -0.335 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/Q
                         net (fo=2, routed)           1.764     1.429    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/T
    P16                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.792 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     3.792    sZmodDAC_SDIO_1
    P16                                                               r  sZmodDAC_SDIO_1 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SCLK_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.532ns  (logic 2.646ns (58.390%)  route 1.886ns (41.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.865    -0.791    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.419    -0.372 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/Q
                         net (fo=8, routed)           1.886     1.513    sZmodDAC_SCLK_1_OBUF
    T18                  OBUF (Prop_obuf_I_O)         2.227     3.741 r  sZmodDAC_SCLK_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.741    sZmodDAC_SCLK_1
    T18                                                               r  sZmodDAC_SCLK_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SDIO_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.434ns  (logic 2.819ns (63.571%)  route 1.615ns (36.429%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.882    -0.774    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y6         FDCE (Prop_fdce_C_Q)         0.456    -0.318 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/Q
                         net (fo=2, routed)           1.615     1.297    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/T
    Y14                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.660 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     3.660    sZmodDAC_SDIO_0
    Y14                                                               r  sZmodDAC_SDIO_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_CS_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.392ns  (logic 2.714ns (61.800%)  route 1.678ns (38.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.882    -0.774    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y6         FDPE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y6         FDPE (Prop_fdpe_C_Q)         0.478    -0.296 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/Q
                         net (fo=1, routed)           1.678     1.381    sZmodDAC_CS_0_OBUF
    AA14                 OBUF (Prop_obuf_I_O)         2.236     3.617 r  sZmodDAC_CS_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.617    sZmodDAC_CS_0
    AA14                                                              r  sZmodDAC_CS_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_CS_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.254ns  (logic 2.577ns (60.574%)  route 1.677ns (39.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.866    -0.790    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y52        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/Q
                         net (fo=1, routed)           1.677     1.405    sZmodDAC_CS_1_OBUF
    R16                  OBUF (Prop_obuf_I_O)         2.059     3.463 r  sZmodDAC_CS_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.463    sZmodDAC_CS_1
    R16                                                               r  sZmodDAC_CS_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SDIO_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.294ns  (logic 0.659ns (50.915%)  route 0.635ns (49.085%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y53        FDCE (Prop_fdce_C_Q)         0.141    -0.395 f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/Q
                         net (fo=2, routed)           0.635     0.240    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      0.518     0.758 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     0.758    sZmodDAC_SDIO_1
    P16                                                               r  sZmodDAC_SDIO_1 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SDIO_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.289ns  (logic 0.695ns (53.954%)  route 0.593ns (46.046%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.642    -0.530    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y6         FDCE (Prop_fdce_C_Q)         0.141    -0.389 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/Q
                         net (fo=2, routed)           0.593     0.204    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/T
    Y14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.554     0.758 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     0.758    sZmodDAC_SDIO_0
    Y14                                                               r  sZmodDAC_SDIO_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_CS_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.364ns  (logic 1.036ns (75.943%)  route 0.328ns (24.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.637    -0.535    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y52        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDPE (Prop_fdpe_C_Q)         0.164    -0.371 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/Q
                         net (fo=1, routed)           0.328    -0.043    sZmodDAC_CS_1_OBUF
    R16                  OBUF (Prop_obuf_I_O)         0.872     0.828 r  sZmodDAC_CS_1_OBUF_inst/O
                         net (fo=0)                   0.000     0.828    sZmodDAC_CS_1
    R16                                                               r  sZmodDAC_CS_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_CS_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.407ns  (logic 1.079ns (76.704%)  route 0.328ns (23.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.642    -0.530    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y6         FDPE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y6         FDPE (Prop_fdpe_C_Q)         0.148    -0.382 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/Q
                         net (fo=1, routed)           0.328    -0.055    sZmodDAC_CS_0_OBUF
    AA14                 OBUF (Prop_obuf_I_O)         0.931     0.876 r  sZmodDAC_CS_0_OBUF_inst/O
                         net (fo=0)                   0.000     0.876    sZmodDAC_CS_0
    AA14                                                              r  sZmodDAC_CS_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SCLK_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.516ns  (logic 1.049ns (69.210%)  route 0.467ns (30.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/Q
                         net (fo=8, routed)           0.467     0.059    sZmodDAC_SCLK_1_OBUF
    T18                  OBUF (Prop_obuf_I_O)         0.921     0.980 r  sZmodDAC_SCLK_1_OBUF_inst/O
                         net (fo=0)                   0.000     0.980    sZmodDAC_SCLK_1
    T18                                                               r  sZmodDAC_SCLK_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/sZmodDAC_Reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_Reset_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.265ns (79.412%)  route 0.328ns (20.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.636    -0.536    design_1_i/ZmodAWGController_1/U0/SysClk100
    SLICE_X113Y53        FDPE                                         r  design_1_i/ZmodAWGController_1/U0/sZmodDAC_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDPE (Prop_fdpe_C_Q)         0.141    -0.395 r  design_1_i/ZmodAWGController_1/U0/sZmodDAC_Reset_reg/Q
                         net (fo=1, routed)           0.328    -0.067    sZmodDAC_Reset_1_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.124     1.057 r  sZmodDAC_Reset_1_OBUF_inst/O
                         net (fo=0)                   0.000     1.057    sZmodDAC_Reset_1
    R18                                                               r  sZmodDAC_Reset_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SCLK_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.049ns (65.461%)  route 0.554ns (34.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.642    -0.530    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y6         FDCE (Prop_fdce_C_Q)         0.128    -0.402 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/Q
                         net (fo=8, routed)           0.554     0.151    sZmodDAC_SCLK_0_OBUF
    AA13                 OBUF (Prop_obuf_I_O)         0.921     1.073 r  sZmodDAC_SCLK_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.073    sZmodDAC_SCLK_0
    AA13                                                              r  sZmodDAC_SCLK_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_Reset_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.605ns  (logic 1.277ns (79.559%)  route 0.328ns (20.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.642    -0.530    design_1_i/ZmodAWGController_0/U0/SysClk100
    SLICE_X113Y3         FDPE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y3         FDPE (Prop_fdpe_C_Q)         0.141    -0.389 r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/Q
                         net (fo=1, routed)           0.328    -0.061    sZmodDAC_Reset_0_OBUF
    Y13                  OBUF (Prop_obuf_I_O)         1.136     1.075 r  sZmodDAC_Reset_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.075    sZmodDAC_Reset_0
    Y13                                                               r  sZmodDAC_Reset_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_EnOut_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.298ns (63.829%)  route 0.735ns (36.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.640    -0.532    design_1_i/ZmodAWGController_0/U0/SysClk100
    SLICE_X111Y11        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y11        FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/Q
                         net (fo=1, routed)           0.735     0.344    sZmodDAC_EnOut_0_OBUF
    AA22                 OBUF (Prop_obuf_I_O)         1.157     1.501 r  sZmodDAC_EnOut_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.501    sZmodDAC_EnOut_0
    AA22                                                              r  sZmodDAC_EnOut_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_EnOut_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.268ns (62.085%)  route 0.775ns (37.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.635    -0.537    design_1_i/ZmodAWGController_1/U0/SysClk100
    SLICE_X110Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/Q
                         net (fo=1, routed)           0.775     0.378    sZmodDAC_EnOut_1_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.127     1.506 r  sZmodDAC_EnOut_1_OBUF_inst/O
                         net (fo=0)                   0.000     1.506    sZmodDAC_EnOut_1
    J18                                                               r  sZmodDAC_EnOut_1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100n_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            ZmodDAC_ClkIn_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.646ns  (logic 2.645ns (99.962%)  route 0.001ns (0.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    D18                                               0.000     7.500 f  sys_clock (IN)
                         net (fo=0)                   0.000     7.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.011 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759     2.537 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.743    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.844 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.888     6.732    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.472     7.204 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.205    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.173     9.378 r  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.378    ZmodDAC_ClkIn_0
    W16                                                               r  ZmodDAC_ClkIn_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            ZmodDAC_ClkIO_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.605ns  (logic 2.604ns (99.962%)  route 0.001ns (0.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    D18                                               0.000     7.500 f  sys_clock (IN)
                         net (fo=0)                   0.000     7.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.011 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759     2.537 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.743    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.844 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.886     6.730    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.472     7.202 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.203    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.132     9.335 r  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.335    ZmodDAC_ClkIO_0
    W17                                                               r  ZmodDAC_ClkIO_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            ZmodDAC_ClkIO_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.082ns  (logic 1.081ns (99.908%)  route 0.001ns (0.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     2.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.218    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.302    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.328 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.626     1.954    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.177     2.131 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     2.132    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         0.904     3.036 r  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     3.036    ZmodDAC_ClkIO_0
    W17                                                               r  ZmodDAC_ClkIO_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            ZmodDAC_ClkIn_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.122ns  (logic 1.121ns (99.911%)  route 0.001ns (0.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     2.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.218    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.302    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.328 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.626     1.954    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.177     2.131 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     2.132    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         0.944     3.076 r  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     3.076    ZmodDAC_ClkIn_0
    W16                                                               r  ZmodDAC_ClkIn_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100n_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            ZmodDAC_ClkIn_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.646ns  (logic 2.645ns (99.962%)  route 0.001ns (0.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    D18                                               0.000     7.500 f  sys_clock (IN)
                         net (fo=0)                   0.000     7.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.011 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759     2.537 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.743    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.844 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.888     6.732    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.472     7.204 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.205    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.173     9.378 r  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.378    ZmodDAC_ClkIn_0
    W16                                                               r  ZmodDAC_ClkIn_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            ZmodDAC_ClkIO_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.605ns  (logic 2.604ns (99.962%)  route 0.001ns (0.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    D18                                               0.000     7.500 f  sys_clock (IN)
                         net (fo=0)                   0.000     7.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.011 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.296    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759     2.537 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.743    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.844 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.886     6.730    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.472     7.202 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.203    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.132     9.335 r  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.335    ZmodDAC_ClkIO_0
    W17                                                               r  ZmodDAC_ClkIO_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            ZmodDAC_ClkIO_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.082ns  (logic 1.081ns (99.908%)  route 0.001ns (0.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     2.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.218    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.302    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.328 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.626     1.954    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.177     2.131 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     2.132    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         0.904     3.036 r  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     3.036    ZmodDAC_ClkIO_0
    W17                                                               r  ZmodDAC_ClkIO_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100n_design_1_clk_wiz_0_0_1  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            ZmodDAC_ClkIn_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.122ns  (logic 1.121ns (99.911%)  route 0.001ns (0.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    D18                                               0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     2.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.218    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.606 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.302    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.328 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.626     1.954    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.177     2.131 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     2.132    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         0.944     3.076 r  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     3.076    ZmodDAC_ClkIn_0
    W16                                                               r  ZmodDAC_ClkIn_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    D18                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     5.511 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -0.963 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.243    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.344 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.324    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.339    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 fall edge)
                                                      4.000     4.000 f  
    D18                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     5.511 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -0.963 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.243    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.344 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.324    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.339    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_design_1_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sZmodDAC_SDIO_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.452ns  (logic 1.094ns (44.620%)  route 1.358ns (55.380%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  sZmodDAC_SDIO_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IO
    Y14                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IBUF/O
                         net (fo=1, routed)           1.358     2.328    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRxData
    SLICE_X110Y6         LUT2 (Prop_lut2_I1_O)        0.124     2.452 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[0]_i_1/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/p_1_in[0]
    SLICE_X110Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.702    -1.407    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/C

Slack:                    inf
  Source:                 sZmodDAC_SDIO_1
                            (input port)
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.089ns  (logic 1.057ns (50.600%)  route 1.032ns (49.400%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  sZmodDAC_SDIO_1 (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IBUF/O
                         net (fo=1, routed)           1.032     1.965    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRxData
    SLICE_X110Y55        LUT2 (Prop_lut2_I1_O)        0.124     2.089 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[0]_i_1/O
                         net (fo=1, routed)           0.000     2.089    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/p_1_in[0]
    SLICE_X110Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686    -1.424    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sZmodDAC_SDIO_1
                            (input port)
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.207ns (34.182%)  route 0.399ns (65.818%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  sZmodDAC_SDIO_1 (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IBUF/O
                         net (fo=1, routed)           0.399     0.561    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRxData
    SLICE_X110Y55        LUT2 (Prop_lut2_I1_O)        0.045     0.606 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[0]_i_1/O
                         net (fo=1, routed)           0.000     0.606    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/p_1_in[0]
    SLICE_X110Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/C

Slack:                    inf
  Source:                 sZmodDAC_SDIO_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.244ns (32.611%)  route 0.504ns (67.389%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  sZmodDAC_SDIO_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IO
    Y14                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IBUF/O
                         net (fo=1, routed)           0.504     0.703    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRxData
    SLICE_X110Y6         LUT2 (Prop_lut2_I1_O)        0.045     0.748 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[0]_i_1/O
                         net (fo=1, routed)           0.000     0.748    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/p_1_in[0]
    SLICE_X110Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.913    -0.767    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_design_1_clk_wiz_0_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sZmodDAC_SDIO_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.452ns  (logic 1.094ns (44.620%)  route 1.358ns (55.380%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  sZmodDAC_SDIO_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IO
    Y14                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IBUF/O
                         net (fo=1, routed)           1.358     2.328    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRxData
    SLICE_X110Y6         LUT2 (Prop_lut2_I1_O)        0.124     2.452 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[0]_i_1/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/p_1_in[0]
    SLICE_X110Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.702    -1.407    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/C

Slack:                    inf
  Source:                 sZmodDAC_SDIO_1
                            (input port)
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.089ns  (logic 1.057ns (50.600%)  route 1.032ns (49.400%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  sZmodDAC_SDIO_1 (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IBUF/O
                         net (fo=1, routed)           1.032     1.965    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRxData
    SLICE_X110Y55        LUT2 (Prop_lut2_I1_O)        0.124     2.089 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[0]_i_1/O
                         net (fo=1, routed)           0.000     2.089    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/p_1_in[0]
    SLICE_X110Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         1.686    -1.424    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sZmodDAC_SDIO_1
                            (input port)
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.207ns (34.182%)  route 0.399ns (65.818%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  sZmodDAC_SDIO_1 (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IBUF/O
                         net (fo=1, routed)           0.399     0.561    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRxData
    SLICE_X110Y55        LUT2 (Prop_lut2_I1_O)        0.045     0.606 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[0]_i_1/O
                         net (fo=1, routed)           0.000     0.606    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/p_1_in[0]
    SLICE_X110Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.908    -0.772    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y55        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/C

Slack:                    inf
  Source:                 sZmodDAC_SDIO_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.244ns (32.611%)  route 0.504ns (67.389%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  sZmodDAC_SDIO_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IO
    Y14                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IBUF/O
                         net (fo=1, routed)           0.504     0.703    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRxData
    SLICE_X110Y6         LUT2 (Prop_lut2_I1_O)        0.045     0.748 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[0]_i_1/O
                         net (fo=1, routed)           0.000     0.748    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/p_1_in[0]
    SLICE_X110Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=392, routed)         0.913    -0.767    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/C





