Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SQRT_CSLA_64bit_tb_behav xil_defaultlib.SQRT_CSLA_64bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/Carry_Select_Adder_10bit.v" Line 1. Module Carry_Select_Adder_10bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/Carry_Select_Adder_10bit.v" Line 1. Module Carry_Select_Adder_10bit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Ripple_Carry_Adder_4bit
Compiling module xil_defaultlib.Carry_Select_Adder_4bit
Compiling module xil_defaultlib.Carry_Select_Adder_5bit
Compiling module xil_defaultlib.Carry_Select_Adder_6bit
Compiling module xil_defaultlib.Carry_Select_Adder_7bit
Compiling module xil_defaultlib.Carry_Select_Adder_8bit
Compiling module xil_defaultlib.Carry_Select_Adder_9bit
Compiling module xil_defaultlib.Carry_Select_Adder_10bit
Compiling module xil_defaultlib.Carry_Select_Adder_11bit
Compiling module xil_defaultlib.SQRT_CSLA_64bit
Compiling module xil_defaultlib.SQRT_CSLA_64bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SQRT_CSLA_64bit_tb_behav
