#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2497c80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2497e10 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x24892d0 .functor NOT 1, L_0x24f42c0, C4<0>, C4<0>, C4<0>;
L_0x24f40a0 .functor XOR 2, L_0x24f3f40, L_0x24f4000, C4<00>, C4<00>;
L_0x24f41b0 .functor XOR 2, L_0x24f40a0, L_0x24f4110, C4<00>, C4<00>;
v0x24ebef0_0 .net *"_ivl_10", 1 0, L_0x24f4110;  1 drivers
v0x24ebff0_0 .net *"_ivl_12", 1 0, L_0x24f41b0;  1 drivers
v0x24ec0d0_0 .net *"_ivl_2", 1 0, L_0x24ef210;  1 drivers
v0x24ec190_0 .net *"_ivl_4", 1 0, L_0x24f3f40;  1 drivers
v0x24ec270_0 .net *"_ivl_6", 1 0, L_0x24f4000;  1 drivers
v0x24ec3a0_0 .net *"_ivl_8", 1 0, L_0x24f40a0;  1 drivers
v0x24ec480_0 .net "a", 0 0, v0x24e6c90_0;  1 drivers
v0x24ec520_0 .net "b", 0 0, v0x24e6d30_0;  1 drivers
v0x24ec5c0_0 .net "c", 0 0, v0x24e6dd0_0;  1 drivers
v0x24ec660_0 .var "clk", 0 0;
v0x24ec700_0 .net "d", 0 0, v0x24e6f10_0;  1 drivers
v0x24ec7a0_0 .net "out_pos_dut", 0 0, L_0x24f3dc0;  1 drivers
v0x24ec840_0 .net "out_pos_ref", 0 0, L_0x24edd70;  1 drivers
v0x24ec8e0_0 .net "out_sop_dut", 0 0, L_0x24f10f0;  1 drivers
v0x24ec980_0 .net "out_sop_ref", 0 0, L_0x24c1440;  1 drivers
v0x24eca20_0 .var/2u "stats1", 223 0;
v0x24ecac0_0 .var/2u "strobe", 0 0;
v0x24ecb60_0 .net "tb_match", 0 0, L_0x24f42c0;  1 drivers
v0x24ecc30_0 .net "tb_mismatch", 0 0, L_0x24892d0;  1 drivers
v0x24eccd0_0 .net "wavedrom_enable", 0 0, v0x24e71e0_0;  1 drivers
v0x24ecda0_0 .net "wavedrom_title", 511 0, v0x24e7280_0;  1 drivers
L_0x24ef210 .concat [ 1 1 0 0], L_0x24edd70, L_0x24c1440;
L_0x24f3f40 .concat [ 1 1 0 0], L_0x24edd70, L_0x24c1440;
L_0x24f4000 .concat [ 1 1 0 0], L_0x24f3dc0, L_0x24f10f0;
L_0x24f4110 .concat [ 1 1 0 0], L_0x24edd70, L_0x24c1440;
L_0x24f42c0 .cmp/eeq 2, L_0x24ef210, L_0x24f41b0;
S_0x2497fa0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2497e10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24896b0 .functor AND 1, v0x24e6dd0_0, v0x24e6f10_0, C4<1>, C4<1>;
L_0x2489a90 .functor NOT 1, v0x24e6c90_0, C4<0>, C4<0>, C4<0>;
L_0x2489e70 .functor NOT 1, v0x24e6d30_0, C4<0>, C4<0>, C4<0>;
L_0x248a0f0 .functor AND 1, L_0x2489a90, L_0x2489e70, C4<1>, C4<1>;
L_0x24a2920 .functor AND 1, L_0x248a0f0, v0x24e6dd0_0, C4<1>, C4<1>;
L_0x24c1440 .functor OR 1, L_0x24896b0, L_0x24a2920, C4<0>, C4<0>;
L_0x24ed1f0 .functor NOT 1, v0x24e6d30_0, C4<0>, C4<0>, C4<0>;
L_0x24ed260 .functor OR 1, L_0x24ed1f0, v0x24e6f10_0, C4<0>, C4<0>;
L_0x24ed370 .functor AND 1, v0x24e6dd0_0, L_0x24ed260, C4<1>, C4<1>;
L_0x24ed430 .functor NOT 1, v0x24e6c90_0, C4<0>, C4<0>, C4<0>;
L_0x24ed500 .functor OR 1, L_0x24ed430, v0x24e6d30_0, C4<0>, C4<0>;
L_0x24ed570 .functor AND 1, L_0x24ed370, L_0x24ed500, C4<1>, C4<1>;
L_0x24ed6f0 .functor NOT 1, v0x24e6d30_0, C4<0>, C4<0>, C4<0>;
L_0x24ed760 .functor OR 1, L_0x24ed6f0, v0x24e6f10_0, C4<0>, C4<0>;
L_0x24ed680 .functor AND 1, v0x24e6dd0_0, L_0x24ed760, C4<1>, C4<1>;
L_0x24ed8f0 .functor NOT 1, v0x24e6c90_0, C4<0>, C4<0>, C4<0>;
L_0x24ed9f0 .functor OR 1, L_0x24ed8f0, v0x24e6f10_0, C4<0>, C4<0>;
L_0x24edab0 .functor AND 1, L_0x24ed680, L_0x24ed9f0, C4<1>, C4<1>;
L_0x24edc60 .functor XNOR 1, L_0x24ed570, L_0x24edab0, C4<0>, C4<0>;
v0x2488c00_0 .net *"_ivl_0", 0 0, L_0x24896b0;  1 drivers
v0x2489000_0 .net *"_ivl_12", 0 0, L_0x24ed1f0;  1 drivers
v0x24893e0_0 .net *"_ivl_14", 0 0, L_0x24ed260;  1 drivers
v0x24897c0_0 .net *"_ivl_16", 0 0, L_0x24ed370;  1 drivers
v0x2489ba0_0 .net *"_ivl_18", 0 0, L_0x24ed430;  1 drivers
v0x2489f80_0 .net *"_ivl_2", 0 0, L_0x2489a90;  1 drivers
v0x248a200_0 .net *"_ivl_20", 0 0, L_0x24ed500;  1 drivers
v0x24e5200_0 .net *"_ivl_24", 0 0, L_0x24ed6f0;  1 drivers
v0x24e52e0_0 .net *"_ivl_26", 0 0, L_0x24ed760;  1 drivers
v0x24e53c0_0 .net *"_ivl_28", 0 0, L_0x24ed680;  1 drivers
v0x24e54a0_0 .net *"_ivl_30", 0 0, L_0x24ed8f0;  1 drivers
v0x24e5580_0 .net *"_ivl_32", 0 0, L_0x24ed9f0;  1 drivers
v0x24e5660_0 .net *"_ivl_36", 0 0, L_0x24edc60;  1 drivers
L_0x7f145de0c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x24e5720_0 .net *"_ivl_38", 0 0, L_0x7f145de0c018;  1 drivers
v0x24e5800_0 .net *"_ivl_4", 0 0, L_0x2489e70;  1 drivers
v0x24e58e0_0 .net *"_ivl_6", 0 0, L_0x248a0f0;  1 drivers
v0x24e59c0_0 .net *"_ivl_8", 0 0, L_0x24a2920;  1 drivers
v0x24e5aa0_0 .net "a", 0 0, v0x24e6c90_0;  alias, 1 drivers
v0x24e5b60_0 .net "b", 0 0, v0x24e6d30_0;  alias, 1 drivers
v0x24e5c20_0 .net "c", 0 0, v0x24e6dd0_0;  alias, 1 drivers
v0x24e5ce0_0 .net "d", 0 0, v0x24e6f10_0;  alias, 1 drivers
v0x24e5da0_0 .net "out_pos", 0 0, L_0x24edd70;  alias, 1 drivers
v0x24e5e60_0 .net "out_sop", 0 0, L_0x24c1440;  alias, 1 drivers
v0x24e5f20_0 .net "pos0", 0 0, L_0x24ed570;  1 drivers
v0x24e5fe0_0 .net "pos1", 0 0, L_0x24edab0;  1 drivers
L_0x24edd70 .functor MUXZ 1, L_0x7f145de0c018, L_0x24ed570, L_0x24edc60, C4<>;
S_0x24e6160 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2497e10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x24e6c90_0 .var "a", 0 0;
v0x24e6d30_0 .var "b", 0 0;
v0x24e6dd0_0 .var "c", 0 0;
v0x24e6e70_0 .net "clk", 0 0, v0x24ec660_0;  1 drivers
v0x24e6f10_0 .var "d", 0 0;
v0x24e7000_0 .var/2u "fail", 0 0;
v0x24e70a0_0 .var/2u "fail1", 0 0;
v0x24e7140_0 .net "tb_match", 0 0, L_0x24f42c0;  alias, 1 drivers
v0x24e71e0_0 .var "wavedrom_enable", 0 0;
v0x24e7280_0 .var "wavedrom_title", 511 0;
E_0x24965f0/0 .event negedge, v0x24e6e70_0;
E_0x24965f0/1 .event posedge, v0x24e6e70_0;
E_0x24965f0 .event/or E_0x24965f0/0, E_0x24965f0/1;
S_0x24e6490 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x24e6160;
 .timescale -12 -12;
v0x24e66d0_0 .var/2s "i", 31 0;
E_0x2496490 .event posedge, v0x24e6e70_0;
S_0x24e67d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x24e6160;
 .timescale -12 -12;
v0x24e69d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x24e6ab0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x24e6160;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24e7460 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2497e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24edf20 .functor NOT 1, v0x24e6d30_0, C4<0>, C4<0>, C4<0>;
L_0x24ee0c0 .functor AND 1, v0x24e6c90_0, L_0x24edf20, C4<1>, C4<1>;
L_0x24ee1a0 .functor NOT 1, v0x24e6dd0_0, C4<0>, C4<0>, C4<0>;
L_0x24ee320 .functor AND 1, L_0x24ee0c0, L_0x24ee1a0, C4<1>, C4<1>;
L_0x24ee460 .functor NOT 1, v0x24e6f10_0, C4<0>, C4<0>, C4<0>;
L_0x24ee5e0 .functor AND 1, L_0x24ee320, L_0x24ee460, C4<1>, C4<1>;
L_0x24ee730 .functor NOT 1, v0x24e6c90_0, C4<0>, C4<0>, C4<0>;
L_0x24ee8b0 .functor AND 1, L_0x24ee730, v0x24e6d30_0, C4<1>, C4<1>;
L_0x24ee9c0 .functor NOT 1, v0x24e6dd0_0, C4<0>, C4<0>, C4<0>;
L_0x24eea30 .functor AND 1, L_0x24ee8b0, L_0x24ee9c0, C4<1>, C4<1>;
L_0x24eeba0 .functor NOT 1, v0x24e6f10_0, C4<0>, C4<0>, C4<0>;
L_0x24eec10 .functor AND 1, L_0x24eea30, L_0x24eeba0, C4<1>, C4<1>;
L_0x24eed40 .functor OR 1, L_0x24ee5e0, L_0x24eec10, C4<0>, C4<0>;
L_0x24eee50 .functor NOT 1, v0x24e6c90_0, C4<0>, C4<0>, C4<0>;
L_0x24eecd0 .functor NOT 1, v0x24e6d30_0, C4<0>, C4<0>, C4<0>;
L_0x24eef40 .functor AND 1, L_0x24eee50, L_0x24eecd0, C4<1>, C4<1>;
L_0x24ef0e0 .functor AND 1, L_0x24eef40, v0x24e6dd0_0, C4<1>, C4<1>;
L_0x24ef1a0 .functor NOT 1, v0x24e6f10_0, C4<0>, C4<0>, C4<0>;
L_0x24ef2b0 .functor AND 1, L_0x24ef0e0, L_0x24ef1a0, C4<1>, C4<1>;
L_0x24ef3c0 .functor OR 1, L_0x24eed40, L_0x24ef2b0, C4<0>, C4<0>;
L_0x24ef580 .functor NOT 1, v0x24e6c90_0, C4<0>, C4<0>, C4<0>;
L_0x24ef5f0 .functor NOT 1, v0x24e6d30_0, C4<0>, C4<0>, C4<0>;
L_0x24ef720 .functor AND 1, L_0x24ef580, L_0x24ef5f0, C4<1>, C4<1>;
L_0x24ef830 .functor NOT 1, v0x24e6dd0_0, C4<0>, C4<0>, C4<0>;
L_0x24ef970 .functor AND 1, L_0x24ef720, L_0x24ef830, C4<1>, C4<1>;
L_0x24efa80 .functor AND 1, L_0x24ef970, v0x24e6f10_0, C4<1>, C4<1>;
L_0x24efc20 .functor OR 1, L_0x24ef3c0, L_0x24efa80, C4<0>, C4<0>;
L_0x24efd30 .functor NOT 1, v0x24e6c90_0, C4<0>, C4<0>, C4<0>;
L_0x24efe90 .functor NOT 1, v0x24e6d30_0, C4<0>, C4<0>, C4<0>;
L_0x24eff00 .functor AND 1, L_0x24efd30, L_0x24efe90, C4<1>, C4<1>;
L_0x24f0110 .functor NOT 1, v0x24e6dd0_0, C4<0>, C4<0>, C4<0>;
L_0x24f0180 .functor AND 1, L_0x24eff00, L_0x24f0110, C4<1>, C4<1>;
L_0x24f03a0 .functor NOT 1, v0x24e6f10_0, C4<0>, C4<0>, C4<0>;
L_0x24f0410 .functor AND 1, L_0x24f0180, L_0x24f03a0, C4<1>, C4<1>;
L_0x24f0640 .functor OR 1, L_0x24efc20, L_0x24f0410, C4<0>, C4<0>;
L_0x24f0750 .functor NOT 1, v0x24e6c90_0, C4<0>, C4<0>, C4<0>;
L_0x24f08f0 .functor AND 1, L_0x24f0750, v0x24e6d30_0, C4<1>, C4<1>;
L_0x24f09b0 .functor AND 1, L_0x24f08f0, v0x24e6dd0_0, C4<1>, C4<1>;
L_0x24f07c0 .functor AND 1, L_0x24f09b0, v0x24e6f10_0, C4<1>, C4<1>;
L_0x24f0880 .functor OR 1, L_0x24f0640, L_0x24f07c0, C4<0>, C4<0>;
L_0x24f0da0 .functor AND 1, v0x24e6c90_0, v0x24e6d30_0, C4<1>, C4<1>;
L_0x24f0e10 .functor AND 1, L_0x24f0da0, v0x24e6dd0_0, C4<1>, C4<1>;
L_0x24f1030 .functor AND 1, L_0x24f0e10, v0x24e6f10_0, C4<1>, C4<1>;
L_0x24f10f0 .functor OR 1, L_0x24f0880, L_0x24f1030, C4<0>, C4<0>;
L_0x24f13c0 .functor NOT 1, v0x24e6c90_0, C4<0>, C4<0>, C4<0>;
L_0x24f1430 .functor NOT 1, v0x24e6d30_0, C4<0>, C4<0>, C4<0>;
L_0x24f1620 .functor OR 1, L_0x24f13c0, L_0x24f1430, C4<0>, C4<0>;
L_0x24f1730 .functor OR 1, L_0x24f1620, v0x24e6dd0_0, C4<0>, C4<0>;
L_0x24f1980 .functor OR 1, L_0x24f1730, v0x24e6f10_0, C4<0>, C4<0>;
L_0x24f1a40 .functor NOT 1, v0x24e6d30_0, C4<0>, C4<0>, C4<0>;
L_0x24f1c50 .functor OR 1, v0x24e6c90_0, L_0x24f1a40, C4<0>, C4<0>;
L_0x24f1d10 .functor NOT 1, v0x24e6dd0_0, C4<0>, C4<0>, C4<0>;
L_0x24f2140 .functor OR 1, L_0x24f1c50, L_0x24f1d10, C4<0>, C4<0>;
L_0x24f2250 .functor NOT 1, v0x24e6f10_0, C4<0>, C4<0>, C4<0>;
L_0x24f2690 .functor OR 1, L_0x24f2140, L_0x24f2250, C4<0>, C4<0>;
L_0x24f27a0 .functor AND 1, L_0x24f1980, L_0x24f2690, C4<1>, C4<1>;
L_0x24f2a80 .functor OR 1, v0x24e6c90_0, v0x24e6d30_0, C4<0>, C4<0>;
L_0x24f2d00 .functor NOT 1, v0x24e6dd0_0, C4<0>, C4<0>, C4<0>;
L_0x24f2f50 .functor OR 1, L_0x24f2a80, L_0x24f2d00, C4<0>, C4<0>;
L_0x24f3060 .functor NOT 1, v0x24e6f10_0, C4<0>, C4<0>, C4<0>;
L_0x24f32c0 .functor OR 1, L_0x24f2f50, L_0x24f3060, C4<0>, C4<0>;
L_0x24f33d0 .functor AND 1, L_0x24f27a0, L_0x24f32c0, C4<1>, C4<1>;
L_0x24f36e0 .functor OR 1, v0x24e6c90_0, v0x24e6d30_0, C4<0>, C4<0>;
L_0x24f3750 .functor OR 1, L_0x24f36e0, v0x24e6dd0_0, C4<0>, C4<0>;
L_0x24f3a20 .functor NOT 1, v0x24e6f10_0, C4<0>, C4<0>, C4<0>;
L_0x24f3a90 .functor OR 1, L_0x24f3750, L_0x24f3a20, C4<0>, C4<0>;
L_0x24f3dc0 .functor AND 1, L_0x24f33d0, L_0x24f3a90, C4<1>, C4<1>;
v0x24e7620_0 .net *"_ivl_0", 0 0, L_0x24edf20;  1 drivers
v0x24e7700_0 .net *"_ivl_10", 0 0, L_0x24ee5e0;  1 drivers
v0x24e77e0_0 .net *"_ivl_100", 0 0, L_0x24f1c50;  1 drivers
v0x24e78d0_0 .net *"_ivl_102", 0 0, L_0x24f1d10;  1 drivers
v0x24e79b0_0 .net *"_ivl_104", 0 0, L_0x24f2140;  1 drivers
v0x24e7ae0_0 .net *"_ivl_106", 0 0, L_0x24f2250;  1 drivers
v0x24e7bc0_0 .net *"_ivl_108", 0 0, L_0x24f2690;  1 drivers
v0x24e7ca0_0 .net *"_ivl_110", 0 0, L_0x24f27a0;  1 drivers
v0x24e7d80_0 .net *"_ivl_112", 0 0, L_0x24f2a80;  1 drivers
v0x24e7ef0_0 .net *"_ivl_114", 0 0, L_0x24f2d00;  1 drivers
v0x24e7fd0_0 .net *"_ivl_116", 0 0, L_0x24f2f50;  1 drivers
v0x24e80b0_0 .net *"_ivl_118", 0 0, L_0x24f3060;  1 drivers
v0x24e8190_0 .net *"_ivl_12", 0 0, L_0x24ee730;  1 drivers
v0x24e8270_0 .net *"_ivl_120", 0 0, L_0x24f32c0;  1 drivers
v0x24e8350_0 .net *"_ivl_122", 0 0, L_0x24f33d0;  1 drivers
v0x24e8430_0 .net *"_ivl_124", 0 0, L_0x24f36e0;  1 drivers
v0x24e8510_0 .net *"_ivl_126", 0 0, L_0x24f3750;  1 drivers
v0x24e8700_0 .net *"_ivl_128", 0 0, L_0x24f3a20;  1 drivers
v0x24e87e0_0 .net *"_ivl_130", 0 0, L_0x24f3a90;  1 drivers
v0x24e88c0_0 .net *"_ivl_14", 0 0, L_0x24ee8b0;  1 drivers
v0x24e89a0_0 .net *"_ivl_16", 0 0, L_0x24ee9c0;  1 drivers
v0x24e8a80_0 .net *"_ivl_18", 0 0, L_0x24eea30;  1 drivers
v0x24e8b60_0 .net *"_ivl_2", 0 0, L_0x24ee0c0;  1 drivers
v0x24e8c40_0 .net *"_ivl_20", 0 0, L_0x24eeba0;  1 drivers
v0x24e8d20_0 .net *"_ivl_22", 0 0, L_0x24eec10;  1 drivers
v0x24e8e00_0 .net *"_ivl_24", 0 0, L_0x24eed40;  1 drivers
v0x24e8ee0_0 .net *"_ivl_26", 0 0, L_0x24eee50;  1 drivers
v0x24e8fc0_0 .net *"_ivl_28", 0 0, L_0x24eecd0;  1 drivers
v0x24e90a0_0 .net *"_ivl_30", 0 0, L_0x24eef40;  1 drivers
v0x24e9180_0 .net *"_ivl_32", 0 0, L_0x24ef0e0;  1 drivers
v0x24e9260_0 .net *"_ivl_34", 0 0, L_0x24ef1a0;  1 drivers
v0x24e9340_0 .net *"_ivl_36", 0 0, L_0x24ef2b0;  1 drivers
v0x24e9420_0 .net *"_ivl_38", 0 0, L_0x24ef3c0;  1 drivers
v0x24e9710_0 .net *"_ivl_4", 0 0, L_0x24ee1a0;  1 drivers
v0x24e97f0_0 .net *"_ivl_40", 0 0, L_0x24ef580;  1 drivers
v0x24e98d0_0 .net *"_ivl_42", 0 0, L_0x24ef5f0;  1 drivers
v0x24e99b0_0 .net *"_ivl_44", 0 0, L_0x24ef720;  1 drivers
v0x24e9a90_0 .net *"_ivl_46", 0 0, L_0x24ef830;  1 drivers
v0x24e9b70_0 .net *"_ivl_48", 0 0, L_0x24ef970;  1 drivers
v0x24e9c50_0 .net *"_ivl_50", 0 0, L_0x24efa80;  1 drivers
v0x24e9d30_0 .net *"_ivl_52", 0 0, L_0x24efc20;  1 drivers
v0x24e9e10_0 .net *"_ivl_54", 0 0, L_0x24efd30;  1 drivers
v0x24e9ef0_0 .net *"_ivl_56", 0 0, L_0x24efe90;  1 drivers
v0x24e9fd0_0 .net *"_ivl_58", 0 0, L_0x24eff00;  1 drivers
v0x24ea0b0_0 .net *"_ivl_6", 0 0, L_0x24ee320;  1 drivers
v0x24ea190_0 .net *"_ivl_60", 0 0, L_0x24f0110;  1 drivers
v0x24ea270_0 .net *"_ivl_62", 0 0, L_0x24f0180;  1 drivers
v0x24ea350_0 .net *"_ivl_64", 0 0, L_0x24f03a0;  1 drivers
v0x24ea430_0 .net *"_ivl_66", 0 0, L_0x24f0410;  1 drivers
v0x24ea510_0 .net *"_ivl_68", 0 0, L_0x24f0640;  1 drivers
v0x24ea5f0_0 .net *"_ivl_70", 0 0, L_0x24f0750;  1 drivers
v0x24ea6d0_0 .net *"_ivl_72", 0 0, L_0x24f08f0;  1 drivers
v0x24ea7b0_0 .net *"_ivl_74", 0 0, L_0x24f09b0;  1 drivers
v0x24ea890_0 .net *"_ivl_76", 0 0, L_0x24f07c0;  1 drivers
v0x24ea970_0 .net *"_ivl_78", 0 0, L_0x24f0880;  1 drivers
v0x24eaa50_0 .net *"_ivl_8", 0 0, L_0x24ee460;  1 drivers
v0x24eab30_0 .net *"_ivl_80", 0 0, L_0x24f0da0;  1 drivers
v0x24eac10_0 .net *"_ivl_82", 0 0, L_0x24f0e10;  1 drivers
v0x24eacf0_0 .net *"_ivl_84", 0 0, L_0x24f1030;  1 drivers
v0x24eadd0_0 .net *"_ivl_88", 0 0, L_0x24f13c0;  1 drivers
v0x24eaeb0_0 .net *"_ivl_90", 0 0, L_0x24f1430;  1 drivers
v0x24eaf90_0 .net *"_ivl_92", 0 0, L_0x24f1620;  1 drivers
v0x24eb070_0 .net *"_ivl_94", 0 0, L_0x24f1730;  1 drivers
v0x24eb150_0 .net *"_ivl_96", 0 0, L_0x24f1980;  1 drivers
v0x24eb230_0 .net *"_ivl_98", 0 0, L_0x24f1a40;  1 drivers
v0x24eb720_0 .net "a", 0 0, v0x24e6c90_0;  alias, 1 drivers
v0x24eb7c0_0 .net "b", 0 0, v0x24e6d30_0;  alias, 1 drivers
v0x24eb8b0_0 .net "c", 0 0, v0x24e6dd0_0;  alias, 1 drivers
v0x24eb9a0_0 .net "d", 0 0, v0x24e6f10_0;  alias, 1 drivers
v0x24eba90_0 .net "out_pos", 0 0, L_0x24f3dc0;  alias, 1 drivers
v0x24ebb50_0 .net "out_sop", 0 0, L_0x24f10f0;  alias, 1 drivers
S_0x24ebcd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2497e10;
 .timescale -12 -12;
E_0x247e9f0 .event anyedge, v0x24ecac0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24ecac0_0;
    %nor/r;
    %assign/vec4 v0x24ecac0_0, 0;
    %wait E_0x247e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24e6160;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24e7000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24e70a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x24e6160;
T_4 ;
    %wait E_0x24965f0;
    %load/vec4 v0x24e7140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24e7000_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x24e6160;
T_5 ;
    %wait E_0x2496490;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e6f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6d30_0, 0;
    %assign/vec4 v0x24e6c90_0, 0;
    %wait E_0x2496490;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e6f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6d30_0, 0;
    %assign/vec4 v0x24e6c90_0, 0;
    %wait E_0x2496490;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e6f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6d30_0, 0;
    %assign/vec4 v0x24e6c90_0, 0;
    %wait E_0x2496490;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e6f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6d30_0, 0;
    %assign/vec4 v0x24e6c90_0, 0;
    %wait E_0x2496490;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e6f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6d30_0, 0;
    %assign/vec4 v0x24e6c90_0, 0;
    %wait E_0x2496490;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e6f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6d30_0, 0;
    %assign/vec4 v0x24e6c90_0, 0;
    %wait E_0x2496490;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e6f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6d30_0, 0;
    %assign/vec4 v0x24e6c90_0, 0;
    %wait E_0x2496490;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e6f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6d30_0, 0;
    %assign/vec4 v0x24e6c90_0, 0;
    %wait E_0x2496490;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e6f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6d30_0, 0;
    %assign/vec4 v0x24e6c90_0, 0;
    %wait E_0x2496490;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e6f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6d30_0, 0;
    %assign/vec4 v0x24e6c90_0, 0;
    %wait E_0x2496490;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e6f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6d30_0, 0;
    %assign/vec4 v0x24e6c90_0, 0;
    %wait E_0x2496490;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e6f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6d30_0, 0;
    %assign/vec4 v0x24e6c90_0, 0;
    %wait E_0x2496490;
    %load/vec4 v0x24e7000_0;
    %store/vec4 v0x24e70a0_0, 0, 1;
    %fork t_1, S_0x24e6490;
    %jmp t_0;
    .scope S_0x24e6490;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24e66d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x24e66d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2496490;
    %load/vec4 v0x24e66d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24e6f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6d30_0, 0;
    %assign/vec4 v0x24e6c90_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24e66d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x24e66d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x24e6160;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24965f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24e6f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e6d30_0, 0;
    %assign/vec4 v0x24e6c90_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x24e7000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x24e70a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2497e10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ec660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ecac0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2497e10;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x24ec660_0;
    %inv;
    %store/vec4 v0x24ec660_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2497e10;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24e6e70_0, v0x24ecc30_0, v0x24ec480_0, v0x24ec520_0, v0x24ec5c0_0, v0x24ec700_0, v0x24ec980_0, v0x24ec8e0_0, v0x24ec840_0, v0x24ec7a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2497e10;
T_9 ;
    %load/vec4 v0x24eca20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x24eca20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24eca20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x24eca20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x24eca20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24eca20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x24eca20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24eca20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24eca20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24eca20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2497e10;
T_10 ;
    %wait E_0x24965f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24eca20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24eca20_0, 4, 32;
    %load/vec4 v0x24ecb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x24eca20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24eca20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24eca20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24eca20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x24ec980_0;
    %load/vec4 v0x24ec980_0;
    %load/vec4 v0x24ec8e0_0;
    %xor;
    %load/vec4 v0x24ec980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x24eca20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24eca20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x24eca20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24eca20_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x24ec840_0;
    %load/vec4 v0x24ec840_0;
    %load/vec4 v0x24ec7a0_0;
    %xor;
    %load/vec4 v0x24ec840_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x24eca20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24eca20_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x24eca20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24eca20_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/ece241_2013_q2/iter0/response4/top_module.sv";
