Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 03:48:41 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
SYNTH-10   Warning   Wide multiplier                             3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     84.873        0.000                      0                 1563        0.046        0.000                      0                 1563       54.305        0.000                       0                   579  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              84.873        0.000                      0                 1559        0.046        0.000                      0                 1559       54.305        0.000                       0                   579  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  104.290        0.000                      0                    4        0.656        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       84.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.873ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.998ns  (logic 8.688ns (33.418%)  route 17.310ns (66.582%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.109     9.761    sm/D_states_q[6]
    SLICE_X48Y65         LUT2 (Prop_lut2_I0_O)        0.152     9.913 f  sm/ram_reg_i_54/O
                         net (fo=10, routed)          0.711    10.625    sm/ram_reg_i_54_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.332    10.957 f  sm/temp_out0_i_151/O
                         net (fo=2, routed)           0.800    11.756    sm/temp_out0_i_151_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.880 r  sm/temp_out0_i_123/O
                         net (fo=32, routed)          3.695    15.575    L_reg/M_sm_ra2[0]
    SLICE_X58Y57         LUT6 (Prop_lut6_I4_O)        0.124    15.699 r  L_reg/temp_out0_i_91/O
                         net (fo=1, routed)           0.500    16.199    sm/M_sm_rd2[14]
    SLICE_X59Y57         LUT5 (Prop_lut5_I2_O)        0.124    16.323 r  sm/temp_out0_i_18/O
                         net (fo=8, routed)           0.902    17.225    alum/M_alum_b[14]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    21.076 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.078    alum/temp_out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.596 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.172    23.768    alum/temp_out0__1_n_104
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.892 r  alum/D_registers_q[7][19]_i_12/O
                         net (fo=1, routed)           0.000    23.892    alum/D_registers_q[7][19]_i_12_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.290 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.290    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.404 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.404    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.626 f  alum/D_registers_q_reg[7][27]_i_4/O[0]
                         net (fo=1, routed)           0.970    25.596    sm/D_registers_q_reg[1][27][0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I4_O)        0.299    25.895 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=3, routed)           1.177    27.072    sm/M_alum_out[24]
    SLICE_X58Y58         LUT4 (Prop_lut4_I3_O)        0.152    27.224 f  sm/D_states_q[7]_i_64/O
                         net (fo=1, routed)           1.098    28.322    sm/D_states_q[7]_i_64_n_0
    SLICE_X58Y61         LUT4 (Prop_lut4_I3_O)        0.326    28.648 f  sm/D_states_q[7]_i_37/O
                         net (fo=1, routed)           0.343    28.991    sm/D_states_q[7]_i_37_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I2_O)        0.124    29.115 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           0.403    29.518    sm/D_states_q[7]_i_16_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I5_O)        0.124    29.642 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.406    30.048    sm/D_states_q[7]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I1_O)        0.124    30.172 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.022    31.194    sm/D_states_q[7]_i_1_n_0
    SLICE_X61Y70         FDSE                                         r  sm/D_states_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.295   116.307    
                         clock uncertainty           -0.035   116.272    
    SLICE_X61Y70         FDSE (Setup_fdse_C_CE)      -0.205   116.067    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.067    
                         arrival time                         -31.194    
  -------------------------------------------------------------------
                         slack                                 84.873    

Slack (MET) :             84.873ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.998ns  (logic 8.688ns (33.418%)  route 17.310ns (66.582%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.109     9.761    sm/D_states_q[6]
    SLICE_X48Y65         LUT2 (Prop_lut2_I0_O)        0.152     9.913 f  sm/ram_reg_i_54/O
                         net (fo=10, routed)          0.711    10.625    sm/ram_reg_i_54_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.332    10.957 f  sm/temp_out0_i_151/O
                         net (fo=2, routed)           0.800    11.756    sm/temp_out0_i_151_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.880 r  sm/temp_out0_i_123/O
                         net (fo=32, routed)          3.695    15.575    L_reg/M_sm_ra2[0]
    SLICE_X58Y57         LUT6 (Prop_lut6_I4_O)        0.124    15.699 r  L_reg/temp_out0_i_91/O
                         net (fo=1, routed)           0.500    16.199    sm/M_sm_rd2[14]
    SLICE_X59Y57         LUT5 (Prop_lut5_I2_O)        0.124    16.323 r  sm/temp_out0_i_18/O
                         net (fo=8, routed)           0.902    17.225    alum/M_alum_b[14]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    21.076 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.078    alum/temp_out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.596 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.172    23.768    alum/temp_out0__1_n_104
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.892 r  alum/D_registers_q[7][19]_i_12/O
                         net (fo=1, routed)           0.000    23.892    alum/D_registers_q[7][19]_i_12_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.290 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.290    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.404 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.404    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.626 f  alum/D_registers_q_reg[7][27]_i_4/O[0]
                         net (fo=1, routed)           0.970    25.596    sm/D_registers_q_reg[1][27][0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I4_O)        0.299    25.895 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=3, routed)           1.177    27.072    sm/M_alum_out[24]
    SLICE_X58Y58         LUT4 (Prop_lut4_I3_O)        0.152    27.224 f  sm/D_states_q[7]_i_64/O
                         net (fo=1, routed)           1.098    28.322    sm/D_states_q[7]_i_64_n_0
    SLICE_X58Y61         LUT4 (Prop_lut4_I3_O)        0.326    28.648 f  sm/D_states_q[7]_i_37/O
                         net (fo=1, routed)           0.343    28.991    sm/D_states_q[7]_i_37_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I2_O)        0.124    29.115 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           0.403    29.518    sm/D_states_q[7]_i_16_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I5_O)        0.124    29.642 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.406    30.048    sm/D_states_q[7]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I1_O)        0.124    30.172 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.022    31.194    sm/D_states_q[7]_i_1_n_0
    SLICE_X61Y70         FDSE                                         r  sm/D_states_q_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.295   116.307    
                         clock uncertainty           -0.035   116.272    
    SLICE_X61Y70         FDSE (Setup_fdse_C_CE)      -0.205   116.067    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.067    
                         arrival time                         -31.194    
  -------------------------------------------------------------------
                         slack                                 84.873    

Slack (MET) :             84.873ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.998ns  (logic 8.688ns (33.418%)  route 17.310ns (66.582%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.109     9.761    sm/D_states_q[6]
    SLICE_X48Y65         LUT2 (Prop_lut2_I0_O)        0.152     9.913 f  sm/ram_reg_i_54/O
                         net (fo=10, routed)          0.711    10.625    sm/ram_reg_i_54_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.332    10.957 f  sm/temp_out0_i_151/O
                         net (fo=2, routed)           0.800    11.756    sm/temp_out0_i_151_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.880 r  sm/temp_out0_i_123/O
                         net (fo=32, routed)          3.695    15.575    L_reg/M_sm_ra2[0]
    SLICE_X58Y57         LUT6 (Prop_lut6_I4_O)        0.124    15.699 r  L_reg/temp_out0_i_91/O
                         net (fo=1, routed)           0.500    16.199    sm/M_sm_rd2[14]
    SLICE_X59Y57         LUT5 (Prop_lut5_I2_O)        0.124    16.323 r  sm/temp_out0_i_18/O
                         net (fo=8, routed)           0.902    17.225    alum/M_alum_b[14]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    21.076 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.078    alum/temp_out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.596 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.172    23.768    alum/temp_out0__1_n_104
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.892 r  alum/D_registers_q[7][19]_i_12/O
                         net (fo=1, routed)           0.000    23.892    alum/D_registers_q[7][19]_i_12_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.290 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.290    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.404 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.404    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.626 f  alum/D_registers_q_reg[7][27]_i_4/O[0]
                         net (fo=1, routed)           0.970    25.596    sm/D_registers_q_reg[1][27][0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I4_O)        0.299    25.895 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=3, routed)           1.177    27.072    sm/M_alum_out[24]
    SLICE_X58Y58         LUT4 (Prop_lut4_I3_O)        0.152    27.224 f  sm/D_states_q[7]_i_64/O
                         net (fo=1, routed)           1.098    28.322    sm/D_states_q[7]_i_64_n_0
    SLICE_X58Y61         LUT4 (Prop_lut4_I3_O)        0.326    28.648 f  sm/D_states_q[7]_i_37/O
                         net (fo=1, routed)           0.343    28.991    sm/D_states_q[7]_i_37_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I2_O)        0.124    29.115 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           0.403    29.518    sm/D_states_q[7]_i_16_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I5_O)        0.124    29.642 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.406    30.048    sm/D_states_q[7]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I1_O)        0.124    30.172 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.022    31.194    sm/D_states_q[7]_i_1_n_0
    SLICE_X61Y70         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.295   116.307    
                         clock uncertainty           -0.035   116.272    
    SLICE_X61Y70         FDSE (Setup_fdse_C_CE)      -0.205   116.067    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.067    
                         arrival time                         -31.194    
  -------------------------------------------------------------------
                         slack                                 84.873    

Slack (MET) :             84.873ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.998ns  (logic 8.688ns (33.418%)  route 17.310ns (66.582%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.109     9.761    sm/D_states_q[6]
    SLICE_X48Y65         LUT2 (Prop_lut2_I0_O)        0.152     9.913 f  sm/ram_reg_i_54/O
                         net (fo=10, routed)          0.711    10.625    sm/ram_reg_i_54_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.332    10.957 f  sm/temp_out0_i_151/O
                         net (fo=2, routed)           0.800    11.756    sm/temp_out0_i_151_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.880 r  sm/temp_out0_i_123/O
                         net (fo=32, routed)          3.695    15.575    L_reg/M_sm_ra2[0]
    SLICE_X58Y57         LUT6 (Prop_lut6_I4_O)        0.124    15.699 r  L_reg/temp_out0_i_91/O
                         net (fo=1, routed)           0.500    16.199    sm/M_sm_rd2[14]
    SLICE_X59Y57         LUT5 (Prop_lut5_I2_O)        0.124    16.323 r  sm/temp_out0_i_18/O
                         net (fo=8, routed)           0.902    17.225    alum/M_alum_b[14]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    21.076 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.078    alum/temp_out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.596 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.172    23.768    alum/temp_out0__1_n_104
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.892 r  alum/D_registers_q[7][19]_i_12/O
                         net (fo=1, routed)           0.000    23.892    alum/D_registers_q[7][19]_i_12_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.290 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.290    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.404 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.404    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.626 f  alum/D_registers_q_reg[7][27]_i_4/O[0]
                         net (fo=1, routed)           0.970    25.596    sm/D_registers_q_reg[1][27][0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I4_O)        0.299    25.895 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=3, routed)           1.177    27.072    sm/M_alum_out[24]
    SLICE_X58Y58         LUT4 (Prop_lut4_I3_O)        0.152    27.224 f  sm/D_states_q[7]_i_64/O
                         net (fo=1, routed)           1.098    28.322    sm/D_states_q[7]_i_64_n_0
    SLICE_X58Y61         LUT4 (Prop_lut4_I3_O)        0.326    28.648 f  sm/D_states_q[7]_i_37/O
                         net (fo=1, routed)           0.343    28.991    sm/D_states_q[7]_i_37_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I2_O)        0.124    29.115 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           0.403    29.518    sm/D_states_q[7]_i_16_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I5_O)        0.124    29.642 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.406    30.048    sm/D_states_q[7]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I1_O)        0.124    30.172 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.022    31.194    sm/D_states_q[7]_i_1_n_0
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.295   116.307    
                         clock uncertainty           -0.035   116.272    
    SLICE_X61Y70         FDRE (Setup_fdre_C_CE)      -0.205   116.067    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.067    
                         arrival time                         -31.194    
  -------------------------------------------------------------------
                         slack                                 84.873    

Slack (MET) :             84.873ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.998ns  (logic 8.688ns (33.418%)  route 17.310ns (66.582%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.109     9.761    sm/D_states_q[6]
    SLICE_X48Y65         LUT2 (Prop_lut2_I0_O)        0.152     9.913 f  sm/ram_reg_i_54/O
                         net (fo=10, routed)          0.711    10.625    sm/ram_reg_i_54_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.332    10.957 f  sm/temp_out0_i_151/O
                         net (fo=2, routed)           0.800    11.756    sm/temp_out0_i_151_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.880 r  sm/temp_out0_i_123/O
                         net (fo=32, routed)          3.695    15.575    L_reg/M_sm_ra2[0]
    SLICE_X58Y57         LUT6 (Prop_lut6_I4_O)        0.124    15.699 r  L_reg/temp_out0_i_91/O
                         net (fo=1, routed)           0.500    16.199    sm/M_sm_rd2[14]
    SLICE_X59Y57         LUT5 (Prop_lut5_I2_O)        0.124    16.323 r  sm/temp_out0_i_18/O
                         net (fo=8, routed)           0.902    17.225    alum/M_alum_b[14]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    21.076 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.078    alum/temp_out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.596 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.172    23.768    alum/temp_out0__1_n_104
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.892 r  alum/D_registers_q[7][19]_i_12/O
                         net (fo=1, routed)           0.000    23.892    alum/D_registers_q[7][19]_i_12_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.290 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.290    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.404 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.404    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.626 f  alum/D_registers_q_reg[7][27]_i_4/O[0]
                         net (fo=1, routed)           0.970    25.596    sm/D_registers_q_reg[1][27][0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I4_O)        0.299    25.895 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=3, routed)           1.177    27.072    sm/M_alum_out[24]
    SLICE_X58Y58         LUT4 (Prop_lut4_I3_O)        0.152    27.224 f  sm/D_states_q[7]_i_64/O
                         net (fo=1, routed)           1.098    28.322    sm/D_states_q[7]_i_64_n_0
    SLICE_X58Y61         LUT4 (Prop_lut4_I3_O)        0.326    28.648 f  sm/D_states_q[7]_i_37/O
                         net (fo=1, routed)           0.343    28.991    sm/D_states_q[7]_i_37_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I2_O)        0.124    29.115 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           0.403    29.518    sm/D_states_q[7]_i_16_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I5_O)        0.124    29.642 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.406    30.048    sm/D_states_q[7]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I1_O)        0.124    30.172 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.022    31.194    sm/D_states_q[7]_i_1_n_0
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[6]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.295   116.307    
                         clock uncertainty           -0.035   116.272    
    SLICE_X61Y70         FDRE (Setup_fdre_C_CE)      -0.205   116.067    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        116.067    
                         arrival time                         -31.194    
  -------------------------------------------------------------------
                         slack                                 84.873    

Slack (MET) :             84.898ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.949ns  (logic 8.688ns (33.481%)  route 17.261ns (66.519%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.109     9.761    sm/D_states_q[6]
    SLICE_X48Y65         LUT2 (Prop_lut2_I0_O)        0.152     9.913 f  sm/ram_reg_i_54/O
                         net (fo=10, routed)          0.711    10.625    sm/ram_reg_i_54_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.332    10.957 f  sm/temp_out0_i_151/O
                         net (fo=2, routed)           0.800    11.756    sm/temp_out0_i_151_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.880 r  sm/temp_out0_i_123/O
                         net (fo=32, routed)          3.695    15.575    L_reg/M_sm_ra2[0]
    SLICE_X58Y57         LUT6 (Prop_lut6_I4_O)        0.124    15.699 r  L_reg/temp_out0_i_91/O
                         net (fo=1, routed)           0.500    16.199    sm/M_sm_rd2[14]
    SLICE_X59Y57         LUT5 (Prop_lut5_I2_O)        0.124    16.323 r  sm/temp_out0_i_18/O
                         net (fo=8, routed)           0.902    17.225    alum/M_alum_b[14]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    21.076 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.078    alum/temp_out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.596 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.172    23.768    alum/temp_out0__1_n_104
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.892 r  alum/D_registers_q[7][19]_i_12/O
                         net (fo=1, routed)           0.000    23.892    alum/D_registers_q[7][19]_i_12_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.290 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.290    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.404 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.404    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.626 f  alum/D_registers_q_reg[7][27]_i_4/O[0]
                         net (fo=1, routed)           0.970    25.596    sm/D_registers_q_reg[1][27][0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I4_O)        0.299    25.895 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=3, routed)           1.177    27.072    sm/M_alum_out[24]
    SLICE_X58Y58         LUT4 (Prop_lut4_I3_O)        0.152    27.224 f  sm/D_states_q[7]_i_64/O
                         net (fo=1, routed)           1.098    28.322    sm/D_states_q[7]_i_64_n_0
    SLICE_X58Y61         LUT4 (Prop_lut4_I3_O)        0.326    28.648 f  sm/D_states_q[7]_i_37/O
                         net (fo=1, routed)           0.343    28.991    sm/D_states_q[7]_i_37_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I2_O)        0.124    29.115 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           0.403    29.518    sm/D_states_q[7]_i_16_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I5_O)        0.124    29.642 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.406    30.048    sm/D_states_q[7]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I1_O)        0.124    30.172 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.973    31.145    sm/D_states_q[7]_i_1_n_0
    SLICE_X61Y69         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.272   116.284    
                         clock uncertainty           -0.035   116.249    
    SLICE_X61Y69         FDRE (Setup_fdre_C_CE)      -0.205   116.044    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.044    
                         arrival time                         -31.145    
  -------------------------------------------------------------------
                         slack                                 84.898    

Slack (MET) :             84.898ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.949ns  (logic 8.688ns (33.481%)  route 17.261ns (66.519%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.109     9.761    sm/D_states_q[6]
    SLICE_X48Y65         LUT2 (Prop_lut2_I0_O)        0.152     9.913 f  sm/ram_reg_i_54/O
                         net (fo=10, routed)          0.711    10.625    sm/ram_reg_i_54_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.332    10.957 f  sm/temp_out0_i_151/O
                         net (fo=2, routed)           0.800    11.756    sm/temp_out0_i_151_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.880 r  sm/temp_out0_i_123/O
                         net (fo=32, routed)          3.695    15.575    L_reg/M_sm_ra2[0]
    SLICE_X58Y57         LUT6 (Prop_lut6_I4_O)        0.124    15.699 r  L_reg/temp_out0_i_91/O
                         net (fo=1, routed)           0.500    16.199    sm/M_sm_rd2[14]
    SLICE_X59Y57         LUT5 (Prop_lut5_I2_O)        0.124    16.323 r  sm/temp_out0_i_18/O
                         net (fo=8, routed)           0.902    17.225    alum/M_alum_b[14]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    21.076 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.078    alum/temp_out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.596 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.172    23.768    alum/temp_out0__1_n_104
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.892 r  alum/D_registers_q[7][19]_i_12/O
                         net (fo=1, routed)           0.000    23.892    alum/D_registers_q[7][19]_i_12_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.290 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.290    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.404 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.404    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.626 f  alum/D_registers_q_reg[7][27]_i_4/O[0]
                         net (fo=1, routed)           0.970    25.596    sm/D_registers_q_reg[1][27][0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I4_O)        0.299    25.895 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=3, routed)           1.177    27.072    sm/M_alum_out[24]
    SLICE_X58Y58         LUT4 (Prop_lut4_I3_O)        0.152    27.224 f  sm/D_states_q[7]_i_64/O
                         net (fo=1, routed)           1.098    28.322    sm/D_states_q[7]_i_64_n_0
    SLICE_X58Y61         LUT4 (Prop_lut4_I3_O)        0.326    28.648 f  sm/D_states_q[7]_i_37/O
                         net (fo=1, routed)           0.343    28.991    sm/D_states_q[7]_i_37_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I2_O)        0.124    29.115 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           0.403    29.518    sm/D_states_q[7]_i_16_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I5_O)        0.124    29.642 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.406    30.048    sm/D_states_q[7]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I1_O)        0.124    30.172 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.973    31.145    sm/D_states_q[7]_i_1_n_0
    SLICE_X61Y69         FDRE                                         r  sm/D_states_q_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.272   116.284    
                         clock uncertainty           -0.035   116.249    
    SLICE_X61Y69         FDRE (Setup_fdre_C_CE)      -0.205   116.044    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.044    
                         arrival time                         -31.145    
  -------------------------------------------------------------------
                         slack                                 84.898    

Slack (MET) :             84.898ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.949ns  (logic 8.688ns (33.481%)  route 17.261ns (66.519%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.109     9.761    sm/D_states_q[6]
    SLICE_X48Y65         LUT2 (Prop_lut2_I0_O)        0.152     9.913 f  sm/ram_reg_i_54/O
                         net (fo=10, routed)          0.711    10.625    sm/ram_reg_i_54_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.332    10.957 f  sm/temp_out0_i_151/O
                         net (fo=2, routed)           0.800    11.756    sm/temp_out0_i_151_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.880 r  sm/temp_out0_i_123/O
                         net (fo=32, routed)          3.695    15.575    L_reg/M_sm_ra2[0]
    SLICE_X58Y57         LUT6 (Prop_lut6_I4_O)        0.124    15.699 r  L_reg/temp_out0_i_91/O
                         net (fo=1, routed)           0.500    16.199    sm/M_sm_rd2[14]
    SLICE_X59Y57         LUT5 (Prop_lut5_I2_O)        0.124    16.323 r  sm/temp_out0_i_18/O
                         net (fo=8, routed)           0.902    17.225    alum/M_alum_b[14]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    21.076 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.078    alum/temp_out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.596 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.172    23.768    alum/temp_out0__1_n_104
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.892 r  alum/D_registers_q[7][19]_i_12/O
                         net (fo=1, routed)           0.000    23.892    alum/D_registers_q[7][19]_i_12_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.290 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.290    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.404 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.404    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.626 f  alum/D_registers_q_reg[7][27]_i_4/O[0]
                         net (fo=1, routed)           0.970    25.596    sm/D_registers_q_reg[1][27][0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I4_O)        0.299    25.895 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=3, routed)           1.177    27.072    sm/M_alum_out[24]
    SLICE_X58Y58         LUT4 (Prop_lut4_I3_O)        0.152    27.224 f  sm/D_states_q[7]_i_64/O
                         net (fo=1, routed)           1.098    28.322    sm/D_states_q[7]_i_64_n_0
    SLICE_X58Y61         LUT4 (Prop_lut4_I3_O)        0.326    28.648 f  sm/D_states_q[7]_i_37/O
                         net (fo=1, routed)           0.343    28.991    sm/D_states_q[7]_i_37_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I2_O)        0.124    29.115 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           0.403    29.518    sm/D_states_q[7]_i_16_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I5_O)        0.124    29.642 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.406    30.048    sm/D_states_q[7]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I1_O)        0.124    30.172 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.973    31.145    sm/D_states_q[7]_i_1_n_0
    SLICE_X61Y69         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.272   116.284    
                         clock uncertainty           -0.035   116.249    
    SLICE_X61Y69         FDRE (Setup_fdre_C_CE)      -0.205   116.044    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        116.044    
                         arrival time                         -31.145    
  -------------------------------------------------------------------
                         slack                                 84.898    

Slack (MET) :             85.034ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.847ns  (logic 8.688ns (33.613%)  route 17.159ns (66.387%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.109     9.761    sm/D_states_q[6]
    SLICE_X48Y65         LUT2 (Prop_lut2_I0_O)        0.152     9.913 f  sm/ram_reg_i_54/O
                         net (fo=10, routed)          0.711    10.625    sm/ram_reg_i_54_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.332    10.957 f  sm/temp_out0_i_151/O
                         net (fo=2, routed)           0.800    11.756    sm/temp_out0_i_151_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.880 r  sm/temp_out0_i_123/O
                         net (fo=32, routed)          3.695    15.575    L_reg/M_sm_ra2[0]
    SLICE_X58Y57         LUT6 (Prop_lut6_I4_O)        0.124    15.699 r  L_reg/temp_out0_i_91/O
                         net (fo=1, routed)           0.500    16.199    sm/M_sm_rd2[14]
    SLICE_X59Y57         LUT5 (Prop_lut5_I2_O)        0.124    16.323 r  sm/temp_out0_i_18/O
                         net (fo=8, routed)           0.902    17.225    alum/M_alum_b[14]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    21.076 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.078    alum/temp_out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.596 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.172    23.768    alum/temp_out0__1_n_104
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.892 r  alum/D_registers_q[7][19]_i_12/O
                         net (fo=1, routed)           0.000    23.892    alum/D_registers_q[7][19]_i_12_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.290 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.290    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.404 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.404    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.626 f  alum/D_registers_q_reg[7][27]_i_4/O[0]
                         net (fo=1, routed)           0.970    25.596    sm/D_registers_q_reg[1][27][0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I4_O)        0.299    25.895 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=3, routed)           1.177    27.072    sm/M_alum_out[24]
    SLICE_X58Y58         LUT4 (Prop_lut4_I3_O)        0.152    27.224 f  sm/D_states_q[7]_i_64/O
                         net (fo=1, routed)           1.098    28.322    sm/D_states_q[7]_i_64_n_0
    SLICE_X58Y61         LUT4 (Prop_lut4_I3_O)        0.326    28.648 f  sm/D_states_q[7]_i_37/O
                         net (fo=1, routed)           0.343    28.991    sm/D_states_q[7]_i_37_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I2_O)        0.124    29.115 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           0.403    29.518    sm/D_states_q[7]_i_16_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I5_O)        0.124    29.642 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.406    30.048    sm/D_states_q[7]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I1_O)        0.124    30.172 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.871    31.043    sm/D_states_q[7]_i_1_n_0
    SLICE_X60Y72         FDRE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.494   116.009    sm/clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.272   116.281    
                         clock uncertainty           -0.035   116.246    
    SLICE_X60Y72         FDRE (Setup_fdre_C_CE)      -0.169   116.077    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.077    
                         arrival time                         -31.043    
  -------------------------------------------------------------------
                         slack                                 85.034    

Slack (MET) :             85.034ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.847ns  (logic 8.688ns (33.613%)  route 17.159ns (66.387%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.109     9.761    sm/D_states_q[6]
    SLICE_X48Y65         LUT2 (Prop_lut2_I0_O)        0.152     9.913 f  sm/ram_reg_i_54/O
                         net (fo=10, routed)          0.711    10.625    sm/ram_reg_i_54_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.332    10.957 f  sm/temp_out0_i_151/O
                         net (fo=2, routed)           0.800    11.756    sm/temp_out0_i_151_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.880 r  sm/temp_out0_i_123/O
                         net (fo=32, routed)          3.695    15.575    L_reg/M_sm_ra2[0]
    SLICE_X58Y57         LUT6 (Prop_lut6_I4_O)        0.124    15.699 r  L_reg/temp_out0_i_91/O
                         net (fo=1, routed)           0.500    16.199    sm/M_sm_rd2[14]
    SLICE_X59Y57         LUT5 (Prop_lut5_I2_O)        0.124    16.323 r  sm/temp_out0_i_18/O
                         net (fo=8, routed)           0.902    17.225    alum/M_alum_b[14]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    21.076 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.078    alum/temp_out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.596 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.172    23.768    alum/temp_out0__1_n_104
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.892 r  alum/D_registers_q[7][19]_i_12/O
                         net (fo=1, routed)           0.000    23.892    alum/D_registers_q[7][19]_i_12_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.290 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.290    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.404 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.404    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.626 f  alum/D_registers_q_reg[7][27]_i_4/O[0]
                         net (fo=1, routed)           0.970    25.596    sm/D_registers_q_reg[1][27][0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I4_O)        0.299    25.895 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=3, routed)           1.177    27.072    sm/M_alum_out[24]
    SLICE_X58Y58         LUT4 (Prop_lut4_I3_O)        0.152    27.224 f  sm/D_states_q[7]_i_64/O
                         net (fo=1, routed)           1.098    28.322    sm/D_states_q[7]_i_64_n_0
    SLICE_X58Y61         LUT4 (Prop_lut4_I3_O)        0.326    28.648 f  sm/D_states_q[7]_i_37/O
                         net (fo=1, routed)           0.343    28.991    sm/D_states_q[7]_i_37_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I2_O)        0.124    29.115 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           0.403    29.518    sm/D_states_q[7]_i_16_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I5_O)        0.124    29.642 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.406    30.048    sm/D_states_q[7]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I1_O)        0.124    30.172 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.871    31.043    sm/D_states_q[7]_i_1_n_0
    SLICE_X60Y72         FDRE                                         r  sm/D_states_q_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.494   116.009    sm/clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.272   116.281    
                         clock uncertainty           -0.035   116.246    
    SLICE_X60Y72         FDRE (Setup_fdre_C_CE)      -0.169   116.077    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.077    
                         arrival time                         -31.043    
  -------------------------------------------------------------------
                         slack                                 85.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.867    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.867    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.867    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.867    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.863    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.766    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.863    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.766    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.863    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.766    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.863    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.766    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.834%)  route 0.288ns (67.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.555     1.499    sr1/clk_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.288     1.928    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.823     2.013    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.512    
    SLICE_X52Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.821    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.834%)  route 0.288ns (67.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.555     1.499    sr1/clk_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.288     1.928    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.823     2.013    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.512    
    SLICE_X52Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.821    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y18   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y19   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y59   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y53   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y52   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y57   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y57   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y57   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y57   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y70   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y70   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y70   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y70   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y70   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y70   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y70   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y70   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y73   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y73   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y70   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y70   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y70   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y70   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y70   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y70   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y70   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y70   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y73   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y73   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      104.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             104.290ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.962ns (15.021%)  route 5.442ns (84.979%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.608     5.192    sm/clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518     5.710 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=89, routed)          3.341     9.051    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X53Y63         LUT2 (Prop_lut2_I0_O)        0.118     9.169 r  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.614    10.783    sm/D_stage_q[3]_i_2_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I1_O)        0.326    11.109 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.487    11.596    fifo_reset_cond/AS[0]
    SLICE_X58Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.494   116.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.272   116.281    
                         clock uncertainty           -0.035   116.246    
    SLICE_X58Y72         FDPE (Recov_fdpe_C_PRE)     -0.359   115.887    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.887    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                104.290    

Slack (MET) :             104.290ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.962ns (15.021%)  route 5.442ns (84.979%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.608     5.192    sm/clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518     5.710 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=89, routed)          3.341     9.051    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X53Y63         LUT2 (Prop_lut2_I0_O)        0.118     9.169 r  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.614    10.783    sm/D_stage_q[3]_i_2_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I1_O)        0.326    11.109 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.487    11.596    fifo_reset_cond/AS[0]
    SLICE_X58Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.494   116.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.272   116.281    
                         clock uncertainty           -0.035   116.246    
    SLICE_X58Y72         FDPE (Recov_fdpe_C_PRE)     -0.359   115.887    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.887    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                104.290    

Slack (MET) :             104.290ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.962ns (15.021%)  route 5.442ns (84.979%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.608     5.192    sm/clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518     5.710 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=89, routed)          3.341     9.051    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X53Y63         LUT2 (Prop_lut2_I0_O)        0.118     9.169 r  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.614    10.783    sm/D_stage_q[3]_i_2_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I1_O)        0.326    11.109 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.487    11.596    fifo_reset_cond/AS[0]
    SLICE_X58Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.494   116.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.272   116.281    
                         clock uncertainty           -0.035   116.246    
    SLICE_X58Y72         FDPE (Recov_fdpe_C_PRE)     -0.359   115.887    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.887    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                104.290    

Slack (MET) :             104.290ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.962ns (15.021%)  route 5.442ns (84.979%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.608     5.192    sm/clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518     5.710 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=89, routed)          3.341     9.051    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X53Y63         LUT2 (Prop_lut2_I0_O)        0.118     9.169 r  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.614    10.783    sm/D_stage_q[3]_i_2_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I1_O)        0.326    11.109 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.487    11.596    fifo_reset_cond/AS[0]
    SLICE_X58Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.494   116.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.272   116.281    
                         clock uncertainty           -0.035   116.246    
    SLICE_X58Y72         FDPE (Recov_fdpe_C_PRE)     -0.359   115.887    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.887    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                104.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.226ns (38.228%)  route 0.365ns (61.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=102, routed)         0.185     1.842    sm/D_states_q_reg[2]_rep_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I4_O)        0.098     1.940 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.120    fifo_reset_cond/AS[0]
    SLICE_X58Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.849     2.038    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X58Y72         FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.226ns (38.228%)  route 0.365ns (61.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=102, routed)         0.185     1.842    sm/D_states_q_reg[2]_rep_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I4_O)        0.098     1.940 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.120    fifo_reset_cond/AS[0]
    SLICE_X58Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.849     2.038    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X58Y72         FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.226ns (38.228%)  route 0.365ns (61.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=102, routed)         0.185     1.842    sm/D_states_q_reg[2]_rep_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I4_O)        0.098     1.940 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.120    fifo_reset_cond/AS[0]
    SLICE_X58Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.849     2.038    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X58Y72         FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.226ns (38.228%)  route 0.365ns (61.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=102, routed)         0.185     1.842    sm/D_states_q_reg[2]_rep_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I4_O)        0.098     1.940 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.120    fifo_reset_cond/AS[0]
    SLICE_X58Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.849     2.038    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X58Y72         FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.656    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.553ns  (logic 10.640ns (30.793%)  route 23.913ns (69.207%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=4 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.626     5.210    L_reg/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=13, routed)          1.970     7.636    L_reg/M_sm_pac[10]
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.150     7.786 r  L_reg/L_212231b9_remainder0_carry_i_21/O
                         net (fo=4, routed)           1.458     9.244    L_reg/L_212231b9_remainder0_carry_i_21_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.326     9.570 f  L_reg/L_212231b9_remainder0_carry_i_18/O
                         net (fo=3, routed)           1.186    10.756    L_reg/L_212231b9_remainder0_carry_i_18_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.150    10.906 f  L_reg/L_212231b9_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.684    11.590    L_reg/L_212231b9_remainder0_carry_i_20_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.374    11.964 r  L_reg/L_212231b9_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.115    13.080    L_reg/L_212231b9_remainder0_carry_i_10_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.328    13.408 r  L_reg/L_212231b9_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.408    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.635 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_carry/O[1]
                         net (fo=8, routed)           1.372    15.006    L_reg/L_212231b9_remainder0[1]
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.303    15.309 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=6, routed)           0.976    16.285    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.409 r  L_reg/i__carry__1_i_13/O
                         net (fo=1, routed)           0.469    16.878    L_reg/i__carry__1_i_13_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I3_O)        0.118    16.996 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.074    18.071    L_reg/i__carry__1_i_9_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.354    18.425 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.616    19.041    L_reg/i__carry_i_19_n_0
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.318    19.359 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.833    20.192    L_reg/i__carry_i_11_n_0
    SLICE_X38Y47         LUT2 (Prop_lut2_I1_O)        0.328    20.520 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.190    20.710    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X39Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.217 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.217    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.331    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.570 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.020    22.590    L_reg/L_212231b9_remainder0_inferred__1/i__carry__2[2]
    SLICE_X36Y49         LUT5 (Prop_lut5_I1_O)        0.302    22.892 r  L_reg/aseg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.903    23.794    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.150    23.944 r  aseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=8, routed)           0.863    24.808    L_reg/i__carry_i_9_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.326    25.134 f  L_reg/i__carry_i_12__0/O
                         net (fo=4, routed)           0.682    25.815    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    25.939 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.654    26.594    L_reg/i__carry_i_9_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    26.718 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.331    27.049    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20[2]
    SLICE_X37Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.434 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.434    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.548 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.548    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.662    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.884 f  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    28.712    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.299    29.011 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.642    29.652    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I4_O)        0.124    29.776 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.566    30.342    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I3_O)        0.124    30.466 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.814    31.280    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I3_O)        0.124    31.404 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.024    32.429    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124    32.553 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.643    36.195    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    39.763 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.763    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.956ns  (logic 10.648ns (31.357%)  route 23.309ns (68.643%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=4 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.626     5.210    L_reg/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=13, routed)          1.970     7.636    L_reg/M_sm_pac[10]
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.150     7.786 r  L_reg/L_212231b9_remainder0_carry_i_21/O
                         net (fo=4, routed)           1.458     9.244    L_reg/L_212231b9_remainder0_carry_i_21_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.326     9.570 f  L_reg/L_212231b9_remainder0_carry_i_18/O
                         net (fo=3, routed)           1.186    10.756    L_reg/L_212231b9_remainder0_carry_i_18_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.150    10.906 f  L_reg/L_212231b9_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.684    11.590    L_reg/L_212231b9_remainder0_carry_i_20_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.374    11.964 r  L_reg/L_212231b9_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.115    13.080    L_reg/L_212231b9_remainder0_carry_i_10_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.328    13.408 r  L_reg/L_212231b9_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.408    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.635 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_carry/O[1]
                         net (fo=8, routed)           1.372    15.006    L_reg/L_212231b9_remainder0[1]
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.303    15.309 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=6, routed)           0.976    16.285    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.409 r  L_reg/i__carry__1_i_13/O
                         net (fo=1, routed)           0.469    16.878    L_reg/i__carry__1_i_13_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I3_O)        0.118    16.996 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.074    18.071    L_reg/i__carry__1_i_9_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.354    18.425 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.616    19.041    L_reg/i__carry_i_19_n_0
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.318    19.359 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.833    20.192    L_reg/i__carry_i_11_n_0
    SLICE_X38Y47         LUT2 (Prop_lut2_I1_O)        0.328    20.520 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.190    20.710    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X39Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.217 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.217    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.331    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.570 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.020    22.590    L_reg/L_212231b9_remainder0_inferred__1/i__carry__2[2]
    SLICE_X36Y49         LUT5 (Prop_lut5_I1_O)        0.302    22.892 r  L_reg/aseg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.903    23.794    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.150    23.944 r  aseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=8, routed)           0.863    24.808    L_reg/i__carry_i_9_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.326    25.134 f  L_reg/i__carry_i_12__0/O
                         net (fo=4, routed)           0.682    25.815    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    25.939 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.654    26.594    L_reg/i__carry_i_9_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    26.718 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.331    27.049    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20[2]
    SLICE_X37Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.434 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.434    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.548 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.548    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.662    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.884 f  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    28.712    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.299    29.011 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.642    29.652    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I4_O)        0.124    29.776 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.566    30.342    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I3_O)        0.124    30.466 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.814    31.280    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I3_O)        0.124    31.404 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.017    32.421    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124    32.545 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.045    35.591    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.576    39.166 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.166    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.903ns  (logic 10.841ns (31.978%)  route 23.061ns (68.022%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=5 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.626     5.210    L_reg/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=13, routed)          1.970     7.636    L_reg/M_sm_pac[10]
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.150     7.786 r  L_reg/L_212231b9_remainder0_carry_i_21/O
                         net (fo=4, routed)           1.458     9.244    L_reg/L_212231b9_remainder0_carry_i_21_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.326     9.570 f  L_reg/L_212231b9_remainder0_carry_i_18/O
                         net (fo=3, routed)           1.186    10.756    L_reg/L_212231b9_remainder0_carry_i_18_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.150    10.906 f  L_reg/L_212231b9_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.684    11.590    L_reg/L_212231b9_remainder0_carry_i_20_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.374    11.964 r  L_reg/L_212231b9_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.115    13.080    L_reg/L_212231b9_remainder0_carry_i_10_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.328    13.408 r  L_reg/L_212231b9_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.408    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.635 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_carry/O[1]
                         net (fo=8, routed)           1.372    15.006    L_reg/L_212231b9_remainder0[1]
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.303    15.309 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=6, routed)           0.976    16.285    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.409 r  L_reg/i__carry__1_i_13/O
                         net (fo=1, routed)           0.469    16.878    L_reg/i__carry__1_i_13_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I3_O)        0.118    16.996 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.074    18.071    L_reg/i__carry__1_i_9_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.354    18.425 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.616    19.041    L_reg/i__carry_i_19_n_0
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.318    19.359 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.833    20.192    L_reg/i__carry_i_11_n_0
    SLICE_X38Y47         LUT2 (Prop_lut2_I1_O)        0.328    20.520 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.190    20.710    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X39Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.217 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.217    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.331    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.570 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.020    22.590    L_reg/L_212231b9_remainder0_inferred__1/i__carry__2[2]
    SLICE_X36Y49         LUT5 (Prop_lut5_I1_O)        0.302    22.892 r  L_reg/aseg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.903    23.794    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.150    23.944 r  aseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=8, routed)           0.863    24.808    L_reg/i__carry_i_9_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.326    25.134 f  L_reg/i__carry_i_12__0/O
                         net (fo=4, routed)           0.682    25.815    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    25.939 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.654    26.594    L_reg/i__carry_i_9_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    26.718 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.331    27.049    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20[2]
    SLICE_X37Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.434 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.434    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.548 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.548    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.662    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.884 f  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    28.712    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.299    29.011 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.642    29.652    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I4_O)        0.124    29.776 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.566    30.342    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X41Y45         LUT3 (Prop_lut3_I1_O)        0.118    30.460 f  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.154    30.615    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.326    30.941 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.997    31.938    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I2_O)        0.124    32.062 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.478    35.539    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    39.113 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.113    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.625ns  (logic 10.818ns (32.173%)  route 22.807ns (67.827%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=3 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.626     5.210    L_reg/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          2.115     7.781    L_reg/M_sm_pbc[7]
    SLICE_X50Y52         LUT5 (Prop_lut5_I0_O)        0.124     7.905 f  L_reg/L_212231b9_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.868     8.773    L_reg/L_212231b9_remainder0_carry_i_24__0_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.897 f  L_reg/L_212231b9_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.177    10.074    L_reg/L_212231b9_remainder0_carry__1_i_7__0_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.152    10.226 f  L_reg/L_212231b9_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.806    11.033    L_reg/L_212231b9_remainder0_carry_i_20__0_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I4_O)        0.360    11.393 r  L_reg/L_212231b9_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.841    12.234    L_reg/L_212231b9_remainder0_carry_i_10__0_n_0
    SLICE_X49Y50         LUT4 (Prop_lut4_I1_O)        0.326    12.560 r  L_reg/L_212231b9_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.560    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X49Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.110 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.110    bseg_driver/decimal_renderer/L_212231b9_remainder0_carry_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.332 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.022    14.354    L_reg/L_212231b9_remainder0_1[4]
    SLICE_X51Y49         LUT3 (Prop_lut3_I0_O)        0.299    14.653 r  L_reg/i__carry__1_i_12__0/O
                         net (fo=7, routed)           0.913    15.567    L_reg/i__carry__1_i_12__0_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I4_O)        0.124    15.691 r  L_reg/i__carry__1_i_13__0/O
                         net (fo=1, routed)           0.645    16.336    L_reg/i__carry__1_i_13__0_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I3_O)        0.150    16.486 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.734    17.220    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I4_O)        0.326    17.546 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.874    18.420    L_reg/i__carry_i_19__0_n_0
    SLICE_X52Y49         LUT3 (Prop_lut3_I0_O)        0.352    18.772 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.005    19.777    L_reg/i__carry_i_11__1_n_0
    SLICE_X52Y47         LUT2 (Prop_lut2_I1_O)        0.328    20.105 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.475    20.580    bseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X49Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.087 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.087    bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.201 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.201    bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.423 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.877    22.300    L_reg/L_212231b9_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.299    22.599 r  L_reg/bseg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           1.176    23.775    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I0_O)        0.150    23.925 r  bseg_driver/decimal_renderer/i__carry__0_i_11__2/O
                         net (fo=8, routed)           1.039    24.964    L_reg/i__carry_i_9__1_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I4_O)        0.326    25.290 f  L_reg/i__carry__0_i_14__1/O
                         net (fo=2, routed)           1.031    26.321    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124    26.445 r  L_reg/i__carry__0_i_3__2/O
                         net (fo=1, routed)           0.404    26.848    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37_1[1]
    SLICE_X50Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.368 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.368    bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.683 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    28.547    bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X51Y47         LUT6 (Prop_lut6_I0_O)        0.307    28.854 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.808    29.662    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I4_O)        0.124    29.786 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.940    30.726    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37_0
    SLICE_X53Y45         LUT4 (Prop_lut4_I0_O)        0.124    30.850 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.570    31.420    L_reg/bseg_OBUF[3]_inst_i_1_1
    SLICE_X54Y45         LUT6 (Prop_lut6_I4_O)        0.124    31.544 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.527    33.071    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I4_O)        0.124    33.195 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.095    35.290    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    38.835 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.835    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.437ns  (logic 10.817ns (32.349%)  route 22.620ns (67.651%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=3 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.626     5.210    L_reg/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          2.115     7.781    L_reg/M_sm_pbc[7]
    SLICE_X50Y52         LUT5 (Prop_lut5_I0_O)        0.124     7.905 f  L_reg/L_212231b9_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.868     8.773    L_reg/L_212231b9_remainder0_carry_i_24__0_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.897 f  L_reg/L_212231b9_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.177    10.074    L_reg/L_212231b9_remainder0_carry__1_i_7__0_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.152    10.226 f  L_reg/L_212231b9_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.806    11.033    L_reg/L_212231b9_remainder0_carry_i_20__0_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I4_O)        0.360    11.393 r  L_reg/L_212231b9_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.841    12.234    L_reg/L_212231b9_remainder0_carry_i_10__0_n_0
    SLICE_X49Y50         LUT4 (Prop_lut4_I1_O)        0.326    12.560 r  L_reg/L_212231b9_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.560    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X49Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.110 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.110    bseg_driver/decimal_renderer/L_212231b9_remainder0_carry_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.332 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.022    14.354    L_reg/L_212231b9_remainder0_1[4]
    SLICE_X51Y49         LUT3 (Prop_lut3_I0_O)        0.299    14.653 r  L_reg/i__carry__1_i_12__0/O
                         net (fo=7, routed)           0.913    15.567    L_reg/i__carry__1_i_12__0_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I4_O)        0.124    15.691 r  L_reg/i__carry__1_i_13__0/O
                         net (fo=1, routed)           0.645    16.336    L_reg/i__carry__1_i_13__0_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I3_O)        0.150    16.486 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.734    17.220    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I4_O)        0.326    17.546 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.874    18.420    L_reg/i__carry_i_19__0_n_0
    SLICE_X52Y49         LUT3 (Prop_lut3_I0_O)        0.352    18.772 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.005    19.777    L_reg/i__carry_i_11__1_n_0
    SLICE_X52Y47         LUT2 (Prop_lut2_I1_O)        0.328    20.105 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.475    20.580    bseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X49Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.087 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.087    bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.201 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.201    bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.423 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.877    22.300    L_reg/L_212231b9_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.299    22.599 r  L_reg/bseg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           1.176    23.775    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I0_O)        0.150    23.925 r  bseg_driver/decimal_renderer/i__carry__0_i_11__2/O
                         net (fo=8, routed)           1.039    24.964    L_reg/i__carry_i_9__1_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I4_O)        0.326    25.290 f  L_reg/i__carry__0_i_14__1/O
                         net (fo=2, routed)           1.031    26.321    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124    26.445 r  L_reg/i__carry__0_i_3__2/O
                         net (fo=1, routed)           0.404    26.848    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37_1[1]
    SLICE_X50Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.368 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.368    bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.683 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    28.547    bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X51Y47         LUT6 (Prop_lut6_I0_O)        0.307    28.854 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.808    29.662    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I4_O)        0.124    29.786 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.940    30.726    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37_0
    SLICE_X53Y45         LUT4 (Prop_lut4_I0_O)        0.124    30.850 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.570    31.420    L_reg/bseg_OBUF[3]_inst_i_1_1
    SLICE_X54Y45         LUT6 (Prop_lut6_I4_O)        0.124    31.544 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.349    32.893    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I2_O)        0.124    33.017 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.087    35.103    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    38.647 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.647    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.371ns  (logic 10.780ns (32.302%)  route 22.592ns (67.698%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=3 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.626     5.210    L_reg/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          2.115     7.781    L_reg/M_sm_pbc[7]
    SLICE_X50Y52         LUT5 (Prop_lut5_I0_O)        0.124     7.905 f  L_reg/L_212231b9_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.868     8.773    L_reg/L_212231b9_remainder0_carry_i_24__0_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.897 f  L_reg/L_212231b9_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.177    10.074    L_reg/L_212231b9_remainder0_carry__1_i_7__0_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.152    10.226 f  L_reg/L_212231b9_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.806    11.033    L_reg/L_212231b9_remainder0_carry_i_20__0_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I4_O)        0.360    11.393 r  L_reg/L_212231b9_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.841    12.234    L_reg/L_212231b9_remainder0_carry_i_10__0_n_0
    SLICE_X49Y50         LUT4 (Prop_lut4_I1_O)        0.326    12.560 r  L_reg/L_212231b9_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.560    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X49Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.110 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.110    bseg_driver/decimal_renderer/L_212231b9_remainder0_carry_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.332 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.022    14.354    L_reg/L_212231b9_remainder0_1[4]
    SLICE_X51Y49         LUT3 (Prop_lut3_I0_O)        0.299    14.653 r  L_reg/i__carry__1_i_12__0/O
                         net (fo=7, routed)           0.913    15.567    L_reg/i__carry__1_i_12__0_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I4_O)        0.124    15.691 r  L_reg/i__carry__1_i_13__0/O
                         net (fo=1, routed)           0.645    16.336    L_reg/i__carry__1_i_13__0_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I3_O)        0.150    16.486 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.734    17.220    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I4_O)        0.326    17.546 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.874    18.420    L_reg/i__carry_i_19__0_n_0
    SLICE_X52Y49         LUT3 (Prop_lut3_I0_O)        0.352    18.772 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.005    19.777    L_reg/i__carry_i_11__1_n_0
    SLICE_X52Y47         LUT2 (Prop_lut2_I1_O)        0.328    20.105 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.475    20.580    bseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X49Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.087 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.087    bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.201 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.201    bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.423 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.877    22.300    L_reg/L_212231b9_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.299    22.599 r  L_reg/bseg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           1.176    23.775    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I0_O)        0.150    23.925 r  bseg_driver/decimal_renderer/i__carry__0_i_11__2/O
                         net (fo=8, routed)           1.039    24.964    L_reg/i__carry_i_9__1_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I4_O)        0.326    25.290 f  L_reg/i__carry__0_i_14__1/O
                         net (fo=2, routed)           1.031    26.321    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124    26.445 r  L_reg/i__carry__0_i_3__2/O
                         net (fo=1, routed)           0.404    26.848    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37_1[1]
    SLICE_X50Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.368 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.368    bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.683 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    28.547    bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X51Y47         LUT6 (Prop_lut6_I0_O)        0.307    28.854 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.808    29.662    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I4_O)        0.124    29.786 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.940    30.726    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37_0
    SLICE_X53Y45         LUT4 (Prop_lut4_I0_O)        0.124    30.850 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.570    31.420    L_reg/bseg_OBUF[3]_inst_i_1_1
    SLICE_X54Y45         LUT6 (Prop_lut6_I4_O)        0.124    31.544 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.522    33.066    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I1_O)        0.124    33.190 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.885    35.075    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.507    38.581 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.581    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.353ns  (logic 10.767ns (32.283%)  route 22.586ns (67.717%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=3 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.626     5.210    L_reg/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          2.115     7.781    L_reg/M_sm_pbc[7]
    SLICE_X50Y52         LUT5 (Prop_lut5_I0_O)        0.124     7.905 f  L_reg/L_212231b9_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.868     8.773    L_reg/L_212231b9_remainder0_carry_i_24__0_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.897 f  L_reg/L_212231b9_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.177    10.074    L_reg/L_212231b9_remainder0_carry__1_i_7__0_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.152    10.226 f  L_reg/L_212231b9_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.806    11.033    L_reg/L_212231b9_remainder0_carry_i_20__0_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I4_O)        0.360    11.393 r  L_reg/L_212231b9_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.841    12.234    L_reg/L_212231b9_remainder0_carry_i_10__0_n_0
    SLICE_X49Y50         LUT4 (Prop_lut4_I1_O)        0.326    12.560 r  L_reg/L_212231b9_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.560    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X49Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.110 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.110    bseg_driver/decimal_renderer/L_212231b9_remainder0_carry_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.332 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.022    14.354    L_reg/L_212231b9_remainder0_1[4]
    SLICE_X51Y49         LUT3 (Prop_lut3_I0_O)        0.299    14.653 r  L_reg/i__carry__1_i_12__0/O
                         net (fo=7, routed)           0.913    15.567    L_reg/i__carry__1_i_12__0_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I4_O)        0.124    15.691 r  L_reg/i__carry__1_i_13__0/O
                         net (fo=1, routed)           0.645    16.336    L_reg/i__carry__1_i_13__0_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I3_O)        0.150    16.486 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.734    17.220    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I4_O)        0.326    17.546 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.874    18.420    L_reg/i__carry_i_19__0_n_0
    SLICE_X52Y49         LUT3 (Prop_lut3_I0_O)        0.352    18.772 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.005    19.777    L_reg/i__carry_i_11__1_n_0
    SLICE_X52Y47         LUT2 (Prop_lut2_I1_O)        0.328    20.105 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.475    20.580    bseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X49Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.087 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.087    bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.201 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.201    bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.423 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.877    22.300    L_reg/L_212231b9_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.299    22.599 r  L_reg/bseg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           1.176    23.775    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I0_O)        0.150    23.925 r  bseg_driver/decimal_renderer/i__carry__0_i_11__2/O
                         net (fo=8, routed)           1.039    24.964    L_reg/i__carry_i_9__1_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I4_O)        0.326    25.290 f  L_reg/i__carry__0_i_14__1/O
                         net (fo=2, routed)           1.031    26.321    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124    26.445 r  L_reg/i__carry__0_i_3__2/O
                         net (fo=1, routed)           0.404    26.848    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37_1[1]
    SLICE_X50Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.368 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.368    bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.683 f  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    28.547    bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X51Y47         LUT6 (Prop_lut6_I0_O)        0.307    28.854 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.808    29.662    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I4_O)        0.124    29.786 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.940    30.726    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37_0
    SLICE_X53Y45         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.570    31.420    L_reg/bseg_OBUF[3]_inst_i_1_1
    SLICE_X54Y45         LUT6 (Prop_lut6_I4_O)        0.124    31.544 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.393    32.937    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I3_O)        0.124    33.061 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.007    35.069    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.494    38.563 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.563    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.350ns  (logic 10.595ns (31.769%)  route 22.755ns (68.231%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=4 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.626     5.210    L_reg/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=13, routed)          1.970     7.636    L_reg/M_sm_pac[10]
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.150     7.786 r  L_reg/L_212231b9_remainder0_carry_i_21/O
                         net (fo=4, routed)           1.458     9.244    L_reg/L_212231b9_remainder0_carry_i_21_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.326     9.570 f  L_reg/L_212231b9_remainder0_carry_i_18/O
                         net (fo=3, routed)           1.186    10.756    L_reg/L_212231b9_remainder0_carry_i_18_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.150    10.906 f  L_reg/L_212231b9_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.684    11.590    L_reg/L_212231b9_remainder0_carry_i_20_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.374    11.964 r  L_reg/L_212231b9_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.115    13.080    L_reg/L_212231b9_remainder0_carry_i_10_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.328    13.408 r  L_reg/L_212231b9_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.408    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.635 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_carry/O[1]
                         net (fo=8, routed)           1.372    15.006    L_reg/L_212231b9_remainder0[1]
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.303    15.309 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=6, routed)           0.976    16.285    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.409 r  L_reg/i__carry__1_i_13/O
                         net (fo=1, routed)           0.469    16.878    L_reg/i__carry__1_i_13_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I3_O)        0.118    16.996 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.074    18.071    L_reg/i__carry__1_i_9_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.354    18.425 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.616    19.041    L_reg/i__carry_i_19_n_0
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.318    19.359 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.833    20.192    L_reg/i__carry_i_11_n_0
    SLICE_X38Y47         LUT2 (Prop_lut2_I1_O)        0.328    20.520 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.190    20.710    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X39Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.217 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.217    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.331    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.570 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.020    22.590    L_reg/L_212231b9_remainder0_inferred__1/i__carry__2[2]
    SLICE_X36Y49         LUT5 (Prop_lut5_I1_O)        0.302    22.892 r  L_reg/aseg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.903    23.794    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.150    23.944 r  aseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=8, routed)           0.863    24.808    L_reg/i__carry_i_9_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.326    25.134 f  L_reg/i__carry_i_12__0/O
                         net (fo=4, routed)           0.682    25.815    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    25.939 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.654    26.594    L_reg/i__carry_i_9_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    26.718 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.331    27.049    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20[2]
    SLICE_X37Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.434 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.434    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.548 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.548    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.662    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.884 f  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    28.712    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.299    29.011 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.642    29.652    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I4_O)        0.124    29.776 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.566    30.342    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I3_O)        0.124    30.466 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.814    31.280    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I3_O)        0.124    31.404 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.854    32.259    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.124    32.383 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.654    35.037    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    38.560 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.560    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.271ns  (logic 10.819ns (32.516%)  route 22.452ns (67.484%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=3 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.626     5.210    L_reg/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          2.115     7.781    L_reg/M_sm_pbc[7]
    SLICE_X50Y52         LUT5 (Prop_lut5_I0_O)        0.124     7.905 f  L_reg/L_212231b9_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.868     8.773    L_reg/L_212231b9_remainder0_carry_i_24__0_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.897 f  L_reg/L_212231b9_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.177    10.074    L_reg/L_212231b9_remainder0_carry__1_i_7__0_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.152    10.226 f  L_reg/L_212231b9_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.806    11.033    L_reg/L_212231b9_remainder0_carry_i_20__0_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I4_O)        0.360    11.393 r  L_reg/L_212231b9_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.841    12.234    L_reg/L_212231b9_remainder0_carry_i_10__0_n_0
    SLICE_X49Y50         LUT4 (Prop_lut4_I1_O)        0.326    12.560 r  L_reg/L_212231b9_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.560    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X49Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.110 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.110    bseg_driver/decimal_renderer/L_212231b9_remainder0_carry_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.332 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.022    14.354    L_reg/L_212231b9_remainder0_1[4]
    SLICE_X51Y49         LUT3 (Prop_lut3_I0_O)        0.299    14.653 r  L_reg/i__carry__1_i_12__0/O
                         net (fo=7, routed)           0.913    15.567    L_reg/i__carry__1_i_12__0_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I4_O)        0.124    15.691 r  L_reg/i__carry__1_i_13__0/O
                         net (fo=1, routed)           0.645    16.336    L_reg/i__carry__1_i_13__0_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I3_O)        0.150    16.486 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.734    17.220    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I4_O)        0.326    17.546 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.874    18.420    L_reg/i__carry_i_19__0_n_0
    SLICE_X52Y49         LUT3 (Prop_lut3_I0_O)        0.352    18.772 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.005    19.777    L_reg/i__carry_i_11__1_n_0
    SLICE_X52Y47         LUT2 (Prop_lut2_I1_O)        0.328    20.105 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.475    20.580    bseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X49Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.087 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.087    bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.201 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.201    bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.423 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.877    22.300    L_reg/L_212231b9_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.299    22.599 r  L_reg/bseg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           1.176    23.775    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I0_O)        0.150    23.925 r  bseg_driver/decimal_renderer/i__carry__0_i_11__2/O
                         net (fo=8, routed)           1.039    24.964    L_reg/i__carry_i_9__1_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I4_O)        0.326    25.290 f  L_reg/i__carry__0_i_14__1/O
                         net (fo=2, routed)           1.031    26.321    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124    26.445 r  L_reg/i__carry__0_i_3__2/O
                         net (fo=1, routed)           0.404    26.848    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37_1[1]
    SLICE_X50Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.368 r  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.368    bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.683 f  bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    28.547    bseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X51Y47         LUT6 (Prop_lut6_I0_O)        0.307    28.854 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.808    29.662    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I4_O)        0.124    29.786 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.940    30.726    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37_0
    SLICE_X53Y45         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.570    31.420    L_reg/bseg_OBUF[3]_inst_i_1_1
    SLICE_X54Y45         LUT6 (Prop_lut6_I4_O)        0.124    31.544 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.354    32.898    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I5_O)        0.124    33.022 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.914    34.935    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.546    38.481 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.481    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.243ns  (logic 10.608ns (31.911%)  route 22.635ns (68.089%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=4 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.626     5.210    L_reg/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=13, routed)          1.970     7.636    L_reg/M_sm_pac[10]
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.150     7.786 r  L_reg/L_212231b9_remainder0_carry_i_21/O
                         net (fo=4, routed)           1.458     9.244    L_reg/L_212231b9_remainder0_carry_i_21_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.326     9.570 f  L_reg/L_212231b9_remainder0_carry_i_18/O
                         net (fo=3, routed)           1.186    10.756    L_reg/L_212231b9_remainder0_carry_i_18_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.150    10.906 f  L_reg/L_212231b9_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.684    11.590    L_reg/L_212231b9_remainder0_carry_i_20_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.374    11.964 r  L_reg/L_212231b9_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.115    13.080    L_reg/L_212231b9_remainder0_carry_i_10_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.328    13.408 r  L_reg/L_212231b9_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.408    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.635 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_carry/O[1]
                         net (fo=8, routed)           1.372    15.006    L_reg/L_212231b9_remainder0[1]
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.303    15.309 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=6, routed)           0.976    16.285    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.409 r  L_reg/i__carry__1_i_13/O
                         net (fo=1, routed)           0.469    16.878    L_reg/i__carry__1_i_13_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I3_O)        0.118    16.996 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.074    18.071    L_reg/i__carry__1_i_9_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.354    18.425 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.616    19.041    L_reg/i__carry_i_19_n_0
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.318    19.359 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.833    20.192    L_reg/i__carry_i_11_n_0
    SLICE_X38Y47         LUT2 (Prop_lut2_I1_O)        0.328    20.520 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.190    20.710    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X39Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.217 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.217    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.331    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.570 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.020    22.590    L_reg/L_212231b9_remainder0_inferred__1/i__carry__2[2]
    SLICE_X36Y49         LUT5 (Prop_lut5_I1_O)        0.302    22.892 r  L_reg/aseg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.903    23.794    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.150    23.944 r  aseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=8, routed)           0.863    24.808    L_reg/i__carry_i_9_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.326    25.134 f  L_reg/i__carry_i_12__0/O
                         net (fo=4, routed)           0.682    25.815    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    25.939 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.654    26.594    L_reg/i__carry_i_9_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    26.718 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.331    27.049    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20[2]
    SLICE_X37Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.434 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.434    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.548 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.548    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.662    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.884 f  aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    28.712    aseg_driver/decimal_renderer/L_212231b9_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.299    29.011 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.642    29.652    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I4_O)        0.124    29.776 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.566    30.342    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I3_O)        0.124    30.466 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.814    31.280    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I3_O)        0.124    31.404 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.862    32.266    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.124    32.390 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.527    34.917    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.536    38.453 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.453    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.414ns (81.180%)  route 0.328ns (18.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.594     1.538    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDPE (Prop_fdpe_C_Q)         0.128     1.666 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.328     1.994    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.280 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.280    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.350ns (76.869%)  route 0.406ns (23.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X59Y48         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.406     2.086    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.294 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.294    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.383ns (71.935%)  route 0.540ns (28.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X62Y48         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.540     2.220    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.462 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.462    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1712337289[1].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.436ns (73.005%)  route 0.531ns (26.995%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.592     1.536    forLoop_idx_0_1712337289[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_1712337289[1].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_1712337289[1].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.159     1.859    forLoop_idx_0_1712337289[1].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X65Y60         LUT4 (Prop_lut4_I1_O)        0.045     1.904 r  forLoop_idx_0_1712337289[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.372     2.276    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.502 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.502    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_855815533[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.006ns  (logic 1.460ns (72.789%)  route 0.546ns (27.211%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.593     1.537    forLoop_idx_0_855815533[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_855815533[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_855815533[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=3, routed)           0.110     1.788    forLoop_idx_0_855815533[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.833 r  forLoop_idx_0_855815533[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.885    forLoop_idx_0_855815533[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X63Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.930 r  forLoop_idx_0_855815533[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=12, routed)          0.384     2.314    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.543 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.543    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1712337289[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.454ns (70.603%)  route 0.605ns (29.397%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.594     1.538    forLoop_idx_0_1712337289[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  forLoop_idx_0_1712337289[3].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  forLoop_idx_0_1712337289[3].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.075     1.754    forLoop_idx_0_1712337289[3].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X63Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  forLoop_idx_0_1712337289[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.851    forLoop_idx_0_1712337289[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X63Y52         LUT4 (Prop_lut4_I3_O)        0.045     1.896 r  forLoop_idx_0_1712337289[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.479     2.374    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.597 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.597    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.373ns (66.522%)  route 0.691ns (33.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.691     2.370    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.601 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.601    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_855815533[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.489ns (70.489%)  route 0.623ns (29.511%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.593     1.537    forLoop_idx_0_855815533[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_855815533[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_855815533[0].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=3, routed)           0.106     1.807    forLoop_idx_0_855815533[0].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X65Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.852 r  forLoop_idx_0_855815533[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.112     1.964    forLoop_idx_0_855815533[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X65Y57         LUT4 (Prop_lut4_I3_O)        0.045     2.009 r  forLoop_idx_0_855815533[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=23, routed)          0.405     2.414    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.648 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.648    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.470ns (69.086%)  route 0.658ns (30.914%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=9, routed)           0.242     1.921    display/D_pixel_idx_q_reg_n_0_[9]
    SLICE_X61Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.966 r  display/mataddr_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.416     2.382    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.284     3.666 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.666    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.431ns (65.880%)  route 0.741ns (34.120%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=9, routed)           0.249     1.928    display/D_pixel_idx_q_reg_n_0_[9]
    SLICE_X61Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.973 r  display/mataddr_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.492     2.465    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.709 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.709    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1712337289[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.310ns  (logic 1.500ns (28.247%)  route 3.810ns (71.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.810     5.310    forLoop_idx_0_1712337289[1].cond_butt_dirs/sync/D[0]
    SLICE_X63Y62         FDRE                                         r  forLoop_idx_0_1712337289[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.505     4.909    forLoop_idx_0_1712337289[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  forLoop_idx_0_1712337289[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1712337289[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.133ns  (logic 1.502ns (29.264%)  route 3.631ns (70.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.631     5.133    forLoop_idx_0_1712337289[0].cond_butt_dirs/sync/D[0]
    SLICE_X62Y69         FDRE                                         r  forLoop_idx_0_1712337289[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.498     4.902    forLoop_idx_0_1712337289[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y69         FDRE                                         r  forLoop_idx_0_1712337289[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1712337289[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.447ns  (logic 1.490ns (33.496%)  route 2.958ns (66.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.958     4.447    forLoop_idx_0_1712337289[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1712337289[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.518     4.923    forLoop_idx_0_1712337289[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1712337289[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1712337289[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.442ns  (logic 1.488ns (33.490%)  route 2.954ns (66.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.954     4.442    forLoop_idx_0_1712337289[3].cond_butt_dirs/sync/D[0]
    SLICE_X61Y45         FDRE                                         r  forLoop_idx_0_1712337289[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.518     4.923    forLoop_idx_0_1712337289[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  forLoop_idx_0_1712337289[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.291ns  (logic 1.493ns (45.383%)  route 1.797ns (54.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.797     3.291    cond_butt_next_play/sync/D[0]
    SLICE_X63Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.505     4.909    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.180ns  (logic 1.496ns (47.031%)  route 1.684ns (52.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.684     3.180    reset_cond/AS[0]
    SLICE_X65Y52         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.510     4.914    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y52         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.180ns  (logic 1.496ns (47.031%)  route 1.684ns (52.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.684     3.180    reset_cond/AS[0]
    SLICE_X65Y52         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.510     4.914    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y52         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.180ns  (logic 1.496ns (47.031%)  route 1.684ns (52.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.684     3.180    reset_cond/AS[0]
    SLICE_X65Y52         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.510     4.914    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.180ns  (logic 1.496ns (47.031%)  route 1.684ns (52.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.684     3.180    reset_cond/AS[0]
    SLICE_X65Y52         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.510     4.914    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.180ns  (logic 1.496ns (47.031%)  route 1.684ns (52.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.684     3.180    reset_cond/AS[0]
    SLICE_X65Y52         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.510     4.914    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_855815533[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.230ns (35.020%)  route 0.427ns (64.980%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.427     0.657    forLoop_idx_0_855815533[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y61         FDRE                                         r  forLoop_idx_0_855815533[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.861     2.051    forLoop_idx_0_855815533[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  forLoop_idx_0_855815533[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_855815533[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.236ns (34.960%)  route 0.439ns (65.040%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.439     0.675    forLoop_idx_0_855815533[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y61         FDRE                                         r  forLoop_idx_0_855815533[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.861     2.051    forLoop_idx_0_855815533[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  forLoop_idx_0_855815533[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.263ns (28.844%)  route 0.649ns (71.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.649     0.913    reset_cond/AS[0]
    SLICE_X65Y52         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y52         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.263ns (28.844%)  route 0.649ns (71.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.649     0.913    reset_cond/AS[0]
    SLICE_X65Y52         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y52         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.263ns (28.844%)  route 0.649ns (71.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.649     0.913    reset_cond/AS[0]
    SLICE_X65Y52         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.263ns (28.844%)  route 0.649ns (71.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.649     0.913    reset_cond/AS[0]
    SLICE_X65Y52         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.263ns (28.844%)  route 0.649ns (71.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.649     0.913    reset_cond/AS[0]
    SLICE_X65Y52         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.261ns (26.257%)  route 0.733ns (73.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.733     0.994    cond_butt_next_play/sync/D[0]
    SLICE_X63Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.859     2.049    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1712337289[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.658ns  (logic 0.255ns (15.393%)  route 1.403ns (84.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.403     1.658    forLoop_idx_0_1712337289[3].cond_butt_dirs/sync/D[0]
    SLICE_X61Y45         FDRE                                         r  forLoop_idx_0_1712337289[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.864     2.054    forLoop_idx_0_1712337289[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  forLoop_idx_0_1712337289[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1712337289[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.679ns  (logic 0.257ns (15.331%)  route 1.422ns (84.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.422     1.679    forLoop_idx_0_1712337289[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1712337289[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.864     2.054    forLoop_idx_0_1712337289[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1712337289[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





