0.7
2020.2
Oct 14 2022
05:20:55
D:/FPGA/PYNQ-z2/SPAD_simulator/SPAD_simulator.gen/sources_1/ip/bram_ip/sim/bram_ip.v,1756468929,verilog,,D:/FPGA/PYNQ-z2/SPAD_simulator/SPAD_simulator.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,bram_ip,,,../../../../SPAD_simulator.gen/sources_1/ip/clk_wiz_0,,,,,
D:/FPGA/PYNQ-z2/SPAD_simulator/SPAD_simulator.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1756440693,verilog,,D:/FPGA/PYNQ-z2/SPAD_simulator/SPAD_simulator.srcs/sources_1/new/spad_simulator.v,,clk_wiz_0,,,../../../../SPAD_simulator.gen/sources_1/ip/clk_wiz_0,,,,,
D:/FPGA/PYNQ-z2/SPAD_simulator/SPAD_simulator.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1756440693,verilog,,D:/FPGA/PYNQ-z2/SPAD_simulator/SPAD_simulator.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../SPAD_simulator.gen/sources_1/ip/clk_wiz_0,,,,,
D:/FPGA/PYNQ-z2/SPAD_simulator/SPAD_simulator.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/FPGA/PYNQ-z2/SPAD_simulator/SPAD_simulator.srcs/sim_1/new/tb_top.v,1756471359,verilog,,D:/FPGA/PYNQ-z2/SPAD_simulator/SPAD_simulator.srcs/sources_1/new/top.v,,tb_spad_simulator,,,../../../../SPAD_simulator.gen/sources_1/ip/clk_wiz_0,,,,,
D:/FPGA/PYNQ-z2/SPAD_simulator/SPAD_simulator.srcs/sources_1/new/spad_simulator.v,1756471359,verilog,,D:/FPGA/PYNQ-z2/SPAD_simulator/SPAD_simulator.srcs/sim_1/new/tb_top.v,,spad_simulator,,,../../../../SPAD_simulator.gen/sources_1/ip/clk_wiz_0,,,,,
D:/FPGA/PYNQ-z2/SPAD_simulator/SPAD_simulator.srcs/sources_1/new/top.v,1756470745,verilog,,,,top,,,../../../../SPAD_simulator.gen/sources_1/ip/clk_wiz_0,,,,,
