chips_added_at_a_time	execution_time	edges	levels	diameter	ASPL	power	frequency	tempurature
cradle	482.317897916	16.2	3.5	5.3	2.4196969697	56.7207	3600.0	56.925
base3
layout_size = 12
candidates 15

cradle	291.775615573	11.5	3.1	4.2	2.06666666667	56.7207	3600.0	52.934
base3
layout_size = 9
candidates 15

