K. Bache and M. Lichman. 2013. UCI Machine Learning Repository. Retrieved from http://archive.ics.uci.edu/ml.
Woongki Baek , Trishul M. Chilimbi, Green: a framework for supporting energy-conscious programming using controlled approximation, Proceedings of the 2010 ACM SIGPLAN conference on Programming language design and implementation, June 05-10, 2010, Toronto, Ontario, Canada[doi>10.1145/1806596.1806620]
S. Braga, A. Sanasi, A. Cabrini, and G. Torelli. 2010. Voltage-driven partial-RESET multilevel programming in phase-change memories. IEEE Transactions on Electron Devices 57, 10 (2010), 2556-- 2563.
Yu Cai , Erich F. Haratsch , Onur Mutlu , Ken Mai, Error patterns in MLC NAND flash memory: measurement, characterization, and analysis, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Michael Carbin, Deokhwan Kim, Sasa Misailovic, and Martin C. Rinard. 2012. Reasoning about relaxed Programs. In PLDI.
Michael Carbin , Sasa Misailovic , Martin C. Rinard, Verifying quantitative reliability for programs that execute on unreliable hardware, Proceedings of the 2013 ACM SIGPLAN international conference on Object oriented programming systems languages & applications, October 29-31, 2013, Indianapolis, Indiana, USA[doi>10.1145/2509136.2509546]
Adrian M. Caulfield , Arup De , Joel Coburn , Todor I. Mollow , Rajesh K. Gupta , Steven Swanson, Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.385-395, December 04-08, 2010[doi>10.1109/MICRO.2010.33]
Lakshmi N. Chakrapani , Bilge E. S. Akgul , Suresh Cheemalavagu , Pinar Korkmaz , Krishna V. Palem , Balasubramanian Seshasayee, Ultra-efficient (embedded) SOC architectures based on probabilistic CMOS (PCMOS) technology, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Ik Joon Chang , D. Mohapatra , K. Roy, A Priority-Based 6T/8T Hybrid SRAM Architecture for Aggressive Voltage Scaling in Video Applications, IEEE Transactions on Circuits and Systems for Video Technology, v.21 n.2, p.101-112, February 2011[doi>10.1109/TCSVT.2011.2105550]
Vijay Chidambaram , Thanumalayan Sankaranarayana Pillai , Andrea C. Arpaci-Dusseau , Remzi H. Arpaci-Dusseau, Optimistic crash consistency, Proceedings of the Twenty-Fourth ACM Symposium on Operating Systems Principles, November 03-06, 2013, Farminton, Pennsylvania[doi>10.1145/2517349.2522726]
Joel Coburn , Adrian M. Caulfield , Ameen Akel , Laura M. Grupp , Rajesh K. Gupta , Ranjit Jhala , Steven Swanson, NV-Heaps: making persistent objects fast and safe with next-generation, non-volatile memories, Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, March 05-11, 2011, Newport Beach, California, USA[doi>10.1145/1950365.1950380]
Rodolfo Jardim de Azevedo, John D. Davis, Karin Strauss, Parikshit Gopalan, Mark Manasse, and Sergey Yekhanin. 2013. Zombie: Extending memory lifetime by reviving dead blocks. In ISCA.
Marc de Kruijf , Shuou Nomura , Karthikeyan Sankaralingam, Relax: an architectural framework for software recovery of hardware faults, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816026]
Xiangyu Dong , Yuan Xie, AdaMS: adaptive MLC/SLC phase-change memory design for file storage, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.31-36, January 25-28, 2011, Yokohama, Japan
Hadi Esmaeilzadeh , Adrian Sampson , Luis Ceze , Doug Burger, Architecture support for disciplined approximate programming, Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems, March 03-07, 2012, London, England, UK[doi>10.1145/2150976.2151008]
Hadi Esmaeilzadeh , Adrian Sampson , Luis Ceze , Doug Burger, Neural Acceleration for General-Purpose Approximate Programs, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.449-460, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.48]
Andrew Hay , Karin Strauss , Timothy Sherwood , Gabriel H. Loh , Doug Burger, Preventing PCM banks from seizing too much power, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155642]
Henry Hoffmann , Stelios Sidiroglou , Michael Carbin , Sasa Misailovic , Anant Agarwal , Martin Rinard, Dynamic knobs for responsive power-aware computing, Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, March 05-11, 2011, Newport Beach, California, USA[doi>10.1145/1950365.1950390]
Daniel E. Holcomb and Kevin Fu. 2014. QBF-based synthesis of optimal word-splitting in approximate multi-level storage cells. In Workshop on Approximate Computing Across the System Stack (WACAS).
Engin Ipek , Jeremy Condit , Edmund B. Nightingale , Doug Burger , Thomas Moscibroda, Dynamically replicated memory: building reliable systems from nanoscale resistive memories, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736023]
Lei Jiang , Bo Zhao , Youtao Zhang , Jun Yang , Bruce R. Childers, Improving write operations in MLC phase change memory, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-10, February 25-29, 2012[doi>10.1109/HPCA.2012.6169027]
Animesh Kumar , Jan Rabaey , Kannan Ramchandran, SRAM supply voltage scaling: A reliability perspective, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.782-787, March 16-18, 2009[doi>10.1109/ISQED.2009.4810392]
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
Larkhoon Leem , Hyungmin Cho , Jason Bau , Quinn A. Jacobson , Subhasish Mitra, ERSA: error resilient system architecture for probabilistic applications, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Ren-Shuo Liu , Chia-Lin Yang , Wei Wu, Optimizing NAND flash-based SSDs via retention relaxation, Proceedings of the 10th USENIX conference on File and Storage Technologies, p.11-11, February 14-17, 2012, San Jose, CA
Song Liu , Karthik Pattabiraman , Thomas Moscibroda , Benjamin G. Zorn, Flikker: saving DRAM refresh-power through critical data partitioning, Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, March 05-11, 2011, Newport Beach, California, USA[doi>10.1145/1950365.1950391]
N. Mielke, T. Marquart, Ning Wu, J. Kessenich, H. Belgal, E. Schares, F. Trivedi, E. Goodness, and L. R. Nevill. 2008. Bit error rate in NAND Flash memories. In International Reliability Physics Symposium.
Sriram Narayanan , John Sartori , Rakesh Kumar , Douglas L. Jones, Scalable stochastic processors, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
T. Nirschl, J. B. Phipp, T. D. Happ, G. W. Burr, B. Rajendran, M.-H. Lee, A. Schrott, M. Yang, M. Breitwisch, C.-F. Chen, E. Joseph, M. Lamorey, R. Cheek, S.-H. Chen, S. Zaidi, S. Raoux, Y. C. Chen, Y. Zhu, R. Bergmann, H.-L. Lung, and C. Lam. 2007. Write strategies for 2 and 4-bit multi-level phase-change memory. In IEDM.
A. Pantazi, A. Sebastian, N. Papandreou, M. J. Breitwisch, C. Lam, H. Pozidis, and E. Eleftheriou. 2009. Multilevel phase change memory modeling and experimental characterization. In EPCOS.
N. Papandreou, A. Pantazi, A. Sebastian, M. Breitwisch, C. Lam, H. Pozidis, and E. Eleftheriou. 2010. Multilevel phase-change memory. In IEEE International Conference on Electronics, Circuits, and Systems.
N. Papandreou, H. Pozidis, T. Mittelholzer, G. F. Close, M. Breitwisch, C. Lam, and E. Eleftheriou. 2011a. Drift-tolerant multilevel phase-change memory. In IEEE International Memory Workshop.
N. Papandreou, H. Pozidis, A. Pantazi, A. Sebastian, M. Breitwisch, C. Lam, and E. Eleftheriou. 2011b. Programming algorithms for multilevel phase-change memory. In ISCAS. 329--332.
Steven Pelley , Peter M. Chen , Thomas F. Wenisch, Memory persistency, Proceeding of the 41st annual international symposium on Computer architecuture, June 14-18, 2014, Minneapolis, Minnesota, USA
Eduardo Pinheiro , Wolf-Dietrich Weber , Luiz André Barroso, Failure trends in a large disk drive population, Proceedings of the 5th USENIX conference on File and Storage Technologies, p.2-2, February 13-16, 2007, San Jose, CA
H. Pozidis, N. Papandreou, A. Sebastian, T. Mittelholzer, M. BrightSky, C. Lam, and E. Eleftheriou. 2012. A framework for reliability assessment in multilevel phase-change memory. In IEEE International Memory Workshop.
Moinuddin K. Qureshi, Pay-As-You-Go: low-overhead hard-error correction for phase change memories, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155658]
Moinuddin K. Qureshi , Michele M. Franceschini , Luis A. Lastras-Montaño , John P. Karidis, Morphable memory system: a robust architecture for exploiting multi-level phase change memories, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815981]
M. K. Qureshi, M. M. Franceschini, and L. A. Lastras-Montano. 2010a. Improving read performance of phase change memories via write cancellation and write pausing. In HPCA.
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
Mastooreh Salajegheh , Yue Wang , Kevin Fu , Anxiao Jiang , Erik Learned-Miller, Exploiting half-wits: smarter storage for low-power devices, Proceedings of the 9th USENIX conference on File and stroage technologies, p.4-4, February 15-17, 2011, San Jose, California
Adrian Sampson , Werner Dietl , Emily Fortuna , Danushen Gnanapragasam , Luis Ceze , Dan Grossman, EnerJ: approximate data types for safe and general low-power computation, Proceedings of the 32nd ACM SIGPLAN conference on Programming language design and implementation, June 04-08, 2011, San Jose, California, USA[doi>10.1145/1993498.1993518]
Adrian Sampson , Jacob Nelson , Karin Strauss , Luis Ceze, Approximate storage in solid-state memories, Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, December 07-11, 2013, Davis, California[doi>10.1145/2540708.2540712]
Stuart Schechter , Gabriel H. Loh , Karin Straus , Doug Burger, Use ECP, not ECC, for hard failures in resistive memories, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815980]
Bianca Schroeder , Garth A. Gibson, Disk failures in the real world: what does an MTTF of 1,000,000 hours mean to you?, Proceedings of the 5th USENIX conference on File and Storage Technologies, p.1-es, February 13-16, 2007, San Jose, CA
Nak Hee Seong, Dong Hyuk Woo, V. Srinivasan, J. A. Rivers, and H.-H.S. Lee. 2010. SAFER: Stuck-at-fault error recovery for memories. In MICRO.
Stelios Sidiroglou-Douskos , Sasa Misailovic , Henry Hoffmann , Martin Rinard, Managing performance vs. accuracy trade-offs with loop perforation, Proceedings of the 19th ACM SIGSOFT symposium and the 13th European conference on Foundations of software engineering, September 05-09, 2011, Szeged, Hungary[doi>10.1145/2025113.2025133]
Kang-Deog Suh, Byung-Hoon Suh, Young-Ho Lim, Jin-Ki Kim, Young-Joon Choi, Yong-Nam Koh, Sung-Soo Lee, Suk-Chon Kwon, Byung-Soon Choi, Jin-Sun Yum, Jung-Hyuk Choi, Jang-Rae Kim, and Hyung-Kyu Lim. 1995. A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme. IEEE Journal of Solid-State Circuits 30, 11 (1995), 1149--1156.
K. Takeuchi, T. Tanaka, and T. Tanzawa. 1998. A multipage cell architecture for high-speed programming multilevel NAND flash memories. IEEE Journal of Solid-State Circuits 33, 8 (1998), 1228--1238.
Hung-Wei Tseng , Laura M. Grupp , Steven Swanson, Underpowering NAND flash: profits and perils, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488935]
Haris Volos , Andres Jaan Tack , Michael M. Swift, Mnemosyne: lightweight persistent memory, Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, March 05-11, 2011, Newport Beach, California, USA[doi>10.1145/1950365.1950379]
Sungkap Yeo, Nak Hee Seong, and Hsien-Hsin S. Lee. 2012. Can multi-level cell PCM be reliable and usable? Analyzing the impact of resistance drift. In Workshop on Duplicating, Deconstructing and Debunking.
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, A durable and energy efficient main memory using phase change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555759]
