Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Sep  8 15:38:51 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file soc_txtlcd_wrapper_control_sets_placed.rpt
| Design       : soc_txtlcd_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   169 |
|    Minimum number of control sets                        |   169 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   570 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   169 |
| >= 0 to < 4        |    63 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    35 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    43 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             324 |          133 |
| No           | No                    | Yes                    |             131 |           44 |
| No           | Yes                   | No                     |             289 |          116 |
| Yes          | No                    | No                     |             430 |          157 |
| Yes          | No                    | Yes                    |              49 |           16 |
| Yes          | Yes                   | No                     |             991 |          382 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                            Clock Signal                                            |                                                                                            Enable Signal                                                                                            |                                                              Set/Reset Signal                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                             |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                      |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                     |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                     |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                      |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                      |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                      |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                            |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                            |                1 |              1 |         1.00 |
|  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_96_in                                                                                            | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/register_read_cmd                        |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                             |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                             |                1 |              1 |         1.00 |
| ~soc_txtlcd_i/mdm_1/U0/tck_BUFG                                                                    |                                                                                                                                                                                                     |                                                                                                                                           |                1 |              1 |         1.00 |
|  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_96_in                                                                                            | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.register_write_cmd_reg_0 |                1 |              1 |         1.00 |
|  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_step_TClk_i_1_n_0                                                           | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_0                  |                1 |              1 |         1.00 |
|  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_step_TClk_i_1_n_0                                                           | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i                        |                1 |              1 |         1.00 |
|  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                                                     | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk                        |                1 |              1 |         1.00 |
|  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                                                     | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset22_out                   |                1 |              1 |         1.00 |
|  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                                                     | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/trace_valid_instr_i              |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/status[TSR]0                                                                                                                     | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Use_Async_Reset.sync_reset_reg           |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[13].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_1                                                                       | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_Sel_CSR_i_reg[tdata1]                                                                   | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                      |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                      |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                     |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                      |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                     |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                     |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                      |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                     |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                      |                1 |              1 |         1.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Use_Trigger.tdata1_all[0][dmode]1                                                          | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |                1 |              2 |         2.00 |
|  soc_txtlcd_i/mdm_1/U0/tck_BUFG                                                                    |                                                                                                                                                                                                     | soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                   |                1 |              2 |         2.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Counters.mcountinhibit_reg[CY]0                                                                                              | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |                1 |              2 |         2.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                        |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                        |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                 |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                 |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                 |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                |                1 |              3 |         3.00 |
| ~soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         |                                                                                                                                                                                                     |                                                                                                                                           |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[dcsr]_0[0]                                                                                                      | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |                2 |              3 |         1.50 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                 |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                       |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                 |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                 |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                 |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                 |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                 |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                       |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                       |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                        |                1 |              3 |         3.00 |
|  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_96_in                                                                                            | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/do_new_dbg_instr                         |                1 |              3 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                             |                2 |              4 |         2.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                              |                                                                                                                                           |                2 |              4 |         2.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                            | soc_txtlcd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                1 |              4 |         4.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/proc_sys_reset_0/U0/bus_struct_reset[0]                                                                                      |                2 |              4 |         2.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[101]_i_1_n_0                     |                                                                                                                                           |                2 |              5 |         2.50 |
|  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_105_in                                                                                           |                                                                                                                                           |                1 |              5 |         5.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                          |                2 |              5 |         2.50 |
|  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         | soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_i_1_n_0                                                                                                                   |                                                                                                                                           |                2 |              5 |         2.50 |
|  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         | soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir[4]_i_1_n_0                                                                                                                     |                                                                                                                                           |                1 |              5 |         5.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                   |                                                                                                                                           |                2 |              5 |         2.50 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1065]_i_1_n_0                                                                                                    |                                                                                                                                           |                3 |              5 |         1.67 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/ex_Sel_CSR_i_reg[mcause][0]                                                                   | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |                2 |              5 |         2.50 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[101]_i_1_n_0                     |                                                                                                                                           |                2 |              5 |         2.50 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1065]_i_1__0_n_0                                                                                                 |                                                                                                                                           |                1 |              5 |         5.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                   |                                                                                                                                           |                1 |              5 |         5.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                        | soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                       |                1 |              6 |         6.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                2 |              6 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/cnt_shifts[5]_i_1_n_0                                                                              |                                                                                                                                           |                3 |              6 |         2.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/send_ed/E[0]                                                                                                   | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                1 |              6 |         6.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                2 |              6 |         3.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                     | soc_txtlcd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                    |                1 |              6 |         6.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/scl_ed/E[0]                                                                                             | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                2 |              7 |         3.50 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/data                                                                                                           | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                2 |              7 |         3.50 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                              | soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                    |                1 |              7 |         7.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                3 |              8 |         2.67 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                               | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                1 |              8 |         8.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                               | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                3 |              8 |         2.67 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                               | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                2 |              8 |         4.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                               | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                2 |              8 |         4.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                2 |              8 |         4.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                       |                                                                                                                                           |                1 |              8 |         8.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                               | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                5 |              8 |         1.60 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                               | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                4 |              8 |         2.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                               | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                5 |              8 |         1.60 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                5 |              8 |         1.60 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                     |                3 |              8 |         2.67 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                     |                3 |              8 |         2.67 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                 |                                                                                                                                           |                1 |              8 |         8.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                               | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                4 |              8 |         2.00 |
|  soc_txtlcd_i/mdm_1/U0/tck_BUFG                                                                    | soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2[0]                                                                                                                                          |                                                                                                                                           |                2 |              8 |         4.00 |
|  soc_txtlcd_i/mdm_1/U0/tck_BUFG                                                                    | soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                           | soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok                                                                                |                2 |              8 |         4.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                               | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                3 |              8 |         2.67 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                               | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                3 |              8 |         2.67 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                               | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                4 |              8 |         2.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                2 |              8 |         4.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                               | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                1 |              8 |         8.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                               | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                2 |              8 |         4.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                               | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                3 |              8 |         2.67 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                1 |              8 |         8.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                               | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                2 |              8 |         4.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                3 |              8 |         2.67 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                               | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                1 |              8 |         8.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                               | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                2 |              8 |         4.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                               | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                4 |              8 |         2.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                               | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                1 |              8 |         8.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                               | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                2 |              8 |         4.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                2 |              8 |         4.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                               | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                3 |              8 |         2.67 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                     | soc_txtlcd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                3 |              9 |         3.00 |
|  soc_txtlcd_i/mdm_1/U0/tck_BUFG                                                                    |                                                                                                                                                                                                     |                                                                                                                                           |                4 |             11 |         2.75 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                4 |             11 |         2.75 |
| ~soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                3 |             13 |         4.33 |
|  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat15_out                                                                                                                                      |                                                                                                                                           |                4 |             15 |         3.75 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.OF_Valid_DFF/Using_FPGA.Native_I2[0]                       | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |                9 |             16 |         1.78 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MB_MUXCY_EX_Jump2/Using_FPGA.Native_I2_2[0]                                                                        | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |                4 |             16 |         4.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Compression.OF_Piperun_Force/MUXCY_I/E[0]                                                                                    | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |                6 |             17 |         2.83 |
|  soc_txtlcd_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         |                                                                                                                                                                                                     |                                                                                                                                           |                4 |             17 |         4.25 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                          |               11 |             18 |         1.64 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                    | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/SR[0]                                |                8 |             20 |         2.50 |
|  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                                                     |                                                                                                                                           |               10 |             20 |         2.00 |
|  soc_txtlcd_i/mdm_1/U0/tck_BUFG                                                                    |                                                                                                                                                                                                     | soc_txtlcd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_reg                                                                           |                5 |             21 |         4.20 |
| ~soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/us_clk/clk_ed/n_edge_reg_0                                                                                     | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |                6 |             22 |         3.67 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[13].OF_Piperun_Stage/MUXCY_I/ex_cmul_op_i                    |                6 |             25 |         4.17 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                              | soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                          |                6 |             28 |         4.67 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                          |               11 |             30 |         2.73 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mtvec]_0[0]                                                                                                     | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               14 |             30 |         2.14 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/ex_Sel_CSR_i_reg[mepc][0]                                                                     | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               14 |             31 |         2.21 |
|  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/progbuf0_reg0                                                                                      |                                                                                                                                           |               13 |             32 |         2.46 |
|  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data0_write_reg0                                                                                   |                                                                                                                                           |               17 |             32 |         1.88 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/E[0]                                                                                       | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               10 |             32 |         3.20 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mscratch]_0[0]                                                                                                  | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               13 |             32 |         2.46 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/ex_start_div_i_reg_0                                                                          |                                                                                                                                           |                8 |             32 |         4.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/ex_Sel_CSR_i_reg[mtval][0]                                                                    | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               19 |             32 |         1.68 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_Sel_CSR_i_reg[tdata2][0]                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |                9 |             32 |         3.56 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_Sel_CSR_i_reg[mcycleh][0]                                                               | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               16 |             32 |         2.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_Sel_CSR_i_reg[mcycleh][1]                                                               | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               15 |             32 |         2.13 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_Sel_CSR_i_reg[minstreth][0]                                                             | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               12 |             32 |         2.67 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_Sel_CSR_i_reg[minstreth][1]                                                             | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               10 |             32 |         3.20 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                    |                                                                                                                                           |               16 |             32 |         2.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid                                                                                               | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               11 |             32 |         2.91 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Compression.OF_Piperun_Force/MUXCY_I/lopt_1                                                                                  | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               15 |             32 |         2.13 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/register_read_cmd                                                                                  | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               16 |             32 |         2.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q[0]_i_1_n_0                                                                                       |                                                                                                                                           |               23 |             33 |         1.43 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                     |                                                                                                                                           |                7 |             33 |         4.71 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[0]_i_1_n_0                                                                                       | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/ex_start_div_i_reg_0                |                9 |             33 |         3.67 |
|  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2                                                                                                                                   |                                                                                                                                           |                5 |             35 |         7.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0                       |                                                                                                                                           |               20 |             38 |         1.90 |
|  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0                                                                                                                 |                                                                                                                                           |               15 |             43 |         2.87 |
|  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_3                                                                                                                          |                                                                                                                                           |                7 |             46 |         6.57 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Mux_Select_LUT6/if_missed_fetch_reg |                                                                                                                                           |                6 |             48 |         8.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/myip_iic_txtlcd_0/inst/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI_inst/lcd/master/us_clk/clk_ed/AR[0]                           |               16 |             49 |         3.06 |
|  soc_txtlcd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   |                                                                                                                                                                                                     |                                                                                                                                           |               27 |             59 |         2.19 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               38 |            111 |         2.92 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/Serial_Dbg_Intf.register_write_cmd_reg                                                        |                                                                                                                                           |               16 |            128 |         8.00 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                    | soc_txtlcd_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               73 |            169 |         2.32 |
|  soc_txtlcd_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                     |                                                                                                                                           |               88 |            220 |         2.50 |
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


