#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jun 18 01:15:48 2019
# Process ID: 4616
# Current directory: H:/MicroComputerPrinciple/MicroblazeForExperiment
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4232 H:\MicroComputerPrinciple\MicroblazeForExperiment\MicroblazeForExperiment.xpr
# Log file: H:/MicroComputerPrinciple/MicroblazeForExperiment/vivado.log
# Journal file: H:/MicroComputerPrinciple/MicroblazeForExperiment\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.xpr
INFO: [Project 1-313] Project file moved from 'H:/MICRO_codes/MicroblazeForExperiment' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado2018/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 820.980 ; gain = 71.391
update_compile_order -fileset sources_1
open_bd_design {H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/ShiyanPingtai.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <ShiyanPingtai> from BD file <H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/ShiyanPingtai.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 935.070 ; gain = 84.789
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2 91 -412} [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
set_property location {1.5 -121 -420} [get_bd_cells axi_timer_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_GPIO2_WIDTH {8} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {0} CONFIG.C_INTERRUPT_PRESENT {1} CONFIG.GPIO_BOARD_INTERFACE {dual_seven_seg_led_disp} CONFIG.GPIO2_BOARD_INTERFACE {seven_seg_led_an}] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_cells axi_timer_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
</axi_gpio_0/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40000000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "dual_seven_seg_led_disp ( 7 Segments ) " }  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE dual_seven_seg_led_disp [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 dual_seven_seg_led_disp
INFO: [board_rule 100-100] connect_bd_intf_net /dual_seven_seg_led_disp /axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "seven_seg_led_an ( 8 Anodes ) " }  [get_bd_intf_pins axi_gpio_0/GPIO2]
INFO: [board_rule 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE seven_seg_led_an [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 seven_seg_led_an
INFO: [board_rule 100-100] connect_bd_intf_net /seven_seg_led_an /axi_gpio_0/GPIO2
endgroup
save_bd_design
Wrote  : <H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/ShiyanPingtai.bd> 
Wrote  : <H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/ui/bd_468345f8.ui> 
validate_bd_design
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1293.234 ; gain = 276.633
save_bd_design
Wrote  : <H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/ShiyanPingtai.bd> 
Wrote  : <H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/ui/bd_468345f8.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'ShiyanPingtai.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/synth/ShiyanPingtai.v
VHDL Output written to : H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/sim/ShiyanPingtai.v
VHDL Output written to : H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/hdl/ShiyanPingtai_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/hw_handoff/ShiyanPingtai.hwh
Generated Block Design Tcl file H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/hw_handoff/ShiyanPingtai_bd.tcl
Generated Hardware Definition File H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/synth/ShiyanPingtai.hwdef
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
ERROR: [Common 17-70] Application Exception: Top module not set for fileset 'sources_1'. Please ensure that a valid value is provided for 'top'. The value for 'top' can be set/changed using the 'Top Module Name' field under 'Project Settings', or using the 'set_property top' Tcl command (e.g. set_property top <name> [current_fileset]).
make_wrapper -files [get_files H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/ShiyanPingtai.bd] -top
add_files -norecurse H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/hdl/ShiyanPingtai_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun 18 13:44:07 2019] Launched ShiyanPingtai_mdm_1_0_synth_1, ShiyanPingtai_clk_wiz_1_0_synth_1, ShiyanPingtai_microblaze_0_0_synth_1, ShiyanPingtai_rst_clk_wiz_1_100M_0_synth_1, ShiyanPingtai_axi_uartlite_0_0_synth_1, ShiyanPingtai_ilmb_bram_if_cntlr_0_synth_1, ShiyanPingtai_dlmb_bram_if_cntlr_0_synth_1, ShiyanPingtai_dlmb_v10_0_synth_1, ShiyanPingtai_ilmb_v10_0_synth_1, ShiyanPingtai_lmb_bram_0_synth_1, ShiyanPingtai_xbar_0_synth_1, ShiyanPingtai_axi_gpio_0_0_synth_1, synth_1...
Run output will be captured here:
ShiyanPingtai_mdm_1_0_synth_1: H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_mdm_1_0_synth_1/runme.log
ShiyanPingtai_clk_wiz_1_0_synth_1: H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_clk_wiz_1_0_synth_1/runme.log
ShiyanPingtai_microblaze_0_0_synth_1: H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_microblaze_0_0_synth_1/runme.log
ShiyanPingtai_rst_clk_wiz_1_100M_0_synth_1: H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_rst_clk_wiz_1_100M_0_synth_1/runme.log
ShiyanPingtai_axi_uartlite_0_0_synth_1: H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_axi_uartlite_0_0_synth_1/runme.log
ShiyanPingtai_ilmb_bram_if_cntlr_0_synth_1: H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_ilmb_bram_if_cntlr_0_synth_1/runme.log
ShiyanPingtai_dlmb_bram_if_cntlr_0_synth_1: H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_dlmb_bram_if_cntlr_0_synth_1/runme.log
ShiyanPingtai_dlmb_v10_0_synth_1: H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_dlmb_v10_0_synth_1/runme.log
ShiyanPingtai_ilmb_v10_0_synth_1: H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_ilmb_v10_0_synth_1/runme.log
ShiyanPingtai_lmb_bram_0_synth_1: H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_lmb_bram_0_synth_1/runme.log
ShiyanPingtai_xbar_0_synth_1: H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_xbar_0_synth_1/runme.log
ShiyanPingtai_axi_gpio_0_0_synth_1: H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_axi_gpio_0_0_synth_1/runme.log
synth_1: H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.runs/synth_1/runme.log
[Tue Jun 18 13:44:08 2019] Launched impl_1...
Run output will be captured here: H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.runs/impl_1/runme.log
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {16} CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {dip_switches_16bits}] [get_bd_cells axi_gpio_0]
endgroup
validate_bd_design
WARNING: [BD 41-1771] Block interface /axi_gpio_0/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'dip_switches_16bits'. This interface is connected to an external interface /dual_seven_seg_led_disp, whose name 'dual_seven_seg_led_disp' does not match with the board interface name 'dip_switches_16bits'.
This is a visual-only issue - this interface /axi_gpio_0/GPIO will be connected to board interface 'dip_switches_16bits'. If desired, please change the name of this port /dual_seven_seg_led_disp manually.
save_bd_design
Wrote  : <H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/ShiyanPingtai.bd> 
make_wrapper -files [get_files H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/ShiyanPingtai.bd] -top
INFO: [BD 41-1662] The design 'ShiyanPingtai.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /axi_gpio_0/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'dip_switches_16bits'. This interface is connected to an external interface /dual_seven_seg_led_disp, whose name 'dual_seven_seg_led_disp' does not match with the board interface name 'dip_switches_16bits'.
This is a visual-only issue - this interface /axi_gpio_0/GPIO will be connected to board interface 'dip_switches_16bits'. If desired, please change the name of this port /dual_seven_seg_led_disp manually.
VHDL Output written to : H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/synth/ShiyanPingtai.v
VHDL Output written to : H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/sim/ShiyanPingtai.v
VHDL Output written to : H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/hdl/ShiyanPingtai_wrapper.v
reset_run synth_1
reset_run ShiyanPingtai_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'ShiyanPingtai.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /axi_gpio_0/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'dip_switches_16bits'. This interface is connected to an external interface /dual_seven_seg_led_disp, whose name 'dual_seven_seg_led_disp' does not match with the board interface name 'dip_switches_16bits'.
This is a visual-only issue - this interface /axi_gpio_0/GPIO will be connected to board interface 'dip_switches_16bits'. If desired, please change the name of this port /dual_seven_seg_led_disp manually.
VHDL Output written to : H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/synth/ShiyanPingtai.v
VHDL Output written to : H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/sim/ShiyanPingtai.v
VHDL Output written to : H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/hdl/ShiyanPingtai_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/hw_handoff/ShiyanPingtai.hwh
Generated Block Design Tcl file H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/hw_handoff/ShiyanPingtai_bd.tcl
Generated Hardware Definition File H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/synth/ShiyanPingtai.hwdef
[Tue Jun 18 13:59:40 2019] Launched ShiyanPingtai_axi_gpio_0_0_synth_1, synth_1...
Run output will be captured here:
ShiyanPingtai_axi_gpio_0_0_synth_1: H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_axi_gpio_0_0_synth_1/runme.log
synth_1: H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.runs/synth_1/runme.log
[Tue Jun 18 13:59:40 2019] Launched impl_1...
Run output will be captured here: H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1584.672 ; gain = 40.512
file mkdir H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.sdk
file copy -force H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.runs/impl_1/ShiyanPingtai_wrapper.sysdef H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.sdk/ShiyanPingtai_wrapper.hdf

launch_sdk -workspace H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.sdk -hwspec H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.sdk/ShiyanPingtai_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.sdk -hwspec H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.sdk/ShiyanPingtai_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.sdk -hwspec H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.sdk/ShiyanPingtai_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.sdk -hwspec H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.sdk/ShiyanPingtai_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.runs/impl_1/ShiyanPingtai_wrapper.sysdef H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.sdk/ShiyanPingtai_wrapper.hdf

launch_sdk -workspace H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.sdk -hwspec H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.sdk/ShiyanPingtai_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.sdk -hwspec H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.sdk/ShiyanPingtai_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.sdk -hwspec H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.sdk/ShiyanPingtai_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.sdk -hwspec H:/MicroComputerPrinciple/MicroblazeForExperiment/MicroblazeForExperiment.sdk/ShiyanPingtai_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
open_project H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado2018/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1589.387 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/ShiyanPingtai.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <ShiyanPingtai> from BD file <H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/ShiyanPingtai.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1589.387 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2 119 -406} [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {16} CONFIG.C_GPIO2_WIDTH {8} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {1} CONFIG.C_INTERRUPT_PRESENT {1} CONFIG.GPIO_BOARD_INTERFACE {dip_switches_16bits} CONFIG.GPIO2_BOARD_INTERFACE {seven_seg_led_an}] [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
</axi_gpio_0/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40000000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "dip_switches_16bits ( 16 Switches ) " }  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE dip_switches_16bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 dip_switches_16bits
INFO: [board_rule 100-100] connect_bd_intf_net /dip_switches_16bits /axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "seven_seg_led_an ( 8 Anodes ) " }  [get_bd_intf_pins axi_gpio_0/GPIO2]
INFO: [board_rule 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE seven_seg_led_an [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 seven_seg_led_an
INFO: [board_rule 100-100] connect_bd_intf_net /seven_seg_led_an /axi_gpio_0/GPIO2
endgroup
save_bd_design
Wrote  : <H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/ShiyanPingtai.bd> 
Wrote  : <H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/ui/bd_468345f8.ui> 
make_wrapper -files [get_files H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/ShiyanPingtai.bd] -top
Wrote  : <H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/ShiyanPingtai.bd> 
VHDL Output written to : H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/synth/ShiyanPingtai.v
VHDL Output written to : H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/sim/ShiyanPingtai.v
VHDL Output written to : H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/hdl/ShiyanPingtai_wrapper.v
add_files -norecurse H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/hdl/ShiyanPingtai_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'ShiyanPingtai.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/ui/bd_468345f8.ui> 
VHDL Output written to : H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/synth/ShiyanPingtai.v
VHDL Output written to : H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/sim/ShiyanPingtai.v
VHDL Output written to : H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/hdl/ShiyanPingtai_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/hw_handoff/ShiyanPingtai.hwh
Generated Block Design Tcl file H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/hw_handoff/ShiyanPingtai_bd.tcl
Generated Hardware Definition File H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/synth/ShiyanPingtai.hwdef
[Tue Jun 18 14:18:31 2019] Launched ShiyanPingtai_axi_gpio_0_0_synth_1, ShiyanPingtai_xbar_0_synth_1, ShiyanPingtai_axi_uartlite_0_0_synth_1, ShiyanPingtai_ilmb_bram_if_cntlr_0_synth_1, ShiyanPingtai_rst_clk_wiz_1_100M_0_synth_1, ShiyanPingtai_mdm_1_0_synth_1, ShiyanPingtai_ilmb_v10_0_synth_1, ShiyanPingtai_lmb_bram_0_synth_1, ShiyanPingtai_microblaze_0_0_synth_1, ShiyanPingtai_dlmb_v10_0_synth_1, ShiyanPingtai_dlmb_bram_if_cntlr_0_synth_1, ShiyanPingtai_clk_wiz_1_0_synth_1, synth_1...
Run output will be captured here:
ShiyanPingtai_axi_gpio_0_0_synth_1: H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_axi_gpio_0_0_synth_1/runme.log
ShiyanPingtai_xbar_0_synth_1: H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_xbar_0_synth_1/runme.log
ShiyanPingtai_axi_uartlite_0_0_synth_1: H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_axi_uartlite_0_0_synth_1/runme.log
ShiyanPingtai_ilmb_bram_if_cntlr_0_synth_1: H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_ilmb_bram_if_cntlr_0_synth_1/runme.log
ShiyanPingtai_rst_clk_wiz_1_100M_0_synth_1: H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_rst_clk_wiz_1_100M_0_synth_1/runme.log
ShiyanPingtai_mdm_1_0_synth_1: H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_mdm_1_0_synth_1/runme.log
ShiyanPingtai_ilmb_v10_0_synth_1: H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_ilmb_v10_0_synth_1/runme.log
ShiyanPingtai_lmb_bram_0_synth_1: H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_lmb_bram_0_synth_1/runme.log
ShiyanPingtai_microblaze_0_0_synth_1: H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_microblaze_0_0_synth_1/runme.log
ShiyanPingtai_dlmb_v10_0_synth_1: H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_dlmb_v10_0_synth_1/runme.log
ShiyanPingtai_dlmb_bram_if_cntlr_0_synth_1: H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_dlmb_bram_if_cntlr_0_synth_1/runme.log
ShiyanPingtai_clk_wiz_1_0_synth_1: H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_clk_wiz_1_0_synth_1/runme.log
synth_1: H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.runs/synth_1/runme.log
[Tue Jun 18 14:18:32 2019] Launched impl_1...
Run output will be captured here: H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1701.586 ; gain = 69.121
file mkdir H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.sdk
file copy -force H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.runs/impl_1/ShiyanPingtai_wrapper.sysdef H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.sdk/ShiyanPingtai_wrapper.hdf

launch_sdk -workspace H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.sdk -hwspec H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.sdk/ShiyanPingtai_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.sdk -hwspec H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.sdk/ShiyanPingtai_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
startgroup
set_property -dict [list CONFIG.GPIO2_BOARD_INTERFACE {dual_seven_seg_led_disp}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property location {2 93 -566} [get_bd_cells axi_gpio_1]
startgroup
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_GPIO2_WIDTH {8} CONFIG.C_IS_DUAL {0} CONFIG.C_INTERRUPT_PRESENT {1} CONFIG.GPIO_BOARD_INTERFACE {seven_seg_led_an} CONFIG.GPIO2_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_1/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
</axi_gpio_1/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40010000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "seven_seg_led_an ( 8 Anodes ) " }  [get_bd_intf_pins axi_gpio_1/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_1]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE seven_seg_led_an [get_bd_cells /axi_gpio_1]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 seven_seg_led_an_0
INFO: [board_rule 100-100] connect_bd_intf_net /seven_seg_led_an_0 /axi_gpio_1/GPIO
endgroup
save_bd_design
Wrote  : <H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/ShiyanPingtai.bd> 
Wrote  : <H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/ui/bd_468345f8.ui> 
reset_run synth_1
reset_run ShiyanPingtai_axi_gpio_0_0_synth_1
reset_run ShiyanPingtai_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-1771] Block interface /axi_gpio_0/GPIO2 has associated board param 'GPIO2_BOARD_INTERFACE', which is set to board part interface 'dual_seven_seg_led_disp'. This interface is connected to an external interface /seven_seg_led_an, whose name 'seven_seg_led_an' does not match with the board interface name 'dual_seven_seg_led_disp'.
This is a visual-only issue - this interface /axi_gpio_0/GPIO2 will be connected to board interface 'dual_seven_seg_led_disp'. If desired, please change the name of this port /seven_seg_led_an manually.
WARNING: [BD 41-1771] Block interface /axi_gpio_1/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'seven_seg_led_an'. This interface is connected to an external interface /seven_seg_led_an_0, whose name 'seven_seg_led_an_0' does not match with the board interface name 'seven_seg_led_an'.
This is a visual-only issue - this interface /axi_gpio_1/GPIO will be connected to board interface 'seven_seg_led_an'. If desired, please change the name of this port /seven_seg_led_an_0 manually.
Wrote  : <H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/ShiyanPingtai.bd> 
VHDL Output written to : H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/synth/ShiyanPingtai.v
VHDL Output written to : H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/sim/ShiyanPingtai.v
VHDL Output written to : H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/hdl/ShiyanPingtai_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
Exporting to file H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/hw_handoff/ShiyanPingtai.hwh
Generated Block Design Tcl file H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/hw_handoff/ShiyanPingtai_bd.tcl
Generated Hardware Definition File H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.srcs/sources_1/bd/ShiyanPingtai/synth/ShiyanPingtai.hwdef
[Tue Jun 18 15:21:46 2019] Launched ShiyanPingtai_axi_gpio_0_0_synth_1, ShiyanPingtai_xbar_0_synth_1, ShiyanPingtai_axi_gpio_1_0_synth_1, synth_1...
Run output will be captured here:
ShiyanPingtai_axi_gpio_0_0_synth_1: H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_axi_gpio_0_0_synth_1/runme.log
ShiyanPingtai_xbar_0_synth_1: H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_xbar_0_synth_1/runme.log
ShiyanPingtai_axi_gpio_1_0_synth_1: H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.runs/ShiyanPingtai_axi_gpio_1_0_synth_1/runme.log
synth_1: H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.runs/synth_1/runme.log
[Tue Jun 18 15:21:46 2019] Launched impl_1...
Run output will be captured here: H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1864.492 ; gain = 45.660
file copy -force H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.runs/impl_1/ShiyanPingtai_wrapper.sysdef H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.sdk/ShiyanPingtai_wrapper.hdf

launch_sdk -workspace H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.sdk -hwspec H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.sdk/ShiyanPingtai_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.sdk -hwspec H:/MICRO_codes/MicroblazeForExperiment/MicroblazeForExperiment.sdk/ShiyanPingtai_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 18 15:42:03 2019...
