<profile>

<ReportVersion>
<Version>2019.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg400-2</Part>
<TopModelName>predict_ensemble</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>9.181</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>undef</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>undef</Worst-caseLatency>
<Interval-min>undef</Interval-min>
<Interval-max>undef</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop1>
<Loop2>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop2>
<Loop3>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop3>
<Loop4>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop4>
<Loop5>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop5>
<Loop6>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop6>
<Loop7>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop7>
<Loop8>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop8>
<Loop9>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop9>
<Loop10>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop10>
<Loop11>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop11>
<Loop12>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop12>
<Loop13>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop13>
<Loop14>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop14>
<Loop15>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop15>
<Loop16>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop16>
<Loop17>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop17>
<Loop18>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop18>
<Loop19>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop19>
<Loop20>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop20>
<Loop21>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop21>
<Loop22>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop22>
<Loop23>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop23>
<Loop24>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop24>
<Loop25>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop25>
<Loop26>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop26>
<Loop27>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop27>
<Loop28>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop28>
<Loop29>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop29>
<Loop30>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop30>
<Loop31>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop31>
<Loop32>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop32>
<Loop33>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop33>
<Loop34>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop34>
<Loop35>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop35>
<Loop36>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop36>
<Loop37>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop37>
<Loop38>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop38>
<Loop39>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop39>
<Loop40>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop40>
<Loop41>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop41>
<Loop42>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop42>
<Loop43>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop43>
<Loop44>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop44>
<Loop45>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop45>
<Loop46>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop46>
<Loop47>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop47>
<Loop48>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop48>
<Loop49>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop49>
<Loop50>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop50>
<Loop51>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop51>
<Loop52>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop52>
<Loop53>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop53>
<Loop54>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop54>
<Loop55>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop55>
<Loop56>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop56>
<Loop57>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop57>
<Loop58>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop58>
<Loop59>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop59>
<Loop60>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop60>
<Loop61>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop61>
<Loop62>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop62>
<Loop63>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop63>
<Loop64>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>4</IterationLatency>
</Loop64>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>192</BRAM_18K>
<DSP48E>5</DSP48E>
<FF>5197</FF>
<LUT>4826</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>s_axi_CTRL_BUS_AWVALID</name>
<Object>CTRL_BUS</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_AWREADY</name>
<Object>CTRL_BUS</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_AWADDR</name>
<Object>CTRL_BUS</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_WVALID</name>
<Object>CTRL_BUS</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_WREADY</name>
<Object>CTRL_BUS</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_WDATA</name>
<Object>CTRL_BUS</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_WSTRB</name>
<Object>CTRL_BUS</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_ARVALID</name>
<Object>CTRL_BUS</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_ARREADY</name>
<Object>CTRL_BUS</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_ARADDR</name>
<Object>CTRL_BUS</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_RVALID</name>
<Object>CTRL_BUS</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_RREADY</name>
<Object>CTRL_BUS</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_RDATA</name>
<Object>CTRL_BUS</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_RRESP</name>
<Object>CTRL_BUS</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_BVALID</name>
<Object>CTRL_BUS</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_BREADY</name>
<Object>CTRL_BUS</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_BRESP</name>
<Object>CTRL_BUS</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>predict_ensemble</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>predict_ensemble</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>predict_ensemble</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>features_address0</name>
<Object>features</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>features_ce0</name>
<Object>features</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>features_q0</name>
<Object>features</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
