#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Sep 29 15:11:58 2025
# Process ID         : 28833
# Current directory  : /mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.runs/impl_1
# Command line       : vivado -log Hilbert_242_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Hilbert_242_wrapper.tcl -notrace
# Log file           : /mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.runs/impl_1/Hilbert_242_wrapper.vdi
# Journal file       : /mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.runs/impl_1/vivado.jou
# Running On         : mike-NH5xAx
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 9 3900X 12-Core Processor
# CPU Frequency      : 4234.652 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 24
# Host memory        : 16650 MB
# Swap memory        : 18924 MB
# Total Virtual      : 35575 MB
# Available Virtual  : 30136 MB
#-----------------------------------------------------------
source Hilbert_242_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mike/SoftwareAndApps/Xilinx2024_2/Vivado/2024.2/data/ip'.
Command: link_design -top Hilbert_242_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_axi_gpio_0_0/Hilbert_242_axi_gpio_0_0.dcp' for cell 'Hilbert_242_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_axi_smc_0/Hilbert_242_axi_smc_0.dcp' for cell 'Hilbert_242_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_clk_wiz_0_0/Hilbert_242_clk_wiz_0_0.dcp' for cell 'Hilbert_242_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_ila_0_0/Hilbert_242_ila_0_0.dcp' for cell 'Hilbert_242_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_main_0_0/Hilbert_242_main_0_0.dcp' for cell 'Hilbert_242_i/main_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_processing_system7_0_0/Hilbert_242_processing_system7_0_0.dcp' for cell 'Hilbert_242_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_rst_ps7_0_100M_0/Hilbert_242_rst_ps7_0_100M_0.dcp' for cell 'Hilbert_242_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp' for cell 'Hilbert_242_i/main_0/U0/your_fir_filter1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/ip/fir_compiler_1/fir_compiler_1.dcp' for cell 'Hilbert_242_i/main_0/U0/your_fir_filter2'
INFO: [Project 1-454] Reading design checkpoint '/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'Hilbert_242_i/main_0/U0/your_xadc_wiz_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1572.438 ; gain = 0.000 ; free physical = 5471 ; free virtual = 28233
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: Hilbert_242_i/ila_0 UUID: 81c69592-36cf-5441-952b-412b96c912ee 
Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_processing_system7_0_0/Hilbert_242_processing_system7_0_0.xdc] for cell 'Hilbert_242_i/processing_system7_0/inst'
Finished Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_processing_system7_0_0/Hilbert_242_processing_system7_0_0.xdc] for cell 'Hilbert_242_i/processing_system7_0/inst'
Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_axi_gpio_0_0/Hilbert_242_axi_gpio_0_0_board.xdc] for cell 'Hilbert_242_i/axi_gpio_0/U0'
Finished Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_axi_gpio_0_0/Hilbert_242_axi_gpio_0_0_board.xdc] for cell 'Hilbert_242_i/axi_gpio_0/U0'
Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_axi_gpio_0_0/Hilbert_242_axi_gpio_0_0.xdc] for cell 'Hilbert_242_i/axi_gpio_0/U0'
Finished Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_axi_gpio_0_0/Hilbert_242_axi_gpio_0_0.xdc] for cell 'Hilbert_242_i/axi_gpio_0/U0'
Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_axi_smc_0/bd_0/ip/ip_1/bd_21a2_psr_aclk_0_board.xdc] for cell 'Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_axi_smc_0/bd_0/ip/ip_1/bd_21a2_psr_aclk_0_board.xdc] for cell 'Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_axi_smc_0/bd_0/ip/ip_1/bd_21a2_psr_aclk_0.xdc] for cell 'Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_axi_smc_0/bd_0/ip/ip_1/bd_21a2_psr_aclk_0.xdc] for cell 'Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_axi_smc_0/smartconnect.xdc] for cell 'Hilbert_242_i/axi_smc/inst'
Finished Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_axi_smc_0/smartconnect.xdc] for cell 'Hilbert_242_i/axi_smc/inst'
Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_rst_ps7_0_100M_0/Hilbert_242_rst_ps7_0_100M_0_board.xdc] for cell 'Hilbert_242_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_rst_ps7_0_100M_0/Hilbert_242_rst_ps7_0_100M_0_board.xdc] for cell 'Hilbert_242_i/rst_ps7_0_100M/U0'
Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_rst_ps7_0_100M_0/Hilbert_242_rst_ps7_0_100M_0.xdc] for cell 'Hilbert_242_i/rst_ps7_0_100M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_rst_ps7_0_100M_0/Hilbert_242_rst_ps7_0_100M_0.xdc:50]
Finished Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_rst_ps7_0_100M_0/Hilbert_242_rst_ps7_0_100M_0.xdc] for cell 'Hilbert_242_i/rst_ps7_0_100M/U0'
Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Hilbert_242_i/ila_0/U0'
Finished Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Hilbert_242_i/ila_0/U0'
Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'Hilbert_242_i/ila_0/U0'
Finished Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'Hilbert_242_i/ila_0/U0'
Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_clk_wiz_0_0/Hilbert_242_clk_wiz_0_0_board.xdc] for cell 'Hilbert_242_i/clk_wiz_0/inst'
Finished Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_clk_wiz_0_0/Hilbert_242_clk_wiz_0_0_board.xdc] for cell 'Hilbert_242_i/clk_wiz_0/inst'
Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_clk_wiz_0_0/Hilbert_242_clk_wiz_0_0.xdc] for cell 'Hilbert_242_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_clk_wiz_0_0/Hilbert_242_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_clk_wiz_0_0/Hilbert_242_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2242.793 ; gain = 450.672 ; free physical = 4908 ; free virtual = 27685
Finished Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_clk_wiz_0_0/Hilbert_242_clk_wiz_0_0.xdc] for cell 'Hilbert_242_i/clk_wiz_0/inst'
Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'Hilbert_242_i/main_0/U0/your_xadc_wiz_0/U0'
Finished Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'Hilbert_242_i/main_0/U0/your_xadc_wiz_0/U0'
Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'Hilbert_242_i/main_0/U0/your_fir_filter1/U0'
Finished Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'Hilbert_242_i/main_0/U0/your_fir_filter1/U0'
Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/ip/fir_compiler_1/constraints/fir_compiler_v7_2.xdc] for cell 'Hilbert_242_i/main_0/U0/your_fir_filter2/U0'
Finished Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/ip/fir_compiler_1/constraints/fir_compiler_v7_2.xdc] for cell 'Hilbert_242_i/main_0/U0/your_fir_filter2/U0'
Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.srcs/constrs_1/imports/Zybo-Z7-Hilbert.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.srcs/constrs_1/imports/Zybo-Z7-Hilbert.xdc:232]
Finished Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.srcs/constrs_1/imports/Zybo-Z7-Hilbert.xdc]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 3 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2242.793 ; gain = 0.000 ; free physical = 4901 ; free virtual = 27678
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 56 instances

26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2242.793 ; gain = 805.324 ; free physical = 4901 ; free virtual = 27678
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2325.168 ; gain = 82.375 ; free physical = 4848 ; free virtual = 27625

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10248284a

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2325.168 ; gain = 0.000 ; free physical = 4848 ; free virtual = 27625

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = d5ee2607f88254f7.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.848 ; gain = 0.000 ; free physical = 4516 ; free virtual = 27315
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2642.848 ; gain = 0.000 ; free physical = 4518 ; free virtual = 27318
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1eac5501d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2642.848 ; gain = 24.781 ; free physical = 4518 ; free virtual = 27318
Phase 1.1 Core Generation And Design Setup | Checksum: 1eac5501d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2642.848 ; gain = 24.781 ; free physical = 4518 ; free virtual = 27318

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1eac5501d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2642.848 ; gain = 24.781 ; free physical = 4518 ; free virtual = 27318
Phase 1 Initialization | Checksum: 1eac5501d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2642.848 ; gain = 24.781 ; free physical = 4518 ; free virtual = 27318

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1eac5501d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2642.848 ; gain = 24.781 ; free physical = 4518 ; free virtual = 27318

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1eac5501d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2642.848 ; gain = 24.781 ; free physical = 4518 ; free virtual = 27318
Phase 2 Timer Update And Timing Data Collection | Checksum: 1eac5501d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2642.848 ; gain = 24.781 ; free physical = 4518 ; free virtual = 27318

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 11 inverter(s) to 40 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 18fcbd0bf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2642.848 ; gain = 24.781 ; free physical = 4518 ; free virtual = 27318
Retarget | Checksum: 18fcbd0bf
INFO: [Opt 31-389] Phase Retarget created 13 cells and removed 54 cells
INFO: [Opt 31-1021] In phase Retarget, 87 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
Phase 4 Constant propagation | Checksum: 1690c1ef4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2642.848 ; gain = 24.781 ; free physical = 4518 ; free virtual = 27318
Constant propagation | Checksum: 1690c1ef4
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 34 cells
INFO: [Opt 31-1021] In phase Constant propagation, 69 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.848 ; gain = 0.000 ; free physical = 4518 ; free virtual = 27318
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.848 ; gain = 0.000 ; free physical = 4518 ; free virtual = 27318
Phase 5 Sweep | Checksum: 15319d4d9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2642.848 ; gain = 24.781 ; free physical = 4518 ; free virtual = 27318
Sweep | Checksum: 15319d4d9
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 170 cells
INFO: [Opt 31-1021] In phase Sweep, 921 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst to drive 1471 load(s) on clock net Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 1cfa0486d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2674.863 ; gain = 56.797 ; free physical = 4518 ; free virtual = 27318
BUFG optimization | Checksum: 1cfa0486d
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1cfa0486d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2674.863 ; gain = 56.797 ; free physical = 4518 ; free virtual = 27318
Shift Register Optimization | Checksum: 1cfa0486d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 119655da6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2674.863 ; gain = 56.797 ; free physical = 4518 ; free virtual = 27318
Post Processing Netlist | Checksum: 119655da6
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 77 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1a7bfab48

Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2674.863 ; gain = 56.797 ; free physical = 4518 ; free virtual = 27318

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2674.863 ; gain = 0.000 ; free physical = 4518 ; free virtual = 27318
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1a7bfab48

Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2674.863 ; gain = 56.797 ; free physical = 4518 ; free virtual = 27318
Phase 9 Finalization | Checksum: 1a7bfab48

Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2674.863 ; gain = 56.797 ; free physical = 4518 ; free virtual = 27318
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              13  |              54  |                                             87  |
|  Constant propagation         |               8  |              34  |                                             69  |
|  Sweep                        |               0  |             170  |                                            921  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             77  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1a7bfab48

Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2674.863 ; gain = 56.797 ; free physical = 4518 ; free virtual = 27318

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 2 Total Ports: 12
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 20772a37c

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4391 ; free virtual = 27194
Ending Power Optimization Task | Checksum: 20772a37c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2949.824 ; gain = 274.961 ; free physical = 4391 ; free virtual = 27194

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1c2f203c7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4387 ; free virtual = 27191
Ending Final Cleanup Task | Checksum: 1c2f203c7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4387 ; free virtual = 27191

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4387 ; free virtual = 27191
Ending Netlist Obfuscation Task | Checksum: 1c2f203c7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4387 ; free virtual = 27191
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2949.824 ; gain = 707.031 ; free physical = 4387 ; free virtual = 27191
INFO: [Vivado 12-24828] Executing command : report_drc -file Hilbert_242_wrapper_drc_opted.rpt -pb Hilbert_242_wrapper_drc_opted.pb -rpx Hilbert_242_wrapper_drc_opted.rpx
Command: report_drc -file Hilbert_242_wrapper_drc_opted.rpt -pb Hilbert_242_wrapper_drc_opted.pb -rpx Hilbert_242_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.runs/impl_1/Hilbert_242_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4340 ; free virtual = 27155
Wrote PlaceDB: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4339 ; free virtual = 27155
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4339 ; free virtual = 27155
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4334 ; free virtual = 27150
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4334 ; free virtual = 27150
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4328 ; free virtual = 27146
Write Physdb Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4328 ; free virtual = 27146
INFO: [Common 17-1381] The checkpoint '/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.runs/impl_1/Hilbert_242_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4314 ; free virtual = 27121
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a0dd5cd2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4314 ; free virtual = 27121
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4314 ; free virtual = 27122

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dbd814ee

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4310 ; free virtual = 27121

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1765431af

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4310 ; free virtual = 27122

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1765431af

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4310 ; free virtual = 27122
Phase 1 Placer Initialization | Checksum: 1765431af

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4310 ; free virtual = 27122

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b92dc4d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4349 ; free virtual = 27162

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f29c560b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4365 ; free virtual = 27178

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: f29c560b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4366 ; free virtual = 27179

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bbf4dcc8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4405 ; free virtual = 27218

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bbf4dcc8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4405 ; free virtual = 27218

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 194 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 76 nets or LUTs. Breaked 0 LUT, combined 76 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4403 ; free virtual = 27219

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             76  |                    76  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             76  |                    76  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 214943149

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4403 ; free virtual = 27219
Phase 2.5 Global Place Phase2 | Checksum: 25b1ddcc2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4403 ; free virtual = 27219
Phase 2 Global Placement | Checksum: 25b1ddcc2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4403 ; free virtual = 27219

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e169f123

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4403 ; free virtual = 27218

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1331b0499

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4401 ; free virtual = 27217

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b7038cd0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4401 ; free virtual = 27217

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d2efbb0a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4401 ; free virtual = 27217

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c4a0d9dc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4402 ; free virtual = 27218

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c6f0e0a2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4401 ; free virtual = 27218

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 206360301

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4401 ; free virtual = 27218
Phase 3 Detail Placement | Checksum: 206360301

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4401 ; free virtual = 27218

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 210539b73

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.691 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 129899c39

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4400 ; free virtual = 27216
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1acc54341

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4400 ; free virtual = 27216
Phase 4.1.1.1 BUFG Insertion | Checksum: 210539b73

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4400 ; free virtual = 27216

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.691. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1fc0ba29b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4399 ; free virtual = 27216

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4399 ; free virtual = 27216
Phase 4.1 Post Commit Optimization | Checksum: 1fc0ba29b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4399 ; free virtual = 27216

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fc0ba29b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4399 ; free virtual = 27216

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1fc0ba29b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4399 ; free virtual = 27216
Phase 4.3 Placer Reporting | Checksum: 1fc0ba29b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4399 ; free virtual = 27216

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4399 ; free virtual = 27216

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4399 ; free virtual = 27216
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20794a3ec

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4399 ; free virtual = 27216
Ending Placer Task | Checksum: 196399d9d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4399 ; free virtual = 27216
102 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4399 ; free virtual = 27216
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file Hilbert_242_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4380 ; free virtual = 27196
INFO: [Vivado 12-24828] Executing command : report_utilization -file Hilbert_242_wrapper_utilization_placed.rpt -pb Hilbert_242_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file Hilbert_242_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4380 ; free virtual = 27197
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4379 ; free virtual = 27196
Wrote PlaceDB: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4365 ; free virtual = 27189
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4365 ; free virtual = 27189
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4365 ; free virtual = 27189
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4365 ; free virtual = 27189
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4365 ; free virtual = 27190
Write Physdb Complete: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4365 ; free virtual = 27190
INFO: [Common 17-1381] The checkpoint '/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.runs/impl_1/Hilbert_242_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4353 ; free virtual = 27172
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 3.691 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4352 ; free virtual = 27172
Wrote PlaceDB: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4345 ; free virtual = 27172
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4345 ; free virtual = 27172
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4345 ; free virtual = 27172
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4345 ; free virtual = 27173
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4345 ; free virtual = 27173
Write Physdb Complete: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4345 ; free virtual = 27173
INFO: [Common 17-1381] The checkpoint '/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.runs/impl_1/Hilbert_242_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9f464f04 ConstDB: 0 ShapeSum: 8d5af76e RouteDB: 6998572b
Post Restoration Checksum: NetGraph: 513dd17e | NumContArr: 29e01be0 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2006fe298

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4304 ; free virtual = 27128

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2006fe298

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4304 ; free virtual = 27128

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2006fe298

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4304 ; free virtual = 27128
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1aabadc9b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4286 ; free virtual = 27110
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.782  | TNS=0.000  | WHS=-1.411 | THS=-156.262|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 27a3efef0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4289 ; free virtual = 27113
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.782  | TNS=0.000  | WHS=-2.458 | THS=-59.133|

Phase 2.4 Update Timing for Bus Skew | Checksum: 1978694ec

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4285 ; free virtual = 27112

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000281532 %
  Global Horizontal Routing Utilization  = 0.000229779 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4786
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4785
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 264905f22

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4282 ; free virtual = 27109

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 264905f22

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4282 ; free virtual = 27109

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2b7084bbb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4283 ; free virtual = 27110
Phase 4 Initial Routing | Checksum: 2b7084bbb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4283 ; free virtual = 27110

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 222
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.630  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2a32d38fa

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4287 ; free virtual = 27114

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.630  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2e23039d2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4285 ; free virtual = 27112

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.630  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 15842aacb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4287 ; free virtual = 27114
Phase 5 Rip-up And Reroute | Checksum: 15842aacb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4287 ; free virtual = 27114

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 15842aacb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4287 ; free virtual = 27114

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 15842aacb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4287 ; free virtual = 27114
Phase 6 Delay and Skew Optimization | Checksum: 15842aacb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4287 ; free virtual = 27114

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.630  | TNS=0.000  | WHS=-0.054 | THS=-0.055 |

Phase 7.1 Hold Fix Iter | Checksum: 2ea482271

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4288 ; free virtual = 27115

Phase 7.2 Non Free Resource Hold Fix Iter
Phase 7.2 Non Free Resource Hold Fix Iter | Checksum: 2c79a7d92

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4288 ; free virtual = 27115
Phase 7 Post Hold Fix | Checksum: 2c79a7d92

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4288 ; free virtual = 27115

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.28336 %
  Global Horizontal Routing Utilization  = 2.88488 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2c79a7d92

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4288 ; free virtual = 27115

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2c79a7d92

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4289 ; free virtual = 27116

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 24bc23cb3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4290 ; free virtual = 27117

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 24bc23cb3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4290 ; free virtual = 27117

Phase 12 Post Router Timing

Phase 12.1 Update Timing
Phase 12.1 Update Timing | Checksum: 24bc23cb3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4290 ; free virtual = 27117
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.630  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 24bc23cb3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4290 ; free virtual = 27117
Total Elapsed time in route_design: 13.42 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 20d32a088

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4290 ; free virtual = 27117
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 20d32a088

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4290 ; free virtual = 27117

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 2949.824 ; gain = 0.000 ; free physical = 4290 ; free virtual = 27117
INFO: [Vivado 12-24828] Executing command : report_drc -file Hilbert_242_wrapper_drc_routed.rpt -pb Hilbert_242_wrapper_drc_routed.pb -rpx Hilbert_242_wrapper_drc_routed.rpx
Command: report_drc -file Hilbert_242_wrapper_drc_routed.rpt -pb Hilbert_242_wrapper_drc_routed.pb -rpx Hilbert_242_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.runs/impl_1/Hilbert_242_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file Hilbert_242_wrapper_methodology_drc_routed.rpt -pb Hilbert_242_wrapper_methodology_drc_routed.pb -rpx Hilbert_242_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Hilbert_242_wrapper_methodology_drc_routed.rpt -pb Hilbert_242_wrapper_methodology_drc_routed.pb -rpx Hilbert_242_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.runs/impl_1/Hilbert_242_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:28 ; elapsed = 00:00:05 . Memory (MB): peak = 2999.945 ; gain = 31.133 ; free physical = 4197 ; free virtual = 27025
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file Hilbert_242_wrapper_timing_summary_routed.rpt -pb Hilbert_242_wrapper_timing_summary_routed.pb -rpx Hilbert_242_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file Hilbert_242_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file Hilbert_242_wrapper_route_status.rpt -pb Hilbert_242_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file Hilbert_242_wrapper_bus_skew_routed.rpt -pb Hilbert_242_wrapper_bus_skew_routed.pb -rpx Hilbert_242_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file Hilbert_242_wrapper_power_routed.rpt -pb Hilbert_242_wrapper_power_summary_routed.pb -rpx Hilbert_242_wrapper_power_routed.rpx
Command: report_power -file Hilbert_242_wrapper_power_routed.rpt -pb Hilbert_242_wrapper_power_summary_routed.pb -rpx Hilbert_242_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
147 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file Hilbert_242_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:53 ; elapsed = 00:00:11 . Memory (MB): peak = 3055.973 ; gain = 106.148 ; free physical = 4150 ; free virtual = 26988
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3055.973 ; gain = 0.000 ; free physical = 4149 ; free virtual = 26988
Wrote PlaceDB: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3055.973 ; gain = 0.000 ; free physical = 4138 ; free virtual = 26984
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.973 ; gain = 0.000 ; free physical = 4138 ; free virtual = 26984
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3055.973 ; gain = 0.000 ; free physical = 4138 ; free virtual = 26985
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3055.973 ; gain = 0.000 ; free physical = 4138 ; free virtual = 26985
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3055.973 ; gain = 0.000 ; free physical = 4138 ; free virtual = 26986
Write Physdb Complete: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3055.973 ; gain = 0.000 ; free physical = 4138 ; free virtual = 26987
INFO: [Common 17-1381] The checkpoint '/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.runs/impl_1/Hilbert_242_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force Hilbert_242_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Hilbert_242_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
159 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 3314.727 ; gain = 186.719 ; free physical = 3747 ; free virtual = 26596
INFO: [Common 17-206] Exiting Vivado at Mon Sep 29 15:13:45 2025...
