[2025-09-17 22:57:54] START suite=cs trace=streaming_phase3_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2905643 heartbeat IPC: 3.442 cumulative IPC: 3.442 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5710172 heartbeat IPC: 3.566 cumulative IPC: 3.503 (Simulation time: 00 hr 01 min 03 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5710172 cumulative IPC: 3.503 (Simulation time: 00 hr 01 min 03 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5710172 cumulative IPC: 3.503 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 19544790 heartbeat IPC: 0.7228 cumulative IPC: 0.7228 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 33947769 heartbeat IPC: 0.6943 cumulative IPC: 0.7083 (Simulation time: 00 hr 03 min 17 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 50034627 heartbeat IPC: 0.6216 cumulative IPC: 0.6768 (Simulation time: 00 hr 04 min 07 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 66414793 heartbeat IPC: 0.6105 cumulative IPC: 0.6589 (Simulation time: 00 hr 04 min 57 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 82301761 heartbeat IPC: 0.6294 cumulative IPC: 0.6528 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 98485374 heartbeat IPC: 0.6179 cumulative IPC: 0.6467 (Simulation time: 00 hr 06 min 49 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 116006973 heartbeat IPC: 0.5707 cumulative IPC: 0.6347 (Simulation time: 00 hr 07 min 43 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000009 cycles: 133696149 heartbeat IPC: 0.5653 cumulative IPC: 0.6251 (Simulation time: 00 hr 08 min 56 sec)
Heartbeat CPU 0 instructions: 110000010 cycles: 151427787 heartbeat IPC: 0.564 cumulative IPC: 0.6176 (Simulation time: 00 hr 10 min 34 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 163759427 cumulative IPC: 0.6107 (Simulation time: 00 hr 11 min 42 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 163759427 cumulative IPC: 0.6107 (Simulation time: 00 hr 11 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6107 instructions: 100000000 cycles: 163759427
CPU 0 Branch Prediction Accuracy: 99.5% MPKI: 0.09048 Average ROB Occupancy at Mispredict: 8369
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00547
BRANCH_INDIRECT: 0.06726
BRANCH_CONDITIONAL: 0.01775
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 545842
LQ_STALL: 0
SQ_STALL: 68890


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 212.97346
REPLAY_LOAD: 111.30747
NON_REPLAY_LOAD: 99.86488

== Total ==
ADDR_TRANS: 200621
REPLAY_LOAD: 192228
NON_REPLAY_LOAD: 152993

== Counts ==
ADDR_TRANS: 942
REPLAY_LOAD: 1727
NON_REPLAY_LOAD: 1532

cpu0->cpu0_STLB TOTAL        ACCESS:    1647422 HIT:    1605090 MISS:      42332 MSHR_MERGE:          8
cpu0->cpu0_STLB LOAD         ACCESS:    1647422 HIT:    1605090 MISS:      42332 MSHR_MERGE:          8
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 390.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    6106617 HIT:    4991994 MISS:    1114623 MSHR_MERGE:     375490
cpu0->cpu0_L2C LOAD         ACCESS:    4625699 HIT:    4348393 MISS:     277306 MSHR_MERGE:      44692
cpu0->cpu0_L2C RFO          ACCESS:     280856 HIT:      81495 MISS:     199361 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:     691631 HIT:     142880 MISS:     548751 MSHR_MERGE:     330797
cpu0->cpu0_L2C WRITE        ACCESS:     414300 HIT:     412490 MISS:       1810 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      94131 HIT:       6736 MISS:      87395 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     511707 ISSUED:     511707 USEFUL:     100045 USELESS:      60588
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 92.27 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13262239 HIT:    8302833 MISS:    4959406 MSHR_MERGE:     899112
cpu0->cpu0_L1I LOAD         ACCESS:   13262239 HIT:    8302833 MISS:    4959406 MSHR_MERGE:     899112
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.76 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26054512 HIT:   22986325 MISS:    3068187 MSHR_MERGE:    1947812
cpu0->cpu0_L1D LOAD         ACCESS:   14231771 HIT:   13276939 MISS:     954832 MSHR_MERGE:     389424
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    3003062 HIT:    2400686 MISS:     602376 MSHR_MERGE:     422410
cpu0->cpu0_L1D WRITE        ACCESS:    8717057 HIT:    7300999 MISS:    1416058 MSHR_MERGE:    1135188
cpu0->cpu0_L1D TRANSLATION  ACCESS:     102622 HIT:       7701 MISS:      94921 MSHR_MERGE:        790
cpu0->cpu0_L1D PREFETCH REQUESTED:    3076826 ISSUED:    3003062 USEFUL:      95473 USELESS:      29951
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 65.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10792726 HIT:    9857448 MISS:     935278 MSHR_MERGE:     389739
cpu0->cpu0_ITLB LOAD         ACCESS:   10792726 HIT:    9857448 MISS:     935278 MSHR_MERGE:     389739
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.654 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22164428 HIT:   20723348 MISS:    1441080 MSHR_MERGE:     339198
cpu0->cpu0_DTLB LOAD         ACCESS:   22164428 HIT:   20723348 MISS:    1441080 MSHR_MERGE:     339198
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 19.6 cycles
cpu0->LLC TOTAL        ACCESS:     997183 HIT:     489926 MISS:     507257 MSHR_MERGE:      10822
cpu0->LLC LOAD         ACCESS:     232614 HIT:      86350 MISS:     146264 MSHR_MERGE:         72
cpu0->LLC RFO          ACCESS:     199360 HIT:      96523 MISS:     102837 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     217951 HIT:      27964 MISS:     189987 MSHR_MERGE:      10750
cpu0->LLC WRITE        ACCESS:     259863 HIT:     258735 MISS:       1128 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      87395 HIT:      20354 MISS:      67041 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 103.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11878
  ROW_BUFFER_MISS:     483425
  AVG DBUS CONGESTED CYCLE: 5.156
Channel 0 WQ ROW_BUFFER_HIT:      22690
  ROW_BUFFER_MISS:     117535
  FULL:          0
Channel 0 REFRESHES ISSUED:      13647

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       957592       140713        26589        29746
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           51          319         1695        11444
  STLB miss resolved @ L2C                0           30          447         2733         7525
  STLB miss resolved @ LLC                0          120          969         7926        14909
  STLB miss resolved @ MEM                0           56         3721        15640        52116

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             153170        32356       613211         5312         1718
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            4           67          280          306
  STLB miss resolved @ L2C                0            8           61          197          165
  STLB miss resolved @ LLC                4            4          111          759          222
  STLB miss resolved @ MEM                7            1          185          845         1217
[2025-09-17 23:09:37] END   suite=cs trace=streaming_phase3_core3 (rc=0)
