<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcu250-figd2104-2L-e</Part>
<TopModelName>A_IO_L2_in_0_x0</TopModelName>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>557123</Best-caseLatency>
<Average-caseLatency>827459</Average-caseLatency>
<Worst-caseLatency>1089603</Worst-caseLatency>
<Best-caseRealTimeLatency>1.857 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.758 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>3.632 ms</Worst-caseRealTimeLatency>
<Interval-min>557123</Interval-min>
<Interval-max>1089603</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_0_x0_loop_1_A_IO_L2_in_0_x0_loop_2_A_IO_L2_in_0_x0_loop_3>
<TripCount>8192</TripCount>
<Latency>
<range>
<min>557056</min>
<max>1089536</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>1856667</min>
<max>3631423</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>68</min>
<max>133</max>
</range>
</IterationLatency>
<A_IO_L2_in_0_x0_loop_4>
<TripCount>8</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>213</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_0_x0_loop_4>
<A_IO_L2_in_0_x0_loop_7>
<TripCount>8</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>213</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_0_x0_loop_7>
<A_IO_L2_in_0_x0_loop_9>
<TripCount>8</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>213</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_0_x0_loop_9>
<A_IO_L2_in_0_x0_loop_12>
<TripCount>8</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>213</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_0_x0_loop_12>
</A_IO_L2_in_0_x0_loop_1_A_IO_L2_in_0_x0_loop_2_A_IO_L2_in_0_x0_loop_3>
<A_IO_L2_in_0_x0_loop_14_A_IO_L2_in_0_x0_loop_15>
<TripCount>64</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>213</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_0_x0_loop_14_A_IO_L2_in_0_x0_loop_15>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<FF>4247</FF>
<LUT>1021</LUT>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>5376</BRAM_18K>
<DSP>12288</DSP>
<FF>3456000</FF>
<LUT>1728000</LUT>
<URAM>1280</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x04_dout</name>
<Object>fifo_A_A_IO_L2_in_0_x04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x04_empty_n</name>
<Object>fifo_A_A_IO_L2_in_0_x04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x04_read</name>
<Object>fifo_A_A_IO_L2_in_0_x04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x05_din</name>
<Object>fifo_A_A_IO_L2_in_1_x05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x05_full_n</name>
<Object>fifo_A_A_IO_L2_in_1_x05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x05_write</name>
<Object>fifo_A_A_IO_L2_in_1_x05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x020_din</name>
<Object>fifo_A_PE_0_0_x020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x020_full_n</name>
<Object>fifo_A_PE_0_0_x020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x020_write</name>
<Object>fifo_A_PE_0_0_x020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
