

================================================================
== Vitis HLS Report for 'spmv_kernel'
================================================================
* Date:           Fri Aug 11 11:20:25 2023

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        minorproject_final
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |       26|  3502077| 0.260 us | 35.021 ms |   27|  3502078|   none  |
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- VITIS_LOOP_26_1  |        3|     1001|         3|          1|          1|  2 ~ 1000  |    yes   |
        |- VITIS_LOOP_35_2  |       10|     1008|        10|          1|          1|  2 ~ 1000  |    yes   |
        |- VITIS_LOOP_53_3  |       16|  3500009|        17|          7|          7| 1 ~ 500000 |    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2197|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    5|    1372|   1871|    -|
|Memory           |      256|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    817|    -|
|Register         |        -|    -|    1979|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      260|    5|    3351|   4981|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       92|    2|       3|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |gmem_0_m_axi_U                         |gmem_0_m_axi                        |        2|   0|  512|  580|    0|
    |gmem_1_m_axi_U                         |gmem_1_m_axi                        |        2|   0|  512|  580|    0|
    |sitofp_32ns_32_6_no_dsp_1_U3           |sitofp_32ns_32_6_no_dsp_1           |        0|   0|    0|    0|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        4|   5| 1372| 1871|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+---------+---------+---+----+-----+-------+-----+------+-------------+
    |          Memory          |  Module | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------------+---------+---------+---+----+-----+-------+-----+------+-------------+
    |x_local_U                 |x_local  |      128|  0|   0|    0|  60098|   32|     1|      1923136|
    |row_indices_diff_local_U  |x_local  |      128|  0|   0|    0|  60098|   32|     1|      1923136|
    +--------------------------+---------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                     |         |      256|  0|   0|    0| 120196|   64|     2|      3846272|
    +--------------------------+---------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+-----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+-----+------------+------------+
    |add_fu_599_p2                         |     +    |   0|  0|   39|          32|           1|
    |add_ln26_fu_564_p2                    |     +    |   0|  0|   23|          16|           1|
    |add_ln340_1_fu_1066_p2                |     +    |   0|  0|   15|           8|           9|
    |add_ln340_fu_753_p2                   |     +    |   0|  0|   15|           8|           9|
    |add_ln35_1_fu_654_p2                  |     +    |   0|  0|   39|           1|          32|
    |add_ln35_fu_620_p2                    |     +    |   0|  0|   71|          64|           3|
    |add_ln39_fu_665_p2                    |     +    |   0|  0|   23|           2|          16|
    |add_ln53_1_fu_880_p2                  |     +    |   0|  0|   71|           3|          64|
    |add_ln53_2_fu_895_p2                  |     +    |   0|  0|   71|           3|          64|
    |add_ln53_3_fu_984_p2                  |     +    |   0|  0|   38|          31|           1|
    |add_ln53_fu_875_p2                    |     +    |   0|  0|   39|           2|          32|
    |add_ln61_1_fu_1007_p2                 |     +    |   0|  0|   71|          64|          64|
    |add_ln61_fu_990_p2                    |     +    |   0|  0|   39|           2|          32|
    |add_ln74_1_fu_1205_p2                 |     +    |   0|  0|   71|          64|          64|
    |add_ln74_fu_1187_p2                   |     +    |   0|  0|   39|          32|           2|
    |j_2_fu_969_p2                         |     +    |   0|  0|   39|           1|          32|
    |remained_row_index_fu_1175_p2         |     +    |   0|  0|   39|          32|           2|
    |result_V_1_fu_846_p2                  |     -    |   0|  0|   39|           1|          32|
    |result_V_3_fu_1159_p2                 |     -    |   0|  0|   39|           1|          32|
    |sub_ln1311_1_fu_1080_p2               |     -    |   0|  0|   15|           7|           8|
    |sub_ln1311_fu_767_p2                  |     -    |   0|  0|   15|           7|           8|
    |sub_ln39_fu_660_p2                    |     -    |   0|  0|   39|          32|          32|
    |ap_block_pp0_stage0_11001             |    and   |   0|  0|    2|           1|           1|
    |ap_block_pp1_stage0_11001             |    and   |   0|  0|    2|           1|           1|
    |ap_block_pp2_stage1_00001             |    and   |   0|  0|    2|           1|           1|
    |ap_block_pp2_stage2_11001             |    and   |   0|  0|    2|           1|           1|
    |ap_block_pp2_stage3_11001             |    and   |   0|  0|    2|           1|           1|
    |ap_block_pp2_stage4_11001             |    and   |   0|  0|    2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1     |    and   |   0|  0|    2|           1|           1|
    |ap_block_state28_pp1_stage0_iter1     |    and   |   0|  0|    2|           1|           1|
    |ap_block_state2_io                    |    and   |   0|  0|    2|           1|           1|
    |ap_block_state69_io                   |    and   |   0|  0|    2|           1|           1|
    |ap_block_state70_io                   |    and   |   0|  0|    2|           1|           1|
    |ap_block_state75_pp2_stage2_iter2     |    and   |   0|  0|    2|           1|           1|
    |ap_block_state87                      |    and   |   0|  0|    2|           1|           1|
    |ap_predicate_op349_writereq_state69   |    and   |   0|  0|    2|           1|           1|
    |ap_predicate_op367_writeresp_state75  |    and   |   0|  0|    2|           1|           1|
    |icmp_ln26_1_fu_559_p2                 |   icmp   |   0|  0|   18|          32|          32|
    |icmp_ln26_fu_528_p2                   |   icmp   |   0|  0|   18|          32|           1|
    |icmp_ln35_1_fu_645_p2                 |   icmp   |   0|  0|   18|          32|          32|
    |icmp_ln35_fu_614_p2                   |   icmp   |   0|  0|   18|          31|           1|
    |icmp_ln53_1_fu_944_p2                 |   icmp   |   0|  0|   18|          31|          31|
    |icmp_ln53_fu_866_p2                   |   icmp   |   0|  0|   18|          31|           1|
    |icmp_ln59_fu_963_p2                   |   icmp   |   0|  0|   18|          32|           1|
    |icmp_ln72_fu_1181_p2                  |   icmp   |   0|  0|   18|          32|           1|
    |r_V_2_fu_1118_p2                      |   lshr   |   0|  0|  243|          79|          79|
    |r_V_fu_805_p2                         |   lshr   |   0|  0|  243|          79|          79|
    |ap_block_state37_io                   |    or    |   0|  0|    2|           1|           1|
    |ap_block_state44                      |    or    |   0|  0|    2|           1|           1|
    |ap_block_state60_pp2_stage1_iter0     |    or    |   0|  0|    2|           1|           1|
    |p_Val2_6_fu_851_p3                    |  select  |   0|  0|   32|           1|          32|
    |p_Val2_7_fu_1164_p3                   |  select  |   0|  0|   32|           1|          32|
    |ush_1_fu_1090_p3                      |  select  |   0|  0|    9|           1|           9|
    |ush_fu_777_p3                         |  select  |   0|  0|    9|           1|           9|
    |val_V_1_fu_1152_p3                    |  select  |   0|  0|   32|           1|          32|
    |val_V_fu_839_p3                       |  select  |   0|  0|   32|           1|          32|
    |r_V_1_fu_811_p2                       |    shl   |   0|  0|  243|          79|          79|
    |r_V_3_fu_1124_p2                      |    shl   |   0|  0|  243|          79|          79|
    |ap_enable_pp0                         |    xor   |   0|  0|    2|           1|           2|
    |ap_enable_pp1                         |    xor   |   0|  0|    2|           1|           2|
    |ap_enable_pp2                         |    xor   |   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1               |    xor   |   0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1               |    xor   |   0|  0|    2|           2|           1|
    +--------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                 |          |   0|  0| 2197|        1013|        1128|
    +--------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+-----+-----------+-----+-----------+
    |                        Name                        | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                           |  301|         67|    1|         67|
    |ap_enable_reg_pp0_iter1                             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                             |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                             |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter9                             |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2                             |    9|          2|    1|          2|
    |ap_phi_mux_i_2_phi_fu_422_p4                        |    9|          2|   31|         62|
    |ap_phi_mux_i_phi_fu_389_p4                          |    9|          2|   16|         32|
    |ap_phi_mux_previous_row_index_1_phi_fu_411_p4       |    9|          2|   32|         64|
    |ap_phi_mux_remained_row_index_prev_1_phi_fu_433_p4  |    9|          2|   32|         64|
    |ap_phi_mux_y_all_row_prev_2_phi_fu_443_p4           |    9|          2|   32|         64|
    |ap_phi_reg_pp2_iter1_remained_row_index_1_reg_450   |    9|          2|   32|         64|
    |gmem_0_ARADDR                                       |   33|          6|   64|        384|
    |gmem_0_ARLEN                                        |   27|          5|   32|        160|
    |gmem_0_AWADDR                                       |   15|          3|   64|        192|
    |gmem_0_WDATA                                        |   15|          3|   32|         96|
    |gmem_0_blk_n_AR                                     |    9|          2|    1|          2|
    |gmem_0_blk_n_AW                                     |    9|          2|    1|          2|
    |gmem_0_blk_n_B                                      |    9|          2|    1|          2|
    |gmem_0_blk_n_R                                      |    9|          2|    1|          2|
    |gmem_0_blk_n_W                                      |    9|          2|    1|          2|
    |gmem_1_ARADDR                                       |   15|          3|   64|        192|
    |gmem_1_ARLEN                                        |   15|          3|   32|         96|
    |gmem_1_blk_n_AR                                     |    9|          2|    1|          2|
    |gmem_1_blk_n_R                                      |    9|          2|    1|          2|
    |grp_fu_504_opcode                                   |   15|          3|    2|          6|
    |grp_fu_504_p0                                       |   27|          5|   32|        160|
    |grp_fu_504_p1                                       |   27|          5|   32|        160|
    |grp_fu_512_p0                                       |   15|          3|   32|         96|
    |i_1_reg_397                                         |    9|          2|   32|         64|
    |i_2_reg_418                                         |    9|          2|   31|         62|
    |i_reg_385                                           |    9|          2|   16|         32|
    |j_0_lcssa_reg_472                                   |    9|          2|   32|         64|
    |j_fu_168                                            |    9|          2|   32|         64|
    |previous_row_index_1_reg_408                        |    9|          2|   32|         64|
    |remained_row_index_prev_0_lcssa_reg_494             |    9|          2|   32|         64|
    |remained_row_index_prev_1_reg_430                   |    9|          2|   32|         64|
    |row_indices_diff_local_address0                     |   21|          4|   16|         64|
    |x_local_address0                                    |   21|          4|   16|         64|
    |y_all_row_prev_0_lcssa_reg_483                      |    9|          2|   32|         64|
    |y_all_row_prev_2_reg_440                            |    9|          2|   32|         64|
    |y_previous_break_0_lcssa_reg_460                    |    9|          2|   32|         64|
    |y_previous_break_fu_164                             |    9|          2|   32|         64|
    +----------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                               |  817|        174|  973|       2845|
    +----------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |add_ln26_reg_1292                                  |  16|   0|   16|          0|
    |add_ln53_3_reg_1525                                |  31|   0|   31|          0|
    |add_ln53_reg_1461                                  |  32|   0|   32|          0|
    |add_reg_1313                                       |  32|   0|   32|          0|
    |ap_CS_fsm                                          |  66|   0|   66|          0|
    |ap_enable_reg_pp0_iter0                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                            |   1|   0|    1|          0|
    |ap_phi_reg_pp2_iter0_remained_row_index_1_reg_450  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter1_remained_row_index_1_reg_450  |  32|   0|   32|          0|
    |conv_reg_1353                                      |  32|   0|   32|          0|
    |empty_17_reg_1332                                  |  16|   0|   16|          0|
    |gmem_0_addr_2_reg_1322                             |  64|   0|   64|          0|
    |gmem_0_addr_3_read_reg_1380                        |  32|   0|   32|          0|
    |gmem_0_addr_4_read_reg_1487                        |  32|   0|   32|          0|
    |gmem_0_addr_4_reg_1472                             |  64|   0|   64|          0|
    |gmem_0_addr_5_reg_1535                             |  64|   0|   64|          0|
    |gmem_0_addr_6_reg_1591                             |  64|   0|   64|          0|
    |gmem_0_addr_read_reg_1297                          |  32|   0|   32|          0|
    |gmem_1_addr_1_read_reg_1492                        |  32|   0|   32|          0|
    |gmem_1_addr_1_reg_1466                             |  64|   0|   64|          0|
    |gmem_1_addr_read_reg_1385                          |  32|   0|   32|          0|
    |i_1_reg_397                                        |  32|   0|   32|          0|
    |i_2_reg_418                                        |  31|   0|   31|          0|
    |i_reg_385                                          |  16|   0|   16|          0|
    |i_reg_385_pp0_iter1_reg                            |  16|   0|   16|          0|
    |icmp_ln26_1_reg_1288                               |   1|   0|    1|          0|
    |icmp_ln26_1_reg_1288_pp0_iter1_reg                 |   1|   0|    1|          0|
    |icmp_ln26_reg_1241                                 |   1|   0|    1|          0|
    |icmp_ln35_1_reg_1328                               |   1|   0|    1|          0|
    |icmp_ln53_1_reg_1483                               |   1|   0|    1|          0|
    |icmp_ln59_reg_1521                                 |   1|   0|    1|          0|
    |icmp_ln59_reg_1521_pp2_iter1_reg                   |   1|   0|    1|          0|
    |icmp_ln72_reg_1587                                 |   1|   0|    1|          0|
    |isNeg_1_reg_1556                                   |   1|   0|    1|          0|
    |isNeg_reg_1410                                     |   1|   0|    1|          0|
    |j_0_lcssa_reg_472                                  |  32|   0|   32|          0|
    |j_1_reg_1508                                       |  32|   0|   32|          0|
    |j_fu_168                                           |  32|   0|   32|          0|
    |mul_reg_1530                                       |  32|   0|   32|          0|
    |p_Repl2_3_reg_1551                                 |  23|   0|   23|          0|
    |p_Repl2_s_reg_1405                                 |  23|   0|   23|          0|
    |p_Result_5_reg_1546                                |   1|   0|    1|          0|
    |p_Result_s_reg_1400                                |   1|   0|    1|          0|
    |p_Val2_6_reg_1432                                  |  32|   0|   32|          0|
    |previous_row_index_1_reg_408                       |  32|   0|   32|          0|
    |previous_row_index_reg_1308                        |  32|   0|   32|          0|
    |reg_519                                            |  32|   0|   32|          0|
    |reg_524                                            |  32|   0|   32|          0|
    |remained_row_index_prev_0_lcssa_reg_494            |  32|   0|   32|          0|
    |remained_row_index_prev_1_reg_430                  |  32|   0|   32|          0|
    |remained_row_index_reg_1577                        |  32|   0|   32|          0|
    |row_index_reg_1342                                 |  32|   0|   32|          0|
    |row_index_reg_1342_pp1_iter2_reg                   |  32|   0|   32|          0|
    |row_indices_diff_local_load_reg_1375               |  32|   0|   32|          0|
    |sub_ln39_reg_1348                                  |  32|   0|   32|          0|
    |trunc_ln53_reg_1455                                |  31|   0|   31|          0|
    |ush_1_reg_1561                                     |   9|   0|    9|          0|
    |ush_reg_1415                                       |   9|   0|    9|          0|
    |val_V_1_reg_1566                                   |  32|   0|   32|          0|
    |val_V_reg_1426                                     |  32|   0|   32|          0|
    |y_all_row_prev_0_lcssa_reg_483                     |  32|   0|   32|          0|
    |y_all_row_prev_1_reg_1420                          |  32|   0|   32|          0|
    |y_all_row_prev_2_reg_440                           |  32|   0|   32|          0|
    |y_all_row_reg_1582                                 |  32|   0|   32|          0|
    |y_previous_break_0_lcssa_reg_460                   |  32|   0|   32|          0|
    |y_previous_break_1_reg_1502                        |  32|   0|   32|          0|
    |y_previous_break_fu_164                            |  32|   0|   32|          0|
    |empty_17_reg_1332                                  |  64|  32|   16|          0|
    |icmp_ln35_1_reg_1328                               |  64|  32|    1|          0|
    |icmp_ln53_1_reg_1483                               |  64|  32|    1|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              |1979|  96| 1805|          0|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  spmv_kernel | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |  spmv_kernel | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  spmv_kernel | return value |
|ap_done                | out |    1| ap_ctrl_hs |  spmv_kernel | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  spmv_kernel | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  spmv_kernel | return value |
|m_axi_gmem_0_AWVALID   | out |    1|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_AWREADY   |  in |    1|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_AWADDR    | out |   64|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_AWID      | out |    1|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_AWLEN     | out |    8|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_AWSIZE    | out |    3|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_AWBURST   | out |    2|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_AWLOCK    | out |    2|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_AWCACHE   | out |    4|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_AWPROT    | out |    3|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_AWQOS     | out |    4|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_AWREGION  | out |    4|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_AWUSER    | out |    1|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_WVALID    | out |    1|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_WREADY    |  in |    1|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_WDATA     | out |   32|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_WSTRB     | out |    4|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_WLAST     | out |    1|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_WID       | out |    1|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_WUSER     | out |    1|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_ARVALID   | out |    1|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_ARREADY   |  in |    1|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_ARADDR    | out |   64|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_ARID      | out |    1|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_ARLEN     | out |    8|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_ARSIZE    | out |    3|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_ARBURST   | out |    2|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_ARLOCK    | out |    2|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_ARCACHE   | out |    4|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_ARPROT    | out |    3|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_ARQOS     | out |    4|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_ARREGION  | out |    4|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_ARUSER    | out |    1|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_RVALID    |  in |    1|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_RREADY    | out |    1|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_RDATA     |  in |   32|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_RLAST     |  in |    1|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_RID       |  in |    1|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_RUSER     |  in |    1|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_RRESP     |  in |    2|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_BVALID    |  in |    1|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_BREADY    | out |    1|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_BRESP     |  in |    2|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_BID       |  in |    1|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_0_BUSER     |  in |    1|    m_axi   |    gmem_0    |    pointer   |
|m_axi_gmem_1_AWVALID   | out |    1|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_AWREADY   |  in |    1|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_AWADDR    | out |   64|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_AWID      | out |    1|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_AWLEN     | out |    8|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_AWSIZE    | out |    3|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_AWBURST   | out |    2|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_AWLOCK    | out |    2|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_AWCACHE   | out |    4|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_AWPROT    | out |    3|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_AWQOS     | out |    4|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_AWREGION  | out |    4|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_AWUSER    | out |    1|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_WVALID    | out |    1|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_WREADY    |  in |    1|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_WDATA     | out |   32|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_WSTRB     | out |    4|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_WLAST     | out |    1|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_WID       | out |    1|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_WUSER     | out |    1|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_ARVALID   | out |    1|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_ARREADY   |  in |    1|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_ARADDR    | out |   64|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_ARID      | out |    1|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_ARLEN     | out |    8|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_ARSIZE    | out |    3|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_ARBURST   | out |    2|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_ARLOCK    | out |    2|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_ARCACHE   | out |    4|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_ARPROT    | out |    3|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_ARQOS     | out |    4|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_ARREGION  | out |    4|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_ARUSER    | out |    1|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_RVALID    |  in |    1|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_RREADY    | out |    1|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_RDATA     |  in |   32|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_RLAST     |  in |    1|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_RID       |  in |    1|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_RUSER     |  in |    1|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_RRESP     |  in |    2|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_BVALID    |  in |    1|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_BREADY    | out |    1|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_BRESP     |  in |    2|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_BID       |  in |    1|    m_axi   |    gmem_1    |    pointer   |
|m_axi_gmem_1_BUSER     |  in |    1|    m_axi   |    gmem_1    |    pointer   |
|values                 |  in |   64|   ap_none  |    values    |    scalar    |
|col_indices            |  in |   64|   ap_none  |  col_indices |    scalar    |
|row_indices            |  in |   64|   ap_none  |  row_indices |    scalar    |
|x                      |  in |   64|   ap_none  |       x      |    scalar    |
|y                      |  in |   64|   ap_none  |       y      |    scalar    |
|n                      |  in |   32|   ap_none  |       n      |    scalar    |
|m                      |  in |   32|   ap_none  |       m      |    scalar    |
|nnz                    |  in |   32|   ap_none  |      nnz     |    scalar    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 10
  * Pipeline-2: initiation interval (II) = 7, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 87
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 10, States = { 27 28 29 30 31 32 33 34 35 36 }
  Pipeline-2 : II = 7, D = 17, States = { 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 37 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 37 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 27 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 77 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 76 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 59 
76 --> 77 
77 --> 78 87 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%m_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m"   --->   Operation 88 'read' 'm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (3.25ns)   --->   "%x_local = alloca i64" [sourcefiles/spmvkernel.cpp:23]   --->   Operation 89 'alloca' 'x_local' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60098> <RAM>
ST_1 : Operation 90 [1/1] (3.25ns)   --->   "%row_indices_diff_local = alloca i64" [sourcefiles/spmvkernel.cpp:24]   --->   Operation 90 'alloca' 'row_indices_diff_local' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60098> <RAM>
ST_1 : Operation 91 [1/1] (2.47ns)   --->   "%icmp_ln26 = icmp_eq  i32 %m_read, i32" [sourcefiles/spmvkernel.cpp:26]   --->   Operation 91 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 92 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_0, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_0"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_1, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_1"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %values, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_2"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %col_indices, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_2"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %row_indices, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_2"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_2"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_2"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %m"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nnz"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nnz, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%nnz_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nnz"   --->   Operation 108 'read' 'nnz_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n"   --->   Operation 109 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%y_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %y"   --->   Operation 110 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x"   --->   Operation 111 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%row_indices_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %row_indices"   --->   Operation 112 'read' 'row_indices_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%col_indices_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %col_indices"   --->   Operation 113 'read' 'col_indices_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%values_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %values"   --->   Operation 114 'read' 'values_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.lr.ph21, void %._crit_edge22" [sourcefiles/spmvkernel.cpp:26]   --->   Operation 115 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_read, i32, i32" [sourcefiles/spmvkernel.cpp:26]   --->   Operation 116 'partselect' 'trunc_ln' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i62 %trunc_ln" [sourcefiles/spmvkernel.cpp:26]   --->   Operation 117 'sext' 'sext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%gmem_0_addr = getelementptr i32 %gmem_0, i64 %sext_ln26" [sourcefiles/spmvkernel.cpp:26]   --->   Operation 118 'getelementptr' 'gmem_0_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 119 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_0_addr, i32 %m_read" [sourcefiles/spmvkernel.cpp:26]   --->   Operation 119 'readreq' 'empty' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 120 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_0_addr, i32 %m_read" [sourcefiles/spmvkernel.cpp:26]   --->   Operation 120 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 121 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_0_addr, i32 %m_read" [sourcefiles/spmvkernel.cpp:26]   --->   Operation 121 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 122 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_0_addr, i32 %m_read" [sourcefiles/spmvkernel.cpp:26]   --->   Operation 122 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 123 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_0_addr, i32 %m_read" [sourcefiles/spmvkernel.cpp:26]   --->   Operation 123 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 124 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_0_addr, i32 %m_read" [sourcefiles/spmvkernel.cpp:26]   --->   Operation 124 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 125 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_0_addr, i32 %m_read" [sourcefiles/spmvkernel.cpp:26]   --->   Operation 125 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 126 [1/1] (1.76ns)   --->   "%br_ln26 = br void %bb35" [sourcefiles/spmvkernel.cpp:26]   --->   Operation 126 'br' 'br_ln26' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 2.47>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%i = phi i16 %add_ln26, void %bb35.split, i16, void %.lr.ph21" [sourcefiles/spmvkernel.cpp:26]   --->   Operation 127 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%i_cast = zext i16 %i" [sourcefiles/spmvkernel.cpp:26]   --->   Operation 128 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 129 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (2.47ns)   --->   "%icmp_ln26_1 = icmp_eq  i32 %i_cast, i32 %m_read" [sourcefiles/spmvkernel.cpp:26]   --->   Operation 130 'icmp' 'icmp_ln26_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (2.07ns)   --->   "%add_ln26 = add i16 %i, i16" [sourcefiles/spmvkernel.cpp:26]   --->   Operation 131 'add' 'add_ln26' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26_1, void %bb35.split, void %._crit_edge22.loopexit" [sourcefiles/spmvkernel.cpp:26]   --->   Operation 132 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 133 [1/1] (7.30ns)   --->   "%gmem_0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_0_addr, i1 %empty" [sourcefiles/spmvkernel.cpp:28]   --->   Operation 133 'read' 'gmem_0_addr_read' <Predicate = (!icmp_ln26_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%i_cast1 = zext i16 %i" [sourcefiles/spmvkernel.cpp:26]   --->   Operation 134 'zext' 'i_cast1' <Predicate = (!icmp_ln26_1)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [sourcefiles/spmvkernel.cpp:26]   --->   Operation 135 'speclooptripcount' 'speclooptripcount_ln26' <Predicate = (!icmp_ln26_1)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [sourcefiles/spmvkernel.cpp:26]   --->   Operation 136 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26_1)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %gmem_0_addr_read" [sourcefiles/spmvkernel.cpp:28]   --->   Operation 137 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln26_1)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%x_local_addr = getelementptr i32 %x_local, i64, i64 %i_cast1" [sourcefiles/spmvkernel.cpp:28]   --->   Operation 138 'getelementptr' 'x_local_addr' <Predicate = (!icmp_ln26_1)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i16 %x_local_addr" [sourcefiles/spmvkernel.cpp:28]   --->   Operation 139 'store' 'store_ln28' <Predicate = (!icmp_ln26_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60098> <RAM>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb35"   --->   Operation 140 'br' 'br_ln0' <Predicate = (!icmp_ln26_1)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge22"   --->   Operation 141 'br' 'br_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %row_indices_read, i32, i32" [sourcefiles/spmvkernel.cpp:33]   --->   Operation 142 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i62 %trunc_ln1" [sourcefiles/spmvkernel.cpp:33]   --->   Operation 143 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%gmem_0_addr_1 = getelementptr i32 %gmem_0, i64 %sext_ln33" [sourcefiles/spmvkernel.cpp:33]   --->   Operation 144 'getelementptr' 'gmem_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [7/7] (7.30ns)   --->   "%previous_row_index_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_0_addr_1, i32, i1 %empty" [sourcefiles/spmvkernel.cpp:33]   --->   Operation 145 'readreq' 'previous_row_index_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 146 [6/7] (7.30ns)   --->   "%previous_row_index_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_0_addr_1, i32, i1 %empty" [sourcefiles/spmvkernel.cpp:33]   --->   Operation 146 'readreq' 'previous_row_index_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 147 [5/7] (7.30ns)   --->   "%previous_row_index_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_0_addr_1, i32, i1 %empty" [sourcefiles/spmvkernel.cpp:33]   --->   Operation 147 'readreq' 'previous_row_index_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 148 [4/7] (7.30ns)   --->   "%previous_row_index_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_0_addr_1, i32, i1 %empty" [sourcefiles/spmvkernel.cpp:33]   --->   Operation 148 'readreq' 'previous_row_index_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 149 [3/7] (7.30ns)   --->   "%previous_row_index_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_0_addr_1, i32, i1 %empty" [sourcefiles/spmvkernel.cpp:33]   --->   Operation 149 'readreq' 'previous_row_index_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 150 [2/7] (7.30ns)   --->   "%previous_row_index_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_0_addr_1, i32, i1 %empty" [sourcefiles/spmvkernel.cpp:33]   --->   Operation 150 'readreq' 'previous_row_index_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 151 [1/7] (7.30ns)   --->   "%previous_row_index_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_0_addr_1, i32, i1 %empty" [sourcefiles/spmvkernel.cpp:33]   --->   Operation 151 'readreq' 'previous_row_index_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 152 [1/1] (7.30ns)   --->   "%previous_row_index = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_0_addr_1, i1 %previous_row_index_req, i1 %empty" [sourcefiles/spmvkernel.cpp:33]   --->   Operation 152 'read' 'previous_row_index' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 153 [1/1] (2.55ns)   --->   "%add = add i32 %n_read, i32"   --->   Operation 153 'add' 'add' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add, i32, i32" [sourcefiles/spmvkernel.cpp:35]   --->   Operation 154 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (2.47ns)   --->   "%icmp_ln35 = icmp_eq  i31 %tmp, i31" [sourcefiles/spmvkernel.cpp:35]   --->   Operation 155 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %.lr.ph16, void %._crit_edge17" [sourcefiles/spmvkernel.cpp:35]   --->   Operation 156 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (3.52ns)   --->   "%add_ln35 = add i64 %row_indices_read, i64" [sourcefiles/spmvkernel.cpp:35]   --->   Operation 157 'add' 'add_ln35' <Predicate = (!icmp_ln35)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln35, i32, i32" [sourcefiles/spmvkernel.cpp:35]   --->   Operation 158 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i62 %trunc_ln2" [sourcefiles/spmvkernel.cpp:35]   --->   Operation 159 'sext' 'sext_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%gmem_0_addr_2 = getelementptr i32 %gmem_0, i64 %sext_ln35" [sourcefiles/spmvkernel.cpp:35]   --->   Operation 160 'getelementptr' 'gmem_0_addr_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 7.30>
ST_20 : Operation 161 [7/7] (7.30ns)   --->   "%empty_16 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_0_addr_2, i32 %n_read, i1 %empty, i1 %previous_row_index_req" [sourcefiles/spmvkernel.cpp:35]   --->   Operation 161 'readreq' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 7.30>
ST_21 : Operation 162 [6/7] (7.30ns)   --->   "%empty_16 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_0_addr_2, i32 %n_read, i1 %empty, i1 %previous_row_index_req" [sourcefiles/spmvkernel.cpp:35]   --->   Operation 162 'readreq' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 19> <Delay = 7.30>
ST_22 : Operation 163 [5/7] (7.30ns)   --->   "%empty_16 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_0_addr_2, i32 %n_read, i1 %empty, i1 %previous_row_index_req" [sourcefiles/spmvkernel.cpp:35]   --->   Operation 163 'readreq' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 20> <Delay = 7.30>
ST_23 : Operation 164 [4/7] (7.30ns)   --->   "%empty_16 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_0_addr_2, i32 %n_read, i1 %empty, i1 %previous_row_index_req" [sourcefiles/spmvkernel.cpp:35]   --->   Operation 164 'readreq' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 7.30>
ST_24 : Operation 165 [3/7] (7.30ns)   --->   "%empty_16 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_0_addr_2, i32 %n_read, i1 %empty, i1 %previous_row_index_req" [sourcefiles/spmvkernel.cpp:35]   --->   Operation 165 'readreq' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 7.30>
ST_25 : Operation 166 [2/7] (7.30ns)   --->   "%empty_16 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_0_addr_2, i32 %n_read, i1 %empty, i1 %previous_row_index_req" [sourcefiles/spmvkernel.cpp:35]   --->   Operation 166 'readreq' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 7.30>
ST_26 : Operation 167 [1/7] (7.30ns)   --->   "%empty_16 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_0_addr_2, i32 %n_read, i1 %empty, i1 %previous_row_index_req" [sourcefiles/spmvkernel.cpp:35]   --->   Operation 167 'readreq' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 168 [1/1] (1.76ns)   --->   "%br_ln35 = br void %bb34" [sourcefiles/spmvkernel.cpp:35]   --->   Operation 168 'br' 'br_ln35' <Predicate = true> <Delay = 1.76>

State 27 <SV = 24> <Delay = 2.55>
ST_27 : Operation 169 [1/1] (0.00ns)   --->   "%i_1 = phi i32 %add_ln35_1, void %bb34.split, i32, void %.lr.ph16" [sourcefiles/spmvkernel.cpp:35]   --->   Operation 169 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 170 [1/1] (0.00ns)   --->   "%previous_row_index_1 = phi i32 %row_index, void %bb34.split, i32 %previous_row_index, void %.lr.ph16"   --->   Operation 170 'phi' 'previous_row_index_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 171 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 171 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 172 [1/1] (2.47ns)   --->   "%icmp_ln35_1 = icmp_eq  i32 %i_1, i32 %add" [sourcefiles/spmvkernel.cpp:35]   --->   Operation 172 'icmp' 'icmp_ln35_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35_1, void %bb34.split, void %._crit_edge17.loopexit" [sourcefiles/spmvkernel.cpp:35]   --->   Operation 173 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 174 [1/1] (0.00ns)   --->   "%empty_17 = trunc i32 %i_1" [sourcefiles/spmvkernel.cpp:35]   --->   Operation 174 'trunc' 'empty_17' <Predicate = (!icmp_ln35_1)> <Delay = 0.00>
ST_27 : Operation 175 [1/1] (2.55ns)   --->   "%add_ln35_1 = add i32, i32 %i_1" [sourcefiles/spmvkernel.cpp:35]   --->   Operation 175 'add' 'add_ln35_1' <Predicate = (!icmp_ln35_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 7.30>
ST_28 : Operation 176 [1/1] (7.30ns)   --->   "%row_index = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_0_addr_2, i1 %empty, i1 %previous_row_index_req, i32 %previous_row_index, i1 %empty_16" [sourcefiles/spmvkernel.cpp:38]   --->   Operation 176 'read' 'row_index' <Predicate = (!icmp_ln35_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 26> <Delay = 2.55>
ST_29 : Operation 177 [1/1] (2.55ns)   --->   "%sub_ln39 = sub i32 %row_index, i32 %previous_row_index_1" [sourcefiles/spmvkernel.cpp:39]   --->   Operation 177 'sub' 'sub_ln39' <Predicate = (!icmp_ln35_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 6.41>
ST_30 : Operation 178 [6/6] (6.41ns)   --->   "%conv = sitofp i32 %sub_ln39" [sourcefiles/spmvkernel.cpp:39]   --->   Operation 178 'sitofp' 'conv' <Predicate = (!icmp_ln35_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 28> <Delay = 6.41>
ST_31 : Operation 179 [5/6] (6.41ns)   --->   "%conv = sitofp i32 %sub_ln39" [sourcefiles/spmvkernel.cpp:39]   --->   Operation 179 'sitofp' 'conv' <Predicate = (!icmp_ln35_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 29> <Delay = 6.41>
ST_32 : Operation 180 [4/6] (6.41ns)   --->   "%conv = sitofp i32 %sub_ln39" [sourcefiles/spmvkernel.cpp:39]   --->   Operation 180 'sitofp' 'conv' <Predicate = (!icmp_ln35_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 30> <Delay = 6.41>
ST_33 : Operation 181 [3/6] (6.41ns)   --->   "%conv = sitofp i32 %sub_ln39" [sourcefiles/spmvkernel.cpp:39]   --->   Operation 181 'sitofp' 'conv' <Predicate = (!icmp_ln35_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 31> <Delay = 6.41>
ST_34 : Operation 182 [2/6] (6.41ns)   --->   "%conv = sitofp i32 %sub_ln39" [sourcefiles/spmvkernel.cpp:39]   --->   Operation 182 'sitofp' 'conv' <Predicate = (!icmp_ln35_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 32> <Delay = 6.41>
ST_35 : Operation 183 [1/6] (6.41ns)   --->   "%conv = sitofp i32 %sub_ln39" [sourcefiles/spmvkernel.cpp:39]   --->   Operation 183 'sitofp' 'conv' <Predicate = (!icmp_ln35_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 33> <Delay = 5.33>
ST_36 : Operation 184 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [sourcefiles/spmvkernel.cpp:33]   --->   Operation 184 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (!icmp_ln35_1)> <Delay = 0.00>
ST_36 : Operation 185 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [sourcefiles/spmvkernel.cpp:33]   --->   Operation 185 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln35_1)> <Delay = 0.00>
ST_36 : Operation 186 [1/1] (2.07ns)   --->   "%add_ln39 = add i16, i16 %empty_17" [sourcefiles/spmvkernel.cpp:39]   --->   Operation 186 'add' 'add_ln39' <Predicate = (!icmp_ln35_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i16 %add_ln39" [sourcefiles/spmvkernel.cpp:39]   --->   Operation 187 'zext' 'zext_ln39' <Predicate = (!icmp_ln35_1)> <Delay = 0.00>
ST_36 : Operation 188 [1/1] (0.00ns)   --->   "%row_indices_diff_local_addr = getelementptr i32 %row_indices_diff_local, i64, i64 %zext_ln39" [sourcefiles/spmvkernel.cpp:39]   --->   Operation 188 'getelementptr' 'row_indices_diff_local_addr' <Predicate = (!icmp_ln35_1)> <Delay = 0.00>
ST_36 : Operation 189 [1/1] (3.25ns)   --->   "%store_ln39 = store i32 %conv, i16 %row_indices_diff_local_addr" [sourcefiles/spmvkernel.cpp:39]   --->   Operation 189 'store' 'store_ln39' <Predicate = (!icmp_ln35_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60098> <RAM>
ST_36 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb34"   --->   Operation 190 'br' 'br_ln0' <Predicate = (!icmp_ln35_1)> <Delay = 0.00>

State 37 <SV = 25> <Delay = 7.30>
ST_37 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge17"   --->   Operation 191 'br' 'br_ln0' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_37 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %values_read, i32, i32" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 192 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i62 %trunc_ln3" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 193 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 194 [1/1] (0.00ns)   --->   "%gmem_0_addr_3 = getelementptr i32 %gmem_0, i64 %sext_ln47" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 194 'getelementptr' 'gmem_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 195 [7/7] (7.30ns)   --->   "%gmem_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_0_addr_3, i32, i1 %empty, i1 %previous_row_index_req, i1 %empty_16" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 195 'readreq' 'gmem_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %col_indices_read, i32, i32" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 196 'partselect' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln47_1 = sext i62 %trunc_ln47_1" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 197 'sext' 'sext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 198 [1/1] (0.00ns)   --->   "%gmem_1_addr = getelementptr i32 %gmem_1, i64 %sext_ln47_1" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 198 'getelementptr' 'gmem_1_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 199 [7/7] (7.30ns)   --->   "%gmem_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_1_addr, i32" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 199 'readreq' 'gmem_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 26> <Delay = 7.30>
ST_38 : Operation 200 [6/7] (7.30ns)   --->   "%gmem_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_0_addr_3, i32, i1 %empty, i1 %previous_row_index_req, i1 %empty_16" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 200 'readreq' 'gmem_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 201 [6/7] (7.30ns)   --->   "%gmem_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_1_addr, i32" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 201 'readreq' 'gmem_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 27> <Delay = 7.30>
ST_39 : Operation 202 [5/7] (7.30ns)   --->   "%gmem_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_0_addr_3, i32, i1 %empty, i1 %previous_row_index_req, i1 %empty_16" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 202 'readreq' 'gmem_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 203 [5/7] (7.30ns)   --->   "%gmem_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_1_addr, i32" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 203 'readreq' 'gmem_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 28> <Delay = 7.30>
ST_40 : Operation 204 [4/7] (7.30ns)   --->   "%gmem_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_0_addr_3, i32, i1 %empty, i1 %previous_row_index_req, i1 %empty_16" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 204 'readreq' 'gmem_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 205 [4/7] (7.30ns)   --->   "%gmem_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_1_addr, i32" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 205 'readreq' 'gmem_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 29> <Delay = 7.30>
ST_41 : Operation 206 [3/7] (7.30ns)   --->   "%gmem_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_0_addr_3, i32, i1 %empty, i1 %previous_row_index_req, i1 %empty_16" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 206 'readreq' 'gmem_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 207 [3/7] (7.30ns)   --->   "%gmem_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_1_addr, i32" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 207 'readreq' 'gmem_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 30> <Delay = 7.30>
ST_42 : Operation 208 [2/7] (7.30ns)   --->   "%gmem_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_0_addr_3, i32, i1 %empty, i1 %previous_row_index_req, i1 %empty_16" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 208 'readreq' 'gmem_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 209 [2/7] (7.30ns)   --->   "%gmem_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_1_addr, i32" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 209 'readreq' 'gmem_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 210 [1/1] (0.00ns)   --->   "%row_indices_diff_local_addr_1 = getelementptr i32 %row_indices_diff_local, i64, i64" [sourcefiles/spmvkernel.cpp:49]   --->   Operation 210 'getelementptr' 'row_indices_diff_local_addr_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 211 [2/2] (3.25ns)   --->   "%row_indices_diff_local_load = load i16 %row_indices_diff_local_addr_1" [sourcefiles/spmvkernel.cpp:49]   --->   Operation 211 'load' 'row_indices_diff_local_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60098> <RAM>

State 43 <SV = 31> <Delay = 7.30>
ST_43 : Operation 212 [1/7] (7.30ns)   --->   "%gmem_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_0_addr_3, i32, i1 %empty, i1 %previous_row_index_req, i1 %empty_16" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 212 'readreq' 'gmem_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 213 [1/7] (7.30ns)   --->   "%gmem_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_1_addr, i32" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 213 'readreq' 'gmem_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 214 [1/2] (3.25ns)   --->   "%row_indices_diff_local_load = load i16 %row_indices_diff_local_addr_1" [sourcefiles/spmvkernel.cpp:49]   --->   Operation 214 'load' 'row_indices_diff_local_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60098> <RAM>

State 44 <SV = 32> <Delay = 7.30>
ST_44 : Operation 215 [1/1] (7.30ns)   --->   "%gmem_0_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_0_addr_3, i1 %gmem_0_load_req, i1 %empty, i1 %previous_row_index_req, i32 %previous_row_index, i1 %empty_16" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 215 'read' 'gmem_0_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 216 [1/1] (7.30ns)   --->   "%gmem_1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_1_addr, i1 %gmem_1_load_req" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 216 'read' 'gmem_1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 217 [5/5] (7.25ns)   --->   "%f = fadd i32 %row_indices_diff_local_load, i32" [sourcefiles/spmvkernel.cpp:49]   --->   Operation 217 'fadd' 'f' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 33> <Delay = 7.25>
ST_45 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i32 %gmem_1_addr_read" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 218 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 219 [1/1] (0.00ns)   --->   "%x_local_addr_1 = getelementptr i32 %x_local, i64, i64 %zext_ln47" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 219 'getelementptr' 'x_local_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 220 [2/2] (3.25ns)   --->   "%x_local_load = load i16 %x_local_addr_1" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 220 'load' 'x_local_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60098> <RAM>
ST_45 : Operation 221 [4/5] (7.25ns)   --->   "%f = fadd i32 %row_indices_diff_local_load, i32" [sourcefiles/spmvkernel.cpp:49]   --->   Operation 221 'fadd' 'f' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 34> <Delay = 7.25>
ST_46 : Operation 222 [1/2] (3.25ns)   --->   "%x_local_load = load i16 %x_local_addr_1" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 222 'load' 'x_local_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60098> <RAM>
ST_46 : Operation 223 [3/5] (7.25ns)   --->   "%f = fadd i32 %row_indices_diff_local_load, i32" [sourcefiles/spmvkernel.cpp:49]   --->   Operation 223 'fadd' 'f' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 35> <Delay = 7.25>
ST_47 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i32 %gmem_0_addr_3_read" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 224 'bitcast' 'bitcast_ln47' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 225 [4/4] (5.70ns)   --->   "%y_all_row_prev_1 = fmul i32 %bitcast_ln47, i32 %x_local_load" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 225 'fmul' 'y_all_row_prev_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 226 [2/5] (7.25ns)   --->   "%f = fadd i32 %row_indices_diff_local_load, i32" [sourcefiles/spmvkernel.cpp:49]   --->   Operation 226 'fadd' 'f' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 36> <Delay = 7.25>
ST_48 : Operation 227 [3/4] (5.70ns)   --->   "%y_all_row_prev_1 = fmul i32 %bitcast_ln47, i32 %x_local_load" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 227 'fmul' 'y_all_row_prev_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 228 [1/5] (7.25ns)   --->   "%f = fadd i32 %row_indices_diff_local_load, i32" [sourcefiles/spmvkernel.cpp:49]   --->   Operation 228 'fadd' 'f' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 37> <Delay = 5.70>
ST_49 : Operation 229 [2/4] (5.70ns)   --->   "%y_all_row_prev_1 = fmul i32 %bitcast_ln47, i32 %x_local_load" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 229 'fmul' 'y_all_row_prev_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 230 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast i32 %f" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:311]   --->   Operation 230 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 231 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32"   --->   Operation 231 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 232 [1/1] (0.00ns)   --->   "%p_Repl2_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_Val2_s, i32, i32"   --->   Operation 232 'partselect' 'p_Repl2_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 233 [1/1] (0.00ns)   --->   "%p_Repl2_s = trunc i32 %p_Val2_s"   --->   Operation 233 'trunc' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i8 %p_Repl2_4" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:340]   --->   Operation 234 'zext' 'zext_ln340' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 235 [1/1] (1.91ns)   --->   "%add_ln340 = add i9, i9 %zext_ln340" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:340]   --->   Operation 235 'add' 'add_ln340' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 236 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln340, i32"   --->   Operation 236 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 237 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8, i8 %p_Repl2_4"   --->   Operation 237 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 238 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 239 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln340"   --->   Operation 239 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 50 <SV = 38> <Delay = 5.70>
ST_50 : Operation 240 [1/4] (5.70ns)   --->   "%y_all_row_prev_1 = fmul i32 %bitcast_ln47, i32 %x_local_load" [sourcefiles/spmvkernel.cpp:47]   --->   Operation 240 'fmul' 'y_all_row_prev_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 241 [1/1] (0.00ns)   --->   "%mantissa_V = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1, i23 %p_Repl2_s, i1"   --->   Operation 241 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117]   --->   Operation 242 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 243 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 243 'sext' 'sh_prom_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 244 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_cast_cast_cast"   --->   Operation 244 'zext' 'sh_prom_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%r_V = lshr i79 %zext_ln15, i79 %sh_prom_i_i_i_cast_cast_cast_cast"   --->   Operation 245 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%r_V_1 = shl i79 %zext_ln15, i79 %sh_prom_i_i_i_cast_cast_cast_cast"   --->   Operation 246 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32"   --->   Operation 247 'bitselect' 'tmp_5' <Predicate = (isNeg)> <Delay = 0.00>
ST_50 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln662 = zext i1 %tmp_5"   --->   Operation 248 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_50 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_1, i32, i32"   --->   Operation 249 'partselect' 'tmp_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_50 : Operation 250 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_V = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_1"   --->   Operation 250 'select' 'val_V' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 51 <SV = 39> <Delay = 5.21>
ST_51 : Operation 251 [1/1] (2.55ns)   --->   "%result_V_1 = sub i32, i32 %val_V"   --->   Operation 251 'sub' 'result_V_1' <Predicate = (p_Result_s)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 252 [1/1] (0.69ns)   --->   "%p_Val2_6 = select i1 %p_Result_s, i32 %result_V_1, i32 %val_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117]   --->   Operation 252 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %nnz_read, i32, i32" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 253 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 254 [1/1] (2.47ns)   --->   "%icmp_ln53 = icmp_sgt  i31 %tmp_6, i31" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 254 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 255 [1/1] (1.76ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %._crit_edge, void %.lr.ph" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 255 'br' 'br_ln53' <Predicate = true> <Delay = 1.76>
ST_51 : Operation 256 [1/1] (0.00ns)   --->   "%y_previous_break = alloca i32"   --->   Operation 256 'alloca' 'y_previous_break' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_51 : Operation 257 [1/1] (0.00ns)   --->   "%j = alloca i32"   --->   Operation 257 'alloca' 'j' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_51 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i32 %nnz_read" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 258 'trunc' 'trunc_ln53' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_51 : Operation 259 [1/1] (2.55ns)   --->   "%add_ln53 = add i32, i32 %nnz_read" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 259 'add' 'add_ln53' <Predicate = (icmp_ln53)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 260 [1/1] (3.52ns)   --->   "%add_ln53_1 = add i64, i64 %values_read" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 260 'add' 'add_ln53_1' <Predicate = (icmp_ln53)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln53_1, i32, i32" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 261 'partselect' 'trunc_ln4' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_51 : Operation 262 [1/1] (3.52ns)   --->   "%add_ln53_2 = add i64, i64 %col_indices_read" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 262 'add' 'add_ln53_2' <Predicate = (icmp_ln53)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln53_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln53_2, i32, i32" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 263 'partselect' 'trunc_ln53_1' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_51 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i62 %trunc_ln53_1" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 264 'sext' 'sext_ln53' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_51 : Operation 265 [1/1] (0.00ns)   --->   "%gmem_1_addr_1 = getelementptr i32 %gmem_1, i64 %sext_ln53" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 265 'getelementptr' 'gmem_1_addr_1' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_51 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i62 %trunc_ln4" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 266 'sext' 'sext_ln57' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_51 : Operation 267 [1/1] (0.00ns)   --->   "%gmem_0_addr_4 = getelementptr i32 %gmem_0, i64 %sext_ln57" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 267 'getelementptr' 'gmem_0_addr_4' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_51 : Operation 268 [1/1] (1.76ns)   --->   "%store_ln53 = store i32, i32 %j" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 268 'store' 'store_ln53' <Predicate = (icmp_ln53)> <Delay = 1.76>
ST_51 : Operation 269 [1/1] (1.76ns)   --->   "%store_ln53 = store i32, i32 %y_previous_break" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 269 'store' 'store_ln53' <Predicate = (icmp_ln53)> <Delay = 1.76>

State 52 <SV = 40> <Delay = 7.30>
ST_52 : Operation 270 [7/7] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_1_addr_1, i32 %add_ln53, i1 %gmem_1_load_req" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 270 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i31 %trunc_ln53" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 271 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 272 [7/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_0_addr_4, i32 %zext_ln53, i1 %empty, i1 %previous_row_index_req, i1 %empty_16, i1 %gmem_0_load_req" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 272 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 41> <Delay = 7.30>
ST_53 : Operation 273 [6/7] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_1_addr_1, i32 %add_ln53, i1 %gmem_1_load_req" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 273 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 274 [6/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_0_addr_4, i32 %zext_ln53, i1 %empty, i1 %previous_row_index_req, i1 %empty_16, i1 %gmem_0_load_req" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 274 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 42> <Delay = 7.30>
ST_54 : Operation 275 [5/7] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_1_addr_1, i32 %add_ln53, i1 %gmem_1_load_req" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 275 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 276 [5/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_0_addr_4, i32 %zext_ln53, i1 %empty, i1 %previous_row_index_req, i1 %empty_16, i1 %gmem_0_load_req" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 276 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 43> <Delay = 7.30>
ST_55 : Operation 277 [4/7] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_1_addr_1, i32 %add_ln53, i1 %gmem_1_load_req" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 277 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 278 [4/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_0_addr_4, i32 %zext_ln53, i1 %empty, i1 %previous_row_index_req, i1 %empty_16, i1 %gmem_0_load_req" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 278 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 44> <Delay = 7.30>
ST_56 : Operation 279 [3/7] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_1_addr_1, i32 %add_ln53, i1 %gmem_1_load_req" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 279 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 280 [3/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_0_addr_4, i32 %zext_ln53, i1 %empty, i1 %previous_row_index_req, i1 %empty_16, i1 %gmem_0_load_req" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 280 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 45> <Delay = 7.30>
ST_57 : Operation 281 [2/7] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_1_addr_1, i32 %add_ln53, i1 %gmem_1_load_req" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 281 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 282 [2/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_0_addr_4, i32 %zext_ln53, i1 %empty, i1 %previous_row_index_req, i1 %empty_16, i1 %gmem_0_load_req" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 282 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 46> <Delay = 7.30>
ST_58 : Operation 283 [1/7] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_1_addr_1, i32 %add_ln53, i1 %gmem_1_load_req" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 283 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 284 [1/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_0_addr_4, i32 %zext_ln53, i1 %empty, i1 %previous_row_index_req, i1 %empty_16, i1 %gmem_0_load_req" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 284 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 285 [1/1] (1.76ns)   --->   "%br_ln53 = br void %bb33" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 285 'br' 'br_ln53' <Predicate = true> <Delay = 1.76>

State 59 <SV = 47> <Delay = 2.47>
ST_59 : Operation 286 [1/1] (0.00ns)   --->   "%i_2 = phi i31, void %.lr.ph, i31 %add_ln53_3, void %bb33.split._crit_edge" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 286 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 287 [1/1] (2.47ns)   --->   "%icmp_ln53_1 = icmp_eq  i31 %i_2, i31 %trunc_ln53" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 287 'icmp' 'icmp_ln53_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53_1, void %bb33.split, void %._crit_edge.loopexit" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 288 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 60 <SV = 48> <Delay = 7.30>
ST_60 : Operation 289 [1/1] (7.30ns)   --->   "%gmem_0_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_0_addr_4, i1 %empty, i1 %previous_row_index_req, i32 %previous_row_index, i1 %empty_16, i1 %gmem_0_load_req, i32 %gmem_0_addr_3_read, i1 %p_rd_req" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 289 'read' 'gmem_0_addr_4_read' <Predicate = (!icmp_ln53_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 290 [1/1] (7.30ns)   --->   "%gmem_1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_1_addr_1, i1 %gmem_1_load_req, i32 %gmem_1_addr_read, i1 %empty_18" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 290 'read' 'gmem_1_addr_1_read' <Predicate = (!icmp_ln53_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 49> <Delay = 3.25>
ST_61 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i32 %gmem_1_addr_1_read" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 291 'zext' 'zext_ln57' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>
ST_61 : Operation 292 [1/1] (0.00ns)   --->   "%x_local_addr_2 = getelementptr i32 %x_local, i64, i64 %zext_ln57" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 292 'getelementptr' 'x_local_addr_2' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>
ST_61 : Operation 293 [2/2] (3.25ns)   --->   "%x_local_load_1 = load i16 %x_local_addr_2" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 293 'load' 'x_local_load_1' <Predicate = (!icmp_ln53_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60098> <RAM>

State 62 <SV = 50> <Delay = 3.25>
ST_62 : Operation 294 [1/2] (3.25ns)   --->   "%x_local_load_1 = load i16 %x_local_addr_2" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 294 'load' 'x_local_load_1' <Predicate = (!icmp_ln53_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60098> <RAM>

State 63 <SV = 51> <Delay = 5.70>
ST_63 : Operation 295 [1/1] (0.00ns)   --->   "%remained_row_index_prev_1 = phi i32 %p_Val2_6, void %.lr.ph, i32 %remained_row_index, void %bb33.split._crit_edge"   --->   Operation 295 'phi' 'remained_row_index_prev_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 296 [1/1] (0.00ns)   --->   "%y_all_row_prev_2 = phi i32 %y_all_row_prev_1, void %.lr.ph, i32 %y_all_row, void %bb33.split._crit_edge"   --->   Operation 296 'phi' 'y_all_row_prev_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 297 [1/1] (0.00ns)   --->   "%y_previous_break_1 = load i32 %y_previous_break, void %store_ln53"   --->   Operation 297 'load' 'y_previous_break_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 298 [1/1] (0.00ns)   --->   "%j_1 = load i32 %j, void %store_ln53" [sourcefiles/spmvkernel.cpp:63]   --->   Operation 298 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 299 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i32 %gmem_0_addr_4_read" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 299 'bitcast' 'bitcast_ln57' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>
ST_63 : Operation 300 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln57, i32 %x_local_load_1" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 300 'fmul' 'mul' <Predicate = (!icmp_ln53_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 52> <Delay = 5.70>
ST_64 : Operation 301 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln57, i32 %x_local_load_1" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 301 'fmul' 'mul' <Predicate = (!icmp_ln53_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 302 [1/1] (2.47ns)   --->   "%icmp_ln59 = icmp_eq  i32 %remained_row_index_prev_1, i32" [sourcefiles/spmvkernel.cpp:59]   --->   Operation 302 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln53_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 303 [1/1] (1.76ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %bb33.split._crit_edge, void %bb" [sourcefiles/spmvkernel.cpp:59]   --->   Operation 303 'br' 'br_ln59' <Predicate = (!icmp_ln53_1)> <Delay = 1.76>

State 65 <SV = 53> <Delay = 7.25>
ST_65 : Operation 304 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln57, i32 %x_local_load_1" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 304 'fmul' 'mul' <Predicate = (!icmp_ln53_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 305 [5/5] (7.25ns)   --->   "%sub = fsub i32 %y_all_row_prev_2, i32 %y_previous_break_1" [sourcefiles/spmvkernel.cpp:61]   --->   Operation 305 'fsub' 'sub' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 306 [1/1] (2.55ns)   --->   "%j_2 = add i32, i32 %j_1" [sourcefiles/spmvkernel.cpp:63]   --->   Operation 306 'add' 'j_2' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 307 [1/1] (1.76ns)   --->   "%store_ln65 = store i32 %j_2, i32 %j, void %store_ln53, i32 %j_1" [sourcefiles/spmvkernel.cpp:65]   --->   Operation 307 'store' 'store_ln65' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 1.76>
ST_65 : Operation 308 [1/1] (1.76ns)   --->   "%store_ln65 = store i32 %y_all_row_prev_2, i32 %y_previous_break, void %store_ln53, i32 %y_previous_break_1" [sourcefiles/spmvkernel.cpp:65]   --->   Operation 308 'store' 'store_ln65' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 1.76>
ST_65 : Operation 309 [1/1] (2.52ns)   --->   "%add_ln53_3 = add i31 %i_2, i31" [sourcefiles/spmvkernel.cpp:53]   --->   Operation 309 'add' 'add_ln53_3' <Predicate = (!icmp_ln53_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 54> <Delay = 7.25>
ST_66 : Operation 310 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln57, i32 %x_local_load_1" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 310 'fmul' 'mul' <Predicate = (!icmp_ln53_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 311 [4/5] (7.25ns)   --->   "%sub = fsub i32 %y_all_row_prev_2, i32 %y_previous_break_1" [sourcefiles/spmvkernel.cpp:61]   --->   Operation 311 'fsub' 'sub' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 312 [1/1] (2.55ns)   --->   "%add_ln61 = add i32, i32 %j_1" [sourcefiles/spmvkernel.cpp:61]   --->   Operation 312 'add' 'add_ln61' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln61, i2" [sourcefiles/spmvkernel.cpp:61]   --->   Operation 313 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i34 %shl_ln" [sourcefiles/spmvkernel.cpp:61]   --->   Operation 314 'zext' 'zext_ln61' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 315 [1/1] (3.52ns)   --->   "%add_ln61_1 = add i64 %y_read, i64 %zext_ln61" [sourcefiles/spmvkernel.cpp:61]   --->   Operation 315 'add' 'add_ln61_1' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln61_1, i32, i32" [sourcefiles/spmvkernel.cpp:61]   --->   Operation 316 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i62 %trunc_ln5" [sourcefiles/spmvkernel.cpp:61]   --->   Operation 317 'sext' 'sext_ln61' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 318 [1/1] (0.00ns)   --->   "%gmem_0_addr_5 = getelementptr i32 %gmem_0, i64 %sext_ln61" [sourcefiles/spmvkernel.cpp:61]   --->   Operation 318 'getelementptr' 'gmem_0_addr_5' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i32 %j_1" [sourcefiles/spmvkernel.cpp:63]   --->   Operation 319 'zext' 'zext_ln63' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 320 [1/1] (0.00ns)   --->   "%row_indices_diff_local_addr_2 = getelementptr i32 %row_indices_diff_local, i64, i64 %zext_ln63" [sourcefiles/spmvkernel.cpp:63]   --->   Operation 320 'getelementptr' 'row_indices_diff_local_addr_2' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 321 [2/2] (3.25ns)   --->   "%f_1 = load i16 %row_indices_diff_local_addr_2" [sourcefiles/spmvkernel.cpp:63]   --->   Operation 321 'load' 'f_1' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60098> <RAM>

State 67 <SV = 55> <Delay = 7.25>
ST_67 : Operation 322 [5/5] (7.25ns)   --->   "%y_all_row = fadd i32 %y_all_row_prev_2, i32 %mul" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 322 'fadd' 'y_all_row' <Predicate = (!icmp_ln53_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 323 [3/5] (7.25ns)   --->   "%sub = fsub i32 %y_all_row_prev_2, i32 %y_previous_break_1" [sourcefiles/spmvkernel.cpp:61]   --->   Operation 323 'fsub' 'sub' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 324 [1/2] (3.25ns)   --->   "%f_1 = load i16 %row_indices_diff_local_addr_2" [sourcefiles/spmvkernel.cpp:63]   --->   Operation 324 'load' 'f_1' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60098> <RAM>
ST_67 : Operation 325 [1/1] (0.00ns)   --->   "%p_Val2_3 = bitcast i32 %f_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:311]   --->   Operation 325 'bitcast' 'p_Val2_3' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 326 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_3, i32"   --->   Operation 326 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 327 [1/1] (0.00ns)   --->   "%p_Repl2_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_Val2_3, i32, i32"   --->   Operation 327 'partselect' 'p_Repl2_5' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 328 [1/1] (0.00ns)   --->   "%p_Repl2_3 = trunc i32 %p_Val2_3"   --->   Operation 328 'trunc' 'p_Repl2_3' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln340_1 = zext i8 %p_Repl2_5" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:340]   --->   Operation 329 'zext' 'zext_ln340_1' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 330 [1/1] (1.91ns)   --->   "%add_ln340_1 = add i9, i9 %zext_ln340_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:340]   --->   Operation 330 'add' 'add_ln340_1' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 331 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln340_1, i32"   --->   Operation 331 'bitselect' 'isNeg_1' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 332 [1/1] (1.91ns)   --->   "%sub_ln1311_1 = sub i8, i8 %p_Repl2_5"   --->   Operation 332 'sub' 'sub_ln1311_1' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i8 %sub_ln1311_1"   --->   Operation 333 'sext' 'sext_ln1311_1' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 334 [1/1] (0.96ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_1, i9 %add_ln340_1"   --->   Operation 334 'select' 'ush_1' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 68 <SV = 56> <Delay = 7.25>
ST_68 : Operation 335 [4/5] (7.25ns)   --->   "%y_all_row = fadd i32 %y_all_row_prev_2, i32 %mul" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 335 'fadd' 'y_all_row' <Predicate = (!icmp_ln53_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 336 [2/5] (7.25ns)   --->   "%sub = fsub i32 %y_all_row_prev_2, i32 %y_previous_break_1" [sourcefiles/spmvkernel.cpp:61]   --->   Operation 336 'fsub' 'sub' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 337 [1/1] (0.00ns)   --->   "%mantissa_V_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1, i23 %p_Repl2_3, i1"   --->   Operation 337 'bitconcatenate' 'mantissa_V_1' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_V_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117]   --->   Operation 338 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 339 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i14_cast_cast_cast = sext i9 %ush_1"   --->   Operation 339 'sext' 'sh_prom_i_i_i14_cast_cast_cast' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 340 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i14_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i14_cast_cast_cast"   --->   Operation 340 'zext' 'sh_prom_i_i_i14_cast_cast_cast_cast' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%r_V_2 = lshr i79 %zext_ln15_1, i79 %sh_prom_i_i_i14_cast_cast_cast_cast"   --->   Operation 341 'lshr' 'r_V_2' <Predicate = (!icmp_ln53_1 & icmp_ln59 & isNeg_1)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%r_V_3 = shl i79 %zext_ln15_1, i79 %sh_prom_i_i_i14_cast_cast_cast_cast"   --->   Operation 342 'shl' 'r_V_3' <Predicate = (!icmp_ln53_1 & icmp_ln59 & !isNeg_1)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_2, i32"   --->   Operation 343 'bitselect' 'tmp_9' <Predicate = (!icmp_ln53_1 & icmp_ln59 & isNeg_1)> <Delay = 0.00>
ST_68 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%zext_ln662_1 = zext i1 %tmp_9"   --->   Operation 344 'zext' 'zext_ln662_1' <Predicate = (!icmp_ln53_1 & icmp_ln59 & isNeg_1)> <Delay = 0.00>
ST_68 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_3, i32, i32"   --->   Operation 345 'partselect' 'tmp_3' <Predicate = (!icmp_ln53_1 & icmp_ln59 & !isNeg_1)> <Delay = 0.00>
ST_68 : Operation 346 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_V_1 = select i1 %isNeg_1, i32 %zext_ln662_1, i32 %tmp_3"   --->   Operation 346 'select' 'val_V_1' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 69 <SV = 57> <Delay = 7.30>
ST_69 : Operation 347 [3/5] (7.25ns)   --->   "%y_all_row = fadd i32 %y_all_row_prev_2, i32 %mul" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 347 'fadd' 'y_all_row' <Predicate = (!icmp_ln53_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 348 [1/5] (7.25ns)   --->   "%sub = fsub i32 %y_all_row_prev_2, i32 %y_previous_break_1" [sourcefiles/spmvkernel.cpp:61]   --->   Operation 348 'fsub' 'sub' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 349 [1/1] (7.30ns)   --->   "%gmem_0_addr_5_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i64 %gmem_0_addr_5, i32" [sourcefiles/spmvkernel.cpp:61]   --->   Operation 349 'writereq' 'gmem_0_addr_5_req' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 350 [1/1] (2.55ns)   --->   "%result_V_3 = sub i32, i32 %val_V_1"   --->   Operation 350 'sub' 'result_V_3' <Predicate = (!icmp_ln53_1 & icmp_ln59 & p_Result_5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 351 [1/1] (0.69ns)   --->   "%p_Val2_7 = select i1 %p_Result_5, i32 %result_V_3, i32 %val_V_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117]   --->   Operation 351 'select' 'p_Val2_7' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 352 [1/1] (1.76ns)   --->   "%br_ln65 = br void %bb33.split._crit_edge" [sourcefiles/spmvkernel.cpp:65]   --->   Operation 352 'br' 'br_ln65' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 1.76>

State 70 <SV = 58> <Delay = 7.30>
ST_70 : Operation 353 [2/5] (7.25ns)   --->   "%y_all_row = fadd i32 %y_all_row_prev_2, i32 %mul" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 353 'fadd' 'y_all_row' <Predicate = (!icmp_ln53_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 354 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %sub" [sourcefiles/spmvkernel.cpp:61]   --->   Operation 354 'bitcast' 'bitcast_ln61' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 0.00>
ST_70 : Operation 355 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i32P, i64 %gmem_0_addr_5, i32 %bitcast_ln61, i4, i1 %gmem_0_addr_5_req, i1 %empty, i1 %previous_row_index_req, i1 %empty_16, i1 %gmem_0_load_req, i1 %p_rd_req" [sourcefiles/spmvkernel.cpp:61]   --->   Operation 355 'write' 'write_ln61' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node remained_row_index)   --->   "%remained_row_index_1 = phi i32 %p_Val2_7, void %bb, i32 %remained_row_index_prev_1, void %bb33.split"   --->   Operation 356 'phi' 'remained_row_index_1' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>
ST_70 : Operation 357 [1/1] (2.55ns) (out node of the LUT)   --->   "%remained_row_index = add i32 %remained_row_index_1, i32" [sourcefiles/spmvkernel.cpp:67]   --->   Operation 357 'add' 'remained_row_index' <Predicate = (!icmp_ln53_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb33"   --->   Operation 358 'br' 'br_ln0' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>

State 71 <SV = 59> <Delay = 7.30>
ST_71 : Operation 359 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [sourcefiles/spmvkernel.cpp:45]   --->   Operation 359 'specpipeline' 'specpipeline_ln45' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>
ST_71 : Operation 360 [1/1] (0.00ns)   --->   "%speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [sourcefiles/spmvkernel.cpp:45]   --->   Operation 360 'speclooptripcount' 'speclooptripcount_ln45' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>
ST_71 : Operation 361 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [sourcefiles/spmvkernel.cpp:45]   --->   Operation 361 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>
ST_71 : Operation 362 [1/5] (7.25ns)   --->   "%y_all_row = fadd i32 %y_all_row_prev_2, i32 %mul" [sourcefiles/spmvkernel.cpp:57]   --->   Operation 362 'fadd' 'y_all_row' <Predicate = (!icmp_ln53_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 363 [5/5] (7.30ns)   --->   "%gmem_0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_0_addr_5, void %write_ln61" [sourcefiles/spmvkernel.cpp:61]   --->   Operation 363 'writeresp' 'gmem_0_addr_5_resp' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 60> <Delay = 7.30>
ST_72 : Operation 364 [4/5] (7.30ns)   --->   "%gmem_0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_0_addr_5, void %write_ln61" [sourcefiles/spmvkernel.cpp:61]   --->   Operation 364 'writeresp' 'gmem_0_addr_5_resp' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 61> <Delay = 7.30>
ST_73 : Operation 365 [3/5] (7.30ns)   --->   "%gmem_0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_0_addr_5, void %write_ln61" [sourcefiles/spmvkernel.cpp:61]   --->   Operation 365 'writeresp' 'gmem_0_addr_5_resp' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 62> <Delay = 7.30>
ST_74 : Operation 366 [2/5] (7.30ns)   --->   "%gmem_0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_0_addr_5, void %write_ln61" [sourcefiles/spmvkernel.cpp:61]   --->   Operation 366 'writeresp' 'gmem_0_addr_5_resp' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 63> <Delay = 7.30>
ST_75 : Operation 367 [1/5] (7.30ns)   --->   "%gmem_0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_0_addr_5, void %write_ln61" [sourcefiles/spmvkernel.cpp:61]   --->   Operation 367 'writeresp' 'gmem_0_addr_5_resp' <Predicate = (!icmp_ln53_1 & icmp_ln59)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 52> <Delay = 1.76>
ST_76 : Operation 368 [1/1] (1.76ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 368 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 77 <SV = 53> <Delay = 7.25>
ST_77 : Operation 369 [1/1] (0.00ns)   --->   "%y_previous_break_0_lcssa = phi i32, void %._crit_edge17, i32 %y_previous_break_1, void %._crit_edge.loopexit"   --->   Operation 369 'phi' 'y_previous_break_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 370 [1/1] (0.00ns)   --->   "%j_0_lcssa = phi i32, void %._crit_edge17, i32 %j_1, void %._crit_edge.loopexit"   --->   Operation 370 'phi' 'j_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 371 [1/1] (0.00ns)   --->   "%y_all_row_prev_0_lcssa = phi i32 %y_all_row_prev_1, void %._crit_edge17, i32 %y_all_row_prev_2, void %._crit_edge.loopexit"   --->   Operation 371 'phi' 'y_all_row_prev_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln72)   --->   "%remained_row_index_prev_0_lcssa = phi i32 %p_Val2_6, void %._crit_edge17, i32 %remained_row_index_prev_1, void %._crit_edge.loopexit"   --->   Operation 372 'phi' 'remained_row_index_prev_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 373 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln72 = icmp_eq  i32 %remained_row_index_prev_0_lcssa, i32" [sourcefiles/spmvkernel.cpp:72]   --->   Operation 373 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %._crit_edge._crit_edge, void" [sourcefiles/spmvkernel.cpp:72]   --->   Operation 374 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 375 [5/5] (7.25ns)   --->   "%sub1 = fsub i32 %y_all_row_prev_0_lcssa, i32 %y_previous_break_0_lcssa" [sourcefiles/spmvkernel.cpp:74]   --->   Operation 375 'fsub' 'sub1' <Predicate = (icmp_ln72)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 376 [1/1] (2.55ns)   --->   "%add_ln74 = add i32 %j_0_lcssa, i32" [sourcefiles/spmvkernel.cpp:74]   --->   Operation 376 'add' 'add_ln74' <Predicate = (icmp_ln72)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 377 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln74, i2" [sourcefiles/spmvkernel.cpp:74]   --->   Operation 377 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_77 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i34 %shl_ln1" [sourcefiles/spmvkernel.cpp:74]   --->   Operation 378 'zext' 'zext_ln74' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_77 : Operation 379 [1/1] (3.52ns)   --->   "%add_ln74_1 = add i64 %zext_ln74, i64 %y_read" [sourcefiles/spmvkernel.cpp:74]   --->   Operation 379 'add' 'add_ln74_1' <Predicate = (icmp_ln72)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln74_1, i32, i32" [sourcefiles/spmvkernel.cpp:74]   --->   Operation 380 'partselect' 'trunc_ln6' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_77 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln74 = sext i62 %trunc_ln6" [sourcefiles/spmvkernel.cpp:74]   --->   Operation 381 'sext' 'sext_ln74' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_77 : Operation 382 [1/1] (0.00ns)   --->   "%gmem_0_addr_6 = getelementptr i32 %gmem_0, i64 %sext_ln74" [sourcefiles/spmvkernel.cpp:74]   --->   Operation 382 'getelementptr' 'gmem_0_addr_6' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 78 <SV = 54> <Delay = 7.30>
ST_78 : Operation 383 [4/5] (7.25ns)   --->   "%sub1 = fsub i32 %y_all_row_prev_0_lcssa, i32 %y_previous_break_0_lcssa" [sourcefiles/spmvkernel.cpp:74]   --->   Operation 383 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 384 [1/1] (7.30ns)   --->   "%gmem_0_addr_6_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i64 %gmem_0_addr_6, i32" [sourcefiles/spmvkernel.cpp:74]   --->   Operation 384 'writereq' 'gmem_0_addr_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 55> <Delay = 7.25>
ST_79 : Operation 385 [3/5] (7.25ns)   --->   "%sub1 = fsub i32 %y_all_row_prev_0_lcssa, i32 %y_previous_break_0_lcssa" [sourcefiles/spmvkernel.cpp:74]   --->   Operation 385 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 56> <Delay = 7.25>
ST_80 : Operation 386 [2/5] (7.25ns)   --->   "%sub1 = fsub i32 %y_all_row_prev_0_lcssa, i32 %y_previous_break_0_lcssa" [sourcefiles/spmvkernel.cpp:74]   --->   Operation 386 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 57> <Delay = 7.25>
ST_81 : Operation 387 [1/5] (7.25ns)   --->   "%sub1 = fsub i32 %y_all_row_prev_0_lcssa, i32 %y_previous_break_0_lcssa" [sourcefiles/spmvkernel.cpp:74]   --->   Operation 387 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 58> <Delay = 7.30>
ST_82 : Operation 388 [1/1] (0.00ns)   --->   "%bitcast_ln74 = bitcast i32 %sub1" [sourcefiles/spmvkernel.cpp:74]   --->   Operation 388 'bitcast' 'bitcast_ln74' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 389 [1/1] (7.30ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.m_axi.i32P, i64 %gmem_0_addr_6, i32 %bitcast_ln74, i4, i1 %gmem_0_addr_6_req, i1 %empty, i1 %previous_row_index_req, i1 %empty_16, i1 %gmem_0_load_req, i1 %p_rd_req" [sourcefiles/spmvkernel.cpp:74]   --->   Operation 389 'write' 'write_ln74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 59> <Delay = 7.30>
ST_83 : Operation 390 [5/5] (7.30ns)   --->   "%gmem_0_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_0_addr_6, void %write_ln74" [sourcefiles/spmvkernel.cpp:74]   --->   Operation 390 'writeresp' 'gmem_0_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 60> <Delay = 7.30>
ST_84 : Operation 391 [4/5] (7.30ns)   --->   "%gmem_0_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_0_addr_6, void %write_ln74" [sourcefiles/spmvkernel.cpp:74]   --->   Operation 391 'writeresp' 'gmem_0_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 61> <Delay = 7.30>
ST_85 : Operation 392 [3/5] (7.30ns)   --->   "%gmem_0_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_0_addr_6, void %write_ln74" [sourcefiles/spmvkernel.cpp:74]   --->   Operation 392 'writeresp' 'gmem_0_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 62> <Delay = 7.30>
ST_86 : Operation 393 [2/5] (7.30ns)   --->   "%gmem_0_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_0_addr_6, void %write_ln74" [sourcefiles/spmvkernel.cpp:74]   --->   Operation 393 'writeresp' 'gmem_0_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 63> <Delay = 7.30>
ST_87 : Operation 394 [1/5] (7.30ns)   --->   "%gmem_0_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_0_addr_6, void %write_ln74" [sourcefiles/spmvkernel.cpp:74]   --->   Operation 394 'writeresp' 'gmem_0_addr_6_resp' <Predicate = (icmp_ln72)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln76 = br void %._crit_edge._crit_edge" [sourcefiles/spmvkernel.cpp:76]   --->   Operation 395 'br' 'br_ln76' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_87 : Operation 396 [1/1] (0.00ns)   --->   "%ret_ln78 = ret" [sourcefiles/spmvkernel.cpp:78]   --->   Operation 396 'ret' 'ret_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ values]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ col_indices]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ row_indices]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nnz]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m_read                              (read             ) [ 0011111111110000000000000000000000000000000000000000000000000000000000000000000000000000]
x_local                             (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111000000000000]
row_indices_diff_local              (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111000000000000]
icmp_ln26                           (icmp             ) [ 0011111111111000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0                   (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                     (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                     (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                     (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                     (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                     (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
nnz_read                            (read             ) [ 0001111111111111111111111111111111111111111111111111000000000000000000000000000000000000]
n_read                              (read             ) [ 0001111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
y_read                              (read             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111110000000000]
x_read                              (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
row_indices_read                    (read             ) [ 0001111111111111111100000000000000000000000000000000000000000000000000000000000000000000]
col_indices_read                    (read             ) [ 0001111111111111111111111111111111111111111111111111000000000000000000000000000000000000]
values_read                         (read             ) [ 0001111111111111111111111111111111111111111111111111000000000000000000000000000000000000]
br_ln26                             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln                            (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln26                           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_0_addr                         (getelementptr    ) [ 0001111111110000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln26                             (br               ) [ 0000000011110000000000000000000000000000000000000000000000000000000000000000000000000000]
i                                   (phi              ) [ 0000000001110000000000000000000000000000000000000000000000000000000000000000000000000000]
i_cast                              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0                    (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln26_1                         (icmp             ) [ 0000000001110000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln26                            (add              ) [ 0000000011110000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln26                             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_0_addr_read                    (read             ) [ 0000000001010000000000000000000000000000000000000000000000000000000000000000000000000000]
i_cast1                             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln26              (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln26                   (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln28                        (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_local_addr                        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln28                          (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                              (br               ) [ 0000000011110000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1                           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln33                           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_0_addr_1                       (getelementptr    ) [ 0000000000000111111100000000000000000000000000000000000000000000000000000000000000000000]
previous_row_index_req              (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
previous_row_index                  (read             ) [ 0000000000000000000011111111111111111000000000000000000000000000000000000000000000000000]
add                                 (add              ) [ 0000000000000000000011111111111111111000000000000000000000000000000000000000000000000000]
tmp                                 (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln35                           (icmp             ) [ 0000000000000000000111111111111111111100000000000000000000000000000000000000000000000000]
br_ln35                             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln35                            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln2                           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln35                           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_0_addr_2                       (getelementptr    ) [ 0000000000000000000011111111111111111000000000000000000000000000000000000000000000000000]
empty_16                            (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln35                             (br               ) [ 0000000000000000000000000011111111111000000000000000000000000000000000000000000000000000]
i_1                                 (phi              ) [ 0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
previous_row_index_1                (phi              ) [ 0000000000000000000000000001010000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0                    (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln35_1                         (icmp             ) [ 0000000000000000000000000001111111111000000000000000000000000000000000000000000000000000]
br_ln35                             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_17                            (trunc            ) [ 0000000000000000000000000001111111111000000000000000000000000000000000000000000000000000]
add_ln35_1                          (add              ) [ 0000000000000000000000000011111111111000000000000000000000000000000000000000000000000000]
row_index                           (read             ) [ 0000000000000000000000000011011111111000000000000000000000000000000000000000000000000000]
sub_ln39                            (sub              ) [ 0000000000000000000000000001001111110000000000000000000000000000000000000000000000000000]
conv                                (sitofp           ) [ 0000000000000000000000000001000000001000000000000000000000000000000000000000000000000000]
speclooptripcount_ln33              (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln33                   (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln39                            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln39                           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
row_indices_diff_local_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln39                          (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                              (br               ) [ 0000000000000000000000000011111111111000000000000000000000000000000000000000000000000000]
br_ln0                              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln3                           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln47                           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_0_addr_3                       (getelementptr    ) [ 0000000000000000000000000000000000000011111110000000000000000000000000000000000000000000]
trunc_ln47_1                        (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln47_1                         (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_1_addr                         (getelementptr    ) [ 0000000000000000000000000000000000000011111110000000000000000000000000000000000000000000]
row_indices_diff_local_addr_1       (getelementptr    ) [ 0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000]
gmem_0_load_req                     (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_1_load_req                     (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
row_indices_diff_local_load         (load             ) [ 0000000000000000000000000000000000000000000011111000000000000000000000000000000000000000]
gmem_0_addr_3_read                  (read             ) [ 0000000000000000000000000000000000000000000001110000000000000000000000000000000000000000]
gmem_1_addr_read                    (read             ) [ 0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000]
zext_ln47                           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_local_addr_1                      (getelementptr    ) [ 0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
x_local_load                        (load             ) [ 0000000000000000000000000000000000000000000000011110000000000000000000000000000000000000]
bitcast_ln47                        (bitcast          ) [ 0000000000000000000000000000000000000000000000001110000000000000000000000000000000000000]
f                                   (fadd             ) [ 0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
p_Val2_s                            (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s                          (bitselect        ) [ 0000000000000000000000000000000000000000000000000011000000000000000000000000000000000000]
p_Repl2_4                           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Repl2_s                           (trunc            ) [ 0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
zext_ln340                          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln340                           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                               (bitselect        ) [ 0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
sub_ln1311                          (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311                         (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                                 (select           ) [ 0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
y_all_row_prev_1                    (fmul             ) [ 0000000000000000000000000000000000000000000000000001111111111111111111111111110000000000]
mantissa_V                          (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15                           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_cast_cast_cast        (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_cast_cast_cast_cast   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                                 (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1                               (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                               (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln662                          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_V                               (select           ) [ 0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
result_V_1                          (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_6                            (select           ) [ 0000000000000000000000000000000000000000000000000001111111111111111111111111110000000000]
tmp_6                               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln53                           (icmp             ) [ 0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
br_ln53                             (br               ) [ 0000000000000000000000000000000000000000000000000001111111111111111111111111110000000000]
y_previous_break                    (alloca           ) [ 0000000000000000000000000000000000000000000000000001111111111111111111111111000000000000]
j                                   (alloca           ) [ 0000000000000000000000000000000000000000000000000001111111111111111111111111000000000000]
trunc_ln53                          (trunc            ) [ 0000000000000000000000000000000000000000000000000000111111111111111111111111000000000000]
add_ln53                            (add              ) [ 0000000000000000000000000000000000000000000000000000111111100000000000000000000000000000]
add_ln53_1                          (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln4                           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln53_2                          (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln53_1                        (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln53                           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_1_addr_1                       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000111111111111111111111111000000000000]
sext_ln57                           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_0_addr_4                       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000111111111111111111111111000000000000]
store_ln53                          (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln53                          (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln53                           (zext             ) [ 0000000000000000000000000000000000000000000000000000011111100000000000000000000000000000]
empty_18                            (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_rd_req                            (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln53                             (br               ) [ 0000000000000000000000000000000000000000000000000000000000111111111111111111000000000000]
i_2                                 (phi              ) [ 0000000000000000000000000000000000000000000000000000000000011111110000011111000000000000]
icmp_ln53_1                         (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000011111111111111111000000000000]
br_ln53                             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_0_addr_4_read                  (read             ) [ 0000000000000000000000000000000000000000000000000000000000000111000000000000000000000000]
gmem_1_addr_1_read                  (read             ) [ 0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000]
zext_ln57                           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_local_addr_2                      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000]
x_local_load_1                      (load             ) [ 0000000000000000000000000000000000000000000000000000000000010001111000000000000000000000]
remained_row_index_prev_1           (phi              ) [ 0000000000000000000000000000000000000000000000000001000000011111111111111111110000000000]
y_all_row_prev_2                    (phi              ) [ 0000000000000000000000000000000000000000000000000001000000011111111111111111110000000000]
y_previous_break_1                  (load             ) [ 0000000000000000000000000000000000000000000000000001000000011110111111000000110000000000]
j_1                                 (load             ) [ 0000000000000000000000000000000000000000000000000001000000010000111000000000110000000000]
bitcast_ln57                        (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000010000111000000000000000000000]
icmp_ln59                           (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000011111111111111111000000000000]
br_ln59                             (br               ) [ 0000000000000000000000000000000000000000000000000000000000011111111111111111000000000000]
j_2                                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln65                          (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln65                          (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln53_3                          (add              ) [ 0000000000000000000000000000000000000000000000000000000000111111111111111111000000000000]
mul                                 (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000001111100111110000000000000000]
add_ln61                            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln61                           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln61_1                          (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln5                           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln61                           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_0_addr_5                       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000011111110111111111000000000000]
zext_ln63                           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
row_indices_diff_local_addr_2       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000001000000100000000000000000000]
f_1                                 (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_3                            (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_5                          (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000110000011000000000000000000]
p_Repl2_5                           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Repl2_3                           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000100000010000000000000000000]
zext_ln340_1                        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln340_1                         (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_1                             (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000100000010000000000000000000]
sub_ln1311_1                        (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311_1                       (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_1                               (select           ) [ 0000000000000000000000000000000000000000000000000000000000000100000010000000000000000000]
mantissa_V_1                        (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_1                         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i14_cast_cast_cast      (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i14_cast_cast_cast_cast (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_2                               (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_3                               (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                               (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln662_1                        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_V_1                             (select           ) [ 0000000000000000000000000000000000000000000000000000000000000010000001000000000000000000]
sub                                 (fsub             ) [ 0000000000000000000000000000000000000000000000000000000000000001000000100000000000000000]
gmem_0_addr_5_req                   (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_3                          (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_7                            (select           ) [ 0000000000000000000000000000000000000000000000000000000000011111111111111111000000000000]
br_ln65                             (br               ) [ 0000000000000000000000000000000000000000000000000000000000011111111111111111000000000000]
bitcast_ln61                        (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln61                          (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
remained_row_index_1                (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000001000000100000000000000000]
remained_row_index                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000111111111111111111000000000000]
br_ln0                              (br               ) [ 0000000000000000000000000000000000000000000000000000000000111111111111111111000000000000]
specpipeline_ln45                   (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln45              (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln45                   (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_all_row                           (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000111111111111101111000000000000]
gmem_0_addr_5_resp                  (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                              (br               ) [ 0000000000000000000000000000000000000000000000000001000000000000000000000000110000000000]
y_previous_break_0_lcssa            (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011111000000]
j_0_lcssa                           (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000]
y_all_row_prev_0_lcssa              (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011111000000]
remained_row_index_prev_0_lcssa     (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000]
icmp_ln72                           (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011111111111]
br_ln72                             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln74                            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln1                             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln74                           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln74_1                          (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln6                           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln74                           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_0_addr_6                       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001111111111]
gmem_0_addr_6_req                   (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub1                                (fsub             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000]
bitcast_ln74                        (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln74                          (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_0_addr_6_resp                  (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln76                             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln78                            (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="values">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="values"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="col_indices">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_indices"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="row_indices">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_indices"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="n">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="nnz">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnz"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i79.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="x_local_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="row_indices_diff_local_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_indices_diff_local/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="y_previous_break_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_previous_break/51 "/>
</bind>
</comp>

<comp id="168" class="1004" name="j_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/51 "/>
</bind>
</comp>

<comp id="172" class="1004" name="m_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="nnz_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="38"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nnz_read/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="n_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="y_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="52"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="x_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="row_indices_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_indices_read/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="col_indices_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="24"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_indices_read/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="values_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="24"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="values_read/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_readreq_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="32" slack="1"/>
<pin id="224" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="gmem_0_addr_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="8"/>
<pin id="229" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_0_addr_read/10 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_readreq_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="previous_row_index_req/12 "/>
</bind>
</comp>

<comp id="238" class="1004" name="previous_row_index_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="7"/>
<pin id="241" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="previous_row_index/19 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_readreq_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="1"/>
<pin id="246" dir="0" index="2" bw="32" slack="16"/>
<pin id="247" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_16/20 "/>
</bind>
</comp>

<comp id="249" class="1004" name="row_index_read_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="9"/>
<pin id="252" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_index/28 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_readreq_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_0_load_req/37 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_readreq_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_1_load_req/37 "/>
</bind>
</comp>

<comp id="268" class="1004" name="gmem_0_addr_3_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="7"/>
<pin id="271" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_0_addr_3_read/44 "/>
</bind>
</comp>

<comp id="273" class="1004" name="gmem_1_addr_read_read_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="7"/>
<pin id="276" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_1_addr_read/44 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_readreq_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="1"/>
<pin id="281" dir="0" index="2" bw="32" slack="1"/>
<pin id="282" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_18/52 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_readreq_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="1"/>
<pin id="287" dir="0" index="2" bw="31" slack="0"/>
<pin id="288" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req/52 "/>
</bind>
</comp>

<comp id="290" class="1004" name="gmem_0_addr_4_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="9"/>
<pin id="293" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_0_addr_4_read/60 "/>
</bind>
</comp>

<comp id="295" class="1004" name="gmem_1_addr_1_read_read_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="9"/>
<pin id="298" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_1_addr_1_read/60 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_writeresp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="3"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_0_addr_5_req/69 gmem_0_addr_5_resp/71 "/>
</bind>
</comp>

<comp id="307" class="1004" name="write_ln61_write_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="0" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="4"/>
<pin id="310" dir="0" index="2" bw="32" slack="0"/>
<pin id="311" dir="0" index="3" bw="1" slack="0"/>
<pin id="312" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/70 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_writeresp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="1"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_0_addr_6_req/78 gmem_0_addr_6_resp/83 "/>
</bind>
</comp>

<comp id="323" class="1004" name="write_ln74_write_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="0" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="5"/>
<pin id="326" dir="0" index="2" bw="32" slack="0"/>
<pin id="327" dir="0" index="3" bw="1" slack="0"/>
<pin id="328" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln74/82 "/>
</bind>
</comp>

<comp id="332" class="1004" name="x_local_addr_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="16" slack="0"/>
<pin id="336" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_local_addr/11 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln28/11 x_local_load/45 x_local_load_1/61 "/>
</bind>
</comp>

<comp id="344" class="1004" name="row_indices_diff_local_addr_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="16" slack="0"/>
<pin id="348" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_indices_diff_local_addr/36 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_access_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="1"/>
<pin id="353" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln39/36 row_indices_diff_local_load/42 f_1/66 "/>
</bind>
</comp>

<comp id="356" class="1004" name="row_indices_diff_local_addr_1_gep_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_indices_diff_local_addr_1/42 "/>
</bind>
</comp>

<comp id="364" class="1004" name="x_local_addr_1_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="32" slack="0"/>
<pin id="368" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_local_addr_1/45 "/>
</bind>
</comp>

<comp id="371" class="1004" name="x_local_addr_2_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="32" slack="0"/>
<pin id="375" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_local_addr_2/61 "/>
</bind>
</comp>

<comp id="378" class="1004" name="row_indices_diff_local_addr_2_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="32" slack="0"/>
<pin id="382" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_indices_diff_local_addr_2/66 "/>
</bind>
</comp>

<comp id="385" class="1005" name="i_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="1"/>
<pin id="387" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="i_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="0"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="1" slack="1"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="397" class="1005" name="i_1_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="401" class="1004" name="i_1_phi_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="1" slack="1"/>
<pin id="405" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/27 "/>
</bind>
</comp>

<comp id="408" class="1005" name="previous_row_index_1_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="2"/>
<pin id="410" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="previous_row_index_1 (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="previous_row_index_1_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="32" slack="8"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="previous_row_index_1/27 "/>
</bind>
</comp>

<comp id="418" class="1005" name="i_2_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="31" slack="1"/>
<pin id="420" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="i_2_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="31" slack="1"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/59 "/>
</bind>
</comp>

<comp id="430" class="1005" name="remained_row_index_prev_1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="remained_row_index_prev_1 (phireg) "/>
</bind>
</comp>

<comp id="433" class="1004" name="remained_row_index_prev_1_phi_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="12"/>
<pin id="435" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="436" dir="0" index="2" bw="32" slack="1"/>
<pin id="437" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="remained_row_index_prev_1/63 "/>
</bind>
</comp>

<comp id="440" class="1005" name="y_all_row_prev_2_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="2"/>
<pin id="442" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="y_all_row_prev_2 (phireg) "/>
</bind>
</comp>

<comp id="443" class="1004" name="y_all_row_prev_2_phi_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="13"/>
<pin id="445" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="32" slack="1"/>
<pin id="447" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_all_row_prev_2/63 "/>
</bind>
</comp>

<comp id="450" class="1005" name="remained_row_index_1_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="452" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="remained_row_index_1 (phireg) "/>
</bind>
</comp>

<comp id="453" class="1004" name="remained_row_index_1_phi_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="456" dir="0" index="2" bw="32" slack="7"/>
<pin id="457" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="remained_row_index_1/70 "/>
</bind>
</comp>

<comp id="460" class="1005" name="y_previous_break_0_lcssa_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="y_previous_break_0_lcssa (phireg) "/>
</bind>
</comp>

<comp id="464" class="1004" name="y_previous_break_0_lcssa_phi_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="14"/>
<pin id="466" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="32" slack="2"/>
<pin id="468" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_previous_break_0_lcssa/77 "/>
</bind>
</comp>

<comp id="472" class="1005" name="j_0_lcssa_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="14"/>
<pin id="474" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="j_0_lcssa (phireg) "/>
</bind>
</comp>

<comp id="476" class="1004" name="j_0_lcssa_phi_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="14"/>
<pin id="478" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="479" dir="0" index="2" bw="32" slack="2"/>
<pin id="480" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="481" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_lcssa/77 "/>
</bind>
</comp>

<comp id="483" class="1005" name="y_all_row_prev_0_lcssa_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="y_all_row_prev_0_lcssa (phireg) "/>
</bind>
</comp>

<comp id="486" class="1004" name="y_all_row_prev_0_lcssa_phi_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="15"/>
<pin id="488" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="32" slack="2"/>
<pin id="490" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="491" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_all_row_prev_0_lcssa/77 "/>
</bind>
</comp>

<comp id="494" class="1005" name="remained_row_index_prev_0_lcssa_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="496" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="remained_row_index_prev_0_lcssa (phireg) "/>
</bind>
</comp>

<comp id="497" class="1004" name="remained_row_index_prev_0_lcssa_phi_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="14"/>
<pin id="499" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="500" dir="0" index="2" bw="32" slack="2"/>
<pin id="501" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="remained_row_index_prev_0_lcssa/77 "/>
</bind>
</comp>

<comp id="504" class="1004" name="grp_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="f/44 sub/65 y_all_row/67 sub1/77 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="1"/>
<pin id="515" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="y_all_row_prev_1/47 mul/63 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv/30 "/>
</bind>
</comp>

<comp id="519" class="1005" name="reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_local_load x_local_load_1 "/>
</bind>
</comp>

<comp id="524" class="1005" name="reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="f sub sub1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="icmp_ln26_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="trunc_ln_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="62" slack="0"/>
<pin id="536" dir="0" index="1" bw="64" slack="0"/>
<pin id="537" dir="0" index="2" bw="3" slack="0"/>
<pin id="538" dir="0" index="3" bw="7" slack="0"/>
<pin id="539" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sext_ln26_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="62" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="gmem_0_addr_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="0"/>
<pin id="550" dir="0" index="1" bw="64" slack="0"/>
<pin id="551" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_0_addr/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="i_cast_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="0"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/9 "/>
</bind>
</comp>

<comp id="559" class="1004" name="icmp_ln26_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="8"/>
<pin id="562" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26_1/9 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln26_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/9 "/>
</bind>
</comp>

<comp id="570" class="1004" name="i_cast1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="2"/>
<pin id="572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/11 "/>
</bind>
</comp>

<comp id="575" class="1004" name="bitcast_ln28_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/11 "/>
</bind>
</comp>

<comp id="579" class="1004" name="trunc_ln1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="62" slack="0"/>
<pin id="581" dir="0" index="1" bw="64" slack="8"/>
<pin id="582" dir="0" index="2" bw="3" slack="0"/>
<pin id="583" dir="0" index="3" bw="7" slack="0"/>
<pin id="584" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/12 "/>
</bind>
</comp>

<comp id="588" class="1004" name="sext_ln33_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="62" slack="0"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/12 "/>
</bind>
</comp>

<comp id="592" class="1004" name="gmem_0_addr_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="0"/>
<pin id="594" dir="0" index="1" bw="64" slack="0"/>
<pin id="595" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_0_addr_1/12 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="15"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add/19 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="31" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="0" index="2" bw="1" slack="0"/>
<pin id="608" dir="0" index="3" bw="6" slack="0"/>
<pin id="609" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="614" class="1004" name="icmp_ln35_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="31" slack="0"/>
<pin id="616" dir="0" index="1" bw="31" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/19 "/>
</bind>
</comp>

<comp id="620" class="1004" name="add_ln35_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="15"/>
<pin id="622" dir="0" index="1" bw="4" slack="0"/>
<pin id="623" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/19 "/>
</bind>
</comp>

<comp id="625" class="1004" name="trunc_ln2_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="62" slack="0"/>
<pin id="627" dir="0" index="1" bw="64" slack="0"/>
<pin id="628" dir="0" index="2" bw="3" slack="0"/>
<pin id="629" dir="0" index="3" bw="7" slack="0"/>
<pin id="630" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/19 "/>
</bind>
</comp>

<comp id="635" class="1004" name="sext_ln35_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="62" slack="0"/>
<pin id="637" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35/19 "/>
</bind>
</comp>

<comp id="639" class="1004" name="gmem_0_addr_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="0"/>
<pin id="641" dir="0" index="1" bw="64" slack="0"/>
<pin id="642" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_0_addr_2/19 "/>
</bind>
</comp>

<comp id="645" class="1004" name="icmp_ln35_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="8"/>
<pin id="648" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_1/27 "/>
</bind>
</comp>

<comp id="650" class="1004" name="empty_17_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_17/27 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add_ln35_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/27 "/>
</bind>
</comp>

<comp id="660" class="1004" name="sub_ln39_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="1"/>
<pin id="662" dir="0" index="1" bw="32" slack="2"/>
<pin id="663" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39/29 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln39_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="16" slack="9"/>
<pin id="668" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/36 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln39_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="16" slack="0"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/36 "/>
</bind>
</comp>

<comp id="675" class="1004" name="trunc_ln3_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="62" slack="0"/>
<pin id="677" dir="0" index="1" bw="64" slack="24"/>
<pin id="678" dir="0" index="2" bw="3" slack="0"/>
<pin id="679" dir="0" index="3" bw="7" slack="0"/>
<pin id="680" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/37 "/>
</bind>
</comp>

<comp id="684" class="1004" name="sext_ln47_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="62" slack="0"/>
<pin id="686" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/37 "/>
</bind>
</comp>

<comp id="688" class="1004" name="gmem_0_addr_3_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="64" slack="0"/>
<pin id="690" dir="0" index="1" bw="64" slack="0"/>
<pin id="691" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_0_addr_3/37 "/>
</bind>
</comp>

<comp id="695" class="1004" name="trunc_ln47_1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="62" slack="0"/>
<pin id="697" dir="0" index="1" bw="64" slack="24"/>
<pin id="698" dir="0" index="2" bw="3" slack="0"/>
<pin id="699" dir="0" index="3" bw="7" slack="0"/>
<pin id="700" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln47_1/37 "/>
</bind>
</comp>

<comp id="704" class="1004" name="sext_ln47_1_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="62" slack="0"/>
<pin id="706" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_1/37 "/>
</bind>
</comp>

<comp id="708" class="1004" name="gmem_1_addr_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="0"/>
<pin id="710" dir="0" index="1" bw="64" slack="0"/>
<pin id="711" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_1_addr/37 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln47_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/45 "/>
</bind>
</comp>

<comp id="719" class="1004" name="bitcast_ln47_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="3"/>
<pin id="721" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47/47 "/>
</bind>
</comp>

<comp id="723" class="1004" name="p_Val2_s_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/49 "/>
</bind>
</comp>

<comp id="727" class="1004" name="p_Result_s_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="0"/>
<pin id="730" dir="0" index="2" bw="6" slack="0"/>
<pin id="731" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/49 "/>
</bind>
</comp>

<comp id="735" class="1004" name="p_Repl2_4_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="0"/>
<pin id="737" dir="0" index="1" bw="32" slack="0"/>
<pin id="738" dir="0" index="2" bw="6" slack="0"/>
<pin id="739" dir="0" index="3" bw="6" slack="0"/>
<pin id="740" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Repl2_4/49 "/>
</bind>
</comp>

<comp id="745" class="1004" name="p_Repl2_s_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Repl2_s/49 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln340_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="0"/>
<pin id="751" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln340/49 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln340_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="8" slack="0"/>
<pin id="755" dir="0" index="1" bw="8" slack="0"/>
<pin id="756" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln340/49 "/>
</bind>
</comp>

<comp id="759" class="1004" name="isNeg_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="9" slack="0"/>
<pin id="762" dir="0" index="2" bw="5" slack="0"/>
<pin id="763" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/49 "/>
</bind>
</comp>

<comp id="767" class="1004" name="sub_ln1311_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="8" slack="0"/>
<pin id="769" dir="0" index="1" bw="8" slack="0"/>
<pin id="770" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/49 "/>
</bind>
</comp>

<comp id="773" class="1004" name="sext_ln1311_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="0"/>
<pin id="775" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/49 "/>
</bind>
</comp>

<comp id="777" class="1004" name="ush_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="9" slack="0"/>
<pin id="780" dir="0" index="2" bw="9" slack="0"/>
<pin id="781" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/49 "/>
</bind>
</comp>

<comp id="785" class="1004" name="mantissa_V_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="25" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="0" index="2" bw="23" slack="1"/>
<pin id="789" dir="0" index="3" bw="1" slack="0"/>
<pin id="790" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/50 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln15_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="25" slack="0"/>
<pin id="796" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/50 "/>
</bind>
</comp>

<comp id="798" class="1004" name="sh_prom_i_i_i_cast_cast_cast_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="9" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_cast_cast_cast/50 "/>
</bind>
</comp>

<comp id="801" class="1004" name="sh_prom_i_i_i_cast_cast_cast_cast_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="9" slack="0"/>
<pin id="803" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_cast_cast_cast_cast/50 "/>
</bind>
</comp>

<comp id="805" class="1004" name="r_V_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="25" slack="0"/>
<pin id="807" dir="0" index="1" bw="32" slack="0"/>
<pin id="808" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/50 "/>
</bind>
</comp>

<comp id="811" class="1004" name="r_V_1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="25" slack="0"/>
<pin id="813" dir="0" index="1" bw="32" slack="0"/>
<pin id="814" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/50 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_5_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="79" slack="0"/>
<pin id="820" dir="0" index="2" bw="6" slack="0"/>
<pin id="821" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/50 "/>
</bind>
</comp>

<comp id="825" class="1004" name="zext_ln662_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/50 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_1_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="0"/>
<pin id="831" dir="0" index="1" bw="79" slack="0"/>
<pin id="832" dir="0" index="2" bw="6" slack="0"/>
<pin id="833" dir="0" index="3" bw="7" slack="0"/>
<pin id="834" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/50 "/>
</bind>
</comp>

<comp id="839" class="1004" name="val_V_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="1"/>
<pin id="841" dir="0" index="1" bw="32" slack="0"/>
<pin id="842" dir="0" index="2" bw="32" slack="0"/>
<pin id="843" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_V/50 "/>
</bind>
</comp>

<comp id="846" class="1004" name="result_V_1_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="0"/>
<pin id="848" dir="0" index="1" bw="32" slack="1"/>
<pin id="849" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_1/51 "/>
</bind>
</comp>

<comp id="851" class="1004" name="p_Val2_6_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="2"/>
<pin id="853" dir="0" index="1" bw="32" slack="0"/>
<pin id="854" dir="0" index="2" bw="32" slack="1"/>
<pin id="855" dir="1" index="3" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_6/51 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_6_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="31" slack="0"/>
<pin id="859" dir="0" index="1" bw="32" slack="38"/>
<pin id="860" dir="0" index="2" bw="1" slack="0"/>
<pin id="861" dir="0" index="3" bw="6" slack="0"/>
<pin id="862" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/51 "/>
</bind>
</comp>

<comp id="866" class="1004" name="icmp_ln53_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="31" slack="0"/>
<pin id="868" dir="0" index="1" bw="31" slack="0"/>
<pin id="869" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/51 "/>
</bind>
</comp>

<comp id="872" class="1004" name="trunc_ln53_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="38"/>
<pin id="874" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/51 "/>
</bind>
</comp>

<comp id="875" class="1004" name="add_ln53_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="32" slack="38"/>
<pin id="878" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/51 "/>
</bind>
</comp>

<comp id="880" class="1004" name="add_ln53_1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="4" slack="0"/>
<pin id="882" dir="0" index="1" bw="64" slack="38"/>
<pin id="883" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_1/51 "/>
</bind>
</comp>

<comp id="885" class="1004" name="trunc_ln4_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="62" slack="0"/>
<pin id="887" dir="0" index="1" bw="64" slack="0"/>
<pin id="888" dir="0" index="2" bw="3" slack="0"/>
<pin id="889" dir="0" index="3" bw="7" slack="0"/>
<pin id="890" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/51 "/>
</bind>
</comp>

<comp id="895" class="1004" name="add_ln53_2_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="4" slack="0"/>
<pin id="897" dir="0" index="1" bw="64" slack="38"/>
<pin id="898" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_2/51 "/>
</bind>
</comp>

<comp id="900" class="1004" name="trunc_ln53_1_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="62" slack="0"/>
<pin id="902" dir="0" index="1" bw="64" slack="0"/>
<pin id="903" dir="0" index="2" bw="3" slack="0"/>
<pin id="904" dir="0" index="3" bw="7" slack="0"/>
<pin id="905" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln53_1/51 "/>
</bind>
</comp>

<comp id="910" class="1004" name="sext_ln53_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="62" slack="0"/>
<pin id="912" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/51 "/>
</bind>
</comp>

<comp id="914" class="1004" name="gmem_1_addr_1_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="64" slack="0"/>
<pin id="916" dir="0" index="1" bw="64" slack="0"/>
<pin id="917" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_1_addr_1/51 "/>
</bind>
</comp>

<comp id="920" class="1004" name="sext_ln57_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="62" slack="0"/>
<pin id="922" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57/51 "/>
</bind>
</comp>

<comp id="924" class="1004" name="gmem_0_addr_4_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="64" slack="0"/>
<pin id="926" dir="0" index="1" bw="64" slack="0"/>
<pin id="927" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_0_addr_4/51 "/>
</bind>
</comp>

<comp id="930" class="1004" name="store_ln53_store_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="0"/>
<pin id="932" dir="0" index="1" bw="32" slack="0"/>
<pin id="933" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/51 "/>
</bind>
</comp>

<comp id="935" class="1004" name="store_ln53_store_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="0"/>
<pin id="937" dir="0" index="1" bw="32" slack="0"/>
<pin id="938" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/51 "/>
</bind>
</comp>

<comp id="940" class="1004" name="zext_ln53_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="31" slack="1"/>
<pin id="942" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/52 "/>
</bind>
</comp>

<comp id="944" class="1004" name="icmp_ln53_1_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="31" slack="0"/>
<pin id="946" dir="0" index="1" bw="31" slack="8"/>
<pin id="947" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53_1/59 "/>
</bind>
</comp>

<comp id="949" class="1004" name="zext_ln57_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="1"/>
<pin id="951" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/61 "/>
</bind>
</comp>

<comp id="953" class="1004" name="y_previous_break_1_load_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="12"/>
<pin id="955" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_previous_break_1/63 "/>
</bind>
</comp>

<comp id="956" class="1004" name="j_1_load_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="12"/>
<pin id="958" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/63 "/>
</bind>
</comp>

<comp id="959" class="1004" name="bitcast_ln57_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="3"/>
<pin id="961" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57/63 "/>
</bind>
</comp>

<comp id="963" class="1004" name="icmp_ln59_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="1"/>
<pin id="965" dir="0" index="1" bw="32" slack="0"/>
<pin id="966" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/64 "/>
</bind>
</comp>

<comp id="969" class="1004" name="j_2_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="0"/>
<pin id="971" dir="0" index="1" bw="32" slack="2"/>
<pin id="972" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/65 "/>
</bind>
</comp>

<comp id="974" class="1004" name="store_ln65_store_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="0"/>
<pin id="976" dir="0" index="1" bw="32" slack="14"/>
<pin id="977" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/65 "/>
</bind>
</comp>

<comp id="979" class="1004" name="store_ln65_store_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="2"/>
<pin id="981" dir="0" index="1" bw="32" slack="14"/>
<pin id="982" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/65 "/>
</bind>
</comp>

<comp id="984" class="1004" name="add_ln53_3_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="31" slack="6"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_3/65 "/>
</bind>
</comp>

<comp id="990" class="1004" name="add_ln61_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="32" slack="3"/>
<pin id="993" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/66 "/>
</bind>
</comp>

<comp id="995" class="1004" name="shl_ln_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="34" slack="0"/>
<pin id="997" dir="0" index="1" bw="32" slack="0"/>
<pin id="998" dir="0" index="2" bw="1" slack="0"/>
<pin id="999" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/66 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="zext_ln61_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="34" slack="0"/>
<pin id="1005" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/66 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="add_ln61_1_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="64" slack="53"/>
<pin id="1009" dir="0" index="1" bw="34" slack="0"/>
<pin id="1010" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_1/66 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="trunc_ln5_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="62" slack="0"/>
<pin id="1014" dir="0" index="1" bw="64" slack="0"/>
<pin id="1015" dir="0" index="2" bw="3" slack="0"/>
<pin id="1016" dir="0" index="3" bw="7" slack="0"/>
<pin id="1017" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/66 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="sext_ln61_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="62" slack="0"/>
<pin id="1024" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61/66 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="gmem_0_addr_5_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="64" slack="0"/>
<pin id="1028" dir="0" index="1" bw="64" slack="0"/>
<pin id="1029" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_0_addr_5/66 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="zext_ln63_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="3"/>
<pin id="1034" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/66 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="p_Val2_3_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="0"/>
<pin id="1038" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_3/67 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="p_Result_5_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="0"/>
<pin id="1042" dir="0" index="1" bw="32" slack="0"/>
<pin id="1043" dir="0" index="2" bw="6" slack="0"/>
<pin id="1044" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/67 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="p_Repl2_5_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="0"/>
<pin id="1050" dir="0" index="1" bw="32" slack="0"/>
<pin id="1051" dir="0" index="2" bw="6" slack="0"/>
<pin id="1052" dir="0" index="3" bw="6" slack="0"/>
<pin id="1053" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Repl2_5/67 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="p_Repl2_3_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="0"/>
<pin id="1060" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Repl2_3/67 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="zext_ln340_1_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="8" slack="0"/>
<pin id="1064" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln340_1/67 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="add_ln340_1_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="8" slack="0"/>
<pin id="1068" dir="0" index="1" bw="8" slack="0"/>
<pin id="1069" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln340_1/67 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="isNeg_1_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="0"/>
<pin id="1074" dir="0" index="1" bw="9" slack="0"/>
<pin id="1075" dir="0" index="2" bw="5" slack="0"/>
<pin id="1076" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/67 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="sub_ln1311_1_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="8" slack="0"/>
<pin id="1082" dir="0" index="1" bw="8" slack="0"/>
<pin id="1083" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_1/67 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="sext_ln1311_1_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="8" slack="0"/>
<pin id="1088" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/67 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="ush_1_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="0"/>
<pin id="1092" dir="0" index="1" bw="9" slack="0"/>
<pin id="1093" dir="0" index="2" bw="9" slack="0"/>
<pin id="1094" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/67 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="mantissa_V_1_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="25" slack="0"/>
<pin id="1100" dir="0" index="1" bw="1" slack="0"/>
<pin id="1101" dir="0" index="2" bw="23" slack="1"/>
<pin id="1102" dir="0" index="3" bw="1" slack="0"/>
<pin id="1103" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V_1/68 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="zext_ln15_1_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="25" slack="0"/>
<pin id="1109" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/68 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="sh_prom_i_i_i14_cast_cast_cast_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="9" slack="1"/>
<pin id="1113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i14_cast_cast_cast/68 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="sh_prom_i_i_i14_cast_cast_cast_cast_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="9" slack="0"/>
<pin id="1116" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i14_cast_cast_cast_cast/68 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="r_V_2_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="25" slack="0"/>
<pin id="1120" dir="0" index="1" bw="32" slack="0"/>
<pin id="1121" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_2/68 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="r_V_3_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="25" slack="0"/>
<pin id="1126" dir="0" index="1" bw="32" slack="0"/>
<pin id="1127" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/68 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="tmp_9_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="0"/>
<pin id="1132" dir="0" index="1" bw="79" slack="0"/>
<pin id="1133" dir="0" index="2" bw="6" slack="0"/>
<pin id="1134" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/68 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="zext_ln662_1_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="0"/>
<pin id="1140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_1/68 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="tmp_3_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="0"/>
<pin id="1144" dir="0" index="1" bw="79" slack="0"/>
<pin id="1145" dir="0" index="2" bw="6" slack="0"/>
<pin id="1146" dir="0" index="3" bw="7" slack="0"/>
<pin id="1147" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/68 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="val_V_1_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="1"/>
<pin id="1154" dir="0" index="1" bw="32" slack="0"/>
<pin id="1155" dir="0" index="2" bw="32" slack="0"/>
<pin id="1156" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_V_1/68 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="result_V_3_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="0"/>
<pin id="1161" dir="0" index="1" bw="32" slack="1"/>
<pin id="1162" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_3/69 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="p_Val2_7_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="2"/>
<pin id="1166" dir="0" index="1" bw="32" slack="0"/>
<pin id="1167" dir="0" index="2" bw="32" slack="1"/>
<pin id="1168" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7/69 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="bitcast_ln61_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="32" slack="1"/>
<pin id="1172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61/70 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="remained_row_index_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="0"/>
<pin id="1177" dir="0" index="1" bw="1" slack="0"/>
<pin id="1178" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="remained_row_index/70 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="icmp_ln72_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="32" slack="0"/>
<pin id="1183" dir="0" index="1" bw="32" slack="0"/>
<pin id="1184" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/77 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="add_ln74_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="32" slack="0"/>
<pin id="1189" dir="0" index="1" bw="1" slack="0"/>
<pin id="1190" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/77 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="shl_ln1_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="34" slack="0"/>
<pin id="1195" dir="0" index="1" bw="32" slack="0"/>
<pin id="1196" dir="0" index="2" bw="1" slack="0"/>
<pin id="1197" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/77 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="zext_ln74_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="34" slack="0"/>
<pin id="1203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/77 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="add_ln74_1_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="34" slack="0"/>
<pin id="1207" dir="0" index="1" bw="64" slack="52"/>
<pin id="1208" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_1/77 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="trunc_ln6_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="62" slack="0"/>
<pin id="1212" dir="0" index="1" bw="64" slack="0"/>
<pin id="1213" dir="0" index="2" bw="3" slack="0"/>
<pin id="1214" dir="0" index="3" bw="7" slack="0"/>
<pin id="1215" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/77 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="sext_ln74_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="62" slack="0"/>
<pin id="1222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74/77 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="gmem_0_addr_6_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="64" slack="0"/>
<pin id="1226" dir="0" index="1" bw="64" slack="0"/>
<pin id="1227" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_0_addr_6/77 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="bitcast_ln74_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="32" slack="1"/>
<pin id="1232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln74/82 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="m_read_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="32" slack="1"/>
<pin id="1237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_read "/>
</bind>
</comp>

<comp id="1241" class="1005" name="icmp_ln26_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="1" slack="1"/>
<pin id="1243" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="nnz_read_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="32" slack="38"/>
<pin id="1247" dir="1" index="1" bw="32" slack="38"/>
</pin_list>
<bind>
<opset="nnz_read "/>
</bind>
</comp>

<comp id="1252" class="1005" name="n_read_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="32" slack="15"/>
<pin id="1254" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="1258" class="1005" name="y_read_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="64" slack="52"/>
<pin id="1260" dir="1" index="1" bw="64" slack="52"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="1264" class="1005" name="row_indices_read_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="64" slack="8"/>
<pin id="1266" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="row_indices_read "/>
</bind>
</comp>

<comp id="1270" class="1005" name="col_indices_read_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="64" slack="24"/>
<pin id="1272" dir="1" index="1" bw="64" slack="24"/>
</pin_list>
<bind>
<opset="col_indices_read "/>
</bind>
</comp>

<comp id="1276" class="1005" name="values_read_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="64" slack="24"/>
<pin id="1278" dir="1" index="1" bw="64" slack="24"/>
</pin_list>
<bind>
<opset="values_read "/>
</bind>
</comp>

<comp id="1282" class="1005" name="gmem_0_addr_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="1"/>
<pin id="1284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_0_addr "/>
</bind>
</comp>

<comp id="1288" class="1005" name="icmp_ln26_1_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="1"/>
<pin id="1290" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26_1 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="add_ln26_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="16" slack="0"/>
<pin id="1294" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="gmem_0_addr_read_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="1"/>
<pin id="1299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_0_addr_read "/>
</bind>
</comp>

<comp id="1302" class="1005" name="gmem_0_addr_1_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="32" slack="1"/>
<pin id="1304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_0_addr_1 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="previous_row_index_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="32" slack="8"/>
<pin id="1310" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="previous_row_index "/>
</bind>
</comp>

<comp id="1313" class="1005" name="add_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="32" slack="8"/>
<pin id="1315" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="1318" class="1005" name="icmp_ln35_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="9"/>
<pin id="1320" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="gmem_0_addr_2_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="1"/>
<pin id="1324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_0_addr_2 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="icmp_ln35_1_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="1" slack="1"/>
<pin id="1330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35_1 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="empty_17_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="16" slack="9"/>
<pin id="1334" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="empty_17 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="add_ln35_1_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="32" slack="0"/>
<pin id="1339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln35_1 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="row_index_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="32" slack="1"/>
<pin id="1344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row_index "/>
</bind>
</comp>

<comp id="1348" class="1005" name="sub_ln39_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="32" slack="1"/>
<pin id="1350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln39 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="conv_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="32" slack="1"/>
<pin id="1355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="1358" class="1005" name="gmem_0_addr_3_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="32" slack="1"/>
<pin id="1360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_0_addr_3 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="gmem_1_addr_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="1"/>
<pin id="1366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_1_addr "/>
</bind>
</comp>

<comp id="1370" class="1005" name="row_indices_diff_local_addr_1_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="16" slack="1"/>
<pin id="1372" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="row_indices_diff_local_addr_1 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="row_indices_diff_local_load_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="32" slack="1"/>
<pin id="1377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row_indices_diff_local_load "/>
</bind>
</comp>

<comp id="1380" class="1005" name="gmem_0_addr_3_read_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="32" slack="3"/>
<pin id="1382" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_0_addr_3_read "/>
</bind>
</comp>

<comp id="1385" class="1005" name="gmem_1_addr_read_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="32" slack="1"/>
<pin id="1387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_1_addr_read "/>
</bind>
</comp>

<comp id="1390" class="1005" name="x_local_addr_1_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="16" slack="1"/>
<pin id="1392" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_local_addr_1 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="bitcast_ln47_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="32" slack="1"/>
<pin id="1397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln47 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="p_Result_s_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="1" slack="2"/>
<pin id="1402" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1405" class="1005" name="p_Repl2_s_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="23" slack="1"/>
<pin id="1407" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_s "/>
</bind>
</comp>

<comp id="1410" class="1005" name="isNeg_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="1" slack="1"/>
<pin id="1412" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1415" class="1005" name="ush_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="9" slack="1"/>
<pin id="1417" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="1420" class="1005" name="y_all_row_prev_1_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="32" slack="13"/>
<pin id="1422" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="y_all_row_prev_1 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="val_V_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="32" slack="1"/>
<pin id="1428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_V "/>
</bind>
</comp>

<comp id="1432" class="1005" name="p_Val2_6_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="32" slack="12"/>
<pin id="1434" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="y_previous_break_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="32" slack="0"/>
<pin id="1443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_previous_break "/>
</bind>
</comp>

<comp id="1448" class="1005" name="j_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="32" slack="0"/>
<pin id="1450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1455" class="1005" name="trunc_ln53_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="31" slack="1"/>
<pin id="1457" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln53 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="add_ln53_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="32" slack="1"/>
<pin id="1463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="gmem_1_addr_1_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="32" slack="1"/>
<pin id="1468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_1_addr_1 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="gmem_0_addr_4_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="32" slack="1"/>
<pin id="1474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_0_addr_4 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="zext_ln53_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="32" slack="1"/>
<pin id="1480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln53 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="icmp_ln53_1_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="1" slack="1"/>
<pin id="1485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53_1 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="gmem_0_addr_4_read_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="32" slack="3"/>
<pin id="1489" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_0_addr_4_read "/>
</bind>
</comp>

<comp id="1492" class="1005" name="gmem_1_addr_1_read_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="32" slack="1"/>
<pin id="1494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_1_addr_1_read "/>
</bind>
</comp>

<comp id="1497" class="1005" name="x_local_addr_2_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="16" slack="1"/>
<pin id="1499" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_local_addr_2 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="y_previous_break_1_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="32" slack="2"/>
<pin id="1504" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="y_previous_break_1 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="j_1_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="32" slack="2"/>
<pin id="1510" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="bitcast_ln57_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="32" slack="1"/>
<pin id="1518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln57 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="icmp_ln59_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="1" slack="1"/>
<pin id="1523" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="add_ln53_3_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="31" slack="1"/>
<pin id="1527" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln53_3 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="mul_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="32" slack="1"/>
<pin id="1532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1535" class="1005" name="gmem_0_addr_5_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="32" slack="3"/>
<pin id="1537" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_0_addr_5 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="row_indices_diff_local_addr_2_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="16" slack="1"/>
<pin id="1543" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="row_indices_diff_local_addr_2 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="p_Result_5_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="1" slack="2"/>
<pin id="1548" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="p_Repl2_3_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="23" slack="1"/>
<pin id="1553" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_3 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="isNeg_1_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="1" slack="1"/>
<pin id="1558" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_1 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="ush_1_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="9" slack="1"/>
<pin id="1563" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush_1 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="val_V_1_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="32" slack="1"/>
<pin id="1568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_V_1 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="p_Val2_7_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="32" slack="1"/>
<pin id="1574" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="remained_row_index_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="32" slack="1"/>
<pin id="1579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="remained_row_index "/>
</bind>
</comp>

<comp id="1582" class="1005" name="y_all_row_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="32" slack="1"/>
<pin id="1584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_all_row "/>
</bind>
</comp>

<comp id="1587" class="1005" name="icmp_ln72_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="1" slack="10"/>
<pin id="1589" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln72 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="gmem_0_addr_6_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="32" slack="1"/>
<pin id="1593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_0_addr_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="159"><net_src comp="22" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="62" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="62" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="46" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="46" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="10" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="46" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="46" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="4" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="54" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="68" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="84" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="62" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="86" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="68" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="84" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="62" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="266"><net_src comp="84" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="62" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="86" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="86" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="54" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="84" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="86" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="68" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="140" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="62" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="142" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="144" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="315"><net_src comp="154" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="321"><net_src comp="140" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="62" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="329"><net_src comp="142" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="144" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="331"><net_src comp="154" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="337"><net_src comp="82" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="349"><net_src comp="82" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="361"><net_src comp="82" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="362"><net_src comp="82" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="363"><net_src comp="356" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="369"><net_src comp="82" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="370"><net_src comp="364" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="376"><net_src comp="82" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="377"><net_src comp="371" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="383"><net_src comp="82" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="384"><net_src comp="378" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="388"><net_src comp="56" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="396"><net_src comp="389" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="400"><net_src comp="62" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="417"><net_src comp="411" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="421"><net_src comp="134" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="422" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="439"><net_src comp="433" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="449"><net_src comp="443" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="459"><net_src comp="430" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="463"><net_src comp="132" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="464" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="475"><net_src comp="62" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="482"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="492"><net_src comp="440" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="493"><net_src comp="486" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="503"><net_src comp="430" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="508"><net_src comp="100" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="509"><net_src comp="440" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="486" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="464" pin="4"/><net_sink comp="504" pin=1"/></net>

<net id="522"><net_src comp="338" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="527"><net_src comp="504" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="172" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="24" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="540"><net_src comp="48" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="196" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="50" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="52" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="547"><net_src comp="534" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="0" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="544" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="554"><net_src comp="548" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="558"><net_src comp="389" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="555" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="389" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="66" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="385" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="578"><net_src comp="575" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="585"><net_src comp="48" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="50" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="587"><net_src comp="52" pin="0"/><net_sink comp="579" pin=3"/></net>

<net id="591"><net_src comp="579" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="0" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="588" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="598"><net_src comp="592" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="603"><net_src comp="62" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="610"><net_src comp="88" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="599" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="612"><net_src comp="62" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="613"><net_src comp="90" pin="0"/><net_sink comp="604" pin=3"/></net>

<net id="618"><net_src comp="604" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="92" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="94" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="631"><net_src comp="48" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="620" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="50" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="52" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="638"><net_src comp="625" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="0" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="635" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="401" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="401" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="62" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="401" pin="4"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="408" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="98" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="665" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="681"><net_src comp="48" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="50" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="683"><net_src comp="52" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="687"><net_src comp="675" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="692"><net_src comp="0" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="684" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="694"><net_src comp="688" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="701"><net_src comp="48" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="50" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="703"><net_src comp="52" pin="0"/><net_sink comp="695" pin=3"/></net>

<net id="707"><net_src comp="695" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="2" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="704" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="714"><net_src comp="708" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="718"><net_src comp="715" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="722"><net_src comp="719" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="726"><net_src comp="524" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="732"><net_src comp="102" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="723" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="90" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="741"><net_src comp="104" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="723" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="743"><net_src comp="106" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="744"><net_src comp="108" pin="0"/><net_sink comp="735" pin=3"/></net>

<net id="748"><net_src comp="723" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="735" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="110" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="749" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="764"><net_src comp="112" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="753" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="766"><net_src comp="114" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="771"><net_src comp="116" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="735" pin="4"/><net_sink comp="767" pin=1"/></net>

<net id="776"><net_src comp="767" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="782"><net_src comp="759" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="773" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="753" pin="2"/><net_sink comp="777" pin=2"/></net>

<net id="791"><net_src comp="118" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="120" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="793"><net_src comp="122" pin="0"/><net_sink comp="785" pin=3"/></net>

<net id="797"><net_src comp="785" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="804"><net_src comp="798" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="809"><net_src comp="794" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="801" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="794" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="801" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="822"><net_src comp="124" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="823"><net_src comp="805" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="824"><net_src comp="126" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="828"><net_src comp="817" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="835"><net_src comp="128" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="836"><net_src comp="811" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="837"><net_src comp="126" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="838"><net_src comp="130" pin="0"/><net_sink comp="829" pin=3"/></net>

<net id="844"><net_src comp="825" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="845"><net_src comp="829" pin="4"/><net_sink comp="839" pin=2"/></net>

<net id="850"><net_src comp="24" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="856"><net_src comp="846" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="863"><net_src comp="88" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="864"><net_src comp="62" pin="0"/><net_sink comp="857" pin=2"/></net>

<net id="865"><net_src comp="90" pin="0"/><net_sink comp="857" pin=3"/></net>

<net id="870"><net_src comp="857" pin="4"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="92" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="879"><net_src comp="60" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="884"><net_src comp="94" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="891"><net_src comp="48" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="880" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="893"><net_src comp="50" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="894"><net_src comp="52" pin="0"/><net_sink comp="885" pin=3"/></net>

<net id="899"><net_src comp="94" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="906"><net_src comp="48" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="895" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="908"><net_src comp="50" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="909"><net_src comp="52" pin="0"/><net_sink comp="900" pin=3"/></net>

<net id="913"><net_src comp="900" pin="4"/><net_sink comp="910" pin=0"/></net>

<net id="918"><net_src comp="2" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="910" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="923"><net_src comp="885" pin="4"/><net_sink comp="920" pin=0"/></net>

<net id="928"><net_src comp="0" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="920" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="934"><net_src comp="62" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="939"><net_src comp="132" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="943"><net_src comp="940" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="948"><net_src comp="422" pin="4"/><net_sink comp="944" pin=0"/></net>

<net id="952"><net_src comp="949" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="962"><net_src comp="959" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="967"><net_src comp="430" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="24" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="973"><net_src comp="62" pin="0"/><net_sink comp="969" pin=0"/></net>

<net id="978"><net_src comp="969" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="983"><net_src comp="440" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="988"><net_src comp="418" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="134" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="60" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="1000"><net_src comp="136" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1001"><net_src comp="990" pin="2"/><net_sink comp="995" pin=1"/></net>

<net id="1002"><net_src comp="138" pin="0"/><net_sink comp="995" pin=2"/></net>

<net id="1006"><net_src comp="995" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1011"><net_src comp="1003" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1018"><net_src comp="48" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1019"><net_src comp="1007" pin="2"/><net_sink comp="1012" pin=1"/></net>

<net id="1020"><net_src comp="50" pin="0"/><net_sink comp="1012" pin=2"/></net>

<net id="1021"><net_src comp="52" pin="0"/><net_sink comp="1012" pin=3"/></net>

<net id="1025"><net_src comp="1012" pin="4"/><net_sink comp="1022" pin=0"/></net>

<net id="1030"><net_src comp="0" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="1022" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1035"><net_src comp="1032" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1039"><net_src comp="350" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1045"><net_src comp="102" pin="0"/><net_sink comp="1040" pin=0"/></net>

<net id="1046"><net_src comp="1036" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="1047"><net_src comp="90" pin="0"/><net_sink comp="1040" pin=2"/></net>

<net id="1054"><net_src comp="104" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1055"><net_src comp="1036" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1056"><net_src comp="106" pin="0"/><net_sink comp="1048" pin=2"/></net>

<net id="1057"><net_src comp="108" pin="0"/><net_sink comp="1048" pin=3"/></net>

<net id="1061"><net_src comp="1036" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1065"><net_src comp="1048" pin="4"/><net_sink comp="1062" pin=0"/></net>

<net id="1070"><net_src comp="110" pin="0"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="1062" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1077"><net_src comp="112" pin="0"/><net_sink comp="1072" pin=0"/></net>

<net id="1078"><net_src comp="1066" pin="2"/><net_sink comp="1072" pin=1"/></net>

<net id="1079"><net_src comp="114" pin="0"/><net_sink comp="1072" pin=2"/></net>

<net id="1084"><net_src comp="116" pin="0"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="1048" pin="4"/><net_sink comp="1080" pin=1"/></net>

<net id="1089"><net_src comp="1080" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1095"><net_src comp="1072" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1096"><net_src comp="1086" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1097"><net_src comp="1066" pin="2"/><net_sink comp="1090" pin=2"/></net>

<net id="1104"><net_src comp="118" pin="0"/><net_sink comp="1098" pin=0"/></net>

<net id="1105"><net_src comp="120" pin="0"/><net_sink comp="1098" pin=1"/></net>

<net id="1106"><net_src comp="122" pin="0"/><net_sink comp="1098" pin=3"/></net>

<net id="1110"><net_src comp="1098" pin="4"/><net_sink comp="1107" pin=0"/></net>

<net id="1117"><net_src comp="1111" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1122"><net_src comp="1107" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1123"><net_src comp="1114" pin="1"/><net_sink comp="1118" pin=1"/></net>

<net id="1128"><net_src comp="1107" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="1114" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1135"><net_src comp="124" pin="0"/><net_sink comp="1130" pin=0"/></net>

<net id="1136"><net_src comp="1118" pin="2"/><net_sink comp="1130" pin=1"/></net>

<net id="1137"><net_src comp="126" pin="0"/><net_sink comp="1130" pin=2"/></net>

<net id="1141"><net_src comp="1130" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1148"><net_src comp="128" pin="0"/><net_sink comp="1142" pin=0"/></net>

<net id="1149"><net_src comp="1124" pin="2"/><net_sink comp="1142" pin=1"/></net>

<net id="1150"><net_src comp="126" pin="0"/><net_sink comp="1142" pin=2"/></net>

<net id="1151"><net_src comp="130" pin="0"/><net_sink comp="1142" pin=3"/></net>

<net id="1157"><net_src comp="1138" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1158"><net_src comp="1142" pin="4"/><net_sink comp="1152" pin=2"/></net>

<net id="1163"><net_src comp="24" pin="0"/><net_sink comp="1159" pin=0"/></net>

<net id="1169"><net_src comp="1159" pin="2"/><net_sink comp="1164" pin=1"/></net>

<net id="1173"><net_src comp="524" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="1179"><net_src comp="453" pin="4"/><net_sink comp="1175" pin=0"/></net>

<net id="1180"><net_src comp="60" pin="0"/><net_sink comp="1175" pin=1"/></net>

<net id="1185"><net_src comp="497" pin="4"/><net_sink comp="1181" pin=0"/></net>

<net id="1186"><net_src comp="24" pin="0"/><net_sink comp="1181" pin=1"/></net>

<net id="1191"><net_src comp="476" pin="4"/><net_sink comp="1187" pin=0"/></net>

<net id="1192"><net_src comp="60" pin="0"/><net_sink comp="1187" pin=1"/></net>

<net id="1198"><net_src comp="136" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1199"><net_src comp="1187" pin="2"/><net_sink comp="1193" pin=1"/></net>

<net id="1200"><net_src comp="138" pin="0"/><net_sink comp="1193" pin=2"/></net>

<net id="1204"><net_src comp="1193" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1209"><net_src comp="1201" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1216"><net_src comp="48" pin="0"/><net_sink comp="1210" pin=0"/></net>

<net id="1217"><net_src comp="1205" pin="2"/><net_sink comp="1210" pin=1"/></net>

<net id="1218"><net_src comp="50" pin="0"/><net_sink comp="1210" pin=2"/></net>

<net id="1219"><net_src comp="52" pin="0"/><net_sink comp="1210" pin=3"/></net>

<net id="1223"><net_src comp="1210" pin="4"/><net_sink comp="1220" pin=0"/></net>

<net id="1228"><net_src comp="0" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="1220" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="1233"><net_src comp="524" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="1238"><net_src comp="172" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="1240"><net_src comp="1235" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="1244"><net_src comp="528" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1248"><net_src comp="178" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="1250"><net_src comp="1245" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1251"><net_src comp="1245" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="1255"><net_src comp="184" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="1257"><net_src comp="1252" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1261"><net_src comp="190" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1263"><net_src comp="1258" pin="1"/><net_sink comp="1205" pin=1"/></net>

<net id="1267"><net_src comp="202" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="1269"><net_src comp="1264" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="1273"><net_src comp="208" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="1275"><net_src comp="1270" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="1279"><net_src comp="214" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="1281"><net_src comp="1276" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="1285"><net_src comp="548" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="1287"><net_src comp="1282" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="1291"><net_src comp="559" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1295"><net_src comp="564" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1300"><net_src comp="226" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="1305"><net_src comp="592" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="1311"><net_src comp="238" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="1316"><net_src comp="599" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1321"><net_src comp="614" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1325"><net_src comp="639" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="1327"><net_src comp="1322" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="1331"><net_src comp="645" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1335"><net_src comp="650" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="1340"><net_src comp="654" pin="2"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1345"><net_src comp="249" pin="2"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1347"><net_src comp="1342" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1351"><net_src comp="660" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1356"><net_src comp="516" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="1361"><net_src comp="688" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="1363"><net_src comp="1358" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="1367"><net_src comp="708" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="1369"><net_src comp="1364" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="1373"><net_src comp="356" pin="3"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1378"><net_src comp="350" pin="3"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1383"><net_src comp="268" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1388"><net_src comp="273" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1393"><net_src comp="364" pin="3"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1398"><net_src comp="719" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1403"><net_src comp="727" pin="3"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1408"><net_src comp="745" pin="1"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="785" pin=2"/></net>

<net id="1413"><net_src comp="759" pin="3"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1418"><net_src comp="777" pin="3"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1423"><net_src comp="512" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="1425"><net_src comp="1420" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1429"><net_src comp="839" pin="3"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="1431"><net_src comp="1426" pin="1"/><net_sink comp="851" pin=2"/></net>

<net id="1435"><net_src comp="851" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="1437"><net_src comp="1432" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1444"><net_src comp="164" pin="1"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="1446"><net_src comp="1441" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1447"><net_src comp="1441" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="1451"><net_src comp="168" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="1453"><net_src comp="1448" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1454"><net_src comp="1448" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="1458"><net_src comp="872" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1460"><net_src comp="1455" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1464"><net_src comp="875" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1469"><net_src comp="914" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="1471"><net_src comp="1466" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="1475"><net_src comp="924" pin="2"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="1477"><net_src comp="1472" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1481"><net_src comp="940" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1486"><net_src comp="944" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1490"><net_src comp="290" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="1495"><net_src comp="295" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1500"><net_src comp="371" pin="3"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1505"><net_src comp="953" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1507"><net_src comp="1502" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="1511"><net_src comp="956" pin="1"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="1513"><net_src comp="1508" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1514"><net_src comp="1508" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1515"><net_src comp="1508" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="1519"><net_src comp="959" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1524"><net_src comp="963" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1528"><net_src comp="984" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="1533"><net_src comp="512" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1538"><net_src comp="1026" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="1540"><net_src comp="1535" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="1544"><net_src comp="378" pin="3"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1549"><net_src comp="1040" pin="3"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1554"><net_src comp="1058" pin="1"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="1098" pin=2"/></net>

<net id="1559"><net_src comp="1072" pin="3"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1564"><net_src comp="1090" pin="3"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1569"><net_src comp="1152" pin="3"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="1159" pin=1"/></net>

<net id="1571"><net_src comp="1566" pin="1"/><net_sink comp="1164" pin=2"/></net>

<net id="1575"><net_src comp="1164" pin="3"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1580"><net_src comp="1175" pin="2"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="1585"><net_src comp="504" pin="2"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="1590"><net_src comp="1181" pin="2"/><net_sink comp="1587" pin=0"/></net>

<net id="1594"><net_src comp="1224" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="1596"><net_src comp="1591" pin="1"/><net_sink comp="323" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_0 | {69 70 71 72 73 74 75 78 82 83 84 85 86 87 }
 - Input state : 
	Port: spmv_kernel : gmem_0 | {2 3 4 5 6 7 8 10 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 28 37 38 39 40 41 42 43 44 52 53 54 55 56 57 58 60 }
	Port: spmv_kernel : gmem_1 | {37 38 39 40 41 42 43 44 52 53 54 55 56 57 58 60 }
	Port: spmv_kernel : values | {2 }
	Port: spmv_kernel : col_indices | {2 }
	Port: spmv_kernel : row_indices | {2 }
	Port: spmv_kernel : x | {2 }
	Port: spmv_kernel : y | {2 }
	Port: spmv_kernel : n | {2 }
	Port: spmv_kernel : m | {1 }
	Port: spmv_kernel : nnz | {2 }
  - Chain level:
	State 1
	State 2
		sext_ln26 : 1
		gmem_0_addr : 2
		empty : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		i_cast : 1
		icmp_ln26_1 : 2
		add_ln26 : 1
		br_ln26 : 3
	State 10
	State 11
		x_local_addr : 1
		store_ln28 : 2
	State 12
		sext_ln33 : 1
		gmem_0_addr_1 : 2
		previous_row_index_req : 3
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		tmp : 1
		icmp_ln35 : 2
		br_ln35 : 3
		trunc_ln2 : 1
		sext_ln35 : 2
		gmem_0_addr_2 : 3
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		icmp_ln35_1 : 1
		br_ln35 : 2
		empty_17 : 1
		add_ln35_1 : 1
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		zext_ln39 : 1
		row_indices_diff_local_addr : 2
		store_ln39 : 3
	State 37
		sext_ln47 : 1
		gmem_0_addr_3 : 2
		gmem_0_load_req : 3
		sext_ln47_1 : 1
		gmem_1_addr : 2
		gmem_1_load_req : 3
	State 38
	State 39
	State 40
	State 41
	State 42
		row_indices_diff_local_load : 1
	State 43
	State 44
	State 45
		x_local_addr_1 : 1
		x_local_load : 2
	State 46
	State 47
		y_all_row_prev_1 : 1
	State 48
	State 49
		p_Result_s : 1
		p_Repl2_4 : 1
		p_Repl2_s : 1
		zext_ln340 : 2
		add_ln340 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
	State 50
		zext_ln15 : 1
		sh_prom_i_i_i_cast_cast_cast_cast : 1
		r_V : 2
		r_V_1 : 2
		tmp_5 : 3
		zext_ln662 : 4
		tmp_1 : 3
		val_V : 5
	State 51
		p_Val2_6 : 1
		icmp_ln53 : 1
		br_ln53 : 2
		trunc_ln4 : 1
		trunc_ln53_1 : 1
		sext_ln53 : 2
		gmem_1_addr_1 : 3
		sext_ln57 : 2
		gmem_0_addr_4 : 3
		store_ln53 : 1
		store_ln53 : 1
	State 52
		p_rd_req : 1
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
		icmp_ln53_1 : 1
		br_ln53 : 2
	State 60
	State 61
		x_local_addr_2 : 1
		x_local_load_1 : 2
	State 62
	State 63
		mul : 1
	State 64
		br_ln59 : 1
	State 65
		store_ln65 : 1
	State 66
		shl_ln : 1
		zext_ln61 : 2
		add_ln61_1 : 3
		trunc_ln5 : 4
		sext_ln61 : 5
		gmem_0_addr_5 : 6
		row_indices_diff_local_addr_2 : 1
		f_1 : 2
	State 67
		p_Val2_3 : 1
		p_Result_5 : 2
		p_Repl2_5 : 2
		p_Repl2_3 : 2
		zext_ln340_1 : 3
		add_ln340_1 : 4
		isNeg_1 : 5
		sub_ln1311_1 : 3
		sext_ln1311_1 : 4
		ush_1 : 6
	State 68
		zext_ln15_1 : 1
		sh_prom_i_i_i14_cast_cast_cast_cast : 1
		r_V_2 : 2
		r_V_3 : 2
		tmp_9 : 3
		zext_ln662_1 : 4
		tmp_3 : 3
		val_V_1 : 5
	State 69
		p_Val2_7 : 1
	State 70
		write_ln61 : 1
		remained_row_index : 1
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
		icmp_ln72 : 1
		br_ln72 : 2
		sub1 : 1
		add_ln74 : 1
		shl_ln1 : 2
		zext_ln74 : 3
		add_ln74_1 : 4
		trunc_ln6 : 5
		sext_ln74 : 6
		gmem_0_addr_6 : 7
	State 78
	State 79
	State 80
	State 81
	State 82
		write_ln74 : 1
	State 83
	State 84
	State 85
	State 86
	State 87


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|
|          |               add_ln26_fu_564               |    0    |    0    |    23   |
|          |                  add_fu_599                 |    0    |    0    |    39   |
|          |               add_ln35_fu_620               |    0    |    0    |    71   |
|          |              add_ln35_1_fu_654              |    0    |    0    |    39   |
|          |               add_ln39_fu_665               |    0    |    0    |    23   |
|          |               add_ln340_fu_753              |    0    |    0    |    15   |
|          |               add_ln53_fu_875               |    0    |    0    |    39   |
|          |              add_ln53_1_fu_880              |    0    |    0    |    71   |
|    add   |              add_ln53_2_fu_895              |    0    |    0    |    71   |
|          |                  j_2_fu_969                 |    0    |    0    |    39   |
|          |              add_ln53_3_fu_984              |    0    |    0    |    38   |
|          |               add_ln61_fu_990               |    0    |    0    |    39   |
|          |              add_ln61_1_fu_1007             |    0    |    0    |    71   |
|          |             add_ln340_1_fu_1066             |    0    |    0    |    15   |
|          |          remained_row_index_fu_1175         |    0    |    0    |    39   |
|          |               add_ln74_fu_1187              |    0    |    0    |    39   |
|          |              add_ln74_1_fu_1205             |    0    |    0    |    71   |
|----------|---------------------------------------------|---------|---------|---------|
|   fadd   |                  grp_fu_504                 |    2    |   205   |   390   |
|----------|---------------------------------------------|---------|---------|---------|
|   fmul   |                  grp_fu_512                 |    3    |   143   |   321   |
|----------|---------------------------------------------|---------|---------|---------|
|   lshr   |                  r_V_fu_805                 |    0    |    0    |   101   |
|          |                r_V_2_fu_1118                |    0    |    0    |   101   |
|----------|---------------------------------------------|---------|---------|---------|
|    shl   |                 r_V_1_fu_811                |    0    |    0    |   101   |
|          |                r_V_3_fu_1124                |    0    |    0    |   101   |
|----------|---------------------------------------------|---------|---------|---------|
|          |               sub_ln39_fu_660               |    0    |    0    |    39   |
|          |              sub_ln1311_fu_767              |    0    |    0    |    15   |
|    sub   |              result_V_1_fu_846              |    0    |    0    |    39   |
|          |             sub_ln1311_1_fu_1080            |    0    |    0    |    15   |
|          |              result_V_3_fu_1159             |    0    |    0    |    39   |
|----------|---------------------------------------------|---------|---------|---------|
|          |                  ush_fu_777                 |    0    |    0    |    9    |
|          |                 val_V_fu_839                |    0    |    0    |    32   |
|  select  |               p_Val2_6_fu_851               |    0    |    0    |    32   |
|          |                ush_1_fu_1090                |    0    |    0    |    9    |
|          |               val_V_1_fu_1152               |    0    |    0    |    32   |
|          |               p_Val2_7_fu_1164              |    0    |    0    |    32   |
|----------|---------------------------------------------|---------|---------|---------|
|          |               icmp_ln26_fu_528              |    0    |    0    |    18   |
|          |              icmp_ln26_1_fu_559             |    0    |    0    |    18   |
|          |               icmp_ln35_fu_614              |    0    |    0    |    18   |
|   icmp   |              icmp_ln35_1_fu_645             |    0    |    0    |    18   |
|          |               icmp_ln53_fu_866              |    0    |    0    |    18   |
|          |              icmp_ln53_1_fu_944             |    0    |    0    |    18   |
|          |               icmp_ln59_fu_963              |    0    |    0    |    18   |
|          |              icmp_ln72_fu_1181              |    0    |    0    |    18   |
|----------|---------------------------------------------|---------|---------|---------|
|          |              m_read_read_fu_172             |    0    |    0    |    0    |
|          |             nnz_read_read_fu_178            |    0    |    0    |    0    |
|          |              n_read_read_fu_184             |    0    |    0    |    0    |
|          |              y_read_read_fu_190             |    0    |    0    |    0    |
|          |              x_read_read_fu_196             |    0    |    0    |    0    |
|          |         row_indices_read_read_fu_202        |    0    |    0    |    0    |
|          |         col_indices_read_read_fu_208        |    0    |    0    |    0    |
|   read   |           values_read_read_fu_214           |    0    |    0    |    0    |
|          |         gmem_0_addr_read_read_fu_226        |    0    |    0    |    0    |
|          |        previous_row_index_read_fu_238       |    0    |    0    |    0    |
|          |            row_index_read_fu_249            |    0    |    0    |    0    |
|          |        gmem_0_addr_3_read_read_fu_268       |    0    |    0    |    0    |
|          |         gmem_1_addr_read_read_fu_273        |    0    |    0    |    0    |
|          |        gmem_0_addr_4_read_read_fu_290       |    0    |    0    |    0    |
|          |        gmem_1_addr_1_read_read_fu_295       |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|          |              grp_readreq_fu_220             |    0    |    0    |    0    |
|          |              grp_readreq_fu_231             |    0    |    0    |    0    |
|          |              grp_readreq_fu_243             |    0    |    0    |    0    |
|  readreq |              grp_readreq_fu_254             |    0    |    0    |    0    |
|          |              grp_readreq_fu_261             |    0    |    0    |    0    |
|          |              grp_readreq_fu_278             |    0    |    0    |    0    |
|          |              grp_readreq_fu_284             |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
| writeresp|             grp_writeresp_fu_300            |    0    |    0    |    0    |
|          |             grp_writeresp_fu_316            |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|   write  |           write_ln61_write_fu_307           |    0    |    0    |    0    |
|          |           write_ln74_write_fu_323           |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|  sitofp  |                  grp_fu_516                 |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|          |               trunc_ln_fu_534               |    0    |    0    |    0    |
|          |               trunc_ln1_fu_579              |    0    |    0    |    0    |
|          |                  tmp_fu_604                 |    0    |    0    |    0    |
|          |               trunc_ln2_fu_625              |    0    |    0    |    0    |
|          |               trunc_ln3_fu_675              |    0    |    0    |    0    |
|          |             trunc_ln47_1_fu_695             |    0    |    0    |    0    |
|          |               p_Repl2_4_fu_735              |    0    |    0    |    0    |
|partselect|                 tmp_1_fu_829                |    0    |    0    |    0    |
|          |                 tmp_6_fu_857                |    0    |    0    |    0    |
|          |               trunc_ln4_fu_885              |    0    |    0    |    0    |
|          |             trunc_ln53_1_fu_900             |    0    |    0    |    0    |
|          |              trunc_ln5_fu_1012              |    0    |    0    |    0    |
|          |              p_Repl2_5_fu_1048              |    0    |    0    |    0    |
|          |                tmp_3_fu_1142                |    0    |    0    |    0    |
|          |              trunc_ln6_fu_1210              |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|          |               sext_ln26_fu_544              |    0    |    0    |    0    |
|          |               sext_ln33_fu_588              |    0    |    0    |    0    |
|          |               sext_ln35_fu_635              |    0    |    0    |    0    |
|          |               sext_ln47_fu_684              |    0    |    0    |    0    |
|          |              sext_ln47_1_fu_704             |    0    |    0    |    0    |
|          |              sext_ln1311_fu_773             |    0    |    0    |    0    |
|   sext   |     sh_prom_i_i_i_cast_cast_cast_fu_798     |    0    |    0    |    0    |
|          |               sext_ln53_fu_910              |    0    |    0    |    0    |
|          |               sext_ln57_fu_920              |    0    |    0    |    0    |
|          |              sext_ln61_fu_1022              |    0    |    0    |    0    |
|          |            sext_ln1311_1_fu_1086            |    0    |    0    |    0    |
|          |    sh_prom_i_i_i14_cast_cast_cast_fu_1111   |    0    |    0    |    0    |
|          |              sext_ln74_fu_1220              |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|          |                i_cast_fu_555                |    0    |    0    |    0    |
|          |                i_cast1_fu_570               |    0    |    0    |    0    |
|          |               zext_ln39_fu_670              |    0    |    0    |    0    |
|          |               zext_ln47_fu_715              |    0    |    0    |    0    |
|          |              zext_ln340_fu_749              |    0    |    0    |    0    |
|          |               zext_ln15_fu_794              |    0    |    0    |    0    |
|          |   sh_prom_i_i_i_cast_cast_cast_cast_fu_801  |    0    |    0    |    0    |
|          |              zext_ln662_fu_825              |    0    |    0    |    0    |
|   zext   |               zext_ln53_fu_940              |    0    |    0    |    0    |
|          |               zext_ln57_fu_949              |    0    |    0    |    0    |
|          |              zext_ln61_fu_1003              |    0    |    0    |    0    |
|          |              zext_ln63_fu_1032              |    0    |    0    |    0    |
|          |             zext_ln340_1_fu_1062            |    0    |    0    |    0    |
|          |             zext_ln15_1_fu_1107             |    0    |    0    |    0    |
|          | sh_prom_i_i_i14_cast_cast_cast_cast_fu_1114 |    0    |    0    |    0    |
|          |             zext_ln662_1_fu_1138            |    0    |    0    |    0    |
|          |              zext_ln74_fu_1201              |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|          |               empty_17_fu_650               |    0    |    0    |    0    |
|   trunc  |               p_Repl2_s_fu_745              |    0    |    0    |    0    |
|          |              trunc_ln53_fu_872              |    0    |    0    |    0    |
|          |              p_Repl2_3_fu_1058              |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|          |              p_Result_s_fu_727              |    0    |    0    |    0    |
|          |                 isNeg_fu_759                |    0    |    0    |    0    |
| bitselect|                 tmp_5_fu_817                |    0    |    0    |    0    |
|          |              p_Result_5_fu_1040             |    0    |    0    |    0    |
|          |               isNeg_1_fu_1072               |    0    |    0    |    0    |
|          |                tmp_9_fu_1130                |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|          |              mantissa_V_fu_785              |    0    |    0    |    0    |
|bitconcatenate|                shl_ln_fu_995                |    0    |    0    |    0    |
|          |             mantissa_V_1_fu_1098            |    0    |    0    |    0    |
|          |               shl_ln1_fu_1193               |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|   Total  |                                             |    5    |   348   |   2294  |
|----------|---------------------------------------------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |
+----------------------+--------+--------+--------+
|row_indices_diff_local|   128  |    0   |    0   |
|        x_local       |   128  |    0   |    0   |
+----------------------+--------+--------+--------+
|         Total        |   256  |    0   |    0   |
+----------------------+--------+--------+--------+

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|           add_ln26_reg_1292           |   16   |
|          add_ln35_1_reg_1337          |   32   |
|          add_ln53_3_reg_1525          |   31   |
|           add_ln53_reg_1461           |   32   |
|              add_reg_1313             |   32   |
|         bitcast_ln47_reg_1395         |   32   |
|         bitcast_ln57_reg_1516         |   32   |
|       col_indices_read_reg_1270       |   64   |
|             conv_reg_1353             |   32   |
|           empty_17_reg_1332           |   16   |
|         gmem_0_addr_1_reg_1302        |   32   |
|         gmem_0_addr_2_reg_1322        |   32   |
|      gmem_0_addr_3_read_reg_1380      |   32   |
|         gmem_0_addr_3_reg_1358        |   32   |
|      gmem_0_addr_4_read_reg_1487      |   32   |
|         gmem_0_addr_4_reg_1472        |   32   |
|         gmem_0_addr_5_reg_1535        |   32   |
|         gmem_0_addr_6_reg_1591        |   32   |
|       gmem_0_addr_read_reg_1297       |   32   |
|          gmem_0_addr_reg_1282         |   32   |
|      gmem_1_addr_1_read_reg_1492      |   32   |
|         gmem_1_addr_1_reg_1466        |   32   |
|       gmem_1_addr_read_reg_1385       |   32   |
|          gmem_1_addr_reg_1364         |   32   |
|              i_1_reg_397              |   32   |
|              i_2_reg_418              |   31   |
|               i_reg_385               |   16   |
|          icmp_ln26_1_reg_1288         |    1   |
|           icmp_ln26_reg_1241          |    1   |
|          icmp_ln35_1_reg_1328         |    1   |
|           icmp_ln35_reg_1318          |    1   |
|          icmp_ln53_1_reg_1483         |    1   |
|           icmp_ln59_reg_1521          |    1   |
|           icmp_ln72_reg_1587          |    1   |
|            isNeg_1_reg_1556           |    1   |
|             isNeg_reg_1410            |    1   |
|           j_0_lcssa_reg_472           |   32   |
|              j_1_reg_1508             |   32   |
|               j_reg_1448              |   32   |
|            m_read_reg_1235            |   32   |
|              mul_reg_1530             |   32   |
|            n_read_reg_1252            |   32   |
|           nnz_read_reg_1245           |   32   |
|           p_Repl2_3_reg_1551          |   23   |
|           p_Repl2_s_reg_1405          |   23   |
|          p_Result_5_reg_1546          |    1   |
|          p_Result_s_reg_1400          |    1   |
|           p_Val2_6_reg_1432           |   32   |
|           p_Val2_7_reg_1572           |   32   |
|      previous_row_index_1_reg_408     |   32   |
|      previous_row_index_reg_1308      |   32   |
|                reg_519                |   32   |
|                reg_524                |   32   |
|      remained_row_index_1_reg_450     |   32   |
|remained_row_index_prev_0_lcssa_reg_494|   32   |
|   remained_row_index_prev_1_reg_430   |   32   |
|      remained_row_index_reg_1577      |   32   |
|           row_index_reg_1342          |   32   |
| row_indices_diff_local_addr_1_reg_1370|   16   |
| row_indices_diff_local_addr_2_reg_1541|   16   |
|  row_indices_diff_local_load_reg_1375 |   32   |
|       row_indices_read_reg_1264       |   64   |
|           sub_ln39_reg_1348           |   32   |
|          trunc_ln53_reg_1455          |   31   |
|             ush_1_reg_1561            |    9   |
|              ush_reg_1415             |    9   |
|            val_V_1_reg_1566           |   32   |
|             val_V_reg_1426            |   32   |
|          values_read_reg_1276         |   64   |
|        x_local_addr_1_reg_1390        |   16   |
|        x_local_addr_2_reg_1497        |   16   |
|     y_all_row_prev_0_lcssa_reg_483    |   32   |
|       y_all_row_prev_1_reg_1420       |   32   |
|        y_all_row_prev_2_reg_440       |   32   |
|           y_all_row_reg_1582          |   32   |
|    y_previous_break_0_lcssa_reg_460   |   32   |
|      y_previous_break_1_reg_1502      |   32   |
|       y_previous_break_reg_1441       |   32   |
|            y_read_reg_1258            |   64   |
|           zext_ln53_reg_1478          |   32   |
+---------------------------------------+--------+
|                 Total                 |  2168  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
|        grp_readreq_fu_220        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_readreq_fu_231        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_readreq_fu_254        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_readreq_fu_261        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_readreq_fu_284        |  p2  |   2  |  31  |   62   ||    9    |
|       grp_writeresp_fu_300       |  p0  |   2  |   1  |    2   |
|       grp_writeresp_fu_316       |  p0  |   2  |   1  |    2   |
|         grp_access_fu_338        |  p0  |   5  |  16  |   80   ||    27   |
|         grp_access_fu_350        |  p0  |   5  |  16  |   80   ||    27   |
|             i_reg_385            |  p0  |   2  |  16  |   32   ||    9    |
|            i_2_reg_418           |  p0  |   2  |  31  |   62   ||    9    |
| y_previous_break_0_lcssa_reg_460 |  p0  |   2  |  32  |   64   ||    9    |
|            grp_fu_504            |  p0  |   3  |  32  |   96   ||    15   |
|            grp_fu_504            |  p1  |   4  |  32  |   128  ||    21   |
|            grp_fu_512            |  p0  |   4  |  32  |   128  ||    21   |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   992  || 27.0382 ||   183   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |  2294  |
|   Memory  |   256  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   27   |    -   |   183  |
|  Register |    -   |    -   |    -   |  2168  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   256  |    5   |   27   |  2516  |  2477  |
+-----------+--------+--------+--------+--------+--------+
