{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717691442137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717691442140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 13:30:42 2024 " "Processing started: Thu Jun 06 13:30:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717691442140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717691442140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ahbmasterfpga -c ahbmasterfpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off ahbmasterfpga -c ahbmasterfpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717691442141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717691442516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717691442516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "multiplexor.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/multiplexor.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717691448443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717691448443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahbmasterfpga.v 1 1 " "Found 1 design units, including 1 entities, in source file ahbmasterfpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahbmasterfpga " "Found entity 1: ahbmasterfpga" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717691448446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717691448446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file displaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 displaydecoder " "Found entity 1: displaydecoder" {  } { { "displaydecoder.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/displaydecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717691448450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717691448450 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ahbmaster.v(83) " "Verilog HDL information at ahbmaster.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1717691448452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahbmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file ahbmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahbmaster " "Found entity 1: ahbmaster" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717691448453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717691448453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/decoder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717691448456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717691448456 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "idecoder.v(17) " "Verilog HDL information at idecoder.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "idecoder.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/idecoder.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1717691448459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file idecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 idecoder " "Found entity 1: idecoder" {  } { { "idecoder.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/idecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717691448460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717691448460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmemory " "Found entity 1: instructionmemory" {  } { { "instructionmemory.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/instructionmemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717691448463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717691448463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorialeitura.v 1 1 " "Found 1 design units, including 1 entities, in source file memorialeitura.v" { { "Info" "ISGN_ENTITY_NAME" "1 memorialeitura " "Found entity 1: memorialeitura" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717691448466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717691448466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ffd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717691448469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717691448469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hresetnou ahbmasterfpga.v(84) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(84): created implicit net for \"hresetnou\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717691448469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hready ahbmasterfpga.v(105) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(105): created implicit net for \"hready\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717691448469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data ahbmasterfpga.v(120) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(120): created implicit net for \"data\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717691448469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hsize ahbmasterfpga.v(125) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(125): created implicit net for \"hsize\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717691448469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hprot ahbmasterfpga.v(127) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(127): created implicit net for \"hprot\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717691448469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hmastlock ahbmasterfpga.v(130) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(130): created implicit net for \"hmastlock\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717691448469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "leitura ahbmasterfpga.v(133) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(133): created implicit net for \"leitura\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717691448469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem ahbmasterfpga.v(166) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(166): created implicit net for \"mem\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717691448469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memos00 ahbmasterfpga.v(183) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(183): created implicit net for \"memos00\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717691448469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memos01 ahbmasterfpga.v(184) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(184): created implicit net for \"memos01\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717691448469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memos10 ahbmasterfpga.v(185) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(185): created implicit net for \"memos10\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717691448469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memos11 ahbmasterfpga.v(186) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(186): created implicit net for \"memos11\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717691448469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memo memorialeitura.v(10) " "Verilog HDL Implicit Net warning at memorialeitura.v(10): created implicit net for \"memo\"" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717691448469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ahbmasterfpga " "Elaborating entity \"ahbmasterfpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717691448489 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hresetnou ahbmasterfpga.v(84) " "Verilog HDL or VHDL warning at ahbmasterfpga.v(84): object \"hresetnou\" assigned a value but never read" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717691448490 "|ahbmasterfpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 ahbmasterfpga.v(98) " "Verilog HDL assignment warning at ahbmasterfpga.v(98): truncated value with size 11 to match size of target (10)" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717691448490 "|ahbmasterfpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ahbmasterfpga.v(183) " "Verilog HDL assignment warning at ahbmasterfpga.v(183): truncated value with size 4 to match size of target (1)" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717691448490 "|ahbmasterfpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ahbmasterfpga.v(184) " "Verilog HDL assignment warning at ahbmasterfpga.v(184): truncated value with size 4 to match size of target (1)" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717691448490 "|ahbmasterfpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ahbmasterfpga.v(185) " "Verilog HDL assignment warning at ahbmasterfpga.v(185): truncated value with size 4 to match size of target (1)" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717691448490 "|ahbmasterfpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ahbmasterfpga.v(186) " "Verilog HDL assignment warning at ahbmasterfpga.v(186): truncated value with size 4 to match size of target (1)" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717691448490 "|ahbmasterfpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hresetnout ahbmasterfpga.v(74) " "Output port \"hresetnout\" at ahbmasterfpga.v(74) has no driver" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717691448490 "|ahbmasterfpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idecoder idecoder:U1 " "Elaborating entity \"idecoder\" for hierarchy \"idecoder:U1\"" {  } { { "ahbmasterfpga.v" "U1" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717691448491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 idecoder.v(22) " "Verilog HDL assignment warning at idecoder.v(22): truncated value with size 32 to match size of target (10)" {  } { { "idecoder.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/idecoder.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717691448492 "|ahbmasterfpga|idecoder:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionmemory idecoder:U1\|instructionmemory:U1 " "Elaborating entity \"instructionmemory\" for hierarchy \"idecoder:U1\|instructionmemory:U1\"" {  } { { "idecoder.v" "U1" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/idecoder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717691448493 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.data_a 0 instructionmemory.v(7) " "Net \"memoria.data_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717691448493 "|ahbmasterfpga|idecoder:U1|instructionmemory:U1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.waddr_a 0 instructionmemory.v(7) " "Net \"memoria.waddr_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717691448493 "|ahbmasterfpga|idecoder:U1|instructionmemory:U1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.we_a 0 instructionmemory.v(7) " "Net \"memoria.we_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717691448493 "|ahbmasterfpga|idecoder:U1|instructionmemory:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahbmaster ahbmaster:master " "Elaborating entity \"ahbmaster\" for hierarchy \"ahbmaster:master\"" {  } { { "ahbmasterfpga.v" "master" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717691448495 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hsize ahbmaster.v(83) " "Verilog HDL Always Construct warning at ahbmaster.v(83): inferring latch(es) for variable \"hsize\", which holds its previous value in one or more paths through the always construct" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717691448495 "|ahbmasterfpga|ahbmaster:master"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hprot ahbmaster.v(83) " "Verilog HDL Always Construct warning at ahbmaster.v(83): inferring latch(es) for variable \"hprot\", which holds its previous value in one or more paths through the always construct" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717691448495 "|ahbmasterfpga|ahbmaster:master"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hmastlock ahbmaster.v(83) " "Verilog HDL Always Construct warning at ahbmaster.v(83): inferring latch(es) for variable \"hmastlock\", which holds its previous value in one or more paths through the always construct" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717691448495 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hmastlock ahbmaster.v(83) " "Inferred latch for \"hmastlock\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717691448495 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hprot\[0\] ahbmaster.v(83) " "Inferred latch for \"hprot\[0\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717691448495 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hprot\[1\] ahbmaster.v(83) " "Inferred latch for \"hprot\[1\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717691448495 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hprot\[2\] ahbmaster.v(83) " "Inferred latch for \"hprot\[2\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717691448495 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hprot\[3\] ahbmaster.v(83) " "Inferred latch for \"hprot\[3\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717691448495 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsize\[0\] ahbmaster.v(83) " "Inferred latch for \"hsize\[0\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717691448495 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsize\[1\] ahbmaster.v(83) " "Inferred latch for \"hsize\[1\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717691448495 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsize\[2\] ahbmaster.v(83) " "Inferred latch for \"hsize\[2\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717691448495 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:deco " "Elaborating entity \"decoder\" for hierarchy \"decoder:deco\"" {  } { { "ahbmasterfpga.v" "deco" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717691448496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor multiplexor:multip " "Elaborating entity \"multiplexor\" for hierarchy \"multiplexor:multip\"" {  } { { "ahbmasterfpga.v" "multip" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717691448498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memorialeitura memorialeitura:memory " "Elaborating entity \"memorialeitura\" for hierarchy \"memorialeitura:memory\"" {  } { { "ahbmasterfpga.v" "memory" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717691448499 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memo memorialeitura.v(10) " "Verilog HDL or VHDL warning at memorialeitura.v(10): object \"memo\" assigned a value but never read" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717691448499 "|ahbmasterfpga|memorialeitura:memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 memorialeitura.v(10) " "Verilog HDL assignment warning at memorialeitura.v(10): truncated value with size 8 to match size of target (1)" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717691448499 "|ahbmasterfpga|memorialeitura:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i memorialeitura.v(14) " "Verilog HDL Always Construct warning at memorialeitura.v(14): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717691448499 "|ahbmasterfpga|memorialeitura:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i memorialeitura.v(15) " "Verilog HDL Always Construct warning at memorialeitura.v(15): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717691448499 "|ahbmasterfpga|memorialeitura:memory"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "memoria memorialeitura.v(6) " "Output port \"memoria\" at memorialeitura.v(6) has no driver" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717691448499 "|ahbmasterfpga|memorialeitura:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd ffd:valor0 " "Elaborating entity \"ffd\" for hierarchy \"ffd:valor0\"" {  } { { "ahbmasterfpga.v" "valor0" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717691448500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydecoder displaydecoder:display0 " "Elaborating entity \"displaydecoder\" for hierarchy \"displaydecoder:display0\"" {  } { { "ahbmasterfpga.v" "display0" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717691448502 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "multiplexor:multip\|hreadyout " "Found clock multiplexer multiplexor:multip\|hreadyout" {  } { { "multiplexor.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/multiplexor.v" 17 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1717691448611 "|ahbmasterfpga|multiplexor:multip|hreadyout"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1717691448611 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/db/ahbmasterfpga.ram0_instructionmemory_56655cf4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/db/ahbmasterfpga.ram0_instructionmemory_56655cf4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1717691448630 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "idecoder:U1\|instructionmemory:U1\|memoria " "RAM logic \"idecoder:U1\|instructionmemory:U1\|memoria\" is uninferred because MIF is not supported for the selected family" {  } { { "instructionmemory.v" "memoria" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/instructionmemory.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1717691448640 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1717691448640 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/db/ahbmasterfpga.ram0_instructionmemory_56655cf4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/db/ahbmasterfpga.ram0_instructionmemory_56655cf4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1717691448644 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717691448775 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 96 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1717691448778 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1717691448778 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hwdata\[4\] GND " "Pin \"hwdata\[4\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|hwdata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hwdata\[5\] GND " "Pin \"hwdata\[5\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|hwdata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hwdata\[6\] GND " "Pin \"hwdata\[6\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|hwdata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hwdata\[7\] GND " "Pin \"hwdata\[7\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|hwdata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsel_1 VCC " "Pin \"hsel_1\" is stuck at VCC" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|hsel_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsel_2 GND " "Pin \"hsel_2\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|hsel_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[4\] GND " "Pin \"addr\[4\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[5\] GND " "Pin \"addr\[5\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[6\] GND " "Pin \"addr\[6\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[7\] GND " "Pin \"addr\[7\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[8\] GND " "Pin \"addr\[8\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[9\] GND " "Pin \"addr\[9\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bursttype\[0\] GND " "Pin \"bursttype\[0\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|bursttype[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bursttype\[1\] GND " "Pin \"bursttype\[1\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|bursttype[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bursttype\[2\] GND " "Pin \"bursttype\[2\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|bursttype[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "htrans\[0\] GND " "Pin \"htrans\[0\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|htrans[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "As1 GND " "Pin \"As1\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|As1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bs1 GND " "Pin \"Bs1\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Bs1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs1 GND " "Pin \"Cs1\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Cs1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ds1 GND " "Pin \"Ds1\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Ds1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Es1 GND " "Pin \"Es1\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Es1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fs1 GND " "Pin \"Fs1\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Fs1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gs1 VCC " "Pin \"Gs1\" is stuck at VCC" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Gs1"} { "Warning" "WMLS_MLS_STUCK_PIN" "As2 GND " "Pin \"As2\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|As2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bs2 GND " "Pin \"Bs2\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Bs2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs2 GND " "Pin \"Cs2\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Cs2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ds2 GND " "Pin \"Ds2\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Ds2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Es2 GND " "Pin \"Es2\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Es2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fs2 GND " "Pin \"Fs2\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Fs2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gs2 VCC " "Pin \"Gs2\" is stuck at VCC" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Gs2"} { "Warning" "WMLS_MLS_STUCK_PIN" "As3 GND " "Pin \"As3\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|As3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bs3 GND " "Pin \"Bs3\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Bs3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs3 GND " "Pin \"Cs3\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Cs3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ds3 GND " "Pin \"Ds3\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Ds3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Es3 GND " "Pin \"Es3\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Es3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fs3 GND " "Pin \"Fs3\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Fs3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gs3 VCC " "Pin \"Gs3\" is stuck at VCC" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Gs3"} { "Warning" "WMLS_MLS_STUCK_PIN" "As4 GND " "Pin \"As4\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|As4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bs4 GND " "Pin \"Bs4\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Bs4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs4 GND " "Pin \"Cs4\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Cs4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ds4 GND " "Pin \"Ds4\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Ds4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Es4 GND " "Pin \"Es4\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Es4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fs4 GND " "Pin \"Fs4\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Fs4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gs4 VCC " "Pin \"Gs4\" is stuck at VCC" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Gs4"} { "Warning" "WMLS_MLS_STUCK_PIN" "As5 GND " "Pin \"As5\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|As5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bs5 GND " "Pin \"Bs5\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Bs5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs5 GND " "Pin \"Cs5\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Cs5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ds5 GND " "Pin \"Ds5\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Ds5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Es5 GND " "Pin \"Es5\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Es5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fs5 GND " "Pin \"Fs5\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Fs5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gs5 VCC " "Pin \"Gs5\" is stuck at VCC" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Gs5"} { "Warning" "WMLS_MLS_STUCK_PIN" "As6 GND " "Pin \"As6\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|As6"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bs6 GND " "Pin \"Bs6\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Bs6"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs6 GND " "Pin \"Cs6\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Cs6"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ds6 GND " "Pin \"Ds6\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Ds6"} { "Warning" "WMLS_MLS_STUCK_PIN" "Es6 GND " "Pin \"Es6\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Es6"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fs6 GND " "Pin \"Fs6\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Fs6"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gs6 VCC " "Pin \"Gs6\" is stuck at VCC" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|Gs6"} { "Warning" "WMLS_MLS_STUCK_PIN" "hresetnout GND " "Pin \"hresetnout\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717691448785 "|ahbmasterfpga|hresetnout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717691448785 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717691448827 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717691449040 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "multiplexor:multip\|hreadyout " "Logic cell \"multiplexor:multip\|hreadyout\"" {  } { { "multiplexor.v" "hreadyout" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/multiplexor.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449043 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1717691449043 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/output_files/ahbmasterfpga.map.smsg " "Generated suppressed messages file C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/output_files/ahbmasterfpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717691449057 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717691449117 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717691449117 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "31 " "Design contains 31 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_1\[0\] " "No output dependent on input pin \"hrdata_1\[0\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|hrdata_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_1\[1\] " "No output dependent on input pin \"hrdata_1\[1\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|hrdata_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_1\[2\] " "No output dependent on input pin \"hrdata_1\[2\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|hrdata_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_1\[3\] " "No output dependent on input pin \"hrdata_1\[3\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|hrdata_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_1\[4\] " "No output dependent on input pin \"hrdata_1\[4\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|hrdata_1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_1\[5\] " "No output dependent on input pin \"hrdata_1\[5\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|hrdata_1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_1\[6\] " "No output dependent on input pin \"hrdata_1\[6\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|hrdata_1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_1\[7\] " "No output dependent on input pin \"hrdata_1\[7\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|hrdata_1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hresp_1 " "No output dependent on input pin \"hresp_1\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|hresp_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_2\[0\] " "No output dependent on input pin \"hrdata_2\[0\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|hrdata_2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_2\[1\] " "No output dependent on input pin \"hrdata_2\[1\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|hrdata_2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_2\[2\] " "No output dependent on input pin \"hrdata_2\[2\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|hrdata_2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_2\[3\] " "No output dependent on input pin \"hrdata_2\[3\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|hrdata_2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_2\[4\] " "No output dependent on input pin \"hrdata_2\[4\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|hrdata_2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_2\[5\] " "No output dependent on input pin \"hrdata_2\[5\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|hrdata_2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_2\[6\] " "No output dependent on input pin \"hrdata_2\[6\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|hrdata_2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_2\[7\] " "No output dependent on input pin \"hrdata_2\[7\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|hrdata_2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hresp_2 " "No output dependent on input pin \"hresp_2\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|hresp_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "confirm0 " "No output dependent on input pin \"confirm0\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|confirm0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "confirm1 " "No output dependent on input pin \"confirm1\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|confirm1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s0 " "No output dependent on input pin \"s0\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|s0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s1 " "No output dependent on input pin \"s1\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|s1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s2 " "No output dependent on input pin \"s2\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|s2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s3 " "No output dependent on input pin \"s3\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|s3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s4 " "No output dependent on input pin \"s4\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|s4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s5 " "No output dependent on input pin \"s5\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|s5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s6 " "No output dependent on input pin \"s6\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|s6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s7 " "No output dependent on input pin \"s7\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|s7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s8 " "No output dependent on input pin \"s8\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|s8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s9 " "No output dependent on input pin \"s9\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|s9"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hreadyout_2 " "No output dependent on input pin \"hreadyout_2\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717691449140 "|ahbmasterfpga|hreadyout_2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717691449140 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717691449141 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717691449141 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717691449141 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717691449141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717691449151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 13:30:49 2024 " "Processing ended: Thu Jun 06 13:30:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717691449151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717691449151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717691449151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717691449151 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1717691450119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717691450124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 13:30:49 2024 " "Processing started: Thu Jun 06 13:30:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717691450124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717691450124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ahbmasterfpga -c ahbmasterfpga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ahbmasterfpga -c ahbmasterfpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717691450124 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1717691450226 ""}
{ "Info" "0" "" "Project  = ahbmasterfpga" {  } {  } 0 0 "Project  = ahbmasterfpga" 0 0 "Fitter" 0 0 1717691450226 ""}
{ "Info" "0" "" "Revision = ahbmasterfpga" {  } {  } 0 0 "Revision = ahbmasterfpga" 0 0 "Fitter" 0 0 1717691450226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1717691450312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1717691450312 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ahbmasterfpga 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"ahbmasterfpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717691450317 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717691450348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717691450348 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717691450473 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1717691450479 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717691450667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717691450667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717691450667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717691450667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717691450667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717691450667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717691450667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717691450667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717691450667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717691450667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717691450667 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1717691450667 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717691450669 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717691450669 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717691450669 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717691450669 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717691450669 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717691450669 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717691450669 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717691450669 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1717691450669 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717691450670 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717691450670 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717691450670 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717691450670 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1717691450671 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "hresetnout 3 2.5 V 2.5V 3.3V " "Pin hresetnout with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hrdata_1\[0\] 3 3.3V " "Pin hrdata_1\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hrdata_1[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hrdata_1\[0\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1717691450818 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hrdata_1\[1\] 3 3.3V " "Pin hrdata_1\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hrdata_1[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hrdata_1\[1\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1717691450818 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hrdata_1\[2\] 3 3.3V " "Pin hrdata_1\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hrdata_1[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hrdata_1\[2\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1717691450818 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hrdata_1\[3\] 3 3.3V " "Pin hrdata_1\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hrdata_1[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hrdata_1\[3\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1717691450818 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hresp_1 3 3.3V " "Pin hresp_1 in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hresp_1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hresp_1" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1717691450818 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hrdata_2\[0\] 3 3.3V " "Pin hrdata_2\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hrdata_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hrdata_2\[0\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1717691450818 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hresp_2 3 3.3V " "Pin hresp_2 in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hresp_2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hresp_2" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1717691450818 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hwdata\[2\] 3 3.3V " "Pin hwdata\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hwdata[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hwdata\[2\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1717691450818 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hwdata\[3\] 3 3.3V " "Pin hwdata\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hwdata[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hwdata\[3\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1717691450818 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hsel_1 3 3.3V " "Pin hsel_1 in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hsel_1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsel_1" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1717691450818 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hsel_2 3 3.3V " "Pin hsel_2 in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hsel_2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsel_2" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1717691450818 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "addr\[0\] 3 3.3V " "Pin addr\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { addr[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[0\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1717691450818 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "addr\[1\] 3 3.3V " "Pin addr\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { addr[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[1\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1717691450818 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "addr\[2\] 3 3.3V " "Pin addr\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { addr[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[2\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1717691450818 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "addr\[3\] 3 3.3V " "Pin addr\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { addr[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[3\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1717691450818 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "addr\[4\] 3 3.3V " "Pin addr\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { addr[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[4\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1717691450818 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "addr\[5\] 3 3.3V " "Pin addr\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { addr[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[5\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1717691450818 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hwrite 3 3.3V " "Pin hwrite in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hwrite } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hwrite" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1717691450818 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "bursttype\[1\] 3 3.3V " "Pin bursttype\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { bursttype[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bursttype\[1\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1717691450818 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "bursttype\[2\] 3 3.3V " "Pin bursttype\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { bursttype[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bursttype\[2\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1717691450818 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "htrans\[0\] 3 3.3V " "Pin htrans\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { htrans[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "htrans\[0\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1717691450818 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "htrans\[1\] 3 3.3V " "Pin htrans\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { htrans[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "htrans\[1\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1717691450818 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hclkout 3 3.3V " "Pin hclkout in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hclkout } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hclkout" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1717691450818 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hresetnout } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hresetnout" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1717691450818 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717691450820 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1717691450868 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "25 MAX 10 " "25 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hrdata_1\[0\] 3.3-V LVTTL W10 " "Pin hrdata_1\[0\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hrdata_1[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hrdata_1\[0\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hrdata_1\[1\] 3.3-V LVTTL W9 " "Pin hrdata_1\[1\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hrdata_1[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hrdata_1\[1\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hrdata_1\[2\] 3.3-V LVTTL W8 " "Pin hrdata_1\[2\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hrdata_1[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hrdata_1\[2\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hrdata_1\[3\] 3.3-V LVTTL W7 " "Pin hrdata_1\[3\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hrdata_1[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hrdata_1\[3\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hresp_1 3.3-V LVTTL Y5 " "Pin hresp_1 uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hresp_1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hresp_1" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hrdata_2\[0\] 3.3-V LVTTL V5 " "Pin hrdata_2\[0\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hrdata_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hrdata_2\[0\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hrdata_2\[1\] 3.3-V LVTTL AA15 " "Pin hrdata_2\[1\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hrdata_2[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hrdata_2\[1\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hrdata_2\[2\] 3.3-V LVTTL W13 " "Pin hrdata_2\[2\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hrdata_2[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hrdata_2\[2\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hrdata_2\[3\] 3.3-V LVTTL AB13 " "Pin hrdata_2\[3\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hrdata_2[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hrdata_2\[3\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hresp_2 3.3-V LVTTL Y4 " "Pin hresp_2 uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hresp_2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hresp_2" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "confirm0 3.3 V Schmitt Trigger B8 " "Pin confirm0 uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { confirm0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "confirm0" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "confirm1 3.3 V Schmitt Trigger A7 " "Pin confirm1 uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { confirm1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "confirm1" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s0 3.3-V LVTTL C11 " "Pin s0 uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { s0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s0" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s1 3.3-V LVTTL D12 " "Pin s1 uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { s1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s2 3.3-V LVTTL C12 " "Pin s2 uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { s2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s3 3.3-V LVTTL A12 " "Pin s3 uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { s3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s4 3.3-V LVTTL B12 " "Pin s4 uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { s4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s4" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s5 3.3-V LVTTL A13 " "Pin s5 uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { s5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s5" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s6 3.3-V LVTTL A14 " "Pin s6 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { s6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s6" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s7 3.3-V LVTTL B14 " "Pin s7 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { s7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s7" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s8 3.3-V LVTTL F15 " "Pin s8 uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { s8 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s8" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hreadyout_2 3.3-V LVTTL Y3 " "Pin hreadyout_2 uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hreadyout_2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hreadyout_2" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hclk 3.3-V LVTTL P11 " "Pin hclk uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hclk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hclk" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hresetn 3.3-V LVTTL C10 " "Pin hresetn uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hresetn } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hresetn" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hreadyout_1 3.3-V LVTTL AB3 " "Pin hreadyout_1 uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hreadyout_1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hreadyout_1" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717691450870 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1717691450870 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "5 " "Following 5 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hwdata\[4\] GND " "Pin hwdata\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hwdata[4] } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1717691450871 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hwdata\[5\] GND " "Pin hwdata\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hwdata[5] } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1717691450871 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hwdata\[6\] GND " "Pin hwdata\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hwdata[6] } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1717691450871 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hwdata\[7\] GND " "Pin hwdata\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hwdata[7] } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1717691450871 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hresetnout GND " "Pin hresetnout has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hresetnout } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hresetnout" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1717691450871 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1717691450871 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4956 " "Peak virtual memory: 4956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717691450922 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 06 13:30:50 2024 " "Processing ended: Thu Jun 06 13:30:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717691450922 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717691450922 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717691450922 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717691450922 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 135 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 135 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717691451576 ""}
