{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761603621737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761603621738 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761603621738 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761603621738 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761603621738 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761603621738 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761603621738 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761603621738 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761603621738 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761603621738 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761603621738 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761603621738 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761603621738 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761603621738 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761603621738 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761603621738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 27 17:20:21 2025 " "Processing started: Mon Oct 27 17:20:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761603621738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1761603621738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1761603621738 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1761603622957 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1761603624214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1761603624214 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1761603624258 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1761603624258 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1761603628725 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1761603630005 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1761603630048 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761603657178 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761603657178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.999 " "Worst-case setup slack is -19.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603657182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603657182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.999         -411688.162 iCLK  " "  -19.999         -411688.162 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603657182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761603657182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603657698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603657698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 iCLK  " "    0.384               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603657698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761603657698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761603657714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761603657731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.740 " "Worst-case minimum pulse width slack is 9.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603657779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603657779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.740               0.000 iCLK  " "    9.740               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603657779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761603657779 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -19.999 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -19.999" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661833 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761603661833 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -19.999 (VIOLATED) " "Path #1: Setup slack is -19.999 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[9\] " "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RV32_regFile:Register_File\|dffg_N:\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\] " "To Node      : RV32_regFile:Register_File\|dffg_N:\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.066      3.066  R        clock network delay " "     3.066      3.066  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.298      0.232     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[9\] " "     3.298      0.232     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.298      0.000 FF  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[9\]\|q " "     3.298      0.000 FF  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.657      0.359 FF    IC  s_IMemAddr\[9\]~2\|datad " "     3.657      0.359 FF    IC  s_IMemAddr\[9\]~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.782      0.125 FF  CELL  s_IMemAddr\[9\]~2\|combout " "     3.782      0.125 FF  CELL  s_IMemAddr\[9\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.267      2.485 FF    IC  IMem\|ram~34460\|dataa " "     6.267      2.485 FF    IC  IMem\|ram~34460\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.679      0.412 FR  CELL  IMem\|ram~34460\|combout " "     6.679      0.412 FR  CELL  IMem\|ram~34460\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.883      0.204 RR    IC  IMem\|ram~34461\|datad " "     6.883      0.204 RR    IC  IMem\|ram~34461\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.038      0.155 RR  CELL  IMem\|ram~34461\|combout " "     7.038      0.155 RR  CELL  IMem\|ram~34461\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.651      1.613 RR    IC  IMem\|ram~34469\|dataa " "     8.651      1.613 RR    IC  IMem\|ram~34469\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.048      0.397 RR  CELL  IMem\|ram~34469\|combout " "     9.048      0.397 RR  CELL  IMem\|ram~34469\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.252      0.204 RR    IC  IMem\|ram~34470\|datad " "     9.252      0.204 RR    IC  IMem\|ram~34470\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.407      0.155 RR  CELL  IMem\|ram~34470\|combout " "     9.407      0.155 RR  CELL  IMem\|ram~34470\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.479      2.072 RR    IC  IMem\|ram~34471\|datab " "    11.479      2.072 RR    IC  IMem\|ram~34471\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.897      0.418 RR  CELL  IMem\|ram~34471\|combout " "    11.897      0.418 RR  CELL  IMem\|ram~34471\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.999      2.102 RR    IC  IMem\|ram~34514\|datad " "    13.999      2.102 RR    IC  IMem\|ram~34514\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.138      0.139 RF  CELL  IMem\|ram~34514\|combout " "    14.138      0.139 RF  CELL  IMem\|ram~34514\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.370      0.232 FF    IC  IMem\|ram~34685\|datac " "    14.370      0.232 FF    IC  IMem\|ram~34685\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.651      0.281 FF  CELL  IMem\|ram~34685\|combout " "    14.651      0.281 FF  CELL  IMem\|ram~34685\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.930      0.279 FF    IC  IMem\|ram~34856\|dataa " "    14.930      0.279 FF    IC  IMem\|ram~34856\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.334      0.404 FF  CELL  IMem\|ram~34856\|combout " "    15.334      0.404 FF  CELL  IMem\|ram~34856\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.477      1.143 FF    IC  mind_control\|Equal10~2\|datac " "    16.477      1.143 FF    IC  mind_control\|Equal10~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.737      0.260 FR  CELL  mind_control\|Equal10~2\|combout " "    16.737      0.260 FR  CELL  mind_control\|Equal10~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.464      0.727 RR    IC  mind_control\|o_ALUControl~17\|datac " "    17.464      0.727 RR    IC  mind_control\|o_ALUControl~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.751      0.287 RR  CELL  mind_control\|o_ALUControl~17\|combout " "    17.751      0.287 RR  CELL  mind_control\|o_ALUControl~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.961      0.210 RR    IC  mind_control\|o_ALUControl~53\|datac " "    17.961      0.210 RR    IC  mind_control\|o_ALUControl~53\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.248      0.287 RR  CELL  mind_control\|o_ALUControl~53\|combout " "    18.248      0.287 RR  CELL  mind_control\|o_ALUControl~53\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.867      0.619 RR    IC  mind_control\|o_ALUControl~54\|datac " "    18.867      0.619 RR    IC  mind_control\|o_ALUControl~54\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.154      0.287 RR  CELL  mind_control\|o_ALUControl~54\|combout " "    19.154      0.287 RR  CELL  mind_control\|o_ALUControl~54\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.356      0.202 RR    IC  mind_control\|o_ALUControl\[2\]~55\|datad " "    19.356      0.202 RR    IC  mind_control\|o_ALUControl\[2\]~55\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.511      0.155 RR  CELL  mind_control\|o_ALUControl\[2\]~55\|combout " "    19.511      0.155 RR  CELL  mind_control\|o_ALUControl\[2\]~55\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.217      0.706 RR    IC  ALU\|s_controlAdder~0\|dataa " "    20.217      0.706 RR    IC  ALU\|s_controlAdder~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.654      0.437 RF  CELL  ALU\|s_controlAdder~0\|combout " "    20.654      0.437 RF  CELL  ALU\|s_controlAdder~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.052      0.398 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~2\|datac " "    21.052      0.398 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.333      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~2\|combout " "    21.333      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.559      0.226 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~3\|datad " "    21.559      0.226 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.684      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~3\|combout " "    21.684      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.940      0.256 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|datac " "    21.940      0.256 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.221      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|combout " "    22.221      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.470      0.249 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|datad " "    22.470      0.249 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.595      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|combout " "    22.595      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.844      0.249 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|datad " "    22.844      0.249 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.969      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|combout " "    22.969      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.218      0.249 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|datad " "    23.218      0.249 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.343      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|combout " "    23.343      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.598      0.255 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|datac " "    23.598      0.255 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.879      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|combout " "    23.879      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.134      0.255 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|datac " "    24.134      0.255 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.415      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|combout " "    24.415      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.666      0.251 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|datad " "    24.666      0.251 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.791      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|combout " "    24.791      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.578      1.787 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|xor_gate2\|o_F\|datad " "    26.578      1.787 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|xor_gate2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.728      0.150 FR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|xor_gate2\|o_F\|combout " "    26.728      0.150 FR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|xor_gate2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.954      0.226 RR    IC  ALU\|big_mux\|Mux22~1\|datac " "    26.954      0.226 RR    IC  ALU\|big_mux\|Mux22~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.224      0.270 RF  CELL  ALU\|big_mux\|Mux22~1\|combout " "    27.224      0.270 RF  CELL  ALU\|big_mux\|Mux22~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.453      0.229 FF    IC  ALU\|big_mux\|Mux22~2\|datad " "    27.453      0.229 FF    IC  ALU\|big_mux\|Mux22~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.578      0.125 FF  CELL  ALU\|big_mux\|Mux22~2\|combout " "    27.578      0.125 FF  CELL  ALU\|big_mux\|Mux22~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.846      0.268 FF    IC  ALU\|big_mux\|Mux22\|datab " "    27.846      0.268 FF    IC  ALU\|big_mux\|Mux22\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.250      0.404 FF  CELL  ALU\|big_mux\|Mux22\|combout " "    28.250      0.404 FF  CELL  ALU\|big_mux\|Mux22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.756      2.506 FF    IC  DMem\|ram~43968\|datad " "    30.756      2.506 FF    IC  DMem\|ram~43968\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.906      0.150 FR  CELL  DMem\|ram~43968\|combout " "    30.906      0.150 FR  CELL  DMem\|ram~43968\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.112      0.206 RR    IC  DMem\|ram~43969\|datad " "    31.112      0.206 RR    IC  DMem\|ram~43969\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.267      0.155 RR  CELL  DMem\|ram~43969\|combout " "    31.267      0.155 RR  CELL  DMem\|ram~43969\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.918      1.651 RR    IC  DMem\|ram~43972\|datac " "    32.918      1.651 RR    IC  DMem\|ram~43972\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.205      0.287 RR  CELL  DMem\|ram~43972\|combout " "    33.205      0.287 RR  CELL  DMem\|ram~43972\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.409      0.204 RR    IC  DMem\|ram~43975\|datad " "    33.409      0.204 RR    IC  DMem\|ram~43975\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.548      0.139 RF  CELL  DMem\|ram~43975\|combout " "    33.548      0.139 RF  CELL  DMem\|ram~43975\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.824      0.276 FF    IC  DMem\|ram~43976\|dataa " "    33.824      0.276 FF    IC  DMem\|ram~43976\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.178      0.354 FF  CELL  DMem\|ram~43976\|combout " "    34.178      0.354 FF  CELL  DMem\|ram~43976\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.859      2.681 FF    IC  DMem\|ram~44019\|datad " "    36.859      2.681 FF    IC  DMem\|ram~44019\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.984      0.125 FF  CELL  DMem\|ram~44019\|combout " "    36.984      0.125 FF  CELL  DMem\|ram~44019\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.218      0.234 FF    IC  DMem\|ram~44062\|datac " "    37.218      0.234 FF    IC  DMem\|ram~44062\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.478      0.260 FR  CELL  DMem\|ram~44062\|combout " "    37.478      0.260 FR  CELL  DMem\|ram~44062\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.404      1.926 RR    IC  DMem\|ram~44233\|datad " "    39.404      1.926 RR    IC  DMem\|ram~44233\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.559      0.155 RR  CELL  DMem\|ram~44233\|combout " "    39.559      0.155 RR  CELL  DMem\|ram~44233\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.759      0.200 RR    IC  DMem\|ram~44404\|datac " "    39.759      0.200 RR    IC  DMem\|ram~44404\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.046      0.287 RR  CELL  DMem\|ram~44404\|combout " "    40.046      0.287 RR  CELL  DMem\|ram~44404\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.251      0.205 RR    IC  MemtoReg_Mux\|\\G_NBit_MUX:11:MUXI\|or_gate1\|o_F~1\|datad " "    40.251      0.205 RR    IC  MemtoReg_Mux\|\\G_NBit_MUX:11:MUXI\|or_gate1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.406      0.155 RR  CELL  MemtoReg_Mux\|\\G_NBit_MUX:11:MUXI\|or_gate1\|o_F~1\|combout " "    40.406      0.155 RR  CELL  MemtoReg_Mux\|\\G_NBit_MUX:11:MUXI\|or_gate1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.998      2.592 RR    IC  Register_File\|\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\]\|asdata " "    42.998      2.592 RR    IC  Register_File\|\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.404      0.406 RR  CELL  RV32_regFile:Register_File\|dffg_N:\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\] " "    43.404      0.406 RR  CELL  RV32_regFile:Register_File\|dffg_N:\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.399      3.399  R        clock network delay " "    23.399      3.399  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.407      0.008           clock pessimism removed " "    23.407      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.387     -0.020           clock uncertainty " "    23.387     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.405      0.018     uTsu  RV32_regFile:Register_File\|dffg_N:\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\] " "    23.405      0.018     uTsu  RV32_regFile:Register_File\|dffg_N:\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    43.404 " "Data Arrival Time  :    43.404" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.405 " "Data Required Time :    23.405" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -19.999 (VIOLATED) " "Slack              :   -19.999 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603661835 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761603661835 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.384 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.384" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662289 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761603662289 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.384  " "Path #1: Hold slack is 0.384 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "To Node      : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.393      3.393  R        clock network delay " "     3.393      3.393  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.625      0.232     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "     3.625      0.232     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.625      0.000 FF  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|q " "     3.625      0.000 FF  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.625      0.000 FF    IC  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datac " "     3.625      0.000 FF    IC  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.986      0.361 FF  CELL  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout " "     3.986      0.361 FF  CELL  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.986      0.000 FF    IC  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|d " "     3.986      0.000 FF    IC  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.062      0.076 FF  CELL  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "     4.062      0.076 FF  CELL  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.524      3.524  R        clock network delay " "     3.524      3.524  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.492     -0.032           clock pessimism removed " "     3.492     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.492      0.000           clock uncertainty " "     3.492      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.678      0.186      uTh  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "     3.678      0.186      uTh  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.062 " "Data Arrival Time  :     4.062" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.678 " "Data Required Time :     3.678" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.384  " "Slack              :     0.384 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603662290 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761603662290 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761603662291 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1761603662432 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1761603668927 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761603672562 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761603672562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.793 " "Worst-case setup slack is -16.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603672566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603672566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.793         -327489.994 iCLK  " "  -16.793         -327489.994 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603672566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761603672566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603672925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603672925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 iCLK  " "    0.338               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603672925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761603672925 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761603672930 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761603672936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.767 " "Worst-case minimum pulse width slack is 9.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603672981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603672981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.767               0.000 iCLK  " "    9.767               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603672981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761603672981 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -16.793 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -16.793" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676084 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761603676084 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -16.793 (VIOLATED) " "Path #1: Setup slack is -16.793 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[9\] " "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RV32_regFile:Register_File\|dffg_N:\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\] " "To Node      : RV32_regFile:Register_File\|dffg_N:\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.780      2.780  R        clock network delay " "     2.780      2.780  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.993      0.213     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[9\] " "     2.993      0.213     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.993      0.000 FF  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[9\]\|q " "     2.993      0.000 FF  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.317      0.324 FF    IC  s_IMemAddr\[9\]~2\|datad " "     3.317      0.324 FF    IC  s_IMemAddr\[9\]~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.427      0.110 FF  CELL  s_IMemAddr\[9\]~2\|combout " "     3.427      0.110 FF  CELL  s_IMemAddr\[9\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.646      2.219 FF    IC  IMem\|ram~34460\|dataa " "     5.646      2.219 FF    IC  IMem\|ram~34460\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.015      0.369 FR  CELL  IMem\|ram~34460\|combout " "     6.015      0.369 FR  CELL  IMem\|ram~34460\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.203      0.188 RR    IC  IMem\|ram~34461\|datad " "     6.203      0.188 RR    IC  IMem\|ram~34461\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.347      0.144 RR  CELL  IMem\|ram~34461\|combout " "     6.347      0.144 RR  CELL  IMem\|ram~34461\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.870      1.523 RR    IC  IMem\|ram~34469\|dataa " "     7.870      1.523 RR    IC  IMem\|ram~34469\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.228      0.358 RR  CELL  IMem\|ram~34469\|combout " "     8.228      0.358 RR  CELL  IMem\|ram~34469\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.416      0.188 RR    IC  IMem\|ram~34470\|datad " "     8.416      0.188 RR    IC  IMem\|ram~34470\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.560      0.144 RR  CELL  IMem\|ram~34470\|combout " "     8.560      0.144 RR  CELL  IMem\|ram~34470\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.518      1.958 RR    IC  IMem\|ram~34471\|datab " "    10.518      1.958 RR    IC  IMem\|ram~34471\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.899      0.381 RR  CELL  IMem\|ram~34471\|combout " "    10.899      0.381 RR  CELL  IMem\|ram~34471\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.861      1.962 RR    IC  IMem\|ram~34514\|datad " "    12.861      1.962 RR    IC  IMem\|ram~34514\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.986      0.125 RF  CELL  IMem\|ram~34514\|combout " "    12.986      0.125 RF  CELL  IMem\|ram~34514\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.197      0.211 FF    IC  IMem\|ram~34685\|datac " "    13.197      0.211 FF    IC  IMem\|ram~34685\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.449      0.252 FF  CELL  IMem\|ram~34685\|combout " "    13.449      0.252 FF  CELL  IMem\|ram~34685\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.701      0.252 FF    IC  IMem\|ram~34856\|dataa " "    13.701      0.252 FF    IC  IMem\|ram~34856\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.061      0.360 FF  CELL  IMem\|ram~34856\|combout " "    14.061      0.360 FF  CELL  IMem\|ram~34856\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.081      1.020 FF    IC  mind_control\|Equal10~2\|datac " "    15.081      1.020 FF    IC  mind_control\|Equal10~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.318      0.237 FR  CELL  mind_control\|Equal10~2\|combout " "    15.318      0.237 FR  CELL  mind_control\|Equal10~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.005      0.687 RR    IC  mind_control\|o_ALUControl~17\|datac " "    16.005      0.687 RR    IC  mind_control\|o_ALUControl~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.270      0.265 RR  CELL  mind_control\|o_ALUControl~17\|combout " "    16.270      0.265 RR  CELL  mind_control\|o_ALUControl~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.462      0.192 RR    IC  mind_control\|o_ALUControl~53\|datac " "    16.462      0.192 RR    IC  mind_control\|o_ALUControl~53\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.727      0.265 RR  CELL  mind_control\|o_ALUControl~53\|combout " "    16.727      0.265 RR  CELL  mind_control\|o_ALUControl~53\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.315      0.588 RR    IC  mind_control\|o_ALUControl~54\|datac " "    17.315      0.588 RR    IC  mind_control\|o_ALUControl~54\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.580      0.265 RR  CELL  mind_control\|o_ALUControl~54\|combout " "    17.580      0.265 RR  CELL  mind_control\|o_ALUControl~54\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.766      0.186 RR    IC  mind_control\|o_ALUControl\[2\]~55\|datad " "    17.766      0.186 RR    IC  mind_control\|o_ALUControl\[2\]~55\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.910      0.144 RR  CELL  mind_control\|o_ALUControl\[2\]~55\|combout " "    17.910      0.144 RR  CELL  mind_control\|o_ALUControl\[2\]~55\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.586      0.676 RR    IC  ALU\|s_controlAdder~0\|dataa " "    18.586      0.676 RR    IC  ALU\|s_controlAdder~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.980      0.394 RF  CELL  ALU\|s_controlAdder~0\|combout " "    18.980      0.394 RF  CELL  ALU\|s_controlAdder~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.342      0.362 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~2\|datac " "    19.342      0.362 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.594      0.252 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~2\|combout " "    19.594      0.252 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.799      0.205 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~3\|datad " "    19.799      0.205 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.933      0.134 FR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~3\|combout " "    19.933      0.134 FR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.139      0.206 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|datac " "    20.139      0.206 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.404      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|combout " "    20.404      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.613      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|datad " "    20.613      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.757      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|combout " "    20.757      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.966      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|datad " "    20.966      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.110      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|combout " "    21.110      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.319      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|datad " "    21.319      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.463      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|combout " "    21.463      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.669      0.206 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|datac " "    21.669      0.206 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.934      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|combout " "    21.934      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.140      0.206 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|datac " "    22.140      0.206 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.405      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|combout " "    22.405      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.616      0.211 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|datad " "    22.616      0.211 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.760      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|combout " "    22.760      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.402      1.642 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|xor_gate2\|o_F\|datad " "    24.402      1.642 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|xor_gate2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.546      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|xor_gate2\|o_F\|combout " "    24.546      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|xor_gate2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.753      0.207 RR    IC  ALU\|big_mux\|Mux22~1\|datac " "    24.753      0.207 RR    IC  ALU\|big_mux\|Mux22~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.998      0.245 RF  CELL  ALU\|big_mux\|Mux22~1\|combout " "    24.998      0.245 RF  CELL  ALU\|big_mux\|Mux22~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.206      0.208 FF    IC  ALU\|big_mux\|Mux22~2\|datad " "    25.206      0.208 FF    IC  ALU\|big_mux\|Mux22~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.316      0.110 FF  CELL  ALU\|big_mux\|Mux22~2\|combout " "    25.316      0.110 FF  CELL  ALU\|big_mux\|Mux22~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.558      0.242 FF    IC  ALU\|big_mux\|Mux22\|datab " "    25.558      0.242 FF    IC  ALU\|big_mux\|Mux22\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.919      0.361 FF  CELL  ALU\|big_mux\|Mux22\|combout " "    25.919      0.361 FF  CELL  ALU\|big_mux\|Mux22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.176      2.257 FF    IC  DMem\|ram~43968\|datad " "    28.176      2.257 FF    IC  DMem\|ram~43968\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.310      0.134 FR  CELL  DMem\|ram~43968\|combout " "    28.310      0.134 FR  CELL  DMem\|ram~43968\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.500      0.190 RR    IC  DMem\|ram~43969\|datad " "    28.500      0.190 RR    IC  DMem\|ram~43969\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.644      0.144 RR  CELL  DMem\|ram~43969\|combout " "    28.644      0.144 RR  CELL  DMem\|ram~43969\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.182      1.538 RR    IC  DMem\|ram~43972\|datac " "    30.182      1.538 RR    IC  DMem\|ram~43972\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.447      0.265 RR  CELL  DMem\|ram~43972\|combout " "    30.447      0.265 RR  CELL  DMem\|ram~43972\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.635      0.188 RR    IC  DMem\|ram~43975\|datad " "    30.635      0.188 RR    IC  DMem\|ram~43975\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.779      0.144 RR  CELL  DMem\|ram~43975\|combout " "    30.779      0.144 RR  CELL  DMem\|ram~43975\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.998      0.219 RR    IC  DMem\|ram~43976\|dataa " "    30.998      0.219 RR    IC  DMem\|ram~43976\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.305      0.307 RR  CELL  DMem\|ram~43976\|combout " "    31.305      0.307 RR  CELL  DMem\|ram~43976\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.763      2.458 RR    IC  DMem\|ram~44019\|datad " "    33.763      2.458 RR    IC  DMem\|ram~44019\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.907      0.144 RR  CELL  DMem\|ram~44019\|combout " "    33.907      0.144 RR  CELL  DMem\|ram~44019\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.093      0.186 RR    IC  DMem\|ram~44062\|datac " "    34.093      0.186 RR    IC  DMem\|ram~44062\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.358      0.265 RR  CELL  DMem\|ram~44062\|combout " "    34.358      0.265 RR  CELL  DMem\|ram~44062\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.157      1.799 RR    IC  DMem\|ram~44233\|datad " "    36.157      1.799 RR    IC  DMem\|ram~44233\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.301      0.144 RR  CELL  DMem\|ram~44233\|combout " "    36.301      0.144 RR  CELL  DMem\|ram~44233\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.484      0.183 RR    IC  DMem\|ram~44404\|datac " "    36.484      0.183 RR    IC  DMem\|ram~44404\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.749      0.265 RR  CELL  DMem\|ram~44404\|combout " "    36.749      0.265 RR  CELL  DMem\|ram~44404\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.938      0.189 RR    IC  MemtoReg_Mux\|\\G_NBit_MUX:11:MUXI\|or_gate1\|o_F~1\|datad " "    36.938      0.189 RR    IC  MemtoReg_Mux\|\\G_NBit_MUX:11:MUXI\|or_gate1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.082      0.144 RR  CELL  MemtoReg_Mux\|\\G_NBit_MUX:11:MUXI\|or_gate1\|o_F~1\|combout " "    37.082      0.144 RR  CELL  MemtoReg_Mux\|\\G_NBit_MUX:11:MUXI\|or_gate1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.519      2.437 RR    IC  Register_File\|\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\]\|asdata " "    39.519      2.437 RR    IC  Register_File\|\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.889      0.370 RR  CELL  RV32_regFile:Register_File\|dffg_N:\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\] " "    39.889      0.370 RR  CELL  RV32_regFile:Register_File\|dffg_N:\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.090      3.090  R        clock network delay " "    23.090      3.090  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.097      0.007           clock pessimism removed " "    23.097      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.077     -0.020           clock uncertainty " "    23.077     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.096      0.019     uTsu  RV32_regFile:Register_File\|dffg_N:\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\] " "    23.096      0.019     uTsu  RV32_regFile:Register_File\|dffg_N:\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    39.889 " "Data Arrival Time  :    39.889" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.096 " "Data Required Time :    23.096" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -16.793 (VIOLATED) " "Slack              :   -16.793 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676086 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761603676086 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.338 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.338" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676382 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761603676382 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.338  " "Path #1: Hold slack is 0.338 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "To Node      : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.085      3.085  R        clock network delay " "     3.085      3.085  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.298      0.213     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "     3.298      0.213     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.298      0.000 FF  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|q " "     3.298      0.000 FF  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.298      0.000 FF    IC  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datac " "     3.298      0.000 FF    IC  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.617      0.319 FF  CELL  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout " "     3.617      0.319 FF  CELL  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.617      0.000 FF    IC  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|d " "     3.617      0.000 FF    IC  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.682      0.065 FF  CELL  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "     3.682      0.065 FF  CELL  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.201      3.201  R        clock network delay " "     3.201      3.201  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.173     -0.028           clock pessimism removed " "     3.173     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.173      0.000           clock uncertainty " "     3.173      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.344      0.171      uTh  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "     3.344      0.171      uTh  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.682 " "Data Arrival Time  :     3.682" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.344 " "Data Required Time :     3.344" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.338  " "Slack              :     0.338 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603676383 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761603676383 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761603676384 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761603678377 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761603678377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.675 " "Worst-case setup slack is -0.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603678382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603678382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.675             -11.216 iCLK  " "   -0.675             -11.216 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603678382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761603678382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603678725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603678725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 iCLK  " "    0.173               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603678725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761603678725 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761603678730 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761603678736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.404 " "Worst-case minimum pulse width slack is 9.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603678779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603678779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.404               0.000 iCLK  " "    9.404               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761603678779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761603678779 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.675 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.675" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681949 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761603681949 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.675 (VIOLATED) " "Path #1: Setup slack is -0.675 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[9\] " "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RV32_regFile:Register_File\|dffg_N:\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\] " "To Node      : RV32_regFile:Register_File\|dffg_N:\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.627      1.627  R        clock network delay " "     1.627      1.627  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.732      0.105     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[9\] " "     1.732      0.105     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.732      0.000 FF  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[9\]\|q " "     1.732      0.000 FF  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.905      0.173 FF    IC  s_IMemAddr\[9\]~2\|datad " "     1.905      0.173 FF    IC  s_IMemAddr\[9\]~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.968      0.063 FF  CELL  s_IMemAddr\[9\]~2\|combout " "     1.968      0.063 FF  CELL  s_IMemAddr\[9\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.355      1.387 FF    IC  IMem\|ram~34460\|dataa " "     3.355      1.387 FF    IC  IMem\|ram~34460\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.560      0.205 FR  CELL  IMem\|ram~34460\|combout " "     3.560      0.205 FR  CELL  IMem\|ram~34460\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.651      0.091 RR    IC  IMem\|ram~34461\|datad " "     3.651      0.091 RR    IC  IMem\|ram~34461\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.717      0.066 RF  CELL  IMem\|ram~34461\|combout " "     3.717      0.066 RF  CELL  IMem\|ram~34461\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.597      0.880 FF    IC  IMem\|ram~34469\|dataa " "     4.597      0.880 FF    IC  IMem\|ram~34469\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.801      0.204 FF  CELL  IMem\|ram~34469\|combout " "     4.801      0.204 FF  CELL  IMem\|ram~34469\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.909      0.108 FF    IC  IMem\|ram~34470\|datad " "     4.909      0.108 FF    IC  IMem\|ram~34470\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.972      0.063 FF  CELL  IMem\|ram~34470\|combout " "     4.972      0.063 FF  CELL  IMem\|ram~34470\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.132      1.160 FF    IC  IMem\|ram~34471\|datab " "     6.132      1.160 FF    IC  IMem\|ram~34471\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.324      0.192 FF  CELL  IMem\|ram~34471\|combout " "     6.324      0.192 FF  CELL  IMem\|ram~34471\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.409      1.085 FF    IC  IMem\|ram~34514\|datad " "     7.409      1.085 FF    IC  IMem\|ram~34514\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.472      0.063 FF  CELL  IMem\|ram~34514\|combout " "     7.472      0.063 FF  CELL  IMem\|ram~34514\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.582      0.110 FF    IC  IMem\|ram~34685\|datac " "     7.582      0.110 FF    IC  IMem\|ram~34685\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.715      0.133 FF  CELL  IMem\|ram~34685\|combout " "     7.715      0.133 FF  CELL  IMem\|ram~34685\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.852      0.137 FF    IC  IMem\|ram~34856\|dataa " "     7.852      0.137 FF    IC  IMem\|ram~34856\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.038      0.186 FR  CELL  IMem\|ram~34856\|combout " "     8.038      0.186 FR  CELL  IMem\|ram~34856\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.580      0.542 RR    IC  mind_control\|Equal10~2\|datac " "     8.580      0.542 RR    IC  mind_control\|Equal10~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.705      0.125 RF  CELL  mind_control\|Equal10~2\|combout " "     8.705      0.125 RF  CELL  mind_control\|Equal10~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.088      0.383 FF    IC  mind_control\|o_ALUControl~17\|datac " "     9.088      0.383 FF    IC  mind_control\|o_ALUControl~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.221      0.133 FF  CELL  mind_control\|o_ALUControl~17\|combout " "     9.221      0.133 FF  CELL  mind_control\|o_ALUControl~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.338      0.117 FF    IC  mind_control\|o_ALUControl~53\|datac " "     9.338      0.117 FF    IC  mind_control\|o_ALUControl~53\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.471      0.133 FF  CELL  mind_control\|o_ALUControl~53\|combout " "     9.471      0.133 FF  CELL  mind_control\|o_ALUControl~53\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.784      0.313 FF    IC  mind_control\|o_ALUControl~54\|datac " "     9.784      0.313 FF    IC  mind_control\|o_ALUControl~54\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.917      0.133 FF  CELL  mind_control\|o_ALUControl~54\|combout " "     9.917      0.133 FF  CELL  mind_control\|o_ALUControl~54\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.023      0.106 FF    IC  mind_control\|o_ALUControl\[2\]~55\|datad " "    10.023      0.106 FF    IC  mind_control\|o_ALUControl\[2\]~55\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.086      0.063 FF  CELL  mind_control\|o_ALUControl\[2\]~55\|combout " "    10.086      0.063 FF  CELL  mind_control\|o_ALUControl\[2\]~55\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.447      0.361 FF    IC  ALU\|s_controlAdder~0\|dataa " "    10.447      0.361 FF    IC  ALU\|s_controlAdder~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.626      0.179 FF  CELL  ALU\|s_controlAdder~0\|combout " "    10.626      0.179 FF  CELL  ALU\|s_controlAdder~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.824      0.198 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~2\|datac " "    10.824      0.198 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.957      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~2\|combout " "    10.957      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.064      0.107 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~3\|datad " "    11.064      0.107 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.127      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~3\|combout " "    11.127      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.250      0.123 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|datac " "    11.250      0.123 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.383      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|combout " "    11.383      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.501      0.118 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|datad " "    11.501      0.118 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.564      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|combout " "    11.564      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.683      0.119 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|datad " "    11.683      0.119 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.746      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|combout " "    11.746      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.866      0.120 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|datad " "    11.866      0.120 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.929      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|combout " "    11.929      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.050      0.121 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|datac " "    12.050      0.121 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.183      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|combout " "    12.183      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.304      0.121 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|datac " "    12.304      0.121 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.437      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|combout " "    12.437      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.558      0.121 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|datad " "    12.558      0.121 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.621      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|combout " "    12.621      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.602      0.981 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|xor_gate2\|o_F\|datad " "    13.602      0.981 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|xor_gate2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.674      0.072 FR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|xor_gate2\|o_F\|combout " "    13.674      0.072 FR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|xor_gate2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.776      0.102 RR    IC  ALU\|big_mux\|Mux22~1\|datac " "    13.776      0.102 RR    IC  ALU\|big_mux\|Mux22~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.901      0.125 RF  CELL  ALU\|big_mux\|Mux22~1\|combout " "    13.901      0.125 RF  CELL  ALU\|big_mux\|Mux22~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.010      0.109 FF    IC  ALU\|big_mux\|Mux22~2\|datad " "    14.010      0.109 FF    IC  ALU\|big_mux\|Mux22~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.073      0.063 FF  CELL  ALU\|big_mux\|Mux22~2\|combout " "    14.073      0.063 FF  CELL  ALU\|big_mux\|Mux22~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.203      0.130 FF    IC  ALU\|big_mux\|Mux22\|datab " "    14.203      0.130 FF    IC  ALU\|big_mux\|Mux22\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.396      0.193 FF  CELL  ALU\|big_mux\|Mux22\|combout " "    14.396      0.193 FF  CELL  ALU\|big_mux\|Mux22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.830      1.434 FF    IC  DMem\|ram~43968\|datad " "    15.830      1.434 FF    IC  DMem\|ram~43968\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.893      0.063 FF  CELL  DMem\|ram~43968\|combout " "    15.893      0.063 FF  CELL  DMem\|ram~43968\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.004      0.111 FF    IC  DMem\|ram~43969\|datad " "    16.004      0.111 FF    IC  DMem\|ram~43969\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.067      0.063 FF  CELL  DMem\|ram~43969\|combout " "    16.067      0.063 FF  CELL  DMem\|ram~43969\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.951      0.884 FF    IC  DMem\|ram~43972\|datac " "    16.951      0.884 FF    IC  DMem\|ram~43972\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.084      0.133 FF  CELL  DMem\|ram~43972\|combout " "    17.084      0.133 FF  CELL  DMem\|ram~43972\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.192      0.108 FF    IC  DMem\|ram~43975\|datad " "    17.192      0.108 FF    IC  DMem\|ram~43975\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.255      0.063 FF  CELL  DMem\|ram~43975\|combout " "    17.255      0.063 FF  CELL  DMem\|ram~43975\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.388      0.133 FF    IC  DMem\|ram~43976\|dataa " "    17.388      0.133 FF    IC  DMem\|ram~43976\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.561      0.173 FF  CELL  DMem\|ram~43976\|combout " "    17.561      0.173 FF  CELL  DMem\|ram~43976\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.058      1.497 FF    IC  DMem\|ram~44019\|datad " "    19.058      1.497 FF    IC  DMem\|ram~44019\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.121      0.063 FF  CELL  DMem\|ram~44019\|combout " "    19.121      0.063 FF  CELL  DMem\|ram~44019\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.233      0.112 FF    IC  DMem\|ram~44062\|datac " "    19.233      0.112 FF    IC  DMem\|ram~44062\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.366      0.133 FF  CELL  DMem\|ram~44062\|combout " "    19.366      0.133 FF  CELL  DMem\|ram~44062\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.376      1.010 FF    IC  DMem\|ram~44233\|datad " "    20.376      1.010 FF    IC  DMem\|ram~44233\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.439      0.063 FF  CELL  DMem\|ram~44233\|combout " "    20.439      0.063 FF  CELL  DMem\|ram~44233\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.548      0.109 FF    IC  DMem\|ram~44404\|datac " "    20.548      0.109 FF    IC  DMem\|ram~44404\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.681      0.133 FF  CELL  DMem\|ram~44404\|combout " "    20.681      0.133 FF  CELL  DMem\|ram~44404\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.790      0.109 FF    IC  MemtoReg_Mux\|\\G_NBit_MUX:11:MUXI\|or_gate1\|o_F~1\|datad " "    20.790      0.109 FF    IC  MemtoReg_Mux\|\\G_NBit_MUX:11:MUXI\|or_gate1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.853      0.063 FF  CELL  MemtoReg_Mux\|\\G_NBit_MUX:11:MUXI\|or_gate1\|o_F~1\|combout " "    20.853      0.063 FF  CELL  MemtoReg_Mux\|\\G_NBit_MUX:11:MUXI\|or_gate1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.287      1.434 FF    IC  Register_File\|\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\]\|asdata " "    22.287      1.434 FF    IC  Register_File\|\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.462      0.175 FF  CELL  RV32_regFile:Register_File\|dffg_N:\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\] " "    22.462      0.175 FF  CELL  RV32_regFile:Register_File\|dffg_N:\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.795      1.795  R        clock network delay " "    21.795      1.795  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.800      0.005           clock pessimism removed " "    21.800      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.780     -0.020           clock uncertainty " "    21.780     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.787      0.007     uTsu  RV32_regFile:Register_File\|dffg_N:\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\] " "    21.787      0.007     uTsu  RV32_regFile:Register_File\|dffg_N:\\gen_regs:2:normal_reg:dffg_32I\|r_Q\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.462 " "Data Arrival Time  :    22.462" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.787 " "Data Required Time :    21.787" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.675 (VIOLATED) " "Slack              :    -0.675 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603681951 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761603681951 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.173 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.173" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761603682285 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.173  " "Path #1: Hold slack is 0.173 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "To Node      : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.795      1.795  R        clock network delay " "     1.795      1.795  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.900      0.105     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "     1.900      0.105     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.900      0.000 RR  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|q " "     1.900      0.000 RR  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.900      0.000 RR    IC  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datac " "     1.900      0.000 RR    IC  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.071      0.171 RR  CELL  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout " "     2.071      0.171 RR  CELL  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.071      0.000 RR    IC  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|d " "     2.071      0.000 RR    IC  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.102      0.031 RR  CELL  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "     2.102      0.031 RR  CELL  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.865      1.865  R        clock network delay " "     1.865      1.865  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.845     -0.020           clock pessimism removed " "     1.845     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.845      0.000           clock uncertainty " "     1.845      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.929      0.084      uTh  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "     1.929      0.084      uTh  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.102 " "Data Arrival Time  :     2.102" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.929 " "Data Required Time :     1.929" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.173  " "Slack              :     0.173 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761603682285 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761603682285 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761603718071 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761603755695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3492 " "Peak virtual memory: 3492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761603758218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 27 17:22:38 2025 " "Processing ended: Mon Oct 27 17:22:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761603758218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:17 " "Elapsed time: 00:02:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761603758218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:40 " "Total CPU time (on all processors): 00:02:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761603758218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1761603758218 ""}
