MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
1. Features and Benefits
         LIN 2.x/SAE J2602 and ISO17987-4 compliant
         Quad/Dual - enhanced master transceiver function for each channel
         Backward compatible to quad-channel master transceiver MLX80001
         Lowest space (QFN4x4, wettable flanks) and minimized external components
         Quad/Dual versions with same package and foot print for cost/space optimized design
         Slew rate selection and High Speed Flash mode
         Wide operating voltage range VS = 5 to 27 V
         Fully compatible to 3.3V and 5V devices
         Very low standby current consumption of (typ) 10µA in sleep mode
         WAKE input for local wake-up capability
         Remote and local wake-up source recognition
         Control output INH for external components
         Integrated termination (resistor & decoupling diode) for both LIN master & slave nodes
         TxD dominant time out function in slave configuration
         RxD dominant time out function in master configuration
         Sleep timer
         Low EME (emission) and high EMI (immunity) level
         High impedance LIN pin in case of loss of ground or battery
         Enhanced ESD robustness
               o +/- 10kV according to IEC 61000-4-2 for pins LIN, Vs and WAKE
2. Ordering Information
                               Temperature                                                    Packing Form
 Product Code                                        Package Code          Option Code
                               Code                                                           Code
 MLX80002                      K                     LW                    CAA-001            RE
 MLX80004                      K                     LW                    BAA-001            RE
Legend:
Temperature Code:                K = -40 to 125°C
Package Code:                    LW = Quad Flat Package (QFN), wettable flanks
Option Code:                     BAA-001 = Design Revision
Packing Form:                    RE = Reel
Ordering example:                MLX80004 KLW-BAA-001-RE
Revision 021 – Sept 2016                                                                           Page 1 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
3. General Description
The MLX80004(2) is a quad/dual LIN transceiver physical layer device for a single wire data link capable of operating in
applications using baud rates up to 20kBd. It is compliant to LIN2.x as well as to the SAE J2602 specifications. The IC
furthermore can be used in ISO9141 systems. The MLX80004 is functionally compatible to the MLX80001 quad master
LIN transceiver.
The device is flexible for use in LIN – master applications and slave applications as well.
Due to the integrated master termination and the high ESD/EMC robustness of the device a minimum space and
number of external components is required.
The number of LIN – channels can be easily adapted on the application requirements by combinations of quad and dual
channel devices within the same foot print.
Because of the very low power consumption of the MLX80004 while being in sleep mode it’s suitable for ECU
applications with hard standby current requirements. The implemented high resistive LIN - termination in sleep mode as
well as the RxD dominant time-out feature allows a comfortable handling of LIN short circuits to GND.
In order to reduce the power consumption in case of failure modes, the integrated sleep timer takes care for switching
the IC into the most power saving sleep mode after Power-On or Wake-Up events are not followed by a mode change
response of the microcontroller.
The MLX80004/2 has an improved EMI performance and ESD robustness according to the OEM Common Hardware
Requirements for LIN in Automotive Applications Rev.1.2.
By using the MODE0/1 pins the application can be easily adapted on the required baud rate in order to optimize the
EMC emissions. A high speed Flash Mode with disabled slew rate control is available as well.
To fulfill different OEM requirements, the integrated master termination can be disabled and external master resistors
and decoupling diodes can be used. In this mode the MLX80004/2 can be used in slave applications as well.
Revision 021 – Sept 2016                                                                                    Page 2 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
4. Table of Contents
1.    Features and Benefits................................................................................................................................................... 1
2.    Ordering Information ................................................................................................................................................... 1
3.    General Description ..................................................................................................................................................... 2
4.    Table of Contents ......................................................................................................................................................... 3
5.    Block Diagram .............................................................................................................................................................. 5
6.    Pin Description ............................................................................................................................................................. 6
7.    Electrical Specification.................................................................................................................................................. 7
   7.1      Operating Conditions ..................................................................................................................................................................... 7
   7.2      Absolute Maximum Ratings ........................................................................................................................................................... 8
   7.3      Static Characteristics ...................................................................................................................................................................... 9
   7.4      Dynamic Characteristics ............................................................................................................................................................... 12
       7.4.1 Duty Cycle Calculation ..................................................................................................................................................... 13
8.    Functional Description ............................................................................................................................................... 15
   8.1      Operating Modes.......................................................................................................................................................................... 16
   8.2      Initialization and Standby mode .................................................................................................................................................. 16
   8.3      Active Modes ................................................................................................................................................................................ 16
       8.3.1 High Speed mode ............................................................................................................................................................. 17
       8.3.2 Low speed mode .............................................................................................................................................................. 17
       8.3.3 Normal speed mode ........................................................................................................................................................ 17
   8.4      Sleep Mode ................................................................................................................................................................................... 17
   8.5      Wake Up........................................................................................................................................................................................ 18
   8.6      Wake Up Source Recognition ...................................................................................................................................................... 18
   8.7      Master / Slave configuration ....................................................................................................................................................... 21
9.    Fail-safe Features ....................................................................................................................................................... 22
   9.1      Loss of battery .............................................................................................................................................................................. 22
   9.2      Loss of Ground .............................................................................................................................................................................. 22
   9.3      Short circuit to battery ................................................................................................................................................................. 22
   9.4      Ground shift and short circuit to ground .................................................................................................................................... 22
   9.5      Thermal overload ......................................................................................................................................................................... 22
   9.6      Undervoltage lock out .................................................................................................................................................................. 22
   9.7      Open Circuit protection ............................................................................................................................................................... 22
   9.8      TxDx faulty start protection ......................................................................................................................................................... 23
   9.9      RxDx dominant time-out .............................................................................................................................................................. 23
   9.10     TxDx dominant time-out .............................................................................................................................................................. 23
10.      Application Example ............................................................................................................................................... 24
   10.1     Enhanced Master Mode............................................................................................................................................................... 24
   10.2     Standard Transceiver Mode ......................................................................................................................................................... 25
Revision 021 – Sept 2016                                                                                                                                                                     Page 3 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
   10.3 Application Circuitry for EMC ...................................................................................................................................................... 26
       10.3.1 External Circuitry on Supply Lines ............................................................................................................................... 27
       10.3.2 External Circuitry on LIN Lines ..................................................................................................................................... 27
       10.3.3 External Circuitry on Signal Lines ................................................................................................................................. 27
11.     Mechanical Specification QFN24 ............................................................................................................................ 28
12.     Package Marking Information................................................................................................................................. 29
13.     Tape and Reel Specification .................................................................................................................................... 30
14.     ESD and EMC.......................................................................................................................................................... 33
   14.1    Automotive Qualification Test Pulses.......................................................................................................................................... 33
   14.2    Test Pulses On supply Lines ......................................................................................................................................................... 33
   14.3    Test pulses on Pin LIN................................................................................................................................................................... 34
   14.4    Test pulses on signal lines ............................................................................................................................................................ 34
   14.5    Test circuitry for automotive transients...................................................................................................................................... 35
   14.6    EMC Test pulse definition ............................................................................................................................................................ 36
15.     Standard information regarding manufacturability of Melexis products with different soldering processes ........... 37
16.     Disclaimer .............................................................................................................................................................. 38
Revision 021 – Sept 2016                                                                                                                                                              Page 4 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
5. Block Diagram
                                                                                                                 MLX80004
                                                                                                                 MLX80002
                      VS                                                                                                                           INH
                               3.3V                                                         Vs
                              Supply                               Temp.
                                                                 Protection
                                                                                                           Vs
                                                                                                         monitor/
                                               Mode                                                       POR
              MODE0                           Control                RCO
                                            Sleep timer
                                                                 Wake-up
                                           RxDx time out         Control                                                                           WAKE
               MODE1                       TxDx time out
                                                                                       P0           P1          P2          P3
                                                                                fuse         fuse        fuse        fuse
                                    Bias
                                                                                            Calibration
                                                                                            & Control
                                                                                                                                                   DIS_MAS
                              Slew
                              rate                                                                        Master                            50uA
                                                                                                          Pull up
                                                                                                                                 Vs
                                             Wake-
                                             Filter
               RxD1
                                            Rec-Filter                                                                                30K   1K
                                                                     Receiver
                                                                                                                                                   LIN1
               TxD1                        Filter          Driver
                                                    TxTo   control
                                                     TSD
                            Local
                             WU
                                                                                                                                 Vs
                                             Wake-
                                             Filter
               RxD2
                                            Rec-Filter                                                                                30K   1K
                                                                     Receiver
                                                                                                                                                   LIN2
               TxD2                        Filter          Driver
                                                    TxTo   control
                                                     TSD
               RxD3
                                                            channel3                                                                               LIN3
               TxD3
               RxD4
                                                             channel4                                                                              LIN4
               TxD4
                                           Figure 1: Block Diagram MLX80004/2.
Revision 021 – Sept 2016                                                                                                                                     Page 5 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
6. Pin Description
          Figure 2: Pinout MLX80004 QFN24 package                     Figure 3: Pinout MLX80002 QFN24 package
                                                    Table 1: Pin List
   Pin      MLX80004        MLX80002       I/O-Type    Description
    1                  RxD1                    O       Receive Data LIN Ch1, open drain
    2                  TxD1                     I      Transmit Data LIN Ch1 (+ local WU-Flag)
    3                 MODE0                     I      Operating Mode Selection Input 1
    4                 MODE1                     I      Operating Mode Selection Input 2
    5          TxD4            N.C.             I      Transmit Data LIN Ch4
    6          RxD4            N.C.            O       Receive Data LIN Ch4, open drain
    7                DIS_MAS                    I      disable integrated master resistor
    8                   N.C.
    9           LIN4           N.C.           I/O      LIN Bus Ch4
   10                  GNDL                    G       Ground LIN
   11           LIN3           N.C.           I/O      LIN Bus Ch3
   12                  WAKE                     I      local wake up input, low active
   13          RxD3            N.C.            O       Receive Data LIN Ch3, open drain
   14          TxD3            N.C.             I      Transmit Data LIN Ch3
   15                   GND                    G       Ground
   16                  TxD2                     I      Transmit Data LIN Ch2
   17                  RxD2                    O       Receive Data LIN Ch2, open drain
   18                   N.C.
   19                   INH                    O       HV High Side Control Pin
   20                    VS                    P       Battery Voltage
   21                   LIN2                  I/O      LIN Bus Ch2
   22                  GNDL                    G       Ground LIN
   23                   LIN1                  I/O      LIN Bus Ch1
   24                   N.C.
                                                                                                          1
  EPad             GND / GNDL                  G        Exposed Pad of Package (grounded heatsink)
1
  For enhanced thermal and electrical performance, the exposed pad of the QFN package should be soldered
to the board ground plane (and not to any other voltage level).
Revision 021 – Sept 2016                                                                                    Page 6 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
7. Electrical Specification
All voltages are referenced to ground (GND). Positive currents flow into the IC.
The absolute maximum ratings (in accordance with IEC 60 134) given in the table below are limiting values that do not
lead to a permanent damage of the device but exceeding any of these limits may do so. Long term exposure to limiting
values may affect the reliability of the device.
7.1. Operating Conditions
                                                      Table 2: Operating Conditions
    Nr.     Parameter                                    Symbol               Min              Max          Unit    Remark
    101     Battery supply voltage [1] [2]                  VS                  5                 27           V
                                                                                                                    Parameter deviations
    102     Extended battery supply voltage             Vs_NON_OP               5                 40           V
                                                                                                                    allowed
    103     Operating ambient temperature                  Tamb                -40              +125          °C
            Voltage on low voltage I/Os (RxDx, TxDx,    RxDx, TxDx,
    104                                                                        -0.3              5.5           V
            MODEx                                         MODEx
[1]     Vs is the IC supply voltage including voltage drop of reverse battery protection diode, V DROP = 0.4 to 1V,
[2]     Operating voltage range of the LIN2.x/SAE J2602 plug & play specification is 7V…18V
Revision 021 – Sept 2016                                                                                                         Page 7 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
7.2. Absolute Maximum Ratings
                                                         Table 3: Absolute Maximum Ratings
  Nr.    Parameter                                                Symbol         Condition                           Min         Max        Unit
  201    Battery Supply Voltage                                   VS             Respective to GND                   -0.3          40          V
  202    Transients at battery supply voltage                     VVS.tr1        ISO 7637/2 pulse 1[1]               -100                      V
  203    Transients at battery supply voltage                     VVS.tr2        ISO 7637/2 pulse 2[1]                             75          V
  204    Transients at high voltage signal pins                   VLIN..tr1      ISO 7637/3 pulses 1[2]               -30                      V
  205    Transients at high voltage signal pins                   VLIN..tr2      ISO 7637/3 pulses 2[2]                            30          V
  206    Transients at high voltage signal and power supply pins  VHV..tr3       ISO 7637/2 pulses 3A, 3B [3]        -150          100         V
                                                                                 Respective to GND and VS             -20          40
  207    DC voltage LINx                                          VLIN_DC                                                                      V
                                                                                 Loss of Ground( VGND=VS )            -30          40
                                                                                 Respective to GND and VS             -20          40
  208    DC voltage WAKE                                          VWAKE_DC                                                                     V
                                                                                 Loss of Ground( VGND=VS )            -30          40
                                                                  VINH_DC
  209    DC voltage INH, DIS_MAS                                                                                     -0.3       VS + 0.3       V
                                                                  VDISMAS_DC
  210    DC voltage low voltage I/O’s (RxDx,TxDx,MODEx)           Vlv_DC                                             -0.3           7          V
  211    ESD voltage, IEC 61000-4-2 [4]                           VESD           Pin LIN, VS, WAKE                    -10          10         kV
                                                                                 Pin LIN, VS, WAKE, INH
                                                                                                                       -8           8         kV
                                                                                 vs GND
  212    ESD voltage, HBM (CDF-AEC-Q100-002)                      VESD
                                                                                 All other pins                        -3           3         kV
  213    ESD voltage, CDM (CDF-AEC-Q100-011)                      VESD                                              -1000         1000         V
  214    Maximum latch - up free current at any Pin               ILATCH                                             -500          500       mA
  215    Thermal impedance                                        JA            JEDEC 1s2p board                                  50        K/W
  216    Storage temperature                                      Tstg                                                -55          150        °C
  217    Junction temperature                                     Tvj                                                 -40          150        °C
[1]     ISO 7637/2 test pulses are applied to VS via a reverse polarity diode and >10uF blocking capacitor.
[2]     ISO 7637/3 test pulses are applied to LIN via a coupling capacitance of 100nF.
[3]     ISO 7637/3 test pulses are applied to LIN via a coupling capacitance of 1nF. ISO 7637/2 test pulses are applied to VS via a reverse polarity
        diode and >10uF blocking capacitor
[4]     IEC 61000-4-2 validated by external Lab during product qualification (see application examples)
Revision 021 – Sept 2016                                                                                                               Page 8 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
7.3. Static Characteristics
Table 4: Static Characteristics
Unless otherwise specified all values in the following tables are valid for VS = 5 to 27V and Tj= -40 to 150°C. All voltages
are referenced to ground (GND), positive currents flow into the IC.
  Nr.     Parameter                                  Symbol       Condition                 Min   Typ        Max        Unit
 PIN VS
  301     Undervoltage lockout                       VS_UV                                   2.4              4.8        V
  302     Undervoltage lockout hysteresis[1]         VS_UV_hys                               0.1   0.3        0.7        V
                                                                  VM0DEx = 0V, Tj ≤ 85C
                                                                                                     9         15       µA
                                                                  VWAKE = VLINx = VS ≤14V
  303     Supply current, sleep mode                 ISsl
                                                                  VM0Dex = 0V, Tj ≤ 125C
                                                                                                               20       µA
                                                                  VWAKE = VLINx = VS ≤ 18V
                                                                  VM0Dex = 0V,
  304     Supply current standby mode                ISBY                                    100  200        400        µA
                                                                  after POR or WU
                                                                  VM0Dex = 5V,VTxD1-4 = 0V
                                                                                                    12         15
          Supply current active mode, dominant                    DIS_MAS = Vs (80004)
  305                                                ISd_slave                                                          mA
          Standard transceiver mode                               VM0Dex = 5V,VTxD1-2 = 0V
                                                                                                     7          9
                                                                  DIS_MAS = Vs (80002)
                                                                  VM0Dex = 5V,VTxD1-4 = 0V
                                                                                                  100        125
          Supply current active mode, dominant                    DIS_MAS = 0V (80004)
  306                                                ISd_master                                                         mA
          Enhanced master mode                                    VM0Dex = 5V,VTxD1-2 = 0V
                                                                                                    50         65
                                                                  DIS_MAS = 0V (80002)
  307     Supply current active mode, recessive      ISr          VM0Dex = 5V,VTxD1-4 = 5V           3          5       mA
 PIN LINx – Transmitter
                                                                  Capacitance on pins LINx
  310     Transmitter internal capacitance[1]        CLIN                                           30         40        pF
                                                                  to GND
                                                                  VLIN = VS,
  311     Short circuit bus current                  IBUS_LIM                                 40  100        200        mA
                                                                  VM0Dex = 5V,VTxDx = 0V
          Pull up resistance bus, normal & standby
  312
          mode
                                                     RSLAVE       VDIS_MAS = VS               20    30         60       kΏ
          Pull up resistance bus, normal & standby
  313
          mode
                                                     RMaster      VDIS_MAS = 0V              900  1000       1100        Ώ
                                                                  VLINx = 0V, VS = 12V,
  314     Pull up current bus, sleep mode            ISLAVE_SLEEP                           -100   -60        -20       µA
                                                                  VM0Dex = 0V,VTxDx = 5V
          Voltage drop at int. diode in pull up path
  315                                                VSerDiode                               0.4                1        V
          RSLAVE [1]
                                                                  VLINx =0V, VS =12V,
          Receiver dominant input leakage current
  316
          including pull up resistor
                                                     IBUS_PAS_dom VM0Dex = 5V,VTxDx = 5V,   -400                        µA
                                                                  VDIS_MAS = VS
                                                                  VLINx=18V, VS =5V,
  317     Receiver recessive input leakage current   IBUS_PAS_rec VM0Dex = 5V,VTxDx = 5V,                      20       µA
                                                                  Tamb<125°C
                                                                  VS = 0V,
  318     Bus reverse current loss of battery [2]    IBUS_NO_BAT  0V < VLIN x< 18V                             20       µA
                                                                  Tamb<125°C
                                                                  VS = VGND = 12V,
  319     Bus current during loss of ground [2]      IBUS_NO_GND                             -10               50       µA
                                                                  0 < VLINx < 18V
                                                                  Rload = 500, VS = 5V        0              1.2
  320     Transmitter dominant voltage [2]           VolBUS                                                              V
                                                                  Rload = 500, VS >= 7V       0            0.2×VS
  321     Transmitter recessive voltage [2]          VohBUS       VM0Dex = 0/5V,VTxDx = 5V 0.8×VS            1×VS        V
Revision 021 – Sept 2016                                                                                          Page 9 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
  Nr.     Parameter                          Symbol      Condition                         Min     Typ     Max         Unit
 PIN LINx – Receiver
  322     Receiver dominant voltage          VBUSdom                                                      0.4×VS        V
  323     Receiver recessive voltage         VBUSrec                                      0.6×VS                        V
  324     Center point of receiver threshold VBUS_CNT    VBUS_cnt = (VBUSdom+ VBUSrec)/2 0.475×VS 0.5×VS 0.525×VS       V
  325     Receiver hysteresis                VHYS        VHYS = ( VBUSrec –VBUSdom )                     0.175×VS       V
 PIN MODE0/1, TxD2/3/4
  331     High level input voltage           Vih_xx      Rising edge                          2                         V
  332     Low level input voltage            Vil_xx      Falling edge                                       0.8         V
  333     pull down resistor                 Rpd_xx      Vih_xx = 5V                        200    350      600        k
  334     Leakage Current                    Ileak_xx    Vil_xx = 0V                         -5               5        µA
 PIN TxD1
  341     High level input voltage           Vih_TxD1    Rising edge                          2                         V
  342     Low level input voltage            Vil_TxD1    Falling edge                                       0.8         V
  343     pull down resistor                 Rpd_TxD1    VTxD1 = 5V                         200    350      600        k
                                                         ITxD1 = 2mA
  344     Low level output voltage           Vol_txd1                                                       0.6         V
                                                         Local WU flag
  345     Leakage Current                    Ileak_TxD1  VTxD1 = 0V                          -5               5        µA
 PIN RxDx
  351     Low level output voltage           Vol_rxdx    IRxDx = 2mA                                        0.6         V
                                                         VRxDx = 5V,VTxDx = 5V, VM0/1
  352     Leakage Current high               Ileakh_rxdx                                     -5               5        µA
                                                         = 5V
                                                         VRxDx = 0V,VTxDx = 5V, VM0Dex
  353     Leakage Current low                Ileakl_rxdx                                     -5               5        µA
                                                         = 5V
 PIN INH
  361     On resistance INH                  Ron_INH     VS =12V, Tj ≤125°C                          20     50          
  362     Leakage current INH high           Ileakh_inh  VM0Dex = 0V,VINH = 27V              -5               5        µA
  363     Leakage current INH low            Ileakl_inh  VM0Dex = VINH =0V,                  -5               5        µA
 PIN WAKE
  371     High level input voltage           Vih_WAKE    Sleep mode                        VS-1V                        V
  372     Low level input voltage            Vil_WAKE    Sleep mode                                       VS-3.3V       V
  373     Pull up current WAKE               IWAKE_PU    VWAKE = 0                          -30     -10      -1        µA
  374     Leakage current WAKEhigh           IWAKE_lk    VWAKE = VS =27V                     -5               5        µA
Revision 021 – Sept 2016                                                                                        Page 10 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
   Nr.     Parameter                              Symbol         Condition       Min Typ  Max        Unit
  PIN DIS_MAS
                                                                 Active modes
   381     High level input voltage               Vih_ DIS_MAS                     4     VS+0.3V       V
   382     Low level input voltage                Vil_ DIS_MAS   Active modes              1.9         V
   383     Pull down current DIS_MAS              IDIS_MAS_PD    Active modes         50   60        µA
   384     Leakage current DIS_MAS_low            IDIS_MAS_lkl   VDIS_MAS = 0V    -5        5        µA
                                                                 VDIS_MAS = 27V,
   385     Leakage current DIS_MAS_high           IDIS_MAS_lkh                    -5        5        µA
                                                                 sleep mode
  Thermal Protection
   391     Thermal shutdown[1]                    Tsd                            155 170   190        °C
   392     Thermal hysteresis[1]                  Thys                                10   30         °C
[1]      No production test, guaranteed by design and qualification
[2]      In accordance to SAE J2602
Revision 021 – Sept 2016                                                                      Page 11 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
7.4. Dynamic Characteristics
                                                         Table 5: Dynamic Characteristics
Unless otherwise specified all values in the following table are valid for VS = 5 to 27V and
                   o
Tj = -40 to 150 C.
   Nr.    Parameter                                  Symbol          Condition                       Min             Typ           Max         Unit
   401    Propagation delay receiver         [1]     trx_pdf         CRxD =25pF falling edge                                          6         µs
   402    Propagation delay receiver        [1]      trx_pdr         CRxD =25pF rising edge                                           6         µs
   403    Propagation delay receiver symmetry        trx_sym         Calculate trx_pdf - trx_pdr       -2                             2         µs
   404    Receiver debounce time        [2]          trx_deb         LIN rising & falling edge        0.5                             4         µs
                                                                     20kbps operation,
   411    LIN duty cycle 1 [2] [3] [5]               D1              normal mode                     0.396
                                                                     Vs = 7 to 18V
                                                                     20kbps operation,
   412    LIN duty cycle 2 [2] [3] [5]               D2              normal mode                                                   0.581
                                                                     Vs = 7 to 18V
                                                                     10.4kbs operation,
   413    LIN duty cycle 3 [2] [3] [5]               D3              low speed mode                  0.417
                                                                     Vs = 7 to 18V
                                                                     10.4kbs operation,
   414    LIN duty cycle 4 [2] [3] [5]               D4              low speed mode                                                0.590
                                                                     Vs = 7 to 18V
                                                                     10.4kbs operation,
   415    tREC(MAX) – tDOM(MIN) [4] [5]              Δt3                                                                            15.9        µs
                                                                     low speed mode
                                                                     10.4kbs operation,
   416    tDOM(MAX) – tREC(MIN) [4] [5]              Δt4                                                                           17.28        µs
                                                                     low speed mode
                                                                     sleep mode,
   421    Remote Wake-up filter time                 twux_remote     LIN dominant time before         30                            150         µs
                                                                     rising edge
                                                                     sleep mode,
   422    Local Wake-up filter time                  twu_local                                        10                             50         µs
                                                                     WAKE falling edge
   431    Delay from Standby to Sleep Mode           tdsleep         VMODEx = 0                       150                           500         ms
                                                                     active modes,
   432    TxDx dominant time out time                tTxDx_to                                         27                             60         ms
                                                                     VTxDx = 0
                                                                     active modes,
   433    RxDx dominant time out time                TRxDx_to                                         27                             60         ms
                                                                     VLINx = 0, VDIS_MAS = 0
                                                                     active > sleep mode
   441    MODEx – debounce time                      TMODE_deb                                          1             2               5         µs
                                                                     transitions
   442    DIS_MAS – debounce time                    TDIS_MAS_deb    master > slave transitions        1             2               5         µs
[1]     This parameter is tested by applying a square wave signal to the LIN. The minimum slew rate for the LIN rising and falling edges is 50V/us
[2]     See Figure 4– LIN timing diagram
[3]     Standard loads for duty cycle measurements are 1K/1nF, 660/6.8nF, 500/10nF, internal master termination disabled
[4]     in accordance to SAE J2602, see Figure 5
[5]     for supply voltage ranges Vs=5…7V and Vs=18…27V parametric deviations are possible
Revision 021 – Sept 2016                                                                                                                Page 12 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
7.4.1. Duty Cycle Calculation
                                    Figure 4: LIN timing diagram (reference LIN2.1 specification)
                         Figure 4: LIN timing diagram, relation between propagation delay and duty cycle
                                                 (reference SAE J2602 specification)
Revision 021 – Sept 2016                                                                                 Page 13 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
As shown in Figure 4, both worst case duty cycles can be calculated as follows :
                                                 Dwc1 = tBUS_rec(min) / (2 tBit )
                                                 Dwc2 = tBUS_rec(max) / (2 tBit )
Thresholds for duty cycle calculation for the plug & play specification in accordance to LIN2.0 / SAE J2602:
                            Baud rate               20kBd                          10.4kBd
                           TBIT                      50µs                             96µs
                           Dwc1                       D1                               D3
                           Dwc2                       D2                               D4
                           THREC(MAX)            0.744 × VS_TX                    0.778 × VS_TX
                           THDOM(MAX)            0.581 × VS_TX                    0.616 × VS_TX
                           THREC(MIN)            0.422 × VS_TX                    0.389 × VS_TX
                           THDOM(MIN)            0.284 × VS_TX                    0.251 × VS_TX
                                              Table 6: Data Transmission Rates
Revision 021 – Sept 2016                                                                                     Page 14 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
8. Functional Description
The MLX80004/2 is the physical layer interface between the master/slave microcontroller and the single wire LIN bus
network.
                                       Figure 5: State Diagram of the MLX80004/2
Revision 021 – Sept 2016                                                                                Page 15 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
8.1. Operating Modes
                                                              Table 7: Operating Modes
    Mode          MODE0          MODE1                    TxDx                            RxDx                     INH       LIN transceiver
                                                weak pulldown/ active low                             [2]
  Standby         0             0               [1]                          floating/     active low           Vs        Off
                  1             1
                                                weak pulldown/ input                                                      On
  Active          1             0                                            output for LIN data stream         Vs        [3] [4] [5]
                                                for transmit data stream
                  0             1
  Sleep           0             0               weak pull down               floating                           floating  Off
[1]      Indicates the wake up flag in case of local wake up
[2]      After power on RxDx is floating. If any wake up(local or remote) occurs it will be indicated by active low
[3]      Active low interrupt at pin RxD will be removed when entering normal mode
[4]      Wake up source flag at pin TxD1 will be removed when entering normal mode
[5]      Active modes will be entered by a low -> high transition on pin MODEx. When recessive level (high) on pin TxDx is present the transmit path
         will be enabled
8.2. Initialization and Standby mode
When the battery supply voltage Vs exceeds the specified threshold VS_UV, the MLX80004/2 automatically enters an
intermediate standby mode. The INH output becomes HIGH (Vs) and can be used for a battery driven interrupt or to
switch on an external ECU – voltage regulator. The pins RxDx are floating and the integrated master (slave) pull up
resistor with decoupling diode pulls the pin LIN. The transmitter and the receiver are disabled.
If no mode change occurs to any active mode via a MODE0/1 LOW to HIGH transition within the time stated (typically
350ms), the IC enters the most power saving sleep mode and the INH output will become floating (logic 0).
Furthermore the standby mode will be entered after a valid local or remote wake up event, when the MLX80004/2 is
in sleep mode. The entering of the standby mode after wake up will be indicated by an active LOW interrupt on pin
RxDx.
The MLX80004/2 enters the standby mode as well in case of a battery under-voltage condition. That happens while
being in sleep mode or any active mode.
8.3. Active Modes
By entering the active modes the MLX80004/2 can be used as interface between the single wire LIN bus and the
microcontroller. The incoming bus traffic is detected by the receiver and transferred via the RxDx output pin to the
microcontroller. (see Figure 4, LIN timing diagram)
The active modes can be entered being in sleep or standby mode, when the pin(s) MODE0/1 are driven HIGH.
Revision 021 – Sept 2016                                                                                                              Page 16 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
                            MODE0        MODE1       Mode
                               L             L       Sleep Mode
                                                     High Speed Mode (slew rate control
                               H             L
                                                     disabled)
                               L             H       Low speed mode
                               H             H       Normal Mode
                                                  Table 8: Mode Selection Table
8.3.1. High Speed mode
This mode allows high speed data download up to 100Kbit/s. The slew rate control is disabled. The falling edge is the
active driven edge, the speed of the rising edge is determined by the network time constant.
8.3.2. Low speed mode
This mode is the recommended operating mode for J2602 applications with a maximum baud rate of 10.4kBd. The
slew rate control of any channel is optimized for minimum radiated noise, especially in the AM band.
8.3.3. Normal speed mode
Transmission bit rate in normal mode is up to 20kbps. The slew rate control of any channel is optimized for maximum
allowed bit rate in the LIN specification package 2.x.
8.4. Sleep Mode
The most power saving mode of the MLX80004/2 is the sleep mode. The mode change into sleep mode is possible
regardless of the voltage levels on the LINx bus, pins WAKE or TxDx. The MLX80004/2 offers two procedures to enter
the sleep mode:
         The sleep mode will be entered if both the pins MODE0 and MODE1 are being driven LOW for longer than the
          specified filter time (tMODE_deb) when in active modes.
         If the MLX80004/2 is in standby mode after power-on or wake-up, a sleep counter is started and switches the
          transceiver into sleep mode after the specified time (typ. 350ms) if the microcontroller of the ECU will not
          confirm the active operation by setting MODE0/1 pins to logic HIGH. This feature allows faulty blocked LIN
          nodes to reach the most power saving sleep mode anyway.
Being in sleep mode the INH pin becomes floating and can be used to switch off the ECU voltage regulator in order to
minimize the current consumption of the complete LIN node (preferred feature in slave applications). The transmitters
are disabled and the pins RxDx are disconnected from the receive path and become floating. The master(slave)
termination resistor (LIN pull up resistor with decoupling diode between pins LIN and Vs) is disconnected, only a weak
LIN pull up current of typically 50uA is applied to the LINx bus (see chapter 9 Fail-safe Features)
Revision 021 – Sept 2016                                                                                   Page 17 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
8.5. Wake Up
When in sleep mode the MLX80004/2 offers three wake-up procedures:
         In applications with continuously powered ECU a wake up via mode transition to active modes is possible by
          setting the MODEx pins to high level. (see chapter 4.3 Active Modes)
         Remote wake-up via LINx bus request
          After a falling edge on the LINx bus followed by a dominant voltage level for longer than the specified
          value(twu_remote) and a rising edge on pin LINx will cause a remote wake up (see Figure 6 at page 19)
         Local wake-up via a negative edge on pin WAKE
          A negative edge on the pin WAKE and a dominant voltage level for longer than the specified time (twu_local) will
          cause a local wake-up. The current for an external switch has to be provided by an external pull up resistor
          RWK. For a reverse current limitation in case of a closed external switch and a negative ground shift or an ECU
          loss of ground a protection resistor RWK_prot between pin WAKE and the switch is recommended. (see Figure 7
          at page 20)
          The pin WAKE provides a weak pull up current towards the battery voltage that provides a HIGH level on the
          pin in case of open circuit failures or if no local wake up feature is required. In such applications it is
          recommended to connect the pin WAKE to pin Vs via a resistor of 10k ohms.
8.6. Wake Up Source Recognition
The device can distinguish between a local wake-up event (pin WAKE) and a remote wake-up event in dependence of
the requesting LINx bus.
Local Wake Up
In case of a local wakeup via WAKE pin, the wake up request is indicated by an active LOW on pin RxD1. The wake-up
source flag is set and is indicated by an active LOW on pin TxD1.
The wake-up source flag can be read if an external pull up resistor at TxD1 towards the microcontroller supply voltage
has been added and the MLX80004/2 is still in standby mode:
When the microcontroller confirms an active mode operation by setting the pin MODE0/1 to HIGH, both the wake-up
request on pin RxD1 as well as the wake-up source flag on pin TxD1 are reset immediately.
Remote Wake Up
In case of a remote wake-up via a LINx bus, the source of the wake-up request will be indicated by the RxDx pin that
belongs to the LINx pin. (example: LOW level on RxD4 and floating RxD1-3 indicate a wake-up request on LIN4).
The wake up source flag at TxD1 remains floating.
This allows following the wake-up request of the requesting LIN bus while remaining the other LIN bus channels in
recessive mode (no wake up occurs in these LIN networks).
After a mode transition into any active mode by setting the pin MODE0/1 to HIGH, the active LOW wake-up request on
pin RxDx is reset immediately.
If the device is not set into an active mode after a wake up request (either local or remote) then it will return into sleep
mode after tdsleep.
Revision 021 – Sept 2016                                                                                        Page 18 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
                              Figure 6: remote wake up and wake-up source recognition
Revision 021 – Sept 2016                                                              Page 19 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
                               Figure 7: local wake up and wake-up source recognition
Revision 021 – Sept 2016                                                              Page 20 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
8.7. Master / Slave configuration
The target applications of the MLX80004/2 are BCM master modules with multiple LIN channels. In order to be able to
use the same module for a wide variety of applications with different stages of extension, a space efficient and cost
effective adaptation on the number of LIN channels is desired.
The MLX80004/2 device family offers the combination of quad and dual channel LIN transceiver within the same
advanced package and a compatible foot print.
By the integration of the LIN master-termination (decoupling diode and 1K resistor) the external circuitry can be
minimized in terms of space as well as BOM (bill of material). The RxD time-out feature allows the handling of a LIN
short to ground failure without software support by the microcontroller. This application mode is called enhanced
master mode, compatible to the functionality of the quad – LIN transceiver MLX80001.
In case of different BCM requirements it may happen that the external master termination is desired only. To cover
these applications the pin DIS_MAS has been introduced:
  DIS_MAS             Mode        LIN termination                  Supported fail safe features
                                                                    RxDx time-out, independent disconnect of master
                Enhanced Master   Active mode : Diode & 1k          termination in case of LINx short to ground
     GND
                      Mode        sleep mode :Diode & 60µA          TxDx time-out, independent disable of faulty
                                                                     dominant blocked transmit path
      Vs
                    Standard      Active mode : Diode & 30k        TxDx time-out, independent disable of faulty
                Transceiver Mode  sleep mode :Diode & 60µA           dominant blocked transmit path
                                                  Table 9: Time Out Modes
In case of externally mounted master termination (standard transceiver mode), the handling of a LIN short to ground is
not possible. By using the standard transceiver mode, the MLX80004/2 can be used in slave applications as well. To
pull the pin DIS_MAS to high even in case the external ECU regulator is switched off in sleep mode. The pin shall be
connected to Vs via an external resistor. (see Figure 8 at page 24, application example)
In the standard transceiver mode, only the TxDx time-out feature is enabled.
Revision 021 – Sept 2016                                                                                          Page 21 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
9. Fail-safe Features
9.1. Loss of battery
If the ECU is disconnected from the battery, the bus pin is in high impedance state. There is no impact to the bus traffic
and to the ECU itself. Reverse current is limited to < 20µA
9.2. Loss of Ground
In case of an interrupted ECU ground connection there is no influence to the bus lines. The current from the ECU to the
LINx pins is limited by the weak pull up current of the pin LINx, the integrated master termination (DIS_MAS = GND) as
well as the integrated slave termination (DIS_MAS = Vs) is disconnected in order to fulfill the SAE J2602 requirements
for the loss of ground current (<100µA @12V).
9.3. Short circuit to battery
The transmitter output currents are limited to the specified value in case of short circuit to battery in order to prevent
high current densities and thermal hot spots in the LIN drivers. In dependency of the ambient temperature as well as
the battery voltage the junction temperature can exceed the specified value and a thermal overload condition occurs
(see chapter 4.5)
9.4. Ground shift and short circuit to ground
If the LIN bus wiring is shorted to negative shifted ground levels, there is no current flow from the ECU ground to the
LIN bus and no distortion of the bus traffic occurs.
A LIN bus short to ground condition can cause an undesired current flow. The MLX80004/MLX80002 offers different
opportunities to handle the LIN short to ground, see chapter 8.7.
9.5. Thermal overload
The MLX80004 and the MLX80002 is protected against thermal overloads. If the chip junction temperature exceeds
the specified value, all transmitters are disabled and the master termination is switched off in order to reduce the
power consumption. The receiver is still working during the thermal shutdown state. The pins RxDx indicate the
voltage level from the LINx pins also if the circuit is in thermal shut down. The circuit returns automatically to the
normal mode after thermal recovery.
9.6. Undervoltage lock out
If the battery supply voltage is missing or decreased under the specified value (VS_UV), all transmitters are disabled to
prevent undefined bus traffic.
While in sleep mode, the MLX80004/2 enters the standby mode if Vs drops below the internal power on reset
threshold (VINH = Vs).
9.7. Open Circuit protection
         The pins TxDx provide a weak pull down. The transmitter cannot be enabled.
         The pins MODE0/MODE1 provide a weak pull down to prevent undefined active mode transitions.
         If the battery supply voltage is disconnected, the pins RxDx are floating
         The pin WAKE provides a weak pull up current towards supply voltage Vs to prevent local wake-up requests.
         The pin DIS_MAS provides a pull down current of 50uA.
Revision 021 – Sept 2016                                                                                       Page 22 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
9.8. TxDx faulty start protection
After power-on or wake-up a dominant level on TxDx will not lead to a dominant LINx level if the IC is being switched
into an active mode. Only in case of recessive level before applying the first dominant level the transmit path will be
enabled.
9.9. RxDx dominant time-out
A dominant LINx level longer than the specified time (typ. 40ms) indicates a faulty blocked bus. The master pull-up
resistor of the affected LIN channel will be disconnected from the network in order to prevent thermal overload
conditions or failure currents from the battery without any intervention from the microcontroller. Only a weak pull-up
current (typ.60uA) is applied on the LIN bus. The RxD time-out will be reset with the next dominant -> recessive
transition on the LIN bus if the failure disappears.
The RxDx time-out is only active in the Enhanced Master Mode, while the master termination is enabled.
9.10. TxDx dominant time-out
In case of a faulty blocked permanent dominant level on pin TxDx the transmit path will be disabled after the specified
time tTxDx_to (typ. 40ms). The data transmission is released again as soon as the failure disappears by the next rising
edge of TxDx. The TxDx time-out is active in both, the Standard Transceiver and Enhanced Master Mode.
Revision 021 – Sept 2016                                                                                   Page 23 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
10. Application Example
10.1. Enhanced Master Mode
                           Car Battery Cl30
                                     1N4001                                                  22uF                                       LINx
                                                                                                                                       network
                               VBAT_ECU
                                          Voltage regulator
                                                                                                            Master
                                                                                                             ECU
                                                 VBAT
                                               +5V
                                                                                 100nF
                                                                  4,7K
                                                                                                    10K
                                                                          INH           VS
                                                                                   WAKE
                                                                         MLX80004
                                                                         TxD1       LIN1
                                                                         TxD2       LIN2
                                           µP                            TxD3       LIN3
                                                                         TxD4       LIN4
                                                                                                                            ECU connector
                                                                         RxD1
                                                                                                                 1nF
                                                                         RxD2
                                                                         RxD3
                                                                         RxD4
                                                     Control            MODE0
                                                      LIN               MODE1
                                                                                 DIS_MAS
                                      1N4001                                              22uF
                               VBAT_ECU
                                           Voltage regulator
                                                                                                            Slave
                                                                                                            ECU
                                                 VBAT
                                                          INH
                                               +5V
                                                                                100nF
                                                                4,7K
                                                                                           10k        10K
                                                                        INH          VS
                                                                                DIS_MAS
                                                                                  WAKE
                                                                       TxD1         LIN1
                                                                       TxD2         LIN2
                                           µP
                                                                                                                     180p
                                                                        MLX80002
                                                                                                                              ECU connector
                                                                       RxD1
                                                                       RxD2
                                                     Control           MODE0
                                                      LIN              MODE1
                                                                         Figure 8:
       Application example using enhanced master mode with minimized external components and LIN short to GND feature .
                           Note: All pins of MLX80004/MLX80002 with „N.C.“ are internally not connected.
Revision 021 – Sept 2016                                                                                                                         Page 24 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
10.2. Standard Transceiver Mode
                      Car Battery Cl30
                                  1N4001                                                       22uF
                                                                                                                                                LINx
                                                                                                                                               network
                            VBAT_ECU
                                       Voltage regulator
                                                                                                              Master
                                                                                                               ECU
                                              VBAT
                                            +5V
                                                                                  100nF
                                                                    4,7K
                                                                                           10k    10K
                                                                           INH            VS
                                                                                  DIS_MAS                             1K
                                                                                     WAKE
                                                                         TxD1           LIN1
                                                                         TxD2           LIN2
                                        µP                               TxD3           LIN3
                                                                         TxD4           LIN4
                                                                                                                             ECU connector
                                                                         RxD1
                                                                                                                       1nF
                                                                         RxD2
                                                                         RxD3
                                                                         RxD4
                                                  Control             MODE0
                                                   LIN                MODE1
                                                                         MLX80004
                                   1N4001                                                 22uF
                            VBAT_ECU
                                        Voltage regulator
                                                                                                              Slave
                                                                                                              ECU
                                              VBAT
                                                       INH
                                            +5V
                                                                                100nF
                                                             4,7K
                                                                                                        10K
                                                                     INH            VS
                                                                                  WAKE
                                                                    TxD             LIN
                                              µP                     MLX80020
                                                                                                                               ECU connector
                                                                                                                      180p
                                                                    RxD
                                                  Control           EN
                                                   LIN
                                                                            Figure 9:
                     Application example using standard transceiver mode without LIN short to GND feature.
                           Note: All pins of MLX80004/MLX80002 with „N.C.“ are internally not connected.
Revision 021 – Sept 2016                                                                                                                                 Page 25 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
10.3. Application Circuitry for EMC
In order to minimize EMC influences, the external application circuitry shall be designed as followed:
                           D12)
             VS
                   C11)               C22) +        C32)
                                                                           VS
 Connector
                                      R12)                                                       R22)
                                                                                                             Signal
             LIN                                               LINx                    WAKE                   -line
                                                                      MLX80004
                                       C42)                                               C51)
                   D21)
                                                                          GNDx
             GND
                           1)   optional implemented
                           2)   mandatory implemented
                                                           Figure 10:
                                               Typical Application Circuitry for EMC
Revision 021 – Sept 2016                                                                                 Page 26 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
10.3.1. External Circuitry on Supply Lines
In order to minimize EMC influences, the external application circuitry shall be designed as followed:
   Name           Mounting      Min       Recommended             Max          Dim                    Comment
                                                                                              Ceramic SMD: 10%, 0805,
      C1        recommended      -                100                -          nF                      ≥50V;
                                                                                                close to the connector
      D1          mandatory                                                               Inverse-polarity protection diode
      C2          mandatory      1                 22              100          μF          Tantal SMD: 10%, 7343, 35V
                                                                                              Ceramic SMD: 10%, 0805,
      C3          mandatory      -                100                -          nF                      ≥50V;
                                                                                                    close to the pin
                                      Table 10: External Components on Supply Lines
10.3.2. External Circuitry on LIN Lines
In order to minimize EMC influences, the external application circuitry shall be designed as followed:
   Name        Mounting     Min      Recommended             Max        Dim                  Comment
                                                                                    ESD protection Diode: SOD323
     D2            no        -           PESD1LIN              -
                                                                                       close to the connector;
                                                                                   Ceramic SMD: 10%, 0805, ≥50V;
     C4         mandatory    -           220/1000              -         pF               CSlave≤ CD2+C4+CIC
                                                                                      CSlave≤250pF/ CMaster≤1nF
                                       Table 11: External Components on LIN Lines
10.3.3. External Circuitry on Signal Lines
In order to minimize EMC influences, the external application circuitry shall be designed as followed:
   Name        Mounting     Min      Recommended             Max        Dim                  Comment
     C5            no       0.1              1               100         nF        Ceramic SMD: 10%, 0805, ≥50V;
     R2         mandatory   5k              10k              100k        Ω             Serial resistor: 0805
                                      Table 12: External Components on Signal Lines
Revision 021 – Sept 2016                                                                                           Page 27 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
11. Mechanical Specification QFN24
The chip will be assembled in a 24Pin QFN 4x4 Package with wettable flanks.
                                        Figure 11: Package Drawing
                                                  Θja [°C/W]               Θja [°C/W]
          Package          Θjc [°C/W]
                                              (JEDEC 1s0p board)       (JEDEC 1s2p board)
 QFN 4x4                 16               154                       50
                                               Table 13: JA values
Revision 021 – Sept 2016                                                                  Page 28 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
12. Package Marking Information
                                                                                       5-digit Type Number
                                               18    17    16   15   14    13
                                                                                            Design revision
                                          19                                      12
                                          20
                                                            80004                 11
                                          21                             A        10
                                                                                                5-digit Lot Number
                                          22
                                                            2345D                  9
                                         23                                       8
                                         24
                                                               1025               7
                                                                                                 4-digit Date Code
                                                                                                 Format: YYWW
                                                1     2     3    4    5      6
                         Figure 12: Package marking of the MLX80004 device in QFN24 4x4 SMD package
Revision 021 – Sept 2016                                                                                        Page 29 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
13. Tape and Reel Specification
Note: that the above mentioned labels are just examples which represent the label layout!
Revision 021 – Sept 2016                                                                  Page 30 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
Revision 021 – Sept 2016                     Page 31 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
Revision 021 – Sept 2016                     Page 32 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
14. ESD and EMC
In order to minimize EMC influences, the PCB has to be designed according to EMC guidelines.
The products MLX80004/2 are ESD sensitive devices and have to be handled according to the rules in IEC61340-5-2.
The products MLX80004/2 are evaluated according AEC-Q100-002 (HBM) and AEC-Q100-011 (CDM).
The extended ESD/EMC tests (acc. to IEC 61000-4-2, LIN Conf. Test Specification Package for LIN2.1, OEM hardware
requirements for LIN, CAN and FlexRay Interfaces in automotive applications – Audi, BMW, Daimler, Porsche,
Volkswagen - Rev. 1.3/2012) have been tested by external certificated test houses.
The test reports are available on request.
14.1. Automotive Qualification Test Pulses
Automotive test pulses are applied on the module in the application environment and not on the naked IC. Therefore
attention must be taken, that only protected pins (protection by means of the IC itself or by means of external
components) are wired to a module connector. In the recommended application diagrams, the reverse polarity diode
together with the capacitors on supply pins, the protection resistors in several lines and the load dump protected IC
itself will protect the module against the below listed automotive test pulses. The exact value of the capacitors for the
application has to be figured out during design-in of the product according to the automotive requirements.
For the LIN pin the specification “LIN Physical Layer Spec 2.1 (Nov. 24, 2006)” is valid.
Supply Pin VS is protected via the reverse polarity diode and the supply capacitors. No damage will occur for defined
test pulses. A deviation of characteristics is allowed during pulse 1 and 2; but the module will recover to the normal
function after the pulse without any additional action. During test pulse 3a, 3b, 5 the module will work within
characteristic limits.
14.2. Test Pulses On supply Lines
                                                                                                       test condition,
      Parameter             Symbol            Min         Max          Dim         Coupling
                                                                                                      functional status
   Transient test pulses in accordance to ISO7637-2 (supply lines) & , VS=13.5V, TA=(23 ± 5)°C
   & (Document: “Hardware Requirements for LIN, CAN and FlexRay Interfaces in Automotive Applications”; Audi, BMW, Daimler,
   Porsche, VW; 2009-12-02)
                                                                                                          5000 pulses,
   Test pulse #1            vpulse1           -100                       V           Direct
                                                                                                       functional state C
                                                                                                          5000 pulses,
   Test pulse #2            vpulse2                        75            V           Direct
                                                                                                        functional state A
   Test pulse #3a           vpulse3a          -150                       V           Direct           1h,functional state A
   Test pulse #3b           vpulse3b                       100           V           Direct           1h,functional state A
   Load dump test pulse in accordance to ISO7637-2 (supply lines), VS=13.0V, TA=(23 ±5)°C
                                                                                                1 pulse clamped to 27V (+13V
                                               65          87                                                 (VS)),
   Test pulse #5b           vpulse5b        (+13V        (+13V           V           Direct           (32V (+13V (VS))for
                                             (VS))        (VS))                                 applications for north America),
                                                                                                       functional state C
                                                   Table 14: Test pulses Supply Line
Revision 021 – Sept 2016                                                                                                Page 33 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
14.3. Test pulses on Pin LIN
                                                                                                                              test
                                                                                                                         condition,
           Parameter                  Symbol           Min            Max          Dim             Coupling
                                                                                                                         functional
                                                                                                                            status
   Transient test pulses in accordance to ISO7637-3, VS=13.5V, TA=(23 ±5)°C
   & (Document: “Hardware Requirements for LIN, CAN and FlexRay Interfaces in Automotive Applications”; Audi, BMW, Daimler,
   Porsche, VW; 2009-12-02)
                                                                                                                             1000
                                                                                               Direct capacitive
                                      Vpulse_                                                                               pulses,
   Test pulse ‘DCC slow –‘                             -100                          V             coupled:
                                       slow+                                                                              functional
                                                                                                      1nF
                                                                                                                            state D
                                                                                                                             1000
                                                                                               Direct capacitive
                                      Vpulse_                                                                               pulses,
   Test pulse ‘DCC slow +‘                                             75            V             coupled:
                                        slow-                                                                             functional
                                                                                                      1nF
                                                                                                                            state D
                                                                                               Direct capacitive           10 min,
                                      Vpulse_
   Test pulse ‘DCC fast a’                             -150                          V             coupled:               functional
                                       fast_a
                                                                                                    100pF                   state D
                                                                                               Direct capacitive           10 min,
                                      Vpulse_
   Test pulse ‘DCC fast b’                                            100            V             coupled:               functional
                                       fast_b
                                                                                                    100pF                   state D
                                                       Table 15: Test pulses LIN
14.4. Test pulses on signal lines
                                                                                                                   test condition,
          Parameter                 Symbol        Min          Max         Dim            Coupling
                                                                                                                 functional status
   Transient test pulses in accordance to ISO7637-3 (signal lines). VS=13.5V, TA=(23 ± 5)°C
                                    Vpulse_                                            Direct capacitive             1000 pulses,
   Test pulse ‘DCC slow –‘                         -30           -8         V
                                     slow+                                              coupled:100nF             functional state C
                                    Vpulse_                                            Direct capacitive             1000 pulses,
   Test pulse ‘DCC slow +‘                         +8           +30         V
                                      slow-                                             coupled:100nF             functional state A
                                    Vpulse_                                            Direct capacitive               10 min,
   Test pulse ‘DCC fast a’                         -60          -10         V
                                     fast_a                                             coupled:100pF             functional state A
                                    Vpulse_                                            Direct capacitive               10 min,
   Test pulse ‘DCC fast b’                          10           40         V
                                     fast_b                                             coupled:100pF             functional state A
                                                  Table 16: Test pulses signal lines
Description of functional state
A:        All functions of the module are performed as designed during and after the disturbance.
B:        All functions of the module are performed as designed during the disturbance:
          One or more functions can violate the specified tolerances. All functions return automatically to within their
          normal limits after the disturbance is removed. Memory functions shall remain class A.
C:        A function of the module does not perform as designed during the disturbance but returns
          automatically to the normal operation after the disturbance is removed.
D:        A function of the module does not perform as designed during the disturbance and does not
          return automatically to the normal operation after the disturbances is removed.
          The device needs to be reset by a simple operation/action to return to the specified limits/function.
Revision 021 – Sept 2016                                                                                                 Page 34 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
14.5. Test circuitry for automotive transients
                                        Figure 13: Test circuit for automotive transients
Figure 13 shows the general requirement on the test circuitry for applying automotive transient test pulses.
In order to represent the most critical network impedance, the LINx pins has to be connected via 1kOhm / decoupling
diode to the Schaffner test generator. Including the integrated master termination of 1kOhm, the minimum network
resistance of 500Ohm can be simulated by adding an external 1Kohm resistor.
In slave application mode (DIS_MAS = Vs), the external coupling has to be applied via 500Ohm resistor.
Revision 021 – Sept 2016                                                                                     Page 35 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
14.6. EMC Test pulse definition
                                                                EMC Test Pulse shapes (ISO7637-2 (supply lines))
                                                                                   Test Pulse 1                                                                                    Test pulse 2
                                                                                   Ri = 10 Ohm                                                                                       Ri = 2 Ohm
                               200 ms                                                                                                0.5...5s
               V     < 100 µs                                                                                        50 µs
                                                                                                      V               1 µs
            12 V
              0V
             10%                                                                      t
                                                                                                    90%
                                                  vpulse1
                                                                                                                                              vpulse2
             90%
                                                                                                    10%
                          1 µs                                                                      12V
                            2 ms                                                                     0V
                                      0.5...5s                                                                             200 ms                                                        t
                                                                                  Test Pulse 3a                                                                                  Test Pulse 3b
                                                                                   Ri = 50 Ohm                                                                                     Ri = 50 Ohm
                                                                    100 ns
                   V                                         5 ns
                                                                                                          V                                                             90%
                 12V                                          10%
                                                                                                                                                                            vpulse3b
                 0V
                                                          t
                                         vpulse3a                                                                                            vpulse3b
                                                                         vpulse3a
                                                                                                        12V                                                             10%
                       100 µs                                                                           0V
                         10 ms         90 ms                  90%                                                100 µs                                          t     5 ns
                                                                                                                   10 ms                  90 ms                                  100 ns
                                                                                                                                                                 Test Pulse 5 (Load Dump)
                                                                                                                             Ri = 0.5…4 Ohm (clamped to 45V during test)
                                                                                                    V
                                                                                                               90%                                  Pulse 5
                                                                                                                                                        Pulse 5 at
                                                                                                            vpulse5                                       device
                                                                                                40V
                                                                                                               10%
                                                                                                12V
                                                                                                                                                                                      t
                                                                                                                          tr = 0.1...10ms
                                                                                                                                     td = 40...400ms
                                                                  Table 17: Test pulses shapes ISO7637-2
                                                            EMC Test Pulse shapes (ISO7637-3 (non-supply lines))
                                                               Test Pulse ‘DCC slow –’                                                                              Test pulse ‘DCC slow +’
                                                                                    Ri = 2 Ohm                                                                                         Ri = 2 Ohm
                                                               Test Pulse ‘Fast a, DCC’                                                                             Test Pulse ‘Fast b, DCC’
                                                                                   Ri = 50 Ohm                                                                                      Ri = 50 Ohm
                                                                  Table 18: Test pulses shapes ISO7637-3
Revision 021 – Sept 2016                                                                                                                                                                Page 36 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
15. Standard information regarding
manufacturability of Melexis products with different
soldering processes
Our products are classified and qualified regarding soldering technology, solderability and moisture sensitivity level
according to following test methods:
Reflow Soldering SMD’s (Surface Mount Devices)
    IPC/JEDEC J-STD-020
     Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices
     (classification reflow profiles according to table 5-2)
    EIA/JEDEC JESD22-A113
     Preconditioning of Nonhermetic Surface Mount Devices Prior to Reliability Testing
     (reflow profiles according to table 2)
Wave Soldering SMD’s (Surface Mount Devices) and THD’s (Through Hole Devices)
    EN60749-20
     Resistance of plastic- encapsulated SMD’s to combined effect of moisture and soldering heat
    EIA/JEDEC JESD22-B106 and EN60749-15
     Resistance to soldering temperature for through-hole mounted devices
Iron Soldering THD’s (Through Hole Devices)
    EN60749-15
     Resistance to soldering temperature for through-hole mounted devices
Solderability SMD’s (Surface Mount Devices) and THD’s (Through Hole Devices)
    EIA/JEDEC JESD22-B102 and EN60749-21
     Solderability
For all soldering technologies deviating from above mentioned standard conditions (regarding peak temperature,
temperature gradient, temperature profile etc) additional classification and qualification tests have to be agreed upon
with Melexis.
The application of Wave Soldering for SMD’s is allowed only after consulting Melexis regarding assurance of adhesive
strength between device and board.
Melexis recommends reviewing on our web site the General Guidelines soldering recommendation
(http://www.melexis.com/Quality_soldering.aspx) as well as trim&form recommendations
(http://www.melexis.com/Assets/Trim-and-form-recommendations-5565.aspx).
For wettable flanks packages, please refer to the Melexis Application Note “QFN wettable flanks specific handling”.
Melexis is contributing to global environmental conservation by promoting lead free solutions. For more information
on qualifications of RoHS compliant products (RoHS = European directive on the Restriction Of the use of certain
Hazardous Substances) please visit the quality page on our website: http://www.melexis.com/quality.aspx
Revision 021 – Sept 2016                                                                                      Page 37 of 38


MLX80002/MLX80004
Enhanced Universal Dual/Quad LIN Transceiver
Datasheet
16. Disclaimer
Devices sold by Melexis are covered by the warranty and patent indemnification provisions appearing in its Term of
Sale. Melexis makes no warranty, express, statutory, implied, or by description regarding the information set forth
herein or regarding the freedom of the described devices from patent infringement. Melexis reserves the right to
change specifications and prices at any time and without notice. Therefore, prior to designing this product into a
system, it is necessary to check with Melexis for current information. This product is intended for use in normal
commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or
high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not
recommended without additional processing by Melexis for each application.
The information furnished by Melexis is believed to be correct and accurate. However, Melexis shall not be liable to
recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of
profits, loss of use, interrupt of business or indirect, special incidental or consequential damages, of any kind, in
connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or
liability to recipient or any third party shall arise or flow out of Melexis’ rendering of technical or other services.
© 2014 Melexis NV. All rights reserved.
                                 For the latest version of this document, go to our website at
                                                           www.melexis.com
                                     Or for additional information contact Melexis Direct:
                             Europe, Africa, Asia:                      America:
                                          Phone: +32 1367 0495              Phone: +1 248 306 5400
                                       E-mail: sales_europe@melexis.com E-mail: sales_usa@melexis.com
                                                ISO/TS 16949 and ISO14001 Certified
Revision 021 – Sept 2016                                                                                           Page 38 of 38


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Melexis:
 MLX80002KLQ-AAA-001-RE MLX80002KLQ-AAA-001-SP MLX80004KLQ-AAA-001-RE MLX80004KLQ-AAA-001-
SP MLX80002KLQ-AAA-001-TU MLX80004KLW-BAA-001-RE MLX80002KLW-CAA-001-SP MLX80002KLW-CAA-
001-RE MLX80004KLW-BAA-001-SP MLX80002KLW-AAA-001-TU MLX80004KLW-AAA-001-RE MLX80002KLW-
AAA-001-RE MLX80004KLW-AAA-001-SP MLX80002KLW-AAA-001-SP
