<def f='linux-4.14.y/include/drm/drm_dp_mst_helper.h' l='425' ll='571'/>
<size>1080</size>
<doc f='linux-4.14.y/include/drm/drm_dp_mst_helper.h' l='418'>/**
 * struct drm_dp_mst_topology_mgr - DisplayPort MST manager
 *
 * This struct represents the toplevel displayport MST topology manager.
 * There should be one instance of this for every MST capable DP connector
 * on the GPU.
 */</doc>
<mbr r='drm_dp_mst_topology_mgr::base' o='0' t='struct drm_private_obj'/>
<mbr r='drm_dp_mst_topology_mgr::dev' o='128' t='struct drm_device *'/>
<mbr r='drm_dp_mst_topology_mgr::cbs' o='192' t='const struct drm_dp_mst_topology_cbs *'/>
<mbr r='drm_dp_mst_topology_mgr::max_dpcd_transaction_bytes' o='256' t='int'/>
<mbr r='drm_dp_mst_topology_mgr::aux' o='320' t='struct drm_dp_aux *'/>
<mbr r='drm_dp_mst_topology_mgr::max_payloads' o='384' t='int'/>
<mbr r='drm_dp_mst_topology_mgr::conn_base_id' o='416' t='int'/>
<mbr r='drm_dp_mst_topology_mgr::down_rep_recv' o='448' t='struct drm_dp_sideband_msg_rx'/>
<mbr r='drm_dp_mst_topology_mgr::up_req_recv' o='3056' t='struct drm_dp_sideband_msg_rx'/>
<mbr r='drm_dp_mst_topology_mgr::lock' o='5696' t='struct mutex'/>
<mbr r='drm_dp_mst_topology_mgr::mst_state' o='5952' t='bool'/>
<mbr r='drm_dp_mst_topology_mgr::mst_primary' o='6016' t='struct drm_dp_mst_branch *'/>
<mbr r='drm_dp_mst_topology_mgr::dpcd' o='6080' t='u8 [15]'/>
<mbr r='drm_dp_mst_topology_mgr::sink_count' o='6200' t='u8'/>
<mbr r='drm_dp_mst_topology_mgr::pbn_div' o='6208' t='int'/>
<mbr r='drm_dp_mst_topology_mgr::state' o='6272' t='struct drm_dp_mst_topology_state *'/>
<mbr r='drm_dp_mst_topology_mgr::funcs' o='6336' t='const struct drm_private_state_funcs *'/>
<mbr r='drm_dp_mst_topology_mgr::qlock' o='6400' t='struct mutex'/>
<mbr r='drm_dp_mst_topology_mgr::tx_msg_downq' o='6656' t='struct list_head'/>
<mbr r='drm_dp_mst_topology_mgr::payload_lock' o='6784' t='struct mutex'/>
<mbr r='drm_dp_mst_topology_mgr::proposed_vcpis' o='7040' t='struct drm_dp_vcpi **'/>
<mbr r='drm_dp_mst_topology_mgr::payloads' o='7104' t='struct drm_dp_payload *'/>
<mbr r='drm_dp_mst_topology_mgr::payload_mask' o='7168' t='unsigned long'/>
<mbr r='drm_dp_mst_topology_mgr::vcpi_mask' o='7232' t='unsigned long'/>
<mbr r='drm_dp_mst_topology_mgr::tx_waitq' o='7296' t='wait_queue_head_t'/>
<mbr r='drm_dp_mst_topology_mgr::work' o='7488' t='struct work_struct'/>
<mbr r='drm_dp_mst_topology_mgr::tx_work' o='7744' t='struct work_struct'/>
<mbr r='drm_dp_mst_topology_mgr::destroy_connector_list' o='8000' t='struct list_head'/>
<mbr r='drm_dp_mst_topology_mgr::destroy_connector_lock' o='8128' t='struct mutex'/>
<mbr r='drm_dp_mst_topology_mgr::destroy_connector_work' o='8384' t='struct work_struct'/>
<def f='linux-4.14.y/include/drm/drm_dp_mst_helper.h' l='425' ll='571'/>
<size>1080</size>
<doc f='linux-4.14.y/include/drm/drm_dp_mst_helper.h' l='418'>/**
 * struct drm_dp_mst_topology_mgr - DisplayPort MST manager
 *
 * This struct represents the toplevel displayport MST topology manager.
 * There should be one instance of this for every MST capable DP connector
 * on the GPU.
 */</doc>
<mbr r='drm_dp_mst_topology_mgr::base' o='0' t='struct drm_private_obj'/>
<mbr r='drm_dp_mst_topology_mgr::dev' o='128' t='struct drm_device *'/>
<mbr r='drm_dp_mst_topology_mgr::cbs' o='192' t='const struct drm_dp_mst_topology_cbs *'/>
<mbr r='drm_dp_mst_topology_mgr::max_dpcd_transaction_bytes' o='256' t='int'/>
<mbr r='drm_dp_mst_topology_mgr::aux' o='320' t='struct drm_dp_aux *'/>
<mbr r='drm_dp_mst_topology_mgr::max_payloads' o='384' t='int'/>
<mbr r='drm_dp_mst_topology_mgr::conn_base_id' o='416' t='int'/>
<mbr r='drm_dp_mst_topology_mgr::down_rep_recv' o='448' t='struct drm_dp_sideband_msg_rx'/>
<mbr r='drm_dp_mst_topology_mgr::up_req_recv' o='3056' t='struct drm_dp_sideband_msg_rx'/>
<mbr r='drm_dp_mst_topology_mgr::lock' o='5696' t='struct mutex'/>
<mbr r='drm_dp_mst_topology_mgr::mst_state' o='5952' t='bool'/>
<mbr r='drm_dp_mst_topology_mgr::mst_primary' o='6016' t='struct drm_dp_mst_branch *'/>
<mbr r='drm_dp_mst_topology_mgr::dpcd' o='6080' t='u8 [15]'/>
<mbr r='drm_dp_mst_topology_mgr::sink_count' o='6200' t='u8'/>
<mbr r='drm_dp_mst_topology_mgr::pbn_div' o='6208' t='int'/>
<mbr r='drm_dp_mst_topology_mgr::state' o='6272' t='struct drm_dp_mst_topology_state *'/>
<mbr r='drm_dp_mst_topology_mgr::funcs' o='6336' t='const struct drm_private_state_funcs *'/>
<mbr r='drm_dp_mst_topology_mgr::qlock' o='6400' t='struct mutex'/>
<mbr r='drm_dp_mst_topology_mgr::tx_msg_downq' o='6656' t='struct list_head'/>
<mbr r='drm_dp_mst_topology_mgr::payload_lock' o='6784' t='struct mutex'/>
<mbr r='drm_dp_mst_topology_mgr::proposed_vcpis' o='7040' t='struct drm_dp_vcpi **'/>
<mbr r='drm_dp_mst_topology_mgr::payloads' o='7104' t='struct drm_dp_payload *'/>
<mbr r='drm_dp_mst_topology_mgr::payload_mask' o='7168' t='unsigned long'/>
<mbr r='drm_dp_mst_topology_mgr::vcpi_mask' o='7232' t='unsigned long'/>
<mbr r='drm_dp_mst_topology_mgr::tx_waitq' o='7296' t='wait_queue_head_t'/>
<mbr r='drm_dp_mst_topology_mgr::work' o='7488' t='struct work_struct'/>
<mbr r='drm_dp_mst_topology_mgr::tx_work' o='7744' t='struct work_struct'/>
<mbr r='drm_dp_mst_topology_mgr::destroy_connector_list' o='8000' t='struct list_head'/>
<mbr r='drm_dp_mst_topology_mgr::destroy_connector_lock' o='8128' t='struct mutex'/>
<mbr r='drm_dp_mst_topology_mgr::destroy_connector_work' o='8384' t='struct work_struct'/>
