

================================================================
== Vivado HLS Report for 'karastuba_mul'
================================================================
* Date:           Tue May 26 00:44:59 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.474 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2394|     2550| 7.182 us | 7.650 us |  2394|  2550|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|         1|          1|          1|    64|    yes   |
        |- Loop 2  |       64|       64|         2|          1|          1|    64|    yes   |
        |- Loop 3  |      129|      129|         3|          1|          1|   128|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 4 5 }
  Pipeline-2 : II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %hs_input_V), !map !160"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %res_output_V), !map !166"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @karastuba_mul_str) nounwind"   --->   Operation 14 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lhs_digits_data_V = alloca [64 x i64], align 8" [multest.cc:312]   --->   Operation 15 'alloca' 'lhs_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rhs_digits_data_V = alloca [64 x i64], align 8" [multest.cc:313]   --->   Operation 16 'alloca' 'rhs_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%res_digits_data_V = alloca [128 x i64], align 8"   --->   Operation 17 'alloca' 'res_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multest.cc:308]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %hs_input_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [multest.cc:309]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %res_output_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [multest.cc:310]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.95ns)   --->   "br label %1" [multest.cc:317]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.95>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %hls_label_0 ]"   --->   Operation 22 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.82ns)   --->   "%icmp_ln317 = icmp eq i7 %i_0, -64" [multest.cc:317]   --->   Operation 23 'icmp' 'icmp_ln317' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.10ns)   --->   "%i = add i7 %i_0, 1" [multest.cc:317]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln317, label %.preheader.preheader, label %hls_label_0" [multest.cc:317]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [multest.cc:318]   --->   Operation 27 'specregionbegin' 'tmp' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:319]   --->   Operation 28 'specpipeline' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln320 = zext i7 %i_0 to i64" [multest.cc:320]   --->   Operation 29 'zext' 'zext_ln320' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%hs_input_V_read = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %hs_input_V)" [multest.cc:320]   --->   Operation 30 'read' 'hs_input_V_read' <Predicate = (!icmp_ln317)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%lhs_digits_data_V_ad = getelementptr [64 x i64]* %lhs_digits_data_V, i64 0, i64 %zext_ln320" [multest.cc:320]   --->   Operation 31 'getelementptr' 'lhs_digits_data_V_ad' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.76ns)   --->   "store i64 %hs_input_V_read, i64* %lhs_digits_data_V_ad, align 8" [multest.cc:320]   --->   Operation 32 'store' <Predicate = (!icmp_ln317)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)" [multest.cc:321]   --->   Operation 33 'specregionend' 'empty_55' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [multest.cc:317]   --->   Operation 34 'br' <Predicate = (!icmp_ln317)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.95>
ST_3 : Operation 35 [1/1] (0.95ns)   --->   "br label %.preheader" [multest.cc:322]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.95>

State 4 <SV = 3> <Delay = 1.32>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%i1_0 = phi i8 [ %i_24, %hls_label_1 ], [ 64, %.preheader.preheader ]"   --->   Operation 36 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.82ns)   --->   "%icmp_ln322 = icmp eq i8 %i1_0, -128" [multest.cc:322]   --->   Operation 37 'icmp' 'icmp_ln322' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 38 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln322, label %2, label %hls_label_1" [multest.cc:322]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.18ns)   --->   "%add_ln325 = add i8 %i1_0, -64" [multest.cc:325]   --->   Operation 40 'add' 'add_ln325' <Predicate = (!icmp_ln322)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%hs_input_V_read_1 = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %hs_input_V)" [multest.cc:325]   --->   Operation 41 'read' 'hs_input_V_read_1' <Predicate = (!icmp_ln322)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 42 [1/1] (1.18ns)   --->   "%i_24 = add i8 %i1_0, 1" [multest.cc:322]   --->   Operation 42 'add' 'i_24' <Predicate = (!icmp_ln322)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [multest.cc:323]   --->   Operation 43 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:324]   --->   Operation 44 'specpipeline' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln325 = zext i8 %add_ln325 to i64" [multest.cc:325]   --->   Operation 45 'zext' 'zext_ln325' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%rhs_digits_data_V_ad = getelementptr [64 x i64]* %rhs_digits_data_V, i64 0, i64 %zext_ln325" [multest.cc:325]   --->   Operation 46 'getelementptr' 'rhs_digits_data_V_ad' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.76ns)   --->   "store i64 %hs_input_V_read_1, i64* %rhs_digits_data_V_ad, align 8" [multest.cc:325]   --->   Operation 47 'store' <Predicate = (!icmp_ln322)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_5)" [multest.cc:326]   --->   Operation 48 'specregionend' 'empty_57' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader" [multest.cc:322]   --->   Operation 49 'br' <Predicate = (!icmp_ln322)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 50 [2/2] (0.00ns)   --->   "call fastcc void @karastuba_mul_templa.3([64 x i64]* %lhs_digits_data_V, [64 x i64]* %rhs_digits_data_V, [128 x i64]* %res_digits_data_V)" [multest.cc:329]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.95>
ST_7 : Operation 51 [1/2] (0.00ns)   --->   "call fastcc void @karastuba_mul_templa.3([64 x i64]* %lhs_digits_data_V, [64 x i64]* %rhs_digits_data_V, [128 x i64]* %res_digits_data_V)" [multest.cc:329]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 52 [1/1] (0.95ns)   --->   "br label %3" [multest.cc:331]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.95>

State 8 <SV = 6> <Delay = 1.76>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%i2_0 = phi i8 [ 0, %2 ], [ %i_25, %hls_label_2 ]"   --->   Operation 53 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.82ns)   --->   "%icmp_ln331 = icmp eq i8 %i2_0, -128" [multest.cc:331]   --->   Operation 54 'icmp' 'icmp_ln331' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 55 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (1.18ns)   --->   "%i_25 = add i8 %i2_0, 1" [multest.cc:331]   --->   Operation 56 'add' 'i_25' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln331, label %4, label %hls_label_2" [multest.cc:331]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln334 = zext i8 %i2_0 to i64" [multest.cc:334]   --->   Operation 58 'zext' 'zext_ln334' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%res_digits_data_V_ad = getelementptr [128 x i64]* %res_digits_data_V, i64 0, i64 %zext_ln334" [multest.cc:334]   --->   Operation 59 'getelementptr' 'res_digits_data_V_ad' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_8 : Operation 60 [2/2] (1.76ns)   --->   "%res_digits_data_V_lo = load i64* %res_digits_data_V_ad, align 8" [multest.cc:334]   --->   Operation 60 'load' 'res_digits_data_V_lo' <Predicate = (!icmp_ln331)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>

State 9 <SV = 7> <Delay = 1.76>
ST_9 : Operation 61 [1/2] (1.76ns)   --->   "%res_digits_data_V_lo = load i64* %res_digits_data_V_ad, align 8" [multest.cc:334]   --->   Operation 61 'load' 'res_digits_data_V_lo' <Predicate = (!icmp_ln331)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_9 : Operation 62 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %res_output_V, i64 %res_digits_data_V_lo)" [multest.cc:334]   --->   Operation 62 'write' <Predicate = (!icmp_ln331)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [multest.cc:332]   --->   Operation 63 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:333]   --->   Operation 64 'specpipeline' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_10 : Operation 65 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %res_output_V, i64 %res_digits_data_V_lo)" [multest.cc:334]   --->   Operation 65 'write' <Predicate = (!icmp_ln331)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_6)" [multest.cc:335]   --->   Operation 66 'specregionend' 'empty_59' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "br label %3" [multest.cc:331]   --->   Operation 67 'br' <Predicate = (!icmp_ln331)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "ret void" [multest.cc:337]   --->   Operation 68 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 0.952ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', multest.cc:317) [14]  (0.952 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:317) [14]  (0 ns)
	'getelementptr' operation ('lhs_digits_data_V_ad', multest.cc:320) [24]  (0 ns)
	'store' operation ('store_ln320', multest.cc:320) of variable 'hs_input_V_read', multest.cc:320 on array 'lhs.digits.data.V', multest.cc:312 [25]  (1.77 ns)

 <State 3>: 0.952ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', multest.cc:322) [31]  (0.952 ns)

 <State 4>: 1.32ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln322', multest.cc:322) [32]  (0.824 ns)
	blocking operation 0.498 ns on control path)

 <State 5>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('rhs_digits_data_V_ad', multest.cc:325) [41]  (0 ns)
	'store' operation ('store_ln325', multest.cc:325) of variable 'hs_input_V_read_1', multest.cc:325 on array 'rhs.digits.data.V', multest.cc:313 [42]  (1.77 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0.952ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', multest.cc:331) [50]  (0.952 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:331) [50]  (0 ns)
	'getelementptr' operation ('res_digits_data_V_ad', multest.cc:334) [59]  (0 ns)
	'load' operation ('res_digits_data_V_lo', multest.cc:334) on array 'res_digits_data_V' [60]  (1.77 ns)

 <State 9>: 1.77ns
The critical path consists of the following:
	'load' operation ('res_digits_data_V_lo', multest.cc:334) on array 'res_digits_data_V' [60]  (1.77 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
