
*** Running vivado
    with args -log LED_manager.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LED_manager.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/xilinx/.Xilinx/Vivado/Vivado_init.tcl'
266 Beta devices matching pattern found, 0 enabled.
source LED_manager.tcl -notrace
Command: synth_design -top LED_manager -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20183
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2579.871 ; gain = 0.000 ; free physical = 9542 ; free virtual = 14360
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LED_manager' [/home/xilinx/training/concurrency/completed/KCU105/concurrency.srcs/sources_1/new/LED_manager.vhd:45]
INFO: [Synth 8-3491] module 'register8' declared at '/home/xilinx/training/concurrency/completed/KCU105/concurrency.srcs/sources_1/imports/VHDL/register8.vhd:24' bound to instance 'regCh1' of component 'register8' [/home/xilinx/training/concurrency/completed/KCU105/concurrency.srcs/sources_1/new/LED_manager.vhd:61]
INFO: [Synth 8-638] synthesizing module 'register8' [/home/xilinx/training/concurrency/completed/KCU105/concurrency.srcs/sources_1/imports/VHDL/register8.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'register8' (1#1) [/home/xilinx/training/concurrency/completed/KCU105/concurrency.srcs/sources_1/imports/VHDL/register8.vhd:32]
INFO: [Synth 8-3491] module 'register8' declared at '/home/xilinx/training/concurrency/completed/KCU105/concurrency.srcs/sources_1/imports/VHDL/register8.vhd:24' bound to instance 'regCh2' of component 'register8' [/home/xilinx/training/concurrency/completed/KCU105/concurrency.srcs/sources_1/new/LED_manager.vhd:67]
INFO: [Synth 8-226] default block is never used [/home/xilinx/training/concurrency/completed/KCU105/concurrency.srcs/sources_1/new/LED_manager.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'LED_manager' (2#1) [/home/xilinx/training/concurrency/completed/KCU105/concurrency.srcs/sources_1/new/LED_manager.vhd:45]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2579.871 ; gain = 0.000 ; free physical = 9582 ; free virtual = 14400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2579.871 ; gain = 0.000 ; free physical = 9576 ; free virtual = 14395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2587.875 ; gain = 8.004 ; free physical = 9574 ; free virtual = 14393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2587.875 ; gain = 8.004 ; free physical = 9562 ; free virtual = 14381
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2587.875 ; gain = 8.004 ; free physical = 9117 ; free virtual = 13939
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2587.875 ; gain = 8.004 ; free physical = 9116 ; free virtual = 13937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2587.875 ; gain = 8.004 ; free physical = 9116 ; free virtual = 13937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2587.875 ; gain = 8.004 ; free physical = 9115 ; free virtual = 13937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2587.875 ; gain = 8.004 ; free physical = 9115 ; free virtual = 13937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2587.875 ; gain = 8.004 ; free physical = 9115 ; free virtual = 13937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2587.875 ; gain = 8.004 ; free physical = 9115 ; free virtual = 13937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2587.875 ; gain = 8.004 ; free physical = 9115 ; free virtual = 13937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2587.875 ; gain = 8.004 ; free physical = 9115 ; free virtual = 13937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     8|
|3     |FDRE |    24|
|4     |IBUF |    21|
|5     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |    62|
|2     |  regCh1 |register8   |     8|
|3     |  regCh2 |register8_0 |    16|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2587.875 ; gain = 8.004 ; free physical = 9115 ; free virtual = 13937
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2587.875 ; gain = 8.004 ; free physical = 9117 ; free virtual = 13938
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2587.883 ; gain = 8.004 ; free physical = 9117 ; free virtual = 13938
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.883 ; gain = 0.000 ; free physical = 9205 ; free virtual = 14026
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2674.551 ; gain = 0.000 ; free physical = 9144 ; free virtual = 13966
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 21 instances

Synth Design complete, checksum: 3d250800
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2674.551 ; gain = 102.625 ; free physical = 9297 ; free virtual = 14119
INFO: [Common 17-1381] The checkpoint '/home/xilinx/training/concurrency/completed/KCU105/concurrency.runs/synth_1/LED_manager.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LED_manager_utilization_synth.rpt -pb LED_manager_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  1 22:19:53 2021...
