#-----------------------------------------------------------
# Vivado v2012.2.1 (64-bit)
# Build 200253 by xbuild on Wed Aug 29 11:42:44 MDT 2012
# Start of session at: Tue Sep 18 13:12:05 2012
# Process ID: 8436
# Log file: /home/cms/projects/blue7/blue7swap/vivado.log
# Journal file: /home/cms/projects/blue7/blue7swap/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]

start_gui
create_project blue7swap /home/cms/projects/blue7/blue7swap/blue7swap -part xc7k325tffg900-1
Parsing template File [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/templates/vivado/verilog.xml].
Finished parsing template File [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/templates/vivado/verilog.xml].
Parsing template File [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/templates/vivado/vhdl.xml].
Finished parsing template File [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/templates/vivado/vhdl.xml].
Parsing template File [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/templates/vivado/xdc.xml].
Finished parsing template File [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/templates/vivado/xdc.xml].
add_files -norecurse {/home/cms/projects/blue7/bdw/mkFTop_kc705.v /home/cms/projects/blue7/bdw/mkSwap.v /home/cms/projects/blue7/bdw/mkGMAC.v}
import_files -force -norecurse
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse /home/cms/projects/blue7/blue7test/blue7test.srcs/constrs_1/imports/blue7test/kc705.xdc
import_files -fileset constrs_1 /home/cms/projects/blue7/blue7test/blue7test.srcs/constrs_1/imports/blue7test/kc705.xdc
update_files -from_files /home/cms/projects/blue7/blue7test/blue7test.srcs/constrs_1/imports/new/kc705.xdc -to_files /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc -filesets [get_filesets *]
INFO: [Designutils 20-762] Replacing file '/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc' with file '/home/cms/projects/blue7/blue7test/blue7test.srcs/constrs_1/imports/new/kc705.xdc'.
INFO: [Designutils 20-1080] Importing file from '/home/cms/projects/blue7/blue7test/blue7test.srcs/constrs_1/imports/new/kc705.xdc' to '/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc'.
launch_runs synth_1
[Tue Sep 18 13:31:53 2012] Launched synth_1...
Run output will be captured here: /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.runs/synth_1/runme.log
import_files /opt/Bluespec/Bluespec-2012.01.A/lib/Verilog
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
[Tue Sep 18 13:34:00 2012] Launched synth_1...
Run output will be captured here: /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.runs/synth_1/runme.log
import_files -norecurse /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/rtl/mkCRC32.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
[Tue Sep 18 13:36:05 2012] Launched synth_1...
Run output will be captured here: /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.runs/synth_1/runme.log
set_property used_in_synthesis false [get_files  /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc]
reset_run synth_1
launch_runs synth_1
[Tue Sep 18 13:38:28 2012] Launched synth_1...
Run output will be captured here: /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.runs/synth_1/runme.log
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-1
Parsing EDIF File [./.Xil/Vivado-8436-core980/dcp/mkFTop_kc705.edf]
Finished Parsing EDIF File [./.Xil/Vivado-8436-core980/dcp/mkFTop_kc705.edf]
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/drc.xml
INFO: [Constraints 18-510] IO constraint IOSTANDARD with a setting of GTE2 for cell sys1_clki will not be propagated through the buffer.  The constraint should be associated with the net that is connected to the top level port.
Parsing XDC File [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc]
WARNING: [Vivado 12-584] No ports matched 'sys0_rst'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'sys0_rst'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'sys0_rst'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'sys0_rst'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'gmii_txd*'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'gmii_txd*'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'gmii_txd[0]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'gmii_txd[0]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'gmii_txd[1]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'gmii_txd[1]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'gmii_txd[2]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'gmii_txd[2]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'gmii_txd[3]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'gmii_txd[3]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'gmii_txd[4]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'gmii_txd[4]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'gmii_txd[5]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'gmii_txd[5]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'gmii_txd[6]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'gmii_txd[6]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'gmii_txd[7]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'gmii_txd[7]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'gmii_tx_en'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'gmii_tx_en'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'gmii_tx_en'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'gmii_tx_en'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'gmii_tx_er'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'gmii_tx_er'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'gmii_tx_er'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'gmii_tx_er'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'gmii_gtx_clk'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'gmii_gtx_clk'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'gmii_gtx_clk'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'gmii_gtx_clk'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'gmii_rxd*'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'gmii_rxd*'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'gmii_rxd[0]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'gmii_rxd[0]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'gmii_rxd[1]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'gmii_rxd[1]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'gmii_rxd[2]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'gmii_rxd[2]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'gmii_rxd[3]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'gmii_rxd[3]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'gmii_rxd[4]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'gmii_rxd[4]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'gmii_rxd[5]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'gmii_rxd[5]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'gmii_rxd[6]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:108]
WARNING: [Common 17-14] Message 'Vivado 12-584' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
WARNING: [Vivado 12-584] No ports matched 'gmii_rxd[6]'. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:132]
CRITICAL WARNING: [Vivado 12-1387] set_input_delay: specified list for option 'objects' is an empty list. The constraint will not be applied. Please check to make sure that this is intended. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:135]
CRITICAL WARNING: [Vivado 12-1387] set_input_delay: specified list for option 'objects' is an empty list. The constraint will not be applied. Please check to make sure that this is intended. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:136]
CRITICAL WARNING: [Vivado 12-1387] set_input_delay: specified list for option 'objects' is an empty list. The constraint will not be applied. Please check to make sure that this is intended. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:137]
CRITICAL WARNING: [Vivado 12-1387] set_input_delay: specified list for option 'objects' is an empty list. The constraint will not be applied. Please check to make sure that this is intended. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:138]
CRITICAL WARNING: [Vivado 12-1387] set_input_delay: specified list for option 'objects' is an empty list. The constraint will not be applied. Please check to make sure that this is intended. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:139]
CRITICAL WARNING: [Vivado 12-1387] set_input_delay: specified list for option 'objects' is an empty list. The constraint will not be applied. Please check to make sure that this is intended. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:140]
CRITICAL WARNING: [Vivado 12-1387] set_output_delay: specified list for option 'objects' is an empty list. The constraint will not be applied. Please check to make sure that this is intended. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:143]
CRITICAL WARNING: [Vivado 12-1387] set_output_delay: specified list for option 'objects' is an empty list. The constraint will not be applied. Please check to make sure that this is intended. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:144]
CRITICAL WARNING: [Vivado 12-1387] set_output_delay: specified list for option 'objects' is an empty list. The constraint will not be applied. Please check to make sure that this is intended. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:145]
Finished Parsing XDC File [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 263 instances were transformed.
  FD => FDCE: 52 instances
  FDC => FDCE: 69 instances
  FDE => FDCE: 118 instances
  FDR => FDRE: 13 instances
  INV => LUT1: 2 instances
  IODELAY => IDELAYE2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances

Phase 0 | Netlist Checksum: 3b2d8581
open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 3264.105 ; gain = 509.637
import_files -norecurse /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/rtl/fpgaTop_kc705.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
update_compile_order -fileset sources_1
ERROR: 'reset_run' was cancelled
launch_runs synth_1
[Tue Sep 18 13:46:38 2012] Launched synth_1...
Run output will be captured here: /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.runs/synth_1/runme.log
reset_run synth_1
set_property top fpgaTop [current_fileset]
set_property top_file /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/rtl/fpgaTop_kc705.v [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1
[Tue Sep 18 13:47:25 2012] Launched synth_1...
Run output will be captured here: /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.runs/synth_1/runme.log
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-1
Parsing EDIF File [./.Xil/Vivado-8436-core980/dcp/fpgaTop.edf]
Finished Parsing EDIF File [./.Xil/Vivado-8436-core980/dcp/fpgaTop.edf]
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/IOStandards.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/drc.xml
INFO: [Constraints 18-510] IO constraint IOSTANDARD with a setting of GTE2 for cell ftop/sys1_clki will not be propagated through the buffer.  The constraint should be associated with the net that is connected to the top level port.
Parsing XDC File [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:135]
set_input_delay: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3264.117 ; gain = 0.000
Finished Parsing XDC File [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 261 instances were transformed.
  FD => FDCE: 52 instances
  FDC => FDCE: 69 instances
  FDE => FDCE: 118 instances
  FDR => FDRE: 12 instances
  INV => LUT1: 1 instances
  IODELAY => IDELAYE2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances

Phase 0 | Netlist Checksum: e040962a
open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3347.809 ; gain = 83.691
launch_runs impl_1
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3347.809 ; gain = 0.000
[Tue Sep 18 13:50:07 2012] Launched impl_1...
Run output will be captured here: /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Sep 18 13:54:14 2012] Launched impl_1...
Run output will be captured here: /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.runs/impl_1/runme.log
close_design
open_run impl_1
Parsing EDIF File [./.Xil/Vivado-8436-core980/dcp/fpgaTop_routed.edf]
Finished Parsing EDIF File [./.Xil/Vivado-8436-core980/dcp/fpgaTop_routed.edf]
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/IOStandards.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/drc.xml
INFO: [Constraints 18-510] IO constraint IOSTANDARD with a setting of GTE2 for cell ftop/sys1_clki will not be propagated through the buffer.  The constraint should be associated with the net that is connected to the top level port.
Parsing XDC File [/home/cms/projects/blue7/blue7swap/.Xil/Vivado-8436-core980/dcp/fpgaTop_routed.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:135]
set_input_delay: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3347.809 ; gain = 0.000
Finished Parsing XDC File [/home/cms/projects/blue7/blue7swap/.Xil/Vivado-8436-core980/dcp/fpgaTop_routed.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3347.809 ; gain = 0.000
Restoring placement.
Restored 228 out of 228 XDEF sites from archive | CPU: 0.200000 secs | Memory: 1.505074 MB |
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  FD => FDCE: 52 instances
  FDC => FDCE: 69 instances
  FDE => FDCE: 118 instances
  FDR => FDRE: 12 instances
  IODELAY => IDELAYE2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances

Phase 0 | Netlist Checksum: 76bfac37
open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 3363.062 ; gain = 15.254
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact -intstyle pa -mode bscan -port auto -autoassign -b /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.runs/impl_1/fpgaTop.bit -ipf /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.data/impact/impactdefaultproj.ipf
report_timing_summary -delay_type min_max -path_type full_clock_expanded -report_unconstrained -check_timing_verbose -max_paths 10 -nworst 1 -significant_digits 3 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
close_project
open_project /home/cms/projects/blue7/blue7test/blue7test.xpr
Scanning sources...
Finished scanning sources
update_compile_order -fileset sources_1
open_run impl_1
Parsing EDIF File [./.Xil/Vivado-8436-core980/dcp/fpgaTop_routed.edf]
Finished Parsing EDIF File [./.Xil/Vivado-8436-core980/dcp/fpgaTop_routed.edf]
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/fbg900/Package.xml
Loading io standards from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/IOStandards.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/drc.xml
INFO: [Constraints 18-510] IO constraint IOSTANDARD with a setting of GTE2 for cell ftop/sys1_clki will not be propagated through the buffer.  The constraint should be associated with the net that is connected to the top level port.
Parsing XDC File [/home/cms/projects/blue7/blue7swap/.Xil/Vivado-8436-core980/dcp/fpgaTop_routed.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/cms/projects/blue7/blue7test/blue7test.srcs/constrs_1/imports/new/kc705.xdc:135]
set_input_delay: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3375.102 ; gain = 0.000
Finished Parsing XDC File [/home/cms/projects/blue7/blue7swap/.Xil/Vivado-8436-core980/dcp/fpgaTop_routed.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3375.102 ; gain = 0.000
Restoring placement.
Restored 183 out of 183 XDEF sites from archive | CPU: 0.220000 secs | Memory: 5.885223 MB |
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 166 instances were transformed.
  FD => FDCE: 12 instances
  FDC => FDCE: 69 instances
  FDE => FDCE: 68 instances
  FDR => FDRE: 12 instances
  IODELAY => IDELAYE2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

Phase 0 | Netlist Checksum: 3b397b2a
open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 3388.418 ; gain = 21.348
report_timing_summary -delay_type min_max -path_type full_clock_expanded -report_unconstrained -check_timing_verbose -max_paths 10 -nworst 1 -significant_digits 3 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
close_project
open_project /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.xpr
Scanning sources...
Finished scanning sources
update_compile_order -fileset sources_1
update_files -from_files /home/cms/projects/blue7/blue7swap/mkSwap.v -to_files /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/bdw/mkSwap.v -filesets [get_filesets *]
INFO: [Designutils 20-762] Replacing file '/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/bdw/mkSwap.v' with file '/home/cms/projects/blue7/blue7swap/mkSwap.v'.
INFO: [Designutils 20-1080] Importing file from '/home/cms/projects/blue7/blue7swap/mkSwap.v' to '/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/bdw/mkSwap.v'.
reset_run synth_1
launch_runs synth_1
[Tue Sep 18 14:31:46 2012] Launched synth_1...
Run output will be captured here: /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.runs/synth_1/runme.log
launch_runs impl_1
[Tue Sep 18 14:32:49 2012] Launched impl_1...
Run output will be captured here: /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Sep 18 15:01:39 2012] Launched impl_1...
Run output will be captured here: /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.runs/impl_1/runme.log
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact -intstyle pa -mode bscan -port auto -autoassign -b /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.runs/impl_1/fpgaTop.bit -ipf /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.data/impact/impactdefaultproj.ipf
open_run impl_1
Parsing EDIF File [./.Xil/Vivado-8436-core980/dcp/fpgaTop_routed.edf]
Finished Parsing EDIF File [./.Xil/Vivado-8436-core980/dcp/fpgaTop_routed.edf]
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/IOStandards.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/drc.xml
INFO: [Constraints 18-510] IO constraint IOSTANDARD with a setting of GTE2 for cell ftop/sys1_clki will not be propagated through the buffer.  The constraint should be associated with the net that is connected to the top level port.
Parsing XDC File [/home/cms/projects/blue7/blue7swap/.Xil/Vivado-8436-core980/dcp/fpgaTop_routed.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/constrs_1/imports/blue7test/kc705.xdc:135]
set_input_delay: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3388.418 ; gain = 0.000
Finished Parsing XDC File [/home/cms/projects/blue7/blue7swap/.Xil/Vivado-8436-core980/dcp/fpgaTop_routed.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3388.418 ; gain = 0.000
Restoring placement.
Restored 225 out of 225 XDEF sites from archive | CPU: 0.190000 secs | Memory: 1.452271 MB |
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  FD => FDCE: 52 instances
  FDC => FDCE: 69 instances
  FDE => FDCE: 118 instances
  FDR => FDRE: 12 instances
  IODELAY => IDELAYE2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances

Phase 0 | Netlist Checksum: 42d1ae6b
open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 3417.918 ; gain = 29.500
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00 . Memory (MB): peak = 3417.918 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado...
