Path: news.gmane.org!not-for-mail
From: Matt Sealey <matt@genesi-usa.com>
Newsgroups: gmane.linux.kernel,gmane.linux.ports.arm.kernel
Subject: Re: [PATCH 1/2] ARM: build ssi-fiq.S in ARM mode to prevent
 CONFIG_THUMB2_KERNEL build breakage
Date: Thu, 9 Aug 2012 09:32:59 -0500
Lines: 166
Approved: news@gmane.org
Message-ID: <CAKGA1bniQK9DbZudrHk1mA7FyDZkQzBJbWNUFTFW3pc_2A2x4g@mail.gmail.com>
References: <1344379514-30076-1-git-send-email-matt@genesi-usa.com>
 <1344379514-30076-2-git-send-email-matt@genesi-usa.com> <20120808065502.GI1451@pengutronix.de>
 <CAKGA1bmUuSZuWDM4QPTxmNR0+=uQ1RbFhw4u-sb9KaSPYwQiVw@mail.gmail.com> <20120809102414.GA17588@linaro.org>
NNTP-Posting-Host: plane.gmane.org
Mime-Version: 1.0
Content-Type: text/plain; charset=UTF-8
X-Trace: dough.gmane.org 1344522814 16608 80.91.229.3 (9 Aug 2012 14:33:34 GMT)
X-Complaints-To: usenet@dough.gmane.org
NNTP-Posting-Date: Thu, 9 Aug 2012 14:33:34 +0000 (UTC)
Cc: Sascha Hauer <s.hauer@pengutronix.de>,
	Linux ARM Kernel Mailing List 
	<linux-arm-kernel@lists.infradead.org>,
	Steev Klimaszewski <steev@genesi-usa.com>,
	Linux Kernel Mailing List <linux-kernel@vger.kernel.org>,
	Shawn Guo <shawn.guo@linaro.org>,
	Anton Vorontsov <anton.vorontsov@linaro.org>,
	Mark Brown <broonie@opensource.wolfsonmicro.com>,
	Sascha Hauer <kernel@pengutronix.de>
To: Dave Martin <dave.martin@linaro.org>
Original-X-From: linux-kernel-owner@vger.kernel.org Thu Aug 09 16:33:32 2012
Return-path: <linux-kernel-owner@vger.kernel.org>
Envelope-to: glk-linux-kernel-3@plane.gmane.org
Original-Received: from vger.kernel.org ([209.132.180.67])
	by plane.gmane.org with esmtp (Exim 4.69)
	(envelope-from <linux-kernel-owner@vger.kernel.org>)
	id 1SzTnm-0001R8-Pf
	for glk-linux-kernel-3@plane.gmane.org; Thu, 09 Aug 2012 16:33:31 +0200
Original-Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1030673Ab2HIOd1 (ORCPT <rfc822;glk-linux-kernel-3@m.gmane.org>);
	Thu, 9 Aug 2012 10:33:27 -0400
Original-Received: from mail-qa0-f53.google.com ([209.85.216.53]:56424 "EHLO
	mail-qa0-f53.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S932984Ab2HIOdW (ORCPT
	<rfc822;linux-kernel@vger.kernel.org>);
	Thu, 9 Aug 2012 10:33:22 -0400
Original-Received: by qaas11 with SMTP id s11so245107qaa.19
        for <linux-kernel@vger.kernel.org>; Thu, 09 Aug 2012 07:33:21 -0700 (PDT)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=google.com; s=20120113;
        h=mime-version:in-reply-to:references:from:date:message-id:subject:to
         :cc:content-type:x-gm-message-state;
        bh=0Q+hSDZroSxroJKiiVrFkyrd2puVkcu4x590uWZXD1Y=;
        b=WaYp0wuzHVQVhEvHmBvCUCUn3YzFW2kUPY+pmMLDIN6yf/3hlo1nTu/CyF6X7KJZiy
         rs9iJuB9YvUnpeM/rIGb+k32lRcglmhCF0EkqxGZ0Q8f0TtProlHZrE3mhvtyA10gt/L
         5VFx/3pzgrLqj/XdklN+AFenDFSh0s0FLv0s+HzkBw3doq8+eyUdXWOkHPhVAUvctpTd
         yEfYtsy0AH5Utp0kPgPRul7SpKB2m5MFJR5znfXajpdfIUQFb/VWhNk/+2pQzIJ6FWNk
         eml2ZVFDvRkEk5v/clRo+O1WzYxAX6Ld1StxfxJzW8+UZNeXAuXC+7BUfckD4aBiOg8z
         y0nQ==
Original-Received: by 10.229.135.213 with SMTP id o21mr1912319qct.94.1344522801015;
 Thu, 09 Aug 2012 07:33:21 -0700 (PDT)
Original-Received: by 10.229.206.77 with HTTP; Thu, 9 Aug 2012 07:32:59 -0700 (PDT)
In-Reply-To: <20120809102414.GA17588@linaro.org>
X-Gm-Message-State: ALoCoQk16vTEtGa1QRbuw74ngoBcstdx4W50MDjwpSXoTofBKqDUyy/LqKT1tIsY10JDEy5ozqKq
Original-Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
Xref: news.gmane.org gmane.linux.kernel:1340755 gmane.linux.ports.arm.kernel:181179
Archived-At: <http://permalink.gmane.org/gmane.linux.kernel/1340755>

Matt Sealey <matt@genesi-usa.com>
Product Development Analyst, Genesi USA, Inc.


On Thu, Aug 9, 2012 at 5:24 AM, Dave Martin <dave.martin@linaro.org> wrote:
> On Wed, Aug 08, 2012 at 12:32:39PM -0500, Matt Sealey wrote:
>
> [...]
>
>> I'm going to do a trapse through and find where Russell nacked Dave's
>> thumb-aware
>> rewrite.. would you mind if you have any of these boards seeing if it
>> really DOES
>
> There was no NAK because I didn't get as far as posting the patch,

http://lists.arm.linux.org.uk/lurker/message/20111202.133911.393b6e28.en.html

You did, twice :)

> mostly because of the doubt about whether this code is ever relevant
> on Thumb2-capable hardware.

It's not, but it does break the build, and without disabling phyCORE boards for
Thumb2 it will always break the build..

> If somebody with some old imx hardware that definitely relies on this
> wants to pick it up and test it, it might still be useful.
>
> I don't know whether I still have the original patch, but I think the
> only think I did was to swap the roles of r13 and r12.  In the original
> code r12 is only used as a base register, which is permissible usage
> for r13 in Thumb-2.  Those two registers appear private to the fiq
> handler, so I don't think the change will break anything, but I'd be
> more confident is somebody is able to test it.
>
> Cheers
> ---Dave
>
> diff --git a/arch/arm/plat-mxc/ssi-fiq.S b/arch/arm/plat-mxc/ssi-fiq.S
> index 8397a2d..3589afb 100644
> --- a/arch/arm/plat-mxc/ssi-fiq.S
> +++ b/arch/arm/plat-mxc/ssi-fiq.S
> @@ -35,19 +35,19 @@
>                 .global imx_ssi_fiq_tx_buffer
>
>  imx_ssi_fiq_start:
> -               ldr r12, imx_ssi_fiq_base
> +               ldr r13, imx_ssi_fiq_base
>
>                 /* TX */
>                 ldr r11, imx_ssi_fiq_tx_buffer
>
>                 /* shall we send? */
> -               ldr r13, [r12, #SSI_SIER]
> -               tst r13, #SSI_SIER_TFE0_EN
> +               ldr r12, [r13, #SSI_SIER]
> +               tst r12, #SSI_SIER_TFE0_EN
>                 beq 1f
>
>                 /* TX FIFO empty? */
> -               ldr r13, [r12, #SSI_SISR]
> -               tst r13, #SSI_SISR_TFE0
> +               ldr r12, [r13, #SSI_SISR]
> +               tst r12, #SSI_SISR_TFE0
>                 beq 1f
>
>                 mov r10, #0x10000
> @@ -56,34 +56,34 @@ imx_ssi_fiq_start:
>
>                 add r11, r11, r10
>
> -               ldrh r13, [r11]
> -               strh r13, [r12, #SSI_STX0]
> +               ldrh r12, [r11]
> +               strh r12, [r13, #SSI_STX0]
>
> -               ldrh r13, [r11, #2]
> -               strh r13, [r12, #SSI_STX0]
> +               ldrh r12, [r11, #2]
> +               strh r12, [r13, #SSI_STX0]
>
> -               ldrh r13, [r11, #4]
> -               strh r13, [r12, #SSI_STX0]
> +               ldrh r12, [r11, #4]
> +               strh r12, [r13, #SSI_STX0]
>
> -               ldrh r13, [r11, #6]
> -               strh r13, [r12, #SSI_STX0]
> +               ldrh r12, [r11, #6]
> +               strh r12, [r13, #SSI_STX0]
>
>                 add r10, #8
> -               lsr r13, r8, #16        /* r13: buffer size */
> -               cmp r10, r13
> -               lslgt r8, r13, #16
> +               lsr r12, r8, #16        /* r12: buffer size */
> +               cmp r10, r12
> +               lslgt r8, r12, #16
>                 addle r8, #8
>  1:
>                 /* RX */
>
>                 /* shall we receive? */
> -               ldr r13, [r12, #SSI_SIER]
> -               tst r13, #SSI_SIER_RFF0_EN
> +               ldr r12, [r13, #SSI_SIER]
> +               tst r12, #SSI_SIER_RFF0_EN
>                 beq 1f
>
>                 /* RX FIFO full? */
> -               ldr r13, [r12, #SSI_SISR]
> -               tst r13, #SSI_SISR_RFF0
> +               ldr r12, [r13, #SSI_SISR]
> +               tst r12, #SSI_SISR_RFF0
>                 beq 1f
>
>                 ldr r11, imx_ssi_fiq_rx_buffer
> @@ -94,31 +94,31 @@ imx_ssi_fiq_start:
>
>                 add r11, r11, r10
>
> -               ldr r13, [r12, #SSI_SACNT]
> -               tst r13, #SSI_SACNT_AC97EN
> +               ldr r12, [r13, #SSI_SACNT]
> +               tst r12, #SSI_SACNT_AC97EN
>
> -               ldr r13, [r12, #SSI_SRX0]
> -               strh r13, [r11]
> +               ldr r12, [r13, #SSI_SRX0]
> +               strh r12, [r11]
>
> -               ldr r13, [r12, #SSI_SRX0]
> -               strh r13, [r11, #2]
> +               ldr r12, [r13, #SSI_SRX0]
> +               strh r12, [r11, #2]
>
>                 /* dummy read to skip slot 12 */
> -               ldrne r13, [r12, #SSI_SRX0]
> +               ldrne r12, [r13, #SSI_SRX0]
>
> -               ldr r13, [r12, #SSI_SRX0]
> -               strh r13, [r11, #4]
> +               ldr r12, [r13, #SSI_SRX0]
> +               strh r12, [r11, #4]
>
> -               ldr r13, [r12, #SSI_SRX0]
> -               strh r13, [r11, #6]
> +               ldr r12, [r13, #SSI_SRX0]
> +               strh r12, [r11, #6]
>
>                 /* dummy read to skip slot 12 */
> -               ldrne r13, [r12, #SSI_SRX0]
> +               ldrne r12, [r13, #SSI_SRX0]
>
>                 add r10, #8
> -               lsr r13, r9, #16        /* r13: buffer size */
> -               cmp r10, r13
> -               lslgt r9, r13, #16
> +               lsr r12, r9, #16        /* r12: buffer size */
> +               cmp r10, r12
> +               lslgt r9, r12, #16
>                 addle r9, #8
>
>  1:
>
