// Seed: 1030563277
module module_0 (
    input id_0,
    input reg id_1,
    input reg id_2,
    input reg id_3,
    output id_4
    , id_6,
    output id_5
);
  assign id_5 = 1;
  reg id_7;
  assign id_4 = id_2;
  assign id_7 = {1, id_1};
  logic id_8;
  type_15 id_9 (
      .id_0 (1),
      .id_1 (id_7),
      .id_2 (1'h0),
      .id_3 (1 ^ id_3 ^ id_5 ^ 1'b0 ^ 1),
      .id_4 (id_6),
      .id_5 (1'd0),
      .id_6 (1'b0),
      .id_7 (id_2),
      .id_8 (1),
      .id_9 (1),
      .id_10(id_2),
      .id_11(id_7 == id_2),
      .id_12(1),
      .id_13(id_8)
  );
  always @(posedge 1) begin
    SystemTFIdentifier;
    id_4 <= id_3 - 1 ^ id_1;
  end
  always @(*) begin
    SystemTFIdentifier;
  end
  assign id_7 = 1 * 1;
  type_16(
      id_7, 1, id_6
  );
  always @(*) id_7 <= id_3;
endmodule
