###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        79604   # Number of WRITE/WRITEP commands
num_reads_done                 =      2123329   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1773206   # Number of read row buffer hits
num_read_cmds                  =      2123312   # Number of READ/READP commands
num_writes_done                =        79619   # Number of read requests issued
num_write_row_hits             =        54731   # Number of write row buffer hits
num_act_cmds                   =       378359   # Number of ACT commands
num_pre_cmds                   =       378330   # Number of PRE commands
num_ondemand_pres              =       351480   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9643644   # Cyles of rank active rank.0
rank_active_cycles.1           =      9613232   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       356356   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       386768   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2039320   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        78623   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        24342   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        15587   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        12794   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8359   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5697   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3983   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2784   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2099   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         9412   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =            8   # Write cmd latency (cycles)
write_latency[80-99]           =           25   # Write cmd latency (cycles)
write_latency[100-119]         =           59   # Write cmd latency (cycles)
write_latency[120-139]         =           92   # Write cmd latency (cycles)
write_latency[140-159]         =          114   # Write cmd latency (cycles)
write_latency[160-179]         =          131   # Write cmd latency (cycles)
write_latency[180-199]         =          166   # Write cmd latency (cycles)
write_latency[200-]            =        79001   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           22   # Read request latency (cycles)
read_latency[20-39]            =       430672   # Read request latency (cycles)
read_latency[40-59]            =       184794   # Read request latency (cycles)
read_latency[60-79]            =       177283   # Read request latency (cycles)
read_latency[80-99]            =       122313   # Read request latency (cycles)
read_latency[100-119]          =       102007   # Read request latency (cycles)
read_latency[120-139]          =        92297   # Read request latency (cycles)
read_latency[140-159]          =        77272   # Read request latency (cycles)
read_latency[160-179]          =        66728   # Read request latency (cycles)
read_latency[180-199]          =        58371   # Read request latency (cycles)
read_latency[200-]             =       811570   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.97383e+08   # Write energy
read_energy                    =  8.56119e+09   # Read energy
act_energy                     =  1.03519e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.71051e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.85649e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01763e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.99866e+09   # Active standby energy rank.1
average_read_latency           =       303.97   # Average read request latency (cycles)
average_interarrival           =      4.53925   # Average request interarrival latency (cycles)
total_energy                   =  2.30714e+10   # Total energy (pJ)
average_power                  =      2307.14   # Average power (mW)
average_bandwidth              =      18.7985   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        76278   # Number of WRITE/WRITEP commands
num_reads_done                 =      2112416   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1699504   # Number of read row buffer hits
num_read_cmds                  =      2112409   # Number of READ/READP commands
num_writes_done                =        76297   # Number of read requests issued
num_write_row_hits             =        51966   # Number of write row buffer hits
num_act_cmds                   =       440541   # Number of ACT commands
num_pre_cmds                   =       440518   # Number of PRE commands
num_ondemand_pres              =       414252   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9640522   # Cyles of rank active rank.0
rank_active_cycles.1           =      9635802   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       359478   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       364198   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2028824   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        72382   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        24232   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        15850   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        13027   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8984   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5999   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4195   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3049   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2245   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         9997   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            8   # Write cmd latency (cycles)
write_latency[60-79]           =           23   # Write cmd latency (cycles)
write_latency[80-99]           =           45   # Write cmd latency (cycles)
write_latency[100-119]         =           73   # Write cmd latency (cycles)
write_latency[120-139]         =           99   # Write cmd latency (cycles)
write_latency[140-159]         =          144   # Write cmd latency (cycles)
write_latency[160-179]         =          180   # Write cmd latency (cycles)
write_latency[180-199]         =          207   # Write cmd latency (cycles)
write_latency[200-]            =        75496   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       405812   # Read request latency (cycles)
read_latency[40-59]            =       179366   # Read request latency (cycles)
read_latency[60-79]            =       194081   # Read request latency (cycles)
read_latency[80-99]            =       133364   # Read request latency (cycles)
read_latency[100-119]          =       112865   # Read request latency (cycles)
read_latency[120-139]          =       102878   # Read request latency (cycles)
read_latency[140-159]          =        86078   # Read request latency (cycles)
read_latency[160-179]          =        73521   # Read request latency (cycles)
read_latency[180-199]          =        64658   # Read request latency (cycles)
read_latency[200-]             =       759783   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   3.8078e+08   # Write energy
read_energy                    =  8.51723e+09   # Read energy
act_energy                     =  1.20532e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72549e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.74815e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01569e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01274e+09   # Active standby energy rank.1
average_read_latency           =      265.773   # Average read request latency (cycles)
average_interarrival           =      4.56874   # Average request interarrival latency (cycles)
total_energy                   =  2.31838e+10   # Total energy (pJ)
average_power                  =      2318.38   # Average power (mW)
average_bandwidth              =       18.677   # Average bandwidth
