TraceInfo({"top.clock":Clock,"top.drainer.drain_kernel.data":Bits(16),"top.drainer.drain_kernel.data_matches":Bits(1),"top.drainer.drain_kernel.validation":Bits(16),"top.drainer.drain_kernel.will_read":Bits(1),"top.drainer.input":Struct((name:"rhdl_fpga::fifo::testing::drainer::In",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<16>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(16)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))))])),"top.drainer.outputs":Struct((name:"rhdl_fpga::fifo::testing::drainer::Out",fields:[(name:"next",ty:Bits(1)),(name:"valid",ty:Bits(1))])),"top.drainer.read_probability.constant.value":Bits(16),"top.drainer.rng.input":Bits(1),"top.drainer.rng.outputs":Bits(32),"top.drainer.rng.w.dff.input":Bits(32),"top.drainer.rng.w.dff.output":Bits(32),"top.drainer.rng.x.dff.input":Bits(32),"top.drainer.rng.x.dff.output":Bits(32),"top.drainer.rng.y.dff.input":Bits(32),"top.drainer.rng.y.dff.output":Bits(32),"top.drainer.rng.z.dff.input":Bits(32),"top.drainer.rng.z.dff.output":Bits(32),"top.drainer.sleep_counter.dff.input":Bits(4),"top.drainer.sleep_counter.dff.output":Bits(4),"top.drainer.sleep_len.constant.value":Bits(4),"top.drainer.valid.dff.input":Bits(1),"top.drainer.valid.dff.output":Bits(1),"top.fifo.input":Struct((name:"rhdl_fpga::fifo::synchronous::In<rhdl_bits::bits_impl::Bits<16>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<16>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(16)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"next",ty:Bits(1))])),"top.fifo.outputs":Struct((name:"rhdl_fpga::fifo::synchronous::Out<rhdl_bits::bits_impl::Bits<16>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<16>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(16)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"full",ty:Bits(1)),(name:"almost_empty",ty:Bits(1)),(name:"almost_full",ty:Bits(1)),(name:"overflow",ty:Bits(1)),(name:"underflow",ty:Bits(1))])),"top.fifo.ram.inner.synchronous_ram.input":Struct((name:"rhdl_fpga::core::ram::synchronous::In<rhdl_bits::bits_impl::Bits<16>>",fields:[(name:"read_addr",ty:Bits(6)),(name:"write",ty:Struct((name:"rhdl_fpga::core::ram::synchronous::Write<rhdl_bits::bits_impl::Bits<16>>",fields:[(name:"addr",ty:Bits(6)),(name:"value",ty:Bits(16)),(name:"enable",ty:Bits(1))])))])),"top.fifo.ram.inner.synchronous_ram.output":Bits(16),"top.fifo.ram.input":Struct((name:"rhdl_fpga::core::ram::option_sync::In<rhdl_bits::bits_impl::Bits<16>>",fields:[(name:"read_addr",ty:Bits(6)),(name:"write",ty:Enum((name:"Option::<(rhdl_bits::bits_impl::Bits<6>, rhdl_bits::bits_impl::Bits<16>)>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Tuple((elements:[Bits(6),Bits(16)]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))))])),"top.fifo.ram.outputs":Bits(16),"top.fifo.read_logic.input":Struct((name:"rhdl_fpga::fifo::read_logic::In",fields:[(name:"write_address",ty:Bits(6)),(name:"next",ty:Bits(1))])),"top.fifo.read_logic.outputs":Struct((name:"rhdl_fpga::fifo::read_logic::Out",fields:[(name:"empty",ty:Bits(1)),(name:"almost_empty",ty:Bits(1)),(name:"underflow",ty:Bits(1)),(name:"ram_read_address",ty:Bits(6)),(name:"will_advance",ty:Bits(1))])),"top.fifo.read_logic.ram_read_address.dff.input":Bits(6),"top.fifo.read_logic.ram_read_address.dff.output":Bits(6),"top.fifo.read_logic.underflow.dff.input":Bits(1),"top.fifo.read_logic.underflow.dff.output":Bits(1),"top.fifo.write_logic.input":Struct((name:"rhdl_fpga::fifo::write_logic::In",fields:[(name:"read_address",ty:Bits(6)),(name:"write_enable",ty:Bits(1))])),"top.fifo.write_logic.outputs":Struct((name:"rhdl_fpga::fifo::write_logic::Out",fields:[(name:"full",ty:Bits(1)),(name:"almost_full",ty:Bits(1)),(name:"overflow",ty:Bits(1)),(name:"ram_write_address",ty:Bits(6)),(name:"write_address",ty:Bits(6))])),"top.fifo.write_logic.overflow.dff.input":Bits(1),"top.fifo.write_logic.overflow.dff.output":Bits(1),"top.fifo.write_logic.write_address.dff.input":Bits(6),"top.fifo.write_logic.write_address.dff.output":Bits(6),"top.fifo.write_logic.write_address_delayed.dff.input":Bits(6),"top.fifo.write_logic.write_address_delayed.dff.output":Bits(6),"top.filler._marker.constant.value":Bits(16),"top.filler.input":Struct((name:"rhdl_fpga::fifo::testing::filler::In",fields:[(name:"full",ty:Bits(1))])),"top.filler.outputs":Struct((name:"rhdl_fpga::fifo::testing::filler::Out",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<16>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(16)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))))])),"top.filler.rng.input":Bits(1),"top.filler.rng.outputs":Bits(32),"top.filler.rng.w.dff.input":Bits(32),"top.filler.rng.w.dff.output":Bits(32),"top.filler.rng.x.dff.input":Bits(32),"top.filler.rng.x.dff.output":Bits(32),"top.filler.rng.y.dff.input":Bits(32),"top.filler.rng.y.dff.output":Bits(32),"top.filler.rng.z.dff.input":Bits(32),"top.filler.rng.z.dff.output":Bits(32),"top.filler.sleep_counter.dff.input":Bits(4),"top.filler.sleep_counter.dff.output":Bits(4),"top.filler.sleep_len.constant.value":Bits(4),"top.filler.write_probability.constant.value":Bits(16),"top.input":Empty,"top.outputs":Bits(1),"top.reset":Reset})