Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat May  6 23:53:30 2023
| Host         : 9S716V512033ZM6000009 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file digilent_arty_timing_summary_routed.rpt -pb digilent_arty_timing_summary_routed.pb -rpx digilent_arty_timing_summary_routed.rpx -warn_on_violation
| Design       : digilent_arty
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                                                                  1           
LUTAR-1    Warning           LUT drives async reset alert                                                                           1           
SYNTH-10   Warning           Wide multiplier                                                                                        20          
TIMING-10  Warning           Missing property on synchronizer                                                                       1           
TIMING-18  Warning           Missing input or output delay                                                                          1           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  1           
ULMTCS-1   Warning           Control Sets use limits recommend reduction                                                            1           
XDCB-3     Warning           Same clock mentioned in multiple groups in the same set_clock_groups command                           1           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF                                                                      16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.470       -0.635                      2                45828        0.046        0.000                      0                45828        0.264        0.000                       0                 21412  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 16.667}       33.333          30.000          
  soc_crg_clkout1             {0.000 20.000}       40.000          25.000          
  soc_crg_clkout2             {0.000 4.167}        8.333           120.000         
  soc_crg_clkout3             {2.083 6.250}        8.333           120.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              7.557        0.000                      0                    7        0.336        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                  -0.470       -0.635                      2                45807        0.046        0.000                      0                45807       15.417        0.000                       0                 21307  
  soc_crg_clkout1                                                                                                                                                              37.845        0.000                       0                     2  
  soc_crg_clkout2                                                                                                                                                               6.178        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               6.178        0.000                       0                     4  
  soc_crg_clkout4                   1.236        0.000                      0                   14        0.131        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           soc_crg_clkout0  clk100           
(none)                            soc_crg_clkout0  
(none)           soc_crg_clkout0  soc_crg_clkout0  
(none)                            soc_crg_clkout4  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                  
----------                  ----------                  --------                  
(none)                      soc_builder_basesoc_pll_fb                              
(none)                      soc_crg_clkout0                                         
(none)                      soc_crg_clkout1                                         
(none)                      soc_crg_clkout2                                         
(none)                      soc_crg_clkout3                                         
(none)                      soc_crg_clkout4                                         
(none)                                                  clk100                      
(none)                                                  soc_crg_clkout0             
(none)                                                  soc_crg_clkout2             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        7.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.557ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.518ns (30.355%)  route 1.188ns (69.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.954ns = ( 16.954 - 10.000 ) 
    Source Clock Delay      (SCD):    7.917ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           2.132     7.917    soc_crg_clkin
    SLICE_X70Y52         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y52         FDCE (Prop_fdce_C_Q)         0.518     8.435 r  FDCE/Q
                         net (fo=1, routed)           1.188     9.623    soc_builder_basesoc_reset0
    SLICE_X55Y51         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    15.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    15.420 r  clk100_inst/O
                         net (fo=9, routed)           1.534    16.954    soc_crg_clkin
    SLICE_X55Y51         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.364    17.318    
                         clock uncertainty           -0.035    17.283    
    SLICE_X55Y51         FDCE (Setup_fdce_C_D)       -0.103    17.180    FDCE_1
  -------------------------------------------------------------------
                         required time                         17.180    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  7.557    

Slack (MET) :             8.237ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.456ns (27.317%)  route 1.213ns (72.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.815ns = ( 16.815 - 10.000 ) 
    Source Clock Delay      (SCD):    7.387ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           1.602     7.387    soc_crg_clkin
    SLICE_X41Y52         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.456     7.843 r  FDCE_6/Q
                         net (fo=1, routed)           1.213     9.056    soc_builder_basesoc_reset6
    SLICE_X41Y52         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    15.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    15.420 r  clk100_inst/O
                         net (fo=9, routed)           1.394    16.815    soc_crg_clkin
    SLICE_X41Y52         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.572    17.387    
                         clock uncertainty           -0.035    17.352    
    SLICE_X41Y52         FDCE (Setup_fdce_C_D)       -0.058    17.294    FDCE_7
  -------------------------------------------------------------------
                         required time                         17.294    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  8.237    

Slack (MET) :             8.313ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.456ns (36.098%)  route 0.807ns (63.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.815ns = ( 16.815 - 10.000 ) 
    Source Clock Delay      (SCD):    7.558ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           1.774     7.558    soc_crg_clkin
    SLICE_X55Y51         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDCE (Prop_fdce_C_Q)         0.456     8.014 r  FDCE_3/Q
                         net (fo=1, routed)           0.807     8.822    soc_builder_basesoc_reset3
    SLICE_X41Y52         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    15.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    15.420 r  clk100_inst/O
                         net (fo=9, routed)           1.394    16.815    soc_crg_clkin
    SLICE_X41Y52         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.422    17.237    
                         clock uncertainty           -0.035    17.202    
    SLICE_X41Y52         FDCE (Setup_fdce_C_D)       -0.067    17.135    FDCE_4
  -------------------------------------------------------------------
                         required time                         17.135    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  8.313    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.456ns (29.805%)  route 1.074ns (70.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.954ns = ( 16.954 - 10.000 ) 
    Source Clock Delay      (SCD):    7.558ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           1.774     7.558    soc_crg_clkin
    SLICE_X55Y51         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDCE (Prop_fdce_C_Q)         0.456     8.014 r  FDCE_1/Q
                         net (fo=1, routed)           1.074     9.088    soc_builder_basesoc_reset1
    SLICE_X55Y51         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    15.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    15.420 r  clk100_inst/O
                         net (fo=9, routed)           1.534    16.954    soc_crg_clkin
    SLICE_X55Y51         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.604    17.558    
                         clock uncertainty           -0.035    17.523    
    SLICE_X55Y51         FDCE (Setup_fdce_C_D)       -0.105    17.418    FDCE_2
  -------------------------------------------------------------------
                         required time                         17.418    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                  8.330    

Slack (MET) :             8.388ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.456ns (30.495%)  route 1.039ns (69.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.815ns = ( 16.815 - 10.000 ) 
    Source Clock Delay      (SCD):    7.387ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           1.602     7.387    soc_crg_clkin
    SLICE_X41Y52         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.456     7.843 r  FDCE_4/Q
                         net (fo=1, routed)           1.039     8.882    soc_builder_basesoc_reset4
    SLICE_X41Y52         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    15.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    15.420 r  clk100_inst/O
                         net (fo=9, routed)           1.394    16.815    soc_crg_clkin
    SLICE_X41Y52         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.572    17.387    
                         clock uncertainty           -0.035    17.352    
    SLICE_X41Y52         FDCE (Setup_fdce_C_D)       -0.081    17.271    FDCE_5
  -------------------------------------------------------------------
                         required time                         17.271    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  8.388    

Slack (MET) :             8.544ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.456ns (34.773%)  route 0.855ns (65.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.954ns = ( 16.954 - 10.000 ) 
    Source Clock Delay      (SCD):    7.558ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           1.774     7.558    soc_crg_clkin
    SLICE_X55Y51         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDCE (Prop_fdce_C_Q)         0.456     8.014 r  FDCE_2/Q
                         net (fo=1, routed)           0.855     8.870    soc_builder_basesoc_reset2
    SLICE_X55Y51         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    15.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    15.420 r  clk100_inst/O
                         net (fo=9, routed)           1.534    16.954    soc_crg_clkin
    SLICE_X55Y51         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.604    17.558    
                         clock uncertainty           -0.035    17.523    
    SLICE_X55Y51         FDCE (Setup_fdce_C_D)       -0.109    17.414    FDCE_3
  -------------------------------------------------------------------
                         required time                         17.414    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  8.544    

Slack (MET) :             8.666ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.456ns (36.841%)  route 0.782ns (63.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.815ns = ( 16.815 - 10.000 ) 
    Source Clock Delay      (SCD):    7.387ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           1.602     7.387    soc_crg_clkin
    SLICE_X41Y52         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.456     7.843 r  FDCE_5/Q
                         net (fo=1, routed)           0.782     8.625    soc_builder_basesoc_reset5
    SLICE_X41Y52         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    15.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    15.420 r  clk100_inst/O
                         net (fo=9, routed)           1.394    16.815    soc_crg_clkin
    SLICE_X41Y52         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.572    17.387    
                         clock uncertainty           -0.035    17.352    
    SLICE_X41Y52         FDCE (Setup_fdce_C_D)       -0.061    17.291    FDCE_6
  -------------------------------------------------------------------
                         required time                         17.291    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                  8.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.751%)  route 0.265ns (65.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.783     2.480    soc_crg_clkin
    SLICE_X41Y52         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.141     2.621 r  FDCE_5/Q
                         net (fo=1, routed)           0.265     2.886    soc_builder_basesoc_reset5
    SLICE_X41Y52         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.878     3.117    soc_crg_clkin
    SLICE_X41Y52         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.637     2.480    
    SLICE_X41Y52         FDCE (Hold_fdce_C_D)         0.070     2.550    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.103%)  route 0.298ns (67.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.839     2.536    soc_crg_clkin
    SLICE_X55Y51         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDCE (Prop_fdce_C_Q)         0.141     2.677 r  FDCE_3/Q
                         net (fo=1, routed)           0.298     2.975    soc_builder_basesoc_reset3
    SLICE_X41Y52         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.878     3.117    soc_crg_clkin
    SLICE_X41Y52         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.568     2.549    
    SLICE_X41Y52         FDCE (Hold_fdce_C_D)         0.070     2.619    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.619    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.303%)  route 0.282ns (66.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.839     2.536    soc_crg_clkin
    SLICE_X55Y51         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDCE (Prop_fdce_C_Q)         0.141     2.677 r  FDCE_2/Q
                         net (fo=1, routed)           0.282     2.959    soc_builder_basesoc_reset2
    SLICE_X55Y51         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.948     3.187    soc_crg_clkin
    SLICE_X55Y51         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.651     2.536    
    SLICE_X55Y51         FDCE (Hold_fdce_C_D)         0.058     2.594    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.594    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.925%)  route 0.364ns (72.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.839     2.536    soc_crg_clkin
    SLICE_X55Y51         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDCE (Prop_fdce_C_Q)         0.141     2.677 r  FDCE_1/Q
                         net (fo=1, routed)           0.364     3.041    soc_builder_basesoc_reset1
    SLICE_X55Y51         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.948     3.187    soc_crg_clkin
    SLICE_X55Y51         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.651     2.536    
    SLICE_X55Y51         FDCE (Hold_fdce_C_D)         0.059     2.595    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (26.996%)  route 0.381ns (73.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.783     2.480    soc_crg_clkin
    SLICE_X41Y52         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.141     2.621 r  FDCE_4/Q
                         net (fo=1, routed)           0.381     3.003    soc_builder_basesoc_reset4
    SLICE_X41Y52         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.878     3.117    soc_crg_clkin
    SLICE_X41Y52         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.637     2.480    
    SLICE_X41Y52         FDCE (Hold_fdce_C_D)         0.066     2.546    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.141ns (24.596%)  route 0.432ns (75.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.783     2.480    soc_crg_clkin
    SLICE_X41Y52         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.141     2.621 r  FDCE_6/Q
                         net (fo=1, routed)           0.432     3.054    soc_builder_basesoc_reset6
    SLICE_X41Y52         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.878     3.117    soc_crg_clkin
    SLICE_X41Y52         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.637     2.480    
    SLICE_X41Y52         FDCE (Hold_fdce_C_D)         0.072     2.552    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.552    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.164ns (25.487%)  route 0.479ns (74.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.869     2.566    soc_crg_clkin
    SLICE_X70Y52         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y52         FDCE (Prop_fdce_C_Q)         0.164     2.730 r  FDCE/Q
                         net (fo=1, routed)           0.479     3.209    soc_builder_basesoc_reset0
    SLICE_X55Y51         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.948     3.187    soc_crg_clkin
    SLICE_X55Y51         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.542     2.645    
    SLICE_X55Y51         FDCE (Hold_fdce_C_D)         0.059     2.704    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.506    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X70Y52    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X55Y51    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X55Y51    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X55Y51    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X41Y52    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X41Y52    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X41Y52    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X41Y52    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X70Y52    FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X70Y52    FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y51    FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y51    FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y51    FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y51    FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y51    FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y51    FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X70Y52    FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X70Y52    FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y51    FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y51    FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y51    FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y51    FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y51    FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y51    FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            2  Failing Endpoints,  Worst Slack       -0.470ns,  Total Violation       -0.635ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.470ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        33.755ns  (logic 19.310ns (57.207%)  route 14.445ns (42.793%))
  Logic Levels:           53  (CARRY4=33 DSP48E1=3 LUT2=3 LUT3=4 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.853ns = ( 43.186 - 33.333 ) 
    Source Clock Delay      (SCD):    10.578ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG/O
                         net (fo=21312, routed)       1.629    10.578    Cfu/CONV_1D/out
    SLICE_X69Y60         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDRE (Prop_fdre_C_Q)         0.456    11.034 f  Cfu/CONV_1D/output_shift_reg[2]/Q
                         net (fo=11, routed)          0.682    11.715    Cfu/CONV_1D/QUANT/RDBP/mask_carry_i_38_0[2]
    SLICE_X69Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.839 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_87/O
                         net (fo=1, routed)           0.000    11.839    Cfu/CONV_1D/QUANT/RDBP/op1_i_87_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.389 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.389    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.503 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.503    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.617    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X69Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.731 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         0.990    13.721    Cfu/CONV_1D/QUANT/output_shift_reg[30][0]
    SLICE_X71Y63         LUT5 (Prop_lut5_I2_O)        0.124    13.845 f  Cfu/CONV_1D/QUANT/op1_i_71/O
                         net (fo=1, routed)           0.407    14.252    Cfu/CONV_1D/QUANT/op1_i_71_n_0
    SLICE_X71Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.376 f  Cfu/CONV_1D/QUANT/op1_i_59/O
                         net (fo=1, routed)           0.442    14.818    Cfu/CONV_1D/QUANT/op1_i_59_n_0
    SLICE_X71Y61         LUT6 (Prop_lut6_I5_O)        0.124    14.942 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.999    15.941    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X77Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.065 r  Cfu/CONV_1D/QUANT/op1__3_i_10/O
                         net (fo=2, routed)           0.755    16.821    Cfu/CONV_1D/QUANT/op1__3_i_10_n_0
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    20.672 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.674    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.387 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.389    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    23.907 r  Cfu/CONV_1D/QUANT/op1__5/P[40]
                         net (fo=2, routed)           1.127    25.034    Cfu/CONV_1D/QUANT/p_2_in[57]
    SLICE_X77Y65         LUT3 (Prop_lut3_I2_O)        0.124    25.158 r  Cfu/CONV_1D/QUANT/ad_r0_i_13/O
                         net (fo=2, routed)           0.721    25.879    Cfu/CONV_1D/QUANT/ad_r0_i_13_n_0
    SLICE_X76Y65         LUT4 (Prop_lut4_I3_O)        0.124    26.003 r  Cfu/CONV_1D/QUANT/ad_r0_i_17/O
                         net (fo=1, routed)           0.000    26.003    Cfu/CONV_1D/QUANT/ad_r0_i_17_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.536 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.536    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X76Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.859 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.892    27.750    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X72Y64         LUT3 (Prop_lut3_I1_O)        0.306    28.056 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_15/O
                         net (fo=1, routed)           0.000    28.056    Cfu/CONV_1D/QUANT/p_1_out_carry_i_15_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.513 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_12/CO[1]
                         net (fo=32, routed)          1.173    29.686    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X68Y59         LUT3 (Prop_lut3_I0_O)        0.329    30.015 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_11/O
                         net (fo=1, routed)           0.000    30.015    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X68Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.547 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.547    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.661 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.661    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.775 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.775    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.889    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.003    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.117    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.231    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.544 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.834    32.379    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_39[3]
    SLICE_X65Y59         LUT2 (Prop_lut2_I1_O)        0.306    32.685 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.685    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.217 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.217    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.551 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.602    34.152    Cfu/CONV_1D/QUANT/RDBP/threshold[5]
    SLICE_X66Y60         LUT3 (Prop_lut3_I0_O)        0.303    34.455 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    34.455    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.988 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.988    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.105 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.105    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.222 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.222    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.339 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.339    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.456 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.456    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.573 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.573    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.690 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.013    36.704    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X74Y67         LUT6 (Prop_lut6_I5_O)        0.124    36.828 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    36.828    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X74Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.341 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.341    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X74Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.458 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.458    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X74Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.575 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.575    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X74Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.692 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.692    Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3_n_0
    SLICE_X74Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.809 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.809    Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3_n_0
    SLICE_X74Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.132 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[23]_i_3/O[1]
                         net (fo=2, routed)           0.775    38.907    Cfu/CONV_1D/RDBP_ret[21]
    SLICE_X72Y70         LUT2 (Prop_lut2_I0_O)        0.306    39.213 r  Cfu/CONV_1D/ret[23]_i_6/O
                         net (fo=1, routed)           0.000    39.213    Cfu/CONV_1D/ret[23]_i_6_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.763 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.763    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.097 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.891    40.988    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X71Y70         LUT4 (Prop_lut4_I2_O)        0.303    41.291 r  Cfu/CONV_1D/ret[31]_i_34/O
                         net (fo=1, routed)           0.000    41.291    Cfu/CONV_1D/ret[31]_i_34_n_0
    SLICE_X71Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.823 r  Cfu/CONV_1D/ret_reg[31]_i_6/CO[3]
                         net (fo=32, routed)          1.135    42.958    Cfu/CONV_1D/p_0_in
    SLICE_X71Y66         LUT6 (Prop_lut6_I4_O)        0.124    43.082 r  Cfu/CONV_1D/ret[0]_i_3/O
                         net (fo=1, routed)           0.361    43.443    Cfu/CONV_1D/quanted_acc[0]
    SLICE_X70Y66         LUT4 (Prop_lut4_I2_O)        0.124    43.567 r  Cfu/CONV_1D/ret[0]_i_2/O
                         net (fo=1, routed)           0.641    44.208    VexRiscv/ret_reg[0]
    SLICE_X62Y64         LUT6 (Prop_lut6_I0_O)        0.124    44.332 r  VexRiscv/ret[0]_i_1/O
                         net (fo=1, routed)           0.000    44.332    Cfu/CONV_1D/ret_reg[0]_0
    SLICE_X62Y64         FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    38.654    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    38.754 r  clk100_inst/O
                         net (fo=9, routed)           0.837    39.591    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    39.674 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    41.592    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.683 r  BUFG/O
                         net (fo=21312, routed)       1.503    43.186    Cfu/CONV_1D/out
    SLICE_X62Y64         FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/C
                         clock pessimism              0.679    43.865    
                         clock uncertainty           -0.080    43.785    
    SLICE_X62Y64         FDRE (Setup_fdre_C_D)        0.077    43.862    Cfu/CONV_1D/ret_reg[0]
  -------------------------------------------------------------------
                         required time                         43.862    
                         arrival time                         -44.332    
  -------------------------------------------------------------------
                         slack                                 -0.470    

Slack (VIOLATED) :        -0.164ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        33.419ns  (logic 19.310ns (57.782%)  route 14.109ns (42.218%))
  Logic Levels:           53  (CARRY4=33 DSP48E1=3 LUT2=3 LUT3=4 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.854ns = ( 43.187 - 33.333 ) 
    Source Clock Delay      (SCD):    10.578ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG/O
                         net (fo=21312, routed)       1.629    10.578    Cfu/CONV_1D/out
    SLICE_X69Y60         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDRE (Prop_fdre_C_Q)         0.456    11.034 f  Cfu/CONV_1D/output_shift_reg[2]/Q
                         net (fo=11, routed)          0.682    11.715    Cfu/CONV_1D/QUANT/RDBP/mask_carry_i_38_0[2]
    SLICE_X69Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.839 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_87/O
                         net (fo=1, routed)           0.000    11.839    Cfu/CONV_1D/QUANT/RDBP/op1_i_87_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.389 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.389    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.503 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.503    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.617    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X69Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.731 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         0.990    13.721    Cfu/CONV_1D/QUANT/output_shift_reg[30][0]
    SLICE_X71Y63         LUT5 (Prop_lut5_I2_O)        0.124    13.845 f  Cfu/CONV_1D/QUANT/op1_i_71/O
                         net (fo=1, routed)           0.407    14.252    Cfu/CONV_1D/QUANT/op1_i_71_n_0
    SLICE_X71Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.376 f  Cfu/CONV_1D/QUANT/op1_i_59/O
                         net (fo=1, routed)           0.442    14.818    Cfu/CONV_1D/QUANT/op1_i_59_n_0
    SLICE_X71Y61         LUT6 (Prop_lut6_I5_O)        0.124    14.942 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.999    15.941    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X77Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.065 r  Cfu/CONV_1D/QUANT/op1__3_i_10/O
                         net (fo=2, routed)           0.755    16.821    Cfu/CONV_1D/QUANT/op1__3_i_10_n_0
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    20.672 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.674    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.387 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.389    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    23.907 r  Cfu/CONV_1D/QUANT/op1__5/P[40]
                         net (fo=2, routed)           1.127    25.034    Cfu/CONV_1D/QUANT/p_2_in[57]
    SLICE_X77Y65         LUT3 (Prop_lut3_I2_O)        0.124    25.158 r  Cfu/CONV_1D/QUANT/ad_r0_i_13/O
                         net (fo=2, routed)           0.721    25.879    Cfu/CONV_1D/QUANT/ad_r0_i_13_n_0
    SLICE_X76Y65         LUT4 (Prop_lut4_I3_O)        0.124    26.003 r  Cfu/CONV_1D/QUANT/ad_r0_i_17/O
                         net (fo=1, routed)           0.000    26.003    Cfu/CONV_1D/QUANT/ad_r0_i_17_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.536 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.536    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X76Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.859 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.892    27.750    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X72Y64         LUT3 (Prop_lut3_I1_O)        0.306    28.056 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_15/O
                         net (fo=1, routed)           0.000    28.056    Cfu/CONV_1D/QUANT/p_1_out_carry_i_15_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.513 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_12/CO[1]
                         net (fo=32, routed)          1.173    29.686    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X68Y59         LUT3 (Prop_lut3_I0_O)        0.329    30.015 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_11/O
                         net (fo=1, routed)           0.000    30.015    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X68Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.547 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.547    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.661 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.661    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.775 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.775    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.889    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.003    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.117    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.231    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.544 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.834    32.379    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_39[3]
    SLICE_X65Y59         LUT2 (Prop_lut2_I1_O)        0.306    32.685 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.685    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.217 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.217    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.551 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.602    34.152    Cfu/CONV_1D/QUANT/RDBP/threshold[5]
    SLICE_X66Y60         LUT3 (Prop_lut3_I0_O)        0.303    34.455 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    34.455    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.988 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.988    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.105 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.105    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.222 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.222    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.339 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.339    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.456 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.456    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.573 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.573    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.690 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.013    36.704    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X74Y67         LUT6 (Prop_lut6_I5_O)        0.124    36.828 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    36.828    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X74Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.341 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.341    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X74Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.458 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.458    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X74Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.575 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.575    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X74Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.692 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.692    Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3_n_0
    SLICE_X74Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.809 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.809    Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3_n_0
    SLICE_X74Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.132 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[23]_i_3/O[1]
                         net (fo=2, routed)           0.775    38.907    Cfu/CONV_1D/RDBP_ret[21]
    SLICE_X72Y70         LUT2 (Prop_lut2_I0_O)        0.306    39.213 r  Cfu/CONV_1D/ret[23]_i_6/O
                         net (fo=1, routed)           0.000    39.213    Cfu/CONV_1D/ret[23]_i_6_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.763 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.763    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.097 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.891    40.988    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X71Y70         LUT4 (Prop_lut4_I2_O)        0.303    41.291 r  Cfu/CONV_1D/ret[31]_i_34/O
                         net (fo=1, routed)           0.000    41.291    Cfu/CONV_1D/ret[31]_i_34_n_0
    SLICE_X71Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.823 r  Cfu/CONV_1D/ret_reg[31]_i_6/CO[3]
                         net (fo=32, routed)          1.005    42.828    Cfu/CONV_1D/p_0_in
    SLICE_X69Y69         LUT6 (Prop_lut6_I4_O)        0.124    42.952 r  Cfu/CONV_1D/ret[10]_i_3/O
                         net (fo=1, routed)           0.154    43.106    VexRiscv/ret_reg[10][0]
    SLICE_X69Y69         LUT4 (Prop_lut4_I1_O)        0.124    43.230 f  VexRiscv/ret[10]_i_2/O
                         net (fo=1, routed)           0.643    43.872    VexRiscv/ret[10]_i_2_n_0
    SLICE_X69Y64         LUT6 (Prop_lut6_I3_O)        0.124    43.996 r  VexRiscv/ret[10]_i_1/O
                         net (fo=1, routed)           0.000    43.996    Cfu/CONV_1D/ret_reg[10]_0
    SLICE_X69Y64         FDRE                                         r  Cfu/CONV_1D/ret_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    38.654    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    38.754 r  clk100_inst/O
                         net (fo=9, routed)           0.837    39.591    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    39.674 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    41.592    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.683 r  BUFG/O
                         net (fo=21312, routed)       1.504    43.187    Cfu/CONV_1D/out
    SLICE_X69Y64         FDRE                                         r  Cfu/CONV_1D/ret_reg[10]/C
                         clock pessimism              0.696    43.883    
                         clock uncertainty           -0.080    43.803    
    SLICE_X69Y64         FDRE (Setup_fdre_C_D)        0.029    43.832    Cfu/CONV_1D/ret_reg[10]
  -------------------------------------------------------------------
                         required time                         43.832    
                         arrival time                         -43.996    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.698ns  (logic 18.952ns (57.961%)  route 13.746ns (42.039%))
  Logic Levels:           52  (CARRY4=34 DSP48E1=3 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.852ns = ( 43.185 - 33.333 ) 
    Source Clock Delay      (SCD):    10.578ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG/O
                         net (fo=21312, routed)       1.629    10.578    Cfu/CONV_1D/out
    SLICE_X69Y60         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDRE (Prop_fdre_C_Q)         0.456    11.034 f  Cfu/CONV_1D/output_shift_reg[2]/Q
                         net (fo=11, routed)          0.682    11.715    Cfu/CONV_1D/QUANT/RDBP/mask_carry_i_38_0[2]
    SLICE_X69Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.839 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_87/O
                         net (fo=1, routed)           0.000    11.839    Cfu/CONV_1D/QUANT/RDBP/op1_i_87_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.389 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.389    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.503 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.503    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.617    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X69Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.731 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         0.990    13.721    Cfu/CONV_1D/QUANT/output_shift_reg[30][0]
    SLICE_X71Y63         LUT5 (Prop_lut5_I2_O)        0.124    13.845 f  Cfu/CONV_1D/QUANT/op1_i_71/O
                         net (fo=1, routed)           0.407    14.252    Cfu/CONV_1D/QUANT/op1_i_71_n_0
    SLICE_X71Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.376 f  Cfu/CONV_1D/QUANT/op1_i_59/O
                         net (fo=1, routed)           0.442    14.818    Cfu/CONV_1D/QUANT/op1_i_59_n_0
    SLICE_X71Y61         LUT6 (Prop_lut6_I5_O)        0.124    14.942 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.999    15.941    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X77Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.065 r  Cfu/CONV_1D/QUANT/op1__3_i_10/O
                         net (fo=2, routed)           0.755    16.821    Cfu/CONV_1D/QUANT/op1__3_i_10_n_0
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    20.672 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.674    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.387 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.389    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    23.907 r  Cfu/CONV_1D/QUANT/op1__5/P[40]
                         net (fo=2, routed)           1.127    25.034    Cfu/CONV_1D/QUANT/p_2_in[57]
    SLICE_X77Y65         LUT3 (Prop_lut3_I2_O)        0.124    25.158 r  Cfu/CONV_1D/QUANT/ad_r0_i_13/O
                         net (fo=2, routed)           0.721    25.879    Cfu/CONV_1D/QUANT/ad_r0_i_13_n_0
    SLICE_X76Y65         LUT4 (Prop_lut4_I3_O)        0.124    26.003 r  Cfu/CONV_1D/QUANT/ad_r0_i_17/O
                         net (fo=1, routed)           0.000    26.003    Cfu/CONV_1D/QUANT/ad_r0_i_17_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.536 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.536    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X76Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.859 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.892    27.750    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X72Y64         LUT3 (Prop_lut3_I1_O)        0.306    28.056 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_15/O
                         net (fo=1, routed)           0.000    28.056    Cfu/CONV_1D/QUANT/p_1_out_carry_i_15_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.513 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_12/CO[1]
                         net (fo=32, routed)          1.173    29.686    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X68Y59         LUT3 (Prop_lut3_I0_O)        0.329    30.015 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_11/O
                         net (fo=1, routed)           0.000    30.015    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X68Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.547 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.547    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.661 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.661    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.775 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.775    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.889    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.003    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.117    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.231    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.544 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.834    32.379    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_39[3]
    SLICE_X65Y59         LUT2 (Prop_lut2_I1_O)        0.306    32.685 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.685    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.217 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.217    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.551 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.602    34.152    Cfu/CONV_1D/QUANT/RDBP/threshold[5]
    SLICE_X66Y60         LUT3 (Prop_lut3_I0_O)        0.303    34.455 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    34.455    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.988 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.988    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.105 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.105    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.222 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.222    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.339 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.339    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.456 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.456    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.573 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.573    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.690 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.013    36.704    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X74Y67         LUT6 (Prop_lut6_I5_O)        0.124    36.828 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    36.828    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X74Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.341 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.341    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X74Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.458 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.458    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X74Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.575 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.575    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X74Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.692 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.692    Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3_n_0
    SLICE_X74Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.809 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.809    Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3_n_0
    SLICE_X74Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.926 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.926    Cfu/CONV_1D/QUANT/RDBP/ret_reg[23]_i_3_n_0
    SLICE_X74Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.249 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.775    39.024    Cfu/CONV_1D/RDBP_ret[25]
    SLICE_X72Y71         LUT2 (Prop_lut2_I0_O)        0.306    39.330 r  Cfu/CONV_1D/ret[27]_i_6/O
                         net (fo=1, routed)           0.000    39.330    Cfu/CONV_1D/ret[27]_i_6_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.880 r  Cfu/CONV_1D/ret_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.880    Cfu/CONV_1D/QUANT/RDBP/ret_reg[31][0]
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.119 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[31]_i_7/O[2]
                         net (fo=5, routed)           0.798    40.917    Cfu/CONV_1D/RDBP_ret_offseted[30]
    SLICE_X73Y70         LUT4 (Prop_lut4_I1_O)        0.302    41.219 r  Cfu/CONV_1D/ret[31]_i_22/O
                         net (fo=1, routed)           0.000    41.219    Cfu/CONV_1D/ret[31]_i_22_n_0
    SLICE_X73Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.620 r  Cfu/CONV_1D/ret_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          1.532    43.151    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X71Y66         LUT6 (Prop_lut6_I2_O)        0.124    43.275 r  Cfu/CONV_1D/ret[3]_i_1/O
                         net (fo=1, routed)           0.000    43.275    Cfu/CONV_1D/quanted_acc[3]
    SLICE_X71Y66         FDRE                                         r  Cfu/CONV_1D/ret_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    38.654    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    38.754 r  clk100_inst/O
                         net (fo=9, routed)           0.837    39.591    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    39.674 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    41.592    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.683 r  BUFG/O
                         net (fo=21312, routed)       1.502    43.185    Cfu/CONV_1D/out
    SLICE_X71Y66         FDRE                                         r  Cfu/CONV_1D/ret_reg[3]/C
                         clock pessimism              0.696    43.881    
                         clock uncertainty           -0.080    43.801    
    SLICE_X71Y66         FDRE (Setup_fdre_C_D)        0.029    43.830    Cfu/CONV_1D/ret_reg[3]
  -------------------------------------------------------------------
                         required time                         43.830    
                         arrival time                         -43.275    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.567ns  (logic 19.062ns (58.532%)  route 13.505ns (41.468%))
  Logic Levels:           51  (CARRY4=33 DSP48E1=3 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.847ns = ( 43.180 - 33.333 ) 
    Source Clock Delay      (SCD):    10.578ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG/O
                         net (fo=21312, routed)       1.629    10.578    Cfu/CONV_1D/out
    SLICE_X69Y60         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDRE (Prop_fdre_C_Q)         0.456    11.034 f  Cfu/CONV_1D/output_shift_reg[2]/Q
                         net (fo=11, routed)          0.682    11.715    Cfu/CONV_1D/QUANT/RDBP/mask_carry_i_38_0[2]
    SLICE_X69Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.839 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_87/O
                         net (fo=1, routed)           0.000    11.839    Cfu/CONV_1D/QUANT/RDBP/op1_i_87_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.389 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.389    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.503 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.503    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.617    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X69Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.731 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         0.990    13.721    Cfu/CONV_1D/QUANT/output_shift_reg[30][0]
    SLICE_X71Y63         LUT5 (Prop_lut5_I2_O)        0.124    13.845 f  Cfu/CONV_1D/QUANT/op1_i_71/O
                         net (fo=1, routed)           0.407    14.252    Cfu/CONV_1D/QUANT/op1_i_71_n_0
    SLICE_X71Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.376 f  Cfu/CONV_1D/QUANT/op1_i_59/O
                         net (fo=1, routed)           0.442    14.818    Cfu/CONV_1D/QUANT/op1_i_59_n_0
    SLICE_X71Y61         LUT6 (Prop_lut6_I5_O)        0.124    14.942 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.999    15.941    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X77Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.065 r  Cfu/CONV_1D/QUANT/op1__3_i_10/O
                         net (fo=2, routed)           0.755    16.821    Cfu/CONV_1D/QUANT/op1__3_i_10_n_0
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    20.672 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.674    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.387 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.389    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    23.907 r  Cfu/CONV_1D/QUANT/op1__5/P[40]
                         net (fo=2, routed)           1.127    25.034    Cfu/CONV_1D/QUANT/p_2_in[57]
    SLICE_X77Y65         LUT3 (Prop_lut3_I2_O)        0.124    25.158 r  Cfu/CONV_1D/QUANT/ad_r0_i_13/O
                         net (fo=2, routed)           0.721    25.879    Cfu/CONV_1D/QUANT/ad_r0_i_13_n_0
    SLICE_X76Y65         LUT4 (Prop_lut4_I3_O)        0.124    26.003 r  Cfu/CONV_1D/QUANT/ad_r0_i_17/O
                         net (fo=1, routed)           0.000    26.003    Cfu/CONV_1D/QUANT/ad_r0_i_17_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.536 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.536    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X76Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.859 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.892    27.750    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X72Y64         LUT3 (Prop_lut3_I1_O)        0.306    28.056 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_15/O
                         net (fo=1, routed)           0.000    28.056    Cfu/CONV_1D/QUANT/p_1_out_carry_i_15_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.513 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_12/CO[1]
                         net (fo=32, routed)          1.173    29.686    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X68Y59         LUT3 (Prop_lut3_I0_O)        0.329    30.015 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_11/O
                         net (fo=1, routed)           0.000    30.015    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X68Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.547 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.547    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.661 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.661    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.775 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.775    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.889    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.003    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.117    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.231    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.544 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.834    32.379    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_39[3]
    SLICE_X65Y59         LUT2 (Prop_lut2_I1_O)        0.306    32.685 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.685    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.217 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.217    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.551 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.602    34.152    Cfu/CONV_1D/QUANT/RDBP/threshold[5]
    SLICE_X66Y60         LUT3 (Prop_lut3_I0_O)        0.303    34.455 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    34.455    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.988 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.988    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.105 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.105    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.222 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.222    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.339 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.339    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.456 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.456    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.573 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.573    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.690 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.013    36.704    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X74Y67         LUT6 (Prop_lut6_I5_O)        0.124    36.828 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    36.828    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X74Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.341 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.341    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X74Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.458 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.458    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X74Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.575 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.575    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X74Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.692 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.692    Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3_n_0
    SLICE_X74Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.809 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.809    Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3_n_0
    SLICE_X74Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.132 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[23]_i_3/O[1]
                         net (fo=2, routed)           0.775    38.907    Cfu/CONV_1D/RDBP_ret[21]
    SLICE_X72Y70         LUT2 (Prop_lut2_I0_O)        0.306    39.213 r  Cfu/CONV_1D/ret[23]_i_6/O
                         net (fo=1, routed)           0.000    39.213    Cfu/CONV_1D/ret[23]_i_6_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.763 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.763    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.097 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.891    40.988    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X71Y70         LUT4 (Prop_lut4_I2_O)        0.303    41.291 r  Cfu/CONV_1D/ret[31]_i_34/O
                         net (fo=1, routed)           0.000    41.291    Cfu/CONV_1D/ret[31]_i_34_n_0
    SLICE_X71Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.823 r  Cfu/CONV_1D/ret_reg[31]_i_6/CO[3]
                         net (fo=32, routed)          1.197    43.020    Cfu/CONV_1D/p_0_in
    SLICE_X71Y71         LUT6 (Prop_lut6_I4_O)        0.124    43.144 r  Cfu/CONV_1D/ret[19]_i_1/O
                         net (fo=1, routed)           0.000    43.144    Cfu/CONV_1D/quanted_acc[19]
    SLICE_X71Y71         FDRE                                         r  Cfu/CONV_1D/ret_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    38.654    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    38.754 r  clk100_inst/O
                         net (fo=9, routed)           0.837    39.591    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    39.674 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    41.592    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.683 r  BUFG/O
                         net (fo=21312, routed)       1.497    43.180    Cfu/CONV_1D/out
    SLICE_X71Y71         FDRE                                         r  Cfu/CONV_1D/ret_reg[19]/C
                         clock pessimism              0.696    43.876    
                         clock uncertainty           -0.080    43.796    
    SLICE_X71Y71         FDRE (Setup_fdre_C_D)        0.031    43.827    Cfu/CONV_1D/ret_reg[19]
  -------------------------------------------------------------------
                         required time                         43.827    
                         arrival time                         -43.144    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.550ns  (logic 19.062ns (58.562%)  route 13.488ns (41.438%))
  Logic Levels:           51  (CARRY4=33 DSP48E1=3 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.848ns = ( 43.181 - 33.333 ) 
    Source Clock Delay      (SCD):    10.578ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG/O
                         net (fo=21312, routed)       1.629    10.578    Cfu/CONV_1D/out
    SLICE_X69Y60         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDRE (Prop_fdre_C_Q)         0.456    11.034 f  Cfu/CONV_1D/output_shift_reg[2]/Q
                         net (fo=11, routed)          0.682    11.715    Cfu/CONV_1D/QUANT/RDBP/mask_carry_i_38_0[2]
    SLICE_X69Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.839 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_87/O
                         net (fo=1, routed)           0.000    11.839    Cfu/CONV_1D/QUANT/RDBP/op1_i_87_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.389 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.389    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.503 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.503    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.617    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X69Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.731 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         0.990    13.721    Cfu/CONV_1D/QUANT/output_shift_reg[30][0]
    SLICE_X71Y63         LUT5 (Prop_lut5_I2_O)        0.124    13.845 f  Cfu/CONV_1D/QUANT/op1_i_71/O
                         net (fo=1, routed)           0.407    14.252    Cfu/CONV_1D/QUANT/op1_i_71_n_0
    SLICE_X71Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.376 f  Cfu/CONV_1D/QUANT/op1_i_59/O
                         net (fo=1, routed)           0.442    14.818    Cfu/CONV_1D/QUANT/op1_i_59_n_0
    SLICE_X71Y61         LUT6 (Prop_lut6_I5_O)        0.124    14.942 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.999    15.941    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X77Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.065 r  Cfu/CONV_1D/QUANT/op1__3_i_10/O
                         net (fo=2, routed)           0.755    16.821    Cfu/CONV_1D/QUANT/op1__3_i_10_n_0
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    20.672 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.674    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.387 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.389    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    23.907 r  Cfu/CONV_1D/QUANT/op1__5/P[40]
                         net (fo=2, routed)           1.127    25.034    Cfu/CONV_1D/QUANT/p_2_in[57]
    SLICE_X77Y65         LUT3 (Prop_lut3_I2_O)        0.124    25.158 r  Cfu/CONV_1D/QUANT/ad_r0_i_13/O
                         net (fo=2, routed)           0.721    25.879    Cfu/CONV_1D/QUANT/ad_r0_i_13_n_0
    SLICE_X76Y65         LUT4 (Prop_lut4_I3_O)        0.124    26.003 r  Cfu/CONV_1D/QUANT/ad_r0_i_17/O
                         net (fo=1, routed)           0.000    26.003    Cfu/CONV_1D/QUANT/ad_r0_i_17_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.536 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.536    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X76Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.859 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.892    27.750    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X72Y64         LUT3 (Prop_lut3_I1_O)        0.306    28.056 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_15/O
                         net (fo=1, routed)           0.000    28.056    Cfu/CONV_1D/QUANT/p_1_out_carry_i_15_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.513 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_12/CO[1]
                         net (fo=32, routed)          1.173    29.686    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X68Y59         LUT3 (Prop_lut3_I0_O)        0.329    30.015 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_11/O
                         net (fo=1, routed)           0.000    30.015    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X68Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.547 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.547    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.661 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.661    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.775 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.775    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.889    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.003    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.117    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.231    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.544 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.834    32.379    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_39[3]
    SLICE_X65Y59         LUT2 (Prop_lut2_I1_O)        0.306    32.685 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.685    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.217 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.217    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.551 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.602    34.152    Cfu/CONV_1D/QUANT/RDBP/threshold[5]
    SLICE_X66Y60         LUT3 (Prop_lut3_I0_O)        0.303    34.455 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    34.455    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.988 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.988    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.105 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.105    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.222 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.222    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.339 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.339    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.456 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.456    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.573 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.573    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.690 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.013    36.704    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X74Y67         LUT6 (Prop_lut6_I5_O)        0.124    36.828 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    36.828    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X74Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.341 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.341    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X74Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.458 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.458    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X74Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.575 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.575    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X74Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.692 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.692    Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3_n_0
    SLICE_X74Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.809 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.809    Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3_n_0
    SLICE_X74Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.132 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[23]_i_3/O[1]
                         net (fo=2, routed)           0.775    38.907    Cfu/CONV_1D/RDBP_ret[21]
    SLICE_X72Y70         LUT2 (Prop_lut2_I0_O)        0.306    39.213 r  Cfu/CONV_1D/ret[23]_i_6/O
                         net (fo=1, routed)           0.000    39.213    Cfu/CONV_1D/ret[23]_i_6_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.763 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.763    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.097 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.891    40.988    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X71Y70         LUT4 (Prop_lut4_I2_O)        0.303    41.291 r  Cfu/CONV_1D/ret[31]_i_34/O
                         net (fo=1, routed)           0.000    41.291    Cfu/CONV_1D/ret[31]_i_34_n_0
    SLICE_X71Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.823 r  Cfu/CONV_1D/ret_reg[31]_i_6/CO[3]
                         net (fo=32, routed)          1.181    43.004    Cfu/CONV_1D/p_0_in
    SLICE_X67Y70         LUT6 (Prop_lut6_I4_O)        0.124    43.128 r  Cfu/CONV_1D/ret[27]_i_1/O
                         net (fo=1, routed)           0.000    43.128    Cfu/CONV_1D/quanted_acc[27]
    SLICE_X67Y70         FDRE                                         r  Cfu/CONV_1D/ret_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    38.654    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    38.754 r  clk100_inst/O
                         net (fo=9, routed)           0.837    39.591    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    39.674 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    41.592    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.683 r  BUFG/O
                         net (fo=21312, routed)       1.498    43.181    Cfu/CONV_1D/out
    SLICE_X67Y70         FDRE                                         r  Cfu/CONV_1D/ret_reg[27]/C
                         clock pessimism              0.679    43.860    
                         clock uncertainty           -0.080    43.780    
    SLICE_X67Y70         FDRE (Setup_fdre_C_D)        0.031    43.811    Cfu/CONV_1D/ret_reg[27]
  -------------------------------------------------------------------
                         required time                         43.811    
                         arrival time                         -43.128    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.554ns  (logic 19.062ns (58.555%)  route 13.492ns (41.445%))
  Logic Levels:           51  (CARRY4=33 DSP48E1=3 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.848ns = ( 43.181 - 33.333 ) 
    Source Clock Delay      (SCD):    10.578ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG/O
                         net (fo=21312, routed)       1.629    10.578    Cfu/CONV_1D/out
    SLICE_X69Y60         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDRE (Prop_fdre_C_Q)         0.456    11.034 f  Cfu/CONV_1D/output_shift_reg[2]/Q
                         net (fo=11, routed)          0.682    11.715    Cfu/CONV_1D/QUANT/RDBP/mask_carry_i_38_0[2]
    SLICE_X69Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.839 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_87/O
                         net (fo=1, routed)           0.000    11.839    Cfu/CONV_1D/QUANT/RDBP/op1_i_87_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.389 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.389    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.503 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.503    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.617    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X69Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.731 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         0.990    13.721    Cfu/CONV_1D/QUANT/output_shift_reg[30][0]
    SLICE_X71Y63         LUT5 (Prop_lut5_I2_O)        0.124    13.845 f  Cfu/CONV_1D/QUANT/op1_i_71/O
                         net (fo=1, routed)           0.407    14.252    Cfu/CONV_1D/QUANT/op1_i_71_n_0
    SLICE_X71Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.376 f  Cfu/CONV_1D/QUANT/op1_i_59/O
                         net (fo=1, routed)           0.442    14.818    Cfu/CONV_1D/QUANT/op1_i_59_n_0
    SLICE_X71Y61         LUT6 (Prop_lut6_I5_O)        0.124    14.942 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.999    15.941    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X77Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.065 r  Cfu/CONV_1D/QUANT/op1__3_i_10/O
                         net (fo=2, routed)           0.755    16.821    Cfu/CONV_1D/QUANT/op1__3_i_10_n_0
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    20.672 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.674    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.387 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.389    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    23.907 r  Cfu/CONV_1D/QUANT/op1__5/P[40]
                         net (fo=2, routed)           1.127    25.034    Cfu/CONV_1D/QUANT/p_2_in[57]
    SLICE_X77Y65         LUT3 (Prop_lut3_I2_O)        0.124    25.158 r  Cfu/CONV_1D/QUANT/ad_r0_i_13/O
                         net (fo=2, routed)           0.721    25.879    Cfu/CONV_1D/QUANT/ad_r0_i_13_n_0
    SLICE_X76Y65         LUT4 (Prop_lut4_I3_O)        0.124    26.003 r  Cfu/CONV_1D/QUANT/ad_r0_i_17/O
                         net (fo=1, routed)           0.000    26.003    Cfu/CONV_1D/QUANT/ad_r0_i_17_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.536 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.536    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X76Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.859 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.892    27.750    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X72Y64         LUT3 (Prop_lut3_I1_O)        0.306    28.056 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_15/O
                         net (fo=1, routed)           0.000    28.056    Cfu/CONV_1D/QUANT/p_1_out_carry_i_15_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.513 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_12/CO[1]
                         net (fo=32, routed)          1.173    29.686    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X68Y59         LUT3 (Prop_lut3_I0_O)        0.329    30.015 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_11/O
                         net (fo=1, routed)           0.000    30.015    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X68Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.547 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.547    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.661 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.661    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.775 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.775    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.889    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.003    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.117    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.231    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.544 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.834    32.379    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_39[3]
    SLICE_X65Y59         LUT2 (Prop_lut2_I1_O)        0.306    32.685 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.685    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.217 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.217    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.551 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.602    34.152    Cfu/CONV_1D/QUANT/RDBP/threshold[5]
    SLICE_X66Y60         LUT3 (Prop_lut3_I0_O)        0.303    34.455 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    34.455    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.988 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.988    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.105 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.105    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.222 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.222    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.339 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.339    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.456 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.456    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.573 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.573    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.690 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.013    36.704    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X74Y67         LUT6 (Prop_lut6_I5_O)        0.124    36.828 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    36.828    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X74Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.341 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.341    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X74Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.458 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.458    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X74Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.575 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.575    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X74Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.692 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.692    Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3_n_0
    SLICE_X74Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.809 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.809    Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3_n_0
    SLICE_X74Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.132 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[23]_i_3/O[1]
                         net (fo=2, routed)           0.775    38.907    Cfu/CONV_1D/RDBP_ret[21]
    SLICE_X72Y70         LUT2 (Prop_lut2_I0_O)        0.306    39.213 r  Cfu/CONV_1D/ret[23]_i_6/O
                         net (fo=1, routed)           0.000    39.213    Cfu/CONV_1D/ret[23]_i_6_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.763 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.763    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.097 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.891    40.988    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X71Y70         LUT4 (Prop_lut4_I2_O)        0.303    41.291 r  Cfu/CONV_1D/ret[31]_i_34/O
                         net (fo=1, routed)           0.000    41.291    Cfu/CONV_1D/ret[31]_i_34_n_0
    SLICE_X71Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.823 r  Cfu/CONV_1D/ret_reg[31]_i_6/CO[3]
                         net (fo=32, routed)          1.184    43.008    Cfu/CONV_1D/p_0_in
    SLICE_X69Y70         LUT6 (Prop_lut6_I4_O)        0.124    43.132 r  Cfu/CONV_1D/ret[9]_i_1/O
                         net (fo=1, routed)           0.000    43.132    Cfu/CONV_1D/quanted_acc[9]
    SLICE_X69Y70         FDRE                                         r  Cfu/CONV_1D/ret_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    38.654    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    38.754 r  clk100_inst/O
                         net (fo=9, routed)           0.837    39.591    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    39.674 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    41.592    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.683 r  BUFG/O
                         net (fo=21312, routed)       1.498    43.181    Cfu/CONV_1D/out
    SLICE_X69Y70         FDRE                                         r  Cfu/CONV_1D/ret_reg[9]/C
                         clock pessimism              0.696    43.877    
                         clock uncertainty           -0.080    43.797    
    SLICE_X69Y70         FDRE (Setup_fdre_C_D)        0.032    43.829    Cfu/CONV_1D/ret_reg[9]
  -------------------------------------------------------------------
                         required time                         43.829    
                         arrival time                         -43.132    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.582ns  (logic 18.952ns (58.168%)  route 13.630ns (41.832%))
  Logic Levels:           52  (CARRY4=34 DSP48E1=3 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.851ns = ( 43.184 - 33.333 ) 
    Source Clock Delay      (SCD):    10.578ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG/O
                         net (fo=21312, routed)       1.629    10.578    Cfu/CONV_1D/out
    SLICE_X69Y60         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDRE (Prop_fdre_C_Q)         0.456    11.034 f  Cfu/CONV_1D/output_shift_reg[2]/Q
                         net (fo=11, routed)          0.682    11.715    Cfu/CONV_1D/QUANT/RDBP/mask_carry_i_38_0[2]
    SLICE_X69Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.839 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_87/O
                         net (fo=1, routed)           0.000    11.839    Cfu/CONV_1D/QUANT/RDBP/op1_i_87_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.389 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.389    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.503 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.503    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.617    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X69Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.731 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         0.990    13.721    Cfu/CONV_1D/QUANT/output_shift_reg[30][0]
    SLICE_X71Y63         LUT5 (Prop_lut5_I2_O)        0.124    13.845 f  Cfu/CONV_1D/QUANT/op1_i_71/O
                         net (fo=1, routed)           0.407    14.252    Cfu/CONV_1D/QUANT/op1_i_71_n_0
    SLICE_X71Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.376 f  Cfu/CONV_1D/QUANT/op1_i_59/O
                         net (fo=1, routed)           0.442    14.818    Cfu/CONV_1D/QUANT/op1_i_59_n_0
    SLICE_X71Y61         LUT6 (Prop_lut6_I5_O)        0.124    14.942 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.999    15.941    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X77Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.065 r  Cfu/CONV_1D/QUANT/op1__3_i_10/O
                         net (fo=2, routed)           0.755    16.821    Cfu/CONV_1D/QUANT/op1__3_i_10_n_0
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    20.672 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.674    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.387 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.389    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    23.907 r  Cfu/CONV_1D/QUANT/op1__5/P[40]
                         net (fo=2, routed)           1.127    25.034    Cfu/CONV_1D/QUANT/p_2_in[57]
    SLICE_X77Y65         LUT3 (Prop_lut3_I2_O)        0.124    25.158 r  Cfu/CONV_1D/QUANT/ad_r0_i_13/O
                         net (fo=2, routed)           0.721    25.879    Cfu/CONV_1D/QUANT/ad_r0_i_13_n_0
    SLICE_X76Y65         LUT4 (Prop_lut4_I3_O)        0.124    26.003 r  Cfu/CONV_1D/QUANT/ad_r0_i_17/O
                         net (fo=1, routed)           0.000    26.003    Cfu/CONV_1D/QUANT/ad_r0_i_17_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.536 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.536    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X76Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.859 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.892    27.750    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X72Y64         LUT3 (Prop_lut3_I1_O)        0.306    28.056 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_15/O
                         net (fo=1, routed)           0.000    28.056    Cfu/CONV_1D/QUANT/p_1_out_carry_i_15_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.513 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_12/CO[1]
                         net (fo=32, routed)          1.173    29.686    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X68Y59         LUT3 (Prop_lut3_I0_O)        0.329    30.015 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_11/O
                         net (fo=1, routed)           0.000    30.015    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X68Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.547 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.547    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.661 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.661    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.775 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.775    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.889    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.003    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.117    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.231    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.544 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.834    32.379    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_39[3]
    SLICE_X65Y59         LUT2 (Prop_lut2_I1_O)        0.306    32.685 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.685    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.217 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.217    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.551 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.602    34.152    Cfu/CONV_1D/QUANT/RDBP/threshold[5]
    SLICE_X66Y60         LUT3 (Prop_lut3_I0_O)        0.303    34.455 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    34.455    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.988 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.988    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.105 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.105    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.222 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.222    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.339 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.339    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.456 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.456    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.573 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.573    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.690 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.013    36.704    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X74Y67         LUT6 (Prop_lut6_I5_O)        0.124    36.828 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    36.828    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X74Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.341 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.341    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X74Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.458 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.458    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X74Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.575 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.575    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X74Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.692 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.692    Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3_n_0
    SLICE_X74Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.809 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.809    Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3_n_0
    SLICE_X74Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.926 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.926    Cfu/CONV_1D/QUANT/RDBP/ret_reg[23]_i_3_n_0
    SLICE_X74Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.249 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.775    39.024    Cfu/CONV_1D/RDBP_ret[25]
    SLICE_X72Y71         LUT2 (Prop_lut2_I0_O)        0.306    39.330 r  Cfu/CONV_1D/ret[27]_i_6/O
                         net (fo=1, routed)           0.000    39.330    Cfu/CONV_1D/ret[27]_i_6_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.880 r  Cfu/CONV_1D/ret_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.880    Cfu/CONV_1D/QUANT/RDBP/ret_reg[31][0]
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.119 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[31]_i_7/O[2]
                         net (fo=5, routed)           0.798    40.917    Cfu/CONV_1D/RDBP_ret_offseted[30]
    SLICE_X73Y70         LUT4 (Prop_lut4_I1_O)        0.302    41.219 r  Cfu/CONV_1D/ret[31]_i_22/O
                         net (fo=1, routed)           0.000    41.219    Cfu/CONV_1D/ret[31]_i_22_n_0
    SLICE_X73Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.620 r  Cfu/CONV_1D/ret_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          1.416    43.035    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X70Y67         LUT6 (Prop_lut6_I2_O)        0.124    43.159 r  Cfu/CONV_1D/ret[1]_i_1/O
                         net (fo=1, routed)           0.000    43.159    Cfu/CONV_1D/quanted_acc[1]
    SLICE_X70Y67         FDRE                                         r  Cfu/CONV_1D/ret_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    38.654    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    38.754 r  clk100_inst/O
                         net (fo=9, routed)           0.837    39.591    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    39.674 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    41.592    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.683 r  BUFG/O
                         net (fo=21312, routed)       1.501    43.184    Cfu/CONV_1D/out
    SLICE_X70Y67         FDRE                                         r  Cfu/CONV_1D/ret_reg[1]/C
                         clock pessimism              0.696    43.880    
                         clock uncertainty           -0.080    43.800    
    SLICE_X70Y67         FDRE (Setup_fdre_C_D)        0.077    43.877    Cfu/CONV_1D/ret_reg[1]
  -------------------------------------------------------------------
                         required time                         43.877    
                         arrival time                         -43.159    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.723ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.579ns  (logic 18.952ns (58.173%)  route 13.627ns (41.827%))
  Logic Levels:           52  (CARRY4=34 DSP48E1=3 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.851ns = ( 43.184 - 33.333 ) 
    Source Clock Delay      (SCD):    10.578ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG/O
                         net (fo=21312, routed)       1.629    10.578    Cfu/CONV_1D/out
    SLICE_X69Y60         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDRE (Prop_fdre_C_Q)         0.456    11.034 f  Cfu/CONV_1D/output_shift_reg[2]/Q
                         net (fo=11, routed)          0.682    11.715    Cfu/CONV_1D/QUANT/RDBP/mask_carry_i_38_0[2]
    SLICE_X69Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.839 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_87/O
                         net (fo=1, routed)           0.000    11.839    Cfu/CONV_1D/QUANT/RDBP/op1_i_87_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.389 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.389    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.503 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.503    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.617    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X69Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.731 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         0.990    13.721    Cfu/CONV_1D/QUANT/output_shift_reg[30][0]
    SLICE_X71Y63         LUT5 (Prop_lut5_I2_O)        0.124    13.845 f  Cfu/CONV_1D/QUANT/op1_i_71/O
                         net (fo=1, routed)           0.407    14.252    Cfu/CONV_1D/QUANT/op1_i_71_n_0
    SLICE_X71Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.376 f  Cfu/CONV_1D/QUANT/op1_i_59/O
                         net (fo=1, routed)           0.442    14.818    Cfu/CONV_1D/QUANT/op1_i_59_n_0
    SLICE_X71Y61         LUT6 (Prop_lut6_I5_O)        0.124    14.942 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.999    15.941    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X77Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.065 r  Cfu/CONV_1D/QUANT/op1__3_i_10/O
                         net (fo=2, routed)           0.755    16.821    Cfu/CONV_1D/QUANT/op1__3_i_10_n_0
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    20.672 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.674    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.387 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.389    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    23.907 r  Cfu/CONV_1D/QUANT/op1__5/P[40]
                         net (fo=2, routed)           1.127    25.034    Cfu/CONV_1D/QUANT/p_2_in[57]
    SLICE_X77Y65         LUT3 (Prop_lut3_I2_O)        0.124    25.158 r  Cfu/CONV_1D/QUANT/ad_r0_i_13/O
                         net (fo=2, routed)           0.721    25.879    Cfu/CONV_1D/QUANT/ad_r0_i_13_n_0
    SLICE_X76Y65         LUT4 (Prop_lut4_I3_O)        0.124    26.003 r  Cfu/CONV_1D/QUANT/ad_r0_i_17/O
                         net (fo=1, routed)           0.000    26.003    Cfu/CONV_1D/QUANT/ad_r0_i_17_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.536 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.536    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X76Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.859 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.892    27.750    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X72Y64         LUT3 (Prop_lut3_I1_O)        0.306    28.056 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_15/O
                         net (fo=1, routed)           0.000    28.056    Cfu/CONV_1D/QUANT/p_1_out_carry_i_15_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.513 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_12/CO[1]
                         net (fo=32, routed)          1.173    29.686    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X68Y59         LUT3 (Prop_lut3_I0_O)        0.329    30.015 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_11/O
                         net (fo=1, routed)           0.000    30.015    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X68Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.547 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.547    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.661 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.661    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.775 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.775    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.889    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.003    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.117    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.231    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.544 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.834    32.379    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_39[3]
    SLICE_X65Y59         LUT2 (Prop_lut2_I1_O)        0.306    32.685 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.685    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.217 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.217    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.551 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.602    34.152    Cfu/CONV_1D/QUANT/RDBP/threshold[5]
    SLICE_X66Y60         LUT3 (Prop_lut3_I0_O)        0.303    34.455 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    34.455    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.988 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.988    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.105 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.105    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.222 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.222    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.339 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.339    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.456 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.456    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.573 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.573    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.690 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.013    36.704    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X74Y67         LUT6 (Prop_lut6_I5_O)        0.124    36.828 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    36.828    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X74Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.341 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.341    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X74Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.458 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.458    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X74Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.575 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.575    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X74Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.692 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.692    Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3_n_0
    SLICE_X74Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.809 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.809    Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3_n_0
    SLICE_X74Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.926 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.926    Cfu/CONV_1D/QUANT/RDBP/ret_reg[23]_i_3_n_0
    SLICE_X74Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.249 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.775    39.024    Cfu/CONV_1D/RDBP_ret[25]
    SLICE_X72Y71         LUT2 (Prop_lut2_I0_O)        0.306    39.330 r  Cfu/CONV_1D/ret[27]_i_6/O
                         net (fo=1, routed)           0.000    39.330    Cfu/CONV_1D/ret[27]_i_6_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.880 r  Cfu/CONV_1D/ret_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.880    Cfu/CONV_1D/QUANT/RDBP/ret_reg[31][0]
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.119 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[31]_i_7/O[2]
                         net (fo=5, routed)           0.798    40.917    Cfu/CONV_1D/RDBP_ret_offseted[30]
    SLICE_X73Y70         LUT4 (Prop_lut4_I1_O)        0.302    41.219 r  Cfu/CONV_1D/ret[31]_i_22/O
                         net (fo=1, routed)           0.000    41.219    Cfu/CONV_1D/ret[31]_i_22_n_0
    SLICE_X73Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.620 r  Cfu/CONV_1D/ret_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          1.413    43.032    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X70Y67         LUT6 (Prop_lut6_I2_O)        0.124    43.156 r  Cfu/CONV_1D/ret[6]_i_1/O
                         net (fo=1, routed)           0.000    43.156    Cfu/CONV_1D/quanted_acc[6]
    SLICE_X70Y67         FDRE                                         r  Cfu/CONV_1D/ret_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    38.654    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    38.754 r  clk100_inst/O
                         net (fo=9, routed)           0.837    39.591    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    39.674 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    41.592    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.683 r  BUFG/O
                         net (fo=21312, routed)       1.501    43.184    Cfu/CONV_1D/out
    SLICE_X70Y67         FDRE                                         r  Cfu/CONV_1D/ret_reg[6]/C
                         clock pessimism              0.696    43.880    
                         clock uncertainty           -0.080    43.800    
    SLICE_X70Y67         FDRE (Setup_fdre_C_D)        0.079    43.879    Cfu/CONV_1D/ret_reg[6]
  -------------------------------------------------------------------
                         required time                         43.879    
                         arrival time                         -43.156    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.562ns  (logic 19.062ns (58.540%)  route 13.500ns (41.460%))
  Logic Levels:           51  (CARRY4=33 DSP48E1=3 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.851ns = ( 43.184 - 33.333 ) 
    Source Clock Delay      (SCD):    10.578ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG/O
                         net (fo=21312, routed)       1.629    10.578    Cfu/CONV_1D/out
    SLICE_X69Y60         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDRE (Prop_fdre_C_Q)         0.456    11.034 f  Cfu/CONV_1D/output_shift_reg[2]/Q
                         net (fo=11, routed)          0.682    11.715    Cfu/CONV_1D/QUANT/RDBP/mask_carry_i_38_0[2]
    SLICE_X69Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.839 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_87/O
                         net (fo=1, routed)           0.000    11.839    Cfu/CONV_1D/QUANT/RDBP/op1_i_87_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.389 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.389    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.503 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.503    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.617    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X69Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.731 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         0.990    13.721    Cfu/CONV_1D/QUANT/output_shift_reg[30][0]
    SLICE_X71Y63         LUT5 (Prop_lut5_I2_O)        0.124    13.845 f  Cfu/CONV_1D/QUANT/op1_i_71/O
                         net (fo=1, routed)           0.407    14.252    Cfu/CONV_1D/QUANT/op1_i_71_n_0
    SLICE_X71Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.376 f  Cfu/CONV_1D/QUANT/op1_i_59/O
                         net (fo=1, routed)           0.442    14.818    Cfu/CONV_1D/QUANT/op1_i_59_n_0
    SLICE_X71Y61         LUT6 (Prop_lut6_I5_O)        0.124    14.942 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.999    15.941    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X77Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.065 r  Cfu/CONV_1D/QUANT/op1__3_i_10/O
                         net (fo=2, routed)           0.755    16.821    Cfu/CONV_1D/QUANT/op1__3_i_10_n_0
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    20.672 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.674    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.387 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.389    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    23.907 r  Cfu/CONV_1D/QUANT/op1__5/P[40]
                         net (fo=2, routed)           1.127    25.034    Cfu/CONV_1D/QUANT/p_2_in[57]
    SLICE_X77Y65         LUT3 (Prop_lut3_I2_O)        0.124    25.158 r  Cfu/CONV_1D/QUANT/ad_r0_i_13/O
                         net (fo=2, routed)           0.721    25.879    Cfu/CONV_1D/QUANT/ad_r0_i_13_n_0
    SLICE_X76Y65         LUT4 (Prop_lut4_I3_O)        0.124    26.003 r  Cfu/CONV_1D/QUANT/ad_r0_i_17/O
                         net (fo=1, routed)           0.000    26.003    Cfu/CONV_1D/QUANT/ad_r0_i_17_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.536 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.536    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X76Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.859 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.892    27.750    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X72Y64         LUT3 (Prop_lut3_I1_O)        0.306    28.056 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_15/O
                         net (fo=1, routed)           0.000    28.056    Cfu/CONV_1D/QUANT/p_1_out_carry_i_15_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.513 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_12/CO[1]
                         net (fo=32, routed)          1.173    29.686    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X68Y59         LUT3 (Prop_lut3_I0_O)        0.329    30.015 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_11/O
                         net (fo=1, routed)           0.000    30.015    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X68Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.547 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.547    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.661 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.661    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.775 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.775    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.889    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.003    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.117    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.231    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.544 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.834    32.379    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_39[3]
    SLICE_X65Y59         LUT2 (Prop_lut2_I1_O)        0.306    32.685 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.685    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.217 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.217    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.551 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.602    34.152    Cfu/CONV_1D/QUANT/RDBP/threshold[5]
    SLICE_X66Y60         LUT3 (Prop_lut3_I0_O)        0.303    34.455 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    34.455    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.988 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.988    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.105 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.105    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.222 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.222    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.339 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.339    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.456 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.456    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.573 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.573    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.690 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.013    36.704    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X74Y67         LUT6 (Prop_lut6_I5_O)        0.124    36.828 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    36.828    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X74Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.341 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.341    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X74Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.458 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.458    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X74Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.575 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.575    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X74Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.692 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.692    Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3_n_0
    SLICE_X74Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.809 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.809    Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3_n_0
    SLICE_X74Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.132 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[23]_i_3/O[1]
                         net (fo=2, routed)           0.775    38.907    Cfu/CONV_1D/RDBP_ret[21]
    SLICE_X72Y70         LUT2 (Prop_lut2_I0_O)        0.306    39.213 r  Cfu/CONV_1D/ret[23]_i_6/O
                         net (fo=1, routed)           0.000    39.213    Cfu/CONV_1D/ret[23]_i_6_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.763 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.763    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.097 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.891    40.988    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X71Y70         LUT4 (Prop_lut4_I2_O)        0.303    41.291 r  Cfu/CONV_1D/ret[31]_i_34/O
                         net (fo=1, routed)           0.000    41.291    Cfu/CONV_1D/ret[31]_i_34_n_0
    SLICE_X71Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.823 r  Cfu/CONV_1D/ret_reg[31]_i_6/CO[3]
                         net (fo=32, routed)          1.193    43.016    Cfu/CONV_1D/p_0_in
    SLICE_X70Y67         LUT6 (Prop_lut6_I4_O)        0.124    43.140 r  Cfu/CONV_1D/ret[2]_i_1/O
                         net (fo=1, routed)           0.000    43.140    Cfu/CONV_1D/quanted_acc[2]
    SLICE_X70Y67         FDRE                                         r  Cfu/CONV_1D/ret_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    38.654    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    38.754 r  clk100_inst/O
                         net (fo=9, routed)           0.837    39.591    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    39.674 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    41.592    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.683 r  BUFG/O
                         net (fo=21312, routed)       1.501    43.184    Cfu/CONV_1D/out
    SLICE_X70Y67         FDRE                                         r  Cfu/CONV_1D/ret_reg[2]/C
                         clock pessimism              0.696    43.880    
                         clock uncertainty           -0.080    43.800    
    SLICE_X70Y67         FDRE (Setup_fdre_C_D)        0.081    43.881    Cfu/CONV_1D/ret_reg[2]
  -------------------------------------------------------------------
                         required time                         43.881    
                         arrival time                         -43.140    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.508ns  (logic 18.952ns (58.299%)  route 13.556ns (41.701%))
  Logic Levels:           52  (CARRY4=34 DSP48E1=3 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.852ns = ( 43.185 - 33.333 ) 
    Source Clock Delay      (SCD):    10.578ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG/O
                         net (fo=21312, routed)       1.629    10.578    Cfu/CONV_1D/out
    SLICE_X69Y60         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDRE (Prop_fdre_C_Q)         0.456    11.034 f  Cfu/CONV_1D/output_shift_reg[2]/Q
                         net (fo=11, routed)          0.682    11.715    Cfu/CONV_1D/QUANT/RDBP/mask_carry_i_38_0[2]
    SLICE_X69Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.839 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_87/O
                         net (fo=1, routed)           0.000    11.839    Cfu/CONV_1D/QUANT/RDBP/op1_i_87_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.389 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.389    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.503 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.503    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.617    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X69Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.731 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         0.990    13.721    Cfu/CONV_1D/QUANT/output_shift_reg[30][0]
    SLICE_X71Y63         LUT5 (Prop_lut5_I2_O)        0.124    13.845 f  Cfu/CONV_1D/QUANT/op1_i_71/O
                         net (fo=1, routed)           0.407    14.252    Cfu/CONV_1D/QUANT/op1_i_71_n_0
    SLICE_X71Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.376 f  Cfu/CONV_1D/QUANT/op1_i_59/O
                         net (fo=1, routed)           0.442    14.818    Cfu/CONV_1D/QUANT/op1_i_59_n_0
    SLICE_X71Y61         LUT6 (Prop_lut6_I5_O)        0.124    14.942 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.999    15.941    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X77Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.065 r  Cfu/CONV_1D/QUANT/op1__3_i_10/O
                         net (fo=2, routed)           0.755    16.821    Cfu/CONV_1D/QUANT/op1__3_i_10_n_0
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    20.672 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.674    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.387 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.389    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    23.907 r  Cfu/CONV_1D/QUANT/op1__5/P[40]
                         net (fo=2, routed)           1.127    25.034    Cfu/CONV_1D/QUANT/p_2_in[57]
    SLICE_X77Y65         LUT3 (Prop_lut3_I2_O)        0.124    25.158 r  Cfu/CONV_1D/QUANT/ad_r0_i_13/O
                         net (fo=2, routed)           0.721    25.879    Cfu/CONV_1D/QUANT/ad_r0_i_13_n_0
    SLICE_X76Y65         LUT4 (Prop_lut4_I3_O)        0.124    26.003 r  Cfu/CONV_1D/QUANT/ad_r0_i_17/O
                         net (fo=1, routed)           0.000    26.003    Cfu/CONV_1D/QUANT/ad_r0_i_17_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.536 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.536    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X76Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.859 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.892    27.750    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X72Y64         LUT3 (Prop_lut3_I1_O)        0.306    28.056 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_15/O
                         net (fo=1, routed)           0.000    28.056    Cfu/CONV_1D/QUANT/p_1_out_carry_i_15_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.513 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_12/CO[1]
                         net (fo=32, routed)          1.173    29.686    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X68Y59         LUT3 (Prop_lut3_I0_O)        0.329    30.015 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_11/O
                         net (fo=1, routed)           0.000    30.015    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X68Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.547 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.547    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.661 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.661    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.775 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.775    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.889    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.003    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.117    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.231    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.544 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.834    32.379    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_39[3]
    SLICE_X65Y59         LUT2 (Prop_lut2_I1_O)        0.306    32.685 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.685    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.217 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.217    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.551 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.602    34.152    Cfu/CONV_1D/QUANT/RDBP/threshold[5]
    SLICE_X66Y60         LUT3 (Prop_lut3_I0_O)        0.303    34.455 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    34.455    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.988 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.988    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.105 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.105    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.222 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.222    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.339 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.339    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.456 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.456    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.573 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.573    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.690 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.013    36.704    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X74Y67         LUT6 (Prop_lut6_I5_O)        0.124    36.828 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    36.828    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X74Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.341 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.341    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X74Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.458 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.458    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X74Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.575 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.575    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X74Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.692 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.692    Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3_n_0
    SLICE_X74Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.809 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.809    Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3_n_0
    SLICE_X74Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.926 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.926    Cfu/CONV_1D/QUANT/RDBP/ret_reg[23]_i_3_n_0
    SLICE_X74Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.249 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.775    39.024    Cfu/CONV_1D/RDBP_ret[25]
    SLICE_X72Y71         LUT2 (Prop_lut2_I0_O)        0.306    39.330 r  Cfu/CONV_1D/ret[27]_i_6/O
                         net (fo=1, routed)           0.000    39.330    Cfu/CONV_1D/ret[27]_i_6_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.880 r  Cfu/CONV_1D/ret_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.880    Cfu/CONV_1D/QUANT/RDBP/ret_reg[31][0]
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.119 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[31]_i_7/O[2]
                         net (fo=5, routed)           0.798    40.917    Cfu/CONV_1D/RDBP_ret_offseted[30]
    SLICE_X73Y70         LUT4 (Prop_lut4_I1_O)        0.302    41.219 r  Cfu/CONV_1D/ret[31]_i_22/O
                         net (fo=1, routed)           0.000    41.219    Cfu/CONV_1D/ret[31]_i_22_n_0
    SLICE_X73Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.620 r  Cfu/CONV_1D/ret_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          1.342    42.962    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X71Y66         LUT6 (Prop_lut6_I2_O)        0.124    43.086 r  Cfu/CONV_1D/ret[5]_i_1/O
                         net (fo=1, routed)           0.000    43.086    Cfu/CONV_1D/quanted_acc[5]
    SLICE_X71Y66         FDRE                                         r  Cfu/CONV_1D/ret_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    38.654    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    38.754 r  clk100_inst/O
                         net (fo=9, routed)           0.837    39.591    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    39.674 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    41.592    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.683 r  BUFG/O
                         net (fo=21312, routed)       1.502    43.185    Cfu/CONV_1D/out
    SLICE_X71Y66         FDRE                                         r  Cfu/CONV_1D/ret_reg[5]/C
                         clock pessimism              0.696    43.881    
                         clock uncertainty           -0.080    43.801    
    SLICE_X71Y66         FDRE (Setup_fdre_C_D)        0.031    43.832    Cfu/CONV_1D/ret_reg[5]
  -------------------------------------------------------------------
                         required time                         43.832    
                         arrival time                         -43.086    
  -------------------------------------------------------------------
                         slack                                  0.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            VexRiscv/decode_to_execute_PC_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.982%)  route 0.240ns (63.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.445ns
    Source Clock Delay      (SCD):    3.510ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG/O
                         net (fo=21312, routed)       0.628     3.510    VexRiscv/out
    SLICE_X53Y44         FDRE                                         r  VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.141     3.651 r  VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[11]/Q
                         net (fo=6, routed)           0.240     3.891    VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]
    SLICE_X51Y42         FDRE                                         r  VexRiscv/decode_to_execute_PC_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG/O
                         net (fo=21312, routed)       0.902     4.445    VexRiscv/out
    SLICE_X51Y42         FDRE                                         r  VexRiscv/decode_to_execute_PC_reg[11]/C
                         clock pessimism             -0.670     3.775    
    SLICE_X51Y42         FDRE (Hold_fdre_C_D)         0.070     3.845    VexRiscv/decode_to_execute_PC_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           3.891    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 VexRiscv/execute_to_memory_PC_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            VexRiscv/memory_to_writeBack_PC_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.758%)  route 0.211ns (62.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    3.444ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG/O
                         net (fo=21312, routed)       0.563     3.444    VexRiscv/out
    SLICE_X52Y51         FDRE                                         r  VexRiscv/execute_to_memory_PC_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.128     3.572 r  VexRiscv/execute_to_memory_PC_reg[30]/Q
                         net (fo=1, routed)           0.211     3.783    VexRiscv/execute_to_memory_PC[30]
    SLICE_X51Y50         FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG/O
                         net (fo=21312, routed)       0.834     4.377    VexRiscv/out
    SLICE_X51Y50         FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[30]/C
                         clock pessimism             -0.666     3.710    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.016     3.726    VexRiscv/memory_to_writeBack_PC_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.726    
                         arrival time                           3.783    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_2_reg_0_7_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.449ns
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.923ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG/O
                         net (fo=21312, routed)       0.631     3.513    sys_clk
    SLICE_X63Y41         FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141     3.654 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     3.895    storage_2_reg_0_7_12_17/ADDRD0
    SLICE_X62Y41         RAMD32                                       r  storage_2_reg_0_7_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG/O
                         net (fo=21312, routed)       0.906     4.449    storage_2_reg_0_7_12_17/WCLK
    SLICE_X62Y41         RAMD32                                       r  storage_2_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -0.923     3.526    
    SLICE_X62Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.836    storage_2_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -3.836    
                         arrival time                           3.895    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_2_reg_0_7_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.449ns
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.923ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG/O
                         net (fo=21312, routed)       0.631     3.513    sys_clk
    SLICE_X63Y41         FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141     3.654 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     3.895    storage_2_reg_0_7_12_17/ADDRD0
    SLICE_X62Y41         RAMD32                                       r  storage_2_reg_0_7_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG/O
                         net (fo=21312, routed)       0.906     4.449    storage_2_reg_0_7_12_17/WCLK
    SLICE_X62Y41         RAMD32                                       r  storage_2_reg_0_7_12_17/RAMA_D1/CLK
                         clock pessimism             -0.923     3.526    
    SLICE_X62Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.836    storage_2_reg_0_7_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.836    
                         arrival time                           3.895    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_2_reg_0_7_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.449ns
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.923ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG/O
                         net (fo=21312, routed)       0.631     3.513    sys_clk
    SLICE_X63Y41         FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141     3.654 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     3.895    storage_2_reg_0_7_12_17/ADDRD0
    SLICE_X62Y41         RAMD32                                       r  storage_2_reg_0_7_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG/O
                         net (fo=21312, routed)       0.906     4.449    storage_2_reg_0_7_12_17/WCLK
    SLICE_X62Y41         RAMD32                                       r  storage_2_reg_0_7_12_17/RAMB/CLK
                         clock pessimism             -0.923     3.526    
    SLICE_X62Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.836    storage_2_reg_0_7_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -3.836    
                         arrival time                           3.895    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_2_reg_0_7_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.449ns
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.923ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG/O
                         net (fo=21312, routed)       0.631     3.513    sys_clk
    SLICE_X63Y41         FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141     3.654 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     3.895    storage_2_reg_0_7_12_17/ADDRD0
    SLICE_X62Y41         RAMD32                                       r  storage_2_reg_0_7_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG/O
                         net (fo=21312, routed)       0.906     4.449    storage_2_reg_0_7_12_17/WCLK
    SLICE_X62Y41         RAMD32                                       r  storage_2_reg_0_7_12_17/RAMB_D1/CLK
                         clock pessimism             -0.923     3.526    
    SLICE_X62Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.836    storage_2_reg_0_7_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.836    
                         arrival time                           3.895    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_2_reg_0_7_12_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.449ns
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.923ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG/O
                         net (fo=21312, routed)       0.631     3.513    sys_clk
    SLICE_X63Y41         FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141     3.654 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     3.895    storage_2_reg_0_7_12_17/ADDRD0
    SLICE_X62Y41         RAMD32                                       r  storage_2_reg_0_7_12_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG/O
                         net (fo=21312, routed)       0.906     4.449    storage_2_reg_0_7_12_17/WCLK
    SLICE_X62Y41         RAMD32                                       r  storage_2_reg_0_7_12_17/RAMC/CLK
                         clock pessimism             -0.923     3.526    
    SLICE_X62Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.836    storage_2_reg_0_7_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -3.836    
                         arrival time                           3.895    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_2_reg_0_7_12_17/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.449ns
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.923ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG/O
                         net (fo=21312, routed)       0.631     3.513    sys_clk
    SLICE_X63Y41         FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141     3.654 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     3.895    storage_2_reg_0_7_12_17/ADDRD0
    SLICE_X62Y41         RAMD32                                       r  storage_2_reg_0_7_12_17/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG/O
                         net (fo=21312, routed)       0.906     4.449    storage_2_reg_0_7_12_17/WCLK
    SLICE_X62Y41         RAMD32                                       r  storage_2_reg_0_7_12_17/RAMC_D1/CLK
                         clock pessimism             -0.923     3.526    
    SLICE_X62Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.836    storage_2_reg_0_7_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.836    
                         arrival time                           3.895    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_2_reg_0_7_12_17/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.449ns
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.923ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG/O
                         net (fo=21312, routed)       0.631     3.513    sys_clk
    SLICE_X63Y41         FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141     3.654 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     3.895    storage_2_reg_0_7_12_17/ADDRD0
    SLICE_X62Y41         RAMS32                                       r  storage_2_reg_0_7_12_17/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG/O
                         net (fo=21312, routed)       0.906     4.449    storage_2_reg_0_7_12_17/WCLK
    SLICE_X62Y41         RAMS32                                       r  storage_2_reg_0_7_12_17/RAMD/CLK
                         clock pessimism             -0.923     3.526    
    SLICE_X62Y41         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.836    storage_2_reg_0_7_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -3.836    
                         arrival time                           3.895    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_2_reg_0_7_12_17/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.449ns
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.923ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG/O
                         net (fo=21312, routed)       0.631     3.513    sys_clk
    SLICE_X63Y41         FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141     3.654 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     3.895    storage_2_reg_0_7_12_17/ADDRD0
    SLICE_X62Y41         RAMS32                                       r  storage_2_reg_0_7_12_17/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG/O
                         net (fo=21312, routed)       0.906     4.449    storage_2_reg_0_7_12_17/WCLK
    SLICE_X62Y41         RAMS32                                       r  storage_2_reg_0_7_12_17/RAMD_D1/CLK
                         clock pessimism             -0.923     3.526    
    SLICE_X62Y41         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.836    storage_2_reg_0_7_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.836    
                         arrival time                           3.895    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.333      29.449     DSP48_X1Y26     Cfu/CONV_1D/QUANT/ad_r0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.333      29.449     DSP48_X1Y21     Cfu/CONV_1D/QUANT/bc_r0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X1Y28     Cfu/CONV_1D/QUANT/ad_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X1Y19     Cfu/CONV_1D/QUANT/bc_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X1Y25     Cfu/CONV_1D/QUANT/bd_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X1Y23     Cfu/CONV_1D/QUANT/bd_r_reg__0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y18    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y18    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y19    VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y19    VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       33.333      126.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y53    storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y53    storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y53    storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y53    storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y53    storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y53    storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y53    storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y53    storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y53    storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y53    storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y53    storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y53    storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y53    storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y53    storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y53    storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y53    storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y53    storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y53    storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y53    storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y53    storage_1_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout1
  To Clock:  soc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y85    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 2.083 6.250 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y94    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y82    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         8.333       7.084      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.956ns
    Source Clock Delay      (SCD):    10.676ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG_4/O
                         net (fo=8, routed)           1.727    10.676    idelay_clk
    SLICE_X86Y61         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDPE (Prop_fdpe_C_Q)         0.456    11.132 r  FDPE_8/Q
                         net (fo=1, routed)           0.199    11.331    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X86Y61         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898     7.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100     7.420 r  clk100_inst/O
                         net (fo=9, routed)           0.837     8.257    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     8.340 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    10.258    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.349 r  BUFG_4/O
                         net (fo=8, routed)           1.606    11.956    idelay_clk
    SLICE_X86Y61         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.720    12.676    
                         clock uncertainty           -0.061    12.614    
    SLICE_X86Y61         FDPE (Setup_fdpe_C_D)       -0.047    12.567    FDPE_9
  -------------------------------------------------------------------
                         required time                         12.567    
                         arrival time                         -11.331    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.766ns (33.914%)  route 1.493ns (66.086%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.954ns = ( 14.954 - 5.000 ) 
    Source Clock Delay      (SCD):    10.674ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG_4/O
                         net (fo=8, routed)           1.725    10.674    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDSE (Prop_fdse_C_Q)         0.518    11.192 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.870    12.062    soc_crg_reset_counter[2]
    SLICE_X88Y64         LUT4 (Prop_lut4_I2_O)        0.124    12.186 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.622    12.808    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X89Y64         LUT3 (Prop_lut3_I0_O)        0.124    12.932 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    12.932    soc_crg_ic_reset_i_1_n_0
    SLICE_X89Y64         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    10.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    10.420 r  clk100_inst/O
                         net (fo=9, routed)           0.837    11.257    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.340 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.258    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.349 r  BUFG_4/O
                         net (fo=8, routed)           1.604    14.954    idelay_clk
    SLICE_X89Y64         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism              0.698    15.652    
                         clock uncertainty           -0.061    15.590    
    SLICE_X89Y64         FDRE (Setup_fdre_C_D)        0.029    15.619    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         15.619    
                         arrival time                         -12.932    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             3.067ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.716%)  route 1.060ns (62.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.954ns = ( 14.954 - 5.000 ) 
    Source Clock Delay      (SCD):    10.674ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG_4/O
                         net (fo=8, routed)           1.725    10.674    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDSE (Prop_fdse_C_Q)         0.518    11.192 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.870    12.062    soc_crg_reset_counter[2]
    SLICE_X88Y64         LUT4 (Prop_lut4_I2_O)        0.124    12.186 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.190    12.376    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    10.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    10.420 r  clk100_inst/O
                         net (fo=9, routed)           0.837    11.257    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.340 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.258    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.349 r  BUFG_4/O
                         net (fo=8, routed)           1.604    14.954    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.720    15.674    
                         clock uncertainty           -0.061    15.612    
    SLICE_X88Y64         FDSE (Setup_fdse_C_CE)      -0.169    15.443    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -12.376    
  -------------------------------------------------------------------
                         slack                                  3.067    

Slack (MET) :             3.067ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.716%)  route 1.060ns (62.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.954ns = ( 14.954 - 5.000 ) 
    Source Clock Delay      (SCD):    10.674ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG_4/O
                         net (fo=8, routed)           1.725    10.674    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDSE (Prop_fdse_C_Q)         0.518    11.192 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.870    12.062    soc_crg_reset_counter[2]
    SLICE_X88Y64         LUT4 (Prop_lut4_I2_O)        0.124    12.186 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.190    12.376    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    10.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    10.420 r  clk100_inst/O
                         net (fo=9, routed)           0.837    11.257    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.340 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.258    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.349 r  BUFG_4/O
                         net (fo=8, routed)           1.604    14.954    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.720    15.674    
                         clock uncertainty           -0.061    15.612    
    SLICE_X88Y64         FDSE (Setup_fdse_C_CE)      -0.169    15.443    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -12.376    
  -------------------------------------------------------------------
                         slack                                  3.067    

Slack (MET) :             3.067ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.716%)  route 1.060ns (62.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.954ns = ( 14.954 - 5.000 ) 
    Source Clock Delay      (SCD):    10.674ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG_4/O
                         net (fo=8, routed)           1.725    10.674    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDSE (Prop_fdse_C_Q)         0.518    11.192 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.870    12.062    soc_crg_reset_counter[2]
    SLICE_X88Y64         LUT4 (Prop_lut4_I2_O)        0.124    12.186 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.190    12.376    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    10.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    10.420 r  clk100_inst/O
                         net (fo=9, routed)           0.837    11.257    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.340 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.258    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.349 r  BUFG_4/O
                         net (fo=8, routed)           1.604    14.954    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.720    15.674    
                         clock uncertainty           -0.061    15.612    
    SLICE_X88Y64         FDSE (Setup_fdse_C_CE)      -0.169    15.443    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -12.376    
  -------------------------------------------------------------------
                         slack                                  3.067    

Slack (MET) :             3.067ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.716%)  route 1.060ns (62.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.954ns = ( 14.954 - 5.000 ) 
    Source Clock Delay      (SCD):    10.674ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG_4/O
                         net (fo=8, routed)           1.725    10.674    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDSE (Prop_fdse_C_Q)         0.518    11.192 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.870    12.062    soc_crg_reset_counter[2]
    SLICE_X88Y64         LUT4 (Prop_lut4_I2_O)        0.124    12.186 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.190    12.376    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    10.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    10.420 r  clk100_inst/O
                         net (fo=9, routed)           0.837    11.257    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.340 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.258    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.349 r  BUFG_4/O
                         net (fo=8, routed)           1.604    14.954    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.720    15.674    
                         clock uncertainty           -0.061    15.612    
    SLICE_X88Y64         FDSE (Setup_fdse_C_CE)      -0.169    15.443    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -12.376    
  -------------------------------------------------------------------
                         slack                                  3.067    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.419ns (39.442%)  route 0.643ns (60.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.954ns = ( 14.954 - 5.000 ) 
    Source Clock Delay      (SCD):    10.676ns
    Clock Pessimism Removal (CPR):    0.695ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG_4/O
                         net (fo=8, routed)           1.727    10.676    idelay_clk
    SLICE_X86Y61         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDPE (Prop_fdpe_C_Q)         0.419    11.095 r  FDPE_9/Q
                         net (fo=5, routed)           0.643    11.738    idelay_rst
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    10.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    10.420 r  clk100_inst/O
                         net (fo=9, routed)           0.837    11.257    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.340 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.258    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.349 r  BUFG_4/O
                         net (fo=8, routed)           1.604    14.954    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.695    15.649    
                         clock uncertainty           -0.061    15.587    
    SLICE_X88Y64         FDSE (Setup_fdse_C_S)       -0.699    14.888    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.419ns (39.442%)  route 0.643ns (60.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.954ns = ( 14.954 - 5.000 ) 
    Source Clock Delay      (SCD):    10.676ns
    Clock Pessimism Removal (CPR):    0.695ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG_4/O
                         net (fo=8, routed)           1.727    10.676    idelay_clk
    SLICE_X86Y61         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDPE (Prop_fdpe_C_Q)         0.419    11.095 r  FDPE_9/Q
                         net (fo=5, routed)           0.643    11.738    idelay_rst
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    10.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    10.420 r  clk100_inst/O
                         net (fo=9, routed)           0.837    11.257    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.340 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.258    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.349 r  BUFG_4/O
                         net (fo=8, routed)           1.604    14.954    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.695    15.649    
                         clock uncertainty           -0.061    15.587    
    SLICE_X88Y64         FDSE (Setup_fdse_C_S)       -0.699    14.888    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.419ns (39.442%)  route 0.643ns (60.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.954ns = ( 14.954 - 5.000 ) 
    Source Clock Delay      (SCD):    10.676ns
    Clock Pessimism Removal (CPR):    0.695ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG_4/O
                         net (fo=8, routed)           1.727    10.676    idelay_clk
    SLICE_X86Y61         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDPE (Prop_fdpe_C_Q)         0.419    11.095 r  FDPE_9/Q
                         net (fo=5, routed)           0.643    11.738    idelay_rst
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    10.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    10.420 r  clk100_inst/O
                         net (fo=9, routed)           0.837    11.257    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.340 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.258    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.349 r  BUFG_4/O
                         net (fo=8, routed)           1.604    14.954    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.695    15.649    
                         clock uncertainty           -0.061    15.587    
    SLICE_X88Y64         FDSE (Setup_fdse_C_S)       -0.699    14.888    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.419ns (39.442%)  route 0.643ns (60.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.954ns = ( 14.954 - 5.000 ) 
    Source Clock Delay      (SCD):    10.676ns
    Clock Pessimism Removal (CPR):    0.695ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG_4/O
                         net (fo=8, routed)           1.727    10.676    idelay_clk
    SLICE_X86Y61         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDPE (Prop_fdpe_C_Q)         0.419    11.095 r  FDPE_9/Q
                         net (fo=5, routed)           0.643    11.738    idelay_rst
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898    10.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100    10.420 r  clk100_inst/O
                         net (fo=9, routed)           0.837    11.257    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.340 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.258    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.349 r  BUFG_4/O
                         net (fo=8, routed)           1.604    14.954    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.695    15.649    
                         clock uncertainty           -0.061    15.587    
    SLICE_X88Y64         FDSE (Setup_fdse_C_S)       -0.699    14.888    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                  3.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.418ns
    Source Clock Delay      (SCD):    3.484ns
    Clock Pessimism Removal (CPR):    0.933ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG_4/O
                         net (fo=8, routed)           0.603     3.484    idelay_clk
    SLICE_X86Y61         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDPE (Prop_fdpe_C_Q)         0.141     3.625 r  FDPE_8/Q
                         net (fo=1, routed)           0.065     3.691    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X86Y61         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG_4/O
                         net (fo=8, routed)           0.875     4.418    idelay_clk
    SLICE_X86Y61         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.933     3.484    
    SLICE_X86Y61         FDPE (Hold_fdpe_C_D)         0.075     3.559    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.559    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 soc_crg_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.415ns
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG_4/O
                         net (fo=8, routed)           0.601     3.482    idelay_clk
    SLICE_X89Y64         FDRE                                         r  soc_crg_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDRE (Prop_fdre_C_Q)         0.141     3.623 r  soc_crg_ic_reset_reg/Q
                         net (fo=2, routed)           0.170     3.794    soc_crg_ic_reset
    SLICE_X89Y64         LUT3 (Prop_lut3_I1_O)        0.045     3.839 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.839    soc_crg_ic_reset_i_1_n_0
    SLICE_X89Y64         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG_4/O
                         net (fo=8, routed)           0.872     4.415    idelay_clk
    SLICE_X89Y64         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.932     3.482    
    SLICE_X89Y64         FDRE (Hold_fdre_C_D)         0.091     3.573    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.573    
                         arrival time                           3.839    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.249ns (59.298%)  route 0.171ns (40.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.415ns
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG_4/O
                         net (fo=8, routed)           0.601     3.482    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDSE (Prop_fdse_C_Q)         0.148     3.630 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.171     3.801    soc_crg_reset_counter[1]
    SLICE_X88Y64         LUT2 (Prop_lut2_I1_O)        0.101     3.902 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.902    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG_4/O
                         net (fo=8, routed)           0.872     4.415    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.932     3.482    
    SLICE_X88Y64         FDSE (Hold_fdse_C_D)         0.131     3.613    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.613    
                         arrival time                           3.902    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.249ns (58.739%)  route 0.175ns (41.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.415ns
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG_4/O
                         net (fo=8, routed)           0.601     3.482    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDSE (Prop_fdse_C_Q)         0.148     3.630 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.175     3.805    soc_crg_reset_counter[1]
    SLICE_X88Y64         LUT4 (Prop_lut4_I2_O)        0.101     3.906 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.906    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG_4/O
                         net (fo=8, routed)           0.872     4.415    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.932     3.482    
    SLICE_X88Y64         FDSE (Hold_fdse_C_D)         0.131     3.613    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.613    
                         arrival time                           3.906    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.246ns (58.445%)  route 0.175ns (41.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.415ns
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG_4/O
                         net (fo=8, routed)           0.601     3.482    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDSE (Prop_fdse_C_Q)         0.148     3.630 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.175     3.805    soc_crg_reset_counter[1]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.098     3.903 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.903    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG_4/O
                         net (fo=8, routed)           0.872     4.415    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.932     3.482    
    SLICE_X88Y64         FDSE (Hold_fdse_C_D)         0.121     3.603    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.603    
                         arrival time                           3.903    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.823%)  route 0.229ns (64.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.415ns
    Source Clock Delay      (SCD):    3.484ns
    Clock Pessimism Removal (CPR):    0.917ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG_4/O
                         net (fo=8, routed)           0.603     3.484    idelay_clk
    SLICE_X86Y61         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDPE (Prop_fdpe_C_Q)         0.128     3.612 r  FDPE_9/Q
                         net (fo=5, routed)           0.229     3.842    idelay_rst
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG_4/O
                         net (fo=8, routed)           0.872     4.415    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.917     3.497    
    SLICE_X88Y64         FDSE (Hold_fdse_C_S)        -0.045     3.452    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.452    
                         arrival time                           3.842    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.823%)  route 0.229ns (64.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.415ns
    Source Clock Delay      (SCD):    3.484ns
    Clock Pessimism Removal (CPR):    0.917ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG_4/O
                         net (fo=8, routed)           0.603     3.484    idelay_clk
    SLICE_X86Y61         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDPE (Prop_fdpe_C_Q)         0.128     3.612 r  FDPE_9/Q
                         net (fo=5, routed)           0.229     3.842    idelay_rst
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG_4/O
                         net (fo=8, routed)           0.872     4.415    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.917     3.497    
    SLICE_X88Y64         FDSE (Hold_fdse_C_S)        -0.045     3.452    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.452    
                         arrival time                           3.842    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.823%)  route 0.229ns (64.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.415ns
    Source Clock Delay      (SCD):    3.484ns
    Clock Pessimism Removal (CPR):    0.917ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG_4/O
                         net (fo=8, routed)           0.603     3.484    idelay_clk
    SLICE_X86Y61         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDPE (Prop_fdpe_C_Q)         0.128     3.612 r  FDPE_9/Q
                         net (fo=5, routed)           0.229     3.842    idelay_rst
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG_4/O
                         net (fo=8, routed)           0.872     4.415    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.917     3.497    
    SLICE_X88Y64         FDSE (Hold_fdse_C_S)        -0.045     3.452    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.452    
                         arrival time                           3.842    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.823%)  route 0.229ns (64.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.415ns
    Source Clock Delay      (SCD):    3.484ns
    Clock Pessimism Removal (CPR):    0.917ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG_4/O
                         net (fo=8, routed)           0.603     3.484    idelay_clk
    SLICE_X86Y61         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDPE (Prop_fdpe_C_Q)         0.128     3.612 r  FDPE_9/Q
                         net (fo=5, routed)           0.229     3.842    idelay_rst
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG_4/O
                         net (fo=8, routed)           0.872     4.415    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.917     3.497    
    SLICE_X88Y64         FDSE (Hold_fdse_C_S)        -0.045     3.452    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.452    
                         arrival time                           3.842    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.247ns (60.211%)  route 0.163ns (39.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.415ns
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG_4/O
                         net (fo=8, routed)           0.601     3.482    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDSE (Prop_fdse_C_Q)         0.148     3.630 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.108     3.738    soc_crg_reset_counter[3]
    SLICE_X88Y64         LUT4 (Prop_lut4_I3_O)        0.099     3.837 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.056     3.893    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG_4/O
                         net (fo=8, routed)           0.872     4.415    idelay_clk
    SLICE_X88Y64         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.932     3.482    
    SLICE_X88Y64         FDSE (Hold_fdse_C_CE)       -0.016     3.466    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           3.893    
  -------------------------------------------------------------------
                         slack                                  0.426    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X86Y61     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X86Y61     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y64     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y64     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y64     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y64     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y64     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y61     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y61     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y61     FDPE_9/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y61     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y64     soc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y64     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y64     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y64     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y64     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y64     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y61     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y61     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y61     FDPE_9/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y61     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y64     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y64     soc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y64     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y64     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y64     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y64     soc_crg_reset_counter_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_storage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.660ns  (logic 0.580ns (34.941%)  route 1.080ns (65.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.231ns
    Source Clock Delay      (SCD):    10.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG/O
                         net (fo=21312, routed)       1.713    10.662    sys_clk
    SLICE_X72Y53         FDRE                                         r  soc_basesoc_reset_storage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y53         FDRE (Prop_fdre_C_Q)         0.456    11.118 r  soc_basesoc_reset_storage_reg[0]/Q
                         net (fo=4, routed)           1.080    12.198    soc_basesoc_reset_storage_reg_n_0_[0]
    SLICE_X70Y52         LUT3 (Prop_lut3_I1_O)        0.124    12.322 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000    12.322    soc_crg_reset
    SLICE_X70Y52         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898     5.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100     5.420 r  clk100_inst/O
                         net (fo=9, routed)           1.811     7.231    soc_crg_clkin
    SLICE_X70Y52         FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_re_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    3.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG/O
                         net (fo=21312, routed)       0.567     3.448    sys_clk
    SLICE_X71Y52         FDRE                                         r  soc_basesoc_reset_re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y52         FDRE (Prop_fdre_C_Q)         0.141     3.589 r  soc_basesoc_reset_re_reg/Q
                         net (fo=2, routed)           0.099     3.689    soc_basesoc_reset_re
    SLICE_X70Y52         LUT3 (Prop_lut3_I0_O)        0.045     3.734 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     3.734    soc_crg_reset
    SLICE_X70Y52         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           1.009     3.248    soc_crg_clkin
    SLICE_X70Y52         FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.996ns  (logic 0.124ns (3.103%)  route 3.872ns (96.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.331     3.331    PLLE2_ADV_n_8
    SLICE_X86Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.455 f  FDPE_i_1/O
                         net (fo=4, routed)           0.542     3.996    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y60         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898     5.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100     5.420 r  clk100_inst/O
                         net (fo=9, routed)           0.837     6.257    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.340 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.258    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.349 r  BUFG/O
                         net (fo=21312, routed)       1.607     9.957    sys_clk
    SLICE_X86Y60         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.996ns  (logic 0.124ns (3.103%)  route 3.872ns (96.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.331     3.331    PLLE2_ADV_n_8
    SLICE_X86Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.455 f  FDPE_i_1/O
                         net (fo=4, routed)           0.542     3.996    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y60         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898     5.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100     5.420 r  clk100_inst/O
                         net (fo=9, routed)           0.837     6.257    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.340 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.258    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.349 r  BUFG/O
                         net (fo=21312, routed)       1.607     9.957    sys_clk
    SLICE_X86Y60         FDPE                                         r  FDPE_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.694ns  (logic 0.045ns (2.656%)  route 1.649ns (97.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.463     1.463    PLLE2_ADV_n_8
    SLICE_X86Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.508 f  FDPE_i_1/O
                         net (fo=4, routed)           0.187     1.694    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y60         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG/O
                         net (fo=21312, routed)       0.875     4.418    sys_clk
    SLICE_X86Y60         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.694ns  (logic 0.045ns (2.656%)  route 1.649ns (97.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.463     1.463    PLLE2_ADV_n_8
    SLICE_X86Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.508 f  FDPE_i_1/O
                         net (fo=4, routed)           0.187     1.694    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y60         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG/O
                         net (fo=21312, routed)       0.875     4.418    sys_clk
    SLICE_X86Y60         FDPE                                         r  FDPE_1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.849ns
    Source Clock Delay      (SCD):    10.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG/O
                         net (fo=21312, routed)       1.621    10.570    sys_clk
    SLICE_X55Y59         FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456    11.026 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.190    11.216    soc_builder_regs0
    SLICE_X55Y59         FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898     5.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100     5.420 r  clk100_inst/O
                         net (fo=9, routed)           0.837     6.257    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.340 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.258    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.349 r  BUFG/O
                         net (fo=21312, routed)       1.499     9.849    sys_clk
    SLICE_X55Y59         FDRE                                         r  soc_builder_regs1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.374ns
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG/O
                         net (fo=21312, routed)       0.561     3.442    sys_clk
    SLICE_X55Y59         FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.141     3.583 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.056     3.639    soc_builder_regs0
    SLICE_X55Y59         FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG/O
                         net (fo=21312, routed)       0.831     4.374    sys_clk
    SLICE_X55Y59         FDRE                                         r  soc_builder_regs1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout4

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.136ns  (logic 0.124ns (2.998%)  route 4.012ns (97.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.331     3.331    PLLE2_ADV_n_8
    SLICE_X86Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.455 f  FDPE_i_1/O
                         net (fo=4, routed)           0.682     4.136    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y61         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898     5.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100     5.420 r  clk100_inst/O
                         net (fo=9, routed)           0.837     6.257    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     6.340 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     8.258    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.349 r  BUFG_4/O
                         net (fo=8, routed)           1.606     9.956    idelay_clk
    SLICE_X86Y61         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.136ns  (logic 0.124ns (2.998%)  route 4.012ns (97.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.331     3.331    PLLE2_ADV_n_8
    SLICE_X86Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.455 f  FDPE_i_1/O
                         net (fo=4, routed)           0.682     4.136    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y61         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898     5.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100     5.420 r  clk100_inst/O
                         net (fo=9, routed)           0.837     6.257    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     6.340 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     8.258    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.349 r  BUFG_4/O
                         net (fo=8, routed)           1.606     9.956    idelay_clk
    SLICE_X86Y61         FDPE                                         r  FDPE_9/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.749ns  (logic 0.045ns (2.573%)  route 1.704ns (97.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.463     1.463    PLLE2_ADV_n_8
    SLICE_X86Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.508 f  FDPE_i_1/O
                         net (fo=4, routed)           0.242     1.749    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y61         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG_4/O
                         net (fo=8, routed)           0.875     4.418    idelay_clk
    SLICE_X86Y61         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.749ns  (logic 0.045ns (2.573%)  route 1.704ns (97.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.463     1.463    PLLE2_ADV_n_8
    SLICE_X86Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.508 f  FDPE_i_1/O
                         net (fo=4, routed)           0.242     1.749    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y61         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG_4/O
                         net (fo=8, routed)           0.875     4.418    idelay_clk
    SLICE_X86Y61         FDPE                                         r  FDPE_9/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059    10.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124    10.785 f  clk100_inst/O
                         net (fo=9, routed)           0.967    11.752    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    11.840 f  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.014    11.854    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     2.193 r  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.005     2.198    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_chaser_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.280ns  (logic 4.406ns (47.475%)  route 4.874ns (52.525%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG/O
                         net (fo=21312, routed)       1.628    10.577    sys_clk
    SLICE_X60Y53         FDRE                                         r  soc_chaser_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.518    11.095 r  soc_chaser_reg[0]/Q
                         net (fo=2, routed)           0.824    11.919    soc_chaser[0]
    SLICE_X65Y53         LUT3 (Prop_lut3_I1_O)        0.150    12.069 r  user_led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.050    16.119    user_led0_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.738    19.857 r  user_led0_OBUF_inst/O
                         net (fo=0)                   0.000    19.857    user_led0
    H5                                                                r  user_led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.178ns  (logic 4.091ns (44.569%)  route 5.087ns (55.431%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG/O
                         net (fo=21312, routed)       1.631    10.580    sys_clk
    SLICE_X68Y53         FDRE                                         r  soc_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y53         FDRE (Prop_fdre_C_Q)         0.456    11.036 r  soc_storage_reg[1]/Q
                         net (fo=2, routed)           1.086    12.122    soc_storage[1]
    SLICE_X60Y53         LUT3 (Prop_lut3_I0_O)        0.124    12.246 r  user_led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.001    16.247    user_led1_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    19.758 r  user_led1_OBUF_inst/O
                         net (fo=0)                   0.000    19.758    user_led1
    J5                                                                r  user_led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            serial_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.169ns  (logic 3.979ns (43.390%)  route 5.191ns (56.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG/O
                         net (fo=21312, routed)       1.627    10.576    sys_clk
    SLICE_X61Y57         FDSE                                         r  serial_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDSE (Prop_fdse_C_Q)         0.456    11.032 r  serial_tx_reg/Q
                         net (fo=1, routed)           5.191    16.222    serial_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    19.745 r  serial_tx_OBUF_inst/O
                         net (fo=0)                   0.000    19.745    serial_tx
    D10                                                               r  serial_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_chaser_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.888ns  (logic 4.446ns (50.029%)  route 4.441ns (49.971%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG/O
                         net (fo=21312, routed)       1.628    10.577    sys_clk
    SLICE_X60Y53         FDRE                                         r  soc_chaser_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.518    11.095 r  soc_chaser_reg[2]/Q
                         net (fo=2, routed)           1.298    12.392    soc_chaser[2]
    SLICE_X60Y53         LUT3 (Prop_lut3_I1_O)        0.150    12.542 r  user_led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.144    15.686    user_led2_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.778    19.464 r  user_led2_OBUF_inst/O
                         net (fo=0)                   0.000    19.464    user_led2
    T9                                                                r  user_led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.501ns  (logic 4.157ns (48.901%)  route 4.344ns (51.099%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG/O
                         net (fo=21312, routed)       1.631    10.580    sys_clk
    SLICE_X65Y53         FDRE                                         r  soc_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.456    11.036 r  soc_mode_reg/Q
                         net (fo=5, routed)           0.925    11.961    soc_mode
    SLICE_X60Y53         LUT3 (Prop_lut3_I2_O)        0.124    12.085 r  user_led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.419    15.503    user_led3_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    19.080 r  user_led3_OBUF_inst/O
                         net (fo=0)                   0.000    19.080    user_led3
    T10                                                               r  user_led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.315ns  (logic 3.921ns (53.602%)  route 3.394ns (46.398%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG/O
                         net (fo=21312, routed)       1.728    10.677    sys_clk
    SLICE_X87Y59         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.456    11.133 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          3.393    14.526    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.628 r  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001    15.629    IOBUF_2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.992 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000    17.992    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.166ns  (logic 3.921ns (54.717%)  route 3.245ns (45.283%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG/O
                         net (fo=21312, routed)       1.728    10.677    sys_clk
    SLICE_X87Y59         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.456    11.133 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          3.244    14.377    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.479 r  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001    15.480    IOBUF_5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.843 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000    17.843    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.014ns  (logic 3.921ns (55.905%)  route 3.093ns (44.095%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG/O
                         net (fo=21312, routed)       1.728    10.677    sys_clk
    SLICE_X87Y59         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.456    11.133 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          3.092    14.224    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.326 r  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001    15.327    IOBUF_1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.690 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000    17.690    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.720ns  (logic 3.921ns (58.345%)  route 2.799ns (41.655%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG/O
                         net (fo=21312, routed)       1.728    10.677    sys_clk
    SLICE_X87Y59         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.456    11.133 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.798    13.931    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.033 r  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001    15.034    IOBUF_4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.397 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000    17.397    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.568ns  (logic 3.921ns (59.697%)  route 2.647ns (40.303%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG/O
                         net (fo=21312, routed)       1.728    10.677    sys_clk
    SLICE_X87Y59         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.456    11.133 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.646    13.779    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    14.881 r  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001    14.882    IOBUF/T
    K5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.245 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000    17.245    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.292ns  (logic 0.716ns (55.413%)  route 0.576ns (44.587%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG/O
                         net (fo=21312, routed)       0.604     3.485    sys_clk
    SLICE_X87Y59         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     3.626 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.575     4.202    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.552 f  OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     4.553    IOBUF_13/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     4.778 r  IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000     4.778    ddram_dq[13]
    T3                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.343ns  (logic 0.731ns (54.405%)  route 0.612ns (45.595%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG/O
                         net (fo=21312, routed)       0.604     3.485    sys_clk
    SLICE_X87Y59         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     3.626 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.611     4.238    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.588 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     4.589    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     4.828 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     4.828    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.343ns  (logic 0.731ns (54.415%)  route 0.612ns (45.585%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG/O
                         net (fo=21312, routed)       0.604     3.485    sys_clk
    SLICE_X87Y59         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     3.626 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.611     4.238    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.588 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     4.589    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     4.828 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     4.828    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.353ns  (logic 0.721ns (53.272%)  route 0.632ns (46.728%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG/O
                         net (fo=21312, routed)       0.604     3.485    sys_clk
    SLICE_X87Y59         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     3.626 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.631     4.258    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y76         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.608 f  OSERDESE2_38/TQ
                         net (fo=1, routed)           0.001     4.609    IOBUF_9/T
    T5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.230     4.838 r  IOBUF_9/OBUFT/O
                         net (fo=1, unset)            0.000     4.838    ddram_dq[9]
    T5                                                                r  ddram_dq[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.397ns  (logic 0.741ns (53.065%)  route 0.656ns (46.935%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG/O
                         net (fo=21312, routed)       0.604     3.485    sys_clk
    SLICE_X87Y59         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     3.626 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.655     4.281    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y79         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.631 f  OSERDESE2_37/TQ
                         net (fo=1, routed)           0.001     4.632    IOBUF_8/T
    V4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.250     4.882 r  IOBUF_8/OBUFT/O
                         net (fo=1, unset)            0.000     4.882    ddram_dq[8]
    V4                                                                r  ddram_dq[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.427ns  (logic 0.715ns (50.120%)  route 0.712ns (49.880%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG/O
                         net (fo=21312, routed)       0.604     3.485    sys_clk
    SLICE_X87Y59         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     3.626 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.711     4.337    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.687 f  OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001     4.688    IOBUF_15/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.224     4.912 r  IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000     4.912    ddram_dq[15]
    R3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.450ns  (logic 0.730ns (50.316%)  route 0.720ns (49.684%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG/O
                         net (fo=21312, routed)       0.604     3.485    sys_clk
    SLICE_X87Y59         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     3.626 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.719     4.346    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.696 f  OSERDESE2_40/TQ
                         net (fo=1, routed)           0.001     4.697    IOBUF_11/T
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.239     4.936 r  IOBUF_11/OBUFT/O
                         net (fo=1, unset)            0.000     4.936    ddram_dq[11]
    V5                                                                r  ddram_dq[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.492ns  (logic 0.696ns (46.621%)  route 0.796ns (53.379%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG/O
                         net (fo=21312, routed)       0.604     3.485    sys_clk
    SLICE_X87Y59         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     3.626 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.795     4.422    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.772 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.773    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     4.977 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     4.977    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.504ns  (logic 0.708ns (47.044%)  route 0.796ns (52.956%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG/O
                         net (fo=21312, routed)       0.604     3.485    sys_clk
    SLICE_X87Y59         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     3.626 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.795     4.422    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.772 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.773    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     4.989 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     4.989    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.581ns  (logic 0.735ns (46.499%)  route 0.846ns (53.501%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG/O
                         net (fo=21312, routed)       0.604     3.485    sys_clk
    SLICE_X87Y59         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     3.626 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.845     4.471    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y83         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.821 f  OSERDESE2_43/TQ
                         net (fo=1, routed)           0.001     4.822    IOBUF_14/T
    U3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.244     5.066 r  IOBUF_14/OBUFT/O
                         net (fo=1, unset)            0.000     5.066    ddram_dq[14]
    U3                                                                r  ddram_dq[14] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.667ns  (logic 3.640ns (41.994%)  route 5.027ns (58.006%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059    25.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124    25.785 f  clk100_inst/O
                         net (fo=9, routed)           0.967    26.752    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    26.840 f  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    28.852    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    28.948 f  BUFG_1/O
                         net (fo=1, routed)           3.015    31.963    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         3.544    35.507 f  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000    35.507    eth_ref_clk
    G18                                                               f  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.270ns (47.265%)  route 1.417ns (52.735%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG_1/O
                         net (fo=1, routed)           0.754     3.636    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         1.244     4.881 r  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000     4.881    eth_ref_clk
    G18                                                               r  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout2
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG_2/O
                         net (fo=75, routed)          1.736    10.684    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.236 r  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001    11.237    IOBUF_5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.600 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000    13.600    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG_2/O
                         net (fo=75, routed)          1.735    10.683    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.235 r  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001    11.236    IOBUF_1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.599 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000    13.599    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG_2/O
                         net (fo=75, routed)          1.735    10.683    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.235 r  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001    11.236    IOBUF_2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.599 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000    13.599    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG_2/O
                         net (fo=75, routed)          1.734    10.682    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.234 r  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001    11.235    IOBUF_4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.598 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000    13.598    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG_2/O
                         net (fo=75, routed)          1.734    10.682    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.234 r  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001    11.235    IOBUF_7/T
    M2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.598 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000    13.598    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG_2/O
                         net (fo=75, routed)          1.733    10.681    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.233 r  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001    11.234    IOBUF/T
    K5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.597 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000    13.597    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG_2/O
                         net (fo=75, routed)          1.733    10.681    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.233 r  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001    11.234    IOBUF_3/T
    L6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.597 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000    13.597    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG_2/O
                         net (fo=75, routed)          1.733    10.681    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.233 r  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001    11.234    IOBUF_6/T
    L4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.597 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000    13.597    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_41/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG_2/O
                         net (fo=75, routed)          1.730    10.678    sys4x_clk
    OLOGIC_X1Y85         OSERDESE2                                    r  OSERDESE2_41/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.230 r  OSERDESE2_41/TQ
                         net (fo=1, routed)           0.001    11.231    IOBUF_12/T
    V1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.594 r  IOBUF_12/OBUFT/O
                         net (fo=1, unset)            0.000    13.594    ddram_dq[12]
    V1                                                                r  ddram_dq[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_39/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     5.661    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  clk100_inst/O
                         net (fo=9, routed)           0.967     6.752    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.840 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     8.852    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.948 r  BUFG_2/O
                         net (fo=75, routed)          1.729    10.677    sys4x_clk
    OLOGIC_X1Y84         OSERDESE2                                    r  OSERDESE2_39/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.229 r  OSERDESE2_39/TQ
                         net (fo=1, routed)           0.001    11.230    IOBUF_10/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.593 r  IOBUF_10/OBUFT/O
                         net (fo=1, unset)            0.000    13.593    ddram_dq[10]
    U4                                                                r  ddram_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.377ns (99.736%)  route 0.001ns (0.264%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.477    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.669 f  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     3.670    IOBUF/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.185     3.856 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     3.856    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.477    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.669 f  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001     3.670    IOBUF_3/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     3.867 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000     3.867    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.388ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG_2/O
                         net (fo=75, routed)          0.597     3.478    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.670 f  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     3.671    IOBUF_1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.196     3.867 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     3.867    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG_2/O
                         net (fo=75, routed)          0.597     3.478    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.670 f  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     3.671    IOBUF_2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     3.868 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     3.868    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.390ns (99.744%)  route 0.001ns (0.256%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.477    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.669 f  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     3.670    IOBUF_6/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.198     3.868 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000     3.868    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.393ns (99.746%)  route 0.001ns (0.254%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.477    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.669 f  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     3.670    IOBUF_4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.201     3.871 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000     3.871    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.477    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.669 f  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     3.670    IOBUF_7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.205     3.876 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     3.876    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.398ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG_2/O
                         net (fo=75, routed)          0.598     3.479    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.671 f  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     3.672    IOBUF_5/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.206     3.878 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     3.878    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_44/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.416ns (99.760%)  route 0.001ns (0.240%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG_2/O
                         net (fo=75, routed)          0.590     3.471    sys4x_clk
    OLOGIC_X1Y78         OSERDESE2                                    r  OSERDESE2_44/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.663 f  OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001     3.664    IOBUF_15/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.224     3.888 r  IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000     3.888    ddram_dq[15]
    R3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_42/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.417ns (99.761%)  route 0.001ns (0.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG_2/O
                         net (fo=75, routed)          0.590     3.471    sys4x_clk
    OLOGIC_X1Y77         OSERDESE2                                    r  OSERDESE2_42/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.663 f  OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     3.664    IOBUF_13/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     3.890 r  IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000     3.890    ddram_dq[13]
    T3                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout3
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     7.744    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     7.868 r  clk100_inst/O
                         net (fo=9, routed)           0.967     8.835    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     8.923 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    10.936    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.032 r  BUFG_3/O
                         net (fo=2, routed)           1.734    12.765    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    13.317 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    13.318    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    15.681 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    15.681    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     7.744    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     7.868 r  clk100_inst/O
                         net (fo=9, routed)           0.967     8.835    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     8.923 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    10.936    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.032 r  BUFG_3/O
                         net (fo=2, routed)           1.734    12.765    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    13.317 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    13.318    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    15.680 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    15.680    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     7.744    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     7.868 r  clk100_inst/O
                         net (fo=9, routed)           0.967     8.835    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     8.923 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    10.936    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.032 r  BUFG_3/O
                         net (fo=2, routed)           1.727    12.758    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    13.310 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    13.311    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    15.674 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    15.674    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     7.744    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     7.868 r  clk100_inst/O
                         net (fo=9, routed)           0.967     8.835    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     8.923 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    10.936    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.032 r  BUFG_3/O
                         net (fo=2, routed)           1.727    12.758    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    13.310 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    13.311    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    15.673 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    15.673    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.748%)  route 0.001ns (0.252%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     3.735    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     3.780 r  clk100_inst/O
                         net (fo=9, routed)           0.446     4.226    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.276 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     4.939    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.965 r  BUFG_3/O
                         net (fo=2, routed)           0.596     5.561    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     5.753 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     5.754    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     5.958 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     5.958    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.409ns (99.756%)  route 0.001ns (0.244%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     3.735    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     3.780 r  clk100_inst/O
                         net (fo=9, routed)           0.446     4.226    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.276 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     4.939    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.965 r  BUFG_3/O
                         net (fo=2, routed)           0.596     5.561    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     5.753 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     5.754    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     5.970 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     5.970    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     3.735    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     3.780 r  clk100_inst/O
                         net (fo=9, routed)           0.446     4.226    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.276 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     4.939    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.965 r  BUFG_3/O
                         net (fo=2, routed)           0.593     5.558    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     5.750 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     5.751    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     5.990 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     5.990    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     3.735    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     3.780 r  clk100_inst/O
                         net (fo=9, routed)           0.446     4.226    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.276 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     4.939    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.965 r  BUFG_3/O
                         net (fo=2, routed)           0.593     5.558    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     5.750 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     5.751    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     5.991 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     5.991    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout4
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.517ns  (logic 0.096ns (2.730%)  route 3.421ns (97.270%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100 (IN)
                         net (fo=0)                   0.000     2.500    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.059     8.161    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.124     8.285 f  clk100_inst/O
                         net (fo=9, routed)           0.967     9.252    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     9.340 f  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012    11.352    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.448 f  BUFG_4/O
                         net (fo=8, routed)           1.408    12.857    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.193ns  (logic 0.026ns (2.179%)  route 1.167ns (97.821%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.732     1.652    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  clk100_inst/O
                         net (fo=9, routed)           0.446     2.143    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.193 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     2.856    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.882 r  BUFG_4/O
                         net (fo=8, routed)           0.505     3.386    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.556ns  (logic 1.631ns (29.358%)  route 3.925ns (70.642%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           3.925     5.432    cpu_reset_IBUF
    SLICE_X70Y52         LUT3 (Prop_lut3_I2_O)        0.124     5.556 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     5.556    soc_crg_reset
    SLICE_X70Y52         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898     5.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100     5.420 r  clk100_inst/O
                         net (fo=9, routed)           1.811     7.231    soc_crg_clkin
    SLICE_X70Y52         FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.048ns  (logic 0.320ns (15.616%)  route 1.728ns (84.384%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           1.728     2.003    cpu_reset_IBUF
    SLICE_X70Y52         LUT3 (Prop_lut3_I2_O)        0.045     2.048 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     2.048    soc_crg_reset
    SLICE_X70Y52         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           1.009     3.248    soc_crg_clkin
    SLICE_X70Y52         FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_rx
                            (input port)
  Destination:            soc_builder_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.734ns  (logic 1.526ns (19.737%)  route 6.207ns (80.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        9.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  serial_rx (IN)
                         net (fo=0)                   0.000     0.000    serial_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  serial_rx_IBUF_inst/O
                         net (fo=1, routed)           6.207     7.734    serial_rx_IBUF
    SLICE_X55Y59         FDRE                                         r  soc_builder_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898     5.320    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100     5.420 r  clk100_inst/O
                         net (fo=9, routed)           0.837     6.257    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.340 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.258    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.349 r  BUFG/O
                         net (fo=21312, routed)       1.499     9.849    sys_clk
    SLICE_X55Y59         FDRE                                         r  soc_builder_regs0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_rx
                            (input port)
  Destination:            soc_builder_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.955ns  (logic 0.294ns (9.941%)  route 2.661ns (90.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  serial_rx (IN)
                         net (fo=0)                   0.000     0.000    serial_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  serial_rx_IBUF_inst/O
                         net (fo=1, routed)           2.661     2.955    serial_rx_IBUF
    SLICE_X55Y59         FDRE                                         r  soc_builder_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     2.183    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     2.239 r  clk100_inst/O
                         net (fo=9, routed)           0.506     2.745    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.798 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.514    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.543 r  BUFG/O
                         net (fo=21312, routed)       0.831     4.374    sys_clk
    SLICE_X55Y59         FDRE                                         r  soc_builder_regs0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout2

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[8]
                            (input port)
  Destination:            ISERDESE2_8/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.744ns  (logic 1.744ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        9.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.926ns = ( 14.093 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  ddram_dq[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_8/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  IOBUF_8/IBUF/O
                         net (fo=1, routed)           0.000     0.929    soc_a7ddrphy_dq_i_nodelay8
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.744 r  IDELAYE2_8/DATAOUT
                         net (fo=1, routed)           0.000     1.744    soc_a7ddrphy_dq_i_delayed8
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898     9.487    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100     9.587 f  clk100_inst/O
                         net (fo=9, routed)           0.837    10.424    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.507 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.425    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.516 f  BUFG_2/O
                         net (fo=75, routed)          1.577    14.093    sys4x_clk
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[10]
                            (input port)
  Destination:            ISERDESE2_10/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.743ns  (logic 1.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        9.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.932ns = ( 14.099 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  ddram_dq[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_10/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.928     0.928 r  IOBUF_10/IBUF/O
                         net (fo=1, routed)           0.000     0.928    soc_a7ddrphy_dq_i_nodelay10
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.743 r  IDELAYE2_10/DATAOUT
                         net (fo=1, routed)           0.000     1.743    soc_a7ddrphy_dq_i_delayed10
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898     9.487    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100     9.587 f  clk100_inst/O
                         net (fo=9, routed)           0.837    10.424    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.507 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.425    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.516 f  BUFG_2/O
                         net (fo=75, routed)          1.583    14.099    sys4x_clk
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[14]
                            (input port)
  Destination:            ISERDESE2_14/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.738ns  (logic 1.738ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        9.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.932ns = ( 14.099 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ddram_dq[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_14/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.923     0.923 r  IOBUF_14/IBUF/O
                         net (fo=1, routed)           0.000     0.923    soc_a7ddrphy_dq_i_nodelay14
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.738 r  IDELAYE2_14/DATAOUT
                         net (fo=1, routed)           0.000     1.738    soc_a7ddrphy_dq_i_delayed14
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898     9.487    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100     9.587 f  clk100_inst/O
                         net (fo=9, routed)           0.837    10.424    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.507 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.425    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.516 f  BUFG_2/O
                         net (fo=75, routed)          1.583    14.099    sys4x_clk
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[12]
                            (input port)
  Destination:            ISERDESE2_12/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        9.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.933ns = ( 14.100 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  ddram_dq[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_12/IO
    V1                   IBUF (Prop_ibuf_I_O)         0.921     0.921 r  IOBUF_12/IBUF/O
                         net (fo=1, routed)           0.000     0.921    soc_a7ddrphy_dq_i_nodelay12
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.736 r  IDELAYE2_12/DATAOUT
                         net (fo=1, routed)           0.000     1.736    soc_a7ddrphy_dq_i_delayed12
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898     9.487    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100     9.587 f  clk100_inst/O
                         net (fo=9, routed)           0.837    10.424    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.507 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.425    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.516 f  BUFG_2/O
                         net (fo=75, routed)          1.584    14.100    sys4x_clk
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[11]
                            (input port)
  Destination:            ISERDESE2_11/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.733ns  (logic 1.733ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        9.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.926ns = ( 14.093 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  ddram_dq[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_11/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.918     0.918 r  IOBUF_11/IBUF/O
                         net (fo=1, routed)           0.000     0.918    soc_a7ddrphy_dq_i_nodelay11
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.733 r  IDELAYE2_11/DATAOUT
                         net (fo=1, routed)           0.000     1.733    soc_a7ddrphy_dq_i_delayed11
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898     9.487    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100     9.587 f  clk100_inst/O
                         net (fo=9, routed)           0.837    10.424    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.507 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.425    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.516 f  BUFG_2/O
                         net (fo=75, routed)          1.577    14.093    sys4x_clk
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[9]
                            (input port)
  Destination:            ISERDESE2_9/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.724ns  (logic 1.724ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        9.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.923ns = ( 14.090 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ddram_dq[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_9/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.909     0.909 r  IOBUF_9/IBUF/O
                         net (fo=1, routed)           0.000     0.909    soc_a7ddrphy_dq_i_nodelay9
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.724 r  IDELAYE2_9/DATAOUT
                         net (fo=1, routed)           0.000     1.724    soc_a7ddrphy_dq_i_delayed9
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898     9.487    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100     9.587 f  clk100_inst/O
                         net (fo=9, routed)           0.837    10.424    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.507 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.425    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.516 f  BUFG_2/O
                         net (fo=75, routed)          1.574    14.090    sys4x_clk
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.719ns  (logic 1.719ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        9.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.925ns = ( 14.092 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.904     0.904 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.904    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.719 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     1.719    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898     9.487    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100     9.587 f  clk100_inst/O
                         net (fo=9, routed)           0.837    10.424    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.507 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.425    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.516 f  BUFG_2/O
                         net (fo=75, routed)          1.576    14.092    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 1.718ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        9.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.925ns = ( 14.092 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.903    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.718 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     1.718    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898     9.487    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100     9.587 f  clk100_inst/O
                         net (fo=9, routed)           0.837    10.424    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.507 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.425    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.516 f  BUFG_2/O
                         net (fo=75, routed)          1.576    14.092    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        9.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.938ns = ( 14.105 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898     9.487    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100     9.587 f  clk100_inst/O
                         net (fo=9, routed)           0.837    10.424    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.507 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.425    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.516 f  BUFG_2/O
                         net (fo=75, routed)          1.589    14.105    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        9.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.936ns = ( 14.103 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.898     9.487    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.100     9.587 f  clk100_inst/O
                         net (fo=9, routed)           0.837    10.424    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.507 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.425    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.516 f  BUFG_2/O
                         net (fo=75, routed)          1.587    14.103    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[0]
                            (input port)
  Destination:            ISERDESE2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.572ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 8.580 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  ddram_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF/IO
    K5                   IBUF (Prop_ibuf_I_O)         0.329     0.329 r  IOBUF/IBUF/O
                         net (fo=1, routed)           0.000     0.329    soc_a7ddrphy_dq_i_nodelay0
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.572 r  IDELAYE2/DATAOUT
                         net (fo=1, routed)           0.000     0.572    soc_a7ddrphy_dq_i_delayed0
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     6.350    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     6.406 f  clk100_inst/O
                         net (fo=9, routed)           0.506     6.912    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     6.965 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.681    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.710 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.580    sys4x_clk
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[1]
                            (input port)
  Destination:            ISERDESE2_1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.582ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 8.581 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  ddram_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_1/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.339     0.339 r  IOBUF_1/IBUF/O
                         net (fo=1, routed)           0.000     0.339    soc_a7ddrphy_dq_i_nodelay1
    IDELAY_X1Y95         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.582 r  IDELAYE2_1/DATAOUT
                         net (fo=1, routed)           0.000     0.582    soc_a7ddrphy_dq_i_delayed1
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     6.350    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     6.406 f  clk100_inst/O
                         net (fo=9, routed)           0.506     6.912    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     6.965 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.681    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.710 f  BUFG_2/O
                         net (fo=75, routed)          0.872     8.581    sys4x_clk
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[2]
                            (input port)
  Destination:            ISERDESE2_2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 8.581 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  ddram_dq[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_2/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_2/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay2
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_2/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed2
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     6.350    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     6.406 f  clk100_inst/O
                         net (fo=9, routed)           0.506     6.912    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     6.965 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.681    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.710 f  BUFG_2/O
                         net (fo=75, routed)          0.872     8.581    sys4x_clk
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[3]
                            (input port)
  Destination:            ISERDESE2_3/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 8.580 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  ddram_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_3/IO
    L6                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_3/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay3
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_3/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed3
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     6.350    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     6.406 f  clk100_inst/O
                         net (fo=9, routed)           0.506     6.912    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     6.965 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.681    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.710 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.580    sys4x_clk
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[6]
                            (input port)
  Destination:            ISERDESE2_6/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.584ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 8.580 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  ddram_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    L4                   IBUF (Prop_ibuf_I_O)         0.341     0.341 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.000     0.341    soc_a7ddrphy_dq_i_nodelay6
    IDELAY_X1Y89         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.584 r  IDELAYE2_6/DATAOUT
                         net (fo=1, routed)           0.000     0.584    soc_a7ddrphy_dq_i_delayed6
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     6.350    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     6.406 f  clk100_inst/O
                         net (fo=9, routed)           0.506     6.912    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     6.965 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.681    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.710 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.580    sys4x_clk
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[4]
                            (input port)
  Destination:            ISERDESE2_4/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.587ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 8.580 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  ddram_dq[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_4/IO
    M3                   IBUF (Prop_ibuf_I_O)         0.344     0.344 r  IOBUF_4/IBUF/O
                         net (fo=1, routed)           0.000     0.344    soc_a7ddrphy_dq_i_nodelay4
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.587 r  IDELAYE2_4/DATAOUT
                         net (fo=1, routed)           0.000     0.587    soc_a7ddrphy_dq_i_delayed4
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     6.350    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     6.406 f  clk100_inst/O
                         net (fo=9, routed)           0.506     6.912    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     6.965 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.681    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.710 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.580    sys4x_clk
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 8.580 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     6.350    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     6.406 f  clk100_inst/O
                         net (fo=9, routed)           0.506     6.912    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     6.965 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.681    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.710 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.580    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 8.582 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     6.350    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     6.406 f  clk100_inst/O
                         net (fo=9, routed)           0.506     6.912    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     6.965 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.681    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.710 f  BUFG_2/O
                         net (fo=75, routed)          0.873     8.582    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.611ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 8.572 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.368     0.368 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.368    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.611 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     0.611    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     6.350    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     6.406 f  clk100_inst/O
                         net (fo=9, routed)           0.506     6.912    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     6.965 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.681    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.710 f  BUFG_2/O
                         net (fo=75, routed)          0.863     8.572    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 8.572 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.369    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.612 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     0.612    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.018     6.350    clk100_IBUF_BUFG
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.056     6.406 f  clk100_inst/O
                         net (fo=9, routed)           0.506     6.912    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     6.965 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.681    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.710 f  BUFG_2/O
                         net (fo=75, routed)          0.863     8.572    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)





