<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations><gtr:collaborator url="http://gtr.rcuk.ac.uk:80/organisation/33952E5D-60ED-4D33-8638-669D9CFF6674"><gtr:id>33952E5D-60ED-4D33-8638-669D9CFF6674</gtr:id><gtr:name>Swiss Federal Institute of Technology (ETH), Zurich</gtr:name></gtr:collaborator></gtr:collaborations><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/68D0E3C9-9246-4CFC-B5E9-48584CF82993"><gtr:id>68D0E3C9-9246-4CFC-B5E9-48584CF82993</gtr:id><gtr:name>University of Manchester</gtr:name><gtr:department>Electrical and Electronic Engineering</gtr:department><gtr:address><gtr:line1>Oxford Road</gtr:line1><gtr:city>Manchester</gtr:city><gtr:postCode>M13 9PL</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/68D0E3C9-9246-4CFC-B5E9-48584CF82993"><gtr:id>68D0E3C9-9246-4CFC-B5E9-48584CF82993</gtr:id><gtr:name>University of Manchester</gtr:name><gtr:address><gtr:line1>Oxford Road</gtr:line1><gtr:city>Manchester</gtr:city><gtr:postCode>M13 9PL</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/33952E5D-60ED-4D33-8638-669D9CFF6674"><gtr:id>33952E5D-60ED-4D33-8638-669D9CFF6674</gtr:id><gtr:name>Swiss Federal Institute of Technology (ETH), Zurich</gtr:name><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/87B3E2C0-B3CE-4306-BC0A-60DD2C774AD7"><gtr:id>87B3E2C0-B3CE-4306-BC0A-60DD2C774AD7</gtr:id><gtr:firstName>Alexey</gtr:firstName><gtr:surname>Lopich</gtr:surname><gtr:roles><gtr:role><gtr:name>RESEARCHER_COI</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/9EFDC7CD-A1C6-4236-8125-C91600AAC291"><gtr:id>9EFDC7CD-A1C6-4236-8125-C91600AAC291</gtr:id><gtr:firstName>Piotr</gtr:firstName><gtr:surname>Dudek</gtr:surname><gtr:orcidId>0000-0002-6511-6165</gtr:orcidId><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FH017453%2F1"><gtr:id>3B7F13E6-49F7-4D7C-B9CD-59D361971FD8</gtr:id><gtr:title>Fine-Grain Parallel Cellular Processor Arrays in 3D Silicon Technologies</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/H017453/1</gtr:grantReference><gtr:abstractText>The topic of this proposal is the design of silicon microelectronic circuits that integrate thousands of simple processing cores on a single chip. In particular we will investigate circuits that integrate image sensing and image processing capabilities in a single device. These devices, sometimes called 'vision chips', perform processing using massively parallel cellular processor array architectures. High computational performance and low power consumption of such devices make them uniquely suitable for applications in embedded real-time computer vision applications such as autonomous robots, industrial machine vision, automotive security and driver assistance, interactive toys, visual prosthesis, etc. During the course of the proposed research we will develop novel vision chip circuits and architectures suitable for implementation in emerging microelectronic fabrication technologies, in particular, using 3D integrated (multi-layer stacked die) devices. We will verify our ideas via fabrication of integrated circuit prototypes and by demonstrating their computational capabilities in realistic applications.</gtr:abstractText><gtr:fund><gtr:end>2013-03-31</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2009-10-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>542035</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs><gtr:collaborationOutput><gtr:collaboratingOrganisation>Swiss Federal Institute of Technology Zurich (Eidgen?ssische Technische Hochschule Z?rich ETH)</gtr:collaboratingOrganisation><gtr:country>Switzerland, Swiss Confederation</gtr:country><gtr:description>ETH Zurich</gtr:description><gtr:id>18E4F56C-7BD2-4D53-BFB9-8E3D78F99AEA</gtr:id><gtr:impact>Research papers on applications of vision sensors</gtr:impact><gtr:partnerContribution>Expertise on vision algorithms, development of software</gtr:partnerContribution><gtr:piContribution>We provide expertise and vision sensors hardware</gtr:piContribution><gtr:sector>Academic/University</gtr:sector><gtr:start>2015-01-01</gtr:start></gtr:collaborationOutput></gtr:collaborationOutputs><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>We have developed new processor architectures, particularly suitable to applications in machine vision. We have tightly integrated arrays of simple processors and image sensors, for compact, low-power, high-performance systems. We have demonstrated working hardware prototypes of these devices, in VLSI technologies, and developed software tools that enable users to effectively program these devices. This provides foundations for using the vision chip devices in various applications.</gtr:description><gtr:exploitationPathways>Our work has advanced the design and implementation of fine-grain processor arrays, in particular 'vision chips', based on tight integration of processing and sensing. There are opportunities for applying this technology in challenging application scenarios, especially where, small-size, low-power is important (e.g. wearable systems, autonomous robots) or high-speed (e.g. machine vision in manufacturing). We are making the current hardware prototypes and software available to interested collaborators, to be used in further research projects.</gtr:exploitationPathways><gtr:id>C144B028-C04D-4EFA-A09E-1E080914E00A</gtr:id><gtr:sectors><gtr:sector>Aerospace, Defence and Marine,Agriculture, Food and Drink,Digital/Communication/Information Technologies (including Software),Electronics,Healthcare,Manufacturing, including Industrial Biotechology,Transport</gtr:sector></gtr:sectors></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs><gtr:softwareAndTechnicalProductOutput><gtr:description>A vision sensor integrating CMOS imager with a 256x256 processor array for ultra-fast and/or low-power machine vision applications.</gtr:description><gtr:id>CB4BB392-8159-4A9F-ADB4-95FCF7A63626</gtr:id><gtr:impact>Used by collaborators</gtr:impact><gtr:title>SCAMP-5 vision chip</gtr:title><gtr:type>Physical Model/Kit</gtr:type><gtr:yearFirstProvided>2010</gtr:yearFirstProvided></gtr:softwareAndTechnicalProductOutput></gtr:softwareAndTechnicalProductOutputs><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/0F372AEE-609E-46B0-AD6C-3B097F3B144F"><gtr:id>0F372AEE-609E-46B0-AD6C-3B097F3B144F</gtr:id><gtr:title>Locating high speed multiple objects using a SCAMP-5 vision-chip</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/4c479cb9089300720961ac09a6cfdf23"><gtr:id>4c479cb9089300720961ac09a6cfdf23</gtr:id><gtr:otherNames>Carey S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-0287-6</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/34937FFF-39A3-4AA2-B393-D3714BA5B03F"><gtr:id>34937FFF-39A3-4AA2-B393-D3714BA5B03F</gtr:id><gtr:title>A general-purpose vision processor with 160&amp;times;80 pixel-parallel SIMD processor array</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/23deeb8051333c8112368c4e3ea2ef81"><gtr:id>23deeb8051333c8112368c4e3ea2ef81</gtr:id><gtr:otherNames>Lopich A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/77262BF8-2D5A-47D4-BA1C-67D2DDFB4028"><gtr:id>77262BF8-2D5A-47D4-BA1C-67D2DDFB4028</gtr:id><gtr:title>A 100,000 fps vision sensor with embedded 535GOPS/W 256&amp;times;256 SIMD processor array</gtr:title><gtr:parentPublicationTitle>IEEE Symposium on VLSI Circuits, Digest of Technical Papers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/82ef51bc9b3b034ab6754cf7dad6a110"><gtr:id>82ef51bc9b3b034ab6754cf7dad6a110</gtr:id><gtr:otherNames>Carey S.J.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/F20FF0DD-ACB7-4183-872B-43E574ABD774"><gtr:id>F20FF0DD-ACB7-4183-872B-43E574ABD774</gtr:id><gtr:title>Characterization of processing errors on analog fully-programmable cellular sensor-processor arrays</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/4c479cb9089300720961ac09a6cfdf23"><gtr:id>4c479cb9089300720961ac09a6cfdf23</gtr:id><gtr:otherNames>Carey S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/CFB52B5B-63F9-4544-BD77-E17C326F854E"><gtr:id>CFB52B5B-63F9-4544-BD77-E17C326F854E</gtr:id><gtr:title>A new method for fast skeletonization of binary images on cellular processor arrays</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/9bfd09e5279e3a5a684b4d3321e04515"><gtr:id>9bfd09e5279e3a5a684b4d3321e04515</gtr:id><gtr:otherNames>Wang B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/50689B59-0DF5-4FDD-8F54-26FE71FEDF37"><gtr:id>50689B59-0DF5-4FDD-8F54-26FE71FEDF37</gtr:id><gtr:title>Mixed signal SIMD cellular processor array vision chip operating at 30,000 fps</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/4c479cb9089300720961ac09a6cfdf23"><gtr:id>4c479cb9089300720961ac09a6cfdf23</gtr:id><gtr:otherNames>Carey S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-1261-5</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/9BD2464C-736D-429B-91E2-9707CC60F7BB"><gtr:id>9BD2464C-736D-429B-91E2-9707CC60F7BB</gtr:id><gtr:title>A processor element for a mixed signal cellular processor array vision chip</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/4c479cb9089300720961ac09a6cfdf23"><gtr:id>4c479cb9089300720961ac09a6cfdf23</gtr:id><gtr:otherNames>Carey S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-4244-9473-6</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/FE44C4F5-5C96-4842-BB54-4AED8F1BADBA"><gtr:id>FE44C4F5-5C96-4842-BB54-4AED8F1BADBA</gtr:id><gtr:title>A 100,000 fps vision sensor with embedded 535GOPS/W 256&amp;times;256 SIMD processor array</gtr:title><gtr:parentPublicationTitle>IEEE Symposium on VLSI Circuits, Digest of Technical Papers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/82ef51bc9b3b034ab6754cf7dad6a110"><gtr:id>82ef51bc9b3b034ab6754cf7dad6a110</gtr:id><gtr:otherNames>Carey S.J.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/1C96AF58-91CA-4318-B977-3B21775C6A0F"><gtr:id>1C96AF58-91CA-4318-B977-3B21775C6A0F</gtr:id><gtr:title>Trigger-wave collision detecting asynchronous cellular logic array for fast image skeletonization</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/d793750d7241a7fd3ddc8d0e0d2d222f"><gtr:id>d793750d7241a7fd3ddc8d0e0d2d222f</gtr:id><gtr:otherNames>Mroszczyk P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-0218-0</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/7D0274D0-52CC-4621-B0F2-52B3C6F08BE6"><gtr:id>7D0274D0-52CC-4621-B0F2-52B3C6F08BE6</gtr:id><gtr:title>AMBER: Adapting multi-resolution background extractor</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/9bfd09e5279e3a5a684b4d3321e04515"><gtr:id>9bfd09e5279e3a5a684b4d3321e04515</gtr:id><gtr:otherNames>Wang B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/B0F458D7-3FF4-4BD5-9B66-187A61588C7E"><gtr:id>B0F458D7-3FF4-4BD5-9B66-187A61588C7E</gtr:id><gtr:title>Demonstration of a low power image processing system using a SCAMP3 vision chip</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/4c479cb9089300720961ac09a6cfdf23"><gtr:id>4c479cb9089300720961ac09a6cfdf23</gtr:id><gtr:otherNames>Carey S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-4577-1708-6</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/87B094C2-AC1C-4F7A-A8DB-53F2EF2E0F1C"><gtr:id>87B094C2-AC1C-4F7A-A8DB-53F2EF2E0F1C</gtr:id><gtr:title>A Fast Self-Tuning Background Subtraction Algorithm</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/9bfd09e5279e3a5a684b4d3321e04515"><gtr:id>9bfd09e5279e3a5a684b4d3321e04515</gtr:id><gtr:otherNames>Wang B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:issn>21607516</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/F398CD9A-2105-4840-BECC-E6164D8B997A"><gtr:id>F398CD9A-2105-4840-BECC-E6164D8B997A</gtr:id><gtr:title>The accuracy and scalability of continuous-time Bayesian inference in analogue CMOS circuits</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/d793750d7241a7fd3ddc8d0e0d2d222f"><gtr:id>d793750d7241a7fd3ddc8d0e0d2d222f</gtr:id><gtr:otherNames>Mroszczyk P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/0466B318-CF77-40E1-B217-BFA98079BB2B"><gtr:id>0466B318-CF77-40E1-B217-BFA98079BB2B</gtr:id><gtr:title>Mixed signal SIMD processor array vision chip for real-time image processing</gtr:title><gtr:parentPublicationTitle>Analog Integrated Circuits and Signal Processing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/4c479cb9089300720961ac09a6cfdf23"><gtr:id>4c479cb9089300720961ac09a6cfdf23</gtr:id><gtr:otherNames>Carey S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/FE273552-4BD7-4468-9B09-397D57BF29D7"><gtr:id>FE273552-4BD7-4468-9B09-397D57BF29D7</gtr:id><gtr:title>Low power multiple object tracking and counting using a SCAMP cellular processor array</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/73df0be25700d45c2e687af5f3ae3610"><gtr:id>73df0be25700d45c2e687af5f3ae3610</gtr:id><gtr:otherNames>Barr D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-0287-6</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/0A6E956C-953F-4CAC-AC4A-1F8209706F99"><gtr:id>0A6E956C-953F-4CAC-AC4A-1F8209706F99</gtr:id><gtr:title>Trigger-Wave Asynchronous Cellular Logic Array for Fast Binary Image Processing</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Circuits and Systems I: Regular Papers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/d793750d7241a7fd3ddc8d0e0d2d222f"><gtr:id>d793750d7241a7fd3ddc8d0e0d2d222f</gtr:id><gtr:otherNames>Mroszczyk P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:issn>15498328</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/B14EC740-A4CD-42EE-8E77-FA220EA33484"><gtr:id>B14EC740-A4CD-42EE-8E77-FA220EA33484</gtr:id><gtr:title>Toward joint approximate inference of visual quantities on cellular processor arrays</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/d0ba1f50313fc2d9c117bfca5878f797"><gtr:id>d0ba1f50313fc2d9c117bfca5878f797</gtr:id><gtr:otherNames>Martel J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:issn>02714310</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/A7FA3E12-DDE9-42CD-8128-68A9094B556D"><gtr:id>A7FA3E12-DDE9-42CD-8128-68A9094B556D</gtr:id><gtr:title>A pixel-parallel cellular processor array in a stacked three-layer 3D silicon-on-insulator technology</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/1e07456b61f1564b84b863d30070dd5c"><gtr:id>1e07456b61f1564b84b863d30070dd5c</gtr:id><gtr:otherNames>Dudek P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/852B5F7F-561A-46C8-9766-FC1A9B2D0447"><gtr:id>852B5F7F-561A-46C8-9766-FC1A9B2D0447</gtr:id><gtr:title>Tunable CMOS Delay Gate With Improved Matching Properties</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Circuits and Systems I: Regular Papers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/d793750d7241a7fd3ddc8d0e0d2d222f"><gtr:id>d793750d7241a7fd3ddc8d0e0d2d222f</gtr:id><gtr:otherNames>Mroszczyk P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/9AD14EDA-77E4-4C6B-BEF5-EDA6F728E30A"><gtr:id>9AD14EDA-77E4-4C6B-BEF5-EDA6F728E30A</gtr:id><gtr:title>A 100,000 fps vision sensor with embedded 535GOPS/W 256&amp;times;256 SIMD processor array</gtr:title><gtr:parentPublicationTitle>IEEE Symposium on VLSI Circuits, Digest of Technical Papers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/82ef51bc9b3b034ab6754cf7dad6a110"><gtr:id>82ef51bc9b3b034ab6754cf7dad6a110</gtr:id><gtr:otherNames>Carey S.J.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/C6D68244-1183-4656-AA34-E17B80F5E7AD"><gtr:id>C6D68244-1183-4656-AA34-E17B80F5E7AD</gtr:id><gtr:title>Live demonstration: Real-time image processing on ASPA2 vision system</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/23deeb8051333c8112368c4e3ea2ef81"><gtr:id>23deeb8051333c8112368c4e3ea2ef81</gtr:id><gtr:otherNames>Lopich A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-4244-9473-6</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/8400E4F7-20EA-40EE-A296-11FF1E1D27B3"><gtr:id>8400E4F7-20EA-40EE-A296-11FF1E1D27B3</gtr:id><gtr:title>A 100,000 fps vision sensor with embedded 535GOPS/W 256&amp;times;256 SIMD processor array</gtr:title><gtr:parentPublicationTitle>IEEE Symposium on VLSI Circuits, Digest of Technical Papers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/82ef51bc9b3b034ab6754cf7dad6a110"><gtr:id>82ef51bc9b3b034ab6754cf7dad6a110</gtr:id><gtr:otherNames>Carey S.J.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/160B3CF8-7A94-4608-B83F-9D2B6D03EBCD"><gtr:id>160B3CF8-7A94-4608-B83F-9D2B6D03EBCD</gtr:id><gtr:title>Trigger-wave propagation in arbitrary metrics in asynchronous cellular logic arrays</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/d793750d7241a7fd3ddc8d0e0d2d222f"><gtr:id>d793750d7241a7fd3ddc8d0e0d2d222f</gtr:id><gtr:otherNames>Mroszczyk P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/21566BAB-8C4B-492E-A7B2-C42770B7A784"><gtr:id>21566BAB-8C4B-492E-A7B2-C42770B7A784</gtr:id><gtr:title>Low power high-performance smart camera system based on SCAMP vision sensor</gtr:title><gtr:parentPublicationTitle>Journal of Systems Architecture</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/4c479cb9089300720961ac09a6cfdf23"><gtr:id>4c479cb9089300720961ac09a6cfdf23</gtr:id><gtr:otherNames>Carey S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/34470896-A0C5-4A0F-BC0C-C2E68D7C5626"><gtr:id>34470896-A0C5-4A0F-BC0C-C2E68D7C5626</gtr:id><gtr:title>Coarse grain mapping method for image processing on fine grain cellular processor arrays</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/9bfd09e5279e3a5a684b4d3321e04515"><gtr:id>9bfd09e5279e3a5a684b4d3321e04515</gtr:id><gtr:otherNames>Wang B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-0287-6</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/137A6B28-8ACB-47EC-A27C-BD76A7FE4B2E"><gtr:id>137A6B28-8ACB-47EC-A27C-BD76A7FE4B2E</gtr:id><gtr:title>Tunable CMOS delay gate with reduced impact of fabrication mismatch on timing parameters</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/d793750d7241a7fd3ddc8d0e0d2d222f"><gtr:id>d793750d7241a7fd3ddc8d0e0d2d222f</gtr:id><gtr:otherNames>Mroszczyk P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:isbn>978-1-4799-0618-5</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/B2E31599-F309-459C-B197-26E14505EF25"><gtr:id>B2E31599-F309-459C-B197-26E14505EF25</gtr:id><gtr:title>Live demonstration: A sensor-processor array integrated circuit for high-speed real-time machine vision</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/4c479cb9089300720961ac09a6cfdf23"><gtr:id>4c479cb9089300720961ac09a6cfdf23</gtr:id><gtr:otherNames>Carey S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/E293AF03-CED6-47C3-9ACB-A0AFB6FCEDC8"><gtr:id>E293AF03-CED6-47C3-9ACB-A0AFB6FCEDC8</gtr:id><gtr:title>Trigger-wave propagation in arbitrary metrics in asynchronous cellular logic arrays</gtr:title><gtr:parentPublicationTitle>2013 European Conference on Circuit Theory and Design, ECCTD 2013 - Proceedings</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/a7c1c180b9cc81e7ffdf53170ec0809c"><gtr:id>a7c1c180b9cc81e7ffdf53170ec0809c</gtr:id><gtr:otherNames>Mroszczyk P.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/C83ADC22-DD9A-4E5A-B9D6-ADBDF326D37F"><gtr:id>C83ADC22-DD9A-4E5A-B9D6-ADBDF326D37F</gtr:id><gtr:title>A compact FPGA implementation of a bit-serial SIMD cellular processor array</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/2f63e2bffcc77aad721fe3d52854101b"><gtr:id>2f63e2bffcc77aad721fe3d52854101b</gtr:id><gtr:otherNames>Walsh D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-0287-6</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/27B4627B-0ECC-4957-A51B-3476E9817354"><gtr:id>27B4627B-0ECC-4957-A51B-3476E9817354</gtr:id><gtr:title>Vision chip with high accuracy analog S
&lt;sup>2&lt;/sup>I cells</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/4c479cb9089300720961ac09a6cfdf23"><gtr:id>4c479cb9089300720961ac09a6cfdf23</gtr:id><gtr:otherNames>Carey S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/B112D3EA-6C4B-4438-A525-CD75567F3778"><gtr:id>B112D3EA-6C4B-4438-A525-CD75567F3778</gtr:id><gtr:title>Architecture and design of a programmable 3D-integrated cellular processor array for image processing</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/23deeb8051333c8112368c4e3ea2ef81"><gtr:id>23deeb8051333c8112368c4e3ea2ef81</gtr:id><gtr:otherNames>Lopich A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-4577-0171-9</gtr:isbn></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/H017453/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>67935C1F-34EE-43B3-9BBC-F5A8E0FB2365</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>Electronic Devices &amp; Subsys.</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>1E31C833-3A35-4F54-A499-31D0C245B5D5</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>System on Chip</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>