
stm-freertos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014f04  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000738  080150d8  080150d8  000160d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015810  08015810  00017484  2**0
                  CONTENTS
  4 .ARM          00000008  08015810  08015810  00016810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015818  08015818  00017484  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015818  08015818  00016818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801581c  0801581c  0001681c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000484  20000000  08015820  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005424  20000484  08015ca4  00017484  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200058a8  08015ca4  000178a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00017484  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ec5c  00000000  00000000  000174b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007376  00000000  00000000  00046110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002618  00000000  00000000  0004d488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001d77  00000000  00000000  0004faa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cef8  00000000  00000000  00051817  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000319ae  00000000  00000000  0007e70f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f56d2  00000000  00000000  000b00bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a578f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b298  00000000  00000000  001a57d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  001b0a6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000484 	.word	0x20000484
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080150bc 	.word	0x080150bc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000488 	.word	0x20000488
 800020c:	080150bc 	.word	0x080150bc

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_d2iz>:
 8000b8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b90:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b94:	d215      	bcs.n	8000bc2 <__aeabi_d2iz+0x36>
 8000b96:	d511      	bpl.n	8000bbc <__aeabi_d2iz+0x30>
 8000b98:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba0:	d912      	bls.n	8000bc8 <__aeabi_d2iz+0x3c>
 8000ba2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000baa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bb2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb6:	bf18      	it	ne
 8000bb8:	4240      	negne	r0, r0
 8000bba:	4770      	bx	lr
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc6:	d105      	bne.n	8000bd4 <__aeabi_d2iz+0x48>
 8000bc8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bcc:	bf08      	it	eq
 8000bce:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bd2:	4770      	bx	lr
 8000bd4:	f04f 0000 	mov.w	r0, #0
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop

08000bdc <__aeabi_d2uiz>:
 8000bdc:	004a      	lsls	r2, r1, #1
 8000bde:	d211      	bcs.n	8000c04 <__aeabi_d2uiz+0x28>
 8000be0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be4:	d211      	bcs.n	8000c0a <__aeabi_d2uiz+0x2e>
 8000be6:	d50d      	bpl.n	8000c04 <__aeabi_d2uiz+0x28>
 8000be8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bf0:	d40e      	bmi.n	8000c10 <__aeabi_d2uiz+0x34>
 8000bf2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bfa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfe:	fa23 f002 	lsr.w	r0, r3, r2
 8000c02:	4770      	bx	lr
 8000c04:	f04f 0000 	mov.w	r0, #0
 8000c08:	4770      	bx	lr
 8000c0a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0e:	d102      	bne.n	8000c16 <__aeabi_d2uiz+0x3a>
 8000c10:	f04f 30ff 	mov.w	r0, #4294967295
 8000c14:	4770      	bx	lr
 8000c16:	f04f 0000 	mov.w	r0, #0
 8000c1a:	4770      	bx	lr

08000c1c <__aeabi_d2f>:
 8000c1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c24:	bf24      	itt	cs
 8000c26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2e:	d90d      	bls.n	8000c4c <__aeabi_d2f+0x30>
 8000c30:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c3c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c44:	bf08      	it	eq
 8000c46:	f020 0001 	biceq.w	r0, r0, #1
 8000c4a:	4770      	bx	lr
 8000c4c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c50:	d121      	bne.n	8000c96 <__aeabi_d2f+0x7a>
 8000c52:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c56:	bfbc      	itt	lt
 8000c58:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c5c:	4770      	bxlt	lr
 8000c5e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c66:	f1c2 0218 	rsb	r2, r2, #24
 8000c6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c72:	fa20 f002 	lsr.w	r0, r0, r2
 8000c76:	bf18      	it	ne
 8000c78:	f040 0001 	orrne.w	r0, r0, #1
 8000c7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c88:	ea40 000c 	orr.w	r0, r0, ip
 8000c8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c94:	e7cc      	b.n	8000c30 <__aeabi_d2f+0x14>
 8000c96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c9a:	d107      	bne.n	8000cac <__aeabi_d2f+0x90>
 8000c9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ca0:	bf1e      	ittt	ne
 8000ca2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000caa:	4770      	bxne	lr
 8000cac:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cb0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop

08000cbc <__aeabi_uldivmod>:
 8000cbc:	b953      	cbnz	r3, 8000cd4 <__aeabi_uldivmod+0x18>
 8000cbe:	b94a      	cbnz	r2, 8000cd4 <__aeabi_uldivmod+0x18>
 8000cc0:	2900      	cmp	r1, #0
 8000cc2:	bf08      	it	eq
 8000cc4:	2800      	cmpeq	r0, #0
 8000cc6:	bf1c      	itt	ne
 8000cc8:	f04f 31ff 	movne.w	r1, #4294967295
 8000ccc:	f04f 30ff 	movne.w	r0, #4294967295
 8000cd0:	f000 b9a0 	b.w	8001014 <__aeabi_idiv0>
 8000cd4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cdc:	f000 f83c 	bl	8000d58 <__udivmoddi4>
 8000ce0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce8:	b004      	add	sp, #16
 8000cea:	4770      	bx	lr

08000cec <__aeabi_d2lz>:
 8000cec:	b538      	push	{r3, r4, r5, lr}
 8000cee:	2200      	movs	r2, #0
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	4604      	mov	r4, r0
 8000cf4:	460d      	mov	r5, r1
 8000cf6:	f7ff ff21 	bl	8000b3c <__aeabi_dcmplt>
 8000cfa:	b928      	cbnz	r0, 8000d08 <__aeabi_d2lz+0x1c>
 8000cfc:	4620      	mov	r0, r4
 8000cfe:	4629      	mov	r1, r5
 8000d00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d04:	f000 b80a 	b.w	8000d1c <__aeabi_d2ulz>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d0e:	f000 f805 	bl	8000d1c <__aeabi_d2ulz>
 8000d12:	4240      	negs	r0, r0
 8000d14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d18:	bd38      	pop	{r3, r4, r5, pc}
 8000d1a:	bf00      	nop

08000d1c <__aeabi_d2ulz>:
 8000d1c:	b5d0      	push	{r4, r6, r7, lr}
 8000d1e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d50 <__aeabi_d2ulz+0x34>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	4606      	mov	r6, r0
 8000d24:	460f      	mov	r7, r1
 8000d26:	f7ff fc97 	bl	8000658 <__aeabi_dmul>
 8000d2a:	f7ff ff57 	bl	8000bdc <__aeabi_d2uiz>
 8000d2e:	4604      	mov	r4, r0
 8000d30:	f7ff fc18 	bl	8000564 <__aeabi_ui2d>
 8000d34:	4b07      	ldr	r3, [pc, #28]	@ (8000d54 <__aeabi_d2ulz+0x38>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	f7ff fc8e 	bl	8000658 <__aeabi_dmul>
 8000d3c:	4602      	mov	r2, r0
 8000d3e:	460b      	mov	r3, r1
 8000d40:	4630      	mov	r0, r6
 8000d42:	4639      	mov	r1, r7
 8000d44:	f7ff fad0 	bl	80002e8 <__aeabi_dsub>
 8000d48:	f7ff ff48 	bl	8000bdc <__aeabi_d2uiz>
 8000d4c:	4621      	mov	r1, r4
 8000d4e:	bdd0      	pop	{r4, r6, r7, pc}
 8000d50:	3df00000 	.word	0x3df00000
 8000d54:	41f00000 	.word	0x41f00000

08000d58 <__udivmoddi4>:
 8000d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d5c:	9d08      	ldr	r5, [sp, #32]
 8000d5e:	460c      	mov	r4, r1
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d14e      	bne.n	8000e02 <__udivmoddi4+0xaa>
 8000d64:	4694      	mov	ip, r2
 8000d66:	458c      	cmp	ip, r1
 8000d68:	4686      	mov	lr, r0
 8000d6a:	fab2 f282 	clz	r2, r2
 8000d6e:	d962      	bls.n	8000e36 <__udivmoddi4+0xde>
 8000d70:	b14a      	cbz	r2, 8000d86 <__udivmoddi4+0x2e>
 8000d72:	f1c2 0320 	rsb	r3, r2, #32
 8000d76:	4091      	lsls	r1, r2
 8000d78:	fa20 f303 	lsr.w	r3, r0, r3
 8000d7c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d80:	4319      	orrs	r1, r3
 8000d82:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d86:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d8a:	fa1f f68c 	uxth.w	r6, ip
 8000d8e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d92:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d96:	fb07 1114 	mls	r1, r7, r4, r1
 8000d9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9e:	fb04 f106 	mul.w	r1, r4, r6
 8000da2:	4299      	cmp	r1, r3
 8000da4:	d90a      	bls.n	8000dbc <__udivmoddi4+0x64>
 8000da6:	eb1c 0303 	adds.w	r3, ip, r3
 8000daa:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dae:	f080 8112 	bcs.w	8000fd6 <__udivmoddi4+0x27e>
 8000db2:	4299      	cmp	r1, r3
 8000db4:	f240 810f 	bls.w	8000fd6 <__udivmoddi4+0x27e>
 8000db8:	3c02      	subs	r4, #2
 8000dba:	4463      	add	r3, ip
 8000dbc:	1a59      	subs	r1, r3, r1
 8000dbe:	fa1f f38e 	uxth.w	r3, lr
 8000dc2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dc6:	fb07 1110 	mls	r1, r7, r0, r1
 8000dca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dce:	fb00 f606 	mul.w	r6, r0, r6
 8000dd2:	429e      	cmp	r6, r3
 8000dd4:	d90a      	bls.n	8000dec <__udivmoddi4+0x94>
 8000dd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dda:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dde:	f080 80fc 	bcs.w	8000fda <__udivmoddi4+0x282>
 8000de2:	429e      	cmp	r6, r3
 8000de4:	f240 80f9 	bls.w	8000fda <__udivmoddi4+0x282>
 8000de8:	4463      	add	r3, ip
 8000dea:	3802      	subs	r0, #2
 8000dec:	1b9b      	subs	r3, r3, r6
 8000dee:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000df2:	2100      	movs	r1, #0
 8000df4:	b11d      	cbz	r5, 8000dfe <__udivmoddi4+0xa6>
 8000df6:	40d3      	lsrs	r3, r2
 8000df8:	2200      	movs	r2, #0
 8000dfa:	e9c5 3200 	strd	r3, r2, [r5]
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	428b      	cmp	r3, r1
 8000e04:	d905      	bls.n	8000e12 <__udivmoddi4+0xba>
 8000e06:	b10d      	cbz	r5, 8000e0c <__udivmoddi4+0xb4>
 8000e08:	e9c5 0100 	strd	r0, r1, [r5]
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	4608      	mov	r0, r1
 8000e10:	e7f5      	b.n	8000dfe <__udivmoddi4+0xa6>
 8000e12:	fab3 f183 	clz	r1, r3
 8000e16:	2900      	cmp	r1, #0
 8000e18:	d146      	bne.n	8000ea8 <__udivmoddi4+0x150>
 8000e1a:	42a3      	cmp	r3, r4
 8000e1c:	d302      	bcc.n	8000e24 <__udivmoddi4+0xcc>
 8000e1e:	4290      	cmp	r0, r2
 8000e20:	f0c0 80f0 	bcc.w	8001004 <__udivmoddi4+0x2ac>
 8000e24:	1a86      	subs	r6, r0, r2
 8000e26:	eb64 0303 	sbc.w	r3, r4, r3
 8000e2a:	2001      	movs	r0, #1
 8000e2c:	2d00      	cmp	r5, #0
 8000e2e:	d0e6      	beq.n	8000dfe <__udivmoddi4+0xa6>
 8000e30:	e9c5 6300 	strd	r6, r3, [r5]
 8000e34:	e7e3      	b.n	8000dfe <__udivmoddi4+0xa6>
 8000e36:	2a00      	cmp	r2, #0
 8000e38:	f040 8090 	bne.w	8000f5c <__udivmoddi4+0x204>
 8000e3c:	eba1 040c 	sub.w	r4, r1, ip
 8000e40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e44:	fa1f f78c 	uxth.w	r7, ip
 8000e48:	2101      	movs	r1, #1
 8000e4a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e4e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e52:	fb08 4416 	mls	r4, r8, r6, r4
 8000e56:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e5a:	fb07 f006 	mul.w	r0, r7, r6
 8000e5e:	4298      	cmp	r0, r3
 8000e60:	d908      	bls.n	8000e74 <__udivmoddi4+0x11c>
 8000e62:	eb1c 0303 	adds.w	r3, ip, r3
 8000e66:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e6a:	d202      	bcs.n	8000e72 <__udivmoddi4+0x11a>
 8000e6c:	4298      	cmp	r0, r3
 8000e6e:	f200 80cd 	bhi.w	800100c <__udivmoddi4+0x2b4>
 8000e72:	4626      	mov	r6, r4
 8000e74:	1a1c      	subs	r4, r3, r0
 8000e76:	fa1f f38e 	uxth.w	r3, lr
 8000e7a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e7e:	fb08 4410 	mls	r4, r8, r0, r4
 8000e82:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e86:	fb00 f707 	mul.w	r7, r0, r7
 8000e8a:	429f      	cmp	r7, r3
 8000e8c:	d908      	bls.n	8000ea0 <__udivmoddi4+0x148>
 8000e8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e92:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e96:	d202      	bcs.n	8000e9e <__udivmoddi4+0x146>
 8000e98:	429f      	cmp	r7, r3
 8000e9a:	f200 80b0 	bhi.w	8000ffe <__udivmoddi4+0x2a6>
 8000e9e:	4620      	mov	r0, r4
 8000ea0:	1bdb      	subs	r3, r3, r7
 8000ea2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ea6:	e7a5      	b.n	8000df4 <__udivmoddi4+0x9c>
 8000ea8:	f1c1 0620 	rsb	r6, r1, #32
 8000eac:	408b      	lsls	r3, r1
 8000eae:	fa22 f706 	lsr.w	r7, r2, r6
 8000eb2:	431f      	orrs	r7, r3
 8000eb4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000eb8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ebc:	ea43 030c 	orr.w	r3, r3, ip
 8000ec0:	40f4      	lsrs	r4, r6
 8000ec2:	fa00 f801 	lsl.w	r8, r0, r1
 8000ec6:	0c38      	lsrs	r0, r7, #16
 8000ec8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ecc:	fbb4 fef0 	udiv	lr, r4, r0
 8000ed0:	fa1f fc87 	uxth.w	ip, r7
 8000ed4:	fb00 441e 	mls	r4, r0, lr, r4
 8000ed8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000edc:	fb0e f90c 	mul.w	r9, lr, ip
 8000ee0:	45a1      	cmp	r9, r4
 8000ee2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ee6:	d90a      	bls.n	8000efe <__udivmoddi4+0x1a6>
 8000ee8:	193c      	adds	r4, r7, r4
 8000eea:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eee:	f080 8084 	bcs.w	8000ffa <__udivmoddi4+0x2a2>
 8000ef2:	45a1      	cmp	r9, r4
 8000ef4:	f240 8081 	bls.w	8000ffa <__udivmoddi4+0x2a2>
 8000ef8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000efc:	443c      	add	r4, r7
 8000efe:	eba4 0409 	sub.w	r4, r4, r9
 8000f02:	fa1f f983 	uxth.w	r9, r3
 8000f06:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f0a:	fb00 4413 	mls	r4, r0, r3, r4
 8000f0e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f12:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f16:	45a4      	cmp	ip, r4
 8000f18:	d907      	bls.n	8000f2a <__udivmoddi4+0x1d2>
 8000f1a:	193c      	adds	r4, r7, r4
 8000f1c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f20:	d267      	bcs.n	8000ff2 <__udivmoddi4+0x29a>
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d965      	bls.n	8000ff2 <__udivmoddi4+0x29a>
 8000f26:	3b02      	subs	r3, #2
 8000f28:	443c      	add	r4, r7
 8000f2a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f2e:	fba0 9302 	umull	r9, r3, r0, r2
 8000f32:	eba4 040c 	sub.w	r4, r4, ip
 8000f36:	429c      	cmp	r4, r3
 8000f38:	46ce      	mov	lr, r9
 8000f3a:	469c      	mov	ip, r3
 8000f3c:	d351      	bcc.n	8000fe2 <__udivmoddi4+0x28a>
 8000f3e:	d04e      	beq.n	8000fde <__udivmoddi4+0x286>
 8000f40:	b155      	cbz	r5, 8000f58 <__udivmoddi4+0x200>
 8000f42:	ebb8 030e 	subs.w	r3, r8, lr
 8000f46:	eb64 040c 	sbc.w	r4, r4, ip
 8000f4a:	fa04 f606 	lsl.w	r6, r4, r6
 8000f4e:	40cb      	lsrs	r3, r1
 8000f50:	431e      	orrs	r6, r3
 8000f52:	40cc      	lsrs	r4, r1
 8000f54:	e9c5 6400 	strd	r6, r4, [r5]
 8000f58:	2100      	movs	r1, #0
 8000f5a:	e750      	b.n	8000dfe <__udivmoddi4+0xa6>
 8000f5c:	f1c2 0320 	rsb	r3, r2, #32
 8000f60:	fa20 f103 	lsr.w	r1, r0, r3
 8000f64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f68:	fa24 f303 	lsr.w	r3, r4, r3
 8000f6c:	4094      	lsls	r4, r2
 8000f6e:	430c      	orrs	r4, r1
 8000f70:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f74:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f78:	fa1f f78c 	uxth.w	r7, ip
 8000f7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f80:	fb08 3110 	mls	r1, r8, r0, r3
 8000f84:	0c23      	lsrs	r3, r4, #16
 8000f86:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f8a:	fb00 f107 	mul.w	r1, r0, r7
 8000f8e:	4299      	cmp	r1, r3
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x24c>
 8000f92:	eb1c 0303 	adds.w	r3, ip, r3
 8000f96:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f9a:	d22c      	bcs.n	8000ff6 <__udivmoddi4+0x29e>
 8000f9c:	4299      	cmp	r1, r3
 8000f9e:	d92a      	bls.n	8000ff6 <__udivmoddi4+0x29e>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	1a5b      	subs	r3, r3, r1
 8000fa6:	b2a4      	uxth	r4, r4
 8000fa8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fac:	fb08 3311 	mls	r3, r8, r1, r3
 8000fb0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fb4:	fb01 f307 	mul.w	r3, r1, r7
 8000fb8:	42a3      	cmp	r3, r4
 8000fba:	d908      	bls.n	8000fce <__udivmoddi4+0x276>
 8000fbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000fc0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fc4:	d213      	bcs.n	8000fee <__udivmoddi4+0x296>
 8000fc6:	42a3      	cmp	r3, r4
 8000fc8:	d911      	bls.n	8000fee <__udivmoddi4+0x296>
 8000fca:	3902      	subs	r1, #2
 8000fcc:	4464      	add	r4, ip
 8000fce:	1ae4      	subs	r4, r4, r3
 8000fd0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fd4:	e739      	b.n	8000e4a <__udivmoddi4+0xf2>
 8000fd6:	4604      	mov	r4, r0
 8000fd8:	e6f0      	b.n	8000dbc <__udivmoddi4+0x64>
 8000fda:	4608      	mov	r0, r1
 8000fdc:	e706      	b.n	8000dec <__udivmoddi4+0x94>
 8000fde:	45c8      	cmp	r8, r9
 8000fe0:	d2ae      	bcs.n	8000f40 <__udivmoddi4+0x1e8>
 8000fe2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fe6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fea:	3801      	subs	r0, #1
 8000fec:	e7a8      	b.n	8000f40 <__udivmoddi4+0x1e8>
 8000fee:	4631      	mov	r1, r6
 8000ff0:	e7ed      	b.n	8000fce <__udivmoddi4+0x276>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	e799      	b.n	8000f2a <__udivmoddi4+0x1d2>
 8000ff6:	4630      	mov	r0, r6
 8000ff8:	e7d4      	b.n	8000fa4 <__udivmoddi4+0x24c>
 8000ffa:	46d6      	mov	lr, sl
 8000ffc:	e77f      	b.n	8000efe <__udivmoddi4+0x1a6>
 8000ffe:	4463      	add	r3, ip
 8001000:	3802      	subs	r0, #2
 8001002:	e74d      	b.n	8000ea0 <__udivmoddi4+0x148>
 8001004:	4606      	mov	r6, r0
 8001006:	4623      	mov	r3, r4
 8001008:	4608      	mov	r0, r1
 800100a:	e70f      	b.n	8000e2c <__udivmoddi4+0xd4>
 800100c:	3e02      	subs	r6, #2
 800100e:	4463      	add	r3, ip
 8001010:	e730      	b.n	8000e74 <__udivmoddi4+0x11c>
 8001012:	bf00      	nop

08001014 <__aeabi_idiv0>:
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <case_insensitive_strcmp>:
    return version;
}

/* Case insensitive string comparison, doesn't consider two NULL pointers equal though */
static int case_insensitive_strcmp(const unsigned char *string1, const unsigned char *string2)
{
 8001018:	b480      	push	{r7}
 800101a:	b085      	sub	sp, #20
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	6039      	str	r1, [r7, #0]
    if ((string1 == NULL) || (string2 == NULL))
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d002      	beq.n	800102e <case_insensitive_strcmp+0x16>
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d101      	bne.n	8001032 <case_insensitive_strcmp+0x1a>
    {
        return 1;
 800102e:	2301      	movs	r3, #1
 8001030:	e056      	b.n	80010e0 <case_insensitive_strcmp+0xc8>
    }

    if (string1 == string2)
 8001032:	687a      	ldr	r2, [r7, #4]
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	429a      	cmp	r2, r3
 8001038:	d10d      	bne.n	8001056 <case_insensitive_strcmp+0x3e>
    {
        return 0;
 800103a:	2300      	movs	r3, #0
 800103c:	e050      	b.n	80010e0 <case_insensitive_strcmp+0xc8>
    }

    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++)
    {
        if (*string1 == '\0')
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d101      	bne.n	800104a <case_insensitive_strcmp+0x32>
        {
            return 0;
 8001046:	2300      	movs	r3, #0
 8001048:	e04a      	b.n	80010e0 <case_insensitive_strcmp+0xc8>
    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	3301      	adds	r3, #1
 800104e:	607b      	str	r3, [r7, #4]
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	3301      	adds	r3, #1
 8001054:	603b      	str	r3, [r7, #0]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	73fb      	strb	r3, [r7, #15]
 800105c:	7bfb      	ldrb	r3, [r7, #15]
 800105e:	3301      	adds	r3, #1
 8001060:	4a22      	ldr	r2, [pc, #136]	@ (80010ec <case_insensitive_strcmp+0xd4>)
 8001062:	4413      	add	r3, r2
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	f003 0303 	and.w	r3, r3, #3
 800106a:	2b01      	cmp	r3, #1
 800106c:	d103      	bne.n	8001076 <case_insensitive_strcmp+0x5e>
 800106e:	7bfb      	ldrb	r3, [r7, #15]
 8001070:	f103 0220 	add.w	r2, r3, #32
 8001074:	e000      	b.n	8001078 <case_insensitive_strcmp+0x60>
 8001076:	7bfa      	ldrb	r2, [r7, #15]
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	73bb      	strb	r3, [r7, #14]
 800107e:	7bbb      	ldrb	r3, [r7, #14]
 8001080:	3301      	adds	r3, #1
 8001082:	491a      	ldr	r1, [pc, #104]	@ (80010ec <case_insensitive_strcmp+0xd4>)
 8001084:	440b      	add	r3, r1
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	f003 0303 	and.w	r3, r3, #3
 800108c:	2b01      	cmp	r3, #1
 800108e:	d102      	bne.n	8001096 <case_insensitive_strcmp+0x7e>
 8001090:	7bbb      	ldrb	r3, [r7, #14]
 8001092:	3320      	adds	r3, #32
 8001094:	e000      	b.n	8001098 <case_insensitive_strcmp+0x80>
 8001096:	7bbb      	ldrb	r3, [r7, #14]
 8001098:	429a      	cmp	r2, r3
 800109a:	d0d0      	beq.n	800103e <case_insensitive_strcmp+0x26>
        }
    }

    return tolower(*string1) - tolower(*string2);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	737b      	strb	r3, [r7, #13]
 80010a2:	7b7b      	ldrb	r3, [r7, #13]
 80010a4:	3301      	adds	r3, #1
 80010a6:	4a11      	ldr	r2, [pc, #68]	@ (80010ec <case_insensitive_strcmp+0xd4>)
 80010a8:	4413      	add	r3, r2
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	f003 0303 	and.w	r3, r3, #3
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d103      	bne.n	80010bc <case_insensitive_strcmp+0xa4>
 80010b4:	7b7b      	ldrb	r3, [r7, #13]
 80010b6:	f103 0220 	add.w	r2, r3, #32
 80010ba:	e000      	b.n	80010be <case_insensitive_strcmp+0xa6>
 80010bc:	7b7a      	ldrb	r2, [r7, #13]
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	733b      	strb	r3, [r7, #12]
 80010c4:	7b3b      	ldrb	r3, [r7, #12]
 80010c6:	3301      	adds	r3, #1
 80010c8:	4908      	ldr	r1, [pc, #32]	@ (80010ec <case_insensitive_strcmp+0xd4>)
 80010ca:	440b      	add	r3, r1
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	f003 0303 	and.w	r3, r3, #3
 80010d2:	2b01      	cmp	r3, #1
 80010d4:	d102      	bne.n	80010dc <case_insensitive_strcmp+0xc4>
 80010d6:	7b3b      	ldrb	r3, [r7, #12]
 80010d8:	3320      	adds	r3, #32
 80010da:	e000      	b.n	80010de <case_insensitive_strcmp+0xc6>
 80010dc:	7b3b      	ldrb	r3, [r7, #12]
 80010de:	1ad3      	subs	r3, r2, r3
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3714      	adds	r7, #20
 80010e4:	46bd      	mov	sp, r7
 80010e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ea:	4770      	bx	lr
 80010ec:	080154b8 	.word	0x080154b8

080010f0 <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	2028      	movs	r0, #40	@ 0x28
 80010fe:	4798      	blx	r3
 8001100:	60f8      	str	r0, [r7, #12]
    if (node)
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d004      	beq.n	8001112 <cJSON_New_Item+0x22>
    {
        memset(node, '\0', sizeof(cJSON));
 8001108:	2228      	movs	r2, #40	@ 0x28
 800110a:	2100      	movs	r1, #0
 800110c:	68f8      	ldr	r0, [r7, #12]
 800110e:	f012 f86d 	bl	80131ec <memset>
    }

    return node;
 8001112:	68fb      	ldr	r3, [r7, #12]
}
 8001114:	4618      	mov	r0, r3
 8001116:	3710      	adds	r7, #16
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}

0800111c <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 8001124:	2300      	movs	r3, #0
 8001126:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 8001128:	e03d      	b.n	80011a6 <cJSON_Delete+0x8a>
    {
        next = item->next;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	68db      	ldr	r3, [r3, #12]
 8001134:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001138:	2b00      	cmp	r3, #0
 800113a:	d108      	bne.n	800114e <cJSON_Delete+0x32>
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	689b      	ldr	r3, [r3, #8]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d004      	beq.n	800114e <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	689b      	ldr	r3, [r3, #8]
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff ffe7 	bl	800111c <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	68db      	ldr	r3, [r3, #12]
 8001152:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001156:	2b00      	cmp	r3, #0
 8001158:	d10c      	bne.n	8001174 <cJSON_Delete+0x58>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	691b      	ldr	r3, [r3, #16]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d008      	beq.n	8001174 <cJSON_Delete+0x58>
        {
            global_hooks.deallocate(item->valuestring);
 8001162:	4b15      	ldr	r3, [pc, #84]	@ (80011b8 <cJSON_Delete+0x9c>)
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	687a      	ldr	r2, [r7, #4]
 8001168:	6912      	ldr	r2, [r2, #16]
 800116a:	4610      	mov	r0, r2
 800116c:	4798      	blx	r3
            item->valuestring = NULL;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	2200      	movs	r2, #0
 8001172:	611a      	str	r2, [r3, #16]
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800117c:	2b00      	cmp	r3, #0
 800117e:	d10c      	bne.n	800119a <cJSON_Delete+0x7e>
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6a1b      	ldr	r3, [r3, #32]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d008      	beq.n	800119a <cJSON_Delete+0x7e>
        {
            global_hooks.deallocate(item->string);
 8001188:	4b0b      	ldr	r3, [pc, #44]	@ (80011b8 <cJSON_Delete+0x9c>)
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	687a      	ldr	r2, [r7, #4]
 800118e:	6a12      	ldr	r2, [r2, #32]
 8001190:	4610      	mov	r0, r2
 8001192:	4798      	blx	r3
            item->string = NULL;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	2200      	movs	r2, #0
 8001198:	621a      	str	r2, [r3, #32]
        }
        global_hooks.deallocate(item);
 800119a:	4b07      	ldr	r3, [pc, #28]	@ (80011b8 <cJSON_Delete+0x9c>)
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	6878      	ldr	r0, [r7, #4]
 80011a0:	4798      	blx	r3
        item = next;
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d1be      	bne.n	800112a <cJSON_Delete+0xe>
    }
}
 80011ac:	bf00      	nop
 80011ae:	bf00      	nop
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000000 	.word	0x20000000

080011bc <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 80011c0:	232e      	movs	r3, #46	@ 0x2e
#endif
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr
 80011cc:	0000      	movs	r0, r0
	...

080011d0 <parse_number>:
/* get a pointer to the buffer at the position */
#define buffer_at_offset(buffer) ((buffer)->content + (buffer)->offset)

/* Parse the input text to generate a number, and populate the result into item. */
static cJSON_bool parse_number(cJSON * const item, parse_buffer * const input_buffer)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b098      	sub	sp, #96	@ 0x60
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
    double number = 0;
 80011da:	f04f 0200 	mov.w	r2, #0
 80011de:	f04f 0300 	mov.w	r3, #0
 80011e2:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    unsigned char *after_end = NULL;
 80011e6:	2300      	movs	r3, #0
 80011e8:	64bb      	str	r3, [r7, #72]	@ 0x48
    unsigned char number_c_string[64];
    unsigned char decimal_point = get_decimal_point();
 80011ea:	f7ff ffe7 	bl	80011bc <get_decimal_point>
 80011ee:	4603      	mov	r3, r0
 80011f0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    size_t i = 0;
 80011f4:	2300      	movs	r3, #0
 80011f6:	65fb      	str	r3, [r7, #92]	@ 0x5c

    if ((input_buffer == NULL) || (input_buffer->content == NULL))
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d003      	beq.n	8001206 <parse_number+0x36>
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d101      	bne.n	800120a <parse_number+0x3a>
    {
        return false;
 8001206:	2300      	movs	r3, #0
 8001208:	e0a0      	b.n	800134c <parse_number+0x17c>
    }

    /* copy the number into a temporary buffer and replace '.' with the decimal point
     * of the current locale (for strtod)
     * This also takes care of '\0' not necessarily being available for marking the end of the input */
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++)
 800120a:	2300      	movs	r3, #0
 800120c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800120e:	e03d      	b.n	800128c <parse_number+0xbc>
    {
        switch (buffer_at_offset(input_buffer)[i])
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	681a      	ldr	r2, [r3, #0]
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	6899      	ldr	r1, [r3, #8]
 8001218:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800121a:	440b      	add	r3, r1
 800121c:	4413      	add	r3, r2
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	2b45      	cmp	r3, #69	@ 0x45
 8001222:	dc17      	bgt.n	8001254 <parse_number+0x84>
 8001224:	2b2b      	cmp	r3, #43	@ 0x2b
 8001226:	db40      	blt.n	80012aa <parse_number+0xda>
 8001228:	3b2b      	subs	r3, #43	@ 0x2b
 800122a:	2201      	movs	r2, #1
 800122c:	409a      	lsls	r2, r3
 800122e:	4b4c      	ldr	r3, [pc, #304]	@ (8001360 <parse_number+0x190>)
 8001230:	4013      	ands	r3, r2
 8001232:	2b00      	cmp	r3, #0
 8001234:	bf14      	ite	ne
 8001236:	2301      	movne	r3, #1
 8001238:	2300      	moveq	r3, #0
 800123a:	b2db      	uxtb	r3, r3
 800123c:	2b00      	cmp	r3, #0
 800123e:	d10b      	bne.n	8001258 <parse_number+0x88>
 8001240:	f002 0308 	and.w	r3, r2, #8
 8001244:	2b00      	cmp	r3, #0
 8001246:	bf14      	ite	ne
 8001248:	2301      	movne	r3, #1
 800124a:	2300      	moveq	r3, #0
 800124c:	b2db      	uxtb	r3, r3
 800124e:	2b00      	cmp	r3, #0
 8001250:	d111      	bne.n	8001276 <parse_number+0xa6>
            case '.':
                number_c_string[i] = decimal_point;
                break;

            default:
                goto loop_end;
 8001252:	e02a      	b.n	80012aa <parse_number+0xda>
        switch (buffer_at_offset(input_buffer)[i])
 8001254:	2b65      	cmp	r3, #101	@ 0x65
 8001256:	d128      	bne.n	80012aa <parse_number+0xda>
                number_c_string[i] = buffer_at_offset(input_buffer)[i];
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	6899      	ldr	r1, [r3, #8]
 8001260:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001262:	440b      	add	r3, r1
 8001264:	4413      	add	r3, r2
 8001266:	7819      	ldrb	r1, [r3, #0]
 8001268:	f107 0208 	add.w	r2, r7, #8
 800126c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800126e:	4413      	add	r3, r2
 8001270:	460a      	mov	r2, r1
 8001272:	701a      	strb	r2, [r3, #0]
                break;
 8001274:	e007      	b.n	8001286 <parse_number+0xb6>
                number_c_string[i] = decimal_point;
 8001276:	f107 0208 	add.w	r2, r7, #8
 800127a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800127c:	4413      	add	r3, r2
 800127e:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8001282:	701a      	strb	r2, [r3, #0]
                break;
 8001284:	bf00      	nop
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++)
 8001286:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001288:	3301      	adds	r3, #1
 800128a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800128c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800128e:	2b3e      	cmp	r3, #62	@ 0x3e
 8001290:	d80d      	bhi.n	80012ae <parse_number+0xde>
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d00a      	beq.n	80012ae <parse_number+0xde>
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	689a      	ldr	r2, [r3, #8]
 800129c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800129e:	441a      	add	r2, r3
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	429a      	cmp	r2, r3
 80012a6:	d3b3      	bcc.n	8001210 <parse_number+0x40>
        }
    }
loop_end:
 80012a8:	e001      	b.n	80012ae <parse_number+0xde>
                goto loop_end;
 80012aa:	bf00      	nop
 80012ac:	e000      	b.n	80012b0 <parse_number+0xe0>
loop_end:
 80012ae:	bf00      	nop
    number_c_string[i] = '\0';
 80012b0:	f107 0208 	add.w	r2, r7, #8
 80012b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80012b6:	4413      	add	r3, r2
 80012b8:	2200      	movs	r2, #0
 80012ba:	701a      	strb	r2, [r3, #0]

    number = strtod((const char*)number_c_string, (char**)&after_end);
 80012bc:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 80012c0:	f107 0308 	add.w	r3, r7, #8
 80012c4:	4611      	mov	r1, r2
 80012c6:	4618      	mov	r0, r3
 80012c8:	f011 fd46 	bl	8012d58 <strtod>
 80012cc:	ed87 0b14 	vstr	d0, [r7, #80]	@ 0x50
    if (number_c_string == after_end)
 80012d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80012d2:	f107 0308 	add.w	r3, r7, #8
 80012d6:	429a      	cmp	r2, r3
 80012d8:	d101      	bne.n	80012de <parse_number+0x10e>
    {
        return false; /* parse_error */
 80012da:	2300      	movs	r3, #0
 80012dc:	e036      	b.n	800134c <parse_number+0x17c>
    }

    item->valuedouble = number;
 80012de:	6879      	ldr	r1, [r7, #4]
 80012e0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80012e4:	e9c1 2306 	strd	r2, r3, [r1, #24]

    /* use saturation in case of overflow */
    if (number >= INT_MAX)
 80012e8:	a31b      	add	r3, pc, #108	@ (adr r3, 8001358 <parse_number+0x188>)
 80012ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ee:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 80012f2:	f7ff fc37 	bl	8000b64 <__aeabi_dcmpge>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d004      	beq.n	8001306 <parse_number+0x136>
    {
        item->valueint = INT_MAX;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001302:	615a      	str	r2, [r3, #20]
 8001304:	e015      	b.n	8001332 <parse_number+0x162>
    }
    else if (number <= (double)INT_MIN)
 8001306:	f04f 0200 	mov.w	r2, #0
 800130a:	4b16      	ldr	r3, [pc, #88]	@ (8001364 <parse_number+0x194>)
 800130c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8001310:	f7ff fc1e 	bl	8000b50 <__aeabi_dcmple>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d004      	beq.n	8001324 <parse_number+0x154>
    {
        item->valueint = INT_MIN;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001320:	615a      	str	r2, [r3, #20]
 8001322:	e006      	b.n	8001332 <parse_number+0x162>
    }
    else
    {
        item->valueint = (int)number;
 8001324:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8001328:	f7ff fc30 	bl	8000b8c <__aeabi_d2iz>
 800132c:	4602      	mov	r2, r0
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	615a      	str	r2, [r3, #20]
    }

    item->type = cJSON_Number;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	2208      	movs	r2, #8
 8001336:	60da      	str	r2, [r3, #12]

    input_buffer->offset += (size_t)(after_end - number_c_string);
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800133e:	f107 0208 	add.w	r2, r7, #8
 8001342:	1a8a      	subs	r2, r1, r2
 8001344:	441a      	add	r2, r3
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	609a      	str	r2, [r3, #8]
    return true;
 800134a:	2301      	movs	r3, #1
}
 800134c:	4618      	mov	r0, r3
 800134e:	3760      	adds	r7, #96	@ 0x60
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	f3af 8000 	nop.w
 8001358:	ffc00000 	.word	0xffc00000
 800135c:	41dfffff 	.word	0x41dfffff
 8001360:	04007fe5 	.word	0x04007fe5
 8001364:	c1e00000 	.word	0xc1e00000

08001368 <parse_hex4>:
    return true;
}

/* parse 4 digit hexadecimal number */
static unsigned parse_hex4(const unsigned char * const input)
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
    unsigned int h = 0;
 8001370:	2300      	movs	r3, #0
 8001372:	60fb      	str	r3, [r7, #12]
    size_t i = 0;
 8001374:	2300      	movs	r3, #0
 8001376:	60bb      	str	r3, [r7, #8]

    for (i = 0; i < 4; i++)
 8001378:	2300      	movs	r3, #0
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	e04c      	b.n	8001418 <parse_hex4+0xb0>
    {
        /* parse digit */
        if ((input[i] >= '0') && (input[i] <= '9'))
 800137e:	687a      	ldr	r2, [r7, #4]
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	4413      	add	r3, r2
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	2b2f      	cmp	r3, #47	@ 0x2f
 8001388:	d90f      	bls.n	80013aa <parse_hex4+0x42>
 800138a:	687a      	ldr	r2, [r7, #4]
 800138c:	68bb      	ldr	r3, [r7, #8]
 800138e:	4413      	add	r3, r2
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	2b39      	cmp	r3, #57	@ 0x39
 8001394:	d809      	bhi.n	80013aa <parse_hex4+0x42>
        {
            h += (unsigned int) input[i] - '0';
 8001396:	687a      	ldr	r2, [r7, #4]
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	4413      	add	r3, r2
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	461a      	mov	r2, r3
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	4413      	add	r3, r2
 80013a4:	3b30      	subs	r3, #48	@ 0x30
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	e02d      	b.n	8001406 <parse_hex4+0x9e>
        }
        else if ((input[i] >= 'A') && (input[i] <= 'F'))
 80013aa:	687a      	ldr	r2, [r7, #4]
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	4413      	add	r3, r2
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	2b40      	cmp	r3, #64	@ 0x40
 80013b4:	d90f      	bls.n	80013d6 <parse_hex4+0x6e>
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	4413      	add	r3, r2
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	2b46      	cmp	r3, #70	@ 0x46
 80013c0:	d809      	bhi.n	80013d6 <parse_hex4+0x6e>
        {
            h += (unsigned int) 10 + input[i] - 'A';
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	4413      	add	r3, r2
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	461a      	mov	r2, r3
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	4413      	add	r3, r2
 80013d0:	3b37      	subs	r3, #55	@ 0x37
 80013d2:	60fb      	str	r3, [r7, #12]
 80013d4:	e017      	b.n	8001406 <parse_hex4+0x9e>
        }
        else if ((input[i] >= 'a') && (input[i] <= 'f'))
 80013d6:	687a      	ldr	r2, [r7, #4]
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	4413      	add	r3, r2
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	2b60      	cmp	r3, #96	@ 0x60
 80013e0:	d90f      	bls.n	8001402 <parse_hex4+0x9a>
 80013e2:	687a      	ldr	r2, [r7, #4]
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	4413      	add	r3, r2
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	2b66      	cmp	r3, #102	@ 0x66
 80013ec:	d809      	bhi.n	8001402 <parse_hex4+0x9a>
        {
            h += (unsigned int) 10 + input[i] - 'a';
 80013ee:	687a      	ldr	r2, [r7, #4]
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	4413      	add	r3, r2
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	461a      	mov	r2, r3
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	4413      	add	r3, r2
 80013fc:	3b57      	subs	r3, #87	@ 0x57
 80013fe:	60fb      	str	r3, [r7, #12]
 8001400:	e001      	b.n	8001406 <parse_hex4+0x9e>
        }
        else /* invalid */
        {
            return 0;
 8001402:	2300      	movs	r3, #0
 8001404:	e00c      	b.n	8001420 <parse_hex4+0xb8>
        }

        if (i < 3)
 8001406:	68bb      	ldr	r3, [r7, #8]
 8001408:	2b02      	cmp	r3, #2
 800140a:	d802      	bhi.n	8001412 <parse_hex4+0xaa>
        {
            /* shift left to make place for the next nibble */
            h = h << 4;
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	011b      	lsls	r3, r3, #4
 8001410:	60fb      	str	r3, [r7, #12]
    for (i = 0; i < 4; i++)
 8001412:	68bb      	ldr	r3, [r7, #8]
 8001414:	3301      	adds	r3, #1
 8001416:	60bb      	str	r3, [r7, #8]
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	2b03      	cmp	r3, #3
 800141c:	d9af      	bls.n	800137e <parse_hex4+0x16>
        }
    }

    return h;
 800141e:	68fb      	ldr	r3, [r7, #12]
}
 8001420:	4618      	mov	r0, r3
 8001422:	3714      	adds	r7, #20
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr

0800142c <utf16_literal_to_utf8>:

/* converts a UTF-16 literal to UTF-8
 * A literal can be one or two sequences of the form \uXXXX */
static unsigned char utf16_literal_to_utf8(const unsigned char * const input_pointer, const unsigned char * const input_end, unsigned char **output_pointer)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b08a      	sub	sp, #40	@ 0x28
 8001430:	af00      	add	r7, sp, #0
 8001432:	60f8      	str	r0, [r7, #12]
 8001434:	60b9      	str	r1, [r7, #8]
 8001436:	607a      	str	r2, [r7, #4]
    long unsigned int codepoint = 0;
 8001438:	2300      	movs	r3, #0
 800143a:	627b      	str	r3, [r7, #36]	@ 0x24
    unsigned int first_code = 0;
 800143c:	2300      	movs	r3, #0
 800143e:	61fb      	str	r3, [r7, #28]
    const unsigned char *first_sequence = input_pointer;
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	61bb      	str	r3, [r7, #24]
    unsigned char utf8_length = 0;
 8001444:	2300      	movs	r3, #0
 8001446:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    unsigned char utf8_position = 0;
 800144a:	2300      	movs	r3, #0
 800144c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    unsigned char sequence_length = 0;
 8001450:	2300      	movs	r3, #0
 8001452:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    unsigned char first_byte_mark = 0;
 8001456:	2300      	movs	r3, #0
 8001458:	f887 3020 	strb.w	r3, [r7, #32]

    if ((input_end - first_sequence) < 6)
 800145c:	68ba      	ldr	r2, [r7, #8]
 800145e:	69bb      	ldr	r3, [r7, #24]
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	2b05      	cmp	r3, #5
 8001464:	f340 80b7 	ble.w	80015d6 <utf16_literal_to_utf8+0x1aa>
        /* input ends unexpectedly */
        goto fail;
    }

    /* get the first utf16 sequence */
    first_code = parse_hex4(first_sequence + 2);
 8001468:	69bb      	ldr	r3, [r7, #24]
 800146a:	3302      	adds	r3, #2
 800146c:	4618      	mov	r0, r3
 800146e:	f7ff ff7b 	bl	8001368 <parse_hex4>
 8001472:	61f8      	str	r0, [r7, #28]

    /* check that the code is valid */
    if (((first_code >= 0xDC00) && (first_code <= 0xDFFF)))
 8001474:	69fb      	ldr	r3, [r7, #28]
 8001476:	f5b3 4f5c 	cmp.w	r3, #56320	@ 0xdc00
 800147a:	d304      	bcc.n	8001486 <utf16_literal_to_utf8+0x5a>
 800147c:	69fb      	ldr	r3, [r7, #28]
 800147e:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 8001482:	f0c0 80aa 	bcc.w	80015da <utf16_literal_to_utf8+0x1ae>
    {
        goto fail;
    }

    /* UTF16 surrogate pair */
    if ((first_code >= 0xD800) && (first_code <= 0xDBFF))
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	f5b3 4f58 	cmp.w	r3, #55296	@ 0xd800
 800148c:	d337      	bcc.n	80014fe <utf16_literal_to_utf8+0xd2>
 800148e:	69fb      	ldr	r3, [r7, #28]
 8001490:	f5b3 4f5c 	cmp.w	r3, #56320	@ 0xdc00
 8001494:	d233      	bcs.n	80014fe <utf16_literal_to_utf8+0xd2>
    {
        const unsigned char *second_sequence = first_sequence + 6;
 8001496:	69bb      	ldr	r3, [r7, #24]
 8001498:	3306      	adds	r3, #6
 800149a:	617b      	str	r3, [r7, #20]
        unsigned int second_code = 0;
 800149c:	2300      	movs	r3, #0
 800149e:	613b      	str	r3, [r7, #16]
        sequence_length = 12; /* \uXXXX\uXXXX */
 80014a0:	230c      	movs	r3, #12
 80014a2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

        if ((input_end - second_sequence) < 6)
 80014a6:	68ba      	ldr	r2, [r7, #8]
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	2b05      	cmp	r3, #5
 80014ae:	f340 8096 	ble.w	80015de <utf16_literal_to_utf8+0x1b2>
        {
            /* input ends unexpectedly */
            goto fail;
        }

        if ((second_sequence[0] != '\\') || (second_sequence[1] != 'u'))
 80014b2:	697b      	ldr	r3, [r7, #20]
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	2b5c      	cmp	r3, #92	@ 0x5c
 80014b8:	f040 8093 	bne.w	80015e2 <utf16_literal_to_utf8+0x1b6>
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	3301      	adds	r3, #1
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	2b75      	cmp	r3, #117	@ 0x75
 80014c4:	f040 808d 	bne.w	80015e2 <utf16_literal_to_utf8+0x1b6>
            /* missing second half of the surrogate pair */
            goto fail;
        }

        /* get the second utf16 sequence */
        second_code = parse_hex4(second_sequence + 2);
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	3302      	adds	r3, #2
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7ff ff4b 	bl	8001368 <parse_hex4>
 80014d2:	6138      	str	r0, [r7, #16]
        /* check that the code is valid */
        if ((second_code < 0xDC00) || (second_code > 0xDFFF))
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	f5b3 4f5c 	cmp.w	r3, #56320	@ 0xdc00
 80014da:	f0c0 8084 	bcc.w	80015e6 <utf16_literal_to_utf8+0x1ba>
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 80014e4:	d27f      	bcs.n	80015e6 <utf16_literal_to_utf8+0x1ba>
            goto fail;
        }


        /* calculate the unicode codepoint from the surrogate pair */
        codepoint = 0x10000 + (((first_code & 0x3FF) << 10) | (second_code & 0x3FF));
 80014e6:	69fb      	ldr	r3, [r7, #28]
 80014e8:	029a      	lsls	r2, r3, #10
 80014ea:	4b43      	ldr	r3, [pc, #268]	@ (80015f8 <utf16_literal_to_utf8+0x1cc>)
 80014ec:	4013      	ands	r3, r2
 80014ee:	693a      	ldr	r2, [r7, #16]
 80014f0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80014f4:	4313      	orrs	r3, r2
 80014f6:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80014fa:	627b      	str	r3, [r7, #36]	@ 0x24
    {
 80014fc:	e004      	b.n	8001508 <utf16_literal_to_utf8+0xdc>
    }
    else
    {
        sequence_length = 6; /* \uXXXX */
 80014fe:	2306      	movs	r3, #6
 8001500:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
        codepoint = first_code;
 8001504:	69fb      	ldr	r3, [r7, #28]
 8001506:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* encode as UTF-8
     * takes at maximum 4 bytes to encode:
     * 11110xxx 10xxxxxx 10xxxxxx 10xxxxxx */
    if (codepoint < 0x80)
 8001508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800150a:	2b7f      	cmp	r3, #127	@ 0x7f
 800150c:	d803      	bhi.n	8001516 <utf16_literal_to_utf8+0xea>
    {
        /* normal ascii, encoding 0xxxxxxx */
        utf8_length = 1;
 800150e:	2301      	movs	r3, #1
 8001510:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001514:	e01f      	b.n	8001556 <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint < 0x800)
 8001516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001518:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800151c:	d206      	bcs.n	800152c <utf16_literal_to_utf8+0x100>
    {
        /* two bytes, encoding 110xxxxx 10xxxxxx */
        utf8_length = 2;
 800151e:	2302      	movs	r3, #2
 8001520:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        first_byte_mark = 0xC0; /* 11000000 */
 8001524:	23c0      	movs	r3, #192	@ 0xc0
 8001526:	f887 3020 	strb.w	r3, [r7, #32]
 800152a:	e014      	b.n	8001556 <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint < 0x10000)
 800152c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800152e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001532:	d206      	bcs.n	8001542 <utf16_literal_to_utf8+0x116>
    {
        /* three bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx */
        utf8_length = 3;
 8001534:	2303      	movs	r3, #3
 8001536:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        first_byte_mark = 0xE0; /* 11100000 */
 800153a:	23e0      	movs	r3, #224	@ 0xe0
 800153c:	f887 3020 	strb.w	r3, [r7, #32]
 8001540:	e009      	b.n	8001556 <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint <= 0x10FFFF)
 8001542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001544:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8001548:	d24f      	bcs.n	80015ea <utf16_literal_to_utf8+0x1be>
    {
        /* four bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx 10xxxxxx */
        utf8_length = 4;
 800154a:	2304      	movs	r3, #4
 800154c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        first_byte_mark = 0xF0; /* 11110000 */
 8001550:	23f0      	movs	r3, #240	@ 0xf0
 8001552:	f887 3020 	strb.w	r3, [r7, #32]
        /* invalid unicode codepoint */
        goto fail;
    }

    /* encode as utf8 */
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--)
 8001556:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800155a:	3b01      	subs	r3, #1
 800155c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001560:	e015      	b.n	800158e <utf16_literal_to_utf8+0x162>
    {
        /* 10xxxxxx */
        (*output_pointer)[utf8_position] = (unsigned char)((codepoint | 0x80) & 0xBF);
 8001562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001564:	b2db      	uxtb	r3, r3
 8001566:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800156a:	b2da      	uxtb	r2, r3
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	6819      	ldr	r1, [r3, #0]
 8001570:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001574:	440b      	add	r3, r1
 8001576:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800157a:	b2d2      	uxtb	r2, r2
 800157c:	701a      	strb	r2, [r3, #0]
        codepoint >>= 6;
 800157e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001580:	099b      	lsrs	r3, r3, #6
 8001582:	627b      	str	r3, [r7, #36]	@ 0x24
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--)
 8001584:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001588:	3b01      	subs	r3, #1
 800158a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800158e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001592:	2b00      	cmp	r3, #0
 8001594:	d1e5      	bne.n	8001562 <utf16_literal_to_utf8+0x136>
    }
    /* encode first byte */
    if (utf8_length > 1)
 8001596:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800159a:	2b01      	cmp	r3, #1
 800159c:	d909      	bls.n	80015b2 <utf16_literal_to_utf8+0x186>
    {
        (*output_pointer)[0] = (unsigned char)((codepoint | first_byte_mark) & 0xFF);
 800159e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015a0:	b2d9      	uxtb	r1, r3
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80015aa:	430a      	orrs	r2, r1
 80015ac:	b2d2      	uxtb	r2, r2
 80015ae:	701a      	strb	r2, [r3, #0]
 80015b0:	e007      	b.n	80015c2 <utf16_literal_to_utf8+0x196>
    }
    else
    {
        (*output_pointer)[0] = (unsigned char)(codepoint & 0x7F);
 80015b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015b4:	b2da      	uxtb	r2, r3
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80015be:	b2d2      	uxtb	r2, r2
 80015c0:	701a      	strb	r2, [r3, #0]
    }

    *output_pointer += utf8_length;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80015ca:	441a      	add	r2, r3
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	601a      	str	r2, [r3, #0]

    return sequence_length;
 80015d0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80015d4:	e00b      	b.n	80015ee <utf16_literal_to_utf8+0x1c2>
        goto fail;
 80015d6:	bf00      	nop
 80015d8:	e008      	b.n	80015ec <utf16_literal_to_utf8+0x1c0>
        goto fail;
 80015da:	bf00      	nop
 80015dc:	e006      	b.n	80015ec <utf16_literal_to_utf8+0x1c0>
            goto fail;
 80015de:	bf00      	nop
 80015e0:	e004      	b.n	80015ec <utf16_literal_to_utf8+0x1c0>
            goto fail;
 80015e2:	bf00      	nop
 80015e4:	e002      	b.n	80015ec <utf16_literal_to_utf8+0x1c0>
            goto fail;
 80015e6:	bf00      	nop
 80015e8:	e000      	b.n	80015ec <utf16_literal_to_utf8+0x1c0>
        goto fail;
 80015ea:	bf00      	nop

fail:
    return 0;
 80015ec:	2300      	movs	r3, #0
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3728      	adds	r7, #40	@ 0x28
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	000ffc00 	.word	0x000ffc00

080015fc <parse_string>:

/* Parse the input text into an unescaped cinput, and populate item. */
static cJSON_bool parse_string(cJSON * const item, parse_buffer * const input_buffer)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b08a      	sub	sp, #40	@ 0x28
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = buffer_at_offset(input_buffer) + 1;
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	681a      	ldr	r2, [r3, #0]
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	3301      	adds	r3, #1
 8001610:	4413      	add	r3, r2
 8001612:	627b      	str	r3, [r7, #36]	@ 0x24
    const unsigned char *input_end = buffer_at_offset(input_buffer) + 1;
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	689b      	ldr	r3, [r3, #8]
 800161c:	3301      	adds	r3, #1
 800161e:	4413      	add	r3, r2
 8001620:	623b      	str	r3, [r7, #32]
    unsigned char *output_pointer = NULL;
 8001622:	2300      	movs	r3, #0
 8001624:	60fb      	str	r3, [r7, #12]
    unsigned char *output = NULL;
 8001626:	2300      	movs	r3, #0
 8001628:	61fb      	str	r3, [r7, #28]

    /* not a string */
    if (buffer_at_offset(input_buffer)[0] != '\"')
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	4413      	add	r3, r2
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	2b22      	cmp	r3, #34	@ 0x22
 8001638:	f040 8103 	bne.w	8001842 <parse_string+0x246>
        goto fail;
    }

    {
        /* calculate approximate size of the output (overestimate) */
        size_t allocation_length = 0;
 800163c:	2300      	movs	r3, #0
 800163e:	613b      	str	r3, [r7, #16]
        size_t skipped_bytes = 0;
 8001640:	2300      	movs	r3, #0
 8001642:	61bb      	str	r3, [r7, #24]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"'))
 8001644:	e017      	b.n	8001676 <parse_string+0x7a>
        {
            /* is escape sequence */
            if (input_end[0] == '\\')
 8001646:	6a3b      	ldr	r3, [r7, #32]
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	2b5c      	cmp	r3, #92	@ 0x5c
 800164c:	d110      	bne.n	8001670 <parse_string+0x74>
            {
                if ((size_t)(input_end + 1 - input_buffer->content) >= input_buffer->length)
 800164e:	6a3b      	ldr	r3, [r7, #32]
 8001650:	1c5a      	adds	r2, r3, #1
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	1ad3      	subs	r3, r2, r3
 8001658:	461a      	mov	r2, r3
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	429a      	cmp	r2, r3
 8001660:	f080 80f1 	bcs.w	8001846 <parse_string+0x24a>
                {
                    /* prevent buffer overflow when last input character is a backslash */
                    goto fail;
                }
                skipped_bytes++;
 8001664:	69bb      	ldr	r3, [r7, #24]
 8001666:	3301      	adds	r3, #1
 8001668:	61bb      	str	r3, [r7, #24]
                input_end++;
 800166a:	6a3b      	ldr	r3, [r7, #32]
 800166c:	3301      	adds	r3, #1
 800166e:	623b      	str	r3, [r7, #32]
            }
            input_end++;
 8001670:	6a3b      	ldr	r3, [r7, #32]
 8001672:	3301      	adds	r3, #1
 8001674:	623b      	str	r3, [r7, #32]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"'))
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	6a3a      	ldr	r2, [r7, #32]
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	461a      	mov	r2, r3
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	429a      	cmp	r2, r3
 8001686:	d203      	bcs.n	8001690 <parse_string+0x94>
 8001688:	6a3b      	ldr	r3, [r7, #32]
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	2b22      	cmp	r3, #34	@ 0x22
 800168e:	d1da      	bne.n	8001646 <parse_string+0x4a>
        }
        if (((size_t)(input_end - input_buffer->content) >= input_buffer->length) || (*input_end != '\"'))
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	6a3a      	ldr	r2, [r7, #32]
 8001696:	1ad3      	subs	r3, r2, r3
 8001698:	461a      	mov	r2, r3
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	429a      	cmp	r2, r3
 80016a0:	f080 80d3 	bcs.w	800184a <parse_string+0x24e>
 80016a4:	6a3b      	ldr	r3, [r7, #32]
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	2b22      	cmp	r3, #34	@ 0x22
 80016aa:	f040 80ce 	bne.w	800184a <parse_string+0x24e>
        {
            goto fail; /* string ended unexpectedly */
        }

        /* This is at most how much we need for the output */
        allocation_length = (size_t) (input_end - buffer_at_offset(input_buffer)) - skipped_bytes;
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	4413      	add	r3, r2
 80016b8:	6a3a      	ldr	r2, [r7, #32]
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	461a      	mov	r2, r3
 80016be:	69bb      	ldr	r3, [r7, #24]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	613b      	str	r3, [r7, #16]
        output = (unsigned char*)input_buffer->hooks.allocate(allocation_length + sizeof(""));
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	691b      	ldr	r3, [r3, #16]
 80016c8:	693a      	ldr	r2, [r7, #16]
 80016ca:	3201      	adds	r2, #1
 80016cc:	4610      	mov	r0, r2
 80016ce:	4798      	blx	r3
 80016d0:	61f8      	str	r0, [r7, #28]
        if (output == NULL)
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	f000 80ba 	beq.w	800184e <parse_string+0x252>
        {
            goto fail; /* allocation failure */
        }
    }

    output_pointer = output;
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	60fb      	str	r3, [r7, #12]
    /* loop through the string literal */
    while (input_pointer < input_end)
 80016de:	e094      	b.n	800180a <parse_string+0x20e>
    {
        if (*input_pointer != '\\')
 80016e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	2b5c      	cmp	r3, #92	@ 0x5c
 80016e6:	d008      	beq.n	80016fa <parse_string+0xfe>
        {
            *output_pointer++ = *input_pointer++;
 80016e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016ea:	1c53      	adds	r3, r2, #1
 80016ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	1c59      	adds	r1, r3, #1
 80016f2:	60f9      	str	r1, [r7, #12]
 80016f4:	7812      	ldrb	r2, [r2, #0]
 80016f6:	701a      	strb	r2, [r3, #0]
 80016f8:	e087      	b.n	800180a <parse_string+0x20e>
        }
        /* escape sequence */
        else
        {
            unsigned char sequence_length = 2;
 80016fa:	2302      	movs	r3, #2
 80016fc:	75fb      	strb	r3, [r7, #23]
            if ((input_end - input_pointer) < 1)
 80016fe:	6a3a      	ldr	r2, [r7, #32]
 8001700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001702:	1ad3      	subs	r3, r2, r3
 8001704:	2b00      	cmp	r3, #0
 8001706:	f340 80a4 	ble.w	8001852 <parse_string+0x256>
            {
                goto fail;
            }

            switch (input_pointer[1])
 800170a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800170c:	3301      	adds	r3, #1
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	2b75      	cmp	r3, #117	@ 0x75
 8001712:	f300 80a0 	bgt.w	8001856 <parse_string+0x25a>
 8001716:	2b5c      	cmp	r3, #92	@ 0x5c
 8001718:	da04      	bge.n	8001724 <parse_string+0x128>
 800171a:	2b22      	cmp	r3, #34	@ 0x22
 800171c:	d05c      	beq.n	80017d8 <parse_string+0x1dc>
 800171e:	2b2f      	cmp	r3, #47	@ 0x2f
 8001720:	d05a      	beq.n	80017d8 <parse_string+0x1dc>
                        goto fail;
                    }
                    break;

                default:
                    goto fail;
 8001722:	e098      	b.n	8001856 <parse_string+0x25a>
            switch (input_pointer[1])
 8001724:	3b5c      	subs	r3, #92	@ 0x5c
 8001726:	2b19      	cmp	r3, #25
 8001728:	f200 8095 	bhi.w	8001856 <parse_string+0x25a>
 800172c:	a201      	add	r2, pc, #4	@ (adr r2, 8001734 <parse_string+0x138>)
 800172e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001732:	bf00      	nop
 8001734:	080017d9 	.word	0x080017d9
 8001738:	08001857 	.word	0x08001857
 800173c:	08001857 	.word	0x08001857
 8001740:	08001857 	.word	0x08001857
 8001744:	08001857 	.word	0x08001857
 8001748:	08001857 	.word	0x08001857
 800174c:	0800179d 	.word	0x0800179d
 8001750:	08001857 	.word	0x08001857
 8001754:	08001857 	.word	0x08001857
 8001758:	08001857 	.word	0x08001857
 800175c:	080017a9 	.word	0x080017a9
 8001760:	08001857 	.word	0x08001857
 8001764:	08001857 	.word	0x08001857
 8001768:	08001857 	.word	0x08001857
 800176c:	08001857 	.word	0x08001857
 8001770:	08001857 	.word	0x08001857
 8001774:	08001857 	.word	0x08001857
 8001778:	08001857 	.word	0x08001857
 800177c:	080017b5 	.word	0x080017b5
 8001780:	08001857 	.word	0x08001857
 8001784:	08001857 	.word	0x08001857
 8001788:	08001857 	.word	0x08001857
 800178c:	080017c1 	.word	0x080017c1
 8001790:	08001857 	.word	0x08001857
 8001794:	080017cd 	.word	0x080017cd
 8001798:	080017e9 	.word	0x080017e9
                    *output_pointer++ = '\b';
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	1c5a      	adds	r2, r3, #1
 80017a0:	60fa      	str	r2, [r7, #12]
 80017a2:	2208      	movs	r2, #8
 80017a4:	701a      	strb	r2, [r3, #0]
                    break;
 80017a6:	e02c      	b.n	8001802 <parse_string+0x206>
                    *output_pointer++ = '\f';
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	1c5a      	adds	r2, r3, #1
 80017ac:	60fa      	str	r2, [r7, #12]
 80017ae:	220c      	movs	r2, #12
 80017b0:	701a      	strb	r2, [r3, #0]
                    break;
 80017b2:	e026      	b.n	8001802 <parse_string+0x206>
                    *output_pointer++ = '\n';
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	1c5a      	adds	r2, r3, #1
 80017b8:	60fa      	str	r2, [r7, #12]
 80017ba:	220a      	movs	r2, #10
 80017bc:	701a      	strb	r2, [r3, #0]
                    break;
 80017be:	e020      	b.n	8001802 <parse_string+0x206>
                    *output_pointer++ = '\r';
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	1c5a      	adds	r2, r3, #1
 80017c4:	60fa      	str	r2, [r7, #12]
 80017c6:	220d      	movs	r2, #13
 80017c8:	701a      	strb	r2, [r3, #0]
                    break;
 80017ca:	e01a      	b.n	8001802 <parse_string+0x206>
                    *output_pointer++ = '\t';
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	1c5a      	adds	r2, r3, #1
 80017d0:	60fa      	str	r2, [r7, #12]
 80017d2:	2209      	movs	r2, #9
 80017d4:	701a      	strb	r2, [r3, #0]
                    break;
 80017d6:	e014      	b.n	8001802 <parse_string+0x206>
                    *output_pointer++ = input_pointer[1];
 80017d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017da:	1c5a      	adds	r2, r3, #1
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	1c59      	adds	r1, r3, #1
 80017e0:	60f9      	str	r1, [r7, #12]
 80017e2:	7812      	ldrb	r2, [r2, #0]
 80017e4:	701a      	strb	r2, [r3, #0]
                    break;
 80017e6:	e00c      	b.n	8001802 <parse_string+0x206>
                    sequence_length = utf16_literal_to_utf8(input_pointer, input_end, &output_pointer);
 80017e8:	f107 030c 	add.w	r3, r7, #12
 80017ec:	461a      	mov	r2, r3
 80017ee:	6a39      	ldr	r1, [r7, #32]
 80017f0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80017f2:	f7ff fe1b 	bl	800142c <utf16_literal_to_utf8>
 80017f6:	4603      	mov	r3, r0
 80017f8:	75fb      	strb	r3, [r7, #23]
                    if (sequence_length == 0)
 80017fa:	7dfb      	ldrb	r3, [r7, #23]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d02c      	beq.n	800185a <parse_string+0x25e>
                    break;
 8001800:	bf00      	nop
            }
            input_pointer += sequence_length;
 8001802:	7dfb      	ldrb	r3, [r7, #23]
 8001804:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001806:	4413      	add	r3, r2
 8001808:	627b      	str	r3, [r7, #36]	@ 0x24
    while (input_pointer < input_end)
 800180a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800180c:	6a3b      	ldr	r3, [r7, #32]
 800180e:	429a      	cmp	r2, r3
 8001810:	f4ff af66 	bcc.w	80016e0 <parse_string+0xe4>
        }
    }

    /* zero terminate the output */
    *output_pointer = '\0';
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	2200      	movs	r2, #0
 8001818:	701a      	strb	r2, [r3, #0]

    item->type = cJSON_String;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2210      	movs	r2, #16
 800181e:	60da      	str	r2, [r3, #12]
    item->valuestring = (char*)output;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	69fa      	ldr	r2, [r7, #28]
 8001824:	611a      	str	r2, [r3, #16]

    input_buffer->offset = (size_t) (input_end - input_buffer->content);
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	6a3a      	ldr	r2, [r7, #32]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	461a      	mov	r2, r3
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	609a      	str	r2, [r3, #8]
    input_buffer->offset++;
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	689b      	ldr	r3, [r3, #8]
 8001838:	1c5a      	adds	r2, r3, #1
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	609a      	str	r2, [r3, #8]

    return true;
 800183e:	2301      	movs	r3, #1
 8001840:	e020      	b.n	8001884 <parse_string+0x288>
        goto fail;
 8001842:	bf00      	nop
 8001844:	e00a      	b.n	800185c <parse_string+0x260>
                    goto fail;
 8001846:	bf00      	nop
 8001848:	e008      	b.n	800185c <parse_string+0x260>
            goto fail; /* string ended unexpectedly */
 800184a:	bf00      	nop
 800184c:	e006      	b.n	800185c <parse_string+0x260>
            goto fail; /* allocation failure */
 800184e:	bf00      	nop
 8001850:	e004      	b.n	800185c <parse_string+0x260>
                goto fail;
 8001852:	bf00      	nop
 8001854:	e002      	b.n	800185c <parse_string+0x260>
                    goto fail;
 8001856:	bf00      	nop
 8001858:	e000      	b.n	800185c <parse_string+0x260>
                        goto fail;
 800185a:	bf00      	nop

fail:
    if (output != NULL)
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d005      	beq.n	800186e <parse_string+0x272>
    {
        input_buffer->hooks.deallocate(output);
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	695b      	ldr	r3, [r3, #20]
 8001866:	69f8      	ldr	r0, [r7, #28]
 8001868:	4798      	blx	r3
        output = NULL;
 800186a:	2300      	movs	r3, #0
 800186c:	61fb      	str	r3, [r7, #28]
    }

    if (input_pointer != NULL)
 800186e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001870:	2b00      	cmp	r3, #0
 8001872:	d006      	beq.n	8001882 <parse_string+0x286>
    {
        input_buffer->offset = (size_t)(input_pointer - input_buffer->content);
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	461a      	mov	r2, r3
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	609a      	str	r2, [r3, #8]
    }

    return false;
 8001882:	2300      	movs	r3, #0
}
 8001884:	4618      	mov	r0, r3
 8001886:	3728      	adds	r7, #40	@ 0x28
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}

0800188c <buffer_skip_whitespace>:
static cJSON_bool parse_object(cJSON * const item, parse_buffer * const input_buffer);
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer);

/* Utility to jump whitespace and cr/lf */
static parse_buffer *buffer_skip_whitespace(parse_buffer * const buffer)
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL))
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d003      	beq.n	80018a2 <buffer_skip_whitespace+0x16>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d101      	bne.n	80018a6 <buffer_skip_whitespace+0x1a>
    {
        return NULL;
 80018a2:	2300      	movs	r3, #0
 80018a4:	e02c      	b.n	8001900 <buffer_skip_whitespace+0x74>
    }

    if (cannot_access_at_index(buffer, 0))
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d005      	beq.n	80018b8 <buffer_skip_whitespace+0x2c>
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	689a      	ldr	r2, [r3, #8]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d306      	bcc.n	80018c6 <buffer_skip_whitespace+0x3a>
    {
        return buffer;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	e021      	b.n	8001900 <buffer_skip_whitespace+0x74>
    }

    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32))
    {
       buffer->offset++;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	1c5a      	adds	r2, r3, #1
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	609a      	str	r2, [r3, #8]
    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32))
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d00d      	beq.n	80018e8 <buffer_skip_whitespace+0x5c>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	689a      	ldr	r2, [r3, #8]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	d207      	bcs.n	80018e8 <buffer_skip_whitespace+0x5c>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	4413      	add	r3, r2
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	2b20      	cmp	r3, #32
 80018e6:	d9e9      	bls.n	80018bc <buffer_skip_whitespace+0x30>
    }

    if (buffer->offset == buffer->length)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	689a      	ldr	r2, [r3, #8]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d104      	bne.n	80018fe <buffer_skip_whitespace+0x72>
    {
        buffer->offset--;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	1e5a      	subs	r2, r3, #1
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 80018fe:	687b      	ldr	r3, [r7, #4]
}
 8001900:	4618      	mov	r0, r3
 8001902:	370c      	adds	r7, #12
 8001904:	46bd      	mov	sp, r7
 8001906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190a:	4770      	bx	lr

0800190c <skip_utf8_bom>:

/* skip the UTF-8 BOM (byte order mark) if it is at the beginning of a buffer */
static parse_buffer *skip_utf8_bom(parse_buffer * const buffer)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL) || (buffer->offset != 0))
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d007      	beq.n	800192a <skip_utf8_bom+0x1e>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d003      	beq.n	800192a <skip_utf8_bom+0x1e>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	689b      	ldr	r3, [r3, #8]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d001      	beq.n	800192e <skip_utf8_bom+0x22>
    {
        return NULL;
 800192a:	2300      	movs	r3, #0
 800192c:	e01c      	b.n	8001968 <skip_utf8_bom+0x5c>
    }

    if (can_access_at_index(buffer, 4) && (strncmp((const char*)buffer_at_offset(buffer), "\xEF\xBB\xBF", 3) == 0))
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d018      	beq.n	8001966 <skip_utf8_bom+0x5a>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	1d1a      	adds	r2, r3, #4
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	429a      	cmp	r2, r3
 8001940:	d211      	bcs.n	8001966 <skip_utf8_bom+0x5a>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	4413      	add	r3, r2
 800194c:	2203      	movs	r2, #3
 800194e:	4908      	ldr	r1, [pc, #32]	@ (8001970 <skip_utf8_bom+0x64>)
 8001950:	4618      	mov	r0, r3
 8001952:	f011 fc53 	bl	80131fc <strncmp>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d104      	bne.n	8001966 <skip_utf8_bom+0x5a>
    {
        buffer->offset += 3;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	1cda      	adds	r2, r3, #3
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 8001966:	687b      	ldr	r3, [r7, #4]
}
 8001968:	4618      	mov	r0, r3
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	08015110 	.word	0x08015110

08001974 <cJSON_ParseWithOpts>:

CJSON_PUBLIC(cJSON *) cJSON_ParseWithOpts(const char *value, const char **return_parse_end, cJSON_bool require_null_terminated)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b086      	sub	sp, #24
 8001978:	af00      	add	r7, sp, #0
 800197a:	60f8      	str	r0, [r7, #12]
 800197c:	60b9      	str	r1, [r7, #8]
 800197e:	607a      	str	r2, [r7, #4]
    size_t buffer_length;

    if (NULL == value)
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d101      	bne.n	800198a <cJSON_ParseWithOpts+0x16>
    {
        return NULL;
 8001986:	2300      	movs	r3, #0
 8001988:	e00c      	b.n	80019a4 <cJSON_ParseWithOpts+0x30>
    }

    /* Adding null character size due to require_null_terminated. */
    buffer_length = strlen(value) + sizeof("");
 800198a:	68f8      	ldr	r0, [r7, #12]
 800198c:	f7fe fc4a 	bl	8000224 <strlen>
 8001990:	4603      	mov	r3, r0
 8001992:	3301      	adds	r3, #1
 8001994:	617b      	str	r3, [r7, #20]

    return cJSON_ParseWithLengthOpts(value, buffer_length, return_parse_end, require_null_terminated);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	68ba      	ldr	r2, [r7, #8]
 800199a:	6979      	ldr	r1, [r7, #20]
 800199c:	68f8      	ldr	r0, [r7, #12]
 800199e:	f000 f805 	bl	80019ac <cJSON_ParseWithLengthOpts>
 80019a2:	4603      	mov	r3, r0
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	3718      	adds	r7, #24
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}

080019ac <cJSON_ParseWithLengthOpts>:

/* Parse an object - create a new root, and populate. */
CJSON_PUBLIC(cJSON *) cJSON_ParseWithLengthOpts(const char *value, size_t buffer_length, const char **return_parse_end, cJSON_bool require_null_terminated)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b08e      	sub	sp, #56	@ 0x38
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	60f8      	str	r0, [r7, #12]
 80019b4:	60b9      	str	r1, [r7, #8]
 80019b6:	607a      	str	r2, [r7, #4]
 80019b8:	603b      	str	r3, [r7, #0]
    parse_buffer buffer = { 0, 0, 0, 0, { 0, 0, 0 } };
 80019ba:	f107 0318 	add.w	r3, r7, #24
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]
 80019c2:	605a      	str	r2, [r3, #4]
 80019c4:	609a      	str	r2, [r3, #8]
 80019c6:	60da      	str	r2, [r3, #12]
 80019c8:	611a      	str	r2, [r3, #16]
 80019ca:	615a      	str	r2, [r3, #20]
 80019cc:	619a      	str	r2, [r3, #24]
    cJSON *item = NULL;
 80019ce:	2300      	movs	r3, #0
 80019d0:	637b      	str	r3, [r7, #52]	@ 0x34

    /* reset error position */
    global_error.json = NULL;
 80019d2:	4b41      	ldr	r3, [pc, #260]	@ (8001ad8 <cJSON_ParseWithLengthOpts+0x12c>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
    global_error.position = 0;
 80019d8:	4b3f      	ldr	r3, [pc, #252]	@ (8001ad8 <cJSON_ParseWithLengthOpts+0x12c>)
 80019da:	2200      	movs	r2, #0
 80019dc:	605a      	str	r2, [r3, #4]

    if (value == NULL || 0 == buffer_length)
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d042      	beq.n	8001a6a <cJSON_ParseWithLengthOpts+0xbe>
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d03f      	beq.n	8001a6a <cJSON_ParseWithLengthOpts+0xbe>
    {
        goto fail;
    }

    buffer.content = (const unsigned char*)value;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	61bb      	str	r3, [r7, #24]
    buffer.length = buffer_length;
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	61fb      	str	r3, [r7, #28]
    buffer.offset = 0;
 80019f2:	2300      	movs	r3, #0
 80019f4:	623b      	str	r3, [r7, #32]
    buffer.hooks = global_hooks;
 80019f6:	4a39      	ldr	r2, [pc, #228]	@ (8001adc <cJSON_ParseWithLengthOpts+0x130>)
 80019f8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019fc:	ca07      	ldmia	r2, {r0, r1, r2}
 80019fe:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    item = cJSON_New_Item(&global_hooks);
 8001a02:	4836      	ldr	r0, [pc, #216]	@ (8001adc <cJSON_ParseWithLengthOpts+0x130>)
 8001a04:	f7ff fb74 	bl	80010f0 <cJSON_New_Item>
 8001a08:	6378      	str	r0, [r7, #52]	@ 0x34
    if (item == NULL) /* memory fail */
 8001a0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d02e      	beq.n	8001a6e <cJSON_ParseWithLengthOpts+0xc2>
    {
        goto fail;
    }

    if (!parse_value(item, buffer_skip_whitespace(skip_utf8_bom(&buffer))))
 8001a10:	f107 0318 	add.w	r3, r7, #24
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7ff ff79 	bl	800190c <skip_utf8_bom>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7ff ff35 	bl	800188c <buffer_skip_whitespace>
 8001a22:	4603      	mov	r3, r0
 8001a24:	4619      	mov	r1, r3
 8001a26:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001a28:	f000 f868 	bl	8001afc <parse_value>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d01f      	beq.n	8001a72 <cJSON_ParseWithLengthOpts+0xc6>
        /* parse failure. ep is set. */
        goto fail;
    }

    /* if we require null-terminated JSON without appended garbage, skip and then check for a null terminator */
    if (require_null_terminated)
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d00e      	beq.n	8001a56 <cJSON_ParseWithLengthOpts+0xaa>
    {
        buffer_skip_whitespace(&buffer);
 8001a38:	f107 0318 	add.w	r3, r7, #24
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f7ff ff25 	bl	800188c <buffer_skip_whitespace>
        if ((buffer.offset >= buffer.length) || buffer_at_offset(&buffer)[0] != '\0')
 8001a42:	6a3a      	ldr	r2, [r7, #32]
 8001a44:	69fb      	ldr	r3, [r7, #28]
 8001a46:	429a      	cmp	r2, r3
 8001a48:	d215      	bcs.n	8001a76 <cJSON_ParseWithLengthOpts+0xca>
 8001a4a:	69ba      	ldr	r2, [r7, #24]
 8001a4c:	6a3b      	ldr	r3, [r7, #32]
 8001a4e:	4413      	add	r3, r2
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d10f      	bne.n	8001a76 <cJSON_ParseWithLengthOpts+0xca>
        {
            goto fail;
        }
    }
    if (return_parse_end)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d004      	beq.n	8001a66 <cJSON_ParseWithLengthOpts+0xba>
    {
        *return_parse_end = (const char*)buffer_at_offset(&buffer);
 8001a5c:	69ba      	ldr	r2, [r7, #24]
 8001a5e:	6a3b      	ldr	r3, [r7, #32]
 8001a60:	441a      	add	r2, r3
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	601a      	str	r2, [r3, #0]
    }

    return item;
 8001a66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a68:	e031      	b.n	8001ace <cJSON_ParseWithLengthOpts+0x122>
        goto fail;
 8001a6a:	bf00      	nop
 8001a6c:	e004      	b.n	8001a78 <cJSON_ParseWithLengthOpts+0xcc>
        goto fail;
 8001a6e:	bf00      	nop
 8001a70:	e002      	b.n	8001a78 <cJSON_ParseWithLengthOpts+0xcc>
        goto fail;
 8001a72:	bf00      	nop
 8001a74:	e000      	b.n	8001a78 <cJSON_ParseWithLengthOpts+0xcc>
            goto fail;
 8001a76:	bf00      	nop

fail:
    if (item != NULL)
 8001a78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d002      	beq.n	8001a84 <cJSON_ParseWithLengthOpts+0xd8>
    {
        cJSON_Delete(item);
 8001a7e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001a80:	f7ff fb4c 	bl	800111c <cJSON_Delete>
    }

    if (value != NULL)
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d020      	beq.n	8001acc <cJSON_ParseWithLengthOpts+0x120>
    {
        error local_error;
        local_error.json = (const unsigned char*)value;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	613b      	str	r3, [r7, #16]
        local_error.position = 0;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	617b      	str	r3, [r7, #20]

        if (buffer.offset < buffer.length)
 8001a92:	6a3a      	ldr	r2, [r7, #32]
 8001a94:	69fb      	ldr	r3, [r7, #28]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d202      	bcs.n	8001aa0 <cJSON_ParseWithLengthOpts+0xf4>
        {
            local_error.position = buffer.offset;
 8001a9a:	6a3b      	ldr	r3, [r7, #32]
 8001a9c:	617b      	str	r3, [r7, #20]
 8001a9e:	e005      	b.n	8001aac <cJSON_ParseWithLengthOpts+0x100>
        }
        else if (buffer.length > 0)
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d002      	beq.n	8001aac <cJSON_ParseWithLengthOpts+0x100>
        {
            local_error.position = buffer.length - 1;
 8001aa6:	69fb      	ldr	r3, [r7, #28]
 8001aa8:	3b01      	subs	r3, #1
 8001aaa:	617b      	str	r3, [r7, #20]
        }

        if (return_parse_end != NULL)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d004      	beq.n	8001abc <cJSON_ParseWithLengthOpts+0x110>
        {
            *return_parse_end = (const char*)local_error.json + local_error.position;
 8001ab2:	693a      	ldr	r2, [r7, #16]
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	441a      	add	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	601a      	str	r2, [r3, #0]
        }

        global_error = local_error;
 8001abc:	4b06      	ldr	r3, [pc, #24]	@ (8001ad8 <cJSON_ParseWithLengthOpts+0x12c>)
 8001abe:	461a      	mov	r2, r3
 8001ac0:	f107 0310 	add.w	r3, r7, #16
 8001ac4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001ac8:	e882 0003 	stmia.w	r2, {r0, r1}
    }

    return NULL;
 8001acc:	2300      	movs	r3, #0
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3738      	adds	r7, #56	@ 0x38
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	200004a0 	.word	0x200004a0
 8001adc:	20000000 	.word	0x20000000

08001ae0 <cJSON_Parse>:

/* Default options for cJSON_Parse */
CJSON_PUBLIC(cJSON *) cJSON_Parse(const char *value)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
    return cJSON_ParseWithOpts(value, 0, 0);
 8001ae8:	2200      	movs	r2, #0
 8001aea:	2100      	movs	r1, #0
 8001aec:	6878      	ldr	r0, [r7, #4]
 8001aee:	f7ff ff41 	bl	8001974 <cJSON_ParseWithOpts>
 8001af2:	4603      	mov	r3, r0
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3708      	adds	r7, #8
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}

08001afc <parse_value>:
    return print_value(item, &p);
}

/* Parser core - when encountering text, process appropriately. */
static cJSON_bool parse_value(cJSON * const item, parse_buffer * const input_buffer)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	6039      	str	r1, [r7, #0]
    if ((input_buffer == NULL) || (input_buffer->content == NULL))
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d003      	beq.n	8001b14 <parse_value+0x18>
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d101      	bne.n	8001b18 <parse_value+0x1c>
    {
        return false; /* no input */
 8001b14:	2300      	movs	r3, #0
 8001b16:	e0d2      	b.n	8001cbe <parse_value+0x1c2>
    }

    /* parse the different types of values */
    /* null */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), "null", 4) == 0))
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d01d      	beq.n	8001b5a <parse_value+0x5e>
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	1d1a      	adds	r2, r3, #4
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d816      	bhi.n	8001b5a <parse_value+0x5e>
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	4413      	add	r3, r2
 8001b36:	2204      	movs	r2, #4
 8001b38:	4963      	ldr	r1, [pc, #396]	@ (8001cc8 <parse_value+0x1cc>)
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f011 fb5e 	bl	80131fc <strncmp>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d109      	bne.n	8001b5a <parse_value+0x5e>
    {
        item->type = cJSON_NULL;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2204      	movs	r2, #4
 8001b4a:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 4;
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	1d1a      	adds	r2, r3, #4
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	609a      	str	r2, [r3, #8]
        return true;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e0b1      	b.n	8001cbe <parse_value+0x1c2>
    }
    /* false */
    if (can_read(input_buffer, 5) && (strncmp((const char*)buffer_at_offset(input_buffer), "false", 5) == 0))
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d01d      	beq.n	8001b9c <parse_value+0xa0>
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	1d5a      	adds	r2, r3, #5
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	429a      	cmp	r2, r3
 8001b6c:	d816      	bhi.n	8001b9c <parse_value+0xa0>
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	4413      	add	r3, r2
 8001b78:	2205      	movs	r2, #5
 8001b7a:	4954      	ldr	r1, [pc, #336]	@ (8001ccc <parse_value+0x1d0>)
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f011 fb3d 	bl	80131fc <strncmp>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d109      	bne.n	8001b9c <parse_value+0xa0>
    {
        item->type = cJSON_False;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 5;
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	1d5a      	adds	r2, r3, #5
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	609a      	str	r2, [r3, #8]
        return true;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	e090      	b.n	8001cbe <parse_value+0x1c2>
    }
    /* true */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), "true", 4) == 0))
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d020      	beq.n	8001be4 <parse_value+0xe8>
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	1d1a      	adds	r2, r3, #4
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d819      	bhi.n	8001be4 <parse_value+0xe8>
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	4413      	add	r3, r2
 8001bba:	2204      	movs	r2, #4
 8001bbc:	4944      	ldr	r1, [pc, #272]	@ (8001cd0 <parse_value+0x1d4>)
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f011 fb1c 	bl	80131fc <strncmp>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d10c      	bne.n	8001be4 <parse_value+0xe8>
    {
        item->type = cJSON_True;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2202      	movs	r2, #2
 8001bce:	60da      	str	r2, [r3, #12]
        item->valueint = 1;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	615a      	str	r2, [r3, #20]
        input_buffer->offset += 4;
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	689b      	ldr	r3, [r3, #8]
 8001bda:	1d1a      	adds	r2, r3, #4
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	609a      	str	r2, [r3, #8]
        return true;
 8001be0:	2301      	movs	r3, #1
 8001be2:	e06c      	b.n	8001cbe <parse_value+0x1c2>
    }
    /* string */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '\"'))
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d013      	beq.n	8001c12 <parse_value+0x116>
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	689a      	ldr	r2, [r3, #8]
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	d20d      	bcs.n	8001c12 <parse_value+0x116>
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	4413      	add	r3, r2
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	2b22      	cmp	r3, #34	@ 0x22
 8001c04:	d105      	bne.n	8001c12 <parse_value+0x116>
    {
        return parse_string(item, input_buffer);
 8001c06:	6839      	ldr	r1, [r7, #0]
 8001c08:	6878      	ldr	r0, [r7, #4]
 8001c0a:	f7ff fcf7 	bl	80015fc <parse_string>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	e055      	b.n	8001cbe <parse_value+0x1c2>
    }
    /* number */
    if (can_access_at_index(input_buffer, 0) && ((buffer_at_offset(input_buffer)[0] == '-') || ((buffer_at_offset(input_buffer)[0] >= '0') && (buffer_at_offset(input_buffer)[0] <= '9'))))
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d023      	beq.n	8001c60 <parse_value+0x164>
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	689a      	ldr	r2, [r3, #8]
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d21d      	bcs.n	8001c60 <parse_value+0x164>
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	4413      	add	r3, r2
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	2b2d      	cmp	r3, #45	@ 0x2d
 8001c32:	d00f      	beq.n	8001c54 <parse_value+0x158>
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	2b2f      	cmp	r3, #47	@ 0x2f
 8001c42:	d90d      	bls.n	8001c60 <parse_value+0x164>
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	4413      	add	r3, r2
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	2b39      	cmp	r3, #57	@ 0x39
 8001c52:	d805      	bhi.n	8001c60 <parse_value+0x164>
    {
        return parse_number(item, input_buffer);
 8001c54:	6839      	ldr	r1, [r7, #0]
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f7ff faba 	bl	80011d0 <parse_number>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	e02e      	b.n	8001cbe <parse_value+0x1c2>
    }
    /* array */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '['))
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d013      	beq.n	8001c8e <parse_value+0x192>
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	689a      	ldr	r2, [r3, #8]
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	d20d      	bcs.n	8001c8e <parse_value+0x192>
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	4413      	add	r3, r2
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	2b5b      	cmp	r3, #91	@ 0x5b
 8001c80:	d105      	bne.n	8001c8e <parse_value+0x192>
    {
        return parse_array(item, input_buffer);
 8001c82:	6839      	ldr	r1, [r7, #0]
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f000 f825 	bl	8001cd4 <parse_array>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	e017      	b.n	8001cbe <parse_value+0x1c2>
    }
    /* object */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '{'))
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d013      	beq.n	8001cbc <parse_value+0x1c0>
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	689a      	ldr	r2, [r3, #8]
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	d20d      	bcs.n	8001cbc <parse_value+0x1c0>
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	4413      	add	r3, r2
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	2b7b      	cmp	r3, #123	@ 0x7b
 8001cae:	d105      	bne.n	8001cbc <parse_value+0x1c0>
    {
        return parse_object(item, input_buffer);
 8001cb0:	6839      	ldr	r1, [r7, #0]
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f000 f8d2 	bl	8001e5c <parse_object>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	e000      	b.n	8001cbe <parse_value+0x1c2>
    }

    return false;
 8001cbc:	2300      	movs	r3, #0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	080150e4 	.word	0x080150e4
 8001ccc:	08015114 	.word	0x08015114
 8001cd0:	0801511c 	.word	0x0801511c

08001cd4 <parse_array>:
    }
}

/* Build an array from input text. */
static cJSON_bool parse_array(cJSON * const item, parse_buffer * const input_buffer)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b086      	sub	sp, #24
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	6039      	str	r1, [r7, #0]
    cJSON *head = NULL; /* head of the linked list */
 8001cde:	2300      	movs	r3, #0
 8001ce0:	617b      	str	r3, [r7, #20]
    cJSON *current_item = NULL;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= CJSON_NESTING_LIMIT)
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001cee:	d301      	bcc.n	8001cf4 <parse_array+0x20>
    {
        return false; /* to deeply nested */
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	e0af      	b.n	8001e54 <parse_array+0x180>
    }
    input_buffer->depth++;
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	1c5a      	adds	r2, r3, #1
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	60da      	str	r2, [r3, #12]

    if (buffer_at_offset(input_buffer)[0] != '[')
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	4413      	add	r3, r2
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	2b5b      	cmp	r3, #91	@ 0x5b
 8001d0c:	f040 8094 	bne.w	8001e38 <parse_array+0x164>
    {
        /* not an array */
        goto fail;
    }

    input_buffer->offset++;
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	1c5a      	adds	r2, r3, #1
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 8001d1a:	6838      	ldr	r0, [r7, #0]
 8001d1c:	f7ff fdb6 	bl	800188c <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ']'))
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d00d      	beq.n	8001d42 <parse_array+0x6e>
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	689a      	ldr	r2, [r3, #8]
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	429a      	cmp	r2, r3
 8001d30:	d207      	bcs.n	8001d42 <parse_array+0x6e>
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	681a      	ldr	r2, [r3, #0]
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	4413      	add	r3, r2
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	2b5d      	cmp	r3, #93	@ 0x5d
 8001d40:	d061      	beq.n	8001e06 <parse_array+0x132>
        /* empty array */
        goto success;
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0))
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d005      	beq.n	8001d54 <parse_array+0x80>
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	689a      	ldr	r2, [r3, #8]
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d305      	bcc.n	8001d60 <parse_array+0x8c>
    {
        input_buffer->offset--;
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	1e5a      	subs	r2, r3, #1
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	609a      	str	r2, [r3, #8]
        goto fail;
 8001d5e:	e072      	b.n	8001e46 <parse_array+0x172>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	1e5a      	subs	r2, r3, #1
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do
    {
        /* allocate next item */
        cJSON *new_item = cJSON_New_Item(&(input_buffer->hooks));
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	3310      	adds	r3, #16
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f7ff f9be 	bl	80010f0 <cJSON_New_Item>
 8001d74:	60f8      	str	r0, [r7, #12]
        if (new_item == NULL)
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d05f      	beq.n	8001e3c <parse_array+0x168>
        {
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL)
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d104      	bne.n	8001d8c <parse_array+0xb8>
        {
            /* start the linked list */
            current_item = head = new_item;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	617b      	str	r3, [r7, #20]
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	613b      	str	r3, [r7, #16]
 8001d8a:	e007      	b.n	8001d9c <parse_array+0xc8>
        }
        else
        {
            /* add to the end and advance */
            current_item->next = new_item;
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	68fa      	ldr	r2, [r7, #12]
 8001d90:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	693a      	ldr	r2, [r7, #16]
 8001d96:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	613b      	str	r3, [r7, #16]
        }

        /* parse next value */
        input_buffer->offset++;
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	1c5a      	adds	r2, r3, #1
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 8001da6:	6838      	ldr	r0, [r7, #0]
 8001da8:	f7ff fd70 	bl	800188c <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer))
 8001dac:	6839      	ldr	r1, [r7, #0]
 8001dae:	6938      	ldr	r0, [r7, #16]
 8001db0:	f7ff fea4 	bl	8001afc <parse_value>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d042      	beq.n	8001e40 <parse_array+0x16c>
        {
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 8001dba:	6838      	ldr	r0, [r7, #0]
 8001dbc:	f7ff fd66 	bl	800188c <buffer_skip_whitespace>
    }
    while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d00d      	beq.n	8001de2 <parse_array+0x10e>
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	689a      	ldr	r2, [r3, #8]
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d207      	bcs.n	8001de2 <parse_array+0x10e>
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	4413      	add	r3, r2
 8001ddc:	781b      	ldrb	r3, [r3, #0]
 8001dde:	2b2c      	cmp	r3, #44	@ 0x2c
 8001de0:	d0c3      	beq.n	8001d6a <parse_array+0x96>

    if (cannot_access_at_index(input_buffer, 0) || buffer_at_offset(input_buffer)[0] != ']')
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d02d      	beq.n	8001e44 <parse_array+0x170>
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	689a      	ldr	r2, [r3, #8]
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d227      	bcs.n	8001e44 <parse_array+0x170>
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	4413      	add	r3, r2
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	2b5d      	cmp	r3, #93	@ 0x5d
 8001e02:	d11f      	bne.n	8001e44 <parse_array+0x170>
    {
        goto fail; /* expected end of array */
    }

success:
 8001e04:	e000      	b.n	8001e08 <parse_array+0x134>
        goto success;
 8001e06:	bf00      	nop
    input_buffer->depth--;
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	1e5a      	subs	r2, r3, #1
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	60da      	str	r2, [r3, #12]

    if (head != NULL) {
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d002      	beq.n	8001e1e <parse_array+0x14a>
        head->prev = current_item;
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	693a      	ldr	r2, [r7, #16]
 8001e1c:	605a      	str	r2, [r3, #4]
    }

    item->type = cJSON_Array;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2220      	movs	r2, #32
 8001e22:	60da      	str	r2, [r3, #12]
    item->child = head;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	697a      	ldr	r2, [r7, #20]
 8001e28:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	1c5a      	adds	r2, r3, #1
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	609a      	str	r2, [r3, #8]

    return true;
 8001e34:	2301      	movs	r3, #1
 8001e36:	e00d      	b.n	8001e54 <parse_array+0x180>
        goto fail;
 8001e38:	bf00      	nop
 8001e3a:	e004      	b.n	8001e46 <parse_array+0x172>
            goto fail; /* allocation failure */
 8001e3c:	bf00      	nop
 8001e3e:	e002      	b.n	8001e46 <parse_array+0x172>
            goto fail; /* failed to parse value */
 8001e40:	bf00      	nop
 8001e42:	e000      	b.n	8001e46 <parse_array+0x172>
        goto fail; /* expected end of array */
 8001e44:	bf00      	nop

fail:
    if (head != NULL)
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d002      	beq.n	8001e52 <parse_array+0x17e>
    {
        cJSON_Delete(head);
 8001e4c:	6978      	ldr	r0, [r7, #20]
 8001e4e:	f7ff f965 	bl	800111c <cJSON_Delete>
    }

    return false;
 8001e52:	2300      	movs	r3, #0
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3718      	adds	r7, #24
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <parse_object>:
    return true;
}

/* Build an object from the text. */
static cJSON_bool parse_object(cJSON * const item, parse_buffer * const input_buffer)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
    cJSON *head = NULL; /* linked list head */
 8001e66:	2300      	movs	r3, #0
 8001e68:	617b      	str	r3, [r7, #20]
    cJSON *current_item = NULL;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= CJSON_NESTING_LIMIT)
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	68db      	ldr	r3, [r3, #12]
 8001e72:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001e76:	d301      	bcc.n	8001e7c <parse_object+0x20>
    {
        return false; /* to deeply nested */
 8001e78:	2300      	movs	r3, #0
 8001e7a:	e0f7      	b.n	800206c <parse_object+0x210>
    }
    input_buffer->depth++;
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	1c5a      	adds	r2, r3, #1
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	60da      	str	r2, [r3, #12]

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '{'))
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	f000 80db 	beq.w	8002044 <parse_object+0x1e8>
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	689a      	ldr	r2, [r3, #8]
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	429a      	cmp	r2, r3
 8001e98:	f080 80d4 	bcs.w	8002044 <parse_object+0x1e8>
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	4413      	add	r3, r2
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	2b7b      	cmp	r3, #123	@ 0x7b
 8001eaa:	f040 80cb 	bne.w	8002044 <parse_object+0x1e8>
    {
        goto fail; /* not an object */
    }

    input_buffer->offset++;
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	1c5a      	adds	r2, r3, #1
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 8001eb8:	6838      	ldr	r0, [r7, #0]
 8001eba:	f7ff fce7 	bl	800188c <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '}'))
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d00e      	beq.n	8001ee2 <parse_object+0x86>
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	689a      	ldr	r2, [r3, #8]
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d208      	bcs.n	8001ee2 <parse_object+0x86>
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	4413      	add	r3, r2
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	2b7d      	cmp	r3, #125	@ 0x7d
 8001ede:	f000 8098 	beq.w	8002012 <parse_object+0x1b6>
    {
        goto success; /* empty object */
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0))
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d005      	beq.n	8001ef4 <parse_object+0x98>
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	689a      	ldr	r2, [r3, #8]
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d305      	bcc.n	8001f00 <parse_object+0xa4>
    {
        input_buffer->offset--;
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	1e5a      	subs	r2, r3, #1
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	609a      	str	r2, [r3, #8]
        goto fail;
 8001efe:	e0ae      	b.n	800205e <parse_object+0x202>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	1e5a      	subs	r2, r3, #1
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do
    {
        /* allocate next item */
        cJSON *new_item = cJSON_New_Item(&(input_buffer->hooks));
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	3310      	adds	r3, #16
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7ff f8ee 	bl	80010f0 <cJSON_New_Item>
 8001f14:	60f8      	str	r0, [r7, #12]
        if (new_item == NULL)
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	f000 8095 	beq.w	8002048 <parse_object+0x1ec>
        {
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL)
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d104      	bne.n	8001f2e <parse_object+0xd2>
        {
            /* start the linked list */
            current_item = head = new_item;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	617b      	str	r3, [r7, #20]
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	613b      	str	r3, [r7, #16]
 8001f2c:	e007      	b.n	8001f3e <parse_object+0xe2>
        }
        else
        {
            /* add to the end and advance */
            current_item->next = new_item;
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	68fa      	ldr	r2, [r7, #12]
 8001f32:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	693a      	ldr	r2, [r7, #16]
 8001f38:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	613b      	str	r3, [r7, #16]
        }

        if (cannot_access_at_index(input_buffer, 1))
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	f000 8083 	beq.w	800204c <parse_object+0x1f0>
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	1c5a      	adds	r2, r3, #1
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d27b      	bcs.n	800204c <parse_object+0x1f0>
        {
            goto fail; /* nothing comes after the comma */
        }

        /* parse the name of the child */
        input_buffer->offset++;
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	1c5a      	adds	r2, r3, #1
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 8001f5e:	6838      	ldr	r0, [r7, #0]
 8001f60:	f7ff fc94 	bl	800188c <buffer_skip_whitespace>
        if (!parse_string(current_item, input_buffer))
 8001f64:	6839      	ldr	r1, [r7, #0]
 8001f66:	6938      	ldr	r0, [r7, #16]
 8001f68:	f7ff fb48 	bl	80015fc <parse_string>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d06e      	beq.n	8002050 <parse_object+0x1f4>
        {
            goto fail; /* failed to parse name */
        }
        buffer_skip_whitespace(input_buffer);
 8001f72:	6838      	ldr	r0, [r7, #0]
 8001f74:	f7ff fc8a 	bl	800188c <buffer_skip_whitespace>

        /* swap valuestring and string, because we parsed the name */
        current_item->string = current_item->valuestring;
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	691a      	ldr	r2, [r3, #16]
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	621a      	str	r2, [r3, #32]
        current_item->valuestring = NULL;
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	2200      	movs	r2, #0
 8001f84:	611a      	str	r2, [r3, #16]

        if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != ':'))
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d063      	beq.n	8002054 <parse_object+0x1f8>
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	689a      	ldr	r2, [r3, #8]
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d25d      	bcs.n	8002054 <parse_object+0x1f8>
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	2b3a      	cmp	r3, #58	@ 0x3a
 8001fa6:	d155      	bne.n	8002054 <parse_object+0x1f8>
        {
            goto fail; /* invalid object */
        }

        /* parse the value */
        input_buffer->offset++;
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	1c5a      	adds	r2, r3, #1
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 8001fb2:	6838      	ldr	r0, [r7, #0]
 8001fb4:	f7ff fc6a 	bl	800188c <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer))
 8001fb8:	6839      	ldr	r1, [r7, #0]
 8001fba:	6938      	ldr	r0, [r7, #16]
 8001fbc:	f7ff fd9e 	bl	8001afc <parse_value>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d048      	beq.n	8002058 <parse_object+0x1fc>
        {
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 8001fc6:	6838      	ldr	r0, [r7, #0]
 8001fc8:	f7ff fc60 	bl	800188c <buffer_skip_whitespace>
    }
    while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d00d      	beq.n	8001fee <parse_object+0x192>
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	689a      	ldr	r2, [r3, #8]
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d207      	bcs.n	8001fee <parse_object+0x192>
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	4413      	add	r3, r2
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	2b2c      	cmp	r3, #44	@ 0x2c
 8001fec:	d08d      	beq.n	8001f0a <parse_object+0xae>

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '}'))
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d033      	beq.n	800205c <parse_object+0x200>
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	689a      	ldr	r2, [r3, #8]
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d22d      	bcs.n	800205c <parse_object+0x200>
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	4413      	add	r3, r2
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	2b7d      	cmp	r3, #125	@ 0x7d
 800200e:	d125      	bne.n	800205c <parse_object+0x200>
    {
        goto fail; /* expected end of object */
    }

success:
 8002010:	e000      	b.n	8002014 <parse_object+0x1b8>
        goto success; /* empty object */
 8002012:	bf00      	nop
    input_buffer->depth--;
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	1e5a      	subs	r2, r3, #1
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	60da      	str	r2, [r3, #12]

    if (head != NULL) {
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d002      	beq.n	800202a <parse_object+0x1ce>
        head->prev = current_item;
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	693a      	ldr	r2, [r7, #16]
 8002028:	605a      	str	r2, [r3, #4]
    }

    item->type = cJSON_Object;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2240      	movs	r2, #64	@ 0x40
 800202e:	60da      	str	r2, [r3, #12]
    item->child = head;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	697a      	ldr	r2, [r7, #20]
 8002034:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	1c5a      	adds	r2, r3, #1
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	609a      	str	r2, [r3, #8]
    return true;
 8002040:	2301      	movs	r3, #1
 8002042:	e013      	b.n	800206c <parse_object+0x210>
        goto fail; /* not an object */
 8002044:	bf00      	nop
 8002046:	e00a      	b.n	800205e <parse_object+0x202>
            goto fail; /* allocation failure */
 8002048:	bf00      	nop
 800204a:	e008      	b.n	800205e <parse_object+0x202>
            goto fail; /* nothing comes after the comma */
 800204c:	bf00      	nop
 800204e:	e006      	b.n	800205e <parse_object+0x202>
            goto fail; /* failed to parse name */
 8002050:	bf00      	nop
 8002052:	e004      	b.n	800205e <parse_object+0x202>
            goto fail; /* invalid object */
 8002054:	bf00      	nop
 8002056:	e002      	b.n	800205e <parse_object+0x202>
            goto fail; /* failed to parse value */
 8002058:	bf00      	nop
 800205a:	e000      	b.n	800205e <parse_object+0x202>
        goto fail; /* expected end of object */
 800205c:	bf00      	nop

fail:
    if (head != NULL)
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d002      	beq.n	800206a <parse_object+0x20e>
    {
        cJSON_Delete(head);
 8002064:	6978      	ldr	r0, [r7, #20]
 8002066:	f7ff f859 	bl	800111c <cJSON_Delete>
    }

    return false;
 800206a:	2300      	movs	r3, #0
}
 800206c:	4618      	mov	r0, r3
 800206e:	3718      	adds	r7, #24
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}

08002074 <get_object_item>:

    return get_array_item(array, (size_t)index);
}

static cJSON *get_object_item(const cJSON * const object, const char * const name, const cJSON_bool case_sensitive)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b086      	sub	sp, #24
 8002078:	af00      	add	r7, sp, #0
 800207a:	60f8      	str	r0, [r7, #12]
 800207c:	60b9      	str	r1, [r7, #8]
 800207e:	607a      	str	r2, [r7, #4]
    cJSON *current_element = NULL;
 8002080:	2300      	movs	r3, #0
 8002082:	617b      	str	r3, [r7, #20]

    if ((object == NULL) || (name == NULL))
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d002      	beq.n	8002090 <get_object_item+0x1c>
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d101      	bne.n	8002094 <get_object_item+0x20>
    {
        return NULL;
 8002090:	2300      	movs	r3, #0
 8002092:	e033      	b.n	80020fc <get_object_item+0x88>
    }

    current_element = object->child;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	617b      	str	r3, [r7, #20]
    if (case_sensitive)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d017      	beq.n	80020d0 <get_object_item+0x5c>
    {
        while ((current_element != NULL) && (current_element->string != NULL) && (strcmp(name, current_element->string) != 0))
 80020a0:	e002      	b.n	80020a8 <get_object_item+0x34>
        {
            current_element = current_element->next;
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (current_element->string != NULL) && (strcmp(name, current_element->string) != 0))
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d01c      	beq.n	80020e8 <get_object_item+0x74>
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	6a1b      	ldr	r3, [r3, #32]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d018      	beq.n	80020e8 <get_object_item+0x74>
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	6a1b      	ldr	r3, [r3, #32]
 80020ba:	4619      	mov	r1, r3
 80020bc:	68b8      	ldr	r0, [r7, #8]
 80020be:	f7fe f8a7 	bl	8000210 <strcmp>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d1ec      	bne.n	80020a2 <get_object_item+0x2e>
 80020c8:	e00e      	b.n	80020e8 <get_object_item+0x74>
    }
    else
    {
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0))
        {
            current_element = current_element->next;
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0))
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d008      	beq.n	80020e8 <get_object_item+0x74>
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	6a1b      	ldr	r3, [r3, #32]
 80020da:	4619      	mov	r1, r3
 80020dc:	68b8      	ldr	r0, [r7, #8]
 80020de:	f7fe ff9b 	bl	8001018 <case_insensitive_strcmp>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d1f0      	bne.n	80020ca <get_object_item+0x56>
        }
    }

    if ((current_element == NULL) || (current_element->string == NULL)) {
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d003      	beq.n	80020f6 <get_object_item+0x82>
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	6a1b      	ldr	r3, [r3, #32]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d101      	bne.n	80020fa <get_object_item+0x86>
        return NULL;
 80020f6:	2300      	movs	r3, #0
 80020f8:	e000      	b.n	80020fc <get_object_item+0x88>
    }

    return current_element;
 80020fa:	697b      	ldr	r3, [r7, #20]
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3718      	adds	r7, #24
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}

08002104 <cJSON_GetObjectItem>:

CJSON_PUBLIC(cJSON *) cJSON_GetObjectItem(const cJSON * const object, const char * const string)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
    return get_object_item(object, string, false);
 800210e:	2200      	movs	r2, #0
 8002110:	6839      	ldr	r1, [r7, #0]
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f7ff ffae 	bl	8002074 <get_object_item>
 8002118:	4603      	mov	r3, r0
}
 800211a:	4618      	mov	r0, r3
 800211c:	3708      	adds	r7, #8
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}

08002122 <cJSON_IsNumber>:

    return (item->type & 0xFF) == cJSON_NULL;
}

CJSON_PUBLIC(cJSON_bool) cJSON_IsNumber(const cJSON * const item)
{
 8002122:	b480      	push	{r7}
 8002124:	b083      	sub	sp, #12
 8002126:	af00      	add	r7, sp, #0
 8002128:	6078      	str	r0, [r7, #4]
    if (item == NULL)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d101      	bne.n	8002134 <cJSON_IsNumber+0x12>
    {
        return false;
 8002130:	2300      	movs	r3, #0
 8002132:	e007      	b.n	8002144 <cJSON_IsNumber+0x22>
    }

    return (item->type & 0xFF) == cJSON_Number;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	b2db      	uxtb	r3, r3
 800213a:	2b08      	cmp	r3, #8
 800213c:	bf0c      	ite	eq
 800213e:	2301      	moveq	r3, #1
 8002140:	2300      	movne	r3, #0
 8002142:	b2db      	uxtb	r3, r3
}
 8002144:	4618      	mov	r0, r3
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002156:	463b      	mov	r3, r7
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]
 800215c:	605a      	str	r2, [r3, #4]
 800215e:	609a      	str	r2, [r3, #8]
 8002160:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002162:	4b21      	ldr	r3, [pc, #132]	@ (80021e8 <MX_ADC1_Init+0x98>)
 8002164:	4a21      	ldr	r2, [pc, #132]	@ (80021ec <MX_ADC1_Init+0x9c>)
 8002166:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002168:	4b1f      	ldr	r3, [pc, #124]	@ (80021e8 <MX_ADC1_Init+0x98>)
 800216a:	2200      	movs	r2, #0
 800216c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800216e:	4b1e      	ldr	r3, [pc, #120]	@ (80021e8 <MX_ADC1_Init+0x98>)
 8002170:	2200      	movs	r2, #0
 8002172:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002174:	4b1c      	ldr	r3, [pc, #112]	@ (80021e8 <MX_ADC1_Init+0x98>)
 8002176:	2200      	movs	r2, #0
 8002178:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800217a:	4b1b      	ldr	r3, [pc, #108]	@ (80021e8 <MX_ADC1_Init+0x98>)
 800217c:	2200      	movs	r2, #0
 800217e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002180:	4b19      	ldr	r3, [pc, #100]	@ (80021e8 <MX_ADC1_Init+0x98>)
 8002182:	2200      	movs	r2, #0
 8002184:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002188:	4b17      	ldr	r3, [pc, #92]	@ (80021e8 <MX_ADC1_Init+0x98>)
 800218a:	2200      	movs	r2, #0
 800218c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800218e:	4b16      	ldr	r3, [pc, #88]	@ (80021e8 <MX_ADC1_Init+0x98>)
 8002190:	4a17      	ldr	r2, [pc, #92]	@ (80021f0 <MX_ADC1_Init+0xa0>)
 8002192:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002194:	4b14      	ldr	r3, [pc, #80]	@ (80021e8 <MX_ADC1_Init+0x98>)
 8002196:	2200      	movs	r2, #0
 8002198:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800219a:	4b13      	ldr	r3, [pc, #76]	@ (80021e8 <MX_ADC1_Init+0x98>)
 800219c:	2201      	movs	r2, #1
 800219e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80021a0:	4b11      	ldr	r3, [pc, #68]	@ (80021e8 <MX_ADC1_Init+0x98>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80021a8:	4b0f      	ldr	r3, [pc, #60]	@ (80021e8 <MX_ADC1_Init+0x98>)
 80021aa:	2201      	movs	r2, #1
 80021ac:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80021ae:	480e      	ldr	r0, [pc, #56]	@ (80021e8 <MX_ADC1_Init+0x98>)
 80021b0:	f002 f872 	bl	8004298 <HAL_ADC_Init>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80021ba:	f001 fa31 	bl	8003620 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80021be:	2307      	movs	r3, #7
 80021c0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80021c2:	2301      	movs	r3, #1
 80021c4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80021c6:	2300      	movs	r3, #0
 80021c8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021ca:	463b      	mov	r3, r7
 80021cc:	4619      	mov	r1, r3
 80021ce:	4806      	ldr	r0, [pc, #24]	@ (80021e8 <MX_ADC1_Init+0x98>)
 80021d0:	f002 fa44 	bl	800465c <HAL_ADC_ConfigChannel>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d001      	beq.n	80021de <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80021da:	f001 fa21 	bl	8003620 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80021de:	bf00      	nop
 80021e0:	3710      	adds	r7, #16
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	200004a8 	.word	0x200004a8
 80021ec:	40012000 	.word	0x40012000
 80021f0:	0f000001 	.word	0x0f000001

080021f4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b08a      	sub	sp, #40	@ 0x28
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021fc:	f107 0314 	add.w	r3, r7, #20
 8002200:	2200      	movs	r2, #0
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	605a      	str	r2, [r3, #4]
 8002206:	609a      	str	r2, [r3, #8]
 8002208:	60da      	str	r2, [r3, #12]
 800220a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a17      	ldr	r2, [pc, #92]	@ (8002270 <HAL_ADC_MspInit+0x7c>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d127      	bne.n	8002266 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	613b      	str	r3, [r7, #16]
 800221a:	4b16      	ldr	r3, [pc, #88]	@ (8002274 <HAL_ADC_MspInit+0x80>)
 800221c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800221e:	4a15      	ldr	r2, [pc, #84]	@ (8002274 <HAL_ADC_MspInit+0x80>)
 8002220:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002224:	6453      	str	r3, [r2, #68]	@ 0x44
 8002226:	4b13      	ldr	r3, [pc, #76]	@ (8002274 <HAL_ADC_MspInit+0x80>)
 8002228:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800222a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800222e:	613b      	str	r3, [r7, #16]
 8002230:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002232:	2300      	movs	r3, #0
 8002234:	60fb      	str	r3, [r7, #12]
 8002236:	4b0f      	ldr	r3, [pc, #60]	@ (8002274 <HAL_ADC_MspInit+0x80>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800223a:	4a0e      	ldr	r2, [pc, #56]	@ (8002274 <HAL_ADC_MspInit+0x80>)
 800223c:	f043 0301 	orr.w	r3, r3, #1
 8002240:	6313      	str	r3, [r2, #48]	@ 0x30
 8002242:	4b0c      	ldr	r3, [pc, #48]	@ (8002274 <HAL_ADC_MspInit+0x80>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002246:	f003 0301 	and.w	r3, r3, #1
 800224a:	60fb      	str	r3, [r7, #12]
 800224c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800224e:	2380      	movs	r3, #128	@ 0x80
 8002250:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002252:	2303      	movs	r3, #3
 8002254:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002256:	2300      	movs	r3, #0
 8002258:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800225a:	f107 0314 	add.w	r3, r7, #20
 800225e:	4619      	mov	r1, r3
 8002260:	4805      	ldr	r0, [pc, #20]	@ (8002278 <HAL_ADC_MspInit+0x84>)
 8002262:	f003 fefb 	bl	800605c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002266:	bf00      	nop
 8002268:	3728      	adds	r7, #40	@ 0x28
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	40012000 	.word	0x40012000
 8002274:	40023800 	.word	0x40023800
 8002278:	40020000 	.word	0x40020000

0800227c <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b08a      	sub	sp, #40	@ 0x28
 8002280:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8002282:	4b24      	ldr	r3, [pc, #144]	@ (8002314 <MX_CAN1_Init+0x98>)
 8002284:	4a24      	ldr	r2, [pc, #144]	@ (8002318 <MX_CAN1_Init+0x9c>)
 8002286:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8002288:	4b22      	ldr	r3, [pc, #136]	@ (8002314 <MX_CAN1_Init+0x98>)
 800228a:	2203      	movs	r2, #3
 800228c:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800228e:	4b21      	ldr	r3, [pc, #132]	@ (8002314 <MX_CAN1_Init+0x98>)
 8002290:	2200      	movs	r2, #0
 8002292:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002294:	4b1f      	ldr	r3, [pc, #124]	@ (8002314 <MX_CAN1_Init+0x98>)
 8002296:	2200      	movs	r2, #0
 8002298:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 800229a:	4b1e      	ldr	r3, [pc, #120]	@ (8002314 <MX_CAN1_Init+0x98>)
 800229c:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 80022a0:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 80022a2:	4b1c      	ldr	r3, [pc, #112]	@ (8002314 <MX_CAN1_Init+0x98>)
 80022a4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80022a8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80022aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002314 <MX_CAN1_Init+0x98>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80022b0:	4b18      	ldr	r3, [pc, #96]	@ (8002314 <MX_CAN1_Init+0x98>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80022b6:	4b17      	ldr	r3, [pc, #92]	@ (8002314 <MX_CAN1_Init+0x98>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80022bc:	4b15      	ldr	r3, [pc, #84]	@ (8002314 <MX_CAN1_Init+0x98>)
 80022be:	2200      	movs	r2, #0
 80022c0:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80022c2:	4b14      	ldr	r3, [pc, #80]	@ (8002314 <MX_CAN1_Init+0x98>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80022c8:	4b12      	ldr	r3, [pc, #72]	@ (8002314 <MX_CAN1_Init+0x98>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80022ce:	4811      	ldr	r0, [pc, #68]	@ (8002314 <MX_CAN1_Init+0x98>)
 80022d0:	f002 fbf2 	bl	8004ab8 <HAL_CAN_Init>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 80022da:	f001 f9a1 	bl	8003620 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef filterConfig;

  filterConfig.FilterBank = 0;
 80022de:	2300      	movs	r3, #0
 80022e0:	617b      	str	r3, [r7, #20]
  filterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80022e2:	2300      	movs	r3, #0
 80022e4:	61bb      	str	r3, [r7, #24]
  filterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80022e6:	2301      	movs	r3, #1
 80022e8:	61fb      	str	r3, [r7, #28]
  filterConfig.FilterIdHigh = 0x0000;       // Accept all IDs
 80022ea:	2300      	movs	r3, #0
 80022ec:	603b      	str	r3, [r7, #0]
  filterConfig.FilterIdLow = 0x0000;
 80022ee:	2300      	movs	r3, #0
 80022f0:	607b      	str	r3, [r7, #4]
  filterConfig.FilterMaskIdHigh = 0x0000;   // Accept all IDs
 80022f2:	2300      	movs	r3, #0
 80022f4:	60bb      	str	r3, [r7, #8]
  filterConfig.FilterMaskIdLow = 0x0000;
 80022f6:	2300      	movs	r3, #0
 80022f8:	60fb      	str	r3, [r7, #12]
  filterConfig.FilterFIFOAssignment = CAN_RX_FIFO1;  // Assign to FIFO 1
 80022fa:	2301      	movs	r3, #1
 80022fc:	613b      	str	r3, [r7, #16]
  filterConfig.FilterActivation = ENABLE;
 80022fe:	2301      	movs	r3, #1
 8002300:	623b      	str	r3, [r7, #32]

  HAL_CAN_ConfigFilter(&hcan1, &filterConfig);
 8002302:	463b      	mov	r3, r7
 8002304:	4619      	mov	r1, r3
 8002306:	4803      	ldr	r0, [pc, #12]	@ (8002314 <MX_CAN1_Init+0x98>)
 8002308:	f002 fcd2 	bl	8004cb0 <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN1_Init 2 */

}
 800230c:	bf00      	nop
 800230e:	3728      	adds	r7, #40	@ 0x28
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	200004f0 	.word	0x200004f0
 8002318:	40006400 	.word	0x40006400

0800231c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b08a      	sub	sp, #40	@ 0x28
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002324:	f107 0314 	add.w	r3, r7, #20
 8002328:	2200      	movs	r2, #0
 800232a:	601a      	str	r2, [r3, #0]
 800232c:	605a      	str	r2, [r3, #4]
 800232e:	609a      	str	r2, [r3, #8]
 8002330:	60da      	str	r2, [r3, #12]
 8002332:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a32      	ldr	r2, [pc, #200]	@ (8002404 <HAL_CAN_MspInit+0xe8>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d15d      	bne.n	80023fa <HAL_CAN_MspInit+0xde>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800233e:	2300      	movs	r3, #0
 8002340:	613b      	str	r3, [r7, #16]
 8002342:	4b31      	ldr	r3, [pc, #196]	@ (8002408 <HAL_CAN_MspInit+0xec>)
 8002344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002346:	4a30      	ldr	r2, [pc, #192]	@ (8002408 <HAL_CAN_MspInit+0xec>)
 8002348:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800234c:	6413      	str	r3, [r2, #64]	@ 0x40
 800234e:	4b2e      	ldr	r3, [pc, #184]	@ (8002408 <HAL_CAN_MspInit+0xec>)
 8002350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002352:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002356:	613b      	str	r3, [r7, #16]
 8002358:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800235a:	2300      	movs	r3, #0
 800235c:	60fb      	str	r3, [r7, #12]
 800235e:	4b2a      	ldr	r3, [pc, #168]	@ (8002408 <HAL_CAN_MspInit+0xec>)
 8002360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002362:	4a29      	ldr	r2, [pc, #164]	@ (8002408 <HAL_CAN_MspInit+0xec>)
 8002364:	f043 0302 	orr.w	r3, r3, #2
 8002368:	6313      	str	r3, [r2, #48]	@ 0x30
 800236a:	4b27      	ldr	r3, [pc, #156]	@ (8002408 <HAL_CAN_MspInit+0xec>)
 800236c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236e:	f003 0302 	and.w	r3, r3, #2
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002376:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800237a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237c:	2302      	movs	r3, #2
 800237e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002380:	2301      	movs	r3, #1
 8002382:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002384:	2303      	movs	r3, #3
 8002386:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002388:	2309      	movs	r3, #9
 800238a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800238c:	f107 0314 	add.w	r3, r7, #20
 8002390:	4619      	mov	r1, r3
 8002392:	481e      	ldr	r0, [pc, #120]	@ (800240c <HAL_CAN_MspInit+0xf0>)
 8002394:	f003 fe62 	bl	800605c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002398:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800239c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800239e:	2302      	movs	r3, #2
 80023a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a2:	2300      	movs	r3, #0
 80023a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023a6:	2303      	movs	r3, #3
 80023a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80023aa:	2309      	movs	r3, #9
 80023ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023ae:	f107 0314 	add.w	r3, r7, #20
 80023b2:	4619      	mov	r1, r3
 80023b4:	4815      	ldr	r0, [pc, #84]	@ (800240c <HAL_CAN_MspInit+0xf0>)
 80023b6:	f003 fe51 	bl	800605c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 80023ba:	2200      	movs	r2, #0
 80023bc:	2105      	movs	r1, #5
 80023be:	2013      	movs	r0, #19
 80023c0:	f003 faa6 	bl	8005910 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 80023c4:	2013      	movs	r0, #19
 80023c6:	f003 fabf 	bl	8005948 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 80023ca:	2200      	movs	r2, #0
 80023cc:	2105      	movs	r1, #5
 80023ce:	2014      	movs	r0, #20
 80023d0:	f003 fa9e 	bl	8005910 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80023d4:	2014      	movs	r0, #20
 80023d6:	f003 fab7 	bl	8005948 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 80023da:	2200      	movs	r2, #0
 80023dc:	2105      	movs	r1, #5
 80023de:	2015      	movs	r0, #21
 80023e0:	f003 fa96 	bl	8005910 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80023e4:	2015      	movs	r0, #21
 80023e6:	f003 faaf 	bl	8005948 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 5, 0);
 80023ea:	2200      	movs	r2, #0
 80023ec:	2105      	movs	r1, #5
 80023ee:	2016      	movs	r0, #22
 80023f0:	f003 fa8e 	bl	8005910 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 80023f4:	2016      	movs	r0, #22
 80023f6:	f003 faa7 	bl	8005948 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80023fa:	bf00      	nop
 80023fc:	3728      	adds	r7, #40	@ 0x28
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	40006400 	.word	0x40006400
 8002408:	40023800 	.word	0x40023800
 800240c:	40020400 	.word	0x40020400

08002410 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002416:	2300      	movs	r3, #0
 8002418:	607b      	str	r3, [r7, #4]
 800241a:	4b0c      	ldr	r3, [pc, #48]	@ (800244c <MX_DMA_Init+0x3c>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800241e:	4a0b      	ldr	r2, [pc, #44]	@ (800244c <MX_DMA_Init+0x3c>)
 8002420:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002424:	6313      	str	r3, [r2, #48]	@ 0x30
 8002426:	4b09      	ldr	r3, [pc, #36]	@ (800244c <MX_DMA_Init+0x3c>)
 8002428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800242e:	607b      	str	r3, [r7, #4]
 8002430:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8002432:	2200      	movs	r2, #0
 8002434:	2105      	movs	r1, #5
 8002436:	200f      	movs	r0, #15
 8002438:	f003 fa6a 	bl	8005910 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800243c:	200f      	movs	r0, #15
 800243e:	f003 fa83 	bl	8005948 <HAL_NVIC_EnableIRQ>

}
 8002442:	bf00      	nop
 8002444:	3708      	adds	r7, #8
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	40023800 	.word	0x40023800

08002450 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002450:	b480      	push	{r7}
 8002452:	b085      	sub	sp, #20
 8002454:	af00      	add	r7, sp, #0
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	60b9      	str	r1, [r7, #8]
 800245a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	4a07      	ldr	r2, [pc, #28]	@ (800247c <vApplicationGetIdleTaskMemory+0x2c>)
 8002460:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	4a06      	ldr	r2, [pc, #24]	@ (8002480 <vApplicationGetIdleTaskMemory+0x30>)
 8002466:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2280      	movs	r2, #128	@ 0x80
 800246c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800246e:	bf00      	nop
 8002470:	3714      	adds	r7, #20
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	2000078c 	.word	0x2000078c
 8002480:	2000082c 	.word	0x2000082c

08002484 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002484:	b5b0      	push	{r4, r5, r7, lr}
 8002486:	b092      	sub	sp, #72	@ 0x48
 8002488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	telemetry_data.tRpm = 0;
 800248a:	4b3c      	ldr	r3, [pc, #240]	@ (800257c <MX_FREERTOS_Init+0xf8>)
 800248c:	2200      	movs	r2, #0
 800248e:	601a      	str	r2, [r3, #0]
	telemetry_data.tRpm = 0;
 8002490:	4b3a      	ldr	r3, [pc, #232]	@ (800257c <MX_FREERTOS_Init+0xf8>)
 8002492:	2200      	movs	r2, #0
 8002494:	601a      	str	r2, [r3, #0]
	telemetry_data.tSpeedKmh = 0;
 8002496:	4b39      	ldr	r3, [pc, #228]	@ (800257c <MX_FREERTOS_Init+0xf8>)
 8002498:	2200      	movs	r2, #0
 800249a:	609a      	str	r2, [r3, #8]
	telemetry_data.tHasDRS = 0;
 800249c:	4b37      	ldr	r3, [pc, #220]	@ (800257c <MX_FREERTOS_Init+0xf8>)
 800249e:	2200      	movs	r2, #0
 80024a0:	60da      	str	r2, [r3, #12]
	telemetry_data.tDrs = 0;
 80024a2:	4b36      	ldr	r3, [pc, #216]	@ (800257c <MX_FREERTOS_Init+0xf8>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	611a      	str	r2, [r3, #16]
	telemetry_data.tPitLim = 0;
 80024a8:	4b34      	ldr	r3, [pc, #208]	@ (800257c <MX_FREERTOS_Init+0xf8>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	615a      	str	r2, [r3, #20]
	telemetry_data.tFuel = 0;
 80024ae:	4b33      	ldr	r3, [pc, #204]	@ (800257c <MX_FREERTOS_Init+0xf8>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	619a      	str	r2, [r3, #24]
	telemetry_data.tBrakeBias = 0;
 80024b4:	4b31      	ldr	r3, [pc, #196]	@ (800257c <MX_FREERTOS_Init+0xf8>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	61da      	str	r2, [r3, #28]
	gFfbSignal = 0;
 80024ba:	4b31      	ldr	r3, [pc, #196]	@ (8002580 <MX_FREERTOS_Init+0xfc>)
 80024bc:	f04f 0200 	mov.w	r2, #0
 80024c0:	601a      	str	r2, [r3, #0]

	HIDReport.steering = 0;        // Steering data (0-255)
 80024c2:	4b30      	ldr	r3, [pc, #192]	@ (8002584 <MX_FREERTOS_Init+0x100>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	701a      	strb	r2, [r3, #0]
	HIDReport.throttle = 0;        // Throttle data (0-255)
 80024c8:	4b2e      	ldr	r3, [pc, #184]	@ (8002584 <MX_FREERTOS_Init+0x100>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	705a      	strb	r2, [r3, #1]
	HIDReport.brake = 0;           // Brake data (0-255)
 80024ce:	4b2d      	ldr	r3, [pc, #180]	@ (8002584 <MX_FREERTOS_Init+0x100>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	709a      	strb	r2, [r3, #2]
	HIDReport.clutch = 0;         // Clutch data (0-255)
 80024d4:	4b2b      	ldr	r3, [pc, #172]	@ (8002584 <MX_FREERTOS_Init+0x100>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	70da      	strb	r2, [r3, #3]
	HIDReport.buttons = 0;   // Each bit represents a button'
 80024da:	4b2a      	ldr	r3, [pc, #168]	@ (8002584 <MX_FREERTOS_Init+0x100>)
 80024dc:	2200      	movs	r2, #0
 80024de:	605a      	str	r2, [r3, #4]
	HIDReport.rz = 0;
 80024e0:	4b28      	ldr	r3, [pc, #160]	@ (8002584 <MX_FREERTOS_Init+0x100>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	721a      	strb	r2, [r3, #8]
	HIDReport.slider = 0;
 80024e6:	4b27      	ldr	r3, [pc, #156]	@ (8002584 <MX_FREERTOS_Init+0x100>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	725a      	strb	r2, [r3, #9]
	memset(&telemetry_data, 0, sizeof(telemetry_packet)); // Zero-initialize
 80024ec:	2220      	movs	r2, #32
 80024ee:	2100      	movs	r1, #0
 80024f0:	4822      	ldr	r0, [pc, #136]	@ (800257c <MX_FREERTOS_Init+0xf8>)
 80024f2:	f010 fe7b 	bl	80131ec <memset>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of spiSendMutex */
  osSemaphoreDef(spiSendMutex);
 80024f6:	2300      	movs	r3, #0
 80024f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80024fa:	2300      	movs	r3, #0
 80024fc:	647b      	str	r3, [r7, #68]	@ 0x44
  spiSendMutexHandle = osSemaphoreCreate(osSemaphore(spiSendMutex), 1);
 80024fe:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002502:	2101      	movs	r1, #1
 8002504:	4618      	mov	r0, r3
 8002506:	f00d f9ca 	bl	800f89e <osSemaphoreCreate>
 800250a:	4603      	mov	r3, r0
 800250c:	4a1e      	ldr	r2, [pc, #120]	@ (8002588 <MX_FREERTOS_Init+0x104>)
 800250e:	6013      	str	r3, [r2, #0]

  /* definition and creation of uartMutex */
  osSemaphoreDef(uartMutex);
 8002510:	2300      	movs	r3, #0
 8002512:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002514:	2300      	movs	r3, #0
 8002516:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uartMutexHandle = osSemaphoreCreate(osSemaphore(uartMutex), 1);
 8002518:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800251c:	2101      	movs	r1, #1
 800251e:	4618      	mov	r0, r3
 8002520:	f00d f9bd 	bl	800f89e <osSemaphoreCreate>
 8002524:	4603      	mov	r3, r0
 8002526:	4a19      	ldr	r2, [pc, #100]	@ (800258c <MX_FREERTOS_Init+0x108>)
 8002528:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800252a:	4b19      	ldr	r3, [pc, #100]	@ (8002590 <MX_FREERTOS_Init+0x10c>)
 800252c:	f107 041c 	add.w	r4, r7, #28
 8002530:	461d      	mov	r5, r3
 8002532:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002534:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002536:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800253a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800253e:	f107 031c 	add.w	r3, r7, #28
 8002542:	2100      	movs	r1, #0
 8002544:	4618      	mov	r0, r3
 8002546:	f00d f94a 	bl	800f7de <osThreadCreate>
 800254a:	4603      	mov	r3, r0
 800254c:	4a11      	ldr	r2, [pc, #68]	@ (8002594 <MX_FREERTOS_Init+0x110>)
 800254e:	6013      	str	r3, [r2, #0]

  /* definition and creation of ControlLoopTask */
  osThreadDef(ControlLoopTask, StartControlLoop, osPriorityHigh, 0, 128);
 8002550:	4b11      	ldr	r3, [pc, #68]	@ (8002598 <MX_FREERTOS_Init+0x114>)
 8002552:	463c      	mov	r4, r7
 8002554:	461d      	mov	r5, r3
 8002556:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002558:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800255a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800255e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ControlLoopTaskHandle = osThreadCreate(osThread(ControlLoopTask), NULL);
 8002562:	463b      	mov	r3, r7
 8002564:	2100      	movs	r1, #0
 8002566:	4618      	mov	r0, r3
 8002568:	f00d f939 	bl	800f7de <osThreadCreate>
 800256c:	4603      	mov	r3, r0
 800256e:	4a0b      	ldr	r2, [pc, #44]	@ (800259c <MX_FREERTOS_Init+0x118>)
 8002570:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8002572:	bf00      	nop
 8002574:	3748      	adds	r7, #72	@ 0x48
 8002576:	46bd      	mov	sp, r7
 8002578:	bdb0      	pop	{r4, r5, r7, pc}
 800257a:	bf00      	nop
 800257c:	20000518 	.word	0x20000518
 8002580:	20000770 	.word	0x20000770
 8002584:	20000538 	.word	0x20000538
 8002588:	20000784 	.word	0x20000784
 800258c:	20000788 	.word	0x20000788
 8002590:	08015130 	.word	0x08015130
 8002594:	2000077c 	.word	0x2000077c
 8002598:	0801515c 	.word	0x0801515c
 800259c:	20000780 	.word	0x20000780

080025a0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
 80025a8:	bf00      	nop
 80025aa:	e7fd      	b.n	80025a8 <StartDefaultTask+0x8>

080025ac <StartControlLoop>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartControlLoop */
void StartControlLoop(void const * argument)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b08e      	sub	sp, #56	@ 0x38
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartControlLoop */
  /* Infinite loop */
  for(;;)
  {
	  float total_force = 0.0;
 80025b4:	f04f 0300 	mov.w	r3, #0
 80025b8:	637b      	str	r3, [r7, #52]	@ 0x34
	  const float Kp = 1.0f;
 80025ba:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80025be:	633b      	str	r3, [r7, #48]	@ 0x30

	  for (;;) {
		  // Step 1: Retrieve current force feedback signal (e.g., from game data).
		  float force_feedback_signal = gFfbSignal;
 80025c0:	4b63      	ldr	r3, [pc, #396]	@ (8002750 <StartControlLoop+0x1a4>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		  // Step 2: Calculate individual forces based on physics:
		  float inertia_force = calculate_inertia(force_feedback_signal, angular_velocity);
 80025c6:	4b63      	ldr	r3, [pc, #396]	@ (8002754 <StartControlLoop+0x1a8>)
 80025c8:	edd3 7a00 	vldr	s15, [r3]
 80025cc:	eef0 0a67 	vmov.f32	s1, s15
 80025d0:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 80025d4:	f000 fade 	bl	8002b94 <calculate_inertia>
 80025d8:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
		  float damping_force = calculate_damping(angular_velocity);
 80025dc:	4b5d      	ldr	r3, [pc, #372]	@ (8002754 <StartControlLoop+0x1a8>)
 80025de:	edd3 7a00 	vldr	s15, [r3]
 80025e2:	eeb0 0a67 	vmov.f32	s0, s15
 80025e6:	f000 fb05 	bl	8002bf4 <calculate_damping>
 80025ea:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
		  float friction_force = calculate_friction(angular_velocity);
 80025ee:	4b59      	ldr	r3, [pc, #356]	@ (8002754 <StartControlLoop+0x1a8>)
 80025f0:	edd3 7a00 	vldr	s15, [r3]
 80025f4:	eeb0 0a67 	vmov.f32	s0, s15
 80025f8:	f000 fb14 	bl	8002c24 <calculate_friction>
 80025fc:	ed87 0a08 	vstr	s0, [r7, #32]
		  float lock_force = calculate_lock(wheel_angle);
 8002600:	4b55      	ldr	r3, [pc, #340]	@ (8002758 <StartControlLoop+0x1ac>)
 8002602:	edd3 7a00 	vldr	s15, [r3]
 8002606:	eeb0 0a67 	vmov.f32	s0, s15
 800260a:	f000 fb35 	bl	8002c78 <calculate_lock>
 800260e:	ed87 0a07 	vstr	s0, [r7, #28]

		  // Step 3: Sum all forces and scale to PWM range:
		  total_force = force_feedback_signal + inertia_force + damping_force + friction_force + lock_force;
 8002612:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002616:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800261a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800261e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002622:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002626:	edd7 7a08 	vldr	s15, [r7, #32]
 800262a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800262e:	ed97 7a07 	vldr	s14, [r7, #28]
 8002632:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002636:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

		  // Strength gain
		  total_force *= gStrength;
 800263a:	4b48      	ldr	r3, [pc, #288]	@ (800275c <StartControlLoop+0x1b0>)
 800263c:	edd3 7a00 	vldr	s15, [r3]
 8002640:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8002644:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002648:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

		  total_force = constrain(total_force, -1.0, 1.0);
 800264c:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8002650:	eeff 0a00 	vmov.f32	s1, #240	@ 0xbf800000 -1.0
 8002654:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8002658:	f000 fa72 	bl	8002b40 <constrain>
 800265c:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34

		  // Deadband
		  const float FORCE_DEADBAND_THRESHOLD = 0.05f; // Adjust as needed
 8002660:	4b3f      	ldr	r3, [pc, #252]	@ (8002760 <StartControlLoop+0x1b4>)
 8002662:	61bb      	str	r3, [r7, #24]
		  const float ANGLE_DEADBAND_THRESHOLD = 50.0f; // Adjust as needed
 8002664:	4b3f      	ldr	r3, [pc, #252]	@ (8002764 <StartControlLoop+0x1b8>)
 8002666:	617b      	str	r3, [r7, #20]
		  float error = wheel_angle;
 8002668:	4b3b      	ldr	r3, [pc, #236]	@ (8002758 <StartControlLoop+0x1ac>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	613b      	str	r3, [r7, #16]
		  if (fabsf(error) < ANGLE_DEADBAND_THRESHOLD)  {
 800266e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002672:	eef0 7ae7 	vabs.f32	s15, s15
 8002676:	ed97 7a05 	vldr	s14, [r7, #20]
 800267a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800267e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002682:	dd03      	ble.n	800268c <StartControlLoop+0xe0>
			  total_force = 0.0f;
 8002684:	f04f 0300 	mov.w	r3, #0
 8002688:	637b      	str	r3, [r7, #52]	@ 0x34
 800268a:	e017      	b.n	80026bc <StartControlLoop+0x110>
		  } else { // TEST CODE: gives increasing feedback farther away from center
			  total_force = -Kp * (error / WHEEL_MAX_ANGLE);
 800268c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002690:	eeb1 7a67 	vneg.f32	s14, s15
 8002694:	edd7 6a04 	vldr	s13, [r7, #16]
 8002698:	ed9f 6a33 	vldr	s12, [pc, #204]	@ 8002768 <StartControlLoop+0x1bc>
 800269c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80026a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026a4:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
			  total_force = constrain(total_force, -1.0f, 1.0f);
 80026a8:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 80026ac:	eeff 0a00 	vmov.f32	s1, #240	@ 0xbf800000 -1.0
 80026b0:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 80026b4:	f000 fa44 	bl	8002b40 <constrain>
 80026b8:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
		  }

		  // Step 4: Map total_force to PWM and determine direction
		  float pwm_output = scale_to_pwm(total_force);
 80026bc:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 80026c0:	f000 fb20 	bl	8002d04 <scale_to_pwm>
 80026c4:	ed87 0a03 	vstr	s0, [r7, #12]
		  // 0 is negative direction; 1 is positive direction
		  uint8_t motor_direction = (total_force >= 0) ? 1 : 0;
 80026c8:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80026cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80026d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026d4:	bfac      	ite	ge
 80026d6:	2301      	movge	r3, #1
 80026d8:	2300      	movlt	r3, #0
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	72fb      	strb	r3, [r7, #11]

		  // Debug
		  gDir = motor_direction;
 80026de:	4a23      	ldr	r2, [pc, #140]	@ (800276c <StartControlLoop+0x1c0>)
 80026e0:	7afb      	ldrb	r3, [r7, #11]
 80026e2:	7013      	strb	r3, [r2, #0]
		  gTotalforce = total_force;
 80026e4:	4a22      	ldr	r2, [pc, #136]	@ (8002770 <StartControlLoop+0x1c4>)
 80026e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026e8:	6013      	str	r3, [r2, #0]
		  gPWMConst = pwm_output;
 80026ea:	4a22      	ldr	r2, [pc, #136]	@ (8002774 <StartControlLoop+0x1c8>)
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	6013      	str	r3, [r2, #0]

		  // Step 5: Send PWM signal to H-bridge for motor control:
		  set_motor_direction(motor_direction);
 80026f0:	7afb      	ldrb	r3, [r7, #11]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f000 fcce 	bl	8003094 <set_motor_direction>
		  set_motor_pwm(pwm_output);
 80026f8:	ed97 0a03 	vldr	s0, [r7, #12]
 80026fc:	f000 fc98 	bl	8003030 <set_motor_pwm>

		  // Step 6: Update wheel position and velocity for next loop:
		  update_wheel_position_and_velocity(&wheel_angle, &angular_velocity);
 8002700:	4914      	ldr	r1, [pc, #80]	@ (8002754 <StartControlLoop+0x1a8>)
 8002702:	4815      	ldr	r0, [pc, #84]	@ (8002758 <StartControlLoop+0x1ac>)
 8002704:	f000 fbec 	bl	8002ee0 <update_wheel_position_and_velocity>

		  if (osSemaphoreWait(uartMutexHandle, 10) == osOK) {
 8002708:	4b1b      	ldr	r3, [pc, #108]	@ (8002778 <StartControlLoop+0x1cc>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	210a      	movs	r1, #10
 800270e:	4618      	mov	r0, r3
 8002710:	f00d f8f8 	bl	800f904 <osSemaphoreWait>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d101      	bne.n	800271e <StartControlLoop+0x172>
			  runUART();
 800271a:	f000 f9fd 	bl	8002b18 <runUART>
		  }

		  if (osSemaphoreWait(spiSendMutexHandle, 10) == osOK) {
 800271e:	4b17      	ldr	r3, [pc, #92]	@ (800277c <StartControlLoop+0x1d0>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	210a      	movs	r1, #10
 8002724:	4618      	mov	r0, r3
 8002726:	f00d f8ed 	bl	800f904 <osSemaphoreWait>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d101      	bne.n	8002734 <StartControlLoop+0x188>
			  runCAN();
 8002730:	f000 f96a 	bl	8002a08 <runCAN>
		  }

		  runReport();
 8002734:	f000 f92a 	bl	800298c <runReport>

		  gHall = read_hall_sensor();
 8002738:	f000 fd22 	bl	8003180 <read_hall_sensor>
 800273c:	eef0 7a40 	vmov.f32	s15, s0
 8002740:	4b0f      	ldr	r3, [pc, #60]	@ (8002780 <StartControlLoop+0x1d4>)
 8002742:	edc3 7a00 	vstr	s15, [r3]
		  // Run this task periodically (every 10ms):
		  osDelay(10);
 8002746:	200a      	movs	r0, #10
 8002748:	f00d f895 	bl	800f876 <osDelay>
	  for (;;) {
 800274c:	e738      	b.n	80025c0 <StartControlLoop+0x14>
 800274e:	bf00      	nop
 8002750:	20000770 	.word	0x20000770
 8002754:	20000758 	.word	0x20000758
 8002758:	20000754 	.word	0x20000754
 800275c:	2000000c 	.word	0x2000000c
 8002760:	3d4ccccd 	.word	0x3d4ccccd
 8002764:	42480000 	.word	0x42480000
 8002768:	43e10000 	.word	0x43e10000
 800276c:	20000752 	.word	0x20000752
 8002770:	2000074c 	.word	0x2000074c
 8002774:	20000748 	.word	0x20000748
 8002778:	20000788 	.word	0x20000788
 800277c:	20000784 	.word	0x20000784
 8002780:	2000076c 	.word	0x2000076c

08002784 <DWT_Init>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
// Initialize DWT for cycle counting
void DWT_Init(void) {
 8002784:	b480      	push	{r7}
 8002786:	af00      	add	r7, sp, #0
    if (!(CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk)) {
 8002788:	4b0c      	ldr	r3, [pc, #48]	@ (80027bc <DWT_Init+0x38>)
 800278a:	68db      	ldr	r3, [r3, #12]
 800278c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002790:	2b00      	cmp	r3, #0
 8002792:	d105      	bne.n	80027a0 <DWT_Init+0x1c>
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8002794:	4b09      	ldr	r3, [pc, #36]	@ (80027bc <DWT_Init+0x38>)
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	4a08      	ldr	r2, [pc, #32]	@ (80027bc <DWT_Init+0x38>)
 800279a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800279e:	60d3      	str	r3, [r2, #12]
    }
    DWT->CYCCNT = 0; // Reset the cycle counter
 80027a0:	4b07      	ldr	r3, [pc, #28]	@ (80027c0 <DWT_Init+0x3c>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk; // Enable the cycle counter
 80027a6:	4b06      	ldr	r3, [pc, #24]	@ (80027c0 <DWT_Init+0x3c>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a05      	ldr	r2, [pc, #20]	@ (80027c0 <DWT_Init+0x3c>)
 80027ac:	f043 0301 	orr.w	r3, r3, #1
 80027b0:	6013      	str	r3, [r2, #0]
}
 80027b2:	bf00      	nop
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr
 80027bc:	e000edf0 	.word	0xe000edf0
 80027c0:	e0001000 	.word	0xe0001000

080027c4 <DWT_Delay_us>:

// Delay function using DWT for accurate timing in microseconds
void DWT_Delay_us(uint32_t us) {
 80027c4:	b480      	push	{r7}
 80027c6:	b085      	sub	sp, #20
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
    uint32_t startTick = DWT->CYCCNT;
 80027cc:	4b0d      	ldr	r3, [pc, #52]	@ (8002804 <DWT_Delay_us+0x40>)
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	60fb      	str	r3, [r7, #12]
    uint32_t delayTicks = us * (SystemCoreClock / 1000000); // Convert microseconds to ticks
 80027d2:	4b0d      	ldr	r3, [pc, #52]	@ (8002808 <DWT_Delay_us+0x44>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a0d      	ldr	r2, [pc, #52]	@ (800280c <DWT_Delay_us+0x48>)
 80027d8:	fba2 2303 	umull	r2, r3, r2, r3
 80027dc:	0c9a      	lsrs	r2, r3, #18
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	fb02 f303 	mul.w	r3, r2, r3
 80027e4:	60bb      	str	r3, [r7, #8]

    while ((DWT->CYCCNT - startTick) < delayTicks) {
 80027e6:	bf00      	nop
 80027e8:	4b06      	ldr	r3, [pc, #24]	@ (8002804 <DWT_Delay_us+0x40>)
 80027ea:	685a      	ldr	r2, [r3, #4]
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	1ad3      	subs	r3, r2, r3
 80027f0:	68ba      	ldr	r2, [r7, #8]
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d8f8      	bhi.n	80027e8 <DWT_Delay_us+0x24>
        // Wait until the required delay has passed
    }
}
 80027f6:	bf00      	nop
 80027f8:	bf00      	nop
 80027fa:	3714      	adds	r7, #20
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr
 8002804:	e0001000 	.word	0xe0001000
 8002808:	20000010 	.word	0x20000010
 800280c:	431bde83 	.word	0x431bde83

08002810 <process_command>:

void process_command(char* cmd) {
 8002810:	b580      	push	{r7, lr}
 8002812:	b08c      	sub	sp, #48	@ 0x30
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
	cJSON *json_data = cJSON_Parse(cmd);
 8002818:	6878      	ldr	r0, [r7, #4]
 800281a:	f7ff f961 	bl	8001ae0 <cJSON_Parse>
 800281e:	62f8      	str	r0, [r7, #44]	@ 0x2c
	if (json_data != NULL) {
 8002820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002822:	2b00      	cmp	r3, #0
 8002824:	f000 808d 	beq.w	8002942 <process_command+0x132>
		// Extract data from the JSON object
		cJSON *rpm = cJSON_GetObjectItem(json_data, "rpm");
 8002828:	494c      	ldr	r1, [pc, #304]	@ (800295c <process_command+0x14c>)
 800282a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800282c:	f7ff fc6a 	bl	8002104 <cJSON_GetObjectItem>
 8002830:	62b8      	str	r0, [r7, #40]	@ 0x28
		cJSON *gear = cJSON_GetObjectItem(json_data, "gear");
 8002832:	494b      	ldr	r1, [pc, #300]	@ (8002960 <process_command+0x150>)
 8002834:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002836:	f7ff fc65 	bl	8002104 <cJSON_GetObjectItem>
 800283a:	6278      	str	r0, [r7, #36]	@ 0x24
		cJSON *speedKmh = cJSON_GetObjectItem(json_data, "speedKmh");
 800283c:	4949      	ldr	r1, [pc, #292]	@ (8002964 <process_command+0x154>)
 800283e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002840:	f7ff fc60 	bl	8002104 <cJSON_GetObjectItem>
 8002844:	6238      	str	r0, [r7, #32]
		cJSON *hasDRS = cJSON_GetObjectItem(json_data, "hasDRS");
 8002846:	4948      	ldr	r1, [pc, #288]	@ (8002968 <process_command+0x158>)
 8002848:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800284a:	f7ff fc5b 	bl	8002104 <cJSON_GetObjectItem>
 800284e:	61f8      	str	r0, [r7, #28]
		cJSON *drs = cJSON_GetObjectItem(json_data, "drs");
 8002850:	4946      	ldr	r1, [pc, #280]	@ (800296c <process_command+0x15c>)
 8002852:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002854:	f7ff fc56 	bl	8002104 <cJSON_GetObjectItem>
 8002858:	61b8      	str	r0, [r7, #24]
		cJSON *pitLim = cJSON_GetObjectItem(json_data, "pitLim");
 800285a:	4945      	ldr	r1, [pc, #276]	@ (8002970 <process_command+0x160>)
 800285c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800285e:	f7ff fc51 	bl	8002104 <cJSON_GetObjectItem>
 8002862:	6178      	str	r0, [r7, #20]
		cJSON *fuel = cJSON_GetObjectItem(json_data, "fuel");
 8002864:	4943      	ldr	r1, [pc, #268]	@ (8002974 <process_command+0x164>)
 8002866:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002868:	f7ff fc4c 	bl	8002104 <cJSON_GetObjectItem>
 800286c:	6138      	str	r0, [r7, #16]
		cJSON *brakeBias = cJSON_GetObjectItem(json_data, "brakeBias");
 800286e:	4942      	ldr	r1, [pc, #264]	@ (8002978 <process_command+0x168>)
 8002870:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002872:	f7ff fc47 	bl	8002104 <cJSON_GetObjectItem>
 8002876:	60f8      	str	r0, [r7, #12]
		cJSON *forceFB = cJSON_GetObjectItem(json_data, "forceFB");
 8002878:	4940      	ldr	r1, [pc, #256]	@ (800297c <process_command+0x16c>)
 800287a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800287c:	f7ff fc42 	bl	8002104 <cJSON_GetObjectItem>
 8002880:	60b8      	str	r0, [r7, #8]

		// Check if items were found and extract values
		if (cJSON_IsNumber(rpm)) { telemetry_data.tRpm = rpm->valueint; }
 8002882:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002884:	f7ff fc4d 	bl	8002122 <cJSON_IsNumber>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d003      	beq.n	8002896 <process_command+0x86>
 800288e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002890:	695b      	ldr	r3, [r3, #20]
 8002892:	4a3b      	ldr	r2, [pc, #236]	@ (8002980 <process_command+0x170>)
 8002894:	6013      	str	r3, [r2, #0]
		if (cJSON_IsNumber(gear)) { telemetry_data.tGear = gear->valueint; }
 8002896:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002898:	f7ff fc43 	bl	8002122 <cJSON_IsNumber>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d003      	beq.n	80028aa <process_command+0x9a>
 80028a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028a4:	695b      	ldr	r3, [r3, #20]
 80028a6:	4a36      	ldr	r2, [pc, #216]	@ (8002980 <process_command+0x170>)
 80028a8:	6053      	str	r3, [r2, #4]
		if (cJSON_IsNumber(speedKmh)) { telemetry_data.tSpeedKmh = speedKmh->valueint; }
 80028aa:	6a38      	ldr	r0, [r7, #32]
 80028ac:	f7ff fc39 	bl	8002122 <cJSON_IsNumber>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d003      	beq.n	80028be <process_command+0xae>
 80028b6:	6a3b      	ldr	r3, [r7, #32]
 80028b8:	695b      	ldr	r3, [r3, #20]
 80028ba:	4a31      	ldr	r2, [pc, #196]	@ (8002980 <process_command+0x170>)
 80028bc:	6093      	str	r3, [r2, #8]
		if (cJSON_IsNumber(hasDRS)) { telemetry_data.tHasDRS = hasDRS->valueint; }
 80028be:	69f8      	ldr	r0, [r7, #28]
 80028c0:	f7ff fc2f 	bl	8002122 <cJSON_IsNumber>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d003      	beq.n	80028d2 <process_command+0xc2>
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	695b      	ldr	r3, [r3, #20]
 80028ce:	4a2c      	ldr	r2, [pc, #176]	@ (8002980 <process_command+0x170>)
 80028d0:	60d3      	str	r3, [r2, #12]
		if (cJSON_IsNumber(drs)) { telemetry_data.tDrs = drs->valueint; }
 80028d2:	69b8      	ldr	r0, [r7, #24]
 80028d4:	f7ff fc25 	bl	8002122 <cJSON_IsNumber>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d003      	beq.n	80028e6 <process_command+0xd6>
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	695b      	ldr	r3, [r3, #20]
 80028e2:	4a27      	ldr	r2, [pc, #156]	@ (8002980 <process_command+0x170>)
 80028e4:	6113      	str	r3, [r2, #16]
		if (cJSON_IsNumber(pitLim)) { telemetry_data.tPitLim = pitLim->valueint; }
 80028e6:	6978      	ldr	r0, [r7, #20]
 80028e8:	f7ff fc1b 	bl	8002122 <cJSON_IsNumber>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d003      	beq.n	80028fa <process_command+0xea>
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	695b      	ldr	r3, [r3, #20]
 80028f6:	4a22      	ldr	r2, [pc, #136]	@ (8002980 <process_command+0x170>)
 80028f8:	6153      	str	r3, [r2, #20]
		if (cJSON_IsNumber(fuel)) { telemetry_data.tFuel = fuel->valueint; }
 80028fa:	6938      	ldr	r0, [r7, #16]
 80028fc:	f7ff fc11 	bl	8002122 <cJSON_IsNumber>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d003      	beq.n	800290e <process_command+0xfe>
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	695b      	ldr	r3, [r3, #20]
 800290a:	4a1d      	ldr	r2, [pc, #116]	@ (8002980 <process_command+0x170>)
 800290c:	6193      	str	r3, [r2, #24]
		if (cJSON_IsNumber(brakeBias)) { telemetry_data.tBrakeBias = brakeBias->valueint; }
 800290e:	68f8      	ldr	r0, [r7, #12]
 8002910:	f7ff fc07 	bl	8002122 <cJSON_IsNumber>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d003      	beq.n	8002922 <process_command+0x112>
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	695b      	ldr	r3, [r3, #20]
 800291e:	4a18      	ldr	r2, [pc, #96]	@ (8002980 <process_command+0x170>)
 8002920:	61d3      	str	r3, [r2, #28]

		if (cJSON_IsNumber(forceFB)) { gFfbSignal = (float)forceFB->valuedouble; }
 8002922:	68b8      	ldr	r0, [r7, #8]
 8002924:	f7ff fbfd 	bl	8002122 <cJSON_IsNumber>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d009      	beq.n	8002942 <process_command+0x132>
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002934:	4610      	mov	r0, r2
 8002936:	4619      	mov	r1, r3
 8002938:	f7fe f970 	bl	8000c1c <__aeabi_d2f>
 800293c:	4603      	mov	r3, r0
 800293e:	4a11      	ldr	r2, [pc, #68]	@ (8002984 <process_command+0x174>)
 8002940:	6013      	str	r3, [r2, #0]
		}
		// Cleanup
		cJSON_Delete(json_data);
 8002942:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002944:	f7fe fbea 	bl	800111c <cJSON_Delete>
		// Clear the buffer for the next message
		memset(gCommandData, 0, BUFFER_SIZE);
 8002948:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800294c:	2100      	movs	r1, #0
 800294e:	480e      	ldr	r0, [pc, #56]	@ (8002988 <process_command+0x178>)
 8002950:	f010 fc4c 	bl	80131ec <memset>
}
 8002954:	bf00      	nop
 8002956:	3730      	adds	r7, #48	@ 0x30
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	08015178 	.word	0x08015178
 8002960:	0801517c 	.word	0x0801517c
 8002964:	08015184 	.word	0x08015184
 8002968:	08015190 	.word	0x08015190
 800296c:	08015198 	.word	0x08015198
 8002970:	0801519c 	.word	0x0801519c
 8002974:	080151a4 	.word	0x080151a4
 8002978:	080151ac 	.word	0x080151ac
 800297c:	080151b8 	.word	0x080151b8
 8002980:	20000518 	.word	0x20000518
 8002984:	20000770 	.word	0x20000770
 8002988:	20000644 	.word	0x20000644

0800298c <runReport>:

void runReport() {
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
	HIDReport.steering = gSteering;        // Steering data (0-255)
 8002992:	4b19      	ldr	r3, [pc, #100]	@ (80029f8 <runReport+0x6c>)
 8002994:	edd3 7a00 	vldr	s15, [r3]
 8002998:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800299c:	edc7 7a01 	vstr	s15, [r7, #4]
 80029a0:	793b      	ldrb	r3, [r7, #4]
 80029a2:	b2da      	uxtb	r2, r3
 80029a4:	4b15      	ldr	r3, [pc, #84]	@ (80029fc <runReport+0x70>)
 80029a6:	701a      	strb	r2, [r3, #0]
	HIDReport.throttle = gAccel;        // Throttle data (0-255)
 80029a8:	4b15      	ldr	r3, [pc, #84]	@ (8002a00 <runReport+0x74>)
 80029aa:	edd3 7a00 	vldr	s15, [r3]
 80029ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029b2:	edc7 7a01 	vstr	s15, [r7, #4]
 80029b6:	793b      	ldrb	r3, [r7, #4]
 80029b8:	b2da      	uxtb	r2, r3
 80029ba:	4b10      	ldr	r3, [pc, #64]	@ (80029fc <runReport+0x70>)
 80029bc:	705a      	strb	r2, [r3, #1]
	HIDReport.brake = gBrake;           // Brake data (0-255)
 80029be:	4b11      	ldr	r3, [pc, #68]	@ (8002a04 <runReport+0x78>)
 80029c0:	edd3 7a00 	vldr	s15, [r3]
 80029c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029c8:	edc7 7a01 	vstr	s15, [r7, #4]
 80029cc:	793b      	ldrb	r3, [r7, #4]
 80029ce:	b2da      	uxtb	r2, r3
 80029d0:	4b0a      	ldr	r3, [pc, #40]	@ (80029fc <runReport+0x70>)
 80029d2:	709a      	strb	r2, [r3, #2]
	HIDReport.clutch = 0;         // Clutch data (0-255)
 80029d4:	4b09      	ldr	r3, [pc, #36]	@ (80029fc <runReport+0x70>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	70da      	strb	r2, [r3, #3]
	HIDReport.buttons = 0;   // Each bit represents a button'
 80029da:	4b08      	ldr	r3, [pc, #32]	@ (80029fc <runReport+0x70>)
 80029dc:	2200      	movs	r2, #0
 80029de:	605a      	str	r2, [r3, #4]
	HIDReport.rz = 0;
 80029e0:	4b06      	ldr	r3, [pc, #24]	@ (80029fc <runReport+0x70>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	721a      	strb	r2, [r3, #8]
	HIDReport.slider = 0;
 80029e6:	4b05      	ldr	r3, [pc, #20]	@ (80029fc <runReport+0x70>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	725a      	strb	r2, [r3, #9]
//	USBD_CUSTOM_HID_SendCustomReport((uint8_t *)&HIDReport, sizeof(HIDReport));
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr
 80029f8:	20000768 	.word	0x20000768
 80029fc:	20000538 	.word	0x20000538
 8002a00:	20000764 	.word	0x20000764
 8002a04:	20000760 	.word	0x20000760

08002a08 <runCAN>:
	if (status != HAL_OK) {
		send_response("SPI Transmission Error");
	}
}

void runCAN() {
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b098      	sub	sp, #96	@ 0x60
 8002a0c:	af00      	add	r7, sp, #0
	CAN_TxHeaderTypeDef TxHeader;
	uint32_t TxMailbox;

	// Create a telemetry_packet instance and initialize its fields
//	telemetry_packet dataToSend = {3600, 1, 120, 0, 0, 0, 45, 0}; DEBUG CODE
	telemetry_packet dataToSend = {3600, 1, gSteering, 0, 0, 0, 45, 0};
 8002a0e:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8002a12:	60fb      	str	r3, [r7, #12]
 8002a14:	2301      	movs	r3, #1
 8002a16:	613b      	str	r3, [r7, #16]
 8002a18:	4b39      	ldr	r3, [pc, #228]	@ (8002b00 <runCAN+0xf8>)
 8002a1a:	edd3 7a00 	vldr	s15, [r3]
 8002a1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a22:	ee17 3a90 	vmov	r3, s15
 8002a26:	617b      	str	r3, [r7, #20]
 8002a28:	2300      	movs	r3, #0
 8002a2a:	61bb      	str	r3, [r7, #24]
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	61fb      	str	r3, [r7, #28]
 8002a30:	2300      	movs	r3, #0
 8002a32:	623b      	str	r3, [r7, #32]
 8002a34:	232d      	movs	r3, #45	@ 0x2d
 8002a36:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a38:	2300      	movs	r3, #0
 8002a3a:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint8_t* rawData = (uint8_t*)&dataToSend;
 8002a3c:	f107 030c 	add.w	r3, r7, #12
 8002a40:	65bb      	str	r3, [r7, #88]	@ 0x58

	// Initialize CAN Header
	TxHeader.StdId = 0x100;           // CAN ID for the message
 8002a42:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a46:	633b      	str	r3, [r7, #48]	@ 0x30
	TxHeader.ExtId = 0;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	637b      	str	r3, [r7, #52]	@ 0x34
	TxHeader.IDE = CAN_ID_STD;        // Use Standard ID
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	63bb      	str	r3, [r7, #56]	@ 0x38
	TxHeader.RTR = CAN_RTR_DATA;      // Data frame
 8002a50:	2300      	movs	r3, #0
 8002a52:	63fb      	str	r3, [r7, #60]	@ 0x3c
	TxHeader.DLC = 8;                 // Maximum data length for each CAN frame
 8002a54:	2308      	movs	r3, #8
 8002a56:	643b      	str	r3, [r7, #64]	@ 0x40

	uint8_t frameData[8];             // Temporary buffer for each CAN frame

	// Calculate the size of the telemetry_packet struct
	int totalSize = sizeof(telemetry_packet);
 8002a58:	2320      	movs	r3, #32
 8002a5a:	657b      	str	r3, [r7, #84]	@ 0x54

	// Split the telemetry_packet into CAN frames
	for (int i = 0; i < totalSize; i += 8) {
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002a60:	e044      	b.n	8002aec <runCAN+0xe4>
	    // Calculate the size of the current chunk (for the last frame)
	    int chunkSize = (totalSize - i >= 8) ? 8 : (totalSize - i);
 8002a62:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002a64:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a66:	1ad3      	subs	r3, r2, r3
 8002a68:	2b08      	cmp	r3, #8
 8002a6a:	bfa8      	it	ge
 8002a6c:	2308      	movge	r3, #8
 8002a6e:	653b      	str	r3, [r7, #80]	@ 0x50

	    // Copy the next chunk of data into the frame buffer
	    memcpy(frameData, &rawData[i], chunkSize);
 8002a70:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a72:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002a74:	18d1      	adds	r1, r2, r3
 8002a76:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002a78:	1d3b      	adds	r3, r7, #4
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f010 fca9 	bl	80133d2 <memcpy>

	    // Adjust DLC for the last frame
	    TxHeader.DLC = chunkSize;
 8002a80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002a82:	643b      	str	r3, [r7, #64]	@ 0x40

	    HAL_StatusTypeDef status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, frameData, &TxMailbox);
 8002a84:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002a88:	1d3a      	adds	r2, r7, #4
 8002a8a:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8002a8e:	481d      	ldr	r0, [pc, #116]	@ (8002b04 <runCAN+0xfc>)
 8002a90:	f002 fa32 	bl	8004ef8 <HAL_CAN_AddTxMessage>
 8002a94:	4603      	mov	r3, r0
 8002a96:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	    if (status != HAL_OK) {
 8002a9a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d01e      	beq.n	8002ae0 <runCAN+0xd8>
	        // Inspect the error
	        if (status == HAL_ERROR) {
 8002aa2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002aa6:	2b01      	cmp	r3, #1
 8002aa8:	d103      	bne.n	8002ab2 <runCAN+0xaa>
	            printf("HAL_CAN_AddTxMessage failed: HAL_ERROR\n");
 8002aaa:	4817      	ldr	r0, [pc, #92]	@ (8002b08 <runCAN+0x100>)
 8002aac:	f010 fa8a 	bl	8012fc4 <puts>
 8002ab0:	e00e      	b.n	8002ad0 <runCAN+0xc8>
	        } else if (status == HAL_BUSY) {
 8002ab2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002ab6:	2b02      	cmp	r3, #2
 8002ab8:	d103      	bne.n	8002ac2 <runCAN+0xba>
	            printf("HAL_CAN_AddTxMessage failed: HAL_BUSY\n");
 8002aba:	4814      	ldr	r0, [pc, #80]	@ (8002b0c <runCAN+0x104>)
 8002abc:	f010 fa82 	bl	8012fc4 <puts>
 8002ac0:	e006      	b.n	8002ad0 <runCAN+0xc8>
	        } else if (status == HAL_TIMEOUT) {
 8002ac2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002ac6:	2b03      	cmp	r3, #3
 8002ac8:	d102      	bne.n	8002ad0 <runCAN+0xc8>
	            printf("HAL_CAN_AddTxMessage failed: HAL_TIMEOUT\n");
 8002aca:	4811      	ldr	r0, [pc, #68]	@ (8002b10 <runCAN+0x108>)
 8002acc:	f010 fa7a 	bl	8012fc4 <puts>
	        }

	        // Optionally log the state of CAN error counters
	        uint32_t error = HAL_CAN_GetError(&hcan1);
 8002ad0:	480c      	ldr	r0, [pc, #48]	@ (8002b04 <runCAN+0xfc>)
 8002ad2:	f002 fe58 	bl	8005786 <HAL_CAN_GetError>
 8002ad6:	64b8      	str	r0, [r7, #72]	@ 0x48
	        printf("CAN Error Code: 0x%08lx\n", error); // Only if you decide to stop execution
 8002ad8:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002ada:	480e      	ldr	r0, [pc, #56]	@ (8002b14 <runCAN+0x10c>)
 8002adc:	f010 fa0a 	bl	8012ef4 <iprintf>
	    }
	    // Add a small delay if necessary (optional, for bus stability)
	    HAL_Delay(1);
 8002ae0:	2001      	movs	r0, #1
 8002ae2:	f001 fbb5 	bl	8004250 <HAL_Delay>
	for (int i = 0; i < totalSize; i += 8) {
 8002ae6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ae8:	3308      	adds	r3, #8
 8002aea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002aec:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002aee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002af0:	429a      	cmp	r2, r3
 8002af2:	dbb6      	blt.n	8002a62 <runCAN+0x5a>

	}

	releaseSPI();
 8002af4:	f000 fb00 	bl	80030f8 <releaseSPI>
}
 8002af8:	bf00      	nop
 8002afa:	3760      	adds	r7, #96	@ 0x60
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	20000768 	.word	0x20000768
 8002b04:	200004f0 	.word	0x200004f0
 8002b08:	080151f8 	.word	0x080151f8
 8002b0c:	08015220 	.word	0x08015220
 8002b10:	08015248 	.word	0x08015248
 8002b14:	08015274 	.word	0x08015274

08002b18 <runUART>:

void runUART() {
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
	// Process the command received via UART
	process_command(gCommandData);
 8002b1c:	4805      	ldr	r0, [pc, #20]	@ (8002b34 <runUART+0x1c>)
 8002b1e:	f7ff fe77 	bl	8002810 <process_command>
	// Re-enable UART reception
	HAL_UART_Receive_IT(&huart2, rx_buffer, sizeof(rx_buffer));
 8002b22:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b26:	4904      	ldr	r1, [pc, #16]	@ (8002b38 <runUART+0x20>)
 8002b28:	4804      	ldr	r0, [pc, #16]	@ (8002b3c <runUART+0x24>)
 8002b2a:	f007 f998 	bl	8009e5e <HAL_UART_Receive_IT>
}
 8002b2e:	bf00      	nop
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	20000644 	.word	0x20000644
 8002b38:	20000544 	.word	0x20000544
 8002b3c:	20000bc4 	.word	0x20000bc4

08002b40 <constrain>:

    // Calculate the oscillation value using a sine wave
    return sin((2 * M_PI * elapsed_time) / period);
}

float constrain(float x, float lower, float upper) {
 8002b40:	b480      	push	{r7}
 8002b42:	b085      	sub	sp, #20
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	ed87 0a03 	vstr	s0, [r7, #12]
 8002b4a:	edc7 0a02 	vstr	s1, [r7, #8]
 8002b4e:	ed87 1a01 	vstr	s2, [r7, #4]
    if (x < lower) return lower;
 8002b52:	ed97 7a03 	vldr	s14, [r7, #12]
 8002b56:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b5a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b62:	d501      	bpl.n	8002b68 <constrain+0x28>
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	e00b      	b.n	8002b80 <constrain+0x40>
    if (x > upper) return upper;
 8002b68:	ed97 7a03 	vldr	s14, [r7, #12]
 8002b6c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b70:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b78:	dd01      	ble.n	8002b7e <constrain+0x3e>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	e000      	b.n	8002b80 <constrain+0x40>
    return x;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
}
 8002b80:	ee07 3a90 	vmov	s15, r3
 8002b84:	eeb0 0a67 	vmov.f32	s0, s15
 8002b88:	3714      	adds	r7, #20
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr
	...

08002b94 <calculate_inertia>:

float calculate_inertia(float force_feedback, float angular_velocity) {
 8002b94:	b480      	push	{r7}
 8002b96:	b085      	sub	sp, #20
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	ed87 0a01 	vstr	s0, [r7, #4]
 8002b9e:	edc7 0a00 	vstr	s1, [r7]
    static float previous_output = 0;
    float inertia_coefficient = 0.1; // Fine-tune for feel
 8002ba2:	4b12      	ldr	r3, [pc, #72]	@ (8002bec <calculate_inertia+0x58>)
 8002ba4:	60fb      	str	r3, [r7, #12]
    float inertia_force = inertia_coefficient * previous_output + (1 - inertia_coefficient) * force_feedback;
 8002ba6:	4b12      	ldr	r3, [pc, #72]	@ (8002bf0 <calculate_inertia+0x5c>)
 8002ba8:	ed93 7a00 	vldr	s14, [r3]
 8002bac:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bb0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002bb4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002bb8:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bbc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002bc0:	edd7 7a01 	vldr	s15, [r7, #4]
 8002bc4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bcc:	edc7 7a02 	vstr	s15, [r7, #8]
    previous_output = inertia_force;
 8002bd0:	4a07      	ldr	r2, [pc, #28]	@ (8002bf0 <calculate_inertia+0x5c>)
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	6013      	str	r3, [r2, #0]
    return inertia_force;
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	ee07 3a90 	vmov	s15, r3
}
 8002bdc:	eeb0 0a67 	vmov.f32	s0, s15
 8002be0:	3714      	adds	r7, #20
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr
 8002bea:	bf00      	nop
 8002bec:	3dcccccd 	.word	0x3dcccccd
 8002bf0:	20000a2c 	.word	0x20000a2c

08002bf4 <calculate_damping>:

float calculate_damping(float angular_velocity) {
 8002bf4:	b480      	push	{r7}
 8002bf6:	b085      	sub	sp, #20
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	ed87 0a01 	vstr	s0, [r7, #4]
    float damping_coefficient = 0.05;
 8002bfe:	4b08      	ldr	r3, [pc, #32]	@ (8002c20 <calculate_damping+0x2c>)
 8002c00:	60fb      	str	r3, [r7, #12]
    return -damping_coefficient * angular_velocity;
 8002c02:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c06:	eeb1 7a67 	vneg.f32	s14, s15
 8002c0a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c0e:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8002c12:	eeb0 0a67 	vmov.f32	s0, s15
 8002c16:	3714      	adds	r7, #20
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr
 8002c20:	3d4ccccd 	.word	0x3d4ccccd

08002c24 <calculate_friction>:

float calculate_friction(float angular_velocity) {
 8002c24:	b480      	push	{r7}
 8002c26:	b085      	sub	sp, #20
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	ed87 0a01 	vstr	s0, [r7, #4]
    float friction_coefficient = 0.02;
 8002c2e:	4b10      	ldr	r3, [pc, #64]	@ (8002c70 <calculate_friction+0x4c>)
 8002c30:	60fb      	str	r3, [r7, #12]
    if (angular_velocity > 0) {
 8002c32:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c36:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c3e:	dd04      	ble.n	8002c4a <calculate_friction+0x26>
        return -friction_coefficient;
 8002c40:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c44:	eef1 7a67 	vneg.f32	s15, s15
 8002c48:	e00b      	b.n	8002c62 <calculate_friction+0x3e>
    } else if (angular_velocity < 0) {
 8002c4a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c4e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c56:	d502      	bpl.n	8002c5e <calculate_friction+0x3a>
        return friction_coefficient;
 8002c58:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c5c:	e001      	b.n	8002c62 <calculate_friction+0x3e>
    } else {
        return 0;
 8002c5e:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8002c74 <calculate_friction+0x50>
    }
}
 8002c62:	eeb0 0a67 	vmov.f32	s0, s15
 8002c66:	3714      	adds	r7, #20
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6e:	4770      	bx	lr
 8002c70:	3ca3d70a 	.word	0x3ca3d70a
 8002c74:	00000000 	.word	0x00000000

08002c78 <calculate_lock>:

float calculate_lock(float angle) {
 8002c78:	b480      	push	{r7}
 8002c7a:	b085      	sub	sp, #20
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	ed87 0a01 	vstr	s0, [r7, #4]
    float lock_coefficient = 1.0;
 8002c82:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002c86:	60fb      	str	r3, [r7, #12]
    float max_angle = 450.0;
 8002c88:	4b1c      	ldr	r3, [pc, #112]	@ (8002cfc <calculate_lock+0x84>)
 8002c8a:	60bb      	str	r3, [r7, #8]
    if (angle > max_angle) {
 8002c8c:	ed97 7a01 	vldr	s14, [r7, #4]
 8002c90:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c94:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c9c:	dd0c      	ble.n	8002cb8 <calculate_lock+0x40>
        return -lock_coefficient * (angle - max_angle);
 8002c9e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ca2:	eeb1 7a67 	vneg.f32	s14, s15
 8002ca6:	edd7 6a01 	vldr	s13, [r7, #4]
 8002caa:	edd7 7a02 	vldr	s15, [r7, #8]
 8002cae:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002cb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cb6:	e019      	b.n	8002cec <calculate_lock+0x74>
    } else if (angle < -max_angle) {
 8002cb8:	edd7 7a02 	vldr	s15, [r7, #8]
 8002cbc:	eef1 7a67 	vneg.f32	s15, s15
 8002cc0:	ed97 7a01 	vldr	s14, [r7, #4]
 8002cc4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ccc:	d50c      	bpl.n	8002ce8 <calculate_lock+0x70>
        return -lock_coefficient * (angle + max_angle);
 8002cce:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cd2:	eeb1 7a67 	vneg.f32	s14, s15
 8002cd6:	edd7 6a01 	vldr	s13, [r7, #4]
 8002cda:	edd7 7a02 	vldr	s15, [r7, #8]
 8002cde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ce2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ce6:	e001      	b.n	8002cec <calculate_lock+0x74>
    }
    return 0;
 8002ce8:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8002d00 <calculate_lock+0x88>
}
 8002cec:	eeb0 0a67 	vmov.f32	s0, s15
 8002cf0:	3714      	adds	r7, #20
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr
 8002cfa:	bf00      	nop
 8002cfc:	43e10000 	.word	0x43e10000
 8002d00:	00000000 	.word	0x00000000

08002d04 <scale_to_pwm>:

float scale_to_pwm(float total_force) {
 8002d04:	b5b0      	push	{r4, r5, r7, lr}
 8002d06:	b086      	sub	sp, #24
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	ed87 0a01 	vstr	s0, [r7, #4]
    const float MIN_PWM = 50.0f;    // Minimum PWM value for the motor to start moving
 8002d0e:	4b2b      	ldr	r3, [pc, #172]	@ (8002dbc <scale_to_pwm+0xb8>)
 8002d10:	617b      	str	r3, [r7, #20]
    const float MAX_PWM = 255.0f;   // Maximum PWM value
 8002d12:	4b2b      	ldr	r3, [pc, #172]	@ (8002dc0 <scale_to_pwm+0xbc>)
 8002d14:	613b      	str	r3, [r7, #16]

    // If total_force is zero, return zero PWM output
    if (total_force == 0.0f) {
 8002d16:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d1a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002d1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d22:	d106      	bne.n	8002d32 <scale_to_pwm+0x2e>
        gPWM = 0.0f;
 8002d24:	4b27      	ldr	r3, [pc, #156]	@ (8002dc4 <scale_to_pwm+0xc0>)
 8002d26:	f04f 0200 	mov.w	r2, #0
 8002d2a:	601a      	str	r2, [r3, #0]
        return 0.0f;
 8002d2c:	f04f 0300 	mov.w	r3, #0
 8002d30:	e03c      	b.n	8002dac <scale_to_pwm+0xa8>
    }

    // Calculate PWM output
    float pwm_output = fabs(total_force) * (MAX_PWM - MIN_PWM) + MIN_PWM;
 8002d32:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d36:	eef0 7ae7 	vabs.f32	s15, s15
 8002d3a:	ee17 0a90 	vmov	r0, s15
 8002d3e:	f7fd fc33 	bl	80005a8 <__aeabi_f2d>
 8002d42:	4604      	mov	r4, r0
 8002d44:	460d      	mov	r5, r1
 8002d46:	ed97 7a04 	vldr	s14, [r7, #16]
 8002d4a:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d52:	ee17 0a90 	vmov	r0, s15
 8002d56:	f7fd fc27 	bl	80005a8 <__aeabi_f2d>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	460b      	mov	r3, r1
 8002d5e:	4620      	mov	r0, r4
 8002d60:	4629      	mov	r1, r5
 8002d62:	f7fd fc79 	bl	8000658 <__aeabi_dmul>
 8002d66:	4602      	mov	r2, r0
 8002d68:	460b      	mov	r3, r1
 8002d6a:	4614      	mov	r4, r2
 8002d6c:	461d      	mov	r5, r3
 8002d6e:	6978      	ldr	r0, [r7, #20]
 8002d70:	f7fd fc1a 	bl	80005a8 <__aeabi_f2d>
 8002d74:	4602      	mov	r2, r0
 8002d76:	460b      	mov	r3, r1
 8002d78:	4620      	mov	r0, r4
 8002d7a:	4629      	mov	r1, r5
 8002d7c:	f7fd fab6 	bl	80002ec <__adddf3>
 8002d80:	4602      	mov	r2, r0
 8002d82:	460b      	mov	r3, r1
 8002d84:	4610      	mov	r0, r2
 8002d86:	4619      	mov	r1, r3
 8002d88:	f7fd ff48 	bl	8000c1c <__aeabi_d2f>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	60fb      	str	r3, [r7, #12]

    // Constrain PWM output to valid range
    pwm_output = constrain(pwm_output, MIN_PWM, MAX_PWM);
 8002d90:	ed97 1a04 	vldr	s2, [r7, #16]
 8002d94:	edd7 0a05 	vldr	s1, [r7, #20]
 8002d98:	ed97 0a03 	vldr	s0, [r7, #12]
 8002d9c:	f7ff fed0 	bl	8002b40 <constrain>
 8002da0:	ed87 0a03 	vstr	s0, [r7, #12]

    // Update debug variable
    gPWM = pwm_output;
 8002da4:	4a07      	ldr	r2, [pc, #28]	@ (8002dc4 <scale_to_pwm+0xc0>)
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	6013      	str	r3, [r2, #0]

    return pwm_output;
 8002daa:	68fb      	ldr	r3, [r7, #12]
}
 8002dac:	ee07 3a90 	vmov	s15, r3
 8002db0:	eeb0 0a67 	vmov.f32	s0, s15
 8002db4:	3718      	adds	r7, #24
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bdb0      	pop	{r4, r5, r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	42480000 	.word	0x42480000
 8002dc0:	437f0000 	.word	0x437f0000
 8002dc4:	20000744 	.word	0x20000744

08002dc8 <map_wheel_position_to_axis>:

uint8_t map_wheel_position_to_axis(int32_t position) {
 8002dc8:	b480      	push	{r7}
 8002dca:	b085      	sub	sp, #20
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
    int32_t min_position = -450;
 8002dd0:	4b15      	ldr	r3, [pc, #84]	@ (8002e28 <map_wheel_position_to_axis+0x60>)
 8002dd2:	60fb      	str	r3, [r7, #12]
    int32_t max_position = 450;
 8002dd4:	f44f 73e1 	mov.w	r3, #450	@ 0x1c2
 8002dd8:	60bb      	str	r3, [r7, #8]

    // Clamp the position to the valid range
	if (position < min_position) {
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	429a      	cmp	r2, r3
 8002de0:	da02      	bge.n	8002de8 <map_wheel_position_to_axis+0x20>
		position = min_position;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	607b      	str	r3, [r7, #4]
 8002de6:	e005      	b.n	8002df4 <map_wheel_position_to_axis+0x2c>
	} else if (position > max_position) {
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	dd01      	ble.n	8002df4 <map_wheel_position_to_axis+0x2c>
		position = max_position;
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	607b      	str	r3, [r7, #4]
	}

	// Reverse the mapping
	return (uint8_t)((((max_position - position) * 255) + (max_position - min_position) / 2) / (max_position - min_position));
 8002df4:	68ba      	ldr	r2, [r7, #8]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	1ad2      	subs	r2, r2, r3
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	021b      	lsls	r3, r3, #8
 8002dfe:	1a9a      	subs	r2, r3, r2
 8002e00:	68b9      	ldr	r1, [r7, #8]
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	1acb      	subs	r3, r1, r3
 8002e06:	0fd9      	lsrs	r1, r3, #31
 8002e08:	440b      	add	r3, r1
 8002e0a:	105b      	asrs	r3, r3, #1
 8002e0c:	441a      	add	r2, r3
 8002e0e:	68b9      	ldr	r1, [r7, #8]
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	1acb      	subs	r3, r1, r3
 8002e14:	fb92 f3f3 	sdiv	r3, r2, r3
 8002e18:	b2db      	uxtb	r3, r3
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3714      	adds	r7, #20
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr
 8002e26:	bf00      	nop
 8002e28:	fffffe3e 	.word	0xfffffe3e

08002e2c <init_encoder>:

extern void init_encoder() {
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
    // Start the encoder mode timer
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8002e30:	213c      	movs	r1, #60	@ 0x3c
 8002e32:	4803      	ldr	r0, [pc, #12]	@ (8002e40 <init_encoder+0x14>)
 8002e34:	f006 f9be 	bl	80091b4 <HAL_TIM_Encoder_Start>
    reset_encoder_position();
 8002e38:	f000 f812 	bl	8002e60 <reset_encoder_position>
}
 8002e3c:	bf00      	nop
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	20000b34 	.word	0x20000b34

08002e44 <read_encoder_position>:

int16_t read_encoder_position() {
 8002e44:	b480      	push	{r7}
 8002e46:	af00      	add	r7, sp, #0
    return __HAL_TIM_GET_COUNTER(&htim2);  // Get the current encoder count
 8002e48:	4b04      	ldr	r3, [pc, #16]	@ (8002e5c <read_encoder_position+0x18>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e4e:	b21b      	sxth	r3, r3
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr
 8002e5a:	bf00      	nop
 8002e5c:	20000b34 	.word	0x20000b34

08002e60 <reset_encoder_position>:

void reset_encoder_position() {
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COUNTER(&htim2, 0);  // Reset the encoder count to zero
 8002e64:	4b04      	ldr	r3, [pc, #16]	@ (8002e78 <reset_encoder_position+0x18>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002e6c:	bf00      	nop
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop
 8002e78:	20000b34 	.word	0x20000b34

08002e7c <get_angle_degrees>:

float get_angle_degrees() {
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b082      	sub	sp, #8
 8002e80:	af00      	add	r7, sp, #0
    int16_t position = read_encoder_position();
 8002e82:	f7ff ffdf 	bl	8002e44 <read_encoder_position>
 8002e86:	4603      	mov	r3, r0
 8002e88:	80fb      	strh	r3, [r7, #6]
    gPosition = position;
 8002e8a:	4a12      	ldr	r2, [pc, #72]	@ (8002ed4 <get_angle_degrees+0x58>)
 8002e8c:	88fb      	ldrh	r3, [r7, #6]
 8002e8e:	8013      	strh	r3, [r2, #0]
    return (position * 360.0) / ENCODER_RESOLUTION;
 8002e90:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e94:	4618      	mov	r0, r3
 8002e96:	f7fd fb75 	bl	8000584 <__aeabi_i2d>
 8002e9a:	f04f 0200 	mov.w	r2, #0
 8002e9e:	4b0e      	ldr	r3, [pc, #56]	@ (8002ed8 <get_angle_degrees+0x5c>)
 8002ea0:	f7fd fbda 	bl	8000658 <__aeabi_dmul>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	460b      	mov	r3, r1
 8002ea8:	4610      	mov	r0, r2
 8002eaa:	4619      	mov	r1, r3
 8002eac:	f04f 0200 	mov.w	r2, #0
 8002eb0:	4b0a      	ldr	r3, [pc, #40]	@ (8002edc <get_angle_degrees+0x60>)
 8002eb2:	f7fd fcfb 	bl	80008ac <__aeabi_ddiv>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	460b      	mov	r3, r1
 8002eba:	4610      	mov	r0, r2
 8002ebc:	4619      	mov	r1, r3
 8002ebe:	f7fd fead 	bl	8000c1c <__aeabi_d2f>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	ee07 3a90 	vmov	s15, r3
}
 8002ec8:	eeb0 0a67 	vmov.f32	s0, s15
 8002ecc:	3708      	adds	r7, #8
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	20000750 	.word	0x20000750
 8002ed8:	40768000 	.word	0x40768000
 8002edc:	40a2c000 	.word	0x40a2c000

08002ee0 <update_wheel_position_and_velocity>:

void update_wheel_position_and_velocity(float *wheel_angle, float *angular_velocity) {
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b086      	sub	sp, #24
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	6039      	str	r1, [r7, #0]
    // Get the current encoder count
    float current_angle = get_angle_degrees();
 8002eea:	f7ff ffc7 	bl	8002e7c <get_angle_degrees>
 8002eee:	ed87 0a04 	vstr	s0, [r7, #16]

    // Calculate time difference (in seconds) since the last update
    uint32_t current_time = HAL_GetTick();  // In milliseconds
 8002ef2:	f001 f9a1 	bl	8004238 <HAL_GetTick>
 8002ef6:	60f8      	str	r0, [r7, #12]
    float dt = (current_time - last_update_time) / 1000.0f;  // Convert ms to seconds
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	ee07 3a90 	vmov	s15, r3
 8002efe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002f02:	4b40      	ldr	r3, [pc, #256]	@ (8003004 <update_wheel_position_and_velocity+0x124>)
 8002f04:	edd3 7a00 	vldr	s15, [r3]
 8002f08:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f0c:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 8003008 <update_wheel_position_and_velocity+0x128>
 8002f10:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f14:	edc7 7a02 	vstr	s15, [r7, #8]

    // Calculate the change in angle
    float delta_angle = current_angle - last_encoder_count;
 8002f18:	4b3c      	ldr	r3, [pc, #240]	@ (800300c <update_wheel_position_and_velocity+0x12c>)
 8002f1a:	edd3 7a00 	vldr	s15, [r3]
 8002f1e:	ed97 7a04 	vldr	s14, [r7, #16]
 8002f22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f26:	edc7 7a05 	vstr	s15, [r7, #20]

    // Implement a threshold to ignore small changes
    if (fabs(delta_angle) < 0.25f) {  // Adjust the threshold as needed
 8002f2a:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f2e:	eef0 7ae7 	vabs.f32	s15, s15
 8002f32:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 8002f36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f3e:	d502      	bpl.n	8002f46 <update_wheel_position_and_velocity+0x66>
        delta_angle = 0.0f;
 8002f40:	f04f 0300 	mov.w	r3, #0
 8002f44:	617b      	str	r3, [r7, #20]
    }

    // Update the wheel angle, keeping within the lock limit
    *wheel_angle += delta_angle;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	ed93 7a00 	vldr	s14, [r3]
 8002f4c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	edc3 7a00 	vstr	s15, [r3]
    if (*wheel_angle > WHEEL_MAX_ANGLE) *wheel_angle = WHEEL_MAX_ANGLE;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	edd3 7a00 	vldr	s15, [r3]
 8002f60:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8003010 <update_wheel_position_and_velocity+0x130>
 8002f64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f6c:	dd02      	ble.n	8002f74 <update_wheel_position_and_velocity+0x94>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4a28      	ldr	r2, [pc, #160]	@ (8003014 <update_wheel_position_and_velocity+0x134>)
 8002f72:	601a      	str	r2, [r3, #0]
    if (*wheel_angle < -WHEEL_MAX_ANGLE) *wheel_angle = -WHEEL_MAX_ANGLE;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	edd3 7a00 	vldr	s15, [r3]
 8002f7a:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8003018 <update_wheel_position_and_velocity+0x138>
 8002f7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f86:	d502      	bpl.n	8002f8e <update_wheel_position_and_velocity+0xae>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	4a24      	ldr	r2, [pc, #144]	@ (800301c <update_wheel_position_and_velocity+0x13c>)
 8002f8c:	601a      	str	r2, [r3, #0]

    gDelta = delta_angle;
 8002f8e:	4a24      	ldr	r2, [pc, #144]	@ (8003020 <update_wheel_position_and_velocity+0x140>)
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	6013      	str	r3, [r2, #0]
    // Calculate angular velocity (degrees per second)
    if (dt > 0.0001f) {  // Avoid division by zero
 8002f94:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f98:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8003024 <update_wheel_position_and_velocity+0x144>
 8002f9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fa4:	dd09      	ble.n	8002fba <update_wheel_position_and_velocity+0xda>
        *angular_velocity = delta_angle / dt;
 8002fa6:	edd7 6a05 	vldr	s13, [r7, #20]
 8002faa:	ed97 7a02 	vldr	s14, [r7, #8]
 8002fae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	edc3 7a00 	vstr	s15, [r3]
 8002fb8:	e003      	b.n	8002fc2 <update_wheel_position_and_velocity+0xe2>
    } else {
        *angular_velocity = 0.0f;
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	f04f 0200 	mov.w	r2, #0
 8002fc0:	601a      	str	r2, [r3, #0]
    }

    // Store the current values for the next update
    last_encoder_count = current_angle;
 8002fc2:	4a12      	ldr	r2, [pc, #72]	@ (800300c <update_wheel_position_and_velocity+0x12c>)
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	6013      	str	r3, [r2, #0]
    last_update_time = current_time;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	ee07 3a90 	vmov	s15, r3
 8002fce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fd2:	4b0c      	ldr	r3, [pc, #48]	@ (8003004 <update_wheel_position_and_velocity+0x124>)
 8002fd4:	edc3 7a00 	vstr	s15, [r3]

    gSteering = map_wheel_position_to_axis(*wheel_angle);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	edd3 7a00 	vldr	s15, [r3]
 8002fde:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002fe2:	ee17 0a90 	vmov	r0, s15
 8002fe6:	f7ff feef 	bl	8002dc8 <map_wheel_position_to_axis>
 8002fea:	4603      	mov	r3, r0
 8002fec:	ee07 3a90 	vmov	s15, r3
 8002ff0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ff4:	4b0c      	ldr	r3, [pc, #48]	@ (8003028 <update_wheel_position_and_velocity+0x148>)
 8002ff6:	edc3 7a00 	vstr	s15, [r3]
}
 8002ffa:	bf00      	nop
 8002ffc:	3718      	adds	r7, #24
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	20000778 	.word	0x20000778
 8003008:	447a0000 	.word	0x447a0000
 800300c:	20000774 	.word	0x20000774
 8003010:	43e10000 	.word	0x43e10000
 8003014:	43e10000 	.word	0x43e10000
 8003018:	c3e10000 	.word	0xc3e10000
 800301c:	c3e10000 	.word	0xc3e10000
 8003020:	2000075c 	.word	0x2000075c
 8003024:	38d1b717 	.word	0x38d1b717
 8003028:	20000768 	.word	0x20000768
 800302c:	00000000 	.word	0x00000000

08003030 <set_motor_pwm>:


void set_motor_pwm(float pwm_value) {
 8003030:	b5b0      	push	{r4, r5, r7, lr}
 8003032:	b084      	sub	sp, #16
 8003034:	af00      	add	r7, sp, #0
 8003036:	ed87 0a01 	vstr	s0, [r7, #4]
    // Assuming pwm_value ranges from 0 to 255
    uint32_t pulse = (uint32_t)((pwm_value / 255.0) * htim3.Init.Period);
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f7fd fab4 	bl	80005a8 <__aeabi_f2d>
 8003040:	a312      	add	r3, pc, #72	@ (adr r3, 800308c <set_motor_pwm+0x5c>)
 8003042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003046:	f7fd fc31 	bl	80008ac <__aeabi_ddiv>
 800304a:	4602      	mov	r2, r0
 800304c:	460b      	mov	r3, r1
 800304e:	4614      	mov	r4, r2
 8003050:	461d      	mov	r5, r3
 8003052:	4b0d      	ldr	r3, [pc, #52]	@ (8003088 <set_motor_pwm+0x58>)
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	4618      	mov	r0, r3
 8003058:	f7fd fa84 	bl	8000564 <__aeabi_ui2d>
 800305c:	4602      	mov	r2, r0
 800305e:	460b      	mov	r3, r1
 8003060:	4620      	mov	r0, r4
 8003062:	4629      	mov	r1, r5
 8003064:	f7fd faf8 	bl	8000658 <__aeabi_dmul>
 8003068:	4602      	mov	r2, r0
 800306a:	460b      	mov	r3, r1
 800306c:	4610      	mov	r0, r2
 800306e:	4619      	mov	r1, r3
 8003070:	f7fd fdb4 	bl	8000bdc <__aeabi_d2uiz>
 8003074:	4603      	mov	r3, r0
 8003076:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pulse);
 8003078:	4b03      	ldr	r3, [pc, #12]	@ (8003088 <set_motor_pwm+0x58>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	68fa      	ldr	r2, [r7, #12]
 800307e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003080:	bf00      	nop
 8003082:	3710      	adds	r7, #16
 8003084:	46bd      	mov	sp, r7
 8003086:	bdb0      	pop	{r4, r5, r7, pc}
 8003088:	20000b7c 	.word	0x20000b7c
 800308c:	00000000 	.word	0x00000000
 8003090:	406fe000 	.word	0x406fe000

08003094 <set_motor_direction>:

void set_motor_direction(uint8_t direction) {
 8003094:	b580      	push	{r7, lr}
 8003096:	b082      	sub	sp, #8
 8003098:	af00      	add	r7, sp, #0
 800309a:	4603      	mov	r3, r0
 800309c:	71fb      	strb	r3, [r7, #7]
    if (direction == 1) { // Forward
 800309e:	79fb      	ldrb	r3, [r7, #7]
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d10a      	bne.n	80030ba <set_motor_direction+0x26>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);   // IN1 = HIGH
 80030a4:	2201      	movs	r2, #1
 80030a6:	2102      	movs	r1, #2
 80030a8:	4812      	ldr	r0, [pc, #72]	@ (80030f4 <set_motor_direction+0x60>)
 80030aa:	f003 f96b 	bl	8006384 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); // IN2 = LOW
 80030ae:	2200      	movs	r2, #0
 80030b0:	2104      	movs	r1, #4
 80030b2:	4810      	ldr	r0, [pc, #64]	@ (80030f4 <set_motor_direction+0x60>)
 80030b4:	f003 f966 	bl	8006384 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);   // IN2 = HIGH
    } else { // Stop
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);   // IN1 = LOW
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);   // IN2 = LOW
    }
}
 80030b8:	e017      	b.n	80030ea <set_motor_direction+0x56>
    } else if (direction == 0) { // Reverse
 80030ba:	79fb      	ldrb	r3, [r7, #7]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d10a      	bne.n	80030d6 <set_motor_direction+0x42>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET); // IN1 = LOW
 80030c0:	2200      	movs	r2, #0
 80030c2:	2102      	movs	r1, #2
 80030c4:	480b      	ldr	r0, [pc, #44]	@ (80030f4 <set_motor_direction+0x60>)
 80030c6:	f003 f95d 	bl	8006384 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);   // IN2 = HIGH
 80030ca:	2201      	movs	r2, #1
 80030cc:	2104      	movs	r1, #4
 80030ce:	4809      	ldr	r0, [pc, #36]	@ (80030f4 <set_motor_direction+0x60>)
 80030d0:	f003 f958 	bl	8006384 <HAL_GPIO_WritePin>
}
 80030d4:	e009      	b.n	80030ea <set_motor_direction+0x56>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);   // IN1 = LOW
 80030d6:	2200      	movs	r2, #0
 80030d8:	2102      	movs	r1, #2
 80030da:	4806      	ldr	r0, [pc, #24]	@ (80030f4 <set_motor_direction+0x60>)
 80030dc:	f003 f952 	bl	8006384 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);   // IN2 = LOW
 80030e0:	2200      	movs	r2, #0
 80030e2:	2104      	movs	r1, #4
 80030e4:	4803      	ldr	r0, [pc, #12]	@ (80030f4 <set_motor_direction+0x60>)
 80030e6:	f003 f94d 	bl	8006384 <HAL_GPIO_WritePin>
}
 80030ea:	bf00      	nop
 80030ec:	3708      	adds	r7, #8
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	40020400 	.word	0x40020400

080030f8 <releaseSPI>:

extern void releaseSPI() {
 80030f8:	b580      	push	{r7, lr}
 80030fa:	af00      	add	r7, sp, #0
	// Process the received data (rx_buffer)
	memcpy(gCommandData, rx_buffer, sizeof(rx_buffer));
 80030fc:	4a0a      	ldr	r2, [pc, #40]	@ (8003128 <releaseSPI+0x30>)
 80030fe:	4b0b      	ldr	r3, [pc, #44]	@ (800312c <releaseSPI+0x34>)
 8003100:	4610      	mov	r0, r2
 8003102:	4619      	mov	r1, r3
 8003104:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003108:	461a      	mov	r2, r3
 800310a:	f010 f962 	bl	80133d2 <memcpy>
	osSemaphoreRelease(spiSendMutexHandle);
 800310e:	4b08      	ldr	r3, [pc, #32]	@ (8003130 <releaseSPI+0x38>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4618      	mov	r0, r3
 8003114:	f00c fc44 	bl	800f9a0 <osSemaphoreRelease>
	// Clear the buffer for the next message
	memset(rx_buffer, 0, BUFFER_SIZE);
 8003118:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800311c:	2100      	movs	r1, #0
 800311e:	4803      	ldr	r0, [pc, #12]	@ (800312c <releaseSPI+0x34>)
 8003120:	f010 f864 	bl	80131ec <memset>
}
 8003124:	bf00      	nop
 8003126:	bd80      	pop	{r7, pc}
 8003128:	20000644 	.word	0x20000644
 800312c:	20000544 	.word	0x20000544
 8003130:	20000784 	.word	0x20000784

08003134 <signalTelemetryTask>:

extern void signalTelemetryTask() {
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
    // Pull CS line high to deselect the slave
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8003138:	2201      	movs	r2, #1
 800313a:	2110      	movs	r1, #16
 800313c:	4806      	ldr	r0, [pc, #24]	@ (8003158 <signalTelemetryTask+0x24>)
 800313e:	f003 f921 	bl	8006384 <HAL_GPIO_WritePin>
    DWT_Delay_us(2);
 8003142:	2002      	movs	r0, #2
 8003144:	f7ff fb3e 	bl	80027c4 <DWT_Delay_us>
    osSemaphoreRelease(uartMutexHandle);
 8003148:	4b04      	ldr	r3, [pc, #16]	@ (800315c <signalTelemetryTask+0x28>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4618      	mov	r0, r3
 800314e:	f00c fc27 	bl	800f9a0 <osSemaphoreRelease>
}
 8003152:	bf00      	nop
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	40020000 	.word	0x40020000
 800315c:	20000788 	.word	0x20000788

08003160 <restartUart>:

extern void restartUart(UART_HandleTypeDef *huart) {
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(huart, rx_buffer, sizeof(rx_buffer));
 8003168:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800316c:	4903      	ldr	r1, [pc, #12]	@ (800317c <restartUart+0x1c>)
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f006 fe75 	bl	8009e5e <HAL_UART_Receive_IT>
}
 8003174:	bf00      	nop
 8003176:	3708      	adds	r7, #8
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	20000544 	.word	0x20000544

08003180 <read_hall_sensor>:

    // Stop Motor
    set_motor_pwm(0);
}

float read_hall_sensor() {
 8003180:	b580      	push	{r7, lr}
 8003182:	b082      	sub	sp, #8
 8003184:	af00      	add	r7, sp, #0
    uint32_t adc_value = 0;
 8003186:	2300      	movs	r3, #0
 8003188:	607b      	str	r3, [r7, #4]
    HAL_ADC_Start(&hadc1);
 800318a:	481b      	ldr	r0, [pc, #108]	@ (80031f8 <read_hall_sensor+0x78>)
 800318c:	f001 f8c8 	bl	8004320 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK) {
 8003190:	f04f 31ff 	mov.w	r1, #4294967295
 8003194:	4818      	ldr	r0, [pc, #96]	@ (80031f8 <read_hall_sensor+0x78>)
 8003196:	f001 f9c8 	bl	800452a <HAL_ADC_PollForConversion>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d103      	bne.n	80031a8 <read_hall_sensor+0x28>
        adc_value = HAL_ADC_GetValue(&hadc1);
 80031a0:	4815      	ldr	r0, [pc, #84]	@ (80031f8 <read_hall_sensor+0x78>)
 80031a2:	f001 fa4d 	bl	8004640 <HAL_ADC_GetValue>
 80031a6:	6078      	str	r0, [r7, #4]
    }
    HAL_ADC_Stop(&hadc1);
 80031a8:	4813      	ldr	r0, [pc, #76]	@ (80031f8 <read_hall_sensor+0x78>)
 80031aa:	f001 f98b 	bl	80044c4 <HAL_ADC_Stop>
    return (adc_value * ADC_MAX_VOLTAGE) / ADC_RESOLUTION;
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f7fd f9d8 	bl	8000564 <__aeabi_ui2d>
 80031b4:	a30e      	add	r3, pc, #56	@ (adr r3, 80031f0 <read_hall_sensor+0x70>)
 80031b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ba:	f7fd fa4d 	bl	8000658 <__aeabi_dmul>
 80031be:	4602      	mov	r2, r0
 80031c0:	460b      	mov	r3, r1
 80031c2:	4610      	mov	r0, r2
 80031c4:	4619      	mov	r1, r3
 80031c6:	f04f 0200 	mov.w	r2, #0
 80031ca:	4b0c      	ldr	r3, [pc, #48]	@ (80031fc <read_hall_sensor+0x7c>)
 80031cc:	f7fd fb6e 	bl	80008ac <__aeabi_ddiv>
 80031d0:	4602      	mov	r2, r0
 80031d2:	460b      	mov	r3, r1
 80031d4:	4610      	mov	r0, r2
 80031d6:	4619      	mov	r1, r3
 80031d8:	f7fd fd20 	bl	8000c1c <__aeabi_d2f>
 80031dc:	4603      	mov	r3, r0
 80031de:	ee07 3a90 	vmov	s15, r3
}
 80031e2:	eeb0 0a67 	vmov.f32	s0, s15
 80031e6:	3708      	adds	r7, #8
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	f3af 8000 	nop.w
 80031f0:	9999999a 	.word	0x9999999a
 80031f4:	40139999 	.word	0x40139999
 80031f8:	200004a8 	.word	0x200004a8
 80031fc:	40b00000 	.word	0x40b00000

08003200 <RxCAN>:

    // Stop Motor
    set_motor_pwm(0);
}

void RxCAN(CAN_HandleTypeDef *hcan) {
 8003200:	b580      	push	{r7, lr}
 8003202:	b08e      	sub	sp, #56	@ 0x38
 8003204:	af02      	add	r7, sp, #8
 8003206:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef rxHeader;
	uint8_t rxData[8];

	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, rxData) == HAL_OK) {
 8003208:	f107 030c 	add.w	r3, r7, #12
 800320c:	f107 0214 	add.w	r2, r7, #20
 8003210:	2100      	movs	r1, #0
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f001 ff40 	bl	8005098 <HAL_CAN_GetRxMessage>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d11f      	bne.n	800325e <RxCAN+0x5e>
		if (rxHeader.StdId == 0x001) {
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	2b01      	cmp	r3, #1
 8003222:	d10c      	bne.n	800323e <RxCAN+0x3e>
			// Process message from Wheel Node
			printf("Received from Wheel: %02X %02X %02X %02X\n",
				   rxData[0], rxData[1], rxData[2], rxData[3]);
 8003224:	7b3b      	ldrb	r3, [r7, #12]
			printf("Received from Wheel: %02X %02X %02X %02X\n",
 8003226:	4619      	mov	r1, r3
				   rxData[0], rxData[1], rxData[2], rxData[3]);
 8003228:	7b7b      	ldrb	r3, [r7, #13]
			printf("Received from Wheel: %02X %02X %02X %02X\n",
 800322a:	461a      	mov	r2, r3
				   rxData[0], rxData[1], rxData[2], rxData[3]);
 800322c:	7bbb      	ldrb	r3, [r7, #14]
			printf("Received from Wheel: %02X %02X %02X %02X\n",
 800322e:	4618      	mov	r0, r3
				   rxData[0], rxData[1], rxData[2], rxData[3]);
 8003230:	7bfb      	ldrb	r3, [r7, #15]
			printf("Received from Wheel: %02X %02X %02X %02X\n",
 8003232:	9300      	str	r3, [sp, #0]
 8003234:	4603      	mov	r3, r0
 8003236:	480d      	ldr	r0, [pc, #52]	@ (800326c <RxCAN+0x6c>)
 8003238:	f00f fe5c 	bl	8012ef4 <iprintf>
				   rxData[0], rxData[1], rxData[2], rxData[3]);
		}
	} else {
		printf("Failed to receive CAN message\n");
	}
}
 800323c:	e012      	b.n	8003264 <RxCAN+0x64>
		} else if (rxHeader.StdId == 0x002) {
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	2b02      	cmp	r3, #2
 8003242:	d10f      	bne.n	8003264 <RxCAN+0x64>
				   rxData[0], rxData[1], rxData[2], rxData[3]);
 8003244:	7b3b      	ldrb	r3, [r7, #12]
			printf("Received from Pedals: %02X %02X %02X %02X\n",
 8003246:	4619      	mov	r1, r3
				   rxData[0], rxData[1], rxData[2], rxData[3]);
 8003248:	7b7b      	ldrb	r3, [r7, #13]
			printf("Received from Pedals: %02X %02X %02X %02X\n",
 800324a:	461a      	mov	r2, r3
				   rxData[0], rxData[1], rxData[2], rxData[3]);
 800324c:	7bbb      	ldrb	r3, [r7, #14]
			printf("Received from Pedals: %02X %02X %02X %02X\n",
 800324e:	4618      	mov	r0, r3
				   rxData[0], rxData[1], rxData[2], rxData[3]);
 8003250:	7bfb      	ldrb	r3, [r7, #15]
			printf("Received from Pedals: %02X %02X %02X %02X\n",
 8003252:	9300      	str	r3, [sp, #0]
 8003254:	4603      	mov	r3, r0
 8003256:	4806      	ldr	r0, [pc, #24]	@ (8003270 <RxCAN+0x70>)
 8003258:	f00f fe4c 	bl	8012ef4 <iprintf>
}
 800325c:	e002      	b.n	8003264 <RxCAN+0x64>
		printf("Failed to receive CAN message\n");
 800325e:	4805      	ldr	r0, [pc, #20]	@ (8003274 <RxCAN+0x74>)
 8003260:	f00f feb0 	bl	8012fc4 <puts>
}
 8003264:	bf00      	nop
 8003266:	3730      	adds	r7, #48	@ 0x30
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}
 800326c:	08015290 	.word	0x08015290
 8003270:	080152bc 	.word	0x080152bc
 8003274:	080152e8 	.word	0x080152e8

08003278 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b08a      	sub	sp, #40	@ 0x28
 800327c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800327e:	f107 0314 	add.w	r3, r7, #20
 8003282:	2200      	movs	r2, #0
 8003284:	601a      	str	r2, [r3, #0]
 8003286:	605a      	str	r2, [r3, #4]
 8003288:	609a      	str	r2, [r3, #8]
 800328a:	60da      	str	r2, [r3, #12]
 800328c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800328e:	2300      	movs	r3, #0
 8003290:	613b      	str	r3, [r7, #16]
 8003292:	4b37      	ldr	r3, [pc, #220]	@ (8003370 <MX_GPIO_Init+0xf8>)
 8003294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003296:	4a36      	ldr	r2, [pc, #216]	@ (8003370 <MX_GPIO_Init+0xf8>)
 8003298:	f043 0304 	orr.w	r3, r3, #4
 800329c:	6313      	str	r3, [r2, #48]	@ 0x30
 800329e:	4b34      	ldr	r3, [pc, #208]	@ (8003370 <MX_GPIO_Init+0xf8>)
 80032a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032a2:	f003 0304 	and.w	r3, r3, #4
 80032a6:	613b      	str	r3, [r7, #16]
 80032a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80032aa:	2300      	movs	r3, #0
 80032ac:	60fb      	str	r3, [r7, #12]
 80032ae:	4b30      	ldr	r3, [pc, #192]	@ (8003370 <MX_GPIO_Init+0xf8>)
 80032b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032b2:	4a2f      	ldr	r2, [pc, #188]	@ (8003370 <MX_GPIO_Init+0xf8>)
 80032b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80032ba:	4b2d      	ldr	r3, [pc, #180]	@ (8003370 <MX_GPIO_Init+0xf8>)
 80032bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032c2:	60fb      	str	r3, [r7, #12]
 80032c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80032c6:	2300      	movs	r3, #0
 80032c8:	60bb      	str	r3, [r7, #8]
 80032ca:	4b29      	ldr	r3, [pc, #164]	@ (8003370 <MX_GPIO_Init+0xf8>)
 80032cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ce:	4a28      	ldr	r2, [pc, #160]	@ (8003370 <MX_GPIO_Init+0xf8>)
 80032d0:	f043 0301 	orr.w	r3, r3, #1
 80032d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80032d6:	4b26      	ldr	r3, [pc, #152]	@ (8003370 <MX_GPIO_Init+0xf8>)
 80032d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032da:	f003 0301 	and.w	r3, r3, #1
 80032de:	60bb      	str	r3, [r7, #8]
 80032e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80032e2:	2300      	movs	r3, #0
 80032e4:	607b      	str	r3, [r7, #4]
 80032e6:	4b22      	ldr	r3, [pc, #136]	@ (8003370 <MX_GPIO_Init+0xf8>)
 80032e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ea:	4a21      	ldr	r2, [pc, #132]	@ (8003370 <MX_GPIO_Init+0xf8>)
 80032ec:	f043 0302 	orr.w	r3, r3, #2
 80032f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80032f2:	4b1f      	ldr	r3, [pc, #124]	@ (8003370 <MX_GPIO_Init+0xf8>)
 80032f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	607b      	str	r3, [r7, #4]
 80032fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LD2_Pin, GPIO_PIN_RESET);
 80032fe:	2200      	movs	r2, #0
 8003300:	2130      	movs	r1, #48	@ 0x30
 8003302:	481c      	ldr	r0, [pc, #112]	@ (8003374 <MX_GPIO_Init+0xfc>)
 8003304:	f003 f83e 	bl	8006384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8003308:	2200      	movs	r2, #0
 800330a:	2106      	movs	r1, #6
 800330c:	481a      	ldr	r0, [pc, #104]	@ (8003378 <MX_GPIO_Init+0x100>)
 800330e:	f003 f839 	bl	8006384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003312:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003316:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003318:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800331c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800331e:	2300      	movs	r3, #0
 8003320:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003322:	f107 0314 	add.w	r3, r7, #20
 8003326:	4619      	mov	r1, r3
 8003328:	4814      	ldr	r0, [pc, #80]	@ (800337c <MX_GPIO_Init+0x104>)
 800332a:	f002 fe97 	bl	800605c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PAPin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD2_Pin;
 800332e:	2330      	movs	r3, #48	@ 0x30
 8003330:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003332:	2301      	movs	r3, #1
 8003334:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003336:	2300      	movs	r3, #0
 8003338:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800333a:	2300      	movs	r3, #0
 800333c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800333e:	f107 0314 	add.w	r3, r7, #20
 8003342:	4619      	mov	r1, r3
 8003344:	480b      	ldr	r0, [pc, #44]	@ (8003374 <MX_GPIO_Init+0xfc>)
 8003346:	f002 fe89 	bl	800605c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800334a:	2306      	movs	r3, #6
 800334c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800334e:	2301      	movs	r3, #1
 8003350:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003352:	2300      	movs	r3, #0
 8003354:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003356:	2300      	movs	r3, #0
 8003358:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800335a:	f107 0314 	add.w	r3, r7, #20
 800335e:	4619      	mov	r1, r3
 8003360:	4805      	ldr	r0, [pc, #20]	@ (8003378 <MX_GPIO_Init+0x100>)
 8003362:	f002 fe7b 	bl	800605c <HAL_GPIO_Init>

}
 8003366:	bf00      	nop
 8003368:	3728      	adds	r7, #40	@ 0x28
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
 800336e:	bf00      	nop
 8003370:	40023800 	.word	0x40023800
 8003374:	40020000 	.word	0x40020000
 8003378:	40020400 	.word	0x40020400
 800337c:	40020800 	.word	0x40020800

08003380 <send_response>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void send_response(const char* str) {
 8003380:	b580      	push	{r7, lr}
 8003382:	b084      	sub	sp, #16
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
    if (str == NULL) {
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d00c      	beq.n	80033a8 <send_response+0x28>
        return; // Handle null pointer case if necessary
    }

    // Calculate the length of the string
    uint16_t len = strlen(str);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f7fc ff48 	bl	8000224 <strlen>
 8003394:	4603      	mov	r3, r0
 8003396:	81fb      	strh	r3, [r7, #14]

    // Transmit the string using HAL_UART_Transmit
    HAL_UART_Transmit(&huart2, (uint8_t*)str, len, HAL_MAX_DELAY);
 8003398:	89fa      	ldrh	r2, [r7, #14]
 800339a:	f04f 33ff 	mov.w	r3, #4294967295
 800339e:	6879      	ldr	r1, [r7, #4]
 80033a0:	4803      	ldr	r0, [pc, #12]	@ (80033b0 <send_response+0x30>)
 80033a2:	f006 fcd1 	bl	8009d48 <HAL_UART_Transmit>
 80033a6:	e000      	b.n	80033aa <send_response+0x2a>
        return; // Handle null pointer case if necessary
 80033a8:	bf00      	nop
}
 80033aa:	3710      	adds	r7, #16
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	20000bc4 	.word	0x20000bc4

080033b4 <_write>:

int _write(int file, char *data, int len) {
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b084      	sub	sp, #16
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	60f8      	str	r0, [r7, #12]
 80033bc:	60b9      	str	r1, [r7, #8]
 80033be:	607a      	str	r2, [r7, #4]
    // Replace 'huart2' with your specific UART handle (e.g., 'huart1', 'huart3', etc.)
    HAL_UART_Transmit(&huart2, (uint8_t *)data, len, HAL_MAX_DELAY);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	b29a      	uxth	r2, r3
 80033c4:	f04f 33ff 	mov.w	r3, #4294967295
 80033c8:	68b9      	ldr	r1, [r7, #8]
 80033ca:	4804      	ldr	r0, [pc, #16]	@ (80033dc <_write+0x28>)
 80033cc:	f006 fcbc 	bl	8009d48 <HAL_UART_Transmit>
    return len;
 80033d0:	687b      	ldr	r3, [r7, #4]
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3710      	adds	r7, #16
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	20000bc4 	.word	0x20000bc4

080033e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80033e4:	f000 fef2 	bl	80041cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80033e8:	f000 f834 	bl	8003454 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80033ec:	f7ff ff44 	bl	8003278 <MX_GPIO_Init>
  MX_DMA_Init();
 80033f0:	f7ff f80e 	bl	8002410 <MX_DMA_Init>
  MX_SPI2_Init();
 80033f4:	f000 f91a 	bl	800362c <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80033f8:	f000 fdac 	bl	8003f54 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80033fc:	f000 fc5a 	bl	8003cb4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8003400:	f000 fcac 	bl	8003d5c <MX_TIM3_Init>
  MX_USB_OTG_FS_PCD_Init();
 8003404:	f000 fe20 	bl	8004048 <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 8003408:	f7fe fea2 	bl	8002150 <MX_ADC1_Init>
  MX_CAN1_Init();
 800340c:	f7fe ff36 	bl	800227c <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */



  init_encoder();
 8003410:	f7ff fd0c 	bl	8002e2c <init_encoder>
  DWT_Init();
 8003414:	f7ff f9b6 	bl	8002784 <DWT_Init>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8003418:	2100      	movs	r1, #0
 800341a:	480b      	ldr	r0, [pc, #44]	@ (8003448 <main+0x68>)
 800341c:	f005 fd5c 	bl	8008ed8 <HAL_TIM_PWM_Start>

  MX_USB_DEVICE_Init();
 8003420:	f008 ffdc 	bl	800c3dc <MX_USB_DEVICE_Init>

  HAL_CAN_Start(&hcan1);
 8003424:	4809      	ldr	r0, [pc, #36]	@ (800344c <main+0x6c>)
 8003426:	f001 fd23 	bl	8004e70 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800342a:	2102      	movs	r1, #2
 800342c:	4807      	ldr	r0, [pc, #28]	@ (800344c <main+0x6c>)
 800342e:	f001 ff55 	bl	80052dc <HAL_CAN_ActivateNotification>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8003432:	f7ff f827 	bl	8002484 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8003436:	f00c f9cb 	bl	800f7d0 <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // Task creation
  // Start scheduler
  vTaskStartScheduler();
 800343a:	f00d fb0f 	bl	8010a5c <vTaskStartScheduler>
  send_response("STM Started");
 800343e:	4804      	ldr	r0, [pc, #16]	@ (8003450 <main+0x70>)
 8003440:	f7ff ff9e 	bl	8003380 <send_response>

  while (1)
 8003444:	bf00      	nop
 8003446:	e7fd      	b.n	8003444 <main+0x64>
 8003448:	20000b7c 	.word	0x20000b7c
 800344c:	200004f0 	.word	0x200004f0
 8003450:	08015308 	.word	0x08015308

08003454 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b094      	sub	sp, #80	@ 0x50
 8003458:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800345a:	f107 031c 	add.w	r3, r7, #28
 800345e:	2234      	movs	r2, #52	@ 0x34
 8003460:	2100      	movs	r1, #0
 8003462:	4618      	mov	r0, r3
 8003464:	f00f fec2 	bl	80131ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003468:	f107 0308 	add.w	r3, r7, #8
 800346c:	2200      	movs	r2, #0
 800346e:	601a      	str	r2, [r3, #0]
 8003470:	605a      	str	r2, [r3, #4]
 8003472:	609a      	str	r2, [r3, #8]
 8003474:	60da      	str	r2, [r3, #12]
 8003476:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003478:	2300      	movs	r3, #0
 800347a:	607b      	str	r3, [r7, #4]
 800347c:	4b29      	ldr	r3, [pc, #164]	@ (8003524 <SystemClock_Config+0xd0>)
 800347e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003480:	4a28      	ldr	r2, [pc, #160]	@ (8003524 <SystemClock_Config+0xd0>)
 8003482:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003486:	6413      	str	r3, [r2, #64]	@ 0x40
 8003488:	4b26      	ldr	r3, [pc, #152]	@ (8003524 <SystemClock_Config+0xd0>)
 800348a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800348c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003490:	607b      	str	r3, [r7, #4]
 8003492:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8003494:	2300      	movs	r3, #0
 8003496:	603b      	str	r3, [r7, #0]
 8003498:	4b23      	ldr	r3, [pc, #140]	@ (8003528 <SystemClock_Config+0xd4>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80034a0:	4a21      	ldr	r2, [pc, #132]	@ (8003528 <SystemClock_Config+0xd4>)
 80034a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034a6:	6013      	str	r3, [r2, #0]
 80034a8:	4b1f      	ldr	r3, [pc, #124]	@ (8003528 <SystemClock_Config+0xd4>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80034b0:	603b      	str	r3, [r7, #0]
 80034b2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80034b4:	2301      	movs	r3, #1
 80034b6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80034b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80034bc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80034be:	2302      	movs	r3, #2
 80034c0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80034c2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80034c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80034c8:	2304      	movs	r3, #4
 80034ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 80034cc:	2348      	movs	r3, #72	@ 0x48
 80034ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80034d0:	2302      	movs	r3, #2
 80034d2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80034d4:	2303      	movs	r3, #3
 80034d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80034d8:	2302      	movs	r3, #2
 80034da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80034dc:	f107 031c 	add.w	r3, r7, #28
 80034e0:	4618      	mov	r0, r3
 80034e2:	f005 f8b9 	bl	8008658 <HAL_RCC_OscConfig>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d001      	beq.n	80034f0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80034ec:	f000 f898 	bl	8003620 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80034f0:	230f      	movs	r3, #15
 80034f2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034f4:	2302      	movs	r3, #2
 80034f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034f8:	2300      	movs	r3, #0
 80034fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80034fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003500:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003502:	2300      	movs	r3, #0
 8003504:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003506:	f107 0308 	add.w	r3, r7, #8
 800350a:	2102      	movs	r1, #2
 800350c:	4618      	mov	r0, r3
 800350e:	f004 f9fd 	bl	800790c <HAL_RCC_ClockConfig>
 8003512:	4603      	mov	r3, r0
 8003514:	2b00      	cmp	r3, #0
 8003516:	d001      	beq.n	800351c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8003518:	f000 f882 	bl	8003620 <Error_Handler>
  }
}
 800351c:	bf00      	nop
 800351e:	3750      	adds	r7, #80	@ 0x50
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	40023800 	.word	0x40023800
 8003528:	40007000 	.word	0x40007000

0800352c <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
//    releaseSPI();
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a04      	ldr	r2, [pc, #16]	@ (800354c <HAL_UART_RxCpltCallback+0x20>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d101      	bne.n	8003542 <HAL_UART_RxCpltCallback+0x16>
        // Notify the telemetry task to process the command
        signalTelemetryTask();
 800353e:	f7ff fdf9 	bl	8003134 <signalTelemetryTask>
    }
}
 8003542:	bf00      	nop
 8003544:	3708      	adds	r7, #8
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	40004400 	.word	0x40004400

08003550 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8003550:	b580      	push	{r7, lr}
 8003552:	b084      	sub	sp, #16
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
    uint32_t error_code = HAL_UART_GetError(huart);
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	f006 ff4d 	bl	800a3f8 <HAL_UART_GetError>
 800355e:	60f8      	str	r0, [r7, #12]

    // Identify which UART instance is causing the error (USART2 in this case)
    if (huart->Instance == USART2) {
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a18      	ldr	r2, [pc, #96]	@ (80035c8 <HAL_UART_ErrorCallback+0x78>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d12a      	bne.n	80035c0 <HAL_UART_ErrorCallback+0x70>

        // Handle Overrun Error (ORE)
        if (error_code & HAL_UART_ERROR_ORE) {
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	f003 0308 	and.w	r3, r3, #8
 8003570:	2b00      	cmp	r3, #0
 8003572:	d00a      	beq.n	800358a <HAL_UART_ErrorCallback+0x3a>
            __HAL_UART_CLEAR_OREFLAG(huart);  // Clear overrun error flag
 8003574:	2300      	movs	r3, #0
 8003576:	60bb      	str	r3, [r7, #8]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	60bb      	str	r3, [r7, #8]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	60bb      	str	r3, [r7, #8]
 8003588:	68bb      	ldr	r3, [r7, #8]
            // Optionally log or handle the error
            //send_response("UART Overrun Error");
        }

        // Handle Framing Error (FE)
        if (error_code & HAL_UART_ERROR_FE) {
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	f003 0304 	and.w	r3, r3, #4
 8003590:	2b00      	cmp	r3, #0
 8003592:	d002      	beq.n	800359a <HAL_UART_ErrorCallback+0x4a>
            // Clear framing error flag automatically by reading the status register
        	send_response("UART Framing Error");
 8003594:	480d      	ldr	r0, [pc, #52]	@ (80035cc <HAL_UART_ErrorCallback+0x7c>)
 8003596:	f7ff fef3 	bl	8003380 <send_response>
        }

        // Handle Parity Error (PE)
        if (error_code & HAL_UART_ERROR_PE) {
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	f003 0301 	and.w	r3, r3, #1
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d002      	beq.n	80035aa <HAL_UART_ErrorCallback+0x5a>
            // Parity errors may indicate data corruption or mismatch in settings
        	send_response("UART Parity Error");
 80035a4:	480a      	ldr	r0, [pc, #40]	@ (80035d0 <HAL_UART_ErrorCallback+0x80>)
 80035a6:	f7ff feeb 	bl	8003380 <send_response>
        }

        // Handle Noise Error (NE)
        if (error_code & HAL_UART_ERROR_NE) {
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	f003 0302 	and.w	r3, r3, #2
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d002      	beq.n	80035ba <HAL_UART_ErrorCallback+0x6a>
            // Noise errors are usually transient but worth logging
        	send_response("UART Noise Error");
 80035b4:	4807      	ldr	r0, [pc, #28]	@ (80035d4 <HAL_UART_ErrorCallback+0x84>)
 80035b6:	f7ff fee3 	bl	8003380 <send_response>
        }

        // Recovery: Restart UART reception after clearing the error flags
        restartUart(huart);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f7ff fdd0 	bl	8003160 <restartUart>
    }
}
 80035c0:	bf00      	nop
 80035c2:	3710      	adds	r7, #16
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}
 80035c8:	40004400 	.word	0x40004400
 80035cc:	08015314 	.word	0x08015314
 80035d0:	08015328 	.word	0x08015328
 80035d4:	0801533c 	.word	0x0801533c

080035d8 <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
	if(hcan->Instance == CAN1)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a04      	ldr	r2, [pc, #16]	@ (80035f8 <HAL_CAN_RxFifo1MsgPendingCallback+0x20>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d102      	bne.n	80035f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x18>
	{
		RxCAN(hcan);
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f7ff fe08 	bl	8003200 <RxCAN>
	}
}
 80035f0:	bf00      	nop
 80035f2:	3708      	adds	r7, #8
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	40006400 	.word	0x40006400

080035fc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a04      	ldr	r2, [pc, #16]	@ (800361c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d101      	bne.n	8003612 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800360e:	f000 fdff 	bl	8004210 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003612:	bf00      	nop
 8003614:	3708      	adds	r7, #8
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	40001000 	.word	0x40001000

08003620 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003620:	b480      	push	{r7}
 8003622:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003624:	b672      	cpsid	i
}
 8003626:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003628:	bf00      	nop
 800362a:	e7fd      	b.n	8003628 <Error_Handler+0x8>

0800362c <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8003630:	4b17      	ldr	r3, [pc, #92]	@ (8003690 <MX_SPI2_Init+0x64>)
 8003632:	4a18      	ldr	r2, [pc, #96]	@ (8003694 <MX_SPI2_Init+0x68>)
 8003634:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003636:	4b16      	ldr	r3, [pc, #88]	@ (8003690 <MX_SPI2_Init+0x64>)
 8003638:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800363c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800363e:	4b14      	ldr	r3, [pc, #80]	@ (8003690 <MX_SPI2_Init+0x64>)
 8003640:	2200      	movs	r2, #0
 8003642:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003644:	4b12      	ldr	r3, [pc, #72]	@ (8003690 <MX_SPI2_Init+0x64>)
 8003646:	2200      	movs	r2, #0
 8003648:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800364a:	4b11      	ldr	r3, [pc, #68]	@ (8003690 <MX_SPI2_Init+0x64>)
 800364c:	2200      	movs	r2, #0
 800364e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003650:	4b0f      	ldr	r3, [pc, #60]	@ (8003690 <MX_SPI2_Init+0x64>)
 8003652:	2200      	movs	r2, #0
 8003654:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003656:	4b0e      	ldr	r3, [pc, #56]	@ (8003690 <MX_SPI2_Init+0x64>)
 8003658:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800365c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800365e:	4b0c      	ldr	r3, [pc, #48]	@ (8003690 <MX_SPI2_Init+0x64>)
 8003660:	2228      	movs	r2, #40	@ 0x28
 8003662:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003664:	4b0a      	ldr	r3, [pc, #40]	@ (8003690 <MX_SPI2_Init+0x64>)
 8003666:	2200      	movs	r2, #0
 8003668:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800366a:	4b09      	ldr	r3, [pc, #36]	@ (8003690 <MX_SPI2_Init+0x64>)
 800366c:	2200      	movs	r2, #0
 800366e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003670:	4b07      	ldr	r3, [pc, #28]	@ (8003690 <MX_SPI2_Init+0x64>)
 8003672:	2200      	movs	r2, #0
 8003674:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003676:	4b06      	ldr	r3, [pc, #24]	@ (8003690 <MX_SPI2_Init+0x64>)
 8003678:	220a      	movs	r2, #10
 800367a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800367c:	4804      	ldr	r0, [pc, #16]	@ (8003690 <MX_SPI2_Init+0x64>)
 800367e:	f005 fa89 	bl	8008b94 <HAL_SPI_Init>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d001      	beq.n	800368c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003688:	f7ff ffca 	bl	8003620 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800368c:	bf00      	nop
 800368e:	bd80      	pop	{r7, pc}
 8003690:	20000a30 	.word	0x20000a30
 8003694:	40003800 	.word	0x40003800

08003698 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b08a      	sub	sp, #40	@ 0x28
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036a0:	f107 0314 	add.w	r3, r7, #20
 80036a4:	2200      	movs	r2, #0
 80036a6:	601a      	str	r2, [r3, #0]
 80036a8:	605a      	str	r2, [r3, #4]
 80036aa:	609a      	str	r2, [r3, #8]
 80036ac:	60da      	str	r2, [r3, #12]
 80036ae:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a48      	ldr	r2, [pc, #288]	@ (80037d8 <HAL_SPI_MspInit+0x140>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	f040 8089 	bne.w	80037ce <HAL_SPI_MspInit+0x136>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80036bc:	2300      	movs	r3, #0
 80036be:	613b      	str	r3, [r7, #16]
 80036c0:	4b46      	ldr	r3, [pc, #280]	@ (80037dc <HAL_SPI_MspInit+0x144>)
 80036c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c4:	4a45      	ldr	r2, [pc, #276]	@ (80037dc <HAL_SPI_MspInit+0x144>)
 80036c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80036ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80036cc:	4b43      	ldr	r3, [pc, #268]	@ (80037dc <HAL_SPI_MspInit+0x144>)
 80036ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036d4:	613b      	str	r3, [r7, #16]
 80036d6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80036d8:	2300      	movs	r3, #0
 80036da:	60fb      	str	r3, [r7, #12]
 80036dc:	4b3f      	ldr	r3, [pc, #252]	@ (80037dc <HAL_SPI_MspInit+0x144>)
 80036de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036e0:	4a3e      	ldr	r2, [pc, #248]	@ (80037dc <HAL_SPI_MspInit+0x144>)
 80036e2:	f043 0304 	orr.w	r3, r3, #4
 80036e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80036e8:	4b3c      	ldr	r3, [pc, #240]	@ (80037dc <HAL_SPI_MspInit+0x144>)
 80036ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ec:	f003 0304 	and.w	r3, r3, #4
 80036f0:	60fb      	str	r3, [r7, #12]
 80036f2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036f4:	2300      	movs	r3, #0
 80036f6:	60bb      	str	r3, [r7, #8]
 80036f8:	4b38      	ldr	r3, [pc, #224]	@ (80037dc <HAL_SPI_MspInit+0x144>)
 80036fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036fc:	4a37      	ldr	r2, [pc, #220]	@ (80037dc <HAL_SPI_MspInit+0x144>)
 80036fe:	f043 0301 	orr.w	r3, r3, #1
 8003702:	6313      	str	r3, [r2, #48]	@ 0x30
 8003704:	4b35      	ldr	r3, [pc, #212]	@ (80037dc <HAL_SPI_MspInit+0x144>)
 8003706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003708:	f003 0301 	and.w	r3, r3, #1
 800370c:	60bb      	str	r3, [r7, #8]
 800370e:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PA9     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003710:	2302      	movs	r3, #2
 8003712:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003714:	2302      	movs	r3, #2
 8003716:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003718:	2300      	movs	r3, #0
 800371a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800371c:	2303      	movs	r3, #3
 800371e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8003720:	2307      	movs	r3, #7
 8003722:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003724:	f107 0314 	add.w	r3, r7, #20
 8003728:	4619      	mov	r1, r3
 800372a:	482d      	ldr	r0, [pc, #180]	@ (80037e0 <HAL_SPI_MspInit+0x148>)
 800372c:	f002 fc96 	bl	800605c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003730:	2304      	movs	r3, #4
 8003732:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003734:	2302      	movs	r3, #2
 8003736:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003738:	2300      	movs	r3, #0
 800373a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800373c:	2303      	movs	r3, #3
 800373e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003740:	2305      	movs	r3, #5
 8003742:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003744:	f107 0314 	add.w	r3, r7, #20
 8003748:	4619      	mov	r1, r3
 800374a:	4825      	ldr	r0, [pc, #148]	@ (80037e0 <HAL_SPI_MspInit+0x148>)
 800374c:	f002 fc86 	bl	800605c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003750:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003754:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003756:	2302      	movs	r3, #2
 8003758:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800375a:	2300      	movs	r3, #0
 800375c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800375e:	2303      	movs	r3, #3
 8003760:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003762:	2305      	movs	r3, #5
 8003764:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003766:	f107 0314 	add.w	r3, r7, #20
 800376a:	4619      	mov	r1, r3
 800376c:	481d      	ldr	r0, [pc, #116]	@ (80037e4 <HAL_SPI_MspInit+0x14c>)
 800376e:	f002 fc75 	bl	800605c <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8003772:	4b1d      	ldr	r3, [pc, #116]	@ (80037e8 <HAL_SPI_MspInit+0x150>)
 8003774:	4a1d      	ldr	r2, [pc, #116]	@ (80037ec <HAL_SPI_MspInit+0x154>)
 8003776:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8003778:	4b1b      	ldr	r3, [pc, #108]	@ (80037e8 <HAL_SPI_MspInit+0x150>)
 800377a:	2200      	movs	r2, #0
 800377c:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800377e:	4b1a      	ldr	r3, [pc, #104]	@ (80037e8 <HAL_SPI_MspInit+0x150>)
 8003780:	2240      	movs	r2, #64	@ 0x40
 8003782:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003784:	4b18      	ldr	r3, [pc, #96]	@ (80037e8 <HAL_SPI_MspInit+0x150>)
 8003786:	2200      	movs	r2, #0
 8003788:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800378a:	4b17      	ldr	r3, [pc, #92]	@ (80037e8 <HAL_SPI_MspInit+0x150>)
 800378c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003790:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003792:	4b15      	ldr	r3, [pc, #84]	@ (80037e8 <HAL_SPI_MspInit+0x150>)
 8003794:	2200      	movs	r2, #0
 8003796:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003798:	4b13      	ldr	r3, [pc, #76]	@ (80037e8 <HAL_SPI_MspInit+0x150>)
 800379a:	2200      	movs	r2, #0
 800379c:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800379e:	4b12      	ldr	r3, [pc, #72]	@ (80037e8 <HAL_SPI_MspInit+0x150>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80037a4:	4b10      	ldr	r3, [pc, #64]	@ (80037e8 <HAL_SPI_MspInit+0x150>)
 80037a6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80037aa:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80037ac:	4b0e      	ldr	r3, [pc, #56]	@ (80037e8 <HAL_SPI_MspInit+0x150>)
 80037ae:	2200      	movs	r2, #0
 80037b0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80037b2:	480d      	ldr	r0, [pc, #52]	@ (80037e8 <HAL_SPI_MspInit+0x150>)
 80037b4:	f002 f8d6 	bl	8005964 <HAL_DMA_Init>
 80037b8:	4603      	mov	r3, r0
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d001      	beq.n	80037c2 <HAL_SPI_MspInit+0x12a>
    {
      Error_Handler();
 80037be:	f7ff ff2f 	bl	8003620 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4a08      	ldr	r2, [pc, #32]	@ (80037e8 <HAL_SPI_MspInit+0x150>)
 80037c6:	649a      	str	r2, [r3, #72]	@ 0x48
 80037c8:	4a07      	ldr	r2, [pc, #28]	@ (80037e8 <HAL_SPI_MspInit+0x150>)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80037ce:	bf00      	nop
 80037d0:	3728      	adds	r7, #40	@ 0x28
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	bf00      	nop
 80037d8:	40003800 	.word	0x40003800
 80037dc:	40023800 	.word	0x40023800
 80037e0:	40020800 	.word	0x40020800
 80037e4:	40020000 	.word	0x40020000
 80037e8:	20000a88 	.word	0x20000a88
 80037ec:	40026070 	.word	0x40026070

080037f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037f6:	2300      	movs	r3, #0
 80037f8:	607b      	str	r3, [r7, #4]
 80037fa:	4b12      	ldr	r3, [pc, #72]	@ (8003844 <HAL_MspInit+0x54>)
 80037fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037fe:	4a11      	ldr	r2, [pc, #68]	@ (8003844 <HAL_MspInit+0x54>)
 8003800:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003804:	6453      	str	r3, [r2, #68]	@ 0x44
 8003806:	4b0f      	ldr	r3, [pc, #60]	@ (8003844 <HAL_MspInit+0x54>)
 8003808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800380a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800380e:	607b      	str	r3, [r7, #4]
 8003810:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003812:	2300      	movs	r3, #0
 8003814:	603b      	str	r3, [r7, #0]
 8003816:	4b0b      	ldr	r3, [pc, #44]	@ (8003844 <HAL_MspInit+0x54>)
 8003818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381a:	4a0a      	ldr	r2, [pc, #40]	@ (8003844 <HAL_MspInit+0x54>)
 800381c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003820:	6413      	str	r3, [r2, #64]	@ 0x40
 8003822:	4b08      	ldr	r3, [pc, #32]	@ (8003844 <HAL_MspInit+0x54>)
 8003824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003826:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800382a:	603b      	str	r3, [r7, #0]
 800382c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800382e:	2200      	movs	r2, #0
 8003830:	210f      	movs	r1, #15
 8003832:	f06f 0001 	mvn.w	r0, #1
 8003836:	f002 f86b 	bl	8005910 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800383a:	bf00      	nop
 800383c:	3708      	adds	r7, #8
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	40023800 	.word	0x40023800

08003848 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b08e      	sub	sp, #56	@ 0x38
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003850:	2300      	movs	r3, #0
 8003852:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003854:	2300      	movs	r3, #0
 8003856:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003858:	2300      	movs	r3, #0
 800385a:	60fb      	str	r3, [r7, #12]
 800385c:	4b33      	ldr	r3, [pc, #204]	@ (800392c <HAL_InitTick+0xe4>)
 800385e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003860:	4a32      	ldr	r2, [pc, #200]	@ (800392c <HAL_InitTick+0xe4>)
 8003862:	f043 0310 	orr.w	r3, r3, #16
 8003866:	6413      	str	r3, [r2, #64]	@ 0x40
 8003868:	4b30      	ldr	r3, [pc, #192]	@ (800392c <HAL_InitTick+0xe4>)
 800386a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386c:	f003 0310 	and.w	r3, r3, #16
 8003870:	60fb      	str	r3, [r7, #12]
 8003872:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003874:	f107 0210 	add.w	r2, r7, #16
 8003878:	f107 0314 	add.w	r3, r7, #20
 800387c:	4611      	mov	r1, r2
 800387e:	4618      	mov	r0, r3
 8003880:	f004 f95e 	bl	8007b40 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003884:	6a3b      	ldr	r3, [r7, #32]
 8003886:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800388a:	2b00      	cmp	r3, #0
 800388c:	d103      	bne.n	8003896 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800388e:	f004 f92f 	bl	8007af0 <HAL_RCC_GetPCLK1Freq>
 8003892:	6378      	str	r0, [r7, #52]	@ 0x34
 8003894:	e004      	b.n	80038a0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003896:	f004 f92b 	bl	8007af0 <HAL_RCC_GetPCLK1Freq>
 800389a:	4603      	mov	r3, r0
 800389c:	005b      	lsls	r3, r3, #1
 800389e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80038a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038a2:	4a23      	ldr	r2, [pc, #140]	@ (8003930 <HAL_InitTick+0xe8>)
 80038a4:	fba2 2303 	umull	r2, r3, r2, r3
 80038a8:	0c9b      	lsrs	r3, r3, #18
 80038aa:	3b01      	subs	r3, #1
 80038ac:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80038ae:	4b21      	ldr	r3, [pc, #132]	@ (8003934 <HAL_InitTick+0xec>)
 80038b0:	4a21      	ldr	r2, [pc, #132]	@ (8003938 <HAL_InitTick+0xf0>)
 80038b2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80038b4:	4b1f      	ldr	r3, [pc, #124]	@ (8003934 <HAL_InitTick+0xec>)
 80038b6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80038ba:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80038bc:	4a1d      	ldr	r2, [pc, #116]	@ (8003934 <HAL_InitTick+0xec>)
 80038be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038c0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80038c2:	4b1c      	ldr	r3, [pc, #112]	@ (8003934 <HAL_InitTick+0xec>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038c8:	4b1a      	ldr	r3, [pc, #104]	@ (8003934 <HAL_InitTick+0xec>)
 80038ca:	2200      	movs	r2, #0
 80038cc:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038ce:	4b19      	ldr	r3, [pc, #100]	@ (8003934 <HAL_InitTick+0xec>)
 80038d0:	2200      	movs	r2, #0
 80038d2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80038d4:	4817      	ldr	r0, [pc, #92]	@ (8003934 <HAL_InitTick+0xec>)
 80038d6:	f005 f9e6 	bl	8008ca6 <HAL_TIM_Base_Init>
 80038da:	4603      	mov	r3, r0
 80038dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80038e0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d11b      	bne.n	8003920 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80038e8:	4812      	ldr	r0, [pc, #72]	@ (8003934 <HAL_InitTick+0xec>)
 80038ea:	f005 fa35 	bl	8008d58 <HAL_TIM_Base_Start_IT>
 80038ee:	4603      	mov	r3, r0
 80038f0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80038f4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d111      	bne.n	8003920 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80038fc:	2036      	movs	r0, #54	@ 0x36
 80038fe:	f002 f823 	bl	8005948 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2b0f      	cmp	r3, #15
 8003906:	d808      	bhi.n	800391a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003908:	2200      	movs	r2, #0
 800390a:	6879      	ldr	r1, [r7, #4]
 800390c:	2036      	movs	r0, #54	@ 0x36
 800390e:	f001 ffff 	bl	8005910 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003912:	4a0a      	ldr	r2, [pc, #40]	@ (800393c <HAL_InitTick+0xf4>)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6013      	str	r3, [r2, #0]
 8003918:	e002      	b.n	8003920 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003920:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8003924:	4618      	mov	r0, r3
 8003926:	3738      	adds	r7, #56	@ 0x38
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}
 800392c:	40023800 	.word	0x40023800
 8003930:	431bde83 	.word	0x431bde83
 8003934:	20000ae8 	.word	0x20000ae8
 8003938:	40001000 	.word	0x40001000
 800393c:	20000014 	.word	0x20000014

08003940 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003940:	b480      	push	{r7}
 8003942:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003944:	f3bf 8f4f 	dsb	sy
}
 8003948:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800394a:	4b06      	ldr	r3, [pc, #24]	@ (8003964 <__NVIC_SystemReset+0x24>)
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003952:	4904      	ldr	r1, [pc, #16]	@ (8003964 <__NVIC_SystemReset+0x24>)
 8003954:	4b04      	ldr	r3, [pc, #16]	@ (8003968 <__NVIC_SystemReset+0x28>)
 8003956:	4313      	orrs	r3, r2
 8003958:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800395a:	f3bf 8f4f 	dsb	sy
}
 800395e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003960:	bf00      	nop
 8003962:	e7fd      	b.n	8003960 <__NVIC_SystemReset+0x20>
 8003964:	e000ed00 	.word	0xe000ed00
 8003968:	05fa0004 	.word	0x05fa0004

0800396c <log_message>:
extern PCD_HandleTypeDef hpcd_USB_OTG_FS;
extern TIM_HandleTypeDef htim6;

/* USER CODE BEGIN EV */
/* USER CODE BEGIN 0 */
void log_message(const char *message) {
 800396c:	b580      	push	{r7, lr}
 800396e:	b082      	sub	sp, #8
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
    // Send the log message over UART
    HAL_UART_Transmit(&huart2, (uint8_t *)message, strlen(message), HAL_MAX_DELAY);
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	f7fc fc55 	bl	8000224 <strlen>
 800397a:	4603      	mov	r3, r0
 800397c:	b29a      	uxth	r2, r3
 800397e:	f04f 33ff 	mov.w	r3, #4294967295
 8003982:	6879      	ldr	r1, [r7, #4]
 8003984:	4803      	ldr	r0, [pc, #12]	@ (8003994 <log_message+0x28>)
 8003986:	f006 f9df 	bl	8009d48 <HAL_UART_Transmit>
}
 800398a:	bf00      	nop
 800398c:	3708      	adds	r7, #8
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	20000bc4 	.word	0x20000bc4

08003998 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003998:	b480      	push	{r7}
 800399a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800399c:	bf00      	nop
 800399e:	e7fd      	b.n	800399c <NMI_Handler+0x4>

080039a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b0d6      	sub	sp, #344	@ 0x158
 80039a4:	af0a      	add	r7, sp, #40	@ 0x28
  /* USER CODE BEGIN HardFault_IRQn 0 */
	// Store stack pointer
	uint32_t *stack_pointer;
	__asm volatile (
 80039a6:	f01e 0f04 	tst.w	lr, #4
 80039aa:	bf0c      	ite	eq
 80039ac:	f3ef 8308 	mrseq	r3, MSP
 80039b0:	f3ef 8309 	mrsne	r3, PSP
 80039b4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
		"MRSNE %0, PSP \n"   // If PSP, move PSP to stack_pointer
		: "=r" (stack_pointer)
	);

	// Log or store the stack pointer contents for analysis
	uint32_t r0 = stack_pointer[0];  // R0
 80039b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
	uint32_t r1 = stack_pointer[1];  // R1
 80039c2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	uint32_t r2 = stack_pointer[2];  // R2
 80039cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
	uint32_t r3 = stack_pointer[3];  // R3
 80039d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80039da:	68db      	ldr	r3, [r3, #12]
 80039dc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	uint32_t r12 = stack_pointer[4]; // R12
 80039e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80039e4:	691b      	ldr	r3, [r3, #16]
 80039e6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
	uint32_t lr = stack_pointer[5];  // LR
 80039ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80039ee:	695b      	ldr	r3, [r3, #20]
 80039f0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
	uint32_t pc = stack_pointer[6];  // PC
 80039f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80039f8:	699b      	ldr	r3, [r3, #24]
 80039fa:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	uint32_t psr = stack_pointer[7]; // PSR
 80039fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8003a02:	69db      	ldr	r3, [r3, #28]
 8003a04:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

	// Read the HFSR and CFSR registers for diagnostics
	uint32_t hfsr = SCB->HFSR;
 8003a08:	4b18      	ldr	r3, [pc, #96]	@ (8003a6c <HardFault_Handler+0xcc>)
 8003a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a0c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
	uint32_t cfsr = SCB->CFSR;
 8003a10:	4b16      	ldr	r3, [pc, #88]	@ (8003a6c <HardFault_Handler+0xcc>)
 8003a12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a14:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

	// Create a log message
	char log_buffer[256];
	snprintf(log_buffer, sizeof(log_buffer),
 8003a18:	1d38      	adds	r0, r7, #4
 8003a1a:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003a1e:	9308      	str	r3, [sp, #32]
 8003a20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a24:	9307      	str	r3, [sp, #28]
 8003a26:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003a2a:	9306      	str	r3, [sp, #24]
 8003a2c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003a30:	9305      	str	r3, [sp, #20]
 8003a32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a36:	9304      	str	r3, [sp, #16]
 8003a38:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8003a3c:	9303      	str	r3, [sp, #12]
 8003a3e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003a42:	9302      	str	r3, [sp, #8]
 8003a44:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003a48:	9301      	str	r3, [sp, #4]
 8003a4a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8003a4e:	9300      	str	r3, [sp, #0]
 8003a50:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003a54:	4a06      	ldr	r2, [pc, #24]	@ (8003a70 <HardFault_Handler+0xd0>)
 8003a56:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003a5a:	f00f fabb 	bl	8012fd4 <sniprintf>
		"CFSR: %08X HFSR: %08X\n",
		r0, r1, r2, r3, r12, lr, pc, psr, cfsr, hfsr
	);

	// Log the message
	log_message(log_buffer);
 8003a5e:	1d3b      	adds	r3, r7, #4
 8003a60:	4618      	mov	r0, r3
 8003a62:	f7ff ff83 	bl	800396c <log_message>

	NVIC_SystemReset();
 8003a66:	f7ff ff6b 	bl	8003940 <__NVIC_SystemReset>
 8003a6a:	bf00      	nop
 8003a6c:	e000ed00 	.word	0xe000ed00
 8003a70:	08015350 	.word	0x08015350

08003a74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a74:	b480      	push	{r7}
 8003a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a78:	bf00      	nop
 8003a7a:	e7fd      	b.n	8003a78 <MemManage_Handler+0x4>

08003a7c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a80:	bf00      	nop
 8003a82:	e7fd      	b.n	8003a80 <BusFault_Handler+0x4>

08003a84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a84:	b480      	push	{r7}
 8003a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a88:	bf00      	nop
 8003a8a:	e7fd      	b.n	8003a88 <UsageFault_Handler+0x4>

08003a8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a90:	bf00      	nop
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr
	...

08003a9c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8003aa0:	4802      	ldr	r0, [pc, #8]	@ (8003aac <DMA1_Stream4_IRQHandler+0x10>)
 8003aa2:	f002 f89f 	bl	8005be4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8003aa6:	bf00      	nop
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	20000a88 	.word	0x20000a88

08003ab0 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003ab4:	4802      	ldr	r0, [pc, #8]	@ (8003ac0 <CAN1_TX_IRQHandler+0x10>)
 8003ab6:	f001 fc37 	bl	8005328 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8003aba:	bf00      	nop
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	200004f0 	.word	0x200004f0

08003ac4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003ac8:	4802      	ldr	r0, [pc, #8]	@ (8003ad4 <CAN1_RX0_IRQHandler+0x10>)
 8003aca:	f001 fc2d 	bl	8005328 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8003ace:	bf00      	nop
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	200004f0 	.word	0x200004f0

08003ad8 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003adc:	4802      	ldr	r0, [pc, #8]	@ (8003ae8 <CAN1_RX1_IRQHandler+0x10>)
 8003ade:	f001 fc23 	bl	8005328 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8003ae2:	bf00      	nop
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	200004f0 	.word	0x200004f0

08003aec <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003af0:	4802      	ldr	r0, [pc, #8]	@ (8003afc <CAN1_SCE_IRQHandler+0x10>)
 8003af2:	f001 fc19 	bl	8005328 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8003af6:	bf00      	nop
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	bf00      	nop
 8003afc:	200004f0 	.word	0x200004f0

08003b00 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003b04:	4802      	ldr	r0, [pc, #8]	@ (8003b10 <USART2_IRQHandler+0x10>)
 8003b06:	f006 f9cf 	bl	8009ea8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003b0a:	bf00      	nop
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop
 8003b10:	20000bc4 	.word	0x20000bc4

08003b14 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003b18:	4802      	ldr	r0, [pc, #8]	@ (8003b24 <TIM6_DAC_IRQHandler+0x10>)
 8003b1a:	f005 fbd9 	bl	80092d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003b1e:	bf00      	nop
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	bf00      	nop
 8003b24:	20000ae8 	.word	0x20000ae8

08003b28 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003b2c:	4802      	ldr	r0, [pc, #8]	@ (8003b38 <OTG_FS_IRQHandler+0x10>)
 8003b2e:	f002 fd8d 	bl	800664c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003b32:	bf00      	nop
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	20000c0c 	.word	0x20000c0c

08003b3c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	af00      	add	r7, sp, #0
  return 1;
 8003b40:	2301      	movs	r3, #1
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	46bd      	mov	sp, r7
 8003b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4a:	4770      	bx	lr

08003b4c <_kill>:

int _kill(int pid, int sig)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b082      	sub	sp, #8
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003b56:	f00f fc0f 	bl	8013378 <__errno>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	2216      	movs	r2, #22
 8003b5e:	601a      	str	r2, [r3, #0]
  return -1;
 8003b60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3708      	adds	r7, #8
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <_exit>:

void _exit (int status)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003b74:	f04f 31ff 	mov.w	r1, #4294967295
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	f7ff ffe7 	bl	8003b4c <_kill>
  while (1) {}    /* Make sure we hang here */
 8003b7e:	bf00      	nop
 8003b80:	e7fd      	b.n	8003b7e <_exit+0x12>

08003b82 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003b82:	b580      	push	{r7, lr}
 8003b84:	b086      	sub	sp, #24
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	60f8      	str	r0, [r7, #12]
 8003b8a:	60b9      	str	r1, [r7, #8]
 8003b8c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b8e:	2300      	movs	r3, #0
 8003b90:	617b      	str	r3, [r7, #20]
 8003b92:	e00a      	b.n	8003baa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003b94:	f3af 8000 	nop.w
 8003b98:	4601      	mov	r1, r0
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	1c5a      	adds	r2, r3, #1
 8003b9e:	60ba      	str	r2, [r7, #8]
 8003ba0:	b2ca      	uxtb	r2, r1
 8003ba2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	617b      	str	r3, [r7, #20]
 8003baa:	697a      	ldr	r2, [r7, #20]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	dbf0      	blt.n	8003b94 <_read+0x12>
  }

  return len;
 8003bb2:	687b      	ldr	r3, [r7, #4]
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	3718      	adds	r7, #24
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <_close>:
  }
  return len;
}

int _close(int file)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003bc4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	370c      	adds	r7, #12
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr

08003bd4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
 8003bdc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003be4:	605a      	str	r2, [r3, #4]
  return 0;
 8003be6:	2300      	movs	r3, #0
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	370c      	adds	r7, #12
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr

08003bf4 <_isatty>:

int _isatty(int file)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003bfc:	2301      	movs	r3, #1
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	370c      	adds	r7, #12
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr

08003c0a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003c0a:	b480      	push	{r7}
 8003c0c:	b085      	sub	sp, #20
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	60f8      	str	r0, [r7, #12]
 8003c12:	60b9      	str	r1, [r7, #8]
 8003c14:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003c16:	2300      	movs	r3, #0
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	3714      	adds	r7, #20
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c22:	4770      	bx	lr

08003c24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b086      	sub	sp, #24
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003c2c:	4a14      	ldr	r2, [pc, #80]	@ (8003c80 <_sbrk+0x5c>)
 8003c2e:	4b15      	ldr	r3, [pc, #84]	@ (8003c84 <_sbrk+0x60>)
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003c38:	4b13      	ldr	r3, [pc, #76]	@ (8003c88 <_sbrk+0x64>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d102      	bne.n	8003c46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003c40:	4b11      	ldr	r3, [pc, #68]	@ (8003c88 <_sbrk+0x64>)
 8003c42:	4a12      	ldr	r2, [pc, #72]	@ (8003c8c <_sbrk+0x68>)
 8003c44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003c46:	4b10      	ldr	r3, [pc, #64]	@ (8003c88 <_sbrk+0x64>)
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4413      	add	r3, r2
 8003c4e:	693a      	ldr	r2, [r7, #16]
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d207      	bcs.n	8003c64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003c54:	f00f fb90 	bl	8013378 <__errno>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	220c      	movs	r2, #12
 8003c5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003c5e:	f04f 33ff 	mov.w	r3, #4294967295
 8003c62:	e009      	b.n	8003c78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003c64:	4b08      	ldr	r3, [pc, #32]	@ (8003c88 <_sbrk+0x64>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003c6a:	4b07      	ldr	r3, [pc, #28]	@ (8003c88 <_sbrk+0x64>)
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	4413      	add	r3, r2
 8003c72:	4a05      	ldr	r2, [pc, #20]	@ (8003c88 <_sbrk+0x64>)
 8003c74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003c76:	68fb      	ldr	r3, [r7, #12]
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	3718      	adds	r7, #24
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	20020000 	.word	0x20020000
 8003c84:	00000400 	.word	0x00000400
 8003c88:	20000b30 	.word	0x20000b30
 8003c8c:	200058a8 	.word	0x200058a8

08003c90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003c90:	b480      	push	{r7}
 8003c92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003c94:	4b06      	ldr	r3, [pc, #24]	@ (8003cb0 <SystemInit+0x20>)
 8003c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c9a:	4a05      	ldr	r2, [pc, #20]	@ (8003cb0 <SystemInit+0x20>)
 8003c9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003ca0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003ca4:	bf00      	nop
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop
 8003cb0:	e000ed00 	.word	0xe000ed00

08003cb4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b08c      	sub	sp, #48	@ 0x30
 8003cb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003cba:	f107 030c 	add.w	r3, r7, #12
 8003cbe:	2224      	movs	r2, #36	@ 0x24
 8003cc0:	2100      	movs	r1, #0
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f00f fa92 	bl	80131ec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003cc8:	1d3b      	adds	r3, r7, #4
 8003cca:	2200      	movs	r2, #0
 8003ccc:	601a      	str	r2, [r3, #0]
 8003cce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003cd0:	4b21      	ldr	r3, [pc, #132]	@ (8003d58 <MX_TIM2_Init+0xa4>)
 8003cd2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003cd6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003cd8:	4b1f      	ldr	r3, [pc, #124]	@ (8003d58 <MX_TIM2_Init+0xa4>)
 8003cda:	2200      	movs	r2, #0
 8003cdc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cde:	4b1e      	ldr	r3, [pc, #120]	@ (8003d58 <MX_TIM2_Init+0xa4>)
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003ce4:	4b1c      	ldr	r3, [pc, #112]	@ (8003d58 <MX_TIM2_Init+0xa4>)
 8003ce6:	f04f 32ff 	mov.w	r2, #4294967295
 8003cea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003cec:	4b1a      	ldr	r3, [pc, #104]	@ (8003d58 <MX_TIM2_Init+0xa4>)
 8003cee:	2200      	movs	r2, #0
 8003cf0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003cf2:	4b19      	ldr	r3, [pc, #100]	@ (8003d58 <MX_TIM2_Init+0xa4>)
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003d00:	2301      	movs	r3, #1
 8003d02:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003d04:	2300      	movs	r3, #0
 8003d06:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003d10:	2301      	movs	r3, #1
 8003d12:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003d14:	2300      	movs	r3, #0
 8003d16:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8003d1c:	f107 030c 	add.w	r3, r7, #12
 8003d20:	4619      	mov	r1, r3
 8003d22:	480d      	ldr	r0, [pc, #52]	@ (8003d58 <MX_TIM2_Init+0xa4>)
 8003d24:	f005 f9a0 	bl	8009068 <HAL_TIM_Encoder_Init>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d001      	beq.n	8003d32 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8003d2e:	f7ff fc77 	bl	8003620 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d32:	2300      	movs	r3, #0
 8003d34:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d36:	2300      	movs	r3, #0
 8003d38:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003d3a:	1d3b      	adds	r3, r7, #4
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	4806      	ldr	r0, [pc, #24]	@ (8003d58 <MX_TIM2_Init+0xa4>)
 8003d40:	f005 ff22 	bl	8009b88 <HAL_TIMEx_MasterConfigSynchronization>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d001      	beq.n	8003d4e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8003d4a:	f7ff fc69 	bl	8003620 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003d4e:	bf00      	nop
 8003d50:	3730      	adds	r7, #48	@ 0x30
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	20000b34 	.word	0x20000b34

08003d5c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b08a      	sub	sp, #40	@ 0x28
 8003d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d62:	f107 0320 	add.w	r3, r7, #32
 8003d66:	2200      	movs	r2, #0
 8003d68:	601a      	str	r2, [r3, #0]
 8003d6a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003d6c:	1d3b      	adds	r3, r7, #4
 8003d6e:	2200      	movs	r2, #0
 8003d70:	601a      	str	r2, [r3, #0]
 8003d72:	605a      	str	r2, [r3, #4]
 8003d74:	609a      	str	r2, [r3, #8]
 8003d76:	60da      	str	r2, [r3, #12]
 8003d78:	611a      	str	r2, [r3, #16]
 8003d7a:	615a      	str	r2, [r3, #20]
 8003d7c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003d7e:	4b22      	ldr	r3, [pc, #136]	@ (8003e08 <MX_TIM3_Init+0xac>)
 8003d80:	4a22      	ldr	r2, [pc, #136]	@ (8003e0c <MX_TIM3_Init+0xb0>)
 8003d82:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84 -1;
 8003d84:	4b20      	ldr	r3, [pc, #128]	@ (8003e08 <MX_TIM3_Init+0xac>)
 8003d86:	2253      	movs	r2, #83	@ 0x53
 8003d88:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d8a:	4b1f      	ldr	r3, [pc, #124]	@ (8003e08 <MX_TIM3_Init+0xac>)
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000 - 1;
 8003d90:	4b1d      	ldr	r3, [pc, #116]	@ (8003e08 <MX_TIM3_Init+0xac>)
 8003d92:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003d96:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d98:	4b1b      	ldr	r3, [pc, #108]	@ (8003e08 <MX_TIM3_Init+0xac>)
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d9e:	4b1a      	ldr	r3, [pc, #104]	@ (8003e08 <MX_TIM3_Init+0xac>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003da4:	4818      	ldr	r0, [pc, #96]	@ (8003e08 <MX_TIM3_Init+0xac>)
 8003da6:	f005 f847 	bl	8008e38 <HAL_TIM_PWM_Init>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d001      	beq.n	8003db4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8003db0:	f7ff fc36 	bl	8003620 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003db4:	2300      	movs	r3, #0
 8003db6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003db8:	2300      	movs	r3, #0
 8003dba:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003dbc:	f107 0320 	add.w	r3, r7, #32
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	4811      	ldr	r0, [pc, #68]	@ (8003e08 <MX_TIM3_Init+0xac>)
 8003dc4:	f005 fee0 	bl	8009b88 <HAL_TIMEx_MasterConfigSynchronization>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d001      	beq.n	8003dd2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8003dce:	f7ff fc27 	bl	8003620 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003dd2:	2360      	movs	r3, #96	@ 0x60
 8003dd4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8003dd6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003dda:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003de0:	2300      	movs	r3, #0
 8003de2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003de4:	1d3b      	adds	r3, r7, #4
 8003de6:	2200      	movs	r2, #0
 8003de8:	4619      	mov	r1, r3
 8003dea:	4807      	ldr	r0, [pc, #28]	@ (8003e08 <MX_TIM3_Init+0xac>)
 8003dec:	f005 fb60 	bl	80094b0 <HAL_TIM_PWM_ConfigChannel>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d001      	beq.n	8003dfa <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8003df6:	f7ff fc13 	bl	8003620 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003dfa:	4803      	ldr	r0, [pc, #12]	@ (8003e08 <MX_TIM3_Init+0xac>)
 8003dfc:	f000 f870 	bl	8003ee0 <HAL_TIM_MspPostInit>

}
 8003e00:	bf00      	nop
 8003e02:	3728      	adds	r7, #40	@ 0x28
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	20000b7c 	.word	0x20000b7c
 8003e0c:	40000400 	.word	0x40000400

08003e10 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b08a      	sub	sp, #40	@ 0x28
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e18:	f107 0314 	add.w	r3, r7, #20
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	601a      	str	r2, [r3, #0]
 8003e20:	605a      	str	r2, [r3, #4]
 8003e22:	609a      	str	r2, [r3, #8]
 8003e24:	60da      	str	r2, [r3, #12]
 8003e26:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e30:	d12b      	bne.n	8003e8a <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003e32:	2300      	movs	r3, #0
 8003e34:	613b      	str	r3, [r7, #16]
 8003e36:	4b17      	ldr	r3, [pc, #92]	@ (8003e94 <HAL_TIM_Encoder_MspInit+0x84>)
 8003e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e3a:	4a16      	ldr	r2, [pc, #88]	@ (8003e94 <HAL_TIM_Encoder_MspInit+0x84>)
 8003e3c:	f043 0301 	orr.w	r3, r3, #1
 8003e40:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e42:	4b14      	ldr	r3, [pc, #80]	@ (8003e94 <HAL_TIM_Encoder_MspInit+0x84>)
 8003e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e46:	f003 0301 	and.w	r3, r3, #1
 8003e4a:	613b      	str	r3, [r7, #16]
 8003e4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e4e:	2300      	movs	r3, #0
 8003e50:	60fb      	str	r3, [r7, #12]
 8003e52:	4b10      	ldr	r3, [pc, #64]	@ (8003e94 <HAL_TIM_Encoder_MspInit+0x84>)
 8003e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e56:	4a0f      	ldr	r2, [pc, #60]	@ (8003e94 <HAL_TIM_Encoder_MspInit+0x84>)
 8003e58:	f043 0301 	orr.w	r3, r3, #1
 8003e5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e5e:	4b0d      	ldr	r3, [pc, #52]	@ (8003e94 <HAL_TIM_Encoder_MspInit+0x84>)
 8003e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e62:	f003 0301 	and.w	r3, r3, #1
 8003e66:	60fb      	str	r3, [r7, #12]
 8003e68:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e6e:	2302      	movs	r3, #2
 8003e70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e72:	2300      	movs	r3, #0
 8003e74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e76:	2300      	movs	r3, #0
 8003e78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e7e:	f107 0314 	add.w	r3, r7, #20
 8003e82:	4619      	mov	r1, r3
 8003e84:	4804      	ldr	r0, [pc, #16]	@ (8003e98 <HAL_TIM_Encoder_MspInit+0x88>)
 8003e86:	f002 f8e9 	bl	800605c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8003e8a:	bf00      	nop
 8003e8c:	3728      	adds	r7, #40	@ 0x28
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	bf00      	nop
 8003e94:	40023800 	.word	0x40023800
 8003e98:	40020000 	.word	0x40020000

08003e9c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b085      	sub	sp, #20
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a0b      	ldr	r2, [pc, #44]	@ (8003ed8 <HAL_TIM_PWM_MspInit+0x3c>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d10d      	bne.n	8003eca <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003eae:	2300      	movs	r3, #0
 8003eb0:	60fb      	str	r3, [r7, #12]
 8003eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8003edc <HAL_TIM_PWM_MspInit+0x40>)
 8003eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb6:	4a09      	ldr	r2, [pc, #36]	@ (8003edc <HAL_TIM_PWM_MspInit+0x40>)
 8003eb8:	f043 0302 	orr.w	r3, r3, #2
 8003ebc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ebe:	4b07      	ldr	r3, [pc, #28]	@ (8003edc <HAL_TIM_PWM_MspInit+0x40>)
 8003ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ec2:	f003 0302 	and.w	r3, r3, #2
 8003ec6:	60fb      	str	r3, [r7, #12]
 8003ec8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003eca:	bf00      	nop
 8003ecc:	3714      	adds	r7, #20
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr
 8003ed6:	bf00      	nop
 8003ed8:	40000400 	.word	0x40000400
 8003edc:	40023800 	.word	0x40023800

08003ee0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b088      	sub	sp, #32
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ee8:	f107 030c 	add.w	r3, r7, #12
 8003eec:	2200      	movs	r2, #0
 8003eee:	601a      	str	r2, [r3, #0]
 8003ef0:	605a      	str	r2, [r3, #4]
 8003ef2:	609a      	str	r2, [r3, #8]
 8003ef4:	60da      	str	r2, [r3, #12]
 8003ef6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a12      	ldr	r2, [pc, #72]	@ (8003f48 <HAL_TIM_MspPostInit+0x68>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d11d      	bne.n	8003f3e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f02:	2300      	movs	r3, #0
 8003f04:	60bb      	str	r3, [r7, #8]
 8003f06:	4b11      	ldr	r3, [pc, #68]	@ (8003f4c <HAL_TIM_MspPostInit+0x6c>)
 8003f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f0a:	4a10      	ldr	r2, [pc, #64]	@ (8003f4c <HAL_TIM_MspPostInit+0x6c>)
 8003f0c:	f043 0301 	orr.w	r3, r3, #1
 8003f10:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f12:	4b0e      	ldr	r3, [pc, #56]	@ (8003f4c <HAL_TIM_MspPostInit+0x6c>)
 8003f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f16:	f003 0301 	and.w	r3, r3, #1
 8003f1a:	60bb      	str	r3, [r7, #8]
 8003f1c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003f1e:	2340      	movs	r3, #64	@ 0x40
 8003f20:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f22:	2302      	movs	r3, #2
 8003f24:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f26:	2300      	movs	r3, #0
 8003f28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003f2e:	2302      	movs	r3, #2
 8003f30:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f32:	f107 030c 	add.w	r3, r7, #12
 8003f36:	4619      	mov	r1, r3
 8003f38:	4805      	ldr	r0, [pc, #20]	@ (8003f50 <HAL_TIM_MspPostInit+0x70>)
 8003f3a:	f002 f88f 	bl	800605c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003f3e:	bf00      	nop
 8003f40:	3720      	adds	r7, #32
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	40000400 	.word	0x40000400
 8003f4c:	40023800 	.word	0x40023800
 8003f50:	40020000 	.word	0x40020000

08003f54 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003f58:	4b11      	ldr	r3, [pc, #68]	@ (8003fa0 <MX_USART2_UART_Init+0x4c>)
 8003f5a:	4a12      	ldr	r2, [pc, #72]	@ (8003fa4 <MX_USART2_UART_Init+0x50>)
 8003f5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003f5e:	4b10      	ldr	r3, [pc, #64]	@ (8003fa0 <MX_USART2_UART_Init+0x4c>)
 8003f60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003f64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003f66:	4b0e      	ldr	r3, [pc, #56]	@ (8003fa0 <MX_USART2_UART_Init+0x4c>)
 8003f68:	2200      	movs	r2, #0
 8003f6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003f6c:	4b0c      	ldr	r3, [pc, #48]	@ (8003fa0 <MX_USART2_UART_Init+0x4c>)
 8003f6e:	2200      	movs	r2, #0
 8003f70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003f72:	4b0b      	ldr	r3, [pc, #44]	@ (8003fa0 <MX_USART2_UART_Init+0x4c>)
 8003f74:	2200      	movs	r2, #0
 8003f76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003f78:	4b09      	ldr	r3, [pc, #36]	@ (8003fa0 <MX_USART2_UART_Init+0x4c>)
 8003f7a:	220c      	movs	r2, #12
 8003f7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003f7e:	4b08      	ldr	r3, [pc, #32]	@ (8003fa0 <MX_USART2_UART_Init+0x4c>)
 8003f80:	2200      	movs	r2, #0
 8003f82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003f84:	4b06      	ldr	r3, [pc, #24]	@ (8003fa0 <MX_USART2_UART_Init+0x4c>)
 8003f86:	2200      	movs	r2, #0
 8003f88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003f8a:	4805      	ldr	r0, [pc, #20]	@ (8003fa0 <MX_USART2_UART_Init+0x4c>)
 8003f8c:	f005 fe8c 	bl	8009ca8 <HAL_UART_Init>
 8003f90:	4603      	mov	r3, r0
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d001      	beq.n	8003f9a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003f96:	f7ff fb43 	bl	8003620 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003f9a:	bf00      	nop
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	20000bc4 	.word	0x20000bc4
 8003fa4:	40004400 	.word	0x40004400

08003fa8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b08a      	sub	sp, #40	@ 0x28
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fb0:	f107 0314 	add.w	r3, r7, #20
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	601a      	str	r2, [r3, #0]
 8003fb8:	605a      	str	r2, [r3, #4]
 8003fba:	609a      	str	r2, [r3, #8]
 8003fbc:	60da      	str	r2, [r3, #12]
 8003fbe:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a1d      	ldr	r2, [pc, #116]	@ (800403c <HAL_UART_MspInit+0x94>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d133      	bne.n	8004032 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003fca:	2300      	movs	r3, #0
 8003fcc:	613b      	str	r3, [r7, #16]
 8003fce:	4b1c      	ldr	r3, [pc, #112]	@ (8004040 <HAL_UART_MspInit+0x98>)
 8003fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd2:	4a1b      	ldr	r2, [pc, #108]	@ (8004040 <HAL_UART_MspInit+0x98>)
 8003fd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003fda:	4b19      	ldr	r3, [pc, #100]	@ (8004040 <HAL_UART_MspInit+0x98>)
 8003fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fe2:	613b      	str	r3, [r7, #16]
 8003fe4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	60fb      	str	r3, [r7, #12]
 8003fea:	4b15      	ldr	r3, [pc, #84]	@ (8004040 <HAL_UART_MspInit+0x98>)
 8003fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fee:	4a14      	ldr	r2, [pc, #80]	@ (8004040 <HAL_UART_MspInit+0x98>)
 8003ff0:	f043 0301 	orr.w	r3, r3, #1
 8003ff4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ff6:	4b12      	ldr	r3, [pc, #72]	@ (8004040 <HAL_UART_MspInit+0x98>)
 8003ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ffa:	f003 0301 	and.w	r3, r3, #1
 8003ffe:	60fb      	str	r3, [r7, #12]
 8004000:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004002:	230c      	movs	r3, #12
 8004004:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004006:	2302      	movs	r3, #2
 8004008:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800400a:	2300      	movs	r3, #0
 800400c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800400e:	2303      	movs	r3, #3
 8004010:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004012:	2307      	movs	r3, #7
 8004014:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004016:	f107 0314 	add.w	r3, r7, #20
 800401a:	4619      	mov	r1, r3
 800401c:	4809      	ldr	r0, [pc, #36]	@ (8004044 <HAL_UART_MspInit+0x9c>)
 800401e:	f002 f81d 	bl	800605c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 8004022:	2200      	movs	r2, #0
 8004024:	2106      	movs	r1, #6
 8004026:	2026      	movs	r0, #38	@ 0x26
 8004028:	f001 fc72 	bl	8005910 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800402c:	2026      	movs	r0, #38	@ 0x26
 800402e:	f001 fc8b 	bl	8005948 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004032:	bf00      	nop
 8004034:	3728      	adds	r7, #40	@ 0x28
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
 800403a:	bf00      	nop
 800403c:	40004400 	.word	0x40004400
 8004040:	40023800 	.word	0x40023800
 8004044:	40020000 	.word	0x40020000

08004048 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800404c:	4b14      	ldr	r3, [pc, #80]	@ (80040a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800404e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004052:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8004054:	4b12      	ldr	r3, [pc, #72]	@ (80040a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004056:	2206      	movs	r2, #6
 8004058:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800405a:	4b11      	ldr	r3, [pc, #68]	@ (80040a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800405c:	2202      	movs	r2, #2
 800405e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8004060:	4b0f      	ldr	r3, [pc, #60]	@ (80040a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004062:	2200      	movs	r2, #0
 8004064:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8004066:	4b0e      	ldr	r3, [pc, #56]	@ (80040a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004068:	2202      	movs	r2, #2
 800406a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800406c:	4b0c      	ldr	r3, [pc, #48]	@ (80040a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800406e:	2200      	movs	r2, #0
 8004070:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8004072:	4b0b      	ldr	r3, [pc, #44]	@ (80040a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004074:	2200      	movs	r2, #0
 8004076:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8004078:	4b09      	ldr	r3, [pc, #36]	@ (80040a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800407a:	2200      	movs	r2, #0
 800407c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800407e:	4b08      	ldr	r3, [pc, #32]	@ (80040a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004080:	2200      	movs	r2, #0
 8004082:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8004084:	4b06      	ldr	r3, [pc, #24]	@ (80040a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004086:	2200      	movs	r2, #0
 8004088:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800408a:	4805      	ldr	r0, [pc, #20]	@ (80040a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800408c:	f002 f993 	bl	80063b6 <HAL_PCD_Init>
 8004090:	4603      	mov	r3, r0
 8004092:	2b00      	cmp	r3, #0
 8004094:	d001      	beq.n	800409a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8004096:	f7ff fac3 	bl	8003620 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800409a:	bf00      	nop
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop
 80040a0:	20000c0c 	.word	0x20000c0c

080040a4 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b0a0      	sub	sp, #128	@ 0x80
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040ac:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80040b0:	2200      	movs	r2, #0
 80040b2:	601a      	str	r2, [r3, #0]
 80040b4:	605a      	str	r2, [r3, #4]
 80040b6:	609a      	str	r2, [r3, #8]
 80040b8:	60da      	str	r2, [r3, #12]
 80040ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80040bc:	f107 0310 	add.w	r3, r7, #16
 80040c0:	225c      	movs	r2, #92	@ 0x5c
 80040c2:	2100      	movs	r1, #0
 80040c4:	4618      	mov	r0, r3
 80040c6:	f00f f891 	bl	80131ec <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80040d2:	d149      	bne.n	8004168 <HAL_PCD_MspInit+0xc4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80040d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80040d8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 80040da:	2300      	movs	r3, #0
 80040dc:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80040de:	f107 0310 	add.w	r3, r7, #16
 80040e2:	4618      	mov	r0, r3
 80040e4:	f003 fd5e 	bl	8007ba4 <HAL_RCCEx_PeriphCLKConfig>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d001      	beq.n	80040f2 <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 80040ee:	f7ff fa97 	bl	8003620 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040f2:	2300      	movs	r3, #0
 80040f4:	60fb      	str	r3, [r7, #12]
 80040f6:	4b1e      	ldr	r3, [pc, #120]	@ (8004170 <HAL_PCD_MspInit+0xcc>)
 80040f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040fa:	4a1d      	ldr	r2, [pc, #116]	@ (8004170 <HAL_PCD_MspInit+0xcc>)
 80040fc:	f043 0301 	orr.w	r3, r3, #1
 8004100:	6313      	str	r3, [r2, #48]	@ 0x30
 8004102:	4b1b      	ldr	r3, [pc, #108]	@ (8004170 <HAL_PCD_MspInit+0xcc>)
 8004104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004106:	f003 0301 	and.w	r3, r3, #1
 800410a:	60fb      	str	r3, [r7, #12]
 800410c:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800410e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004112:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004114:	2302      	movs	r3, #2
 8004116:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004118:	2300      	movs	r3, #0
 800411a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800411c:	2303      	movs	r3, #3
 800411e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8004120:	230a      	movs	r3, #10
 8004122:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004124:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8004128:	4619      	mov	r1, r3
 800412a:	4812      	ldr	r0, [pc, #72]	@ (8004174 <HAL_PCD_MspInit+0xd0>)
 800412c:	f001 ff96 	bl	800605c <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8004130:	4b0f      	ldr	r3, [pc, #60]	@ (8004170 <HAL_PCD_MspInit+0xcc>)
 8004132:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004134:	4a0e      	ldr	r2, [pc, #56]	@ (8004170 <HAL_PCD_MspInit+0xcc>)
 8004136:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800413a:	6353      	str	r3, [r2, #52]	@ 0x34
 800413c:	2300      	movs	r3, #0
 800413e:	60bb      	str	r3, [r7, #8]
 8004140:	4b0b      	ldr	r3, [pc, #44]	@ (8004170 <HAL_PCD_MspInit+0xcc>)
 8004142:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004144:	4a0a      	ldr	r2, [pc, #40]	@ (8004170 <HAL_PCD_MspInit+0xcc>)
 8004146:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800414a:	6453      	str	r3, [r2, #68]	@ 0x44
 800414c:	4b08      	ldr	r3, [pc, #32]	@ (8004170 <HAL_PCD_MspInit+0xcc>)
 800414e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004150:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004154:	60bb      	str	r3, [r7, #8]
 8004156:	68bb      	ldr	r3, [r7, #8]

    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8004158:	2200      	movs	r2, #0
 800415a:	2105      	movs	r1, #5
 800415c:	2043      	movs	r0, #67	@ 0x43
 800415e:	f001 fbd7 	bl	8005910 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8004162:	2043      	movs	r0, #67	@ 0x43
 8004164:	f001 fbf0 	bl	8005948 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8004168:	bf00      	nop
 800416a:	3780      	adds	r7, #128	@ 0x80
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}
 8004170:	40023800 	.word	0x40023800
 8004174:	40020000 	.word	0x40020000

08004178 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004178:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80041b0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800417c:	f7ff fd88 	bl	8003c90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004180:	480c      	ldr	r0, [pc, #48]	@ (80041b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004182:	490d      	ldr	r1, [pc, #52]	@ (80041b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004184:	4a0d      	ldr	r2, [pc, #52]	@ (80041bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004186:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004188:	e002      	b.n	8004190 <LoopCopyDataInit>

0800418a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800418a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800418c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800418e:	3304      	adds	r3, #4

08004190 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004190:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004192:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004194:	d3f9      	bcc.n	800418a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004196:	4a0a      	ldr	r2, [pc, #40]	@ (80041c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004198:	4c0a      	ldr	r4, [pc, #40]	@ (80041c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800419a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800419c:	e001      	b.n	80041a2 <LoopFillZerobss>

0800419e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800419e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80041a0:	3204      	adds	r2, #4

080041a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80041a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80041a4:	d3fb      	bcc.n	800419e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80041a6:	f00f f8ed 	bl	8013384 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80041aa:	f7ff f919 	bl	80033e0 <main>
  bx  lr    
 80041ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80041b0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80041b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80041b8:	20000484 	.word	0x20000484
  ldr r2, =_sidata
 80041bc:	08015820 	.word	0x08015820
  ldr r2, =_sbss
 80041c0:	20000484 	.word	0x20000484
  ldr r4, =_ebss
 80041c4:	200058a8 	.word	0x200058a8

080041c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80041c8:	e7fe      	b.n	80041c8 <ADC_IRQHandler>
	...

080041cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80041d0:	4b0e      	ldr	r3, [pc, #56]	@ (800420c <HAL_Init+0x40>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a0d      	ldr	r2, [pc, #52]	@ (800420c <HAL_Init+0x40>)
 80041d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80041da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80041dc:	4b0b      	ldr	r3, [pc, #44]	@ (800420c <HAL_Init+0x40>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a0a      	ldr	r2, [pc, #40]	@ (800420c <HAL_Init+0x40>)
 80041e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80041e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80041e8:	4b08      	ldr	r3, [pc, #32]	@ (800420c <HAL_Init+0x40>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a07      	ldr	r2, [pc, #28]	@ (800420c <HAL_Init+0x40>)
 80041ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80041f4:	2003      	movs	r0, #3
 80041f6:	f001 fb80 	bl	80058fa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80041fa:	200f      	movs	r0, #15
 80041fc:	f7ff fb24 	bl	8003848 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004200:	f7ff faf6 	bl	80037f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004204:	2300      	movs	r3, #0
}
 8004206:	4618      	mov	r0, r3
 8004208:	bd80      	pop	{r7, pc}
 800420a:	bf00      	nop
 800420c:	40023c00 	.word	0x40023c00

08004210 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004210:	b480      	push	{r7}
 8004212:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004214:	4b06      	ldr	r3, [pc, #24]	@ (8004230 <HAL_IncTick+0x20>)
 8004216:	781b      	ldrb	r3, [r3, #0]
 8004218:	461a      	mov	r2, r3
 800421a:	4b06      	ldr	r3, [pc, #24]	@ (8004234 <HAL_IncTick+0x24>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4413      	add	r3, r2
 8004220:	4a04      	ldr	r2, [pc, #16]	@ (8004234 <HAL_IncTick+0x24>)
 8004222:	6013      	str	r3, [r2, #0]
}
 8004224:	bf00      	nop
 8004226:	46bd      	mov	sp, r7
 8004228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422c:	4770      	bx	lr
 800422e:	bf00      	nop
 8004230:	20000018 	.word	0x20000018
 8004234:	200010f0 	.word	0x200010f0

08004238 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004238:	b480      	push	{r7}
 800423a:	af00      	add	r7, sp, #0
  return uwTick;
 800423c:	4b03      	ldr	r3, [pc, #12]	@ (800424c <HAL_GetTick+0x14>)
 800423e:	681b      	ldr	r3, [r3, #0]
}
 8004240:	4618      	mov	r0, r3
 8004242:	46bd      	mov	sp, r7
 8004244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004248:	4770      	bx	lr
 800424a:	bf00      	nop
 800424c:	200010f0 	.word	0x200010f0

08004250 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b084      	sub	sp, #16
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004258:	f7ff ffee 	bl	8004238 <HAL_GetTick>
 800425c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004268:	d005      	beq.n	8004276 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800426a:	4b0a      	ldr	r3, [pc, #40]	@ (8004294 <HAL_Delay+0x44>)
 800426c:	781b      	ldrb	r3, [r3, #0]
 800426e:	461a      	mov	r2, r3
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	4413      	add	r3, r2
 8004274:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004276:	bf00      	nop
 8004278:	f7ff ffde 	bl	8004238 <HAL_GetTick>
 800427c:	4602      	mov	r2, r0
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	1ad3      	subs	r3, r2, r3
 8004282:	68fa      	ldr	r2, [r7, #12]
 8004284:	429a      	cmp	r2, r3
 8004286:	d8f7      	bhi.n	8004278 <HAL_Delay+0x28>
  {
  }
}
 8004288:	bf00      	nop
 800428a:	bf00      	nop
 800428c:	3710      	adds	r7, #16
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	20000018 	.word	0x20000018

08004298 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b084      	sub	sp, #16
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80042a0:	2300      	movs	r3, #0
 80042a2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d101      	bne.n	80042ae <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	e033      	b.n	8004316 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d109      	bne.n	80042ca <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f7fd ff9c 	bl	80021f4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2200      	movs	r2, #0
 80042c0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2200      	movs	r2, #0
 80042c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ce:	f003 0310 	and.w	r3, r3, #16
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d118      	bne.n	8004308 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042da:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80042de:	f023 0302 	bic.w	r3, r3, #2
 80042e2:	f043 0202 	orr.w	r2, r3, #2
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f000 fae8 	bl	80048c0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2200      	movs	r2, #0
 80042f4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042fa:	f023 0303 	bic.w	r3, r3, #3
 80042fe:	f043 0201 	orr.w	r2, r3, #1
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	641a      	str	r2, [r3, #64]	@ 0x40
 8004306:	e001      	b.n	800430c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2200      	movs	r2, #0
 8004310:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004314:	7bfb      	ldrb	r3, [r7, #15]
}
 8004316:	4618      	mov	r0, r3
 8004318:	3710      	adds	r7, #16
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
	...

08004320 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004320:	b480      	push	{r7}
 8004322:	b085      	sub	sp, #20
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004328:	2300      	movs	r3, #0
 800432a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004332:	2b01      	cmp	r3, #1
 8004334:	d101      	bne.n	800433a <HAL_ADC_Start+0x1a>
 8004336:	2302      	movs	r3, #2
 8004338:	e0b2      	b.n	80044a0 <HAL_ADC_Start+0x180>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2201      	movs	r2, #1
 800433e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	f003 0301 	and.w	r3, r3, #1
 800434c:	2b01      	cmp	r3, #1
 800434e:	d018      	beq.n	8004382 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	689a      	ldr	r2, [r3, #8]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f042 0201 	orr.w	r2, r2, #1
 800435e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004360:	4b52      	ldr	r3, [pc, #328]	@ (80044ac <HAL_ADC_Start+0x18c>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a52      	ldr	r2, [pc, #328]	@ (80044b0 <HAL_ADC_Start+0x190>)
 8004366:	fba2 2303 	umull	r2, r3, r2, r3
 800436a:	0c9a      	lsrs	r2, r3, #18
 800436c:	4613      	mov	r3, r2
 800436e:	005b      	lsls	r3, r3, #1
 8004370:	4413      	add	r3, r2
 8004372:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8004374:	e002      	b.n	800437c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	3b01      	subs	r3, #1
 800437a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d1f9      	bne.n	8004376 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	f003 0301 	and.w	r3, r3, #1
 800438c:	2b01      	cmp	r3, #1
 800438e:	d17a      	bne.n	8004486 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004394:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004398:	f023 0301 	bic.w	r3, r3, #1
 800439c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d007      	beq.n	80043c2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80043ba:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80043ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043ce:	d106      	bne.n	80043de <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043d4:	f023 0206 	bic.w	r2, r3, #6
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	645a      	str	r2, [r3, #68]	@ 0x44
 80043dc:	e002      	b.n	80043e4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2200      	movs	r2, #0
 80043e2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80043ec:	4b31      	ldr	r3, [pc, #196]	@ (80044b4 <HAL_ADC_Start+0x194>)
 80043ee:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80043f8:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	f003 031f 	and.w	r3, r3, #31
 8004402:	2b00      	cmp	r3, #0
 8004404:	d12a      	bne.n	800445c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a2b      	ldr	r2, [pc, #172]	@ (80044b8 <HAL_ADC_Start+0x198>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d015      	beq.n	800443c <HAL_ADC_Start+0x11c>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a29      	ldr	r2, [pc, #164]	@ (80044bc <HAL_ADC_Start+0x19c>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d105      	bne.n	8004426 <HAL_ADC_Start+0x106>
 800441a:	4b26      	ldr	r3, [pc, #152]	@ (80044b4 <HAL_ADC_Start+0x194>)
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	f003 031f 	and.w	r3, r3, #31
 8004422:	2b00      	cmp	r3, #0
 8004424:	d00a      	beq.n	800443c <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a25      	ldr	r2, [pc, #148]	@ (80044c0 <HAL_ADC_Start+0x1a0>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d136      	bne.n	800449e <HAL_ADC_Start+0x17e>
 8004430:	4b20      	ldr	r3, [pc, #128]	@ (80044b4 <HAL_ADC_Start+0x194>)
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	f003 0310 	and.w	r3, r3, #16
 8004438:	2b00      	cmp	r3, #0
 800443a:	d130      	bne.n	800449e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d129      	bne.n	800449e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	689a      	ldr	r2, [r3, #8]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004458:	609a      	str	r2, [r3, #8]
 800445a:	e020      	b.n	800449e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a15      	ldr	r2, [pc, #84]	@ (80044b8 <HAL_ADC_Start+0x198>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d11b      	bne.n	800449e <HAL_ADC_Start+0x17e>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004470:	2b00      	cmp	r3, #0
 8004472:	d114      	bne.n	800449e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	689a      	ldr	r2, [r3, #8]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004482:	609a      	str	r2, [r3, #8]
 8004484:	e00b      	b.n	800449e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800448a:	f043 0210 	orr.w	r2, r3, #16
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004496:	f043 0201 	orr.w	r2, r3, #1
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800449e:	2300      	movs	r3, #0
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3714      	adds	r7, #20
 80044a4:	46bd      	mov	sp, r7
 80044a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044aa:	4770      	bx	lr
 80044ac:	20000010 	.word	0x20000010
 80044b0:	431bde83 	.word	0x431bde83
 80044b4:	40012300 	.word	0x40012300
 80044b8:	40012000 	.word	0x40012000
 80044bc:	40012100 	.word	0x40012100
 80044c0:	40012200 	.word	0x40012200

080044c4 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b083      	sub	sp, #12
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d101      	bne.n	80044da <HAL_ADC_Stop+0x16>
 80044d6:	2302      	movs	r3, #2
 80044d8:	e021      	b.n	800451e <HAL_ADC_Stop+0x5a>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2201      	movs	r2, #1
 80044de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	689a      	ldr	r2, [r3, #8]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f022 0201 	bic.w	r2, r2, #1
 80044f0:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	f003 0301 	and.w	r3, r3, #1
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d109      	bne.n	8004514 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004504:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004508:	f023 0301 	bic.w	r3, r3, #1
 800450c:	f043 0201 	orr.w	r2, r3, #1
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2200      	movs	r2, #0
 8004518:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800451c:	2300      	movs	r3, #0
}
 800451e:	4618      	mov	r0, r3
 8004520:	370c      	adds	r7, #12
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr

0800452a <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800452a:	b580      	push	{r7, lr}
 800452c:	b084      	sub	sp, #16
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
 8004532:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004534:	2300      	movs	r3, #0
 8004536:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004542:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004546:	d113      	bne.n	8004570 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004552:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004556:	d10b      	bne.n	8004570 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800455c:	f043 0220 	orr.w	r2, r3, #32
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e063      	b.n	8004638 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8004570:	f7ff fe62 	bl	8004238 <HAL_GetTick>
 8004574:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004576:	e021      	b.n	80045bc <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800457e:	d01d      	beq.n	80045bc <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d007      	beq.n	8004596 <HAL_ADC_PollForConversion+0x6c>
 8004586:	f7ff fe57 	bl	8004238 <HAL_GetTick>
 800458a:	4602      	mov	r2, r0
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	1ad3      	subs	r3, r2, r3
 8004590:	683a      	ldr	r2, [r7, #0]
 8004592:	429a      	cmp	r2, r3
 8004594:	d212      	bcs.n	80045bc <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0302 	and.w	r3, r3, #2
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d00b      	beq.n	80045bc <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045a8:	f043 0204 	orr.w	r2, r3, #4
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2200      	movs	r2, #0
 80045b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80045b8:	2303      	movs	r3, #3
 80045ba:	e03d      	b.n	8004638 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0302 	and.w	r3, r3, #2
 80045c6:	2b02      	cmp	r3, #2
 80045c8:	d1d6      	bne.n	8004578 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f06f 0212 	mvn.w	r2, #18
 80045d2:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d123      	bne.n	8004636 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d11f      	bne.n	8004636 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045fc:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004600:	2b00      	cmp	r3, #0
 8004602:	d006      	beq.n	8004612 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800460e:	2b00      	cmp	r3, #0
 8004610:	d111      	bne.n	8004636 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004616:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004622:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004626:	2b00      	cmp	r3, #0
 8004628:	d105      	bne.n	8004636 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800462e:	f043 0201 	orr.w	r2, r3, #1
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8004636:	2300      	movs	r3, #0
}
 8004638:	4618      	mov	r0, r3
 800463a:	3710      	adds	r7, #16
 800463c:	46bd      	mov	sp, r7
 800463e:	bd80      	pop	{r7, pc}

08004640 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8004640:	b480      	push	{r7}
 8004642:	b083      	sub	sp, #12
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800464e:	4618      	mov	r0, r3
 8004650:	370c      	adds	r7, #12
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr
	...

0800465c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800465c:	b480      	push	{r7}
 800465e:	b085      	sub	sp, #20
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004666:	2300      	movs	r3, #0
 8004668:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004670:	2b01      	cmp	r3, #1
 8004672:	d101      	bne.n	8004678 <HAL_ADC_ConfigChannel+0x1c>
 8004674:	2302      	movs	r3, #2
 8004676:	e113      	b.n	80048a0 <HAL_ADC_ConfigChannel+0x244>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	2b09      	cmp	r3, #9
 8004686:	d925      	bls.n	80046d4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	68d9      	ldr	r1, [r3, #12]
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	b29b      	uxth	r3, r3
 8004694:	461a      	mov	r2, r3
 8004696:	4613      	mov	r3, r2
 8004698:	005b      	lsls	r3, r3, #1
 800469a:	4413      	add	r3, r2
 800469c:	3b1e      	subs	r3, #30
 800469e:	2207      	movs	r2, #7
 80046a0:	fa02 f303 	lsl.w	r3, r2, r3
 80046a4:	43da      	mvns	r2, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	400a      	ands	r2, r1
 80046ac:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	68d9      	ldr	r1, [r3, #12]
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	689a      	ldr	r2, [r3, #8]
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	b29b      	uxth	r3, r3
 80046be:	4618      	mov	r0, r3
 80046c0:	4603      	mov	r3, r0
 80046c2:	005b      	lsls	r3, r3, #1
 80046c4:	4403      	add	r3, r0
 80046c6:	3b1e      	subs	r3, #30
 80046c8:	409a      	lsls	r2, r3
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	430a      	orrs	r2, r1
 80046d0:	60da      	str	r2, [r3, #12]
 80046d2:	e022      	b.n	800471a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	6919      	ldr	r1, [r3, #16]
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	b29b      	uxth	r3, r3
 80046e0:	461a      	mov	r2, r3
 80046e2:	4613      	mov	r3, r2
 80046e4:	005b      	lsls	r3, r3, #1
 80046e6:	4413      	add	r3, r2
 80046e8:	2207      	movs	r2, #7
 80046ea:	fa02 f303 	lsl.w	r3, r2, r3
 80046ee:	43da      	mvns	r2, r3
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	400a      	ands	r2, r1
 80046f6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	6919      	ldr	r1, [r3, #16]
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	689a      	ldr	r2, [r3, #8]
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	b29b      	uxth	r3, r3
 8004708:	4618      	mov	r0, r3
 800470a:	4603      	mov	r3, r0
 800470c:	005b      	lsls	r3, r3, #1
 800470e:	4403      	add	r3, r0
 8004710:	409a      	lsls	r2, r3
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	430a      	orrs	r2, r1
 8004718:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	2b06      	cmp	r3, #6
 8004720:	d824      	bhi.n	800476c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	685a      	ldr	r2, [r3, #4]
 800472c:	4613      	mov	r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	4413      	add	r3, r2
 8004732:	3b05      	subs	r3, #5
 8004734:	221f      	movs	r2, #31
 8004736:	fa02 f303 	lsl.w	r3, r2, r3
 800473a:	43da      	mvns	r2, r3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	400a      	ands	r2, r1
 8004742:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	b29b      	uxth	r3, r3
 8004750:	4618      	mov	r0, r3
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	685a      	ldr	r2, [r3, #4]
 8004756:	4613      	mov	r3, r2
 8004758:	009b      	lsls	r3, r3, #2
 800475a:	4413      	add	r3, r2
 800475c:	3b05      	subs	r3, #5
 800475e:	fa00 f203 	lsl.w	r2, r0, r3
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	430a      	orrs	r2, r1
 8004768:	635a      	str	r2, [r3, #52]	@ 0x34
 800476a:	e04c      	b.n	8004806 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	2b0c      	cmp	r3, #12
 8004772:	d824      	bhi.n	80047be <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	685a      	ldr	r2, [r3, #4]
 800477e:	4613      	mov	r3, r2
 8004780:	009b      	lsls	r3, r3, #2
 8004782:	4413      	add	r3, r2
 8004784:	3b23      	subs	r3, #35	@ 0x23
 8004786:	221f      	movs	r2, #31
 8004788:	fa02 f303 	lsl.w	r3, r2, r3
 800478c:	43da      	mvns	r2, r3
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	400a      	ands	r2, r1
 8004794:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	b29b      	uxth	r3, r3
 80047a2:	4618      	mov	r0, r3
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	685a      	ldr	r2, [r3, #4]
 80047a8:	4613      	mov	r3, r2
 80047aa:	009b      	lsls	r3, r3, #2
 80047ac:	4413      	add	r3, r2
 80047ae:	3b23      	subs	r3, #35	@ 0x23
 80047b0:	fa00 f203 	lsl.w	r2, r0, r3
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	430a      	orrs	r2, r1
 80047ba:	631a      	str	r2, [r3, #48]	@ 0x30
 80047bc:	e023      	b.n	8004806 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	685a      	ldr	r2, [r3, #4]
 80047c8:	4613      	mov	r3, r2
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	4413      	add	r3, r2
 80047ce:	3b41      	subs	r3, #65	@ 0x41
 80047d0:	221f      	movs	r2, #31
 80047d2:	fa02 f303 	lsl.w	r3, r2, r3
 80047d6:	43da      	mvns	r2, r3
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	400a      	ands	r2, r1
 80047de:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	b29b      	uxth	r3, r3
 80047ec:	4618      	mov	r0, r3
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	685a      	ldr	r2, [r3, #4]
 80047f2:	4613      	mov	r3, r2
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	4413      	add	r3, r2
 80047f8:	3b41      	subs	r3, #65	@ 0x41
 80047fa:	fa00 f203 	lsl.w	r2, r0, r3
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	430a      	orrs	r2, r1
 8004804:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004806:	4b29      	ldr	r3, [pc, #164]	@ (80048ac <HAL_ADC_ConfigChannel+0x250>)
 8004808:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a28      	ldr	r2, [pc, #160]	@ (80048b0 <HAL_ADC_ConfigChannel+0x254>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d10f      	bne.n	8004834 <HAL_ADC_ConfigChannel+0x1d8>
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	2b12      	cmp	r3, #18
 800481a:	d10b      	bne.n	8004834 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a1d      	ldr	r2, [pc, #116]	@ (80048b0 <HAL_ADC_ConfigChannel+0x254>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d12b      	bne.n	8004896 <HAL_ADC_ConfigChannel+0x23a>
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a1c      	ldr	r2, [pc, #112]	@ (80048b4 <HAL_ADC_ConfigChannel+0x258>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d003      	beq.n	8004850 <HAL_ADC_ConfigChannel+0x1f4>
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	2b11      	cmp	r3, #17
 800484e:	d122      	bne.n	8004896 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a11      	ldr	r2, [pc, #68]	@ (80048b4 <HAL_ADC_ConfigChannel+0x258>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d111      	bne.n	8004896 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004872:	4b11      	ldr	r3, [pc, #68]	@ (80048b8 <HAL_ADC_ConfigChannel+0x25c>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a11      	ldr	r2, [pc, #68]	@ (80048bc <HAL_ADC_ConfigChannel+0x260>)
 8004878:	fba2 2303 	umull	r2, r3, r2, r3
 800487c:	0c9a      	lsrs	r2, r3, #18
 800487e:	4613      	mov	r3, r2
 8004880:	009b      	lsls	r3, r3, #2
 8004882:	4413      	add	r3, r2
 8004884:	005b      	lsls	r3, r3, #1
 8004886:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004888:	e002      	b.n	8004890 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	3b01      	subs	r3, #1
 800488e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d1f9      	bne.n	800488a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2200      	movs	r2, #0
 800489a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800489e:	2300      	movs	r3, #0
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3714      	adds	r7, #20
 80048a4:	46bd      	mov	sp, r7
 80048a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048aa:	4770      	bx	lr
 80048ac:	40012300 	.word	0x40012300
 80048b0:	40012000 	.word	0x40012000
 80048b4:	10000012 	.word	0x10000012
 80048b8:	20000010 	.word	0x20000010
 80048bc:	431bde83 	.word	0x431bde83

080048c0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b085      	sub	sp, #20
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80048c8:	4b79      	ldr	r3, [pc, #484]	@ (8004ab0 <ADC_Init+0x1f0>)
 80048ca:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	685a      	ldr	r2, [r3, #4]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	431a      	orrs	r2, r3
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	685a      	ldr	r2, [r3, #4]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80048f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	6859      	ldr	r1, [r3, #4]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	691b      	ldr	r3, [r3, #16]
 8004900:	021a      	lsls	r2, r3, #8
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	430a      	orrs	r2, r1
 8004908:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	685a      	ldr	r2, [r3, #4]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004918:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	6859      	ldr	r1, [r3, #4]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	689a      	ldr	r2, [r3, #8]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	430a      	orrs	r2, r1
 800492a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	689a      	ldr	r2, [r3, #8]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800493a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	6899      	ldr	r1, [r3, #8]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	68da      	ldr	r2, [r3, #12]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	430a      	orrs	r2, r1
 800494c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004952:	4a58      	ldr	r2, [pc, #352]	@ (8004ab4 <ADC_Init+0x1f4>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d022      	beq.n	800499e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	689a      	ldr	r2, [r3, #8]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004966:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	6899      	ldr	r1, [r3, #8]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	430a      	orrs	r2, r1
 8004978:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	689a      	ldr	r2, [r3, #8]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004988:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	6899      	ldr	r1, [r3, #8]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	430a      	orrs	r2, r1
 800499a:	609a      	str	r2, [r3, #8]
 800499c:	e00f      	b.n	80049be <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	689a      	ldr	r2, [r3, #8]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80049ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	689a      	ldr	r2, [r3, #8]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80049bc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	689a      	ldr	r2, [r3, #8]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f022 0202 	bic.w	r2, r2, #2
 80049cc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	6899      	ldr	r1, [r3, #8]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	7e1b      	ldrb	r3, [r3, #24]
 80049d8:	005a      	lsls	r2, r3, #1
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	430a      	orrs	r2, r1
 80049e0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d01b      	beq.n	8004a24 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	685a      	ldr	r2, [r3, #4]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80049fa:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	685a      	ldr	r2, [r3, #4]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004a0a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	6859      	ldr	r1, [r3, #4]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a16:	3b01      	subs	r3, #1
 8004a18:	035a      	lsls	r2, r3, #13
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	430a      	orrs	r2, r1
 8004a20:	605a      	str	r2, [r3, #4]
 8004a22:	e007      	b.n	8004a34 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	685a      	ldr	r2, [r3, #4]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a32:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004a42:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	69db      	ldr	r3, [r3, #28]
 8004a4e:	3b01      	subs	r3, #1
 8004a50:	051a      	lsls	r2, r3, #20
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	430a      	orrs	r2, r1
 8004a58:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	689a      	ldr	r2, [r3, #8]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004a68:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	6899      	ldr	r1, [r3, #8]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004a76:	025a      	lsls	r2, r3, #9
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	430a      	orrs	r2, r1
 8004a7e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	689a      	ldr	r2, [r3, #8]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a8e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	6899      	ldr	r1, [r3, #8]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	695b      	ldr	r3, [r3, #20]
 8004a9a:	029a      	lsls	r2, r3, #10
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	430a      	orrs	r2, r1
 8004aa2:	609a      	str	r2, [r3, #8]
}
 8004aa4:	bf00      	nop
 8004aa6:	3714      	adds	r7, #20
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr
 8004ab0:	40012300 	.word	0x40012300
 8004ab4:	0f000001 	.word	0x0f000001

08004ab8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b084      	sub	sp, #16
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d101      	bne.n	8004aca <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e0ed      	b.n	8004ca6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d102      	bne.n	8004adc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f7fd fc20 	bl	800231c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f042 0201 	orr.w	r2, r2, #1
 8004aea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004aec:	f7ff fba4 	bl	8004238 <HAL_GetTick>
 8004af0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004af2:	e012      	b.n	8004b1a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004af4:	f7ff fba0 	bl	8004238 <HAL_GetTick>
 8004af8:	4602      	mov	r2, r0
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	2b0a      	cmp	r3, #10
 8004b00:	d90b      	bls.n	8004b1a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b06:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2205      	movs	r2, #5
 8004b12:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	e0c5      	b.n	8004ca6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	f003 0301 	and.w	r3, r3, #1
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d0e5      	beq.n	8004af4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f022 0202 	bic.w	r2, r2, #2
 8004b36:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b38:	f7ff fb7e 	bl	8004238 <HAL_GetTick>
 8004b3c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004b3e:	e012      	b.n	8004b66 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004b40:	f7ff fb7a 	bl	8004238 <HAL_GetTick>
 8004b44:	4602      	mov	r2, r0
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	2b0a      	cmp	r3, #10
 8004b4c:	d90b      	bls.n	8004b66 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b52:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2205      	movs	r2, #5
 8004b5e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	e09f      	b.n	8004ca6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	f003 0302 	and.w	r3, r3, #2
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d1e5      	bne.n	8004b40 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	7e1b      	ldrb	r3, [r3, #24]
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d108      	bne.n	8004b8e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004b8a:	601a      	str	r2, [r3, #0]
 8004b8c:	e007      	b.n	8004b9e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004b9c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	7e5b      	ldrb	r3, [r3, #25]
 8004ba2:	2b01      	cmp	r3, #1
 8004ba4:	d108      	bne.n	8004bb8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bb4:	601a      	str	r2, [r3, #0]
 8004bb6:	e007      	b.n	8004bc8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bc6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	7e9b      	ldrb	r3, [r3, #26]
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	d108      	bne.n	8004be2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f042 0220 	orr.w	r2, r2, #32
 8004bde:	601a      	str	r2, [r3, #0]
 8004be0:	e007      	b.n	8004bf2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f022 0220 	bic.w	r2, r2, #32
 8004bf0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	7edb      	ldrb	r3, [r3, #27]
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d108      	bne.n	8004c0c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f022 0210 	bic.w	r2, r2, #16
 8004c08:	601a      	str	r2, [r3, #0]
 8004c0a:	e007      	b.n	8004c1c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f042 0210 	orr.w	r2, r2, #16
 8004c1a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	7f1b      	ldrb	r3, [r3, #28]
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d108      	bne.n	8004c36 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f042 0208 	orr.w	r2, r2, #8
 8004c32:	601a      	str	r2, [r3, #0]
 8004c34:	e007      	b.n	8004c46 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f022 0208 	bic.w	r2, r2, #8
 8004c44:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	7f5b      	ldrb	r3, [r3, #29]
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d108      	bne.n	8004c60 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f042 0204 	orr.w	r2, r2, #4
 8004c5c:	601a      	str	r2, [r3, #0]
 8004c5e:	e007      	b.n	8004c70 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f022 0204 	bic.w	r2, r2, #4
 8004c6e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	689a      	ldr	r2, [r3, #8]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	431a      	orrs	r2, r3
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	691b      	ldr	r3, [r3, #16]
 8004c7e:	431a      	orrs	r2, r3
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	695b      	ldr	r3, [r3, #20]
 8004c84:	ea42 0103 	orr.w	r1, r2, r3
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	1e5a      	subs	r2, r3, #1
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	430a      	orrs	r2, r1
 8004c94:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004ca4:	2300      	movs	r3, #0
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3710      	adds	r7, #16
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}
	...

08004cb0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b087      	sub	sp, #28
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
 8004cb8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004cc6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004cc8:	7cfb      	ldrb	r3, [r7, #19]
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	d003      	beq.n	8004cd6 <HAL_CAN_ConfigFilter+0x26>
 8004cce:	7cfb      	ldrb	r3, [r7, #19]
 8004cd0:	2b02      	cmp	r3, #2
 8004cd2:	f040 80be 	bne.w	8004e52 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8004cd6:	4b65      	ldr	r3, [pc, #404]	@ (8004e6c <HAL_CAN_ConfigFilter+0x1bc>)
 8004cd8:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004ce0:	f043 0201 	orr.w	r2, r3, #1
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004cf0:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d04:	021b      	lsls	r3, r3, #8
 8004d06:	431a      	orrs	r2, r3
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	695b      	ldr	r3, [r3, #20]
 8004d12:	f003 031f 	and.w	r3, r3, #31
 8004d16:	2201      	movs	r2, #1
 8004d18:	fa02 f303 	lsl.w	r3, r2, r3
 8004d1c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	43db      	mvns	r3, r3
 8004d28:	401a      	ands	r2, r3
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	69db      	ldr	r3, [r3, #28]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d123      	bne.n	8004d80 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	43db      	mvns	r3, r3
 8004d42:	401a      	ands	r2, r3
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	68db      	ldr	r3, [r3, #12]
 8004d4e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004d56:	683a      	ldr	r2, [r7, #0]
 8004d58:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004d5a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	3248      	adds	r2, #72	@ 0x48
 8004d60:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004d74:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004d76:	6979      	ldr	r1, [r7, #20]
 8004d78:	3348      	adds	r3, #72	@ 0x48
 8004d7a:	00db      	lsls	r3, r3, #3
 8004d7c:	440b      	add	r3, r1
 8004d7e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	69db      	ldr	r3, [r3, #28]
 8004d84:	2b01      	cmp	r3, #1
 8004d86:	d122      	bne.n	8004dce <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	431a      	orrs	r2, r3
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004da4:	683a      	ldr	r2, [r7, #0]
 8004da6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004da8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	3248      	adds	r2, #72	@ 0x48
 8004dae:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004dc2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004dc4:	6979      	ldr	r1, [r7, #20]
 8004dc6:	3348      	adds	r3, #72	@ 0x48
 8004dc8:	00db      	lsls	r3, r3, #3
 8004dca:	440b      	add	r3, r1
 8004dcc:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	699b      	ldr	r3, [r3, #24]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d109      	bne.n	8004dea <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	43db      	mvns	r3, r3
 8004de0:	401a      	ands	r2, r3
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8004de8:	e007      	b.n	8004dfa <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	431a      	orrs	r2, r3
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	691b      	ldr	r3, [r3, #16]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d109      	bne.n	8004e16 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	43db      	mvns	r3, r3
 8004e0c:	401a      	ands	r2, r3
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8004e14:	e007      	b.n	8004e26 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	431a      	orrs	r2, r3
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	6a1b      	ldr	r3, [r3, #32]
 8004e2a:	2b01      	cmp	r3, #1
 8004e2c:	d107      	bne.n	8004e3e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	431a      	orrs	r2, r3
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004e44:	f023 0201 	bic.w	r2, r3, #1
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	e006      	b.n	8004e60 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e56:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
  }
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	371c      	adds	r7, #28
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr
 8004e6c:	40006400 	.word	0x40006400

08004e70 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b084      	sub	sp, #16
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e7e:	b2db      	uxtb	r3, r3
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d12e      	bne.n	8004ee2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2202      	movs	r2, #2
 8004e88:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f022 0201 	bic.w	r2, r2, #1
 8004e9a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004e9c:	f7ff f9cc 	bl	8004238 <HAL_GetTick>
 8004ea0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004ea2:	e012      	b.n	8004eca <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004ea4:	f7ff f9c8 	bl	8004238 <HAL_GetTick>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	2b0a      	cmp	r3, #10
 8004eb0:	d90b      	bls.n	8004eca <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2205      	movs	r2, #5
 8004ec2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	e012      	b.n	8004ef0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	f003 0301 	and.w	r3, r3, #1
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d1e5      	bne.n	8004ea4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2200      	movs	r2, #0
 8004edc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	e006      	b.n	8004ef0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004eee:	2301      	movs	r3, #1
  }
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3710      	adds	r7, #16
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}

08004ef8 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b089      	sub	sp, #36	@ 0x24
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	60f8      	str	r0, [r7, #12]
 8004f00:	60b9      	str	r1, [r7, #8]
 8004f02:	607a      	str	r2, [r7, #4]
 8004f04:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f0c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004f16:	7ffb      	ldrb	r3, [r7, #31]
 8004f18:	2b01      	cmp	r3, #1
 8004f1a:	d003      	beq.n	8004f24 <HAL_CAN_AddTxMessage+0x2c>
 8004f1c:	7ffb      	ldrb	r3, [r7, #31]
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	f040 80ad 	bne.w	800507e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004f24:	69bb      	ldr	r3, [r7, #24]
 8004f26:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d10a      	bne.n	8004f44 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004f2e:	69bb      	ldr	r3, [r7, #24]
 8004f30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d105      	bne.n	8004f44 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004f38:	69bb      	ldr	r3, [r7, #24]
 8004f3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	f000 8095 	beq.w	800506e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004f44:	69bb      	ldr	r3, [r7, #24]
 8004f46:	0e1b      	lsrs	r3, r3, #24
 8004f48:	f003 0303 	and.w	r3, r3, #3
 8004f4c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004f4e:	2201      	movs	r2, #1
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	409a      	lsls	r2, r3
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d10d      	bne.n	8004f7c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004f6a:	68f9      	ldr	r1, [r7, #12]
 8004f6c:	6809      	ldr	r1, [r1, #0]
 8004f6e:	431a      	orrs	r2, r3
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	3318      	adds	r3, #24
 8004f74:	011b      	lsls	r3, r3, #4
 8004f76:	440b      	add	r3, r1
 8004f78:	601a      	str	r2, [r3, #0]
 8004f7a:	e00f      	b.n	8004f9c <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004f86:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004f8c:	68f9      	ldr	r1, [r7, #12]
 8004f8e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004f90:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	3318      	adds	r3, #24
 8004f96:	011b      	lsls	r3, r3, #4
 8004f98:	440b      	add	r3, r1
 8004f9a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6819      	ldr	r1, [r3, #0]
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	691a      	ldr	r2, [r3, #16]
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	3318      	adds	r3, #24
 8004fa8:	011b      	lsls	r3, r3, #4
 8004faa:	440b      	add	r3, r1
 8004fac:	3304      	adds	r3, #4
 8004fae:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	7d1b      	ldrb	r3, [r3, #20]
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	d111      	bne.n	8004fdc <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	3318      	adds	r3, #24
 8004fc0:	011b      	lsls	r3, r3, #4
 8004fc2:	4413      	add	r3, r2
 8004fc4:	3304      	adds	r3, #4
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	68fa      	ldr	r2, [r7, #12]
 8004fca:	6811      	ldr	r1, [r2, #0]
 8004fcc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	3318      	adds	r3, #24
 8004fd4:	011b      	lsls	r3, r3, #4
 8004fd6:	440b      	add	r3, r1
 8004fd8:	3304      	adds	r3, #4
 8004fda:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	3307      	adds	r3, #7
 8004fe0:	781b      	ldrb	r3, [r3, #0]
 8004fe2:	061a      	lsls	r2, r3, #24
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	3306      	adds	r3, #6
 8004fe8:	781b      	ldrb	r3, [r3, #0]
 8004fea:	041b      	lsls	r3, r3, #16
 8004fec:	431a      	orrs	r2, r3
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	3305      	adds	r3, #5
 8004ff2:	781b      	ldrb	r3, [r3, #0]
 8004ff4:	021b      	lsls	r3, r3, #8
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	687a      	ldr	r2, [r7, #4]
 8004ffa:	3204      	adds	r2, #4
 8004ffc:	7812      	ldrb	r2, [r2, #0]
 8004ffe:	4610      	mov	r0, r2
 8005000:	68fa      	ldr	r2, [r7, #12]
 8005002:	6811      	ldr	r1, [r2, #0]
 8005004:	ea43 0200 	orr.w	r2, r3, r0
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	011b      	lsls	r3, r3, #4
 800500c:	440b      	add	r3, r1
 800500e:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8005012:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	3303      	adds	r3, #3
 8005018:	781b      	ldrb	r3, [r3, #0]
 800501a:	061a      	lsls	r2, r3, #24
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	3302      	adds	r3, #2
 8005020:	781b      	ldrb	r3, [r3, #0]
 8005022:	041b      	lsls	r3, r3, #16
 8005024:	431a      	orrs	r2, r3
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	3301      	adds	r3, #1
 800502a:	781b      	ldrb	r3, [r3, #0]
 800502c:	021b      	lsls	r3, r3, #8
 800502e:	4313      	orrs	r3, r2
 8005030:	687a      	ldr	r2, [r7, #4]
 8005032:	7812      	ldrb	r2, [r2, #0]
 8005034:	4610      	mov	r0, r2
 8005036:	68fa      	ldr	r2, [r7, #12]
 8005038:	6811      	ldr	r1, [r2, #0]
 800503a:	ea43 0200 	orr.w	r2, r3, r0
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	011b      	lsls	r3, r3, #4
 8005042:	440b      	add	r3, r1
 8005044:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8005048:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681a      	ldr	r2, [r3, #0]
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	3318      	adds	r3, #24
 8005052:	011b      	lsls	r3, r3, #4
 8005054:	4413      	add	r3, r2
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	68fa      	ldr	r2, [r7, #12]
 800505a:	6811      	ldr	r1, [r2, #0]
 800505c:	f043 0201 	orr.w	r2, r3, #1
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	3318      	adds	r3, #24
 8005064:	011b      	lsls	r3, r3, #4
 8005066:	440b      	add	r3, r1
 8005068:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800506a:	2300      	movs	r3, #0
 800506c:	e00e      	b.n	800508c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005072:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800507a:	2301      	movs	r3, #1
 800507c:	e006      	b.n	800508c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005082:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
  }
}
 800508c:	4618      	mov	r0, r3
 800508e:	3724      	adds	r7, #36	@ 0x24
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr

08005098 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005098:	b480      	push	{r7}
 800509a:	b087      	sub	sp, #28
 800509c:	af00      	add	r7, sp, #0
 800509e:	60f8      	str	r0, [r7, #12]
 80050a0:	60b9      	str	r1, [r7, #8]
 80050a2:	607a      	str	r2, [r7, #4]
 80050a4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80050ac:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80050ae:	7dfb      	ldrb	r3, [r7, #23]
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d003      	beq.n	80050bc <HAL_CAN_GetRxMessage+0x24>
 80050b4:	7dfb      	ldrb	r3, [r7, #23]
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	f040 8103 	bne.w	80052c2 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d10e      	bne.n	80050e0 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	f003 0303 	and.w	r3, r3, #3
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d116      	bne.n	80050fe <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80050dc:	2301      	movs	r3, #1
 80050de:	e0f7      	b.n	80052d0 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	691b      	ldr	r3, [r3, #16]
 80050e6:	f003 0303 	and.w	r3, r3, #3
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d107      	bne.n	80050fe <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e0e8      	b.n	80052d0 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	331b      	adds	r3, #27
 8005106:	011b      	lsls	r3, r3, #4
 8005108:	4413      	add	r3, r2
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f003 0204 	and.w	r2, r3, #4
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d10c      	bne.n	8005136 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681a      	ldr	r2, [r3, #0]
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	331b      	adds	r3, #27
 8005124:	011b      	lsls	r3, r3, #4
 8005126:	4413      	add	r3, r2
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	0d5b      	lsrs	r3, r3, #21
 800512c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	601a      	str	r2, [r3, #0]
 8005134:	e00b      	b.n	800514e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681a      	ldr	r2, [r3, #0]
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	331b      	adds	r3, #27
 800513e:	011b      	lsls	r3, r3, #4
 8005140:	4413      	add	r3, r2
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	08db      	lsrs	r3, r3, #3
 8005146:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	331b      	adds	r3, #27
 8005156:	011b      	lsls	r3, r3, #4
 8005158:	4413      	add	r3, r2
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f003 0202 	and.w	r2, r3, #2
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	331b      	adds	r3, #27
 800516c:	011b      	lsls	r3, r3, #4
 800516e:	4413      	add	r3, r2
 8005170:	3304      	adds	r3, #4
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f003 0308 	and.w	r3, r3, #8
 8005178:	2b00      	cmp	r3, #0
 800517a:	d003      	beq.n	8005184 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2208      	movs	r2, #8
 8005180:	611a      	str	r2, [r3, #16]
 8005182:	e00b      	b.n	800519c <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	331b      	adds	r3, #27
 800518c:	011b      	lsls	r3, r3, #4
 800518e:	4413      	add	r3, r2
 8005190:	3304      	adds	r3, #4
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f003 020f 	and.w	r2, r3, #15
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	331b      	adds	r3, #27
 80051a4:	011b      	lsls	r3, r3, #4
 80051a6:	4413      	add	r3, r2
 80051a8:	3304      	adds	r3, #4
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	0a1b      	lsrs	r3, r3, #8
 80051ae:	b2da      	uxtb	r2, r3
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681a      	ldr	r2, [r3, #0]
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	331b      	adds	r3, #27
 80051bc:	011b      	lsls	r3, r3, #4
 80051be:	4413      	add	r3, r2
 80051c0:	3304      	adds	r3, #4
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	0c1b      	lsrs	r3, r3, #16
 80051c6:	b29a      	uxth	r2, r3
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	011b      	lsls	r3, r3, #4
 80051d4:	4413      	add	r3, r2
 80051d6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	b2da      	uxtb	r2, r3
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	011b      	lsls	r3, r3, #4
 80051ea:	4413      	add	r3, r2
 80051ec:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	0a1a      	lsrs	r2, r3, #8
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	3301      	adds	r3, #1
 80051f8:	b2d2      	uxtb	r2, r2
 80051fa:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	011b      	lsls	r3, r3, #4
 8005204:	4413      	add	r3, r2
 8005206:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	0c1a      	lsrs	r2, r3, #16
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	3302      	adds	r3, #2
 8005212:	b2d2      	uxtb	r2, r2
 8005214:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	011b      	lsls	r3, r3, #4
 800521e:	4413      	add	r3, r2
 8005220:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	0e1a      	lsrs	r2, r3, #24
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	3303      	adds	r3, #3
 800522c:	b2d2      	uxtb	r2, r2
 800522e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	011b      	lsls	r3, r3, #4
 8005238:	4413      	add	r3, r2
 800523a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	3304      	adds	r3, #4
 8005244:	b2d2      	uxtb	r2, r2
 8005246:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681a      	ldr	r2, [r3, #0]
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	011b      	lsls	r3, r3, #4
 8005250:	4413      	add	r3, r2
 8005252:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	0a1a      	lsrs	r2, r3, #8
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	3305      	adds	r3, #5
 800525e:	b2d2      	uxtb	r2, r2
 8005260:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	011b      	lsls	r3, r3, #4
 800526a:	4413      	add	r3, r2
 800526c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	0c1a      	lsrs	r2, r3, #16
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	3306      	adds	r3, #6
 8005278:	b2d2      	uxtb	r2, r2
 800527a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	011b      	lsls	r3, r3, #4
 8005284:	4413      	add	r3, r2
 8005286:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	0e1a      	lsrs	r2, r3, #24
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	3307      	adds	r3, #7
 8005292:	b2d2      	uxtb	r2, r2
 8005294:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d108      	bne.n	80052ae <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	68da      	ldr	r2, [r3, #12]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f042 0220 	orr.w	r2, r2, #32
 80052aa:	60da      	str	r2, [r3, #12]
 80052ac:	e007      	b.n	80052be <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	691a      	ldr	r2, [r3, #16]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f042 0220 	orr.w	r2, r2, #32
 80052bc:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80052be:	2300      	movs	r3, #0
 80052c0:	e006      	b.n	80052d0 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052c6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
  }
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	371c      	adds	r7, #28
 80052d4:	46bd      	mov	sp, r7
 80052d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052da:	4770      	bx	lr

080052dc <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80052dc:	b480      	push	{r7}
 80052de:	b085      	sub	sp, #20
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80052ec:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80052ee:	7bfb      	ldrb	r3, [r7, #15]
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	d002      	beq.n	80052fa <HAL_CAN_ActivateNotification+0x1e>
 80052f4:	7bfb      	ldrb	r3, [r7, #15]
 80052f6:	2b02      	cmp	r3, #2
 80052f8:	d109      	bne.n	800530e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	6959      	ldr	r1, [r3, #20]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	683a      	ldr	r2, [r7, #0]
 8005306:	430a      	orrs	r2, r1
 8005308:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800530a:	2300      	movs	r3, #0
 800530c:	e006      	b.n	800531c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005312:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
  }
}
 800531c:	4618      	mov	r0, r3
 800531e:	3714      	adds	r7, #20
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr

08005328 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b08a      	sub	sp, #40	@ 0x28
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005330:	2300      	movs	r3, #0
 8005332:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	695b      	ldr	r3, [r3, #20]
 800533a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	68db      	ldr	r3, [r3, #12]
 8005352:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	691b      	ldr	r3, [r3, #16]
 800535a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	699b      	ldr	r3, [r3, #24]
 8005362:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005364:	6a3b      	ldr	r3, [r7, #32]
 8005366:	f003 0301 	and.w	r3, r3, #1
 800536a:	2b00      	cmp	r3, #0
 800536c:	d07c      	beq.n	8005468 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800536e:	69bb      	ldr	r3, [r7, #24]
 8005370:	f003 0301 	and.w	r3, r3, #1
 8005374:	2b00      	cmp	r3, #0
 8005376:	d023      	beq.n	80053c0 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	2201      	movs	r2, #1
 800537e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005380:	69bb      	ldr	r3, [r7, #24]
 8005382:	f003 0302 	and.w	r3, r3, #2
 8005386:	2b00      	cmp	r3, #0
 8005388:	d003      	beq.n	8005392 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800538a:	6878      	ldr	r0, [r7, #4]
 800538c:	f000 f983 	bl	8005696 <HAL_CAN_TxMailbox0CompleteCallback>
 8005390:	e016      	b.n	80053c0 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005392:	69bb      	ldr	r3, [r7, #24]
 8005394:	f003 0304 	and.w	r3, r3, #4
 8005398:	2b00      	cmp	r3, #0
 800539a:	d004      	beq.n	80053a6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800539c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800539e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80053a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80053a4:	e00c      	b.n	80053c0 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80053a6:	69bb      	ldr	r3, [r7, #24]
 80053a8:	f003 0308 	and.w	r3, r3, #8
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d004      	beq.n	80053ba <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80053b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053b2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80053b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80053b8:	e002      	b.n	80053c0 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f000 f989 	bl	80056d2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80053c0:	69bb      	ldr	r3, [r7, #24]
 80053c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d024      	beq.n	8005414 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80053d2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80053d4:	69bb      	ldr	r3, [r7, #24]
 80053d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d003      	beq.n	80053e6 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f000 f963 	bl	80056aa <HAL_CAN_TxMailbox1CompleteCallback>
 80053e4:	e016      	b.n	8005414 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80053e6:	69bb      	ldr	r3, [r7, #24]
 80053e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d004      	beq.n	80053fa <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80053f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80053f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80053f8:	e00c      	b.n	8005414 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80053fa:	69bb      	ldr	r3, [r7, #24]
 80053fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005400:	2b00      	cmp	r3, #0
 8005402:	d004      	beq.n	800540e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8005404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005406:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800540a:	627b      	str	r3, [r7, #36]	@ 0x24
 800540c:	e002      	b.n	8005414 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 f969 	bl	80056e6 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8005414:	69bb      	ldr	r3, [r7, #24]
 8005416:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800541a:	2b00      	cmp	r3, #0
 800541c:	d024      	beq.n	8005468 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005426:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8005428:	69bb      	ldr	r3, [r7, #24]
 800542a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800542e:	2b00      	cmp	r3, #0
 8005430:	d003      	beq.n	800543a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f000 f943 	bl	80056be <HAL_CAN_TxMailbox2CompleteCallback>
 8005438:	e016      	b.n	8005468 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800543a:	69bb      	ldr	r3, [r7, #24]
 800543c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005440:	2b00      	cmp	r3, #0
 8005442:	d004      	beq.n	800544e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8005444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005446:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800544a:	627b      	str	r3, [r7, #36]	@ 0x24
 800544c:	e00c      	b.n	8005468 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800544e:	69bb      	ldr	r3, [r7, #24]
 8005450:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005454:	2b00      	cmp	r3, #0
 8005456:	d004      	beq.n	8005462 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8005458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800545a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800545e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005460:	e002      	b.n	8005468 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 f949 	bl	80056fa <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8005468:	6a3b      	ldr	r3, [r7, #32]
 800546a:	f003 0308 	and.w	r3, r3, #8
 800546e:	2b00      	cmp	r3, #0
 8005470:	d00c      	beq.n	800548c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	f003 0310 	and.w	r3, r3, #16
 8005478:	2b00      	cmp	r3, #0
 800547a:	d007      	beq.n	800548c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800547c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800547e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005482:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	2210      	movs	r2, #16
 800548a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800548c:	6a3b      	ldr	r3, [r7, #32]
 800548e:	f003 0304 	and.w	r3, r3, #4
 8005492:	2b00      	cmp	r3, #0
 8005494:	d00b      	beq.n	80054ae <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	f003 0308 	and.w	r3, r3, #8
 800549c:	2b00      	cmp	r3, #0
 800549e:	d006      	beq.n	80054ae <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	2208      	movs	r2, #8
 80054a6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	f000 f93a 	bl	8005722 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80054ae:	6a3b      	ldr	r3, [r7, #32]
 80054b0:	f003 0302 	and.w	r3, r3, #2
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d009      	beq.n	80054cc <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	68db      	ldr	r3, [r3, #12]
 80054be:	f003 0303 	and.w	r3, r3, #3
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d002      	beq.n	80054cc <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f000 f921 	bl	800570e <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80054cc:	6a3b      	ldr	r3, [r7, #32]
 80054ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d00c      	beq.n	80054f0 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	f003 0310 	and.w	r3, r3, #16
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d007      	beq.n	80054f0 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80054e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80054e6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	2210      	movs	r2, #16
 80054ee:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80054f0:	6a3b      	ldr	r3, [r7, #32]
 80054f2:	f003 0320 	and.w	r3, r3, #32
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d00b      	beq.n	8005512 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	f003 0308 	and.w	r3, r3, #8
 8005500:	2b00      	cmp	r3, #0
 8005502:	d006      	beq.n	8005512 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	2208      	movs	r2, #8
 800550a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	f000 f912 	bl	8005736 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8005512:	6a3b      	ldr	r3, [r7, #32]
 8005514:	f003 0310 	and.w	r3, r3, #16
 8005518:	2b00      	cmp	r3, #0
 800551a:	d009      	beq.n	8005530 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	691b      	ldr	r3, [r3, #16]
 8005522:	f003 0303 	and.w	r3, r3, #3
 8005526:	2b00      	cmp	r3, #0
 8005528:	d002      	beq.n	8005530 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f7fe f854 	bl	80035d8 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8005530:	6a3b      	ldr	r3, [r7, #32]
 8005532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005536:	2b00      	cmp	r3, #0
 8005538:	d00b      	beq.n	8005552 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800553a:	69fb      	ldr	r3, [r7, #28]
 800553c:	f003 0310 	and.w	r3, r3, #16
 8005540:	2b00      	cmp	r3, #0
 8005542:	d006      	beq.n	8005552 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	2210      	movs	r2, #16
 800554a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	f000 f8fc 	bl	800574a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8005552:	6a3b      	ldr	r3, [r7, #32]
 8005554:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005558:	2b00      	cmp	r3, #0
 800555a:	d00b      	beq.n	8005574 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800555c:	69fb      	ldr	r3, [r7, #28]
 800555e:	f003 0308 	and.w	r3, r3, #8
 8005562:	2b00      	cmp	r3, #0
 8005564:	d006      	beq.n	8005574 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	2208      	movs	r2, #8
 800556c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	f000 f8f5 	bl	800575e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8005574:	6a3b      	ldr	r3, [r7, #32]
 8005576:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800557a:	2b00      	cmp	r3, #0
 800557c:	d07b      	beq.n	8005676 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800557e:	69fb      	ldr	r3, [r7, #28]
 8005580:	f003 0304 	and.w	r3, r3, #4
 8005584:	2b00      	cmp	r3, #0
 8005586:	d072      	beq.n	800566e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005588:	6a3b      	ldr	r3, [r7, #32]
 800558a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800558e:	2b00      	cmp	r3, #0
 8005590:	d008      	beq.n	80055a4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005598:	2b00      	cmp	r3, #0
 800559a:	d003      	beq.n	80055a4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800559c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800559e:	f043 0301 	orr.w	r3, r3, #1
 80055a2:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80055a4:	6a3b      	ldr	r3, [r7, #32]
 80055a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d008      	beq.n	80055c0 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d003      	beq.n	80055c0 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80055b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ba:	f043 0302 	orr.w	r3, r3, #2
 80055be:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80055c0:	6a3b      	ldr	r3, [r7, #32]
 80055c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d008      	beq.n	80055dc <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d003      	beq.n	80055dc <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80055d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055d6:	f043 0304 	orr.w	r3, r3, #4
 80055da:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80055dc:	6a3b      	ldr	r3, [r7, #32]
 80055de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d043      	beq.n	800566e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d03e      	beq.n	800566e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80055f6:	2b60      	cmp	r3, #96	@ 0x60
 80055f8:	d02b      	beq.n	8005652 <HAL_CAN_IRQHandler+0x32a>
 80055fa:	2b60      	cmp	r3, #96	@ 0x60
 80055fc:	d82e      	bhi.n	800565c <HAL_CAN_IRQHandler+0x334>
 80055fe:	2b50      	cmp	r3, #80	@ 0x50
 8005600:	d022      	beq.n	8005648 <HAL_CAN_IRQHandler+0x320>
 8005602:	2b50      	cmp	r3, #80	@ 0x50
 8005604:	d82a      	bhi.n	800565c <HAL_CAN_IRQHandler+0x334>
 8005606:	2b40      	cmp	r3, #64	@ 0x40
 8005608:	d019      	beq.n	800563e <HAL_CAN_IRQHandler+0x316>
 800560a:	2b40      	cmp	r3, #64	@ 0x40
 800560c:	d826      	bhi.n	800565c <HAL_CAN_IRQHandler+0x334>
 800560e:	2b30      	cmp	r3, #48	@ 0x30
 8005610:	d010      	beq.n	8005634 <HAL_CAN_IRQHandler+0x30c>
 8005612:	2b30      	cmp	r3, #48	@ 0x30
 8005614:	d822      	bhi.n	800565c <HAL_CAN_IRQHandler+0x334>
 8005616:	2b10      	cmp	r3, #16
 8005618:	d002      	beq.n	8005620 <HAL_CAN_IRQHandler+0x2f8>
 800561a:	2b20      	cmp	r3, #32
 800561c:	d005      	beq.n	800562a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800561e:	e01d      	b.n	800565c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8005620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005622:	f043 0308 	orr.w	r3, r3, #8
 8005626:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005628:	e019      	b.n	800565e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800562a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800562c:	f043 0310 	orr.w	r3, r3, #16
 8005630:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005632:	e014      	b.n	800565e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8005634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005636:	f043 0320 	orr.w	r3, r3, #32
 800563a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800563c:	e00f      	b.n	800565e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800563e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005640:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005644:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005646:	e00a      	b.n	800565e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8005648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800564a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800564e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005650:	e005      	b.n	800565e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8005652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005654:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005658:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800565a:	e000      	b.n	800565e <HAL_CAN_IRQHandler+0x336>
            break;
 800565c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	699a      	ldr	r2, [r3, #24]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800566c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	2204      	movs	r2, #4
 8005674:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8005676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005678:	2b00      	cmp	r3, #0
 800567a:	d008      	beq.n	800568e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005682:	431a      	orrs	r2, r3
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8005688:	6878      	ldr	r0, [r7, #4]
 800568a:	f000 f872 	bl	8005772 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800568e:	bf00      	nop
 8005690:	3728      	adds	r7, #40	@ 0x28
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}

08005696 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005696:	b480      	push	{r7}
 8005698:	b083      	sub	sp, #12
 800569a:	af00      	add	r7, sp, #0
 800569c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800569e:	bf00      	nop
 80056a0:	370c      	adds	r7, #12
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr

080056aa <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80056aa:	b480      	push	{r7}
 80056ac:	b083      	sub	sp, #12
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80056b2:	bf00      	nop
 80056b4:	370c      	adds	r7, #12
 80056b6:	46bd      	mov	sp, r7
 80056b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056bc:	4770      	bx	lr

080056be <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80056be:	b480      	push	{r7}
 80056c0:	b083      	sub	sp, #12
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80056c6:	bf00      	nop
 80056c8:	370c      	adds	r7, #12
 80056ca:	46bd      	mov	sp, r7
 80056cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d0:	4770      	bx	lr

080056d2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80056d2:	b480      	push	{r7}
 80056d4:	b083      	sub	sp, #12
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80056da:	bf00      	nop
 80056dc:	370c      	adds	r7, #12
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr

080056e6 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80056e6:	b480      	push	{r7}
 80056e8:	b083      	sub	sp, #12
 80056ea:	af00      	add	r7, sp, #0
 80056ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80056ee:	bf00      	nop
 80056f0:	370c      	adds	r7, #12
 80056f2:	46bd      	mov	sp, r7
 80056f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f8:	4770      	bx	lr

080056fa <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80056fa:	b480      	push	{r7}
 80056fc:	b083      	sub	sp, #12
 80056fe:	af00      	add	r7, sp, #0
 8005700:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8005702:	bf00      	nop
 8005704:	370c      	adds	r7, #12
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr

0800570e <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800570e:	b480      	push	{r7}
 8005710:	b083      	sub	sp, #12
 8005712:	af00      	add	r7, sp, #0
 8005714:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8005716:	bf00      	nop
 8005718:	370c      	adds	r7, #12
 800571a:	46bd      	mov	sp, r7
 800571c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005720:	4770      	bx	lr

08005722 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8005722:	b480      	push	{r7}
 8005724:	b083      	sub	sp, #12
 8005726:	af00      	add	r7, sp, #0
 8005728:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800572a:	bf00      	nop
 800572c:	370c      	adds	r7, #12
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr

08005736 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8005736:	b480      	push	{r7}
 8005738:	b083      	sub	sp, #12
 800573a:	af00      	add	r7, sp, #0
 800573c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800573e:	bf00      	nop
 8005740:	370c      	adds	r7, #12
 8005742:	46bd      	mov	sp, r7
 8005744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005748:	4770      	bx	lr

0800574a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800574a:	b480      	push	{r7}
 800574c:	b083      	sub	sp, #12
 800574e:	af00      	add	r7, sp, #0
 8005750:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8005752:	bf00      	nop
 8005754:	370c      	adds	r7, #12
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr

0800575e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800575e:	b480      	push	{r7}
 8005760:	b083      	sub	sp, #12
 8005762:	af00      	add	r7, sp, #0
 8005764:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8005766:	bf00      	nop
 8005768:	370c      	adds	r7, #12
 800576a:	46bd      	mov	sp, r7
 800576c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005770:	4770      	bx	lr

08005772 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8005772:	b480      	push	{r7}
 8005774:	b083      	sub	sp, #12
 8005776:	af00      	add	r7, sp, #0
 8005778:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800577a:	bf00      	nop
 800577c:	370c      	adds	r7, #12
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr

08005786 <HAL_CAN_GetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(const CAN_HandleTypeDef *hcan)
{
 8005786:	b480      	push	{r7}
 8005788:	b083      	sub	sp, #12
 800578a:	af00      	add	r7, sp, #0
 800578c:	6078      	str	r0, [r7, #4]
  /* Return CAN error code */
  return hcan->ErrorCode;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8005792:	4618      	mov	r0, r3
 8005794:	370c      	adds	r7, #12
 8005796:	46bd      	mov	sp, r7
 8005798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579c:	4770      	bx	lr
	...

080057a0 <__NVIC_SetPriorityGrouping>:
{
 80057a0:	b480      	push	{r7}
 80057a2:	b085      	sub	sp, #20
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	f003 0307 	and.w	r3, r3, #7
 80057ae:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80057b0:	4b0c      	ldr	r3, [pc, #48]	@ (80057e4 <__NVIC_SetPriorityGrouping+0x44>)
 80057b2:	68db      	ldr	r3, [r3, #12]
 80057b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80057b6:	68ba      	ldr	r2, [r7, #8]
 80057b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80057bc:	4013      	ands	r3, r2
 80057be:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80057c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80057cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80057d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80057d2:	4a04      	ldr	r2, [pc, #16]	@ (80057e4 <__NVIC_SetPriorityGrouping+0x44>)
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	60d3      	str	r3, [r2, #12]
}
 80057d8:	bf00      	nop
 80057da:	3714      	adds	r7, #20
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr
 80057e4:	e000ed00 	.word	0xe000ed00

080057e8 <__NVIC_GetPriorityGrouping>:
{
 80057e8:	b480      	push	{r7}
 80057ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80057ec:	4b04      	ldr	r3, [pc, #16]	@ (8005800 <__NVIC_GetPriorityGrouping+0x18>)
 80057ee:	68db      	ldr	r3, [r3, #12]
 80057f0:	0a1b      	lsrs	r3, r3, #8
 80057f2:	f003 0307 	and.w	r3, r3, #7
}
 80057f6:	4618      	mov	r0, r3
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr
 8005800:	e000ed00 	.word	0xe000ed00

08005804 <__NVIC_EnableIRQ>:
{
 8005804:	b480      	push	{r7}
 8005806:	b083      	sub	sp, #12
 8005808:	af00      	add	r7, sp, #0
 800580a:	4603      	mov	r3, r0
 800580c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800580e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005812:	2b00      	cmp	r3, #0
 8005814:	db0b      	blt.n	800582e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005816:	79fb      	ldrb	r3, [r7, #7]
 8005818:	f003 021f 	and.w	r2, r3, #31
 800581c:	4907      	ldr	r1, [pc, #28]	@ (800583c <__NVIC_EnableIRQ+0x38>)
 800581e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005822:	095b      	lsrs	r3, r3, #5
 8005824:	2001      	movs	r0, #1
 8005826:	fa00 f202 	lsl.w	r2, r0, r2
 800582a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800582e:	bf00      	nop
 8005830:	370c      	adds	r7, #12
 8005832:	46bd      	mov	sp, r7
 8005834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005838:	4770      	bx	lr
 800583a:	bf00      	nop
 800583c:	e000e100 	.word	0xe000e100

08005840 <__NVIC_SetPriority>:
{
 8005840:	b480      	push	{r7}
 8005842:	b083      	sub	sp, #12
 8005844:	af00      	add	r7, sp, #0
 8005846:	4603      	mov	r3, r0
 8005848:	6039      	str	r1, [r7, #0]
 800584a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800584c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005850:	2b00      	cmp	r3, #0
 8005852:	db0a      	blt.n	800586a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	b2da      	uxtb	r2, r3
 8005858:	490c      	ldr	r1, [pc, #48]	@ (800588c <__NVIC_SetPriority+0x4c>)
 800585a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800585e:	0112      	lsls	r2, r2, #4
 8005860:	b2d2      	uxtb	r2, r2
 8005862:	440b      	add	r3, r1
 8005864:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005868:	e00a      	b.n	8005880 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	b2da      	uxtb	r2, r3
 800586e:	4908      	ldr	r1, [pc, #32]	@ (8005890 <__NVIC_SetPriority+0x50>)
 8005870:	79fb      	ldrb	r3, [r7, #7]
 8005872:	f003 030f 	and.w	r3, r3, #15
 8005876:	3b04      	subs	r3, #4
 8005878:	0112      	lsls	r2, r2, #4
 800587a:	b2d2      	uxtb	r2, r2
 800587c:	440b      	add	r3, r1
 800587e:	761a      	strb	r2, [r3, #24]
}
 8005880:	bf00      	nop
 8005882:	370c      	adds	r7, #12
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr
 800588c:	e000e100 	.word	0xe000e100
 8005890:	e000ed00 	.word	0xe000ed00

08005894 <NVIC_EncodePriority>:
{
 8005894:	b480      	push	{r7}
 8005896:	b089      	sub	sp, #36	@ 0x24
 8005898:	af00      	add	r7, sp, #0
 800589a:	60f8      	str	r0, [r7, #12]
 800589c:	60b9      	str	r1, [r7, #8]
 800589e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f003 0307 	and.w	r3, r3, #7
 80058a6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80058a8:	69fb      	ldr	r3, [r7, #28]
 80058aa:	f1c3 0307 	rsb	r3, r3, #7
 80058ae:	2b04      	cmp	r3, #4
 80058b0:	bf28      	it	cs
 80058b2:	2304      	movcs	r3, #4
 80058b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	3304      	adds	r3, #4
 80058ba:	2b06      	cmp	r3, #6
 80058bc:	d902      	bls.n	80058c4 <NVIC_EncodePriority+0x30>
 80058be:	69fb      	ldr	r3, [r7, #28]
 80058c0:	3b03      	subs	r3, #3
 80058c2:	e000      	b.n	80058c6 <NVIC_EncodePriority+0x32>
 80058c4:	2300      	movs	r3, #0
 80058c6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058c8:	f04f 32ff 	mov.w	r2, #4294967295
 80058cc:	69bb      	ldr	r3, [r7, #24]
 80058ce:	fa02 f303 	lsl.w	r3, r2, r3
 80058d2:	43da      	mvns	r2, r3
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	401a      	ands	r2, r3
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80058dc:	f04f 31ff 	mov.w	r1, #4294967295
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	fa01 f303 	lsl.w	r3, r1, r3
 80058e6:	43d9      	mvns	r1, r3
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058ec:	4313      	orrs	r3, r2
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3724      	adds	r7, #36	@ 0x24
 80058f2:	46bd      	mov	sp, r7
 80058f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f8:	4770      	bx	lr

080058fa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80058fa:	b580      	push	{r7, lr}
 80058fc:	b082      	sub	sp, #8
 80058fe:	af00      	add	r7, sp, #0
 8005900:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f7ff ff4c 	bl	80057a0 <__NVIC_SetPriorityGrouping>
}
 8005908:	bf00      	nop
 800590a:	3708      	adds	r7, #8
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}

08005910 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005910:	b580      	push	{r7, lr}
 8005912:	b086      	sub	sp, #24
 8005914:	af00      	add	r7, sp, #0
 8005916:	4603      	mov	r3, r0
 8005918:	60b9      	str	r1, [r7, #8]
 800591a:	607a      	str	r2, [r7, #4]
 800591c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800591e:	2300      	movs	r3, #0
 8005920:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005922:	f7ff ff61 	bl	80057e8 <__NVIC_GetPriorityGrouping>
 8005926:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005928:	687a      	ldr	r2, [r7, #4]
 800592a:	68b9      	ldr	r1, [r7, #8]
 800592c:	6978      	ldr	r0, [r7, #20]
 800592e:	f7ff ffb1 	bl	8005894 <NVIC_EncodePriority>
 8005932:	4602      	mov	r2, r0
 8005934:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005938:	4611      	mov	r1, r2
 800593a:	4618      	mov	r0, r3
 800593c:	f7ff ff80 	bl	8005840 <__NVIC_SetPriority>
}
 8005940:	bf00      	nop
 8005942:	3718      	adds	r7, #24
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}

08005948 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b082      	sub	sp, #8
 800594c:	af00      	add	r7, sp, #0
 800594e:	4603      	mov	r3, r0
 8005950:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005956:	4618      	mov	r0, r3
 8005958:	f7ff ff54 	bl	8005804 <__NVIC_EnableIRQ>
}
 800595c:	bf00      	nop
 800595e:	3708      	adds	r7, #8
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}

08005964 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b086      	sub	sp, #24
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800596c:	2300      	movs	r3, #0
 800596e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005970:	f7fe fc62 	bl	8004238 <HAL_GetTick>
 8005974:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d101      	bne.n	8005980 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	e099      	b.n	8005ab4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2202      	movs	r2, #2
 8005984:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2200      	movs	r2, #0
 800598c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	681a      	ldr	r2, [r3, #0]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f022 0201 	bic.w	r2, r2, #1
 800599e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80059a0:	e00f      	b.n	80059c2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80059a2:	f7fe fc49 	bl	8004238 <HAL_GetTick>
 80059a6:	4602      	mov	r2, r0
 80059a8:	693b      	ldr	r3, [r7, #16]
 80059aa:	1ad3      	subs	r3, r2, r3
 80059ac:	2b05      	cmp	r3, #5
 80059ae:	d908      	bls.n	80059c2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2220      	movs	r2, #32
 80059b4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2203      	movs	r2, #3
 80059ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80059be:	2303      	movs	r3, #3
 80059c0:	e078      	b.n	8005ab4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f003 0301 	and.w	r3, r3, #1
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d1e8      	bne.n	80059a2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80059d8:	697a      	ldr	r2, [r7, #20]
 80059da:	4b38      	ldr	r3, [pc, #224]	@ (8005abc <HAL_DMA_Init+0x158>)
 80059dc:	4013      	ands	r3, r2
 80059de:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	685a      	ldr	r2, [r3, #4]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	689b      	ldr	r3, [r3, #8]
 80059e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80059ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	691b      	ldr	r3, [r3, #16]
 80059f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80059fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	699b      	ldr	r3, [r3, #24]
 8005a00:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a06:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6a1b      	ldr	r3, [r3, #32]
 8005a0c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005a0e:	697a      	ldr	r2, [r7, #20]
 8005a10:	4313      	orrs	r3, r2
 8005a12:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a18:	2b04      	cmp	r3, #4
 8005a1a:	d107      	bne.n	8005a2c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a24:	4313      	orrs	r3, r2
 8005a26:	697a      	ldr	r2, [r7, #20]
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	697a      	ldr	r2, [r7, #20]
 8005a32:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	695b      	ldr	r3, [r3, #20]
 8005a3a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	f023 0307 	bic.w	r3, r3, #7
 8005a42:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a48:	697a      	ldr	r2, [r7, #20]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a52:	2b04      	cmp	r3, #4
 8005a54:	d117      	bne.n	8005a86 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a5a:	697a      	ldr	r2, [r7, #20]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d00e      	beq.n	8005a86 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005a68:	6878      	ldr	r0, [r7, #4]
 8005a6a:	f000 fa7b 	bl	8005f64 <DMA_CheckFifoParam>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d008      	beq.n	8005a86 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2240      	movs	r2, #64	@ 0x40
 8005a78:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8005a82:	2301      	movs	r3, #1
 8005a84:	e016      	b.n	8005ab4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	697a      	ldr	r2, [r7, #20]
 8005a8c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f000 fa32 	bl	8005ef8 <DMA_CalcBaseAndBitshift>
 8005a94:	4603      	mov	r3, r0
 8005a96:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a9c:	223f      	movs	r2, #63	@ 0x3f
 8005a9e:	409a      	lsls	r2, r3
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2201      	movs	r2, #1
 8005aae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005ab2:	2300      	movs	r3, #0
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	3718      	adds	r7, #24
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}
 8005abc:	f010803f 	.word	0xf010803f

08005ac0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b084      	sub	sp, #16
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005acc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005ace:	f7fe fbb3 	bl	8004238 <HAL_GetTick>
 8005ad2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005ada:	b2db      	uxtb	r3, r3
 8005adc:	2b02      	cmp	r3, #2
 8005ade:	d008      	beq.n	8005af2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2280      	movs	r2, #128	@ 0x80
 8005ae4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	e052      	b.n	8005b98 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f022 0216 	bic.w	r2, r2, #22
 8005b00:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	695a      	ldr	r2, [r3, #20]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005b10:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d103      	bne.n	8005b22 <HAL_DMA_Abort+0x62>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d007      	beq.n	8005b32 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f022 0208 	bic.w	r2, r2, #8
 8005b30:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f022 0201 	bic.w	r2, r2, #1
 8005b40:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005b42:	e013      	b.n	8005b6c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005b44:	f7fe fb78 	bl	8004238 <HAL_GetTick>
 8005b48:	4602      	mov	r2, r0
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	1ad3      	subs	r3, r2, r3
 8005b4e:	2b05      	cmp	r3, #5
 8005b50:	d90c      	bls.n	8005b6c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2220      	movs	r2, #32
 8005b56:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2203      	movs	r2, #3
 8005b5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2200      	movs	r2, #0
 8005b64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8005b68:	2303      	movs	r3, #3
 8005b6a:	e015      	b.n	8005b98 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f003 0301 	and.w	r3, r3, #1
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d1e4      	bne.n	8005b44 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b7e:	223f      	movs	r2, #63	@ 0x3f
 8005b80:	409a      	lsls	r2, r3
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2201      	movs	r2, #1
 8005b8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2200      	movs	r2, #0
 8005b92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8005b96:	2300      	movs	r3, #0
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	3710      	adds	r7, #16
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd80      	pop	{r7, pc}

08005ba0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b083      	sub	sp, #12
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005bae:	b2db      	uxtb	r3, r3
 8005bb0:	2b02      	cmp	r3, #2
 8005bb2:	d004      	beq.n	8005bbe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2280      	movs	r2, #128	@ 0x80
 8005bb8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e00c      	b.n	8005bd8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2205      	movs	r2, #5
 8005bc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	681a      	ldr	r2, [r3, #0]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f022 0201 	bic.w	r2, r2, #1
 8005bd4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005bd6:	2300      	movs	r3, #0
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	370c      	adds	r7, #12
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be2:	4770      	bx	lr

08005be4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b086      	sub	sp, #24
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005bec:	2300      	movs	r3, #0
 8005bee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005bf0:	4b8e      	ldr	r3, [pc, #568]	@ (8005e2c <HAL_DMA_IRQHandler+0x248>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a8e      	ldr	r2, [pc, #568]	@ (8005e30 <HAL_DMA_IRQHandler+0x24c>)
 8005bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8005bfa:	0a9b      	lsrs	r3, r3, #10
 8005bfc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c02:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005c04:	693b      	ldr	r3, [r7, #16]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c0e:	2208      	movs	r2, #8
 8005c10:	409a      	lsls	r2, r3
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	4013      	ands	r3, r2
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d01a      	beq.n	8005c50 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f003 0304 	and.w	r3, r3, #4
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d013      	beq.n	8005c50 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f022 0204 	bic.w	r2, r2, #4
 8005c36:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c3c:	2208      	movs	r2, #8
 8005c3e:	409a      	lsls	r2, r3
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c48:	f043 0201 	orr.w	r2, r3, #1
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c54:	2201      	movs	r2, #1
 8005c56:	409a      	lsls	r2, r3
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	4013      	ands	r3, r2
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d012      	beq.n	8005c86 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	695b      	ldr	r3, [r3, #20]
 8005c66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d00b      	beq.n	8005c86 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c72:	2201      	movs	r2, #1
 8005c74:	409a      	lsls	r2, r3
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c7e:	f043 0202 	orr.w	r2, r3, #2
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c8a:	2204      	movs	r2, #4
 8005c8c:	409a      	lsls	r2, r3
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	4013      	ands	r3, r2
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d012      	beq.n	8005cbc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f003 0302 	and.w	r3, r3, #2
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d00b      	beq.n	8005cbc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ca8:	2204      	movs	r2, #4
 8005caa:	409a      	lsls	r2, r3
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cb4:	f043 0204 	orr.w	r2, r3, #4
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cc0:	2210      	movs	r2, #16
 8005cc2:	409a      	lsls	r2, r3
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	4013      	ands	r3, r2
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d043      	beq.n	8005d54 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f003 0308 	and.w	r3, r3, #8
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d03c      	beq.n	8005d54 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cde:	2210      	movs	r2, #16
 8005ce0:	409a      	lsls	r2, r3
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d018      	beq.n	8005d26 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d108      	bne.n	8005d14 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d024      	beq.n	8005d54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	4798      	blx	r3
 8005d12:	e01f      	b.n	8005d54 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d01b      	beq.n	8005d54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d20:	6878      	ldr	r0, [r7, #4]
 8005d22:	4798      	blx	r3
 8005d24:	e016      	b.n	8005d54 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d107      	bne.n	8005d44 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f022 0208 	bic.w	r2, r2, #8
 8005d42:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d003      	beq.n	8005d54 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d58:	2220      	movs	r2, #32
 8005d5a:	409a      	lsls	r2, r3
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	4013      	ands	r3, r2
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	f000 808f 	beq.w	8005e84 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f003 0310 	and.w	r3, r3, #16
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	f000 8087 	beq.w	8005e84 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d7a:	2220      	movs	r2, #32
 8005d7c:	409a      	lsls	r2, r3
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	2b05      	cmp	r3, #5
 8005d8c:	d136      	bne.n	8005dfc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f022 0216 	bic.w	r2, r2, #22
 8005d9c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	695a      	ldr	r2, [r3, #20]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005dac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d103      	bne.n	8005dbe <HAL_DMA_IRQHandler+0x1da>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d007      	beq.n	8005dce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f022 0208 	bic.w	r2, r2, #8
 8005dcc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dd2:	223f      	movs	r2, #63	@ 0x3f
 8005dd4:	409a      	lsls	r2, r3
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2200      	movs	r2, #0
 8005de6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d07e      	beq.n	8005ef0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	4798      	blx	r3
        }
        return;
 8005dfa:	e079      	b.n	8005ef0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d01d      	beq.n	8005e46 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d10d      	bne.n	8005e34 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d031      	beq.n	8005e84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	4798      	blx	r3
 8005e28:	e02c      	b.n	8005e84 <HAL_DMA_IRQHandler+0x2a0>
 8005e2a:	bf00      	nop
 8005e2c:	20000010 	.word	0x20000010
 8005e30:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d023      	beq.n	8005e84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	4798      	blx	r3
 8005e44:	e01e      	b.n	8005e84 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d10f      	bne.n	8005e74 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f022 0210 	bic.w	r2, r2, #16
 8005e62:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2201      	movs	r2, #1
 8005e68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d003      	beq.n	8005e84 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d032      	beq.n	8005ef2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e90:	f003 0301 	and.w	r3, r3, #1
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d022      	beq.n	8005ede <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2205      	movs	r2, #5
 8005e9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f022 0201 	bic.w	r2, r2, #1
 8005eae:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	3301      	adds	r3, #1
 8005eb4:	60bb      	str	r3, [r7, #8]
 8005eb6:	697a      	ldr	r2, [r7, #20]
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d307      	bcc.n	8005ecc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f003 0301 	and.w	r3, r3, #1
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d1f2      	bne.n	8005eb0 <HAL_DMA_IRQHandler+0x2cc>
 8005eca:	e000      	b.n	8005ece <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005ecc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2201      	movs	r2, #1
 8005ed2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d005      	beq.n	8005ef2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	4798      	blx	r3
 8005eee:	e000      	b.n	8005ef2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005ef0:	bf00      	nop
    }
  }
}
 8005ef2:	3718      	adds	r7, #24
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bd80      	pop	{r7, pc}

08005ef8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005ef8:	b480      	push	{r7}
 8005efa:	b085      	sub	sp, #20
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	3b10      	subs	r3, #16
 8005f08:	4a14      	ldr	r2, [pc, #80]	@ (8005f5c <DMA_CalcBaseAndBitshift+0x64>)
 8005f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f0e:	091b      	lsrs	r3, r3, #4
 8005f10:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005f12:	4a13      	ldr	r2, [pc, #76]	@ (8005f60 <DMA_CalcBaseAndBitshift+0x68>)
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	4413      	add	r3, r2
 8005f18:	781b      	ldrb	r3, [r3, #0]
 8005f1a:	461a      	mov	r2, r3
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2b03      	cmp	r3, #3
 8005f24:	d909      	bls.n	8005f3a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005f2e:	f023 0303 	bic.w	r3, r3, #3
 8005f32:	1d1a      	adds	r2, r3, #4
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	659a      	str	r2, [r3, #88]	@ 0x58
 8005f38:	e007      	b.n	8005f4a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005f42:	f023 0303 	bic.w	r3, r3, #3
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3714      	adds	r7, #20
 8005f52:	46bd      	mov	sp, r7
 8005f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f58:	4770      	bx	lr
 8005f5a:	bf00      	nop
 8005f5c:	aaaaaaab 	.word	0xaaaaaaab
 8005f60:	08015450 	.word	0x08015450

08005f64 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b085      	sub	sp, #20
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f74:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	699b      	ldr	r3, [r3, #24]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d11f      	bne.n	8005fbe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	2b03      	cmp	r3, #3
 8005f82:	d856      	bhi.n	8006032 <DMA_CheckFifoParam+0xce>
 8005f84:	a201      	add	r2, pc, #4	@ (adr r2, 8005f8c <DMA_CheckFifoParam+0x28>)
 8005f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f8a:	bf00      	nop
 8005f8c:	08005f9d 	.word	0x08005f9d
 8005f90:	08005faf 	.word	0x08005faf
 8005f94:	08005f9d 	.word	0x08005f9d
 8005f98:	08006033 	.word	0x08006033
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fa0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d046      	beq.n	8006036 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005fac:	e043      	b.n	8006036 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fb2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005fb6:	d140      	bne.n	800603a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005fb8:	2301      	movs	r3, #1
 8005fba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005fbc:	e03d      	b.n	800603a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	699b      	ldr	r3, [r3, #24]
 8005fc2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005fc6:	d121      	bne.n	800600c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	2b03      	cmp	r3, #3
 8005fcc:	d837      	bhi.n	800603e <DMA_CheckFifoParam+0xda>
 8005fce:	a201      	add	r2, pc, #4	@ (adr r2, 8005fd4 <DMA_CheckFifoParam+0x70>)
 8005fd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fd4:	08005fe5 	.word	0x08005fe5
 8005fd8:	08005feb 	.word	0x08005feb
 8005fdc:	08005fe5 	.word	0x08005fe5
 8005fe0:	08005ffd 	.word	0x08005ffd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	73fb      	strb	r3, [r7, #15]
      break;
 8005fe8:	e030      	b.n	800604c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d025      	beq.n	8006042 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ffa:	e022      	b.n	8006042 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006000:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006004:	d11f      	bne.n	8006046 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006006:	2301      	movs	r3, #1
 8006008:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800600a:	e01c      	b.n	8006046 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	2b02      	cmp	r3, #2
 8006010:	d903      	bls.n	800601a <DMA_CheckFifoParam+0xb6>
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	2b03      	cmp	r3, #3
 8006016:	d003      	beq.n	8006020 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006018:	e018      	b.n	800604c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800601a:	2301      	movs	r3, #1
 800601c:	73fb      	strb	r3, [r7, #15]
      break;
 800601e:	e015      	b.n	800604c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006024:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006028:	2b00      	cmp	r3, #0
 800602a:	d00e      	beq.n	800604a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800602c:	2301      	movs	r3, #1
 800602e:	73fb      	strb	r3, [r7, #15]
      break;
 8006030:	e00b      	b.n	800604a <DMA_CheckFifoParam+0xe6>
      break;
 8006032:	bf00      	nop
 8006034:	e00a      	b.n	800604c <DMA_CheckFifoParam+0xe8>
      break;
 8006036:	bf00      	nop
 8006038:	e008      	b.n	800604c <DMA_CheckFifoParam+0xe8>
      break;
 800603a:	bf00      	nop
 800603c:	e006      	b.n	800604c <DMA_CheckFifoParam+0xe8>
      break;
 800603e:	bf00      	nop
 8006040:	e004      	b.n	800604c <DMA_CheckFifoParam+0xe8>
      break;
 8006042:	bf00      	nop
 8006044:	e002      	b.n	800604c <DMA_CheckFifoParam+0xe8>
      break;   
 8006046:	bf00      	nop
 8006048:	e000      	b.n	800604c <DMA_CheckFifoParam+0xe8>
      break;
 800604a:	bf00      	nop
    }
  } 
  
  return status; 
 800604c:	7bfb      	ldrb	r3, [r7, #15]
}
 800604e:	4618      	mov	r0, r3
 8006050:	3714      	adds	r7, #20
 8006052:	46bd      	mov	sp, r7
 8006054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006058:	4770      	bx	lr
 800605a:	bf00      	nop

0800605c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800605c:	b480      	push	{r7}
 800605e:	b089      	sub	sp, #36	@ 0x24
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
 8006064:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006066:	2300      	movs	r3, #0
 8006068:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800606a:	2300      	movs	r3, #0
 800606c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800606e:	2300      	movs	r3, #0
 8006070:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006072:	2300      	movs	r3, #0
 8006074:	61fb      	str	r3, [r7, #28]
 8006076:	e165      	b.n	8006344 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006078:	2201      	movs	r2, #1
 800607a:	69fb      	ldr	r3, [r7, #28]
 800607c:	fa02 f303 	lsl.w	r3, r2, r3
 8006080:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	697a      	ldr	r2, [r7, #20]
 8006088:	4013      	ands	r3, r2
 800608a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800608c:	693a      	ldr	r2, [r7, #16]
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	429a      	cmp	r2, r3
 8006092:	f040 8154 	bne.w	800633e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	f003 0303 	and.w	r3, r3, #3
 800609e:	2b01      	cmp	r3, #1
 80060a0:	d005      	beq.n	80060ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80060aa:	2b02      	cmp	r3, #2
 80060ac:	d130      	bne.n	8006110 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	689b      	ldr	r3, [r3, #8]
 80060b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80060b4:	69fb      	ldr	r3, [r7, #28]
 80060b6:	005b      	lsls	r3, r3, #1
 80060b8:	2203      	movs	r2, #3
 80060ba:	fa02 f303 	lsl.w	r3, r2, r3
 80060be:	43db      	mvns	r3, r3
 80060c0:	69ba      	ldr	r2, [r7, #24]
 80060c2:	4013      	ands	r3, r2
 80060c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	68da      	ldr	r2, [r3, #12]
 80060ca:	69fb      	ldr	r3, [r7, #28]
 80060cc:	005b      	lsls	r3, r3, #1
 80060ce:	fa02 f303 	lsl.w	r3, r2, r3
 80060d2:	69ba      	ldr	r2, [r7, #24]
 80060d4:	4313      	orrs	r3, r2
 80060d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	69ba      	ldr	r2, [r7, #24]
 80060dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80060e4:	2201      	movs	r2, #1
 80060e6:	69fb      	ldr	r3, [r7, #28]
 80060e8:	fa02 f303 	lsl.w	r3, r2, r3
 80060ec:	43db      	mvns	r3, r3
 80060ee:	69ba      	ldr	r2, [r7, #24]
 80060f0:	4013      	ands	r3, r2
 80060f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	091b      	lsrs	r3, r3, #4
 80060fa:	f003 0201 	and.w	r2, r3, #1
 80060fe:	69fb      	ldr	r3, [r7, #28]
 8006100:	fa02 f303 	lsl.w	r3, r2, r3
 8006104:	69ba      	ldr	r2, [r7, #24]
 8006106:	4313      	orrs	r3, r2
 8006108:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	69ba      	ldr	r2, [r7, #24]
 800610e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	f003 0303 	and.w	r3, r3, #3
 8006118:	2b03      	cmp	r3, #3
 800611a:	d017      	beq.n	800614c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	68db      	ldr	r3, [r3, #12]
 8006120:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006122:	69fb      	ldr	r3, [r7, #28]
 8006124:	005b      	lsls	r3, r3, #1
 8006126:	2203      	movs	r2, #3
 8006128:	fa02 f303 	lsl.w	r3, r2, r3
 800612c:	43db      	mvns	r3, r3
 800612e:	69ba      	ldr	r2, [r7, #24]
 8006130:	4013      	ands	r3, r2
 8006132:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	689a      	ldr	r2, [r3, #8]
 8006138:	69fb      	ldr	r3, [r7, #28]
 800613a:	005b      	lsls	r3, r3, #1
 800613c:	fa02 f303 	lsl.w	r3, r2, r3
 8006140:	69ba      	ldr	r2, [r7, #24]
 8006142:	4313      	orrs	r3, r2
 8006144:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	69ba      	ldr	r2, [r7, #24]
 800614a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	f003 0303 	and.w	r3, r3, #3
 8006154:	2b02      	cmp	r3, #2
 8006156:	d123      	bne.n	80061a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006158:	69fb      	ldr	r3, [r7, #28]
 800615a:	08da      	lsrs	r2, r3, #3
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	3208      	adds	r2, #8
 8006160:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006164:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006166:	69fb      	ldr	r3, [r7, #28]
 8006168:	f003 0307 	and.w	r3, r3, #7
 800616c:	009b      	lsls	r3, r3, #2
 800616e:	220f      	movs	r2, #15
 8006170:	fa02 f303 	lsl.w	r3, r2, r3
 8006174:	43db      	mvns	r3, r3
 8006176:	69ba      	ldr	r2, [r7, #24]
 8006178:	4013      	ands	r3, r2
 800617a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	691a      	ldr	r2, [r3, #16]
 8006180:	69fb      	ldr	r3, [r7, #28]
 8006182:	f003 0307 	and.w	r3, r3, #7
 8006186:	009b      	lsls	r3, r3, #2
 8006188:	fa02 f303 	lsl.w	r3, r2, r3
 800618c:	69ba      	ldr	r2, [r7, #24]
 800618e:	4313      	orrs	r3, r2
 8006190:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006192:	69fb      	ldr	r3, [r7, #28]
 8006194:	08da      	lsrs	r2, r3, #3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	3208      	adds	r2, #8
 800619a:	69b9      	ldr	r1, [r7, #24]
 800619c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80061a6:	69fb      	ldr	r3, [r7, #28]
 80061a8:	005b      	lsls	r3, r3, #1
 80061aa:	2203      	movs	r2, #3
 80061ac:	fa02 f303 	lsl.w	r3, r2, r3
 80061b0:	43db      	mvns	r3, r3
 80061b2:	69ba      	ldr	r2, [r7, #24]
 80061b4:	4013      	ands	r3, r2
 80061b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	f003 0203 	and.w	r2, r3, #3
 80061c0:	69fb      	ldr	r3, [r7, #28]
 80061c2:	005b      	lsls	r3, r3, #1
 80061c4:	fa02 f303 	lsl.w	r3, r2, r3
 80061c8:	69ba      	ldr	r2, [r7, #24]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	69ba      	ldr	r2, [r7, #24]
 80061d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80061dc:	2b00      	cmp	r3, #0
 80061de:	f000 80ae 	beq.w	800633e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80061e2:	2300      	movs	r3, #0
 80061e4:	60fb      	str	r3, [r7, #12]
 80061e6:	4b5d      	ldr	r3, [pc, #372]	@ (800635c <HAL_GPIO_Init+0x300>)
 80061e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061ea:	4a5c      	ldr	r2, [pc, #368]	@ (800635c <HAL_GPIO_Init+0x300>)
 80061ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80061f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80061f2:	4b5a      	ldr	r3, [pc, #360]	@ (800635c <HAL_GPIO_Init+0x300>)
 80061f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80061fa:	60fb      	str	r3, [r7, #12]
 80061fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80061fe:	4a58      	ldr	r2, [pc, #352]	@ (8006360 <HAL_GPIO_Init+0x304>)
 8006200:	69fb      	ldr	r3, [r7, #28]
 8006202:	089b      	lsrs	r3, r3, #2
 8006204:	3302      	adds	r3, #2
 8006206:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800620a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800620c:	69fb      	ldr	r3, [r7, #28]
 800620e:	f003 0303 	and.w	r3, r3, #3
 8006212:	009b      	lsls	r3, r3, #2
 8006214:	220f      	movs	r2, #15
 8006216:	fa02 f303 	lsl.w	r3, r2, r3
 800621a:	43db      	mvns	r3, r3
 800621c:	69ba      	ldr	r2, [r7, #24]
 800621e:	4013      	ands	r3, r2
 8006220:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	4a4f      	ldr	r2, [pc, #316]	@ (8006364 <HAL_GPIO_Init+0x308>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d025      	beq.n	8006276 <HAL_GPIO_Init+0x21a>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	4a4e      	ldr	r2, [pc, #312]	@ (8006368 <HAL_GPIO_Init+0x30c>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d01f      	beq.n	8006272 <HAL_GPIO_Init+0x216>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	4a4d      	ldr	r2, [pc, #308]	@ (800636c <HAL_GPIO_Init+0x310>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d019      	beq.n	800626e <HAL_GPIO_Init+0x212>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	4a4c      	ldr	r2, [pc, #304]	@ (8006370 <HAL_GPIO_Init+0x314>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d013      	beq.n	800626a <HAL_GPIO_Init+0x20e>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	4a4b      	ldr	r2, [pc, #300]	@ (8006374 <HAL_GPIO_Init+0x318>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d00d      	beq.n	8006266 <HAL_GPIO_Init+0x20a>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	4a4a      	ldr	r2, [pc, #296]	@ (8006378 <HAL_GPIO_Init+0x31c>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d007      	beq.n	8006262 <HAL_GPIO_Init+0x206>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	4a49      	ldr	r2, [pc, #292]	@ (800637c <HAL_GPIO_Init+0x320>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d101      	bne.n	800625e <HAL_GPIO_Init+0x202>
 800625a:	2306      	movs	r3, #6
 800625c:	e00c      	b.n	8006278 <HAL_GPIO_Init+0x21c>
 800625e:	2307      	movs	r3, #7
 8006260:	e00a      	b.n	8006278 <HAL_GPIO_Init+0x21c>
 8006262:	2305      	movs	r3, #5
 8006264:	e008      	b.n	8006278 <HAL_GPIO_Init+0x21c>
 8006266:	2304      	movs	r3, #4
 8006268:	e006      	b.n	8006278 <HAL_GPIO_Init+0x21c>
 800626a:	2303      	movs	r3, #3
 800626c:	e004      	b.n	8006278 <HAL_GPIO_Init+0x21c>
 800626e:	2302      	movs	r3, #2
 8006270:	e002      	b.n	8006278 <HAL_GPIO_Init+0x21c>
 8006272:	2301      	movs	r3, #1
 8006274:	e000      	b.n	8006278 <HAL_GPIO_Init+0x21c>
 8006276:	2300      	movs	r3, #0
 8006278:	69fa      	ldr	r2, [r7, #28]
 800627a:	f002 0203 	and.w	r2, r2, #3
 800627e:	0092      	lsls	r2, r2, #2
 8006280:	4093      	lsls	r3, r2
 8006282:	69ba      	ldr	r2, [r7, #24]
 8006284:	4313      	orrs	r3, r2
 8006286:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006288:	4935      	ldr	r1, [pc, #212]	@ (8006360 <HAL_GPIO_Init+0x304>)
 800628a:	69fb      	ldr	r3, [r7, #28]
 800628c:	089b      	lsrs	r3, r3, #2
 800628e:	3302      	adds	r3, #2
 8006290:	69ba      	ldr	r2, [r7, #24]
 8006292:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006296:	4b3a      	ldr	r3, [pc, #232]	@ (8006380 <HAL_GPIO_Init+0x324>)
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	43db      	mvns	r3, r3
 80062a0:	69ba      	ldr	r2, [r7, #24]
 80062a2:	4013      	ands	r3, r2
 80062a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d003      	beq.n	80062ba <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80062b2:	69ba      	ldr	r2, [r7, #24]
 80062b4:	693b      	ldr	r3, [r7, #16]
 80062b6:	4313      	orrs	r3, r2
 80062b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80062ba:	4a31      	ldr	r2, [pc, #196]	@ (8006380 <HAL_GPIO_Init+0x324>)
 80062bc:	69bb      	ldr	r3, [r7, #24]
 80062be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80062c0:	4b2f      	ldr	r3, [pc, #188]	@ (8006380 <HAL_GPIO_Init+0x324>)
 80062c2:	68db      	ldr	r3, [r3, #12]
 80062c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	43db      	mvns	r3, r3
 80062ca:	69ba      	ldr	r2, [r7, #24]
 80062cc:	4013      	ands	r3, r2
 80062ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d003      	beq.n	80062e4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80062dc:	69ba      	ldr	r2, [r7, #24]
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	4313      	orrs	r3, r2
 80062e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80062e4:	4a26      	ldr	r2, [pc, #152]	@ (8006380 <HAL_GPIO_Init+0x324>)
 80062e6:	69bb      	ldr	r3, [r7, #24]
 80062e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80062ea:	4b25      	ldr	r3, [pc, #148]	@ (8006380 <HAL_GPIO_Init+0x324>)
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	43db      	mvns	r3, r3
 80062f4:	69ba      	ldr	r2, [r7, #24]
 80062f6:	4013      	ands	r3, r2
 80062f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006302:	2b00      	cmp	r3, #0
 8006304:	d003      	beq.n	800630e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8006306:	69ba      	ldr	r2, [r7, #24]
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	4313      	orrs	r3, r2
 800630c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800630e:	4a1c      	ldr	r2, [pc, #112]	@ (8006380 <HAL_GPIO_Init+0x324>)
 8006310:	69bb      	ldr	r3, [r7, #24]
 8006312:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006314:	4b1a      	ldr	r3, [pc, #104]	@ (8006380 <HAL_GPIO_Init+0x324>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	43db      	mvns	r3, r3
 800631e:	69ba      	ldr	r2, [r7, #24]
 8006320:	4013      	ands	r3, r2
 8006322:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800632c:	2b00      	cmp	r3, #0
 800632e:	d003      	beq.n	8006338 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006330:	69ba      	ldr	r2, [r7, #24]
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	4313      	orrs	r3, r2
 8006336:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006338:	4a11      	ldr	r2, [pc, #68]	@ (8006380 <HAL_GPIO_Init+0x324>)
 800633a:	69bb      	ldr	r3, [r7, #24]
 800633c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800633e:	69fb      	ldr	r3, [r7, #28]
 8006340:	3301      	adds	r3, #1
 8006342:	61fb      	str	r3, [r7, #28]
 8006344:	69fb      	ldr	r3, [r7, #28]
 8006346:	2b0f      	cmp	r3, #15
 8006348:	f67f ae96 	bls.w	8006078 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800634c:	bf00      	nop
 800634e:	bf00      	nop
 8006350:	3724      	adds	r7, #36	@ 0x24
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr
 800635a:	bf00      	nop
 800635c:	40023800 	.word	0x40023800
 8006360:	40013800 	.word	0x40013800
 8006364:	40020000 	.word	0x40020000
 8006368:	40020400 	.word	0x40020400
 800636c:	40020800 	.word	0x40020800
 8006370:	40020c00 	.word	0x40020c00
 8006374:	40021000 	.word	0x40021000
 8006378:	40021400 	.word	0x40021400
 800637c:	40021800 	.word	0x40021800
 8006380:	40013c00 	.word	0x40013c00

08006384 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006384:	b480      	push	{r7}
 8006386:	b083      	sub	sp, #12
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
 800638c:	460b      	mov	r3, r1
 800638e:	807b      	strh	r3, [r7, #2]
 8006390:	4613      	mov	r3, r2
 8006392:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006394:	787b      	ldrb	r3, [r7, #1]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d003      	beq.n	80063a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800639a:	887a      	ldrh	r2, [r7, #2]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80063a0:	e003      	b.n	80063aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80063a2:	887b      	ldrh	r3, [r7, #2]
 80063a4:	041a      	lsls	r2, r3, #16
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	619a      	str	r2, [r3, #24]
}
 80063aa:	bf00      	nop
 80063ac:	370c      	adds	r7, #12
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr

080063b6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80063b6:	b580      	push	{r7, lr}
 80063b8:	b086      	sub	sp, #24
 80063ba:	af02      	add	r7, sp, #8
 80063bc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d101      	bne.n	80063c8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80063c4:	2301      	movs	r3, #1
 80063c6:	e108      	b.n	80065da <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d106      	bne.n	80063e8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2200      	movs	r2, #0
 80063de:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f7fd fe5e 	bl	80040a4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2203      	movs	r2, #3
 80063ec:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80063f6:	d102      	bne.n	80063fe <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2200      	movs	r2, #0
 80063fc:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4618      	mov	r0, r3
 8006404:	f004 fdbf 	bl	800af86 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6818      	ldr	r0, [r3, #0]
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	7c1a      	ldrb	r2, [r3, #16]
 8006410:	f88d 2000 	strb.w	r2, [sp]
 8006414:	3304      	adds	r3, #4
 8006416:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006418:	f004 fc9e 	bl	800ad58 <USB_CoreInit>
 800641c:	4603      	mov	r3, r0
 800641e:	2b00      	cmp	r3, #0
 8006420:	d005      	beq.n	800642e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2202      	movs	r2, #2
 8006426:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800642a:	2301      	movs	r3, #1
 800642c:	e0d5      	b.n	80065da <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	2100      	movs	r1, #0
 8006434:	4618      	mov	r0, r3
 8006436:	f004 fdb7 	bl	800afa8 <USB_SetCurrentMode>
 800643a:	4603      	mov	r3, r0
 800643c:	2b00      	cmp	r3, #0
 800643e:	d005      	beq.n	800644c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2202      	movs	r2, #2
 8006444:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006448:	2301      	movs	r3, #1
 800644a:	e0c6      	b.n	80065da <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800644c:	2300      	movs	r3, #0
 800644e:	73fb      	strb	r3, [r7, #15]
 8006450:	e04a      	b.n	80064e8 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006452:	7bfa      	ldrb	r2, [r7, #15]
 8006454:	6879      	ldr	r1, [r7, #4]
 8006456:	4613      	mov	r3, r2
 8006458:	00db      	lsls	r3, r3, #3
 800645a:	4413      	add	r3, r2
 800645c:	009b      	lsls	r3, r3, #2
 800645e:	440b      	add	r3, r1
 8006460:	3315      	adds	r3, #21
 8006462:	2201      	movs	r2, #1
 8006464:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006466:	7bfa      	ldrb	r2, [r7, #15]
 8006468:	6879      	ldr	r1, [r7, #4]
 800646a:	4613      	mov	r3, r2
 800646c:	00db      	lsls	r3, r3, #3
 800646e:	4413      	add	r3, r2
 8006470:	009b      	lsls	r3, r3, #2
 8006472:	440b      	add	r3, r1
 8006474:	3314      	adds	r3, #20
 8006476:	7bfa      	ldrb	r2, [r7, #15]
 8006478:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800647a:	7bfa      	ldrb	r2, [r7, #15]
 800647c:	7bfb      	ldrb	r3, [r7, #15]
 800647e:	b298      	uxth	r0, r3
 8006480:	6879      	ldr	r1, [r7, #4]
 8006482:	4613      	mov	r3, r2
 8006484:	00db      	lsls	r3, r3, #3
 8006486:	4413      	add	r3, r2
 8006488:	009b      	lsls	r3, r3, #2
 800648a:	440b      	add	r3, r1
 800648c:	332e      	adds	r3, #46	@ 0x2e
 800648e:	4602      	mov	r2, r0
 8006490:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006492:	7bfa      	ldrb	r2, [r7, #15]
 8006494:	6879      	ldr	r1, [r7, #4]
 8006496:	4613      	mov	r3, r2
 8006498:	00db      	lsls	r3, r3, #3
 800649a:	4413      	add	r3, r2
 800649c:	009b      	lsls	r3, r3, #2
 800649e:	440b      	add	r3, r1
 80064a0:	3318      	adds	r3, #24
 80064a2:	2200      	movs	r2, #0
 80064a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80064a6:	7bfa      	ldrb	r2, [r7, #15]
 80064a8:	6879      	ldr	r1, [r7, #4]
 80064aa:	4613      	mov	r3, r2
 80064ac:	00db      	lsls	r3, r3, #3
 80064ae:	4413      	add	r3, r2
 80064b0:	009b      	lsls	r3, r3, #2
 80064b2:	440b      	add	r3, r1
 80064b4:	331c      	adds	r3, #28
 80064b6:	2200      	movs	r2, #0
 80064b8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80064ba:	7bfa      	ldrb	r2, [r7, #15]
 80064bc:	6879      	ldr	r1, [r7, #4]
 80064be:	4613      	mov	r3, r2
 80064c0:	00db      	lsls	r3, r3, #3
 80064c2:	4413      	add	r3, r2
 80064c4:	009b      	lsls	r3, r3, #2
 80064c6:	440b      	add	r3, r1
 80064c8:	3320      	adds	r3, #32
 80064ca:	2200      	movs	r2, #0
 80064cc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80064ce:	7bfa      	ldrb	r2, [r7, #15]
 80064d0:	6879      	ldr	r1, [r7, #4]
 80064d2:	4613      	mov	r3, r2
 80064d4:	00db      	lsls	r3, r3, #3
 80064d6:	4413      	add	r3, r2
 80064d8:	009b      	lsls	r3, r3, #2
 80064da:	440b      	add	r3, r1
 80064dc:	3324      	adds	r3, #36	@ 0x24
 80064de:	2200      	movs	r2, #0
 80064e0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80064e2:	7bfb      	ldrb	r3, [r7, #15]
 80064e4:	3301      	adds	r3, #1
 80064e6:	73fb      	strb	r3, [r7, #15]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	791b      	ldrb	r3, [r3, #4]
 80064ec:	7bfa      	ldrb	r2, [r7, #15]
 80064ee:	429a      	cmp	r2, r3
 80064f0:	d3af      	bcc.n	8006452 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80064f2:	2300      	movs	r3, #0
 80064f4:	73fb      	strb	r3, [r7, #15]
 80064f6:	e044      	b.n	8006582 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80064f8:	7bfa      	ldrb	r2, [r7, #15]
 80064fa:	6879      	ldr	r1, [r7, #4]
 80064fc:	4613      	mov	r3, r2
 80064fe:	00db      	lsls	r3, r3, #3
 8006500:	4413      	add	r3, r2
 8006502:	009b      	lsls	r3, r3, #2
 8006504:	440b      	add	r3, r1
 8006506:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800650a:	2200      	movs	r2, #0
 800650c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800650e:	7bfa      	ldrb	r2, [r7, #15]
 8006510:	6879      	ldr	r1, [r7, #4]
 8006512:	4613      	mov	r3, r2
 8006514:	00db      	lsls	r3, r3, #3
 8006516:	4413      	add	r3, r2
 8006518:	009b      	lsls	r3, r3, #2
 800651a:	440b      	add	r3, r1
 800651c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8006520:	7bfa      	ldrb	r2, [r7, #15]
 8006522:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006524:	7bfa      	ldrb	r2, [r7, #15]
 8006526:	6879      	ldr	r1, [r7, #4]
 8006528:	4613      	mov	r3, r2
 800652a:	00db      	lsls	r3, r3, #3
 800652c:	4413      	add	r3, r2
 800652e:	009b      	lsls	r3, r3, #2
 8006530:	440b      	add	r3, r1
 8006532:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006536:	2200      	movs	r2, #0
 8006538:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800653a:	7bfa      	ldrb	r2, [r7, #15]
 800653c:	6879      	ldr	r1, [r7, #4]
 800653e:	4613      	mov	r3, r2
 8006540:	00db      	lsls	r3, r3, #3
 8006542:	4413      	add	r3, r2
 8006544:	009b      	lsls	r3, r3, #2
 8006546:	440b      	add	r3, r1
 8006548:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800654c:	2200      	movs	r2, #0
 800654e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006550:	7bfa      	ldrb	r2, [r7, #15]
 8006552:	6879      	ldr	r1, [r7, #4]
 8006554:	4613      	mov	r3, r2
 8006556:	00db      	lsls	r3, r3, #3
 8006558:	4413      	add	r3, r2
 800655a:	009b      	lsls	r3, r3, #2
 800655c:	440b      	add	r3, r1
 800655e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006562:	2200      	movs	r2, #0
 8006564:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006566:	7bfa      	ldrb	r2, [r7, #15]
 8006568:	6879      	ldr	r1, [r7, #4]
 800656a:	4613      	mov	r3, r2
 800656c:	00db      	lsls	r3, r3, #3
 800656e:	4413      	add	r3, r2
 8006570:	009b      	lsls	r3, r3, #2
 8006572:	440b      	add	r3, r1
 8006574:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006578:	2200      	movs	r2, #0
 800657a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800657c:	7bfb      	ldrb	r3, [r7, #15]
 800657e:	3301      	adds	r3, #1
 8006580:	73fb      	strb	r3, [r7, #15]
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	791b      	ldrb	r3, [r3, #4]
 8006586:	7bfa      	ldrb	r2, [r7, #15]
 8006588:	429a      	cmp	r2, r3
 800658a:	d3b5      	bcc.n	80064f8 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6818      	ldr	r0, [r3, #0]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	7c1a      	ldrb	r2, [r3, #16]
 8006594:	f88d 2000 	strb.w	r2, [sp]
 8006598:	3304      	adds	r3, #4
 800659a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800659c:	f004 fd50 	bl	800b040 <USB_DevInit>
 80065a0:	4603      	mov	r3, r0
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d005      	beq.n	80065b2 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2202      	movs	r2, #2
 80065aa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80065ae:	2301      	movs	r3, #1
 80065b0:	e013      	b.n	80065da <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2200      	movs	r2, #0
 80065b6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2201      	movs	r2, #1
 80065bc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	7b1b      	ldrb	r3, [r3, #12]
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	d102      	bne.n	80065ce <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80065c8:	6878      	ldr	r0, [r7, #4]
 80065ca:	f001 f96f 	bl	80078ac <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	4618      	mov	r0, r3
 80065d4:	f005 fd8d 	bl	800c0f2 <USB_DevDisconnect>

  return HAL_OK;
 80065d8:	2300      	movs	r3, #0
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3710      	adds	r7, #16
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}

080065e2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80065e2:	b580      	push	{r7, lr}
 80065e4:	b084      	sub	sp, #16
 80065e6:	af00      	add	r7, sp, #0
 80065e8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80065f6:	2b01      	cmp	r3, #1
 80065f8:	d101      	bne.n	80065fe <HAL_PCD_Start+0x1c>
 80065fa:	2302      	movs	r3, #2
 80065fc:	e022      	b.n	8006644 <HAL_PCD_Start+0x62>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2201      	movs	r2, #1
 8006602:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	68db      	ldr	r3, [r3, #12]
 800660a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800660e:	2b00      	cmp	r3, #0
 8006610:	d009      	beq.n	8006626 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006616:	2b01      	cmp	r3, #1
 8006618:	d105      	bne.n	8006626 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800661e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4618      	mov	r0, r3
 800662c:	f004 fc9a 	bl	800af64 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4618      	mov	r0, r3
 8006636:	f005 fd3b 	bl	800c0b0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2200      	movs	r2, #0
 800663e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006642:	2300      	movs	r3, #0
}
 8006644:	4618      	mov	r0, r3
 8006646:	3710      	adds	r7, #16
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}

0800664c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800664c:	b590      	push	{r4, r7, lr}
 800664e:	b08d      	sub	sp, #52	@ 0x34
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800665a:	6a3b      	ldr	r3, [r7, #32]
 800665c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4618      	mov	r0, r3
 8006664:	f005 fdf9 	bl	800c25a <USB_GetMode>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	f040 84b9 	bne.w	8006fe2 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4618      	mov	r0, r3
 8006676:	f005 fd5d 	bl	800c134 <USB_ReadInterrupts>
 800667a:	4603      	mov	r3, r0
 800667c:	2b00      	cmp	r3, #0
 800667e:	f000 84af 	beq.w	8006fe0 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8006682:	69fb      	ldr	r3, [r7, #28]
 8006684:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	0a1b      	lsrs	r3, r3, #8
 800668c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4618      	mov	r0, r3
 800669c:	f005 fd4a 	bl	800c134 <USB_ReadInterrupts>
 80066a0:	4603      	mov	r3, r0
 80066a2:	f003 0302 	and.w	r3, r3, #2
 80066a6:	2b02      	cmp	r3, #2
 80066a8:	d107      	bne.n	80066ba <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	695a      	ldr	r2, [r3, #20]
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f002 0202 	and.w	r2, r2, #2
 80066b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4618      	mov	r0, r3
 80066c0:	f005 fd38 	bl	800c134 <USB_ReadInterrupts>
 80066c4:	4603      	mov	r3, r0
 80066c6:	f003 0310 	and.w	r3, r3, #16
 80066ca:	2b10      	cmp	r3, #16
 80066cc:	d161      	bne.n	8006792 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	699a      	ldr	r2, [r3, #24]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f022 0210 	bic.w	r2, r2, #16
 80066dc:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80066de:	6a3b      	ldr	r3, [r7, #32]
 80066e0:	6a1b      	ldr	r3, [r3, #32]
 80066e2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80066e4:	69bb      	ldr	r3, [r7, #24]
 80066e6:	f003 020f 	and.w	r2, r3, #15
 80066ea:	4613      	mov	r3, r2
 80066ec:	00db      	lsls	r3, r3, #3
 80066ee:	4413      	add	r3, r2
 80066f0:	009b      	lsls	r3, r3, #2
 80066f2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80066f6:	687a      	ldr	r2, [r7, #4]
 80066f8:	4413      	add	r3, r2
 80066fa:	3304      	adds	r3, #4
 80066fc:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80066fe:	69bb      	ldr	r3, [r7, #24]
 8006700:	0c5b      	lsrs	r3, r3, #17
 8006702:	f003 030f 	and.w	r3, r3, #15
 8006706:	2b02      	cmp	r3, #2
 8006708:	d124      	bne.n	8006754 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800670a:	69ba      	ldr	r2, [r7, #24]
 800670c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8006710:	4013      	ands	r3, r2
 8006712:	2b00      	cmp	r3, #0
 8006714:	d035      	beq.n	8006782 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800671a:	69bb      	ldr	r3, [r7, #24]
 800671c:	091b      	lsrs	r3, r3, #4
 800671e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006720:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006724:	b29b      	uxth	r3, r3
 8006726:	461a      	mov	r2, r3
 8006728:	6a38      	ldr	r0, [r7, #32]
 800672a:	f005 fb6f 	bl	800be0c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800672e:	697b      	ldr	r3, [r7, #20]
 8006730:	68da      	ldr	r2, [r3, #12]
 8006732:	69bb      	ldr	r3, [r7, #24]
 8006734:	091b      	lsrs	r3, r3, #4
 8006736:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800673a:	441a      	add	r2, r3
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	695a      	ldr	r2, [r3, #20]
 8006744:	69bb      	ldr	r3, [r7, #24]
 8006746:	091b      	lsrs	r3, r3, #4
 8006748:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800674c:	441a      	add	r2, r3
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	615a      	str	r2, [r3, #20]
 8006752:	e016      	b.n	8006782 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8006754:	69bb      	ldr	r3, [r7, #24]
 8006756:	0c5b      	lsrs	r3, r3, #17
 8006758:	f003 030f 	and.w	r3, r3, #15
 800675c:	2b06      	cmp	r3, #6
 800675e:	d110      	bne.n	8006782 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006766:	2208      	movs	r2, #8
 8006768:	4619      	mov	r1, r3
 800676a:	6a38      	ldr	r0, [r7, #32]
 800676c:	f005 fb4e 	bl	800be0c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006770:	697b      	ldr	r3, [r7, #20]
 8006772:	695a      	ldr	r2, [r3, #20]
 8006774:	69bb      	ldr	r3, [r7, #24]
 8006776:	091b      	lsrs	r3, r3, #4
 8006778:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800677c:	441a      	add	r2, r3
 800677e:	697b      	ldr	r3, [r7, #20]
 8006780:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	699a      	ldr	r2, [r3, #24]
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f042 0210 	orr.w	r2, r2, #16
 8006790:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4618      	mov	r0, r3
 8006798:	f005 fccc 	bl	800c134 <USB_ReadInterrupts>
 800679c:	4603      	mov	r3, r0
 800679e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80067a2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80067a6:	f040 80a7 	bne.w	80068f8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80067aa:	2300      	movs	r3, #0
 80067ac:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4618      	mov	r0, r3
 80067b4:	f005 fcd1 	bl	800c15a <USB_ReadDevAllOutEpInterrupt>
 80067b8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80067ba:	e099      	b.n	80068f0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80067bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067be:	f003 0301 	and.w	r3, r3, #1
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	f000 808e 	beq.w	80068e4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067ce:	b2d2      	uxtb	r2, r2
 80067d0:	4611      	mov	r1, r2
 80067d2:	4618      	mov	r0, r3
 80067d4:	f005 fcf5 	bl	800c1c2 <USB_ReadDevOutEPInterrupt>
 80067d8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80067da:	693b      	ldr	r3, [r7, #16]
 80067dc:	f003 0301 	and.w	r3, r3, #1
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d00c      	beq.n	80067fe <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80067e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067e6:	015a      	lsls	r2, r3, #5
 80067e8:	69fb      	ldr	r3, [r7, #28]
 80067ea:	4413      	add	r3, r2
 80067ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067f0:	461a      	mov	r2, r3
 80067f2:	2301      	movs	r3, #1
 80067f4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80067f6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80067f8:	6878      	ldr	r0, [r7, #4]
 80067fa:	f000 fed1 	bl	80075a0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80067fe:	693b      	ldr	r3, [r7, #16]
 8006800:	f003 0308 	and.w	r3, r3, #8
 8006804:	2b00      	cmp	r3, #0
 8006806:	d00c      	beq.n	8006822 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800680a:	015a      	lsls	r2, r3, #5
 800680c:	69fb      	ldr	r3, [r7, #28]
 800680e:	4413      	add	r3, r2
 8006810:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006814:	461a      	mov	r2, r3
 8006816:	2308      	movs	r3, #8
 8006818:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800681a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f000 ffa7 	bl	8007770 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	f003 0310 	and.w	r3, r3, #16
 8006828:	2b00      	cmp	r3, #0
 800682a:	d008      	beq.n	800683e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800682c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800682e:	015a      	lsls	r2, r3, #5
 8006830:	69fb      	ldr	r3, [r7, #28]
 8006832:	4413      	add	r3, r2
 8006834:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006838:	461a      	mov	r2, r3
 800683a:	2310      	movs	r3, #16
 800683c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800683e:	693b      	ldr	r3, [r7, #16]
 8006840:	f003 0302 	and.w	r3, r3, #2
 8006844:	2b00      	cmp	r3, #0
 8006846:	d030      	beq.n	80068aa <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8006848:	6a3b      	ldr	r3, [r7, #32]
 800684a:	695b      	ldr	r3, [r3, #20]
 800684c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006850:	2b80      	cmp	r3, #128	@ 0x80
 8006852:	d109      	bne.n	8006868 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8006854:	69fb      	ldr	r3, [r7, #28]
 8006856:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	69fa      	ldr	r2, [r7, #28]
 800685e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006862:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006866:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8006868:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800686a:	4613      	mov	r3, r2
 800686c:	00db      	lsls	r3, r3, #3
 800686e:	4413      	add	r3, r2
 8006870:	009b      	lsls	r3, r3, #2
 8006872:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006876:	687a      	ldr	r2, [r7, #4]
 8006878:	4413      	add	r3, r2
 800687a:	3304      	adds	r3, #4
 800687c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	78db      	ldrb	r3, [r3, #3]
 8006882:	2b01      	cmp	r3, #1
 8006884:	d108      	bne.n	8006898 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8006886:	697b      	ldr	r3, [r7, #20]
 8006888:	2200      	movs	r2, #0
 800688a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800688c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800688e:	b2db      	uxtb	r3, r3
 8006890:	4619      	mov	r1, r3
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f008 fd6a 	bl	800f36c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8006898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800689a:	015a      	lsls	r2, r3, #5
 800689c:	69fb      	ldr	r3, [r7, #28]
 800689e:	4413      	add	r3, r2
 80068a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068a4:	461a      	mov	r2, r3
 80068a6:	2302      	movs	r3, #2
 80068a8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	f003 0320 	and.w	r3, r3, #32
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d008      	beq.n	80068c6 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80068b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068b6:	015a      	lsls	r2, r3, #5
 80068b8:	69fb      	ldr	r3, [r7, #28]
 80068ba:	4413      	add	r3, r2
 80068bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068c0:	461a      	mov	r2, r3
 80068c2:	2320      	movs	r3, #32
 80068c4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d009      	beq.n	80068e4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80068d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d2:	015a      	lsls	r2, r3, #5
 80068d4:	69fb      	ldr	r3, [r7, #28]
 80068d6:	4413      	add	r3, r2
 80068d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068dc:	461a      	mov	r2, r3
 80068de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80068e2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80068e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e6:	3301      	adds	r3, #1
 80068e8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80068ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ec:	085b      	lsrs	r3, r3, #1
 80068ee:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80068f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	f47f af62 	bne.w	80067bc <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4618      	mov	r0, r3
 80068fe:	f005 fc19 	bl	800c134 <USB_ReadInterrupts>
 8006902:	4603      	mov	r3, r0
 8006904:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006908:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800690c:	f040 80db 	bne.w	8006ac6 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4618      	mov	r0, r3
 8006916:	f005 fc3a 	bl	800c18e <USB_ReadDevAllInEpInterrupt>
 800691a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800691c:	2300      	movs	r3, #0
 800691e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8006920:	e0cd      	b.n	8006abe <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8006922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006924:	f003 0301 	and.w	r3, r3, #1
 8006928:	2b00      	cmp	r3, #0
 800692a:	f000 80c2 	beq.w	8006ab2 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006934:	b2d2      	uxtb	r2, r2
 8006936:	4611      	mov	r1, r2
 8006938:	4618      	mov	r0, r3
 800693a:	f005 fc60 	bl	800c1fe <USB_ReadDevInEPInterrupt>
 800693e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	f003 0301 	and.w	r3, r3, #1
 8006946:	2b00      	cmp	r3, #0
 8006948:	d057      	beq.n	80069fa <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800694a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800694c:	f003 030f 	and.w	r3, r3, #15
 8006950:	2201      	movs	r2, #1
 8006952:	fa02 f303 	lsl.w	r3, r2, r3
 8006956:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006958:	69fb      	ldr	r3, [r7, #28]
 800695a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800695e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	43db      	mvns	r3, r3
 8006964:	69f9      	ldr	r1, [r7, #28]
 8006966:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800696a:	4013      	ands	r3, r2
 800696c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800696e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006970:	015a      	lsls	r2, r3, #5
 8006972:	69fb      	ldr	r3, [r7, #28]
 8006974:	4413      	add	r3, r2
 8006976:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800697a:	461a      	mov	r2, r3
 800697c:	2301      	movs	r3, #1
 800697e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	799b      	ldrb	r3, [r3, #6]
 8006984:	2b01      	cmp	r3, #1
 8006986:	d132      	bne.n	80069ee <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006988:	6879      	ldr	r1, [r7, #4]
 800698a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800698c:	4613      	mov	r3, r2
 800698e:	00db      	lsls	r3, r3, #3
 8006990:	4413      	add	r3, r2
 8006992:	009b      	lsls	r3, r3, #2
 8006994:	440b      	add	r3, r1
 8006996:	3320      	adds	r3, #32
 8006998:	6819      	ldr	r1, [r3, #0]
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800699e:	4613      	mov	r3, r2
 80069a0:	00db      	lsls	r3, r3, #3
 80069a2:	4413      	add	r3, r2
 80069a4:	009b      	lsls	r3, r3, #2
 80069a6:	4403      	add	r3, r0
 80069a8:	331c      	adds	r3, #28
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4419      	add	r1, r3
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069b2:	4613      	mov	r3, r2
 80069b4:	00db      	lsls	r3, r3, #3
 80069b6:	4413      	add	r3, r2
 80069b8:	009b      	lsls	r3, r3, #2
 80069ba:	4403      	add	r3, r0
 80069bc:	3320      	adds	r3, #32
 80069be:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80069c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d113      	bne.n	80069ee <HAL_PCD_IRQHandler+0x3a2>
 80069c6:	6879      	ldr	r1, [r7, #4]
 80069c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069ca:	4613      	mov	r3, r2
 80069cc:	00db      	lsls	r3, r3, #3
 80069ce:	4413      	add	r3, r2
 80069d0:	009b      	lsls	r3, r3, #2
 80069d2:	440b      	add	r3, r1
 80069d4:	3324      	adds	r3, #36	@ 0x24
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d108      	bne.n	80069ee <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6818      	ldr	r0, [r3, #0]
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80069e6:	461a      	mov	r2, r3
 80069e8:	2101      	movs	r1, #1
 80069ea:	f005 fc67 	bl	800c2bc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80069ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069f0:	b2db      	uxtb	r3, r3
 80069f2:	4619      	mov	r1, r3
 80069f4:	6878      	ldr	r0, [r7, #4]
 80069f6:	f008 fc34 	bl	800f262 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80069fa:	693b      	ldr	r3, [r7, #16]
 80069fc:	f003 0308 	and.w	r3, r3, #8
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d008      	beq.n	8006a16 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a06:	015a      	lsls	r2, r3, #5
 8006a08:	69fb      	ldr	r3, [r7, #28]
 8006a0a:	4413      	add	r3, r2
 8006a0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a10:	461a      	mov	r2, r3
 8006a12:	2308      	movs	r3, #8
 8006a14:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006a16:	693b      	ldr	r3, [r7, #16]
 8006a18:	f003 0310 	and.w	r3, r3, #16
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d008      	beq.n	8006a32 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a22:	015a      	lsls	r2, r3, #5
 8006a24:	69fb      	ldr	r3, [r7, #28]
 8006a26:	4413      	add	r3, r2
 8006a28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a2c:	461a      	mov	r2, r3
 8006a2e:	2310      	movs	r3, #16
 8006a30:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d008      	beq.n	8006a4e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a3e:	015a      	lsls	r2, r3, #5
 8006a40:	69fb      	ldr	r3, [r7, #28]
 8006a42:	4413      	add	r3, r2
 8006a44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a48:	461a      	mov	r2, r3
 8006a4a:	2340      	movs	r3, #64	@ 0x40
 8006a4c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	f003 0302 	and.w	r3, r3, #2
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d023      	beq.n	8006aa0 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8006a58:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006a5a:	6a38      	ldr	r0, [r7, #32]
 8006a5c:	f004 fc4e 	bl	800b2fc <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8006a60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a62:	4613      	mov	r3, r2
 8006a64:	00db      	lsls	r3, r3, #3
 8006a66:	4413      	add	r3, r2
 8006a68:	009b      	lsls	r3, r3, #2
 8006a6a:	3310      	adds	r3, #16
 8006a6c:	687a      	ldr	r2, [r7, #4]
 8006a6e:	4413      	add	r3, r2
 8006a70:	3304      	adds	r3, #4
 8006a72:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006a74:	697b      	ldr	r3, [r7, #20]
 8006a76:	78db      	ldrb	r3, [r3, #3]
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	d108      	bne.n	8006a8e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8006a7c:	697b      	ldr	r3, [r7, #20]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a84:	b2db      	uxtb	r3, r3
 8006a86:	4619      	mov	r1, r3
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f008 fc81 	bl	800f390 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a90:	015a      	lsls	r2, r3, #5
 8006a92:	69fb      	ldr	r3, [r7, #28]
 8006a94:	4413      	add	r3, r2
 8006a96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a9a:	461a      	mov	r2, r3
 8006a9c:	2302      	movs	r3, #2
 8006a9e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d003      	beq.n	8006ab2 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006aaa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f000 fcea 	bl	8007486 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8006ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab4:	3301      	adds	r3, #1
 8006ab6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aba:	085b      	lsrs	r3, r3, #1
 8006abc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	f47f af2e 	bne.w	8006922 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4618      	mov	r0, r3
 8006acc:	f005 fb32 	bl	800c134 <USB_ReadInterrupts>
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006ad6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ada:	d122      	bne.n	8006b22 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006adc:	69fb      	ldr	r3, [r7, #28]
 8006ade:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ae2:	685b      	ldr	r3, [r3, #4]
 8006ae4:	69fa      	ldr	r2, [r7, #28]
 8006ae6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006aea:	f023 0301 	bic.w	r3, r3, #1
 8006aee:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8006af6:	2b01      	cmp	r3, #1
 8006af8:	d108      	bne.n	8006b0c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2200      	movs	r2, #0
 8006afe:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006b02:	2100      	movs	r1, #0
 8006b04:	6878      	ldr	r0, [r7, #4]
 8006b06:	f000 fef5 	bl	80078f4 <HAL_PCDEx_LPM_Callback>
 8006b0a:	e002      	b.n	8006b12 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	f008 fc1f 	bl	800f350 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	695a      	ldr	r2, [r3, #20]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8006b20:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	4618      	mov	r0, r3
 8006b28:	f005 fb04 	bl	800c134 <USB_ReadInterrupts>
 8006b2c:	4603      	mov	r3, r0
 8006b2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b36:	d112      	bne.n	8006b5e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006b38:	69fb      	ldr	r3, [r7, #28]
 8006b3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b3e:	689b      	ldr	r3, [r3, #8]
 8006b40:	f003 0301 	and.w	r3, r3, #1
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	d102      	bne.n	8006b4e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006b48:	6878      	ldr	r0, [r7, #4]
 8006b4a:	f008 fbdb 	bl	800f304 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	695a      	ldr	r2, [r3, #20]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8006b5c:	615a      	str	r2, [r3, #20]
    }
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	4618      	mov	r0, r3
 8006b64:	f005 fae6 	bl	800c134 <USB_ReadInterrupts>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006b72:	d121      	bne.n	8006bb8 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	695a      	ldr	r2, [r3, #20]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8006b82:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d111      	bne.n	8006bb2 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2201      	movs	r2, #1
 8006b92:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b9c:	089b      	lsrs	r3, r3, #2
 8006b9e:	f003 020f 	and.w	r2, r3, #15
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006ba8:	2101      	movs	r1, #1
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	f000 fea2 	bl	80078f4 <HAL_PCDEx_LPM_Callback>
 8006bb0:	e002      	b.n	8006bb8 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006bb2:	6878      	ldr	r0, [r7, #4]
 8006bb4:	f008 fba6 	bl	800f304 <HAL_PCD_SuspendCallback>
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	f005 fab9 	bl	800c134 <USB_ReadInterrupts>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006bc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bcc:	f040 80b7 	bne.w	8006d3e <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006bd0:	69fb      	ldr	r3, [r7, #28]
 8006bd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bd6:	685b      	ldr	r3, [r3, #4]
 8006bd8:	69fa      	ldr	r2, [r7, #28]
 8006bda:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006bde:	f023 0301 	bic.w	r3, r3, #1
 8006be2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	2110      	movs	r1, #16
 8006bea:	4618      	mov	r0, r3
 8006bec:	f004 fb86 	bl	800b2fc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006bf4:	e046      	b.n	8006c84 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006bf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bf8:	015a      	lsls	r2, r3, #5
 8006bfa:	69fb      	ldr	r3, [r7, #28]
 8006bfc:	4413      	add	r3, r2
 8006bfe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c02:	461a      	mov	r2, r3
 8006c04:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006c08:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006c0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c0c:	015a      	lsls	r2, r3, #5
 8006c0e:	69fb      	ldr	r3, [r7, #28]
 8006c10:	4413      	add	r3, r2
 8006c12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c1a:	0151      	lsls	r1, r2, #5
 8006c1c:	69fa      	ldr	r2, [r7, #28]
 8006c1e:	440a      	add	r2, r1
 8006c20:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c24:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006c28:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006c2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c2c:	015a      	lsls	r2, r3, #5
 8006c2e:	69fb      	ldr	r3, [r7, #28]
 8006c30:	4413      	add	r3, r2
 8006c32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c36:	461a      	mov	r2, r3
 8006c38:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006c3c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006c3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c40:	015a      	lsls	r2, r3, #5
 8006c42:	69fb      	ldr	r3, [r7, #28]
 8006c44:	4413      	add	r3, r2
 8006c46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c4e:	0151      	lsls	r1, r2, #5
 8006c50:	69fa      	ldr	r2, [r7, #28]
 8006c52:	440a      	add	r2, r1
 8006c54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c58:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006c5c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006c5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c60:	015a      	lsls	r2, r3, #5
 8006c62:	69fb      	ldr	r3, [r7, #28]
 8006c64:	4413      	add	r3, r2
 8006c66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c6e:	0151      	lsls	r1, r2, #5
 8006c70:	69fa      	ldr	r2, [r7, #28]
 8006c72:	440a      	add	r2, r1
 8006c74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c78:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006c7c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006c7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c80:	3301      	adds	r3, #1
 8006c82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	791b      	ldrb	r3, [r3, #4]
 8006c88:	461a      	mov	r2, r3
 8006c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d3b2      	bcc.n	8006bf6 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006c90:	69fb      	ldr	r3, [r7, #28]
 8006c92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c96:	69db      	ldr	r3, [r3, #28]
 8006c98:	69fa      	ldr	r2, [r7, #28]
 8006c9a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006c9e:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8006ca2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	7bdb      	ldrb	r3, [r3, #15]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d016      	beq.n	8006cda <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006cac:	69fb      	ldr	r3, [r7, #28]
 8006cae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006cb6:	69fa      	ldr	r2, [r7, #28]
 8006cb8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006cbc:	f043 030b 	orr.w	r3, r3, #11
 8006cc0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006cc4:	69fb      	ldr	r3, [r7, #28]
 8006cc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ccc:	69fa      	ldr	r2, [r7, #28]
 8006cce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006cd2:	f043 030b 	orr.w	r3, r3, #11
 8006cd6:	6453      	str	r3, [r2, #68]	@ 0x44
 8006cd8:	e015      	b.n	8006d06 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006cda:	69fb      	ldr	r3, [r7, #28]
 8006cdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ce0:	695b      	ldr	r3, [r3, #20]
 8006ce2:	69fa      	ldr	r2, [r7, #28]
 8006ce4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006ce8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006cec:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8006cf0:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006cf2:	69fb      	ldr	r3, [r7, #28]
 8006cf4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cf8:	691b      	ldr	r3, [r3, #16]
 8006cfa:	69fa      	ldr	r2, [r7, #28]
 8006cfc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d00:	f043 030b 	orr.w	r3, r3, #11
 8006d04:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006d06:	69fb      	ldr	r3, [r7, #28]
 8006d08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	69fa      	ldr	r2, [r7, #28]
 8006d10:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d14:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006d18:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6818      	ldr	r0, [r3, #0]
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006d28:	461a      	mov	r2, r3
 8006d2a:	f005 fac7 	bl	800c2bc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	695a      	ldr	r2, [r3, #20]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8006d3c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4618      	mov	r0, r3
 8006d44:	f005 f9f6 	bl	800c134 <USB_ReadInterrupts>
 8006d48:	4603      	mov	r3, r0
 8006d4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006d4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d52:	d123      	bne.n	8006d9c <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	4618      	mov	r0, r3
 8006d5a:	f005 fa8c 	bl	800c276 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	4618      	mov	r0, r3
 8006d64:	f004 fb43 	bl	800b3ee <USB_GetDevSpeed>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	461a      	mov	r2, r3
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681c      	ldr	r4, [r3, #0]
 8006d74:	f000 feb0 	bl	8007ad8 <HAL_RCC_GetHCLKFreq>
 8006d78:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006d7e:	461a      	mov	r2, r3
 8006d80:	4620      	mov	r0, r4
 8006d82:	f004 f84d 	bl	800ae20 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	f008 fa93 	bl	800f2b2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	695a      	ldr	r2, [r3, #20]
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8006d9a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4618      	mov	r0, r3
 8006da2:	f005 f9c7 	bl	800c134 <USB_ReadInterrupts>
 8006da6:	4603      	mov	r3, r0
 8006da8:	f003 0308 	and.w	r3, r3, #8
 8006dac:	2b08      	cmp	r3, #8
 8006dae:	d10a      	bne.n	8006dc6 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006db0:	6878      	ldr	r0, [r7, #4]
 8006db2:	f008 fa70 	bl	800f296 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	695a      	ldr	r2, [r3, #20]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f002 0208 	and.w	r2, r2, #8
 8006dc4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4618      	mov	r0, r3
 8006dcc:	f005 f9b2 	bl	800c134 <USB_ReadInterrupts>
 8006dd0:	4603      	mov	r3, r0
 8006dd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dd6:	2b80      	cmp	r3, #128	@ 0x80
 8006dd8:	d123      	bne.n	8006e22 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8006dda:	6a3b      	ldr	r3, [r7, #32]
 8006ddc:	699b      	ldr	r3, [r3, #24]
 8006dde:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006de2:	6a3b      	ldr	r3, [r7, #32]
 8006de4:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006de6:	2301      	movs	r3, #1
 8006de8:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dea:	e014      	b.n	8006e16 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8006dec:	6879      	ldr	r1, [r7, #4]
 8006dee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006df0:	4613      	mov	r3, r2
 8006df2:	00db      	lsls	r3, r3, #3
 8006df4:	4413      	add	r3, r2
 8006df6:	009b      	lsls	r3, r3, #2
 8006df8:	440b      	add	r3, r1
 8006dfa:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006dfe:	781b      	ldrb	r3, [r3, #0]
 8006e00:	2b01      	cmp	r3, #1
 8006e02:	d105      	bne.n	8006e10 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8006e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e06:	b2db      	uxtb	r3, r3
 8006e08:	4619      	mov	r1, r3
 8006e0a:	6878      	ldr	r0, [r7, #4]
 8006e0c:	f000 fb0a 	bl	8007424 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e12:	3301      	adds	r3, #1
 8006e14:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	791b      	ldrb	r3, [r3, #4]
 8006e1a:	461a      	mov	r2, r3
 8006e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d3e4      	bcc.n	8006dec <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4618      	mov	r0, r3
 8006e28:	f005 f984 	bl	800c134 <USB_ReadInterrupts>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006e32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e36:	d13c      	bne.n	8006eb2 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006e38:	2301      	movs	r3, #1
 8006e3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e3c:	e02b      	b.n	8006e96 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8006e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e40:	015a      	lsls	r2, r3, #5
 8006e42:	69fb      	ldr	r3, [r7, #28]
 8006e44:	4413      	add	r3, r2
 8006e46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006e4e:	6879      	ldr	r1, [r7, #4]
 8006e50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e52:	4613      	mov	r3, r2
 8006e54:	00db      	lsls	r3, r3, #3
 8006e56:	4413      	add	r3, r2
 8006e58:	009b      	lsls	r3, r3, #2
 8006e5a:	440b      	add	r3, r1
 8006e5c:	3318      	adds	r3, #24
 8006e5e:	781b      	ldrb	r3, [r3, #0]
 8006e60:	2b01      	cmp	r3, #1
 8006e62:	d115      	bne.n	8006e90 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8006e64:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	da12      	bge.n	8006e90 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8006e6a:	6879      	ldr	r1, [r7, #4]
 8006e6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e6e:	4613      	mov	r3, r2
 8006e70:	00db      	lsls	r3, r3, #3
 8006e72:	4413      	add	r3, r2
 8006e74:	009b      	lsls	r3, r3, #2
 8006e76:	440b      	add	r3, r1
 8006e78:	3317      	adds	r3, #23
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8006e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e80:	b2db      	uxtb	r3, r3
 8006e82:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006e86:	b2db      	uxtb	r3, r3
 8006e88:	4619      	mov	r1, r3
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f000 faca 	bl	8007424 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e92:	3301      	adds	r3, #1
 8006e94:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	791b      	ldrb	r3, [r3, #4]
 8006e9a:	461a      	mov	r2, r3
 8006e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d3cd      	bcc.n	8006e3e <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	695a      	ldr	r2, [r3, #20]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8006eb0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	f005 f93c 	bl	800c134 <USB_ReadInterrupts>
 8006ebc:	4603      	mov	r3, r0
 8006ebe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ec2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006ec6:	d156      	bne.n	8006f76 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006ec8:	2301      	movs	r3, #1
 8006eca:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ecc:	e045      	b.n	8006f5a <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8006ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed0:	015a      	lsls	r2, r3, #5
 8006ed2:	69fb      	ldr	r3, [r7, #28]
 8006ed4:	4413      	add	r3, r2
 8006ed6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006ede:	6879      	ldr	r1, [r7, #4]
 8006ee0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ee2:	4613      	mov	r3, r2
 8006ee4:	00db      	lsls	r3, r3, #3
 8006ee6:	4413      	add	r3, r2
 8006ee8:	009b      	lsls	r3, r3, #2
 8006eea:	440b      	add	r3, r1
 8006eec:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006ef0:	781b      	ldrb	r3, [r3, #0]
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d12e      	bne.n	8006f54 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006ef6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	da2b      	bge.n	8006f54 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8006efc:	69bb      	ldr	r3, [r7, #24]
 8006efe:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8006f08:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d121      	bne.n	8006f54 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8006f10:	6879      	ldr	r1, [r7, #4]
 8006f12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f14:	4613      	mov	r3, r2
 8006f16:	00db      	lsls	r3, r3, #3
 8006f18:	4413      	add	r3, r2
 8006f1a:	009b      	lsls	r3, r3, #2
 8006f1c:	440b      	add	r3, r1
 8006f1e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006f22:	2201      	movs	r2, #1
 8006f24:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8006f26:	6a3b      	ldr	r3, [r7, #32]
 8006f28:	699b      	ldr	r3, [r3, #24]
 8006f2a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006f2e:	6a3b      	ldr	r3, [r7, #32]
 8006f30:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8006f32:	6a3b      	ldr	r3, [r7, #32]
 8006f34:	695b      	ldr	r3, [r3, #20]
 8006f36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d10a      	bne.n	8006f54 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	69fa      	ldr	r2, [r7, #28]
 8006f48:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006f4c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006f50:	6053      	str	r3, [r2, #4]
            break;
 8006f52:	e008      	b.n	8006f66 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f56:	3301      	adds	r3, #1
 8006f58:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	791b      	ldrb	r3, [r3, #4]
 8006f5e:	461a      	mov	r2, r3
 8006f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d3b3      	bcc.n	8006ece <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	695a      	ldr	r2, [r3, #20]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8006f74:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f005 f8da 	bl	800c134 <USB_ReadInterrupts>
 8006f80:	4603      	mov	r3, r0
 8006f82:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006f86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f8a:	d10a      	bne.n	8006fa2 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006f8c:	6878      	ldr	r0, [r7, #4]
 8006f8e:	f008 fa11 	bl	800f3b4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	695a      	ldr	r2, [r3, #20]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8006fa0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	f005 f8c4 	bl	800c134 <USB_ReadInterrupts>
 8006fac:	4603      	mov	r3, r0
 8006fae:	f003 0304 	and.w	r3, r3, #4
 8006fb2:	2b04      	cmp	r3, #4
 8006fb4:	d115      	bne.n	8006fe2 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	685b      	ldr	r3, [r3, #4]
 8006fbc:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006fbe:	69bb      	ldr	r3, [r7, #24]
 8006fc0:	f003 0304 	and.w	r3, r3, #4
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d002      	beq.n	8006fce <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f008 fa01 	bl	800f3d0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	6859      	ldr	r1, [r3, #4]
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	69ba      	ldr	r2, [r7, #24]
 8006fda:	430a      	orrs	r2, r1
 8006fdc:	605a      	str	r2, [r3, #4]
 8006fde:	e000      	b.n	8006fe2 <HAL_PCD_IRQHandler+0x996>
      return;
 8006fe0:	bf00      	nop
    }
  }
}
 8006fe2:	3734      	adds	r7, #52	@ 0x34
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bd90      	pop	{r4, r7, pc}

08006fe8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b082      	sub	sp, #8
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
 8006ff0:	460b      	mov	r3, r1
 8006ff2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006ffa:	2b01      	cmp	r3, #1
 8006ffc:	d101      	bne.n	8007002 <HAL_PCD_SetAddress+0x1a>
 8006ffe:	2302      	movs	r3, #2
 8007000:	e012      	b.n	8007028 <HAL_PCD_SetAddress+0x40>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2201      	movs	r2, #1
 8007006:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	78fa      	ldrb	r2, [r7, #3]
 800700e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	78fa      	ldrb	r2, [r7, #3]
 8007016:	4611      	mov	r1, r2
 8007018:	4618      	mov	r0, r3
 800701a:	f005 f823 	bl	800c064 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2200      	movs	r2, #0
 8007022:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007026:	2300      	movs	r3, #0
}
 8007028:	4618      	mov	r0, r3
 800702a:	3708      	adds	r7, #8
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}

08007030 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b084      	sub	sp, #16
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
 8007038:	4608      	mov	r0, r1
 800703a:	4611      	mov	r1, r2
 800703c:	461a      	mov	r2, r3
 800703e:	4603      	mov	r3, r0
 8007040:	70fb      	strb	r3, [r7, #3]
 8007042:	460b      	mov	r3, r1
 8007044:	803b      	strh	r3, [r7, #0]
 8007046:	4613      	mov	r3, r2
 8007048:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800704a:	2300      	movs	r3, #0
 800704c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800704e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007052:	2b00      	cmp	r3, #0
 8007054:	da0f      	bge.n	8007076 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007056:	78fb      	ldrb	r3, [r7, #3]
 8007058:	f003 020f 	and.w	r2, r3, #15
 800705c:	4613      	mov	r3, r2
 800705e:	00db      	lsls	r3, r3, #3
 8007060:	4413      	add	r3, r2
 8007062:	009b      	lsls	r3, r3, #2
 8007064:	3310      	adds	r3, #16
 8007066:	687a      	ldr	r2, [r7, #4]
 8007068:	4413      	add	r3, r2
 800706a:	3304      	adds	r3, #4
 800706c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	2201      	movs	r2, #1
 8007072:	705a      	strb	r2, [r3, #1]
 8007074:	e00f      	b.n	8007096 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007076:	78fb      	ldrb	r3, [r7, #3]
 8007078:	f003 020f 	and.w	r2, r3, #15
 800707c:	4613      	mov	r3, r2
 800707e:	00db      	lsls	r3, r3, #3
 8007080:	4413      	add	r3, r2
 8007082:	009b      	lsls	r3, r3, #2
 8007084:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007088:	687a      	ldr	r2, [r7, #4]
 800708a:	4413      	add	r3, r2
 800708c:	3304      	adds	r3, #4
 800708e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2200      	movs	r2, #0
 8007094:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007096:	78fb      	ldrb	r3, [r7, #3]
 8007098:	f003 030f 	and.w	r3, r3, #15
 800709c:	b2da      	uxtb	r2, r3
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80070a2:	883b      	ldrh	r3, [r7, #0]
 80070a4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	78ba      	ldrb	r2, [r7, #2]
 80070b0:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	785b      	ldrb	r3, [r3, #1]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d004      	beq.n	80070c4 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	781b      	ldrb	r3, [r3, #0]
 80070be:	461a      	mov	r2, r3
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80070c4:	78bb      	ldrb	r3, [r7, #2]
 80070c6:	2b02      	cmp	r3, #2
 80070c8:	d102      	bne.n	80070d0 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2200      	movs	r2, #0
 80070ce:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80070d6:	2b01      	cmp	r3, #1
 80070d8:	d101      	bne.n	80070de <HAL_PCD_EP_Open+0xae>
 80070da:	2302      	movs	r3, #2
 80070dc:	e00e      	b.n	80070fc <HAL_PCD_EP_Open+0xcc>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2201      	movs	r2, #1
 80070e2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	68f9      	ldr	r1, [r7, #12]
 80070ec:	4618      	mov	r0, r3
 80070ee:	f004 f9a3 	bl	800b438 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2200      	movs	r2, #0
 80070f6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80070fa:	7afb      	ldrb	r3, [r7, #11]
}
 80070fc:	4618      	mov	r0, r3
 80070fe:	3710      	adds	r7, #16
 8007100:	46bd      	mov	sp, r7
 8007102:	bd80      	pop	{r7, pc}

08007104 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b084      	sub	sp, #16
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	460b      	mov	r3, r1
 800710e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007110:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007114:	2b00      	cmp	r3, #0
 8007116:	da0f      	bge.n	8007138 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007118:	78fb      	ldrb	r3, [r7, #3]
 800711a:	f003 020f 	and.w	r2, r3, #15
 800711e:	4613      	mov	r3, r2
 8007120:	00db      	lsls	r3, r3, #3
 8007122:	4413      	add	r3, r2
 8007124:	009b      	lsls	r3, r3, #2
 8007126:	3310      	adds	r3, #16
 8007128:	687a      	ldr	r2, [r7, #4]
 800712a:	4413      	add	r3, r2
 800712c:	3304      	adds	r3, #4
 800712e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	2201      	movs	r2, #1
 8007134:	705a      	strb	r2, [r3, #1]
 8007136:	e00f      	b.n	8007158 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007138:	78fb      	ldrb	r3, [r7, #3]
 800713a:	f003 020f 	and.w	r2, r3, #15
 800713e:	4613      	mov	r3, r2
 8007140:	00db      	lsls	r3, r3, #3
 8007142:	4413      	add	r3, r2
 8007144:	009b      	lsls	r3, r3, #2
 8007146:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800714a:	687a      	ldr	r2, [r7, #4]
 800714c:	4413      	add	r3, r2
 800714e:	3304      	adds	r3, #4
 8007150:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2200      	movs	r2, #0
 8007156:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8007158:	78fb      	ldrb	r3, [r7, #3]
 800715a:	f003 030f 	and.w	r3, r3, #15
 800715e:	b2da      	uxtb	r2, r3
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800716a:	2b01      	cmp	r3, #1
 800716c:	d101      	bne.n	8007172 <HAL_PCD_EP_Close+0x6e>
 800716e:	2302      	movs	r3, #2
 8007170:	e00e      	b.n	8007190 <HAL_PCD_EP_Close+0x8c>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2201      	movs	r2, #1
 8007176:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	68f9      	ldr	r1, [r7, #12]
 8007180:	4618      	mov	r0, r3
 8007182:	f004 f9e1 	bl	800b548 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2200      	movs	r2, #0
 800718a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800718e:	2300      	movs	r3, #0
}
 8007190:	4618      	mov	r0, r3
 8007192:	3710      	adds	r7, #16
 8007194:	46bd      	mov	sp, r7
 8007196:	bd80      	pop	{r7, pc}

08007198 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b086      	sub	sp, #24
 800719c:	af00      	add	r7, sp, #0
 800719e:	60f8      	str	r0, [r7, #12]
 80071a0:	607a      	str	r2, [r7, #4]
 80071a2:	603b      	str	r3, [r7, #0]
 80071a4:	460b      	mov	r3, r1
 80071a6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80071a8:	7afb      	ldrb	r3, [r7, #11]
 80071aa:	f003 020f 	and.w	r2, r3, #15
 80071ae:	4613      	mov	r3, r2
 80071b0:	00db      	lsls	r3, r3, #3
 80071b2:	4413      	add	r3, r2
 80071b4:	009b      	lsls	r3, r3, #2
 80071b6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80071ba:	68fa      	ldr	r2, [r7, #12]
 80071bc:	4413      	add	r3, r2
 80071be:	3304      	adds	r3, #4
 80071c0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80071c2:	697b      	ldr	r3, [r7, #20]
 80071c4:	687a      	ldr	r2, [r7, #4]
 80071c6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	683a      	ldr	r2, [r7, #0]
 80071cc:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	2200      	movs	r2, #0
 80071d2:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80071d4:	697b      	ldr	r3, [r7, #20]
 80071d6:	2200      	movs	r2, #0
 80071d8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80071da:	7afb      	ldrb	r3, [r7, #11]
 80071dc:	f003 030f 	and.w	r3, r3, #15
 80071e0:	b2da      	uxtb	r2, r3
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	799b      	ldrb	r3, [r3, #6]
 80071ea:	2b01      	cmp	r3, #1
 80071ec:	d102      	bne.n	80071f4 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80071ee:	687a      	ldr	r2, [r7, #4]
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	6818      	ldr	r0, [r3, #0]
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	799b      	ldrb	r3, [r3, #6]
 80071fc:	461a      	mov	r2, r3
 80071fe:	6979      	ldr	r1, [r7, #20]
 8007200:	f004 fa7e 	bl	800b700 <USB_EPStartXfer>

  return HAL_OK;
 8007204:	2300      	movs	r3, #0
}
 8007206:	4618      	mov	r0, r3
 8007208:	3718      	adds	r7, #24
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}

0800720e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800720e:	b480      	push	{r7}
 8007210:	b083      	sub	sp, #12
 8007212:	af00      	add	r7, sp, #0
 8007214:	6078      	str	r0, [r7, #4]
 8007216:	460b      	mov	r3, r1
 8007218:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800721a:	78fb      	ldrb	r3, [r7, #3]
 800721c:	f003 020f 	and.w	r2, r3, #15
 8007220:	6879      	ldr	r1, [r7, #4]
 8007222:	4613      	mov	r3, r2
 8007224:	00db      	lsls	r3, r3, #3
 8007226:	4413      	add	r3, r2
 8007228:	009b      	lsls	r3, r3, #2
 800722a:	440b      	add	r3, r1
 800722c:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8007230:	681b      	ldr	r3, [r3, #0]
}
 8007232:	4618      	mov	r0, r3
 8007234:	370c      	adds	r7, #12
 8007236:	46bd      	mov	sp, r7
 8007238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723c:	4770      	bx	lr

0800723e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800723e:	b580      	push	{r7, lr}
 8007240:	b086      	sub	sp, #24
 8007242:	af00      	add	r7, sp, #0
 8007244:	60f8      	str	r0, [r7, #12]
 8007246:	607a      	str	r2, [r7, #4]
 8007248:	603b      	str	r3, [r7, #0]
 800724a:	460b      	mov	r3, r1
 800724c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800724e:	7afb      	ldrb	r3, [r7, #11]
 8007250:	f003 020f 	and.w	r2, r3, #15
 8007254:	4613      	mov	r3, r2
 8007256:	00db      	lsls	r3, r3, #3
 8007258:	4413      	add	r3, r2
 800725a:	009b      	lsls	r3, r3, #2
 800725c:	3310      	adds	r3, #16
 800725e:	68fa      	ldr	r2, [r7, #12]
 8007260:	4413      	add	r3, r2
 8007262:	3304      	adds	r3, #4
 8007264:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	687a      	ldr	r2, [r7, #4]
 800726a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800726c:	697b      	ldr	r3, [r7, #20]
 800726e:	683a      	ldr	r2, [r7, #0]
 8007270:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	2200      	movs	r2, #0
 8007276:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8007278:	697b      	ldr	r3, [r7, #20]
 800727a:	2201      	movs	r2, #1
 800727c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800727e:	7afb      	ldrb	r3, [r7, #11]
 8007280:	f003 030f 	and.w	r3, r3, #15
 8007284:	b2da      	uxtb	r2, r3
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	799b      	ldrb	r3, [r3, #6]
 800728e:	2b01      	cmp	r3, #1
 8007290:	d102      	bne.n	8007298 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007292:	687a      	ldr	r2, [r7, #4]
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	6818      	ldr	r0, [r3, #0]
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	799b      	ldrb	r3, [r3, #6]
 80072a0:	461a      	mov	r2, r3
 80072a2:	6979      	ldr	r1, [r7, #20]
 80072a4:	f004 fa2c 	bl	800b700 <USB_EPStartXfer>

  return HAL_OK;
 80072a8:	2300      	movs	r3, #0
}
 80072aa:	4618      	mov	r0, r3
 80072ac:	3718      	adds	r7, #24
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bd80      	pop	{r7, pc}

080072b2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80072b2:	b580      	push	{r7, lr}
 80072b4:	b084      	sub	sp, #16
 80072b6:	af00      	add	r7, sp, #0
 80072b8:	6078      	str	r0, [r7, #4]
 80072ba:	460b      	mov	r3, r1
 80072bc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80072be:	78fb      	ldrb	r3, [r7, #3]
 80072c0:	f003 030f 	and.w	r3, r3, #15
 80072c4:	687a      	ldr	r2, [r7, #4]
 80072c6:	7912      	ldrb	r2, [r2, #4]
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d901      	bls.n	80072d0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80072cc:	2301      	movs	r3, #1
 80072ce:	e04f      	b.n	8007370 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80072d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	da0f      	bge.n	80072f8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80072d8:	78fb      	ldrb	r3, [r7, #3]
 80072da:	f003 020f 	and.w	r2, r3, #15
 80072de:	4613      	mov	r3, r2
 80072e0:	00db      	lsls	r3, r3, #3
 80072e2:	4413      	add	r3, r2
 80072e4:	009b      	lsls	r3, r3, #2
 80072e6:	3310      	adds	r3, #16
 80072e8:	687a      	ldr	r2, [r7, #4]
 80072ea:	4413      	add	r3, r2
 80072ec:	3304      	adds	r3, #4
 80072ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2201      	movs	r2, #1
 80072f4:	705a      	strb	r2, [r3, #1]
 80072f6:	e00d      	b.n	8007314 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80072f8:	78fa      	ldrb	r2, [r7, #3]
 80072fa:	4613      	mov	r3, r2
 80072fc:	00db      	lsls	r3, r3, #3
 80072fe:	4413      	add	r3, r2
 8007300:	009b      	lsls	r3, r3, #2
 8007302:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007306:	687a      	ldr	r2, [r7, #4]
 8007308:	4413      	add	r3, r2
 800730a:	3304      	adds	r3, #4
 800730c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	2200      	movs	r2, #0
 8007312:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	2201      	movs	r2, #1
 8007318:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800731a:	78fb      	ldrb	r3, [r7, #3]
 800731c:	f003 030f 	and.w	r3, r3, #15
 8007320:	b2da      	uxtb	r2, r3
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800732c:	2b01      	cmp	r3, #1
 800732e:	d101      	bne.n	8007334 <HAL_PCD_EP_SetStall+0x82>
 8007330:	2302      	movs	r3, #2
 8007332:	e01d      	b.n	8007370 <HAL_PCD_EP_SetStall+0xbe>
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2201      	movs	r2, #1
 8007338:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	68f9      	ldr	r1, [r7, #12]
 8007342:	4618      	mov	r0, r3
 8007344:	f004 fdba 	bl	800bebc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007348:	78fb      	ldrb	r3, [r7, #3]
 800734a:	f003 030f 	and.w	r3, r3, #15
 800734e:	2b00      	cmp	r3, #0
 8007350:	d109      	bne.n	8007366 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6818      	ldr	r0, [r3, #0]
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	7999      	ldrb	r1, [r3, #6]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007360:	461a      	mov	r2, r3
 8007362:	f004 ffab 	bl	800c2bc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2200      	movs	r2, #0
 800736a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800736e:	2300      	movs	r3, #0
}
 8007370:	4618      	mov	r0, r3
 8007372:	3710      	adds	r7, #16
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}

08007378 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b084      	sub	sp, #16
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
 8007380:	460b      	mov	r3, r1
 8007382:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007384:	78fb      	ldrb	r3, [r7, #3]
 8007386:	f003 030f 	and.w	r3, r3, #15
 800738a:	687a      	ldr	r2, [r7, #4]
 800738c:	7912      	ldrb	r2, [r2, #4]
 800738e:	4293      	cmp	r3, r2
 8007390:	d901      	bls.n	8007396 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007392:	2301      	movs	r3, #1
 8007394:	e042      	b.n	800741c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007396:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800739a:	2b00      	cmp	r3, #0
 800739c:	da0f      	bge.n	80073be <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800739e:	78fb      	ldrb	r3, [r7, #3]
 80073a0:	f003 020f 	and.w	r2, r3, #15
 80073a4:	4613      	mov	r3, r2
 80073a6:	00db      	lsls	r3, r3, #3
 80073a8:	4413      	add	r3, r2
 80073aa:	009b      	lsls	r3, r3, #2
 80073ac:	3310      	adds	r3, #16
 80073ae:	687a      	ldr	r2, [r7, #4]
 80073b0:	4413      	add	r3, r2
 80073b2:	3304      	adds	r3, #4
 80073b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2201      	movs	r2, #1
 80073ba:	705a      	strb	r2, [r3, #1]
 80073bc:	e00f      	b.n	80073de <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80073be:	78fb      	ldrb	r3, [r7, #3]
 80073c0:	f003 020f 	and.w	r2, r3, #15
 80073c4:	4613      	mov	r3, r2
 80073c6:	00db      	lsls	r3, r3, #3
 80073c8:	4413      	add	r3, r2
 80073ca:	009b      	lsls	r3, r3, #2
 80073cc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80073d0:	687a      	ldr	r2, [r7, #4]
 80073d2:	4413      	add	r3, r2
 80073d4:	3304      	adds	r3, #4
 80073d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	2200      	movs	r2, #0
 80073dc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	2200      	movs	r2, #0
 80073e2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80073e4:	78fb      	ldrb	r3, [r7, #3]
 80073e6:	f003 030f 	and.w	r3, r3, #15
 80073ea:	b2da      	uxtb	r2, r3
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80073f6:	2b01      	cmp	r3, #1
 80073f8:	d101      	bne.n	80073fe <HAL_PCD_EP_ClrStall+0x86>
 80073fa:	2302      	movs	r3, #2
 80073fc:	e00e      	b.n	800741c <HAL_PCD_EP_ClrStall+0xa4>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2201      	movs	r2, #1
 8007402:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	68f9      	ldr	r1, [r7, #12]
 800740c:	4618      	mov	r0, r3
 800740e:	f004 fdc3 	bl	800bf98 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2200      	movs	r2, #0
 8007416:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800741a:	2300      	movs	r3, #0
}
 800741c:	4618      	mov	r0, r3
 800741e:	3710      	adds	r7, #16
 8007420:	46bd      	mov	sp, r7
 8007422:	bd80      	pop	{r7, pc}

08007424 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b084      	sub	sp, #16
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
 800742c:	460b      	mov	r3, r1
 800742e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8007430:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007434:	2b00      	cmp	r3, #0
 8007436:	da0c      	bge.n	8007452 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007438:	78fb      	ldrb	r3, [r7, #3]
 800743a:	f003 020f 	and.w	r2, r3, #15
 800743e:	4613      	mov	r3, r2
 8007440:	00db      	lsls	r3, r3, #3
 8007442:	4413      	add	r3, r2
 8007444:	009b      	lsls	r3, r3, #2
 8007446:	3310      	adds	r3, #16
 8007448:	687a      	ldr	r2, [r7, #4]
 800744a:	4413      	add	r3, r2
 800744c:	3304      	adds	r3, #4
 800744e:	60fb      	str	r3, [r7, #12]
 8007450:	e00c      	b.n	800746c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007452:	78fb      	ldrb	r3, [r7, #3]
 8007454:	f003 020f 	and.w	r2, r3, #15
 8007458:	4613      	mov	r3, r2
 800745a:	00db      	lsls	r3, r3, #3
 800745c:	4413      	add	r3, r2
 800745e:	009b      	lsls	r3, r3, #2
 8007460:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007464:	687a      	ldr	r2, [r7, #4]
 8007466:	4413      	add	r3, r2
 8007468:	3304      	adds	r3, #4
 800746a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	68f9      	ldr	r1, [r7, #12]
 8007472:	4618      	mov	r0, r3
 8007474:	f004 fbe2 	bl	800bc3c <USB_EPStopXfer>
 8007478:	4603      	mov	r3, r0
 800747a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800747c:	7afb      	ldrb	r3, [r7, #11]
}
 800747e:	4618      	mov	r0, r3
 8007480:	3710      	adds	r7, #16
 8007482:	46bd      	mov	sp, r7
 8007484:	bd80      	pop	{r7, pc}

08007486 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007486:	b580      	push	{r7, lr}
 8007488:	b08a      	sub	sp, #40	@ 0x28
 800748a:	af02      	add	r7, sp, #8
 800748c:	6078      	str	r0, [r7, #4]
 800748e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800749a:	683a      	ldr	r2, [r7, #0]
 800749c:	4613      	mov	r3, r2
 800749e:	00db      	lsls	r3, r3, #3
 80074a0:	4413      	add	r3, r2
 80074a2:	009b      	lsls	r3, r3, #2
 80074a4:	3310      	adds	r3, #16
 80074a6:	687a      	ldr	r2, [r7, #4]
 80074a8:	4413      	add	r3, r2
 80074aa:	3304      	adds	r3, #4
 80074ac:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	695a      	ldr	r2, [r3, #20]
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	691b      	ldr	r3, [r3, #16]
 80074b6:	429a      	cmp	r2, r3
 80074b8:	d901      	bls.n	80074be <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80074ba:	2301      	movs	r3, #1
 80074bc:	e06b      	b.n	8007596 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	691a      	ldr	r2, [r3, #16]
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	695b      	ldr	r3, [r3, #20]
 80074c6:	1ad3      	subs	r3, r2, r3
 80074c8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	689b      	ldr	r3, [r3, #8]
 80074ce:	69fa      	ldr	r2, [r7, #28]
 80074d0:	429a      	cmp	r2, r3
 80074d2:	d902      	bls.n	80074da <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	689b      	ldr	r3, [r3, #8]
 80074d8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80074da:	69fb      	ldr	r3, [r7, #28]
 80074dc:	3303      	adds	r3, #3
 80074de:	089b      	lsrs	r3, r3, #2
 80074e0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80074e2:	e02a      	b.n	800753a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	691a      	ldr	r2, [r3, #16]
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	695b      	ldr	r3, [r3, #20]
 80074ec:	1ad3      	subs	r3, r2, r3
 80074ee:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	689b      	ldr	r3, [r3, #8]
 80074f4:	69fa      	ldr	r2, [r7, #28]
 80074f6:	429a      	cmp	r2, r3
 80074f8:	d902      	bls.n	8007500 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	689b      	ldr	r3, [r3, #8]
 80074fe:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8007500:	69fb      	ldr	r3, [r7, #28]
 8007502:	3303      	adds	r3, #3
 8007504:	089b      	lsrs	r3, r3, #2
 8007506:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	68d9      	ldr	r1, [r3, #12]
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	b2da      	uxtb	r2, r3
 8007510:	69fb      	ldr	r3, [r7, #28]
 8007512:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007518:	9300      	str	r3, [sp, #0]
 800751a:	4603      	mov	r3, r0
 800751c:	6978      	ldr	r0, [r7, #20]
 800751e:	f004 fc37 	bl	800bd90 <USB_WritePacket>

    ep->xfer_buff  += len;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	68da      	ldr	r2, [r3, #12]
 8007526:	69fb      	ldr	r3, [r7, #28]
 8007528:	441a      	add	r2, r3
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	695a      	ldr	r2, [r3, #20]
 8007532:	69fb      	ldr	r3, [r7, #28]
 8007534:	441a      	add	r2, r3
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	015a      	lsls	r2, r3, #5
 800753e:	693b      	ldr	r3, [r7, #16]
 8007540:	4413      	add	r3, r2
 8007542:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007546:	699b      	ldr	r3, [r3, #24]
 8007548:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800754a:	69ba      	ldr	r2, [r7, #24]
 800754c:	429a      	cmp	r2, r3
 800754e:	d809      	bhi.n	8007564 <PCD_WriteEmptyTxFifo+0xde>
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	695a      	ldr	r2, [r3, #20]
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007558:	429a      	cmp	r2, r3
 800755a:	d203      	bcs.n	8007564 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	691b      	ldr	r3, [r3, #16]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d1bf      	bne.n	80074e4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	691a      	ldr	r2, [r3, #16]
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	695b      	ldr	r3, [r3, #20]
 800756c:	429a      	cmp	r2, r3
 800756e:	d811      	bhi.n	8007594 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	f003 030f 	and.w	r3, r3, #15
 8007576:	2201      	movs	r2, #1
 8007578:	fa02 f303 	lsl.w	r3, r2, r3
 800757c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800757e:	693b      	ldr	r3, [r7, #16]
 8007580:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007584:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	43db      	mvns	r3, r3
 800758a:	6939      	ldr	r1, [r7, #16]
 800758c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007590:	4013      	ands	r3, r2
 8007592:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8007594:	2300      	movs	r3, #0
}
 8007596:	4618      	mov	r0, r3
 8007598:	3720      	adds	r7, #32
 800759a:	46bd      	mov	sp, r7
 800759c:	bd80      	pop	{r7, pc}
	...

080075a0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b088      	sub	sp, #32
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
 80075a8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075b0:	69fb      	ldr	r3, [r7, #28]
 80075b2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80075b4:	69fb      	ldr	r3, [r7, #28]
 80075b6:	333c      	adds	r3, #60	@ 0x3c
 80075b8:	3304      	adds	r3, #4
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	015a      	lsls	r2, r3, #5
 80075c2:	69bb      	ldr	r3, [r7, #24]
 80075c4:	4413      	add	r3, r2
 80075c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075ca:	689b      	ldr	r3, [r3, #8]
 80075cc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	799b      	ldrb	r3, [r3, #6]
 80075d2:	2b01      	cmp	r3, #1
 80075d4:	d17b      	bne.n	80076ce <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80075d6:	693b      	ldr	r3, [r7, #16]
 80075d8:	f003 0308 	and.w	r3, r3, #8
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d015      	beq.n	800760c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80075e0:	697b      	ldr	r3, [r7, #20]
 80075e2:	4a61      	ldr	r2, [pc, #388]	@ (8007768 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	f240 80b9 	bls.w	800775c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80075ea:	693b      	ldr	r3, [r7, #16]
 80075ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	f000 80b3 	beq.w	800775c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	015a      	lsls	r2, r3, #5
 80075fa:	69bb      	ldr	r3, [r7, #24]
 80075fc:	4413      	add	r3, r2
 80075fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007602:	461a      	mov	r2, r3
 8007604:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007608:	6093      	str	r3, [r2, #8]
 800760a:	e0a7      	b.n	800775c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	f003 0320 	and.w	r3, r3, #32
 8007612:	2b00      	cmp	r3, #0
 8007614:	d009      	beq.n	800762a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	015a      	lsls	r2, r3, #5
 800761a:	69bb      	ldr	r3, [r7, #24]
 800761c:	4413      	add	r3, r2
 800761e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007622:	461a      	mov	r2, r3
 8007624:	2320      	movs	r3, #32
 8007626:	6093      	str	r3, [r2, #8]
 8007628:	e098      	b.n	800775c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800762a:	693b      	ldr	r3, [r7, #16]
 800762c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007630:	2b00      	cmp	r3, #0
 8007632:	f040 8093 	bne.w	800775c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007636:	697b      	ldr	r3, [r7, #20]
 8007638:	4a4b      	ldr	r2, [pc, #300]	@ (8007768 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d90f      	bls.n	800765e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007644:	2b00      	cmp	r3, #0
 8007646:	d00a      	beq.n	800765e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	015a      	lsls	r2, r3, #5
 800764c:	69bb      	ldr	r3, [r7, #24]
 800764e:	4413      	add	r3, r2
 8007650:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007654:	461a      	mov	r2, r3
 8007656:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800765a:	6093      	str	r3, [r2, #8]
 800765c:	e07e      	b.n	800775c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800765e:	683a      	ldr	r2, [r7, #0]
 8007660:	4613      	mov	r3, r2
 8007662:	00db      	lsls	r3, r3, #3
 8007664:	4413      	add	r3, r2
 8007666:	009b      	lsls	r3, r3, #2
 8007668:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800766c:	687a      	ldr	r2, [r7, #4]
 800766e:	4413      	add	r3, r2
 8007670:	3304      	adds	r3, #4
 8007672:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	6a1a      	ldr	r2, [r3, #32]
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	0159      	lsls	r1, r3, #5
 800767c:	69bb      	ldr	r3, [r7, #24]
 800767e:	440b      	add	r3, r1
 8007680:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007684:	691b      	ldr	r3, [r3, #16]
 8007686:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800768a:	1ad2      	subs	r2, r2, r3
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d114      	bne.n	80076c0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	691b      	ldr	r3, [r3, #16]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d109      	bne.n	80076b2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6818      	ldr	r0, [r3, #0]
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80076a8:	461a      	mov	r2, r3
 80076aa:	2101      	movs	r1, #1
 80076ac:	f004 fe06 	bl	800c2bc <USB_EP0_OutStart>
 80076b0:	e006      	b.n	80076c0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	68da      	ldr	r2, [r3, #12]
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	695b      	ldr	r3, [r3, #20]
 80076ba:	441a      	add	r2, r3
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	b2db      	uxtb	r3, r3
 80076c4:	4619      	mov	r1, r3
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f007 fdb0 	bl	800f22c <HAL_PCD_DataOutStageCallback>
 80076cc:	e046      	b.n	800775c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80076ce:	697b      	ldr	r3, [r7, #20]
 80076d0:	4a26      	ldr	r2, [pc, #152]	@ (800776c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d124      	bne.n	8007720 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80076d6:	693b      	ldr	r3, [r7, #16]
 80076d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d00a      	beq.n	80076f6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	015a      	lsls	r2, r3, #5
 80076e4:	69bb      	ldr	r3, [r7, #24]
 80076e6:	4413      	add	r3, r2
 80076e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076ec:	461a      	mov	r2, r3
 80076ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80076f2:	6093      	str	r3, [r2, #8]
 80076f4:	e032      	b.n	800775c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80076f6:	693b      	ldr	r3, [r7, #16]
 80076f8:	f003 0320 	and.w	r3, r3, #32
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d008      	beq.n	8007712 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	015a      	lsls	r2, r3, #5
 8007704:	69bb      	ldr	r3, [r7, #24]
 8007706:	4413      	add	r3, r2
 8007708:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800770c:	461a      	mov	r2, r3
 800770e:	2320      	movs	r3, #32
 8007710:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	b2db      	uxtb	r3, r3
 8007716:	4619      	mov	r1, r3
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f007 fd87 	bl	800f22c <HAL_PCD_DataOutStageCallback>
 800771e:	e01d      	b.n	800775c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d114      	bne.n	8007750 <PCD_EP_OutXfrComplete_int+0x1b0>
 8007726:	6879      	ldr	r1, [r7, #4]
 8007728:	683a      	ldr	r2, [r7, #0]
 800772a:	4613      	mov	r3, r2
 800772c:	00db      	lsls	r3, r3, #3
 800772e:	4413      	add	r3, r2
 8007730:	009b      	lsls	r3, r3, #2
 8007732:	440b      	add	r3, r1
 8007734:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d108      	bne.n	8007750 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6818      	ldr	r0, [r3, #0]
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007748:	461a      	mov	r2, r3
 800774a:	2100      	movs	r1, #0
 800774c:	f004 fdb6 	bl	800c2bc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	b2db      	uxtb	r3, r3
 8007754:	4619      	mov	r1, r3
 8007756:	6878      	ldr	r0, [r7, #4]
 8007758:	f007 fd68 	bl	800f22c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800775c:	2300      	movs	r3, #0
}
 800775e:	4618      	mov	r0, r3
 8007760:	3720      	adds	r7, #32
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}
 8007766:	bf00      	nop
 8007768:	4f54300a 	.word	0x4f54300a
 800776c:	4f54310a 	.word	0x4f54310a

08007770 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b086      	sub	sp, #24
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
 8007778:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007780:	697b      	ldr	r3, [r7, #20]
 8007782:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007784:	697b      	ldr	r3, [r7, #20]
 8007786:	333c      	adds	r3, #60	@ 0x3c
 8007788:	3304      	adds	r3, #4
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	015a      	lsls	r2, r3, #5
 8007792:	693b      	ldr	r3, [r7, #16]
 8007794:	4413      	add	r3, r2
 8007796:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800779a:	689b      	ldr	r3, [r3, #8]
 800779c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	4a15      	ldr	r2, [pc, #84]	@ (80077f8 <PCD_EP_OutSetupPacket_int+0x88>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d90e      	bls.n	80077c4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d009      	beq.n	80077c4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	015a      	lsls	r2, r3, #5
 80077b4:	693b      	ldr	r3, [r7, #16]
 80077b6:	4413      	add	r3, r2
 80077b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077bc:	461a      	mov	r2, r3
 80077be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077c2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80077c4:	6878      	ldr	r0, [r7, #4]
 80077c6:	f007 fd1f 	bl	800f208 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	4a0a      	ldr	r2, [pc, #40]	@ (80077f8 <PCD_EP_OutSetupPacket_int+0x88>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d90c      	bls.n	80077ec <PCD_EP_OutSetupPacket_int+0x7c>
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	799b      	ldrb	r3, [r3, #6]
 80077d6:	2b01      	cmp	r3, #1
 80077d8:	d108      	bne.n	80077ec <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6818      	ldr	r0, [r3, #0]
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80077e4:	461a      	mov	r2, r3
 80077e6:	2101      	movs	r1, #1
 80077e8:	f004 fd68 	bl	800c2bc <USB_EP0_OutStart>
  }

  return HAL_OK;
 80077ec:	2300      	movs	r3, #0
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3718      	adds	r7, #24
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}
 80077f6:	bf00      	nop
 80077f8:	4f54300a 	.word	0x4f54300a

080077fc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b085      	sub	sp, #20
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
 8007804:	460b      	mov	r3, r1
 8007806:	70fb      	strb	r3, [r7, #3]
 8007808:	4613      	mov	r3, r2
 800780a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007812:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8007814:	78fb      	ldrb	r3, [r7, #3]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d107      	bne.n	800782a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800781a:	883b      	ldrh	r3, [r7, #0]
 800781c:	0419      	lsls	r1, r3, #16
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	68ba      	ldr	r2, [r7, #8]
 8007824:	430a      	orrs	r2, r1
 8007826:	629a      	str	r2, [r3, #40]	@ 0x28
 8007828:	e028      	b.n	800787c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007830:	0c1b      	lsrs	r3, r3, #16
 8007832:	68ba      	ldr	r2, [r7, #8]
 8007834:	4413      	add	r3, r2
 8007836:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007838:	2300      	movs	r3, #0
 800783a:	73fb      	strb	r3, [r7, #15]
 800783c:	e00d      	b.n	800785a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681a      	ldr	r2, [r3, #0]
 8007842:	7bfb      	ldrb	r3, [r7, #15]
 8007844:	3340      	adds	r3, #64	@ 0x40
 8007846:	009b      	lsls	r3, r3, #2
 8007848:	4413      	add	r3, r2
 800784a:	685b      	ldr	r3, [r3, #4]
 800784c:	0c1b      	lsrs	r3, r3, #16
 800784e:	68ba      	ldr	r2, [r7, #8]
 8007850:	4413      	add	r3, r2
 8007852:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007854:	7bfb      	ldrb	r3, [r7, #15]
 8007856:	3301      	adds	r3, #1
 8007858:	73fb      	strb	r3, [r7, #15]
 800785a:	7bfa      	ldrb	r2, [r7, #15]
 800785c:	78fb      	ldrb	r3, [r7, #3]
 800785e:	3b01      	subs	r3, #1
 8007860:	429a      	cmp	r2, r3
 8007862:	d3ec      	bcc.n	800783e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007864:	883b      	ldrh	r3, [r7, #0]
 8007866:	0418      	lsls	r0, r3, #16
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6819      	ldr	r1, [r3, #0]
 800786c:	78fb      	ldrb	r3, [r7, #3]
 800786e:	3b01      	subs	r3, #1
 8007870:	68ba      	ldr	r2, [r7, #8]
 8007872:	4302      	orrs	r2, r0
 8007874:	3340      	adds	r3, #64	@ 0x40
 8007876:	009b      	lsls	r3, r3, #2
 8007878:	440b      	add	r3, r1
 800787a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800787c:	2300      	movs	r3, #0
}
 800787e:	4618      	mov	r0, r3
 8007880:	3714      	adds	r7, #20
 8007882:	46bd      	mov	sp, r7
 8007884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007888:	4770      	bx	lr

0800788a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800788a:	b480      	push	{r7}
 800788c:	b083      	sub	sp, #12
 800788e:	af00      	add	r7, sp, #0
 8007890:	6078      	str	r0, [r7, #4]
 8007892:	460b      	mov	r3, r1
 8007894:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	887a      	ldrh	r2, [r7, #2]
 800789c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800789e:	2300      	movs	r3, #0
}
 80078a0:	4618      	mov	r0, r3
 80078a2:	370c      	adds	r7, #12
 80078a4:	46bd      	mov	sp, r7
 80078a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078aa:	4770      	bx	lr

080078ac <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80078ac:	b480      	push	{r7}
 80078ae:	b085      	sub	sp, #20
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2201      	movs	r2, #1
 80078be:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2200      	movs	r2, #0
 80078c6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	699b      	ldr	r3, [r3, #24]
 80078ce:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80078de:	f043 0303 	orr.w	r3, r3, #3
 80078e2:	68fa      	ldr	r2, [r7, #12]
 80078e4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80078e6:	2300      	movs	r3, #0
}
 80078e8:	4618      	mov	r0, r3
 80078ea:	3714      	adds	r7, #20
 80078ec:	46bd      	mov	sp, r7
 80078ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f2:	4770      	bx	lr

080078f4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80078f4:	b480      	push	{r7}
 80078f6:	b083      	sub	sp, #12
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
 80078fc:	460b      	mov	r3, r1
 80078fe:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007900:	bf00      	nop
 8007902:	370c      	adds	r7, #12
 8007904:	46bd      	mov	sp, r7
 8007906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790a:	4770      	bx	lr

0800790c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b084      	sub	sp, #16
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
 8007914:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d101      	bne.n	8007920 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800791c:	2301      	movs	r3, #1
 800791e:	e0cc      	b.n	8007aba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007920:	4b68      	ldr	r3, [pc, #416]	@ (8007ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f003 030f 	and.w	r3, r3, #15
 8007928:	683a      	ldr	r2, [r7, #0]
 800792a:	429a      	cmp	r2, r3
 800792c:	d90c      	bls.n	8007948 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800792e:	4b65      	ldr	r3, [pc, #404]	@ (8007ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8007930:	683a      	ldr	r2, [r7, #0]
 8007932:	b2d2      	uxtb	r2, r2
 8007934:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007936:	4b63      	ldr	r3, [pc, #396]	@ (8007ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f003 030f 	and.w	r3, r3, #15
 800793e:	683a      	ldr	r2, [r7, #0]
 8007940:	429a      	cmp	r2, r3
 8007942:	d001      	beq.n	8007948 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007944:	2301      	movs	r3, #1
 8007946:	e0b8      	b.n	8007aba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f003 0302 	and.w	r3, r3, #2
 8007950:	2b00      	cmp	r3, #0
 8007952:	d020      	beq.n	8007996 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f003 0304 	and.w	r3, r3, #4
 800795c:	2b00      	cmp	r3, #0
 800795e:	d005      	beq.n	800796c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007960:	4b59      	ldr	r3, [pc, #356]	@ (8007ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8007962:	689b      	ldr	r3, [r3, #8]
 8007964:	4a58      	ldr	r2, [pc, #352]	@ (8007ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8007966:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800796a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f003 0308 	and.w	r3, r3, #8
 8007974:	2b00      	cmp	r3, #0
 8007976:	d005      	beq.n	8007984 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007978:	4b53      	ldr	r3, [pc, #332]	@ (8007ac8 <HAL_RCC_ClockConfig+0x1bc>)
 800797a:	689b      	ldr	r3, [r3, #8]
 800797c:	4a52      	ldr	r2, [pc, #328]	@ (8007ac8 <HAL_RCC_ClockConfig+0x1bc>)
 800797e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007982:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007984:	4b50      	ldr	r3, [pc, #320]	@ (8007ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8007986:	689b      	ldr	r3, [r3, #8]
 8007988:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	494d      	ldr	r1, [pc, #308]	@ (8007ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8007992:	4313      	orrs	r3, r2
 8007994:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f003 0301 	and.w	r3, r3, #1
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d044      	beq.n	8007a2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	2b01      	cmp	r3, #1
 80079a8:	d107      	bne.n	80079ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80079aa:	4b47      	ldr	r3, [pc, #284]	@ (8007ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d119      	bne.n	80079ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80079b6:	2301      	movs	r3, #1
 80079b8:	e07f      	b.n	8007aba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	685b      	ldr	r3, [r3, #4]
 80079be:	2b02      	cmp	r3, #2
 80079c0:	d003      	beq.n	80079ca <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80079c6:	2b03      	cmp	r3, #3
 80079c8:	d107      	bne.n	80079da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80079ca:	4b3f      	ldr	r3, [pc, #252]	@ (8007ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d109      	bne.n	80079ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80079d6:	2301      	movs	r3, #1
 80079d8:	e06f      	b.n	8007aba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80079da:	4b3b      	ldr	r3, [pc, #236]	@ (8007ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f003 0302 	and.w	r3, r3, #2
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d101      	bne.n	80079ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80079e6:	2301      	movs	r3, #1
 80079e8:	e067      	b.n	8007aba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80079ea:	4b37      	ldr	r3, [pc, #220]	@ (8007ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80079ec:	689b      	ldr	r3, [r3, #8]
 80079ee:	f023 0203 	bic.w	r2, r3, #3
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	685b      	ldr	r3, [r3, #4]
 80079f6:	4934      	ldr	r1, [pc, #208]	@ (8007ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80079f8:	4313      	orrs	r3, r2
 80079fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80079fc:	f7fc fc1c 	bl	8004238 <HAL_GetTick>
 8007a00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a02:	e00a      	b.n	8007a1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a04:	f7fc fc18 	bl	8004238 <HAL_GetTick>
 8007a08:	4602      	mov	r2, r0
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	1ad3      	subs	r3, r2, r3
 8007a0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d901      	bls.n	8007a1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007a16:	2303      	movs	r3, #3
 8007a18:	e04f      	b.n	8007aba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a1a:	4b2b      	ldr	r3, [pc, #172]	@ (8007ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8007a1c:	689b      	ldr	r3, [r3, #8]
 8007a1e:	f003 020c 	and.w	r2, r3, #12
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	009b      	lsls	r3, r3, #2
 8007a28:	429a      	cmp	r2, r3
 8007a2a:	d1eb      	bne.n	8007a04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007a2c:	4b25      	ldr	r3, [pc, #148]	@ (8007ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f003 030f 	and.w	r3, r3, #15
 8007a34:	683a      	ldr	r2, [r7, #0]
 8007a36:	429a      	cmp	r2, r3
 8007a38:	d20c      	bcs.n	8007a54 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a3a:	4b22      	ldr	r3, [pc, #136]	@ (8007ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8007a3c:	683a      	ldr	r2, [r7, #0]
 8007a3e:	b2d2      	uxtb	r2, r2
 8007a40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a42:	4b20      	ldr	r3, [pc, #128]	@ (8007ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f003 030f 	and.w	r3, r3, #15
 8007a4a:	683a      	ldr	r2, [r7, #0]
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d001      	beq.n	8007a54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007a50:	2301      	movs	r3, #1
 8007a52:	e032      	b.n	8007aba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f003 0304 	and.w	r3, r3, #4
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d008      	beq.n	8007a72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007a60:	4b19      	ldr	r3, [pc, #100]	@ (8007ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8007a62:	689b      	ldr	r3, [r3, #8]
 8007a64:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	68db      	ldr	r3, [r3, #12]
 8007a6c:	4916      	ldr	r1, [pc, #88]	@ (8007ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f003 0308 	and.w	r3, r3, #8
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d009      	beq.n	8007a92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007a7e:	4b12      	ldr	r3, [pc, #72]	@ (8007ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8007a80:	689b      	ldr	r3, [r3, #8]
 8007a82:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	691b      	ldr	r3, [r3, #16]
 8007a8a:	00db      	lsls	r3, r3, #3
 8007a8c:	490e      	ldr	r1, [pc, #56]	@ (8007ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007a92:	f000 fbb1 	bl	80081f8 <HAL_RCC_GetSysClockFreq>
 8007a96:	4602      	mov	r2, r0
 8007a98:	4b0b      	ldr	r3, [pc, #44]	@ (8007ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8007a9a:	689b      	ldr	r3, [r3, #8]
 8007a9c:	091b      	lsrs	r3, r3, #4
 8007a9e:	f003 030f 	and.w	r3, r3, #15
 8007aa2:	490a      	ldr	r1, [pc, #40]	@ (8007acc <HAL_RCC_ClockConfig+0x1c0>)
 8007aa4:	5ccb      	ldrb	r3, [r1, r3]
 8007aa6:	fa22 f303 	lsr.w	r3, r2, r3
 8007aaa:	4a09      	ldr	r2, [pc, #36]	@ (8007ad0 <HAL_RCC_ClockConfig+0x1c4>)
 8007aac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007aae:	4b09      	ldr	r3, [pc, #36]	@ (8007ad4 <HAL_RCC_ClockConfig+0x1c8>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	f7fb fec8 	bl	8003848 <HAL_InitTick>

  return HAL_OK;
 8007ab8:	2300      	movs	r3, #0
}
 8007aba:	4618      	mov	r0, r3
 8007abc:	3710      	adds	r7, #16
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}
 8007ac2:	bf00      	nop
 8007ac4:	40023c00 	.word	0x40023c00
 8007ac8:	40023800 	.word	0x40023800
 8007acc:	08015438 	.word	0x08015438
 8007ad0:	20000010 	.word	0x20000010
 8007ad4:	20000014 	.word	0x20000014

08007ad8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007ad8:	b480      	push	{r7}
 8007ada:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007adc:	4b03      	ldr	r3, [pc, #12]	@ (8007aec <HAL_RCC_GetHCLKFreq+0x14>)
 8007ade:	681b      	ldr	r3, [r3, #0]
}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae8:	4770      	bx	lr
 8007aea:	bf00      	nop
 8007aec:	20000010 	.word	0x20000010

08007af0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007af4:	f7ff fff0 	bl	8007ad8 <HAL_RCC_GetHCLKFreq>
 8007af8:	4602      	mov	r2, r0
 8007afa:	4b05      	ldr	r3, [pc, #20]	@ (8007b10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007afc:	689b      	ldr	r3, [r3, #8]
 8007afe:	0a9b      	lsrs	r3, r3, #10
 8007b00:	f003 0307 	and.w	r3, r3, #7
 8007b04:	4903      	ldr	r1, [pc, #12]	@ (8007b14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007b06:	5ccb      	ldrb	r3, [r1, r3]
 8007b08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	bd80      	pop	{r7, pc}
 8007b10:	40023800 	.word	0x40023800
 8007b14:	08015448 	.word	0x08015448

08007b18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007b1c:	f7ff ffdc 	bl	8007ad8 <HAL_RCC_GetHCLKFreq>
 8007b20:	4602      	mov	r2, r0
 8007b22:	4b05      	ldr	r3, [pc, #20]	@ (8007b38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007b24:	689b      	ldr	r3, [r3, #8]
 8007b26:	0b5b      	lsrs	r3, r3, #13
 8007b28:	f003 0307 	and.w	r3, r3, #7
 8007b2c:	4903      	ldr	r1, [pc, #12]	@ (8007b3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007b2e:	5ccb      	ldrb	r3, [r1, r3]
 8007b30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b34:	4618      	mov	r0, r3
 8007b36:	bd80      	pop	{r7, pc}
 8007b38:	40023800 	.word	0x40023800
 8007b3c:	08015448 	.word	0x08015448

08007b40 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007b40:	b480      	push	{r7}
 8007b42:	b083      	sub	sp, #12
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
 8007b48:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	220f      	movs	r2, #15
 8007b4e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007b50:	4b12      	ldr	r3, [pc, #72]	@ (8007b9c <HAL_RCC_GetClockConfig+0x5c>)
 8007b52:	689b      	ldr	r3, [r3, #8]
 8007b54:	f003 0203 	and.w	r2, r3, #3
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007b5c:	4b0f      	ldr	r3, [pc, #60]	@ (8007b9c <HAL_RCC_GetClockConfig+0x5c>)
 8007b5e:	689b      	ldr	r3, [r3, #8]
 8007b60:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007b68:	4b0c      	ldr	r3, [pc, #48]	@ (8007b9c <HAL_RCC_GetClockConfig+0x5c>)
 8007b6a:	689b      	ldr	r3, [r3, #8]
 8007b6c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007b74:	4b09      	ldr	r3, [pc, #36]	@ (8007b9c <HAL_RCC_GetClockConfig+0x5c>)
 8007b76:	689b      	ldr	r3, [r3, #8]
 8007b78:	08db      	lsrs	r3, r3, #3
 8007b7a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007b82:	4b07      	ldr	r3, [pc, #28]	@ (8007ba0 <HAL_RCC_GetClockConfig+0x60>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f003 020f 	and.w	r2, r3, #15
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	601a      	str	r2, [r3, #0]
}
 8007b8e:	bf00      	nop
 8007b90:	370c      	adds	r7, #12
 8007b92:	46bd      	mov	sp, r7
 8007b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b98:	4770      	bx	lr
 8007b9a:	bf00      	nop
 8007b9c:	40023800 	.word	0x40023800
 8007ba0:	40023c00 	.word	0x40023c00

08007ba4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b08c      	sub	sp, #48	@ 0x30
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007bac:	2300      	movs	r3, #0
 8007bae:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8007bb8:	2300      	movs	r3, #0
 8007bba:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8007bcc:	2300      	movs	r3, #0
 8007bce:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f003 0301 	and.w	r3, r3, #1
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d010      	beq.n	8007bfe <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8007bdc:	4b6f      	ldr	r3, [pc, #444]	@ (8007d9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007bde:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007be2:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bea:	496c      	ldr	r1, [pc, #432]	@ (8007d9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007bec:	4313      	orrs	r3, r2
 8007bee:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d101      	bne.n	8007bfe <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f003 0302 	and.w	r3, r3, #2
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d010      	beq.n	8007c2c <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8007c0a:	4b64      	ldr	r3, [pc, #400]	@ (8007d9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007c0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c10:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c18:	4960      	ldr	r1, [pc, #384]	@ (8007d9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007c1a:	4313      	orrs	r3, r2
 8007c1c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d101      	bne.n	8007c2c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8007c28:	2301      	movs	r3, #1
 8007c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f003 0304 	and.w	r3, r3, #4
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d017      	beq.n	8007c68 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007c38:	4b58      	ldr	r3, [pc, #352]	@ (8007d9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007c3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c46:	4955      	ldr	r1, [pc, #340]	@ (8007d9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007c48:	4313      	orrs	r3, r2
 8007c4a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c56:	d101      	bne.n	8007c5c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8007c58:	2301      	movs	r3, #1
 8007c5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d101      	bne.n	8007c68 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8007c64:	2301      	movs	r3, #1
 8007c66:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f003 0308 	and.w	r3, r3, #8
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d017      	beq.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007c74:	4b49      	ldr	r3, [pc, #292]	@ (8007d9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007c76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c7a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c82:	4946      	ldr	r1, [pc, #280]	@ (8007d9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007c84:	4313      	orrs	r3, r2
 8007c86:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c8e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007c92:	d101      	bne.n	8007c98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8007c94:	2301      	movs	r3, #1
 8007c96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d101      	bne.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f003 0320 	and.w	r3, r3, #32
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	f000 808a 	beq.w	8007dc6 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	60bb      	str	r3, [r7, #8]
 8007cb6:	4b39      	ldr	r3, [pc, #228]	@ (8007d9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cba:	4a38      	ldr	r2, [pc, #224]	@ (8007d9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007cbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007cc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8007cc2:	4b36      	ldr	r3, [pc, #216]	@ (8007d9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007cca:	60bb      	str	r3, [r7, #8]
 8007ccc:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007cce:	4b34      	ldr	r3, [pc, #208]	@ (8007da0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	4a33      	ldr	r2, [pc, #204]	@ (8007da0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8007cd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007cd8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007cda:	f7fc faad 	bl	8004238 <HAL_GetTick>
 8007cde:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007ce0:	e008      	b.n	8007cf4 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007ce2:	f7fc faa9 	bl	8004238 <HAL_GetTick>
 8007ce6:	4602      	mov	r2, r0
 8007ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cea:	1ad3      	subs	r3, r2, r3
 8007cec:	2b02      	cmp	r3, #2
 8007cee:	d901      	bls.n	8007cf4 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8007cf0:	2303      	movs	r3, #3
 8007cf2:	e278      	b.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007cf4:	4b2a      	ldr	r3, [pc, #168]	@ (8007da0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d0f0      	beq.n	8007ce2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007d00:	4b26      	ldr	r3, [pc, #152]	@ (8007d9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007d02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d04:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d08:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007d0a:	6a3b      	ldr	r3, [r7, #32]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d02f      	beq.n	8007d70 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d14:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d18:	6a3a      	ldr	r2, [r7, #32]
 8007d1a:	429a      	cmp	r2, r3
 8007d1c:	d028      	beq.n	8007d70 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007d1e:	4b1f      	ldr	r3, [pc, #124]	@ (8007d9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d26:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007d28:	4b1e      	ldr	r3, [pc, #120]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007d2e:	4b1d      	ldr	r3, [pc, #116]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8007d30:	2200      	movs	r2, #0
 8007d32:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007d34:	4a19      	ldr	r2, [pc, #100]	@ (8007d9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007d36:	6a3b      	ldr	r3, [r7, #32]
 8007d38:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007d3a:	4b18      	ldr	r3, [pc, #96]	@ (8007d9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007d3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d3e:	f003 0301 	and.w	r3, r3, #1
 8007d42:	2b01      	cmp	r3, #1
 8007d44:	d114      	bne.n	8007d70 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007d46:	f7fc fa77 	bl	8004238 <HAL_GetTick>
 8007d4a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d4c:	e00a      	b.n	8007d64 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d4e:	f7fc fa73 	bl	8004238 <HAL_GetTick>
 8007d52:	4602      	mov	r2, r0
 8007d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d56:	1ad3      	subs	r3, r2, r3
 8007d58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	d901      	bls.n	8007d64 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8007d60:	2303      	movs	r3, #3
 8007d62:	e240      	b.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d64:	4b0d      	ldr	r3, [pc, #52]	@ (8007d9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007d66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d68:	f003 0302 	and.w	r3, r3, #2
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d0ee      	beq.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d78:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d7c:	d114      	bne.n	8007da8 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8007d7e:	4b07      	ldr	r3, [pc, #28]	@ (8007d9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007d80:	689b      	ldr	r3, [r3, #8]
 8007d82:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d8a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007d8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d92:	4902      	ldr	r1, [pc, #8]	@ (8007d9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007d94:	4313      	orrs	r3, r2
 8007d96:	608b      	str	r3, [r1, #8]
 8007d98:	e00c      	b.n	8007db4 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8007d9a:	bf00      	nop
 8007d9c:	40023800 	.word	0x40023800
 8007da0:	40007000 	.word	0x40007000
 8007da4:	42470e40 	.word	0x42470e40
 8007da8:	4b4a      	ldr	r3, [pc, #296]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007daa:	689b      	ldr	r3, [r3, #8]
 8007dac:	4a49      	ldr	r2, [pc, #292]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007dae:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007db2:	6093      	str	r3, [r2, #8]
 8007db4:	4b47      	ldr	r3, [pc, #284]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007db6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007dc0:	4944      	ldr	r1, [pc, #272]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007dc2:	4313      	orrs	r3, r2
 8007dc4:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f003 0310 	and.w	r3, r3, #16
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d004      	beq.n	8007ddc <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8007dd8:	4b3f      	ldr	r3, [pc, #252]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8007dda:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d00a      	beq.n	8007dfe <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8007de8:	4b3a      	ldr	r3, [pc, #232]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007dea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007dee:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007df6:	4937      	ldr	r1, [pc, #220]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007df8:	4313      	orrs	r3, r2
 8007dfa:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d00a      	beq.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007e0a:	4b32      	ldr	r3, [pc, #200]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007e0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e10:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e18:	492e      	ldr	r1, [pc, #184]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007e1a:	4313      	orrs	r3, r2
 8007e1c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d011      	beq.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007e2c:	4b29      	ldr	r3, [pc, #164]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007e2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e32:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e3a:	4926      	ldr	r1, [pc, #152]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e4a:	d101      	bne.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d00a      	beq.n	8007e72 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8007e5c:	4b1d      	ldr	r3, [pc, #116]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007e5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e62:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e6a:	491a      	ldr	r1, [pc, #104]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d011      	beq.n	8007ea2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8007e7e:	4b15      	ldr	r3, [pc, #84]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007e80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e84:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e8c:	4911      	ldr	r1, [pc, #68]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007e8e:	4313      	orrs	r3, r2
 8007e90:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e9c:	d101      	bne.n	8007ea2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8007ea2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ea4:	2b01      	cmp	r3, #1
 8007ea6:	d005      	beq.n	8007eb4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007eb0:	f040 80ff 	bne.w	80080b2 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007eb4:	4b09      	ldr	r3, [pc, #36]	@ (8007edc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007eba:	f7fc f9bd 	bl	8004238 <HAL_GetTick>
 8007ebe:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007ec0:	e00e      	b.n	8007ee0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007ec2:	f7fc f9b9 	bl	8004238 <HAL_GetTick>
 8007ec6:	4602      	mov	r2, r0
 8007ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eca:	1ad3      	subs	r3, r2, r3
 8007ecc:	2b02      	cmp	r3, #2
 8007ece:	d907      	bls.n	8007ee0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007ed0:	2303      	movs	r3, #3
 8007ed2:	e188      	b.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8007ed4:	40023800 	.word	0x40023800
 8007ed8:	424711e0 	.word	0x424711e0
 8007edc:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007ee0:	4b7e      	ldr	r3, [pc, #504]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d1ea      	bne.n	8007ec2 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f003 0301 	and.w	r3, r3, #1
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d003      	beq.n	8007f00 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d009      	beq.n	8007f14 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d028      	beq.n	8007f5e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d124      	bne.n	8007f5e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007f14:	4b71      	ldr	r3, [pc, #452]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007f16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f1a:	0c1b      	lsrs	r3, r3, #16
 8007f1c:	f003 0303 	and.w	r3, r3, #3
 8007f20:	3301      	adds	r3, #1
 8007f22:	005b      	lsls	r3, r3, #1
 8007f24:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007f26:	4b6d      	ldr	r3, [pc, #436]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007f28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f2c:	0e1b      	lsrs	r3, r3, #24
 8007f2e:	f003 030f 	and.w	r3, r3, #15
 8007f32:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	685a      	ldr	r2, [r3, #4]
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	689b      	ldr	r3, [r3, #8]
 8007f3c:	019b      	lsls	r3, r3, #6
 8007f3e:	431a      	orrs	r2, r3
 8007f40:	69fb      	ldr	r3, [r7, #28]
 8007f42:	085b      	lsrs	r3, r3, #1
 8007f44:	3b01      	subs	r3, #1
 8007f46:	041b      	lsls	r3, r3, #16
 8007f48:	431a      	orrs	r2, r3
 8007f4a:	69bb      	ldr	r3, [r7, #24]
 8007f4c:	061b      	lsls	r3, r3, #24
 8007f4e:	431a      	orrs	r2, r3
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	695b      	ldr	r3, [r3, #20]
 8007f54:	071b      	lsls	r3, r3, #28
 8007f56:	4961      	ldr	r1, [pc, #388]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007f58:	4313      	orrs	r3, r2
 8007f5a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f003 0304 	and.w	r3, r3, #4
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d004      	beq.n	8007f74 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f72:	d00a      	beq.n	8007f8a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d035      	beq.n	8007fec <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f84:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007f88:	d130      	bne.n	8007fec <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007f8a:	4b54      	ldr	r3, [pc, #336]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007f8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f90:	0c1b      	lsrs	r3, r3, #16
 8007f92:	f003 0303 	and.w	r3, r3, #3
 8007f96:	3301      	adds	r3, #1
 8007f98:	005b      	lsls	r3, r3, #1
 8007f9a:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007f9c:	4b4f      	ldr	r3, [pc, #316]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007f9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007fa2:	0f1b      	lsrs	r3, r3, #28
 8007fa4:	f003 0307 	and.w	r3, r3, #7
 8007fa8:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	685a      	ldr	r2, [r3, #4]
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	689b      	ldr	r3, [r3, #8]
 8007fb2:	019b      	lsls	r3, r3, #6
 8007fb4:	431a      	orrs	r2, r3
 8007fb6:	69fb      	ldr	r3, [r7, #28]
 8007fb8:	085b      	lsrs	r3, r3, #1
 8007fba:	3b01      	subs	r3, #1
 8007fbc:	041b      	lsls	r3, r3, #16
 8007fbe:	431a      	orrs	r2, r3
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	691b      	ldr	r3, [r3, #16]
 8007fc4:	061b      	lsls	r3, r3, #24
 8007fc6:	431a      	orrs	r2, r3
 8007fc8:	697b      	ldr	r3, [r7, #20]
 8007fca:	071b      	lsls	r3, r3, #28
 8007fcc:	4943      	ldr	r1, [pc, #268]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007fce:	4313      	orrs	r3, r2
 8007fd0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007fd4:	4b41      	ldr	r3, [pc, #260]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007fd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007fda:	f023 021f 	bic.w	r2, r3, #31
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fe2:	3b01      	subs	r3, #1
 8007fe4:	493d      	ldr	r1, [pc, #244]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007fe6:	4313      	orrs	r3, r2
 8007fe8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d029      	beq.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ffc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008000:	d124      	bne.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8008002:	4b36      	ldr	r3, [pc, #216]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008004:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008008:	0c1b      	lsrs	r3, r3, #16
 800800a:	f003 0303 	and.w	r3, r3, #3
 800800e:	3301      	adds	r3, #1
 8008010:	005b      	lsls	r3, r3, #1
 8008012:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008014:	4b31      	ldr	r3, [pc, #196]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008016:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800801a:	0f1b      	lsrs	r3, r3, #28
 800801c:	f003 0307 	and.w	r3, r3, #7
 8008020:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	685a      	ldr	r2, [r3, #4]
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	689b      	ldr	r3, [r3, #8]
 800802a:	019b      	lsls	r3, r3, #6
 800802c:	431a      	orrs	r2, r3
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	68db      	ldr	r3, [r3, #12]
 8008032:	085b      	lsrs	r3, r3, #1
 8008034:	3b01      	subs	r3, #1
 8008036:	041b      	lsls	r3, r3, #16
 8008038:	431a      	orrs	r2, r3
 800803a:	69bb      	ldr	r3, [r7, #24]
 800803c:	061b      	lsls	r3, r3, #24
 800803e:	431a      	orrs	r2, r3
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	071b      	lsls	r3, r3, #28
 8008044:	4925      	ldr	r1, [pc, #148]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008046:	4313      	orrs	r3, r2
 8008048:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008054:	2b00      	cmp	r3, #0
 8008056:	d016      	beq.n	8008086 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	685a      	ldr	r2, [r3, #4]
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	689b      	ldr	r3, [r3, #8]
 8008060:	019b      	lsls	r3, r3, #6
 8008062:	431a      	orrs	r2, r3
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	68db      	ldr	r3, [r3, #12]
 8008068:	085b      	lsrs	r3, r3, #1
 800806a:	3b01      	subs	r3, #1
 800806c:	041b      	lsls	r3, r3, #16
 800806e:	431a      	orrs	r2, r3
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	691b      	ldr	r3, [r3, #16]
 8008074:	061b      	lsls	r3, r3, #24
 8008076:	431a      	orrs	r2, r3
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	695b      	ldr	r3, [r3, #20]
 800807c:	071b      	lsls	r3, r3, #28
 800807e:	4917      	ldr	r1, [pc, #92]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008080:	4313      	orrs	r3, r2
 8008082:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008086:	4b16      	ldr	r3, [pc, #88]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8008088:	2201      	movs	r2, #1
 800808a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800808c:	f7fc f8d4 	bl	8004238 <HAL_GetTick>
 8008090:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008092:	e008      	b.n	80080a6 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008094:	f7fc f8d0 	bl	8004238 <HAL_GetTick>
 8008098:	4602      	mov	r2, r0
 800809a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800809c:	1ad3      	subs	r3, r2, r3
 800809e:	2b02      	cmp	r3, #2
 80080a0:	d901      	bls.n	80080a6 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80080a2:	2303      	movs	r3, #3
 80080a4:	e09f      	b.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80080a6:	4b0d      	ldr	r3, [pc, #52]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d0f0      	beq.n	8008094 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 80080b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080b4:	2b01      	cmp	r3, #1
 80080b6:	f040 8095 	bne.w	80081e4 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80080ba:	4b0a      	ldr	r3, [pc, #40]	@ (80080e4 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80080bc:	2200      	movs	r2, #0
 80080be:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80080c0:	f7fc f8ba 	bl	8004238 <HAL_GetTick>
 80080c4:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80080c6:	e00f      	b.n	80080e8 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80080c8:	f7fc f8b6 	bl	8004238 <HAL_GetTick>
 80080cc:	4602      	mov	r2, r0
 80080ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080d0:	1ad3      	subs	r3, r2, r3
 80080d2:	2b02      	cmp	r3, #2
 80080d4:	d908      	bls.n	80080e8 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80080d6:	2303      	movs	r3, #3
 80080d8:	e085      	b.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0x642>
 80080da:	bf00      	nop
 80080dc:	40023800 	.word	0x40023800
 80080e0:	42470068 	.word	0x42470068
 80080e4:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80080e8:	4b41      	ldr	r3, [pc, #260]	@ (80081f0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80080f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80080f4:	d0e8      	beq.n	80080c8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f003 0304 	and.w	r3, r3, #4
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d003      	beq.n	800810a <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008106:	2b00      	cmp	r3, #0
 8008108:	d009      	beq.n	800811e <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8008112:	2b00      	cmp	r3, #0
 8008114:	d02b      	beq.n	800816e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800811a:	2b00      	cmp	r3, #0
 800811c:	d127      	bne.n	800816e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800811e:	4b34      	ldr	r3, [pc, #208]	@ (80081f0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008120:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008124:	0c1b      	lsrs	r3, r3, #16
 8008126:	f003 0303 	and.w	r3, r3, #3
 800812a:	3301      	adds	r3, #1
 800812c:	005b      	lsls	r3, r3, #1
 800812e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	699a      	ldr	r2, [r3, #24]
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	69db      	ldr	r3, [r3, #28]
 8008138:	019b      	lsls	r3, r3, #6
 800813a:	431a      	orrs	r2, r3
 800813c:	693b      	ldr	r3, [r7, #16]
 800813e:	085b      	lsrs	r3, r3, #1
 8008140:	3b01      	subs	r3, #1
 8008142:	041b      	lsls	r3, r3, #16
 8008144:	431a      	orrs	r2, r3
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800814a:	061b      	lsls	r3, r3, #24
 800814c:	4928      	ldr	r1, [pc, #160]	@ (80081f0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800814e:	4313      	orrs	r3, r2
 8008150:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008154:	4b26      	ldr	r3, [pc, #152]	@ (80081f0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008156:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800815a:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008162:	3b01      	subs	r3, #1
 8008164:	021b      	lsls	r3, r3, #8
 8008166:	4922      	ldr	r1, [pc, #136]	@ (80081f0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008168:	4313      	orrs	r3, r2
 800816a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008176:	2b00      	cmp	r3, #0
 8008178:	d01d      	beq.n	80081b6 <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800817e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008182:	d118      	bne.n	80081b6 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008184:	4b1a      	ldr	r3, [pc, #104]	@ (80081f0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008186:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800818a:	0e1b      	lsrs	r3, r3, #24
 800818c:	f003 030f 	and.w	r3, r3, #15
 8008190:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	699a      	ldr	r2, [r3, #24]
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	69db      	ldr	r3, [r3, #28]
 800819a:	019b      	lsls	r3, r3, #6
 800819c:	431a      	orrs	r2, r3
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6a1b      	ldr	r3, [r3, #32]
 80081a2:	085b      	lsrs	r3, r3, #1
 80081a4:	3b01      	subs	r3, #1
 80081a6:	041b      	lsls	r3, r3, #16
 80081a8:	431a      	orrs	r2, r3
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	061b      	lsls	r3, r3, #24
 80081ae:	4910      	ldr	r1, [pc, #64]	@ (80081f0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80081b0:	4313      	orrs	r3, r2
 80081b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80081b6:	4b0f      	ldr	r3, [pc, #60]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 80081b8:	2201      	movs	r2, #1
 80081ba:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80081bc:	f7fc f83c 	bl	8004238 <HAL_GetTick>
 80081c0:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80081c2:	e008      	b.n	80081d6 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80081c4:	f7fc f838 	bl	8004238 <HAL_GetTick>
 80081c8:	4602      	mov	r2, r0
 80081ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081cc:	1ad3      	subs	r3, r2, r3
 80081ce:	2b02      	cmp	r3, #2
 80081d0:	d901      	bls.n	80081d6 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80081d2:	2303      	movs	r3, #3
 80081d4:	e007      	b.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80081d6:	4b06      	ldr	r3, [pc, #24]	@ (80081f0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80081de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80081e2:	d1ef      	bne.n	80081c4 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 80081e4:	2300      	movs	r3, #0
}
 80081e6:	4618      	mov	r0, r3
 80081e8:	3730      	adds	r7, #48	@ 0x30
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bd80      	pop	{r7, pc}
 80081ee:	bf00      	nop
 80081f0:	40023800 	.word	0x40023800
 80081f4:	42470070 	.word	0x42470070

080081f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80081f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80081fc:	b0ae      	sub	sp, #184	@ 0xb8
 80081fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008200:	2300      	movs	r3, #0
 8008202:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8008206:	2300      	movs	r3, #0
 8008208:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800820c:	2300      	movs	r3, #0
 800820e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8008212:	2300      	movs	r3, #0
 8008214:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8008218:	2300      	movs	r3, #0
 800821a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800821e:	4bcb      	ldr	r3, [pc, #812]	@ (800854c <HAL_RCC_GetSysClockFreq+0x354>)
 8008220:	689b      	ldr	r3, [r3, #8]
 8008222:	f003 030c 	and.w	r3, r3, #12
 8008226:	2b0c      	cmp	r3, #12
 8008228:	f200 8206 	bhi.w	8008638 <HAL_RCC_GetSysClockFreq+0x440>
 800822c:	a201      	add	r2, pc, #4	@ (adr r2, 8008234 <HAL_RCC_GetSysClockFreq+0x3c>)
 800822e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008232:	bf00      	nop
 8008234:	08008269 	.word	0x08008269
 8008238:	08008639 	.word	0x08008639
 800823c:	08008639 	.word	0x08008639
 8008240:	08008639 	.word	0x08008639
 8008244:	08008271 	.word	0x08008271
 8008248:	08008639 	.word	0x08008639
 800824c:	08008639 	.word	0x08008639
 8008250:	08008639 	.word	0x08008639
 8008254:	08008279 	.word	0x08008279
 8008258:	08008639 	.word	0x08008639
 800825c:	08008639 	.word	0x08008639
 8008260:	08008639 	.word	0x08008639
 8008264:	08008469 	.word	0x08008469
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008268:	4bb9      	ldr	r3, [pc, #740]	@ (8008550 <HAL_RCC_GetSysClockFreq+0x358>)
 800826a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800826e:	e1e7      	b.n	8008640 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008270:	4bb8      	ldr	r3, [pc, #736]	@ (8008554 <HAL_RCC_GetSysClockFreq+0x35c>)
 8008272:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8008276:	e1e3      	b.n	8008640 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008278:	4bb4      	ldr	r3, [pc, #720]	@ (800854c <HAL_RCC_GetSysClockFreq+0x354>)
 800827a:	685b      	ldr	r3, [r3, #4]
 800827c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008280:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008284:	4bb1      	ldr	r3, [pc, #708]	@ (800854c <HAL_RCC_GetSysClockFreq+0x354>)
 8008286:	685b      	ldr	r3, [r3, #4]
 8008288:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800828c:	2b00      	cmp	r3, #0
 800828e:	d071      	beq.n	8008374 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008290:	4bae      	ldr	r3, [pc, #696]	@ (800854c <HAL_RCC_GetSysClockFreq+0x354>)
 8008292:	685b      	ldr	r3, [r3, #4]
 8008294:	099b      	lsrs	r3, r3, #6
 8008296:	2200      	movs	r2, #0
 8008298:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800829c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80082a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80082a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80082ac:	2300      	movs	r3, #0
 80082ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80082b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80082b6:	4622      	mov	r2, r4
 80082b8:	462b      	mov	r3, r5
 80082ba:	f04f 0000 	mov.w	r0, #0
 80082be:	f04f 0100 	mov.w	r1, #0
 80082c2:	0159      	lsls	r1, r3, #5
 80082c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80082c8:	0150      	lsls	r0, r2, #5
 80082ca:	4602      	mov	r2, r0
 80082cc:	460b      	mov	r3, r1
 80082ce:	4621      	mov	r1, r4
 80082d0:	1a51      	subs	r1, r2, r1
 80082d2:	6439      	str	r1, [r7, #64]	@ 0x40
 80082d4:	4629      	mov	r1, r5
 80082d6:	eb63 0301 	sbc.w	r3, r3, r1
 80082da:	647b      	str	r3, [r7, #68]	@ 0x44
 80082dc:	f04f 0200 	mov.w	r2, #0
 80082e0:	f04f 0300 	mov.w	r3, #0
 80082e4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80082e8:	4649      	mov	r1, r9
 80082ea:	018b      	lsls	r3, r1, #6
 80082ec:	4641      	mov	r1, r8
 80082ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80082f2:	4641      	mov	r1, r8
 80082f4:	018a      	lsls	r2, r1, #6
 80082f6:	4641      	mov	r1, r8
 80082f8:	1a51      	subs	r1, r2, r1
 80082fa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80082fc:	4649      	mov	r1, r9
 80082fe:	eb63 0301 	sbc.w	r3, r3, r1
 8008302:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008304:	f04f 0200 	mov.w	r2, #0
 8008308:	f04f 0300 	mov.w	r3, #0
 800830c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8008310:	4649      	mov	r1, r9
 8008312:	00cb      	lsls	r3, r1, #3
 8008314:	4641      	mov	r1, r8
 8008316:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800831a:	4641      	mov	r1, r8
 800831c:	00ca      	lsls	r2, r1, #3
 800831e:	4610      	mov	r0, r2
 8008320:	4619      	mov	r1, r3
 8008322:	4603      	mov	r3, r0
 8008324:	4622      	mov	r2, r4
 8008326:	189b      	adds	r3, r3, r2
 8008328:	633b      	str	r3, [r7, #48]	@ 0x30
 800832a:	462b      	mov	r3, r5
 800832c:	460a      	mov	r2, r1
 800832e:	eb42 0303 	adc.w	r3, r2, r3
 8008332:	637b      	str	r3, [r7, #52]	@ 0x34
 8008334:	f04f 0200 	mov.w	r2, #0
 8008338:	f04f 0300 	mov.w	r3, #0
 800833c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8008340:	4629      	mov	r1, r5
 8008342:	024b      	lsls	r3, r1, #9
 8008344:	4621      	mov	r1, r4
 8008346:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800834a:	4621      	mov	r1, r4
 800834c:	024a      	lsls	r2, r1, #9
 800834e:	4610      	mov	r0, r2
 8008350:	4619      	mov	r1, r3
 8008352:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008356:	2200      	movs	r2, #0
 8008358:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800835c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008360:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8008364:	f7f8 fcaa 	bl	8000cbc <__aeabi_uldivmod>
 8008368:	4602      	mov	r2, r0
 800836a:	460b      	mov	r3, r1
 800836c:	4613      	mov	r3, r2
 800836e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008372:	e067      	b.n	8008444 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008374:	4b75      	ldr	r3, [pc, #468]	@ (800854c <HAL_RCC_GetSysClockFreq+0x354>)
 8008376:	685b      	ldr	r3, [r3, #4]
 8008378:	099b      	lsrs	r3, r3, #6
 800837a:	2200      	movs	r2, #0
 800837c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008380:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8008384:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008388:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800838c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800838e:	2300      	movs	r3, #0
 8008390:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008392:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8008396:	4622      	mov	r2, r4
 8008398:	462b      	mov	r3, r5
 800839a:	f04f 0000 	mov.w	r0, #0
 800839e:	f04f 0100 	mov.w	r1, #0
 80083a2:	0159      	lsls	r1, r3, #5
 80083a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80083a8:	0150      	lsls	r0, r2, #5
 80083aa:	4602      	mov	r2, r0
 80083ac:	460b      	mov	r3, r1
 80083ae:	4621      	mov	r1, r4
 80083b0:	1a51      	subs	r1, r2, r1
 80083b2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80083b4:	4629      	mov	r1, r5
 80083b6:	eb63 0301 	sbc.w	r3, r3, r1
 80083ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80083bc:	f04f 0200 	mov.w	r2, #0
 80083c0:	f04f 0300 	mov.w	r3, #0
 80083c4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80083c8:	4649      	mov	r1, r9
 80083ca:	018b      	lsls	r3, r1, #6
 80083cc:	4641      	mov	r1, r8
 80083ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80083d2:	4641      	mov	r1, r8
 80083d4:	018a      	lsls	r2, r1, #6
 80083d6:	4641      	mov	r1, r8
 80083d8:	ebb2 0a01 	subs.w	sl, r2, r1
 80083dc:	4649      	mov	r1, r9
 80083de:	eb63 0b01 	sbc.w	fp, r3, r1
 80083e2:	f04f 0200 	mov.w	r2, #0
 80083e6:	f04f 0300 	mov.w	r3, #0
 80083ea:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80083ee:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80083f2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80083f6:	4692      	mov	sl, r2
 80083f8:	469b      	mov	fp, r3
 80083fa:	4623      	mov	r3, r4
 80083fc:	eb1a 0303 	adds.w	r3, sl, r3
 8008400:	623b      	str	r3, [r7, #32]
 8008402:	462b      	mov	r3, r5
 8008404:	eb4b 0303 	adc.w	r3, fp, r3
 8008408:	627b      	str	r3, [r7, #36]	@ 0x24
 800840a:	f04f 0200 	mov.w	r2, #0
 800840e:	f04f 0300 	mov.w	r3, #0
 8008412:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8008416:	4629      	mov	r1, r5
 8008418:	028b      	lsls	r3, r1, #10
 800841a:	4621      	mov	r1, r4
 800841c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008420:	4621      	mov	r1, r4
 8008422:	028a      	lsls	r2, r1, #10
 8008424:	4610      	mov	r0, r2
 8008426:	4619      	mov	r1, r3
 8008428:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800842c:	2200      	movs	r2, #0
 800842e:	673b      	str	r3, [r7, #112]	@ 0x70
 8008430:	677a      	str	r2, [r7, #116]	@ 0x74
 8008432:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8008436:	f7f8 fc41 	bl	8000cbc <__aeabi_uldivmod>
 800843a:	4602      	mov	r2, r0
 800843c:	460b      	mov	r3, r1
 800843e:	4613      	mov	r3, r2
 8008440:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8008444:	4b41      	ldr	r3, [pc, #260]	@ (800854c <HAL_RCC_GetSysClockFreq+0x354>)
 8008446:	685b      	ldr	r3, [r3, #4]
 8008448:	0c1b      	lsrs	r3, r3, #16
 800844a:	f003 0303 	and.w	r3, r3, #3
 800844e:	3301      	adds	r3, #1
 8008450:	005b      	lsls	r3, r3, #1
 8008452:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8008456:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800845a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800845e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008462:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8008466:	e0eb      	b.n	8008640 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008468:	4b38      	ldr	r3, [pc, #224]	@ (800854c <HAL_RCC_GetSysClockFreq+0x354>)
 800846a:	685b      	ldr	r3, [r3, #4]
 800846c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008470:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008474:	4b35      	ldr	r3, [pc, #212]	@ (800854c <HAL_RCC_GetSysClockFreq+0x354>)
 8008476:	685b      	ldr	r3, [r3, #4]
 8008478:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800847c:	2b00      	cmp	r3, #0
 800847e:	d06b      	beq.n	8008558 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008480:	4b32      	ldr	r3, [pc, #200]	@ (800854c <HAL_RCC_GetSysClockFreq+0x354>)
 8008482:	685b      	ldr	r3, [r3, #4]
 8008484:	099b      	lsrs	r3, r3, #6
 8008486:	2200      	movs	r2, #0
 8008488:	66bb      	str	r3, [r7, #104]	@ 0x68
 800848a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800848c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800848e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008492:	663b      	str	r3, [r7, #96]	@ 0x60
 8008494:	2300      	movs	r3, #0
 8008496:	667b      	str	r3, [r7, #100]	@ 0x64
 8008498:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800849c:	4622      	mov	r2, r4
 800849e:	462b      	mov	r3, r5
 80084a0:	f04f 0000 	mov.w	r0, #0
 80084a4:	f04f 0100 	mov.w	r1, #0
 80084a8:	0159      	lsls	r1, r3, #5
 80084aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80084ae:	0150      	lsls	r0, r2, #5
 80084b0:	4602      	mov	r2, r0
 80084b2:	460b      	mov	r3, r1
 80084b4:	4621      	mov	r1, r4
 80084b6:	1a51      	subs	r1, r2, r1
 80084b8:	61b9      	str	r1, [r7, #24]
 80084ba:	4629      	mov	r1, r5
 80084bc:	eb63 0301 	sbc.w	r3, r3, r1
 80084c0:	61fb      	str	r3, [r7, #28]
 80084c2:	f04f 0200 	mov.w	r2, #0
 80084c6:	f04f 0300 	mov.w	r3, #0
 80084ca:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80084ce:	4659      	mov	r1, fp
 80084d0:	018b      	lsls	r3, r1, #6
 80084d2:	4651      	mov	r1, sl
 80084d4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80084d8:	4651      	mov	r1, sl
 80084da:	018a      	lsls	r2, r1, #6
 80084dc:	4651      	mov	r1, sl
 80084de:	ebb2 0801 	subs.w	r8, r2, r1
 80084e2:	4659      	mov	r1, fp
 80084e4:	eb63 0901 	sbc.w	r9, r3, r1
 80084e8:	f04f 0200 	mov.w	r2, #0
 80084ec:	f04f 0300 	mov.w	r3, #0
 80084f0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80084f4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80084f8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80084fc:	4690      	mov	r8, r2
 80084fe:	4699      	mov	r9, r3
 8008500:	4623      	mov	r3, r4
 8008502:	eb18 0303 	adds.w	r3, r8, r3
 8008506:	613b      	str	r3, [r7, #16]
 8008508:	462b      	mov	r3, r5
 800850a:	eb49 0303 	adc.w	r3, r9, r3
 800850e:	617b      	str	r3, [r7, #20]
 8008510:	f04f 0200 	mov.w	r2, #0
 8008514:	f04f 0300 	mov.w	r3, #0
 8008518:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800851c:	4629      	mov	r1, r5
 800851e:	024b      	lsls	r3, r1, #9
 8008520:	4621      	mov	r1, r4
 8008522:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008526:	4621      	mov	r1, r4
 8008528:	024a      	lsls	r2, r1, #9
 800852a:	4610      	mov	r0, r2
 800852c:	4619      	mov	r1, r3
 800852e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008532:	2200      	movs	r2, #0
 8008534:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008536:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8008538:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800853c:	f7f8 fbbe 	bl	8000cbc <__aeabi_uldivmod>
 8008540:	4602      	mov	r2, r0
 8008542:	460b      	mov	r3, r1
 8008544:	4613      	mov	r3, r2
 8008546:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800854a:	e065      	b.n	8008618 <HAL_RCC_GetSysClockFreq+0x420>
 800854c:	40023800 	.word	0x40023800
 8008550:	00f42400 	.word	0x00f42400
 8008554:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008558:	4b3d      	ldr	r3, [pc, #244]	@ (8008650 <HAL_RCC_GetSysClockFreq+0x458>)
 800855a:	685b      	ldr	r3, [r3, #4]
 800855c:	099b      	lsrs	r3, r3, #6
 800855e:	2200      	movs	r2, #0
 8008560:	4618      	mov	r0, r3
 8008562:	4611      	mov	r1, r2
 8008564:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008568:	653b      	str	r3, [r7, #80]	@ 0x50
 800856a:	2300      	movs	r3, #0
 800856c:	657b      	str	r3, [r7, #84]	@ 0x54
 800856e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8008572:	4642      	mov	r2, r8
 8008574:	464b      	mov	r3, r9
 8008576:	f04f 0000 	mov.w	r0, #0
 800857a:	f04f 0100 	mov.w	r1, #0
 800857e:	0159      	lsls	r1, r3, #5
 8008580:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008584:	0150      	lsls	r0, r2, #5
 8008586:	4602      	mov	r2, r0
 8008588:	460b      	mov	r3, r1
 800858a:	4641      	mov	r1, r8
 800858c:	1a51      	subs	r1, r2, r1
 800858e:	60b9      	str	r1, [r7, #8]
 8008590:	4649      	mov	r1, r9
 8008592:	eb63 0301 	sbc.w	r3, r3, r1
 8008596:	60fb      	str	r3, [r7, #12]
 8008598:	f04f 0200 	mov.w	r2, #0
 800859c:	f04f 0300 	mov.w	r3, #0
 80085a0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80085a4:	4659      	mov	r1, fp
 80085a6:	018b      	lsls	r3, r1, #6
 80085a8:	4651      	mov	r1, sl
 80085aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80085ae:	4651      	mov	r1, sl
 80085b0:	018a      	lsls	r2, r1, #6
 80085b2:	4651      	mov	r1, sl
 80085b4:	1a54      	subs	r4, r2, r1
 80085b6:	4659      	mov	r1, fp
 80085b8:	eb63 0501 	sbc.w	r5, r3, r1
 80085bc:	f04f 0200 	mov.w	r2, #0
 80085c0:	f04f 0300 	mov.w	r3, #0
 80085c4:	00eb      	lsls	r3, r5, #3
 80085c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80085ca:	00e2      	lsls	r2, r4, #3
 80085cc:	4614      	mov	r4, r2
 80085ce:	461d      	mov	r5, r3
 80085d0:	4643      	mov	r3, r8
 80085d2:	18e3      	adds	r3, r4, r3
 80085d4:	603b      	str	r3, [r7, #0]
 80085d6:	464b      	mov	r3, r9
 80085d8:	eb45 0303 	adc.w	r3, r5, r3
 80085dc:	607b      	str	r3, [r7, #4]
 80085de:	f04f 0200 	mov.w	r2, #0
 80085e2:	f04f 0300 	mov.w	r3, #0
 80085e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80085ea:	4629      	mov	r1, r5
 80085ec:	028b      	lsls	r3, r1, #10
 80085ee:	4621      	mov	r1, r4
 80085f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80085f4:	4621      	mov	r1, r4
 80085f6:	028a      	lsls	r2, r1, #10
 80085f8:	4610      	mov	r0, r2
 80085fa:	4619      	mov	r1, r3
 80085fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008600:	2200      	movs	r2, #0
 8008602:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008604:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008606:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800860a:	f7f8 fb57 	bl	8000cbc <__aeabi_uldivmod>
 800860e:	4602      	mov	r2, r0
 8008610:	460b      	mov	r3, r1
 8008612:	4613      	mov	r3, r2
 8008614:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8008618:	4b0d      	ldr	r3, [pc, #52]	@ (8008650 <HAL_RCC_GetSysClockFreq+0x458>)
 800861a:	685b      	ldr	r3, [r3, #4]
 800861c:	0f1b      	lsrs	r3, r3, #28
 800861e:	f003 0307 	and.w	r3, r3, #7
 8008622:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8008626:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800862a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800862e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008632:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8008636:	e003      	b.n	8008640 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008638:	4b06      	ldr	r3, [pc, #24]	@ (8008654 <HAL_RCC_GetSysClockFreq+0x45c>)
 800863a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800863e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008640:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8008644:	4618      	mov	r0, r3
 8008646:	37b8      	adds	r7, #184	@ 0xb8
 8008648:	46bd      	mov	sp, r7
 800864a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800864e:	bf00      	nop
 8008650:	40023800 	.word	0x40023800
 8008654:	00f42400 	.word	0x00f42400

08008658 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b086      	sub	sp, #24
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d101      	bne.n	800866a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008666:	2301      	movs	r3, #1
 8008668:	e28d      	b.n	8008b86 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	f003 0301 	and.w	r3, r3, #1
 8008672:	2b00      	cmp	r3, #0
 8008674:	f000 8083 	beq.w	800877e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008678:	4b94      	ldr	r3, [pc, #592]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 800867a:	689b      	ldr	r3, [r3, #8]
 800867c:	f003 030c 	and.w	r3, r3, #12
 8008680:	2b04      	cmp	r3, #4
 8008682:	d019      	beq.n	80086b8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8008684:	4b91      	ldr	r3, [pc, #580]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 8008686:	689b      	ldr	r3, [r3, #8]
 8008688:	f003 030c 	and.w	r3, r3, #12
        || \
 800868c:	2b08      	cmp	r3, #8
 800868e:	d106      	bne.n	800869e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8008690:	4b8e      	ldr	r3, [pc, #568]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 8008692:	685b      	ldr	r3, [r3, #4]
 8008694:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008698:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800869c:	d00c      	beq.n	80086b8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800869e:	4b8b      	ldr	r3, [pc, #556]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 80086a0:	689b      	ldr	r3, [r3, #8]
 80086a2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80086a6:	2b0c      	cmp	r3, #12
 80086a8:	d112      	bne.n	80086d0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80086aa:	4b88      	ldr	r3, [pc, #544]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 80086ac:	685b      	ldr	r3, [r3, #4]
 80086ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80086b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80086b6:	d10b      	bne.n	80086d0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80086b8:	4b84      	ldr	r3, [pc, #528]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d05b      	beq.n	800877c <HAL_RCC_OscConfig+0x124>
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	685b      	ldr	r3, [r3, #4]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d157      	bne.n	800877c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80086cc:	2301      	movs	r3, #1
 80086ce:	e25a      	b.n	8008b86 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	685b      	ldr	r3, [r3, #4]
 80086d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80086d8:	d106      	bne.n	80086e8 <HAL_RCC_OscConfig+0x90>
 80086da:	4b7c      	ldr	r3, [pc, #496]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4a7b      	ldr	r2, [pc, #492]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 80086e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80086e4:	6013      	str	r3, [r2, #0]
 80086e6:	e01d      	b.n	8008724 <HAL_RCC_OscConfig+0xcc>
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	685b      	ldr	r3, [r3, #4]
 80086ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80086f0:	d10c      	bne.n	800870c <HAL_RCC_OscConfig+0xb4>
 80086f2:	4b76      	ldr	r3, [pc, #472]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	4a75      	ldr	r2, [pc, #468]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 80086f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80086fc:	6013      	str	r3, [r2, #0]
 80086fe:	4b73      	ldr	r3, [pc, #460]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	4a72      	ldr	r2, [pc, #456]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 8008704:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008708:	6013      	str	r3, [r2, #0]
 800870a:	e00b      	b.n	8008724 <HAL_RCC_OscConfig+0xcc>
 800870c:	4b6f      	ldr	r3, [pc, #444]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	4a6e      	ldr	r2, [pc, #440]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 8008712:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008716:	6013      	str	r3, [r2, #0]
 8008718:	4b6c      	ldr	r3, [pc, #432]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a6b      	ldr	r2, [pc, #428]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 800871e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008722:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	685b      	ldr	r3, [r3, #4]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d013      	beq.n	8008754 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800872c:	f7fb fd84 	bl	8004238 <HAL_GetTick>
 8008730:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008732:	e008      	b.n	8008746 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008734:	f7fb fd80 	bl	8004238 <HAL_GetTick>
 8008738:	4602      	mov	r2, r0
 800873a:	693b      	ldr	r3, [r7, #16]
 800873c:	1ad3      	subs	r3, r2, r3
 800873e:	2b64      	cmp	r3, #100	@ 0x64
 8008740:	d901      	bls.n	8008746 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8008742:	2303      	movs	r3, #3
 8008744:	e21f      	b.n	8008b86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008746:	4b61      	ldr	r3, [pc, #388]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800874e:	2b00      	cmp	r3, #0
 8008750:	d0f0      	beq.n	8008734 <HAL_RCC_OscConfig+0xdc>
 8008752:	e014      	b.n	800877e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008754:	f7fb fd70 	bl	8004238 <HAL_GetTick>
 8008758:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800875a:	e008      	b.n	800876e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800875c:	f7fb fd6c 	bl	8004238 <HAL_GetTick>
 8008760:	4602      	mov	r2, r0
 8008762:	693b      	ldr	r3, [r7, #16]
 8008764:	1ad3      	subs	r3, r2, r3
 8008766:	2b64      	cmp	r3, #100	@ 0x64
 8008768:	d901      	bls.n	800876e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800876a:	2303      	movs	r3, #3
 800876c:	e20b      	b.n	8008b86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800876e:	4b57      	ldr	r3, [pc, #348]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008776:	2b00      	cmp	r3, #0
 8008778:	d1f0      	bne.n	800875c <HAL_RCC_OscConfig+0x104>
 800877a:	e000      	b.n	800877e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800877c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f003 0302 	and.w	r3, r3, #2
 8008786:	2b00      	cmp	r3, #0
 8008788:	d06f      	beq.n	800886a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800878a:	4b50      	ldr	r3, [pc, #320]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 800878c:	689b      	ldr	r3, [r3, #8]
 800878e:	f003 030c 	and.w	r3, r3, #12
 8008792:	2b00      	cmp	r3, #0
 8008794:	d017      	beq.n	80087c6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8008796:	4b4d      	ldr	r3, [pc, #308]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 8008798:	689b      	ldr	r3, [r3, #8]
 800879a:	f003 030c 	and.w	r3, r3, #12
        || \
 800879e:	2b08      	cmp	r3, #8
 80087a0:	d105      	bne.n	80087ae <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80087a2:	4b4a      	ldr	r3, [pc, #296]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d00b      	beq.n	80087c6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80087ae:	4b47      	ldr	r3, [pc, #284]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 80087b0:	689b      	ldr	r3, [r3, #8]
 80087b2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80087b6:	2b0c      	cmp	r3, #12
 80087b8:	d11c      	bne.n	80087f4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80087ba:	4b44      	ldr	r3, [pc, #272]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 80087bc:	685b      	ldr	r3, [r3, #4]
 80087be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d116      	bne.n	80087f4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80087c6:	4b41      	ldr	r3, [pc, #260]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f003 0302 	and.w	r3, r3, #2
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d005      	beq.n	80087de <HAL_RCC_OscConfig+0x186>
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	68db      	ldr	r3, [r3, #12]
 80087d6:	2b01      	cmp	r3, #1
 80087d8:	d001      	beq.n	80087de <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80087da:	2301      	movs	r3, #1
 80087dc:	e1d3      	b.n	8008b86 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80087de:	4b3b      	ldr	r3, [pc, #236]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	691b      	ldr	r3, [r3, #16]
 80087ea:	00db      	lsls	r3, r3, #3
 80087ec:	4937      	ldr	r1, [pc, #220]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 80087ee:	4313      	orrs	r3, r2
 80087f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80087f2:	e03a      	b.n	800886a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	68db      	ldr	r3, [r3, #12]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d020      	beq.n	800883e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80087fc:	4b34      	ldr	r3, [pc, #208]	@ (80088d0 <HAL_RCC_OscConfig+0x278>)
 80087fe:	2201      	movs	r2, #1
 8008800:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008802:	f7fb fd19 	bl	8004238 <HAL_GetTick>
 8008806:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008808:	e008      	b.n	800881c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800880a:	f7fb fd15 	bl	8004238 <HAL_GetTick>
 800880e:	4602      	mov	r2, r0
 8008810:	693b      	ldr	r3, [r7, #16]
 8008812:	1ad3      	subs	r3, r2, r3
 8008814:	2b02      	cmp	r3, #2
 8008816:	d901      	bls.n	800881c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8008818:	2303      	movs	r3, #3
 800881a:	e1b4      	b.n	8008b86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800881c:	4b2b      	ldr	r3, [pc, #172]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f003 0302 	and.w	r3, r3, #2
 8008824:	2b00      	cmp	r3, #0
 8008826:	d0f0      	beq.n	800880a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008828:	4b28      	ldr	r3, [pc, #160]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	691b      	ldr	r3, [r3, #16]
 8008834:	00db      	lsls	r3, r3, #3
 8008836:	4925      	ldr	r1, [pc, #148]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 8008838:	4313      	orrs	r3, r2
 800883a:	600b      	str	r3, [r1, #0]
 800883c:	e015      	b.n	800886a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800883e:	4b24      	ldr	r3, [pc, #144]	@ (80088d0 <HAL_RCC_OscConfig+0x278>)
 8008840:	2200      	movs	r2, #0
 8008842:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008844:	f7fb fcf8 	bl	8004238 <HAL_GetTick>
 8008848:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800884a:	e008      	b.n	800885e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800884c:	f7fb fcf4 	bl	8004238 <HAL_GetTick>
 8008850:	4602      	mov	r2, r0
 8008852:	693b      	ldr	r3, [r7, #16]
 8008854:	1ad3      	subs	r3, r2, r3
 8008856:	2b02      	cmp	r3, #2
 8008858:	d901      	bls.n	800885e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800885a:	2303      	movs	r3, #3
 800885c:	e193      	b.n	8008b86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800885e:	4b1b      	ldr	r3, [pc, #108]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f003 0302 	and.w	r3, r3, #2
 8008866:	2b00      	cmp	r3, #0
 8008868:	d1f0      	bne.n	800884c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f003 0308 	and.w	r3, r3, #8
 8008872:	2b00      	cmp	r3, #0
 8008874:	d036      	beq.n	80088e4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	695b      	ldr	r3, [r3, #20]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d016      	beq.n	80088ac <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800887e:	4b15      	ldr	r3, [pc, #84]	@ (80088d4 <HAL_RCC_OscConfig+0x27c>)
 8008880:	2201      	movs	r2, #1
 8008882:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008884:	f7fb fcd8 	bl	8004238 <HAL_GetTick>
 8008888:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800888a:	e008      	b.n	800889e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800888c:	f7fb fcd4 	bl	8004238 <HAL_GetTick>
 8008890:	4602      	mov	r2, r0
 8008892:	693b      	ldr	r3, [r7, #16]
 8008894:	1ad3      	subs	r3, r2, r3
 8008896:	2b02      	cmp	r3, #2
 8008898:	d901      	bls.n	800889e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800889a:	2303      	movs	r3, #3
 800889c:	e173      	b.n	8008b86 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800889e:	4b0b      	ldr	r3, [pc, #44]	@ (80088cc <HAL_RCC_OscConfig+0x274>)
 80088a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80088a2:	f003 0302 	and.w	r3, r3, #2
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d0f0      	beq.n	800888c <HAL_RCC_OscConfig+0x234>
 80088aa:	e01b      	b.n	80088e4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80088ac:	4b09      	ldr	r3, [pc, #36]	@ (80088d4 <HAL_RCC_OscConfig+0x27c>)
 80088ae:	2200      	movs	r2, #0
 80088b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80088b2:	f7fb fcc1 	bl	8004238 <HAL_GetTick>
 80088b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80088b8:	e00e      	b.n	80088d8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80088ba:	f7fb fcbd 	bl	8004238 <HAL_GetTick>
 80088be:	4602      	mov	r2, r0
 80088c0:	693b      	ldr	r3, [r7, #16]
 80088c2:	1ad3      	subs	r3, r2, r3
 80088c4:	2b02      	cmp	r3, #2
 80088c6:	d907      	bls.n	80088d8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80088c8:	2303      	movs	r3, #3
 80088ca:	e15c      	b.n	8008b86 <HAL_RCC_OscConfig+0x52e>
 80088cc:	40023800 	.word	0x40023800
 80088d0:	42470000 	.word	0x42470000
 80088d4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80088d8:	4b8a      	ldr	r3, [pc, #552]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 80088da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80088dc:	f003 0302 	and.w	r3, r3, #2
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d1ea      	bne.n	80088ba <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f003 0304 	and.w	r3, r3, #4
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	f000 8097 	beq.w	8008a20 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80088f2:	2300      	movs	r3, #0
 80088f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80088f6:	4b83      	ldr	r3, [pc, #524]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 80088f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d10f      	bne.n	8008922 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008902:	2300      	movs	r3, #0
 8008904:	60bb      	str	r3, [r7, #8]
 8008906:	4b7f      	ldr	r3, [pc, #508]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 8008908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800890a:	4a7e      	ldr	r2, [pc, #504]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 800890c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008910:	6413      	str	r3, [r2, #64]	@ 0x40
 8008912:	4b7c      	ldr	r3, [pc, #496]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 8008914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008916:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800891a:	60bb      	str	r3, [r7, #8]
 800891c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800891e:	2301      	movs	r3, #1
 8008920:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008922:	4b79      	ldr	r3, [pc, #484]	@ (8008b08 <HAL_RCC_OscConfig+0x4b0>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800892a:	2b00      	cmp	r3, #0
 800892c:	d118      	bne.n	8008960 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800892e:	4b76      	ldr	r3, [pc, #472]	@ (8008b08 <HAL_RCC_OscConfig+0x4b0>)
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a75      	ldr	r2, [pc, #468]	@ (8008b08 <HAL_RCC_OscConfig+0x4b0>)
 8008934:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008938:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800893a:	f7fb fc7d 	bl	8004238 <HAL_GetTick>
 800893e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008940:	e008      	b.n	8008954 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008942:	f7fb fc79 	bl	8004238 <HAL_GetTick>
 8008946:	4602      	mov	r2, r0
 8008948:	693b      	ldr	r3, [r7, #16]
 800894a:	1ad3      	subs	r3, r2, r3
 800894c:	2b02      	cmp	r3, #2
 800894e:	d901      	bls.n	8008954 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8008950:	2303      	movs	r3, #3
 8008952:	e118      	b.n	8008b86 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008954:	4b6c      	ldr	r3, [pc, #432]	@ (8008b08 <HAL_RCC_OscConfig+0x4b0>)
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800895c:	2b00      	cmp	r3, #0
 800895e:	d0f0      	beq.n	8008942 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	689b      	ldr	r3, [r3, #8]
 8008964:	2b01      	cmp	r3, #1
 8008966:	d106      	bne.n	8008976 <HAL_RCC_OscConfig+0x31e>
 8008968:	4b66      	ldr	r3, [pc, #408]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 800896a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800896c:	4a65      	ldr	r2, [pc, #404]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 800896e:	f043 0301 	orr.w	r3, r3, #1
 8008972:	6713      	str	r3, [r2, #112]	@ 0x70
 8008974:	e01c      	b.n	80089b0 <HAL_RCC_OscConfig+0x358>
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	689b      	ldr	r3, [r3, #8]
 800897a:	2b05      	cmp	r3, #5
 800897c:	d10c      	bne.n	8008998 <HAL_RCC_OscConfig+0x340>
 800897e:	4b61      	ldr	r3, [pc, #388]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 8008980:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008982:	4a60      	ldr	r2, [pc, #384]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 8008984:	f043 0304 	orr.w	r3, r3, #4
 8008988:	6713      	str	r3, [r2, #112]	@ 0x70
 800898a:	4b5e      	ldr	r3, [pc, #376]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 800898c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800898e:	4a5d      	ldr	r2, [pc, #372]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 8008990:	f043 0301 	orr.w	r3, r3, #1
 8008994:	6713      	str	r3, [r2, #112]	@ 0x70
 8008996:	e00b      	b.n	80089b0 <HAL_RCC_OscConfig+0x358>
 8008998:	4b5a      	ldr	r3, [pc, #360]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 800899a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800899c:	4a59      	ldr	r2, [pc, #356]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 800899e:	f023 0301 	bic.w	r3, r3, #1
 80089a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80089a4:	4b57      	ldr	r3, [pc, #348]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 80089a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80089a8:	4a56      	ldr	r2, [pc, #344]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 80089aa:	f023 0304 	bic.w	r3, r3, #4
 80089ae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	689b      	ldr	r3, [r3, #8]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d015      	beq.n	80089e4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80089b8:	f7fb fc3e 	bl	8004238 <HAL_GetTick>
 80089bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80089be:	e00a      	b.n	80089d6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80089c0:	f7fb fc3a 	bl	8004238 <HAL_GetTick>
 80089c4:	4602      	mov	r2, r0
 80089c6:	693b      	ldr	r3, [r7, #16]
 80089c8:	1ad3      	subs	r3, r2, r3
 80089ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80089ce:	4293      	cmp	r3, r2
 80089d0:	d901      	bls.n	80089d6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80089d2:	2303      	movs	r3, #3
 80089d4:	e0d7      	b.n	8008b86 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80089d6:	4b4b      	ldr	r3, [pc, #300]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 80089d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80089da:	f003 0302 	and.w	r3, r3, #2
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d0ee      	beq.n	80089c0 <HAL_RCC_OscConfig+0x368>
 80089e2:	e014      	b.n	8008a0e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80089e4:	f7fb fc28 	bl	8004238 <HAL_GetTick>
 80089e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80089ea:	e00a      	b.n	8008a02 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80089ec:	f7fb fc24 	bl	8004238 <HAL_GetTick>
 80089f0:	4602      	mov	r2, r0
 80089f2:	693b      	ldr	r3, [r7, #16]
 80089f4:	1ad3      	subs	r3, r2, r3
 80089f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80089fa:	4293      	cmp	r3, r2
 80089fc:	d901      	bls.n	8008a02 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80089fe:	2303      	movs	r3, #3
 8008a00:	e0c1      	b.n	8008b86 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008a02:	4b40      	ldr	r3, [pc, #256]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 8008a04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a06:	f003 0302 	and.w	r3, r3, #2
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d1ee      	bne.n	80089ec <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008a0e:	7dfb      	ldrb	r3, [r7, #23]
 8008a10:	2b01      	cmp	r3, #1
 8008a12:	d105      	bne.n	8008a20 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008a14:	4b3b      	ldr	r3, [pc, #236]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 8008a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a18:	4a3a      	ldr	r2, [pc, #232]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 8008a1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008a1e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	699b      	ldr	r3, [r3, #24]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	f000 80ad 	beq.w	8008b84 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008a2a:	4b36      	ldr	r3, [pc, #216]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 8008a2c:	689b      	ldr	r3, [r3, #8]
 8008a2e:	f003 030c 	and.w	r3, r3, #12
 8008a32:	2b08      	cmp	r3, #8
 8008a34:	d060      	beq.n	8008af8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	699b      	ldr	r3, [r3, #24]
 8008a3a:	2b02      	cmp	r3, #2
 8008a3c:	d145      	bne.n	8008aca <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008a3e:	4b33      	ldr	r3, [pc, #204]	@ (8008b0c <HAL_RCC_OscConfig+0x4b4>)
 8008a40:	2200      	movs	r2, #0
 8008a42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a44:	f7fb fbf8 	bl	8004238 <HAL_GetTick>
 8008a48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008a4a:	e008      	b.n	8008a5e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008a4c:	f7fb fbf4 	bl	8004238 <HAL_GetTick>
 8008a50:	4602      	mov	r2, r0
 8008a52:	693b      	ldr	r3, [r7, #16]
 8008a54:	1ad3      	subs	r3, r2, r3
 8008a56:	2b02      	cmp	r3, #2
 8008a58:	d901      	bls.n	8008a5e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8008a5a:	2303      	movs	r3, #3
 8008a5c:	e093      	b.n	8008b86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008a5e:	4b29      	ldr	r3, [pc, #164]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d1f0      	bne.n	8008a4c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	69da      	ldr	r2, [r3, #28]
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6a1b      	ldr	r3, [r3, #32]
 8008a72:	431a      	orrs	r2, r3
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a78:	019b      	lsls	r3, r3, #6
 8008a7a:	431a      	orrs	r2, r3
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a80:	085b      	lsrs	r3, r3, #1
 8008a82:	3b01      	subs	r3, #1
 8008a84:	041b      	lsls	r3, r3, #16
 8008a86:	431a      	orrs	r2, r3
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a8c:	061b      	lsls	r3, r3, #24
 8008a8e:	431a      	orrs	r2, r3
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a94:	071b      	lsls	r3, r3, #28
 8008a96:	491b      	ldr	r1, [pc, #108]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 8008a98:	4313      	orrs	r3, r2
 8008a9a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008a9c:	4b1b      	ldr	r3, [pc, #108]	@ (8008b0c <HAL_RCC_OscConfig+0x4b4>)
 8008a9e:	2201      	movs	r2, #1
 8008aa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008aa2:	f7fb fbc9 	bl	8004238 <HAL_GetTick>
 8008aa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008aa8:	e008      	b.n	8008abc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008aaa:	f7fb fbc5 	bl	8004238 <HAL_GetTick>
 8008aae:	4602      	mov	r2, r0
 8008ab0:	693b      	ldr	r3, [r7, #16]
 8008ab2:	1ad3      	subs	r3, r2, r3
 8008ab4:	2b02      	cmp	r3, #2
 8008ab6:	d901      	bls.n	8008abc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8008ab8:	2303      	movs	r3, #3
 8008aba:	e064      	b.n	8008b86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008abc:	4b11      	ldr	r3, [pc, #68]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d0f0      	beq.n	8008aaa <HAL_RCC_OscConfig+0x452>
 8008ac8:	e05c      	b.n	8008b84 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008aca:	4b10      	ldr	r3, [pc, #64]	@ (8008b0c <HAL_RCC_OscConfig+0x4b4>)
 8008acc:	2200      	movs	r2, #0
 8008ace:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ad0:	f7fb fbb2 	bl	8004238 <HAL_GetTick>
 8008ad4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008ad6:	e008      	b.n	8008aea <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008ad8:	f7fb fbae 	bl	8004238 <HAL_GetTick>
 8008adc:	4602      	mov	r2, r0
 8008ade:	693b      	ldr	r3, [r7, #16]
 8008ae0:	1ad3      	subs	r3, r2, r3
 8008ae2:	2b02      	cmp	r3, #2
 8008ae4:	d901      	bls.n	8008aea <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8008ae6:	2303      	movs	r3, #3
 8008ae8:	e04d      	b.n	8008b86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008aea:	4b06      	ldr	r3, [pc, #24]	@ (8008b04 <HAL_RCC_OscConfig+0x4ac>)
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d1f0      	bne.n	8008ad8 <HAL_RCC_OscConfig+0x480>
 8008af6:	e045      	b.n	8008b84 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	699b      	ldr	r3, [r3, #24]
 8008afc:	2b01      	cmp	r3, #1
 8008afe:	d107      	bne.n	8008b10 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8008b00:	2301      	movs	r3, #1
 8008b02:	e040      	b.n	8008b86 <HAL_RCC_OscConfig+0x52e>
 8008b04:	40023800 	.word	0x40023800
 8008b08:	40007000 	.word	0x40007000
 8008b0c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008b10:	4b1f      	ldr	r3, [pc, #124]	@ (8008b90 <HAL_RCC_OscConfig+0x538>)
 8008b12:	685b      	ldr	r3, [r3, #4]
 8008b14:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	699b      	ldr	r3, [r3, #24]
 8008b1a:	2b01      	cmp	r3, #1
 8008b1c:	d030      	beq.n	8008b80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008b28:	429a      	cmp	r2, r3
 8008b2a:	d129      	bne.n	8008b80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008b36:	429a      	cmp	r2, r3
 8008b38:	d122      	bne.n	8008b80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008b3a:	68fa      	ldr	r2, [r7, #12]
 8008b3c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008b40:	4013      	ands	r3, r2
 8008b42:	687a      	ldr	r2, [r7, #4]
 8008b44:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008b46:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	d119      	bne.n	8008b80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b56:	085b      	lsrs	r3, r3, #1
 8008b58:	3b01      	subs	r3, #1
 8008b5a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008b5c:	429a      	cmp	r2, r3
 8008b5e:	d10f      	bne.n	8008b80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b6a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008b6c:	429a      	cmp	r2, r3
 8008b6e:	d107      	bne.n	8008b80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b7a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008b7c:	429a      	cmp	r2, r3
 8008b7e:	d001      	beq.n	8008b84 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8008b80:	2301      	movs	r3, #1
 8008b82:	e000      	b.n	8008b86 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8008b84:	2300      	movs	r3, #0
}
 8008b86:	4618      	mov	r0, r3
 8008b88:	3718      	adds	r7, #24
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	bd80      	pop	{r7, pc}
 8008b8e:	bf00      	nop
 8008b90:	40023800 	.word	0x40023800

08008b94 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b082      	sub	sp, #8
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d101      	bne.n	8008ba6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008ba2:	2301      	movs	r3, #1
 8008ba4:	e07b      	b.n	8008c9e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d108      	bne.n	8008bc0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	685b      	ldr	r3, [r3, #4]
 8008bb2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008bb6:	d009      	beq.n	8008bcc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	61da      	str	r2, [r3, #28]
 8008bbe:	e005      	b.n	8008bcc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2200      	movs	r2, #0
 8008bca:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2200      	movs	r2, #0
 8008bd0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008bd8:	b2db      	uxtb	r3, r3
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d106      	bne.n	8008bec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2200      	movs	r2, #0
 8008be2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008be6:	6878      	ldr	r0, [r7, #4]
 8008be8:	f7fa fd56 	bl	8003698 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2202      	movs	r2, #2
 8008bf0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	681a      	ldr	r2, [r3, #0]
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008c02:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	685b      	ldr	r3, [r3, #4]
 8008c08:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	689b      	ldr	r3, [r3, #8]
 8008c10:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008c14:	431a      	orrs	r2, r3
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	68db      	ldr	r3, [r3, #12]
 8008c1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008c1e:	431a      	orrs	r2, r3
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	691b      	ldr	r3, [r3, #16]
 8008c24:	f003 0302 	and.w	r3, r3, #2
 8008c28:	431a      	orrs	r2, r3
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	695b      	ldr	r3, [r3, #20]
 8008c2e:	f003 0301 	and.w	r3, r3, #1
 8008c32:	431a      	orrs	r2, r3
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	699b      	ldr	r3, [r3, #24]
 8008c38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008c3c:	431a      	orrs	r2, r3
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	69db      	ldr	r3, [r3, #28]
 8008c42:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008c46:	431a      	orrs	r2, r3
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	6a1b      	ldr	r3, [r3, #32]
 8008c4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c50:	ea42 0103 	orr.w	r1, r2, r3
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c58:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	430a      	orrs	r2, r1
 8008c62:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	699b      	ldr	r3, [r3, #24]
 8008c68:	0c1b      	lsrs	r3, r3, #16
 8008c6a:	f003 0104 	and.w	r1, r3, #4
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c72:	f003 0210 	and.w	r2, r3, #16
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	430a      	orrs	r2, r1
 8008c7c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	69da      	ldr	r2, [r3, #28]
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008c8c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	2200      	movs	r2, #0
 8008c92:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2201      	movs	r2, #1
 8008c98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8008c9c:	2300      	movs	r3, #0
}
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	3708      	adds	r7, #8
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	bd80      	pop	{r7, pc}

08008ca6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008ca6:	b580      	push	{r7, lr}
 8008ca8:	b082      	sub	sp, #8
 8008caa:	af00      	add	r7, sp, #0
 8008cac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d101      	bne.n	8008cb8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008cb4:	2301      	movs	r3, #1
 8008cb6:	e041      	b.n	8008d3c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008cbe:	b2db      	uxtb	r3, r3
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d106      	bne.n	8008cd2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f000 f839 	bl	8008d44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2202      	movs	r2, #2
 8008cd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681a      	ldr	r2, [r3, #0]
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	3304      	adds	r3, #4
 8008ce2:	4619      	mov	r1, r3
 8008ce4:	4610      	mov	r0, r2
 8008ce6:	f000 fccd 	bl	8009684 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2201      	movs	r2, #1
 8008cee:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	2201      	movs	r2, #1
 8008cf6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	2201      	movs	r2, #1
 8008cfe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	2201      	movs	r2, #1
 8008d06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	2201      	movs	r2, #1
 8008d0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	2201      	movs	r2, #1
 8008d16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2201      	movs	r2, #1
 8008d1e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	2201      	movs	r2, #1
 8008d26:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2201      	movs	r2, #1
 8008d2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2201      	movs	r2, #1
 8008d36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008d3a:	2300      	movs	r3, #0
}
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	3708      	adds	r7, #8
 8008d40:	46bd      	mov	sp, r7
 8008d42:	bd80      	pop	{r7, pc}

08008d44 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8008d44:	b480      	push	{r7}
 8008d46:	b083      	sub	sp, #12
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8008d4c:	bf00      	nop
 8008d4e:	370c      	adds	r7, #12
 8008d50:	46bd      	mov	sp, r7
 8008d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d56:	4770      	bx	lr

08008d58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008d58:	b480      	push	{r7}
 8008d5a:	b085      	sub	sp, #20
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d66:	b2db      	uxtb	r3, r3
 8008d68:	2b01      	cmp	r3, #1
 8008d6a:	d001      	beq.n	8008d70 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	e04e      	b.n	8008e0e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2202      	movs	r2, #2
 8008d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	68da      	ldr	r2, [r3, #12]
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f042 0201 	orr.w	r2, r2, #1
 8008d86:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	4a23      	ldr	r2, [pc, #140]	@ (8008e1c <HAL_TIM_Base_Start_IT+0xc4>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d022      	beq.n	8008dd8 <HAL_TIM_Base_Start_IT+0x80>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d9a:	d01d      	beq.n	8008dd8 <HAL_TIM_Base_Start_IT+0x80>
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	4a1f      	ldr	r2, [pc, #124]	@ (8008e20 <HAL_TIM_Base_Start_IT+0xc8>)
 8008da2:	4293      	cmp	r3, r2
 8008da4:	d018      	beq.n	8008dd8 <HAL_TIM_Base_Start_IT+0x80>
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	4a1e      	ldr	r2, [pc, #120]	@ (8008e24 <HAL_TIM_Base_Start_IT+0xcc>)
 8008dac:	4293      	cmp	r3, r2
 8008dae:	d013      	beq.n	8008dd8 <HAL_TIM_Base_Start_IT+0x80>
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	4a1c      	ldr	r2, [pc, #112]	@ (8008e28 <HAL_TIM_Base_Start_IT+0xd0>)
 8008db6:	4293      	cmp	r3, r2
 8008db8:	d00e      	beq.n	8008dd8 <HAL_TIM_Base_Start_IT+0x80>
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	4a1b      	ldr	r2, [pc, #108]	@ (8008e2c <HAL_TIM_Base_Start_IT+0xd4>)
 8008dc0:	4293      	cmp	r3, r2
 8008dc2:	d009      	beq.n	8008dd8 <HAL_TIM_Base_Start_IT+0x80>
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	4a19      	ldr	r2, [pc, #100]	@ (8008e30 <HAL_TIM_Base_Start_IT+0xd8>)
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d004      	beq.n	8008dd8 <HAL_TIM_Base_Start_IT+0x80>
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	4a18      	ldr	r2, [pc, #96]	@ (8008e34 <HAL_TIM_Base_Start_IT+0xdc>)
 8008dd4:	4293      	cmp	r3, r2
 8008dd6:	d111      	bne.n	8008dfc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	689b      	ldr	r3, [r3, #8]
 8008dde:	f003 0307 	and.w	r3, r3, #7
 8008de2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	2b06      	cmp	r3, #6
 8008de8:	d010      	beq.n	8008e0c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	681a      	ldr	r2, [r3, #0]
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	f042 0201 	orr.w	r2, r2, #1
 8008df8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008dfa:	e007      	b.n	8008e0c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	681a      	ldr	r2, [r3, #0]
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	f042 0201 	orr.w	r2, r2, #1
 8008e0a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008e0c:	2300      	movs	r3, #0
}
 8008e0e:	4618      	mov	r0, r3
 8008e10:	3714      	adds	r7, #20
 8008e12:	46bd      	mov	sp, r7
 8008e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e18:	4770      	bx	lr
 8008e1a:	bf00      	nop
 8008e1c:	40010000 	.word	0x40010000
 8008e20:	40000400 	.word	0x40000400
 8008e24:	40000800 	.word	0x40000800
 8008e28:	40000c00 	.word	0x40000c00
 8008e2c:	40010400 	.word	0x40010400
 8008e30:	40014000 	.word	0x40014000
 8008e34:	40001800 	.word	0x40001800

08008e38 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b082      	sub	sp, #8
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d101      	bne.n	8008e4a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008e46:	2301      	movs	r3, #1
 8008e48:	e041      	b.n	8008ece <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008e50:	b2db      	uxtb	r3, r3
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d106      	bne.n	8008e64 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2200      	movs	r2, #0
 8008e5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008e5e:	6878      	ldr	r0, [r7, #4]
 8008e60:	f7fb f81c 	bl	8003e9c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2202      	movs	r2, #2
 8008e68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681a      	ldr	r2, [r3, #0]
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	3304      	adds	r3, #4
 8008e74:	4619      	mov	r1, r3
 8008e76:	4610      	mov	r0, r2
 8008e78:	f000 fc04 	bl	8009684 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2201      	movs	r2, #1
 8008e80:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	2201      	movs	r2, #1
 8008e88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	2201      	movs	r2, #1
 8008e90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2201      	movs	r2, #1
 8008e98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2201      	movs	r2, #1
 8008ea0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2201      	movs	r2, #1
 8008ea8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	2201      	movs	r2, #1
 8008eb0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2201      	movs	r2, #1
 8008eb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2201      	movs	r2, #1
 8008ec0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2201      	movs	r2, #1
 8008ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008ecc:	2300      	movs	r3, #0
}
 8008ece:	4618      	mov	r0, r3
 8008ed0:	3708      	adds	r7, #8
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	bd80      	pop	{r7, pc}
	...

08008ed8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b084      	sub	sp, #16
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
 8008ee0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d109      	bne.n	8008efc <HAL_TIM_PWM_Start+0x24>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008eee:	b2db      	uxtb	r3, r3
 8008ef0:	2b01      	cmp	r3, #1
 8008ef2:	bf14      	ite	ne
 8008ef4:	2301      	movne	r3, #1
 8008ef6:	2300      	moveq	r3, #0
 8008ef8:	b2db      	uxtb	r3, r3
 8008efa:	e022      	b.n	8008f42 <HAL_TIM_PWM_Start+0x6a>
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	2b04      	cmp	r3, #4
 8008f00:	d109      	bne.n	8008f16 <HAL_TIM_PWM_Start+0x3e>
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008f08:	b2db      	uxtb	r3, r3
 8008f0a:	2b01      	cmp	r3, #1
 8008f0c:	bf14      	ite	ne
 8008f0e:	2301      	movne	r3, #1
 8008f10:	2300      	moveq	r3, #0
 8008f12:	b2db      	uxtb	r3, r3
 8008f14:	e015      	b.n	8008f42 <HAL_TIM_PWM_Start+0x6a>
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	2b08      	cmp	r3, #8
 8008f1a:	d109      	bne.n	8008f30 <HAL_TIM_PWM_Start+0x58>
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008f22:	b2db      	uxtb	r3, r3
 8008f24:	2b01      	cmp	r3, #1
 8008f26:	bf14      	ite	ne
 8008f28:	2301      	movne	r3, #1
 8008f2a:	2300      	moveq	r3, #0
 8008f2c:	b2db      	uxtb	r3, r3
 8008f2e:	e008      	b.n	8008f42 <HAL_TIM_PWM_Start+0x6a>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f36:	b2db      	uxtb	r3, r3
 8008f38:	2b01      	cmp	r3, #1
 8008f3a:	bf14      	ite	ne
 8008f3c:	2301      	movne	r3, #1
 8008f3e:	2300      	moveq	r3, #0
 8008f40:	b2db      	uxtb	r3, r3
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d001      	beq.n	8008f4a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008f46:	2301      	movs	r3, #1
 8008f48:	e07c      	b.n	8009044 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f4a:	683b      	ldr	r3, [r7, #0]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d104      	bne.n	8008f5a <HAL_TIM_PWM_Start+0x82>
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2202      	movs	r2, #2
 8008f54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008f58:	e013      	b.n	8008f82 <HAL_TIM_PWM_Start+0xaa>
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	2b04      	cmp	r3, #4
 8008f5e:	d104      	bne.n	8008f6a <HAL_TIM_PWM_Start+0x92>
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2202      	movs	r2, #2
 8008f64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008f68:	e00b      	b.n	8008f82 <HAL_TIM_PWM_Start+0xaa>
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	2b08      	cmp	r3, #8
 8008f6e:	d104      	bne.n	8008f7a <HAL_TIM_PWM_Start+0xa2>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2202      	movs	r2, #2
 8008f74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008f78:	e003      	b.n	8008f82 <HAL_TIM_PWM_Start+0xaa>
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2202      	movs	r2, #2
 8008f7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	2201      	movs	r2, #1
 8008f88:	6839      	ldr	r1, [r7, #0]
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	f000 fdd6 	bl	8009b3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	4a2d      	ldr	r2, [pc, #180]	@ (800904c <HAL_TIM_PWM_Start+0x174>)
 8008f96:	4293      	cmp	r3, r2
 8008f98:	d004      	beq.n	8008fa4 <HAL_TIM_PWM_Start+0xcc>
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	4a2c      	ldr	r2, [pc, #176]	@ (8009050 <HAL_TIM_PWM_Start+0x178>)
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d101      	bne.n	8008fa8 <HAL_TIM_PWM_Start+0xd0>
 8008fa4:	2301      	movs	r3, #1
 8008fa6:	e000      	b.n	8008faa <HAL_TIM_PWM_Start+0xd2>
 8008fa8:	2300      	movs	r3, #0
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d007      	beq.n	8008fbe <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008fbc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	4a22      	ldr	r2, [pc, #136]	@ (800904c <HAL_TIM_PWM_Start+0x174>)
 8008fc4:	4293      	cmp	r3, r2
 8008fc6:	d022      	beq.n	800900e <HAL_TIM_PWM_Start+0x136>
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008fd0:	d01d      	beq.n	800900e <HAL_TIM_PWM_Start+0x136>
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	4a1f      	ldr	r2, [pc, #124]	@ (8009054 <HAL_TIM_PWM_Start+0x17c>)
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d018      	beq.n	800900e <HAL_TIM_PWM_Start+0x136>
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	4a1d      	ldr	r2, [pc, #116]	@ (8009058 <HAL_TIM_PWM_Start+0x180>)
 8008fe2:	4293      	cmp	r3, r2
 8008fe4:	d013      	beq.n	800900e <HAL_TIM_PWM_Start+0x136>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	4a1c      	ldr	r2, [pc, #112]	@ (800905c <HAL_TIM_PWM_Start+0x184>)
 8008fec:	4293      	cmp	r3, r2
 8008fee:	d00e      	beq.n	800900e <HAL_TIM_PWM_Start+0x136>
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	4a16      	ldr	r2, [pc, #88]	@ (8009050 <HAL_TIM_PWM_Start+0x178>)
 8008ff6:	4293      	cmp	r3, r2
 8008ff8:	d009      	beq.n	800900e <HAL_TIM_PWM_Start+0x136>
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	4a18      	ldr	r2, [pc, #96]	@ (8009060 <HAL_TIM_PWM_Start+0x188>)
 8009000:	4293      	cmp	r3, r2
 8009002:	d004      	beq.n	800900e <HAL_TIM_PWM_Start+0x136>
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	4a16      	ldr	r2, [pc, #88]	@ (8009064 <HAL_TIM_PWM_Start+0x18c>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d111      	bne.n	8009032 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	689b      	ldr	r3, [r3, #8]
 8009014:	f003 0307 	and.w	r3, r3, #7
 8009018:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	2b06      	cmp	r3, #6
 800901e:	d010      	beq.n	8009042 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	681a      	ldr	r2, [r3, #0]
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f042 0201 	orr.w	r2, r2, #1
 800902e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009030:	e007      	b.n	8009042 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	681a      	ldr	r2, [r3, #0]
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	f042 0201 	orr.w	r2, r2, #1
 8009040:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009042:	2300      	movs	r3, #0
}
 8009044:	4618      	mov	r0, r3
 8009046:	3710      	adds	r7, #16
 8009048:	46bd      	mov	sp, r7
 800904a:	bd80      	pop	{r7, pc}
 800904c:	40010000 	.word	0x40010000
 8009050:	40010400 	.word	0x40010400
 8009054:	40000400 	.word	0x40000400
 8009058:	40000800 	.word	0x40000800
 800905c:	40000c00 	.word	0x40000c00
 8009060:	40014000 	.word	0x40014000
 8009064:	40001800 	.word	0x40001800

08009068 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8009068:	b580      	push	{r7, lr}
 800906a:	b086      	sub	sp, #24
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
 8009070:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d101      	bne.n	800907c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009078:	2301      	movs	r3, #1
 800907a:	e097      	b.n	80091ac <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009082:	b2db      	uxtb	r3, r3
 8009084:	2b00      	cmp	r3, #0
 8009086:	d106      	bne.n	8009096 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2200      	movs	r2, #0
 800908c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009090:	6878      	ldr	r0, [r7, #4]
 8009092:	f7fa febd 	bl	8003e10 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2202      	movs	r2, #2
 800909a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	689b      	ldr	r3, [r3, #8]
 80090a4:	687a      	ldr	r2, [r7, #4]
 80090a6:	6812      	ldr	r2, [r2, #0]
 80090a8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80090ac:	f023 0307 	bic.w	r3, r3, #7
 80090b0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681a      	ldr	r2, [r3, #0]
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	3304      	adds	r3, #4
 80090ba:	4619      	mov	r1, r3
 80090bc:	4610      	mov	r0, r2
 80090be:	f000 fae1 	bl	8009684 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	689b      	ldr	r3, [r3, #8]
 80090c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	699b      	ldr	r3, [r3, #24]
 80090d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	6a1b      	ldr	r3, [r3, #32]
 80090d8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	697a      	ldr	r2, [r7, #20]
 80090e0:	4313      	orrs	r3, r2
 80090e2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80090e4:	693b      	ldr	r3, [r7, #16]
 80090e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80090ea:	f023 0303 	bic.w	r3, r3, #3
 80090ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	689a      	ldr	r2, [r3, #8]
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	699b      	ldr	r3, [r3, #24]
 80090f8:	021b      	lsls	r3, r3, #8
 80090fa:	4313      	orrs	r3, r2
 80090fc:	693a      	ldr	r2, [r7, #16]
 80090fe:	4313      	orrs	r3, r2
 8009100:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009102:	693b      	ldr	r3, [r7, #16]
 8009104:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8009108:	f023 030c 	bic.w	r3, r3, #12
 800910c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800910e:	693b      	ldr	r3, [r7, #16]
 8009110:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009114:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009118:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	68da      	ldr	r2, [r3, #12]
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	69db      	ldr	r3, [r3, #28]
 8009122:	021b      	lsls	r3, r3, #8
 8009124:	4313      	orrs	r3, r2
 8009126:	693a      	ldr	r2, [r7, #16]
 8009128:	4313      	orrs	r3, r2
 800912a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	691b      	ldr	r3, [r3, #16]
 8009130:	011a      	lsls	r2, r3, #4
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	6a1b      	ldr	r3, [r3, #32]
 8009136:	031b      	lsls	r3, r3, #12
 8009138:	4313      	orrs	r3, r2
 800913a:	693a      	ldr	r2, [r7, #16]
 800913c:	4313      	orrs	r3, r2
 800913e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8009146:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800914e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	685a      	ldr	r2, [r3, #4]
 8009154:	683b      	ldr	r3, [r7, #0]
 8009156:	695b      	ldr	r3, [r3, #20]
 8009158:	011b      	lsls	r3, r3, #4
 800915a:	4313      	orrs	r3, r2
 800915c:	68fa      	ldr	r2, [r7, #12]
 800915e:	4313      	orrs	r3, r2
 8009160:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	697a      	ldr	r2, [r7, #20]
 8009168:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	693a      	ldr	r2, [r7, #16]
 8009170:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	68fa      	ldr	r2, [r7, #12]
 8009178:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	2201      	movs	r2, #1
 800917e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2201      	movs	r2, #1
 8009186:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2201      	movs	r2, #1
 800918e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	2201      	movs	r2, #1
 8009196:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2201      	movs	r2, #1
 800919e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2201      	movs	r2, #1
 80091a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80091aa:	2300      	movs	r3, #0
}
 80091ac:	4618      	mov	r0, r3
 80091ae:	3718      	adds	r7, #24
 80091b0:	46bd      	mov	sp, r7
 80091b2:	bd80      	pop	{r7, pc}

080091b4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b084      	sub	sp, #16
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
 80091bc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80091c4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80091cc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80091d4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80091dc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d110      	bne.n	8009206 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80091e4:	7bfb      	ldrb	r3, [r7, #15]
 80091e6:	2b01      	cmp	r3, #1
 80091e8:	d102      	bne.n	80091f0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80091ea:	7b7b      	ldrb	r3, [r7, #13]
 80091ec:	2b01      	cmp	r3, #1
 80091ee:	d001      	beq.n	80091f4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80091f0:	2301      	movs	r3, #1
 80091f2:	e069      	b.n	80092c8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2202      	movs	r2, #2
 80091f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2202      	movs	r2, #2
 8009200:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009204:	e031      	b.n	800926a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009206:	683b      	ldr	r3, [r7, #0]
 8009208:	2b04      	cmp	r3, #4
 800920a:	d110      	bne.n	800922e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800920c:	7bbb      	ldrb	r3, [r7, #14]
 800920e:	2b01      	cmp	r3, #1
 8009210:	d102      	bne.n	8009218 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009212:	7b3b      	ldrb	r3, [r7, #12]
 8009214:	2b01      	cmp	r3, #1
 8009216:	d001      	beq.n	800921c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8009218:	2301      	movs	r3, #1
 800921a:	e055      	b.n	80092c8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	2202      	movs	r2, #2
 8009220:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	2202      	movs	r2, #2
 8009228:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800922c:	e01d      	b.n	800926a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800922e:	7bfb      	ldrb	r3, [r7, #15]
 8009230:	2b01      	cmp	r3, #1
 8009232:	d108      	bne.n	8009246 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009234:	7bbb      	ldrb	r3, [r7, #14]
 8009236:	2b01      	cmp	r3, #1
 8009238:	d105      	bne.n	8009246 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800923a:	7b7b      	ldrb	r3, [r7, #13]
 800923c:	2b01      	cmp	r3, #1
 800923e:	d102      	bne.n	8009246 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009240:	7b3b      	ldrb	r3, [r7, #12]
 8009242:	2b01      	cmp	r3, #1
 8009244:	d001      	beq.n	800924a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8009246:	2301      	movs	r3, #1
 8009248:	e03e      	b.n	80092c8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	2202      	movs	r2, #2
 800924e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	2202      	movs	r2, #2
 8009256:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	2202      	movs	r2, #2
 800925e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2202      	movs	r2, #2
 8009266:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d003      	beq.n	8009278 <HAL_TIM_Encoder_Start+0xc4>
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	2b04      	cmp	r3, #4
 8009274:	d008      	beq.n	8009288 <HAL_TIM_Encoder_Start+0xd4>
 8009276:	e00f      	b.n	8009298 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	2201      	movs	r2, #1
 800927e:	2100      	movs	r1, #0
 8009280:	4618      	mov	r0, r3
 8009282:	f000 fc5b 	bl	8009b3c <TIM_CCxChannelCmd>
      break;
 8009286:	e016      	b.n	80092b6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	2201      	movs	r2, #1
 800928e:	2104      	movs	r1, #4
 8009290:	4618      	mov	r0, r3
 8009292:	f000 fc53 	bl	8009b3c <TIM_CCxChannelCmd>
      break;
 8009296:	e00e      	b.n	80092b6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	2201      	movs	r2, #1
 800929e:	2100      	movs	r1, #0
 80092a0:	4618      	mov	r0, r3
 80092a2:	f000 fc4b 	bl	8009b3c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	2201      	movs	r2, #1
 80092ac:	2104      	movs	r1, #4
 80092ae:	4618      	mov	r0, r3
 80092b0:	f000 fc44 	bl	8009b3c <TIM_CCxChannelCmd>
      break;
 80092b4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	681a      	ldr	r2, [r3, #0]
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	f042 0201 	orr.w	r2, r2, #1
 80092c4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80092c6:	2300      	movs	r3, #0
}
 80092c8:	4618      	mov	r0, r3
 80092ca:	3710      	adds	r7, #16
 80092cc:	46bd      	mov	sp, r7
 80092ce:	bd80      	pop	{r7, pc}

080092d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b084      	sub	sp, #16
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	68db      	ldr	r3, [r3, #12]
 80092de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	691b      	ldr	r3, [r3, #16]
 80092e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80092e8:	68bb      	ldr	r3, [r7, #8]
 80092ea:	f003 0302 	and.w	r3, r3, #2
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d020      	beq.n	8009334 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	f003 0302 	and.w	r3, r3, #2
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d01b      	beq.n	8009334 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f06f 0202 	mvn.w	r2, #2
 8009304:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	2201      	movs	r2, #1
 800930a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	699b      	ldr	r3, [r3, #24]
 8009312:	f003 0303 	and.w	r3, r3, #3
 8009316:	2b00      	cmp	r3, #0
 8009318:	d003      	beq.n	8009322 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800931a:	6878      	ldr	r0, [r7, #4]
 800931c:	f000 f994 	bl	8009648 <HAL_TIM_IC_CaptureCallback>
 8009320:	e005      	b.n	800932e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f000 f986 	bl	8009634 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009328:	6878      	ldr	r0, [r7, #4]
 800932a:	f000 f997 	bl	800965c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	2200      	movs	r2, #0
 8009332:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	f003 0304 	and.w	r3, r3, #4
 800933a:	2b00      	cmp	r3, #0
 800933c:	d020      	beq.n	8009380 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	f003 0304 	and.w	r3, r3, #4
 8009344:	2b00      	cmp	r3, #0
 8009346:	d01b      	beq.n	8009380 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f06f 0204 	mvn.w	r2, #4
 8009350:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	2202      	movs	r2, #2
 8009356:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	699b      	ldr	r3, [r3, #24]
 800935e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009362:	2b00      	cmp	r3, #0
 8009364:	d003      	beq.n	800936e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009366:	6878      	ldr	r0, [r7, #4]
 8009368:	f000 f96e 	bl	8009648 <HAL_TIM_IC_CaptureCallback>
 800936c:	e005      	b.n	800937a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800936e:	6878      	ldr	r0, [r7, #4]
 8009370:	f000 f960 	bl	8009634 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009374:	6878      	ldr	r0, [r7, #4]
 8009376:	f000 f971 	bl	800965c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2200      	movs	r2, #0
 800937e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009380:	68bb      	ldr	r3, [r7, #8]
 8009382:	f003 0308 	and.w	r3, r3, #8
 8009386:	2b00      	cmp	r3, #0
 8009388:	d020      	beq.n	80093cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	f003 0308 	and.w	r3, r3, #8
 8009390:	2b00      	cmp	r3, #0
 8009392:	d01b      	beq.n	80093cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	f06f 0208 	mvn.w	r2, #8
 800939c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	2204      	movs	r2, #4
 80093a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	69db      	ldr	r3, [r3, #28]
 80093aa:	f003 0303 	and.w	r3, r3, #3
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d003      	beq.n	80093ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80093b2:	6878      	ldr	r0, [r7, #4]
 80093b4:	f000 f948 	bl	8009648 <HAL_TIM_IC_CaptureCallback>
 80093b8:	e005      	b.n	80093c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80093ba:	6878      	ldr	r0, [r7, #4]
 80093bc:	f000 f93a 	bl	8009634 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093c0:	6878      	ldr	r0, [r7, #4]
 80093c2:	f000 f94b 	bl	800965c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	2200      	movs	r2, #0
 80093ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80093cc:	68bb      	ldr	r3, [r7, #8]
 80093ce:	f003 0310 	and.w	r3, r3, #16
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d020      	beq.n	8009418 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	f003 0310 	and.w	r3, r3, #16
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d01b      	beq.n	8009418 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	f06f 0210 	mvn.w	r2, #16
 80093e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	2208      	movs	r2, #8
 80093ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	69db      	ldr	r3, [r3, #28]
 80093f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d003      	beq.n	8009406 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80093fe:	6878      	ldr	r0, [r7, #4]
 8009400:	f000 f922 	bl	8009648 <HAL_TIM_IC_CaptureCallback>
 8009404:	e005      	b.n	8009412 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009406:	6878      	ldr	r0, [r7, #4]
 8009408:	f000 f914 	bl	8009634 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800940c:	6878      	ldr	r0, [r7, #4]
 800940e:	f000 f925 	bl	800965c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2200      	movs	r2, #0
 8009416:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	f003 0301 	and.w	r3, r3, #1
 800941e:	2b00      	cmp	r3, #0
 8009420:	d00c      	beq.n	800943c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	f003 0301 	and.w	r3, r3, #1
 8009428:	2b00      	cmp	r3, #0
 800942a:	d007      	beq.n	800943c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	f06f 0201 	mvn.w	r2, #1
 8009434:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009436:	6878      	ldr	r0, [r7, #4]
 8009438:	f7fa f8e0 	bl	80035fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800943c:	68bb      	ldr	r3, [r7, #8]
 800943e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009442:	2b00      	cmp	r3, #0
 8009444:	d00c      	beq.n	8009460 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800944c:	2b00      	cmp	r3, #0
 800944e:	d007      	beq.n	8009460 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8009458:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800945a:	6878      	ldr	r0, [r7, #4]
 800945c:	f000 fc1a 	bl	8009c94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009460:	68bb      	ldr	r3, [r7, #8]
 8009462:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009466:	2b00      	cmp	r3, #0
 8009468:	d00c      	beq.n	8009484 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009470:	2b00      	cmp	r3, #0
 8009472:	d007      	beq.n	8009484 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800947c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800947e:	6878      	ldr	r0, [r7, #4]
 8009480:	f000 f8f6 	bl	8009670 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	f003 0320 	and.w	r3, r3, #32
 800948a:	2b00      	cmp	r3, #0
 800948c:	d00c      	beq.n	80094a8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	f003 0320 	and.w	r3, r3, #32
 8009494:	2b00      	cmp	r3, #0
 8009496:	d007      	beq.n	80094a8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	f06f 0220 	mvn.w	r2, #32
 80094a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80094a2:	6878      	ldr	r0, [r7, #4]
 80094a4:	f000 fbec 	bl	8009c80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80094a8:	bf00      	nop
 80094aa:	3710      	adds	r7, #16
 80094ac:	46bd      	mov	sp, r7
 80094ae:	bd80      	pop	{r7, pc}

080094b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b086      	sub	sp, #24
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	60f8      	str	r0, [r7, #12]
 80094b8:	60b9      	str	r1, [r7, #8]
 80094ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80094bc:	2300      	movs	r3, #0
 80094be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80094c6:	2b01      	cmp	r3, #1
 80094c8:	d101      	bne.n	80094ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80094ca:	2302      	movs	r3, #2
 80094cc:	e0ae      	b.n	800962c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	2201      	movs	r2, #1
 80094d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2b0c      	cmp	r3, #12
 80094da:	f200 809f 	bhi.w	800961c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80094de:	a201      	add	r2, pc, #4	@ (adr r2, 80094e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80094e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094e4:	08009519 	.word	0x08009519
 80094e8:	0800961d 	.word	0x0800961d
 80094ec:	0800961d 	.word	0x0800961d
 80094f0:	0800961d 	.word	0x0800961d
 80094f4:	08009559 	.word	0x08009559
 80094f8:	0800961d 	.word	0x0800961d
 80094fc:	0800961d 	.word	0x0800961d
 8009500:	0800961d 	.word	0x0800961d
 8009504:	0800959b 	.word	0x0800959b
 8009508:	0800961d 	.word	0x0800961d
 800950c:	0800961d 	.word	0x0800961d
 8009510:	0800961d 	.word	0x0800961d
 8009514:	080095db 	.word	0x080095db
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	68b9      	ldr	r1, [r7, #8]
 800951e:	4618      	mov	r0, r3
 8009520:	f000 f95c 	bl	80097dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	699a      	ldr	r2, [r3, #24]
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	f042 0208 	orr.w	r2, r2, #8
 8009532:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	699a      	ldr	r2, [r3, #24]
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	f022 0204 	bic.w	r2, r2, #4
 8009542:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	6999      	ldr	r1, [r3, #24]
 800954a:	68bb      	ldr	r3, [r7, #8]
 800954c:	691a      	ldr	r2, [r3, #16]
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	430a      	orrs	r2, r1
 8009554:	619a      	str	r2, [r3, #24]
      break;
 8009556:	e064      	b.n	8009622 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	68b9      	ldr	r1, [r7, #8]
 800955e:	4618      	mov	r0, r3
 8009560:	f000 f9ac 	bl	80098bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	699a      	ldr	r2, [r3, #24]
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009572:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	699a      	ldr	r2, [r3, #24]
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009582:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	6999      	ldr	r1, [r3, #24]
 800958a:	68bb      	ldr	r3, [r7, #8]
 800958c:	691b      	ldr	r3, [r3, #16]
 800958e:	021a      	lsls	r2, r3, #8
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	430a      	orrs	r2, r1
 8009596:	619a      	str	r2, [r3, #24]
      break;
 8009598:	e043      	b.n	8009622 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	68b9      	ldr	r1, [r7, #8]
 80095a0:	4618      	mov	r0, r3
 80095a2:	f000 fa01 	bl	80099a8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	69da      	ldr	r2, [r3, #28]
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	f042 0208 	orr.w	r2, r2, #8
 80095b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	69da      	ldr	r2, [r3, #28]
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f022 0204 	bic.w	r2, r2, #4
 80095c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	69d9      	ldr	r1, [r3, #28]
 80095cc:	68bb      	ldr	r3, [r7, #8]
 80095ce:	691a      	ldr	r2, [r3, #16]
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	430a      	orrs	r2, r1
 80095d6:	61da      	str	r2, [r3, #28]
      break;
 80095d8:	e023      	b.n	8009622 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	68b9      	ldr	r1, [r7, #8]
 80095e0:	4618      	mov	r0, r3
 80095e2:	f000 fa55 	bl	8009a90 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	69da      	ldr	r2, [r3, #28]
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80095f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	69da      	ldr	r2, [r3, #28]
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009604:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	69d9      	ldr	r1, [r3, #28]
 800960c:	68bb      	ldr	r3, [r7, #8]
 800960e:	691b      	ldr	r3, [r3, #16]
 8009610:	021a      	lsls	r2, r3, #8
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	430a      	orrs	r2, r1
 8009618:	61da      	str	r2, [r3, #28]
      break;
 800961a:	e002      	b.n	8009622 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800961c:	2301      	movs	r3, #1
 800961e:	75fb      	strb	r3, [r7, #23]
      break;
 8009620:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	2200      	movs	r2, #0
 8009626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800962a:	7dfb      	ldrb	r3, [r7, #23]
}
 800962c:	4618      	mov	r0, r3
 800962e:	3718      	adds	r7, #24
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}

08009634 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009634:	b480      	push	{r7}
 8009636:	b083      	sub	sp, #12
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800963c:	bf00      	nop
 800963e:	370c      	adds	r7, #12
 8009640:	46bd      	mov	sp, r7
 8009642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009646:	4770      	bx	lr

08009648 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009648:	b480      	push	{r7}
 800964a:	b083      	sub	sp, #12
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009650:	bf00      	nop
 8009652:	370c      	adds	r7, #12
 8009654:	46bd      	mov	sp, r7
 8009656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965a:	4770      	bx	lr

0800965c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800965c:	b480      	push	{r7}
 800965e:	b083      	sub	sp, #12
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009664:	bf00      	nop
 8009666:	370c      	adds	r7, #12
 8009668:	46bd      	mov	sp, r7
 800966a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966e:	4770      	bx	lr

08009670 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009670:	b480      	push	{r7}
 8009672:	b083      	sub	sp, #12
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009678:	bf00      	nop
 800967a:	370c      	adds	r7, #12
 800967c:	46bd      	mov	sp, r7
 800967e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009682:	4770      	bx	lr

08009684 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009684:	b480      	push	{r7}
 8009686:	b085      	sub	sp, #20
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
 800968c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	4a46      	ldr	r2, [pc, #280]	@ (80097b0 <TIM_Base_SetConfig+0x12c>)
 8009698:	4293      	cmp	r3, r2
 800969a:	d013      	beq.n	80096c4 <TIM_Base_SetConfig+0x40>
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80096a2:	d00f      	beq.n	80096c4 <TIM_Base_SetConfig+0x40>
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	4a43      	ldr	r2, [pc, #268]	@ (80097b4 <TIM_Base_SetConfig+0x130>)
 80096a8:	4293      	cmp	r3, r2
 80096aa:	d00b      	beq.n	80096c4 <TIM_Base_SetConfig+0x40>
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	4a42      	ldr	r2, [pc, #264]	@ (80097b8 <TIM_Base_SetConfig+0x134>)
 80096b0:	4293      	cmp	r3, r2
 80096b2:	d007      	beq.n	80096c4 <TIM_Base_SetConfig+0x40>
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	4a41      	ldr	r2, [pc, #260]	@ (80097bc <TIM_Base_SetConfig+0x138>)
 80096b8:	4293      	cmp	r3, r2
 80096ba:	d003      	beq.n	80096c4 <TIM_Base_SetConfig+0x40>
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	4a40      	ldr	r2, [pc, #256]	@ (80097c0 <TIM_Base_SetConfig+0x13c>)
 80096c0:	4293      	cmp	r3, r2
 80096c2:	d108      	bne.n	80096d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80096ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80096cc:	683b      	ldr	r3, [r7, #0]
 80096ce:	685b      	ldr	r3, [r3, #4]
 80096d0:	68fa      	ldr	r2, [r7, #12]
 80096d2:	4313      	orrs	r3, r2
 80096d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	4a35      	ldr	r2, [pc, #212]	@ (80097b0 <TIM_Base_SetConfig+0x12c>)
 80096da:	4293      	cmp	r3, r2
 80096dc:	d02b      	beq.n	8009736 <TIM_Base_SetConfig+0xb2>
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80096e4:	d027      	beq.n	8009736 <TIM_Base_SetConfig+0xb2>
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	4a32      	ldr	r2, [pc, #200]	@ (80097b4 <TIM_Base_SetConfig+0x130>)
 80096ea:	4293      	cmp	r3, r2
 80096ec:	d023      	beq.n	8009736 <TIM_Base_SetConfig+0xb2>
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	4a31      	ldr	r2, [pc, #196]	@ (80097b8 <TIM_Base_SetConfig+0x134>)
 80096f2:	4293      	cmp	r3, r2
 80096f4:	d01f      	beq.n	8009736 <TIM_Base_SetConfig+0xb2>
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	4a30      	ldr	r2, [pc, #192]	@ (80097bc <TIM_Base_SetConfig+0x138>)
 80096fa:	4293      	cmp	r3, r2
 80096fc:	d01b      	beq.n	8009736 <TIM_Base_SetConfig+0xb2>
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	4a2f      	ldr	r2, [pc, #188]	@ (80097c0 <TIM_Base_SetConfig+0x13c>)
 8009702:	4293      	cmp	r3, r2
 8009704:	d017      	beq.n	8009736 <TIM_Base_SetConfig+0xb2>
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	4a2e      	ldr	r2, [pc, #184]	@ (80097c4 <TIM_Base_SetConfig+0x140>)
 800970a:	4293      	cmp	r3, r2
 800970c:	d013      	beq.n	8009736 <TIM_Base_SetConfig+0xb2>
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	4a2d      	ldr	r2, [pc, #180]	@ (80097c8 <TIM_Base_SetConfig+0x144>)
 8009712:	4293      	cmp	r3, r2
 8009714:	d00f      	beq.n	8009736 <TIM_Base_SetConfig+0xb2>
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	4a2c      	ldr	r2, [pc, #176]	@ (80097cc <TIM_Base_SetConfig+0x148>)
 800971a:	4293      	cmp	r3, r2
 800971c:	d00b      	beq.n	8009736 <TIM_Base_SetConfig+0xb2>
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	4a2b      	ldr	r2, [pc, #172]	@ (80097d0 <TIM_Base_SetConfig+0x14c>)
 8009722:	4293      	cmp	r3, r2
 8009724:	d007      	beq.n	8009736 <TIM_Base_SetConfig+0xb2>
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	4a2a      	ldr	r2, [pc, #168]	@ (80097d4 <TIM_Base_SetConfig+0x150>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d003      	beq.n	8009736 <TIM_Base_SetConfig+0xb2>
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	4a29      	ldr	r2, [pc, #164]	@ (80097d8 <TIM_Base_SetConfig+0x154>)
 8009732:	4293      	cmp	r3, r2
 8009734:	d108      	bne.n	8009748 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800973c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	68db      	ldr	r3, [r3, #12]
 8009742:	68fa      	ldr	r2, [r7, #12]
 8009744:	4313      	orrs	r3, r2
 8009746:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	695b      	ldr	r3, [r3, #20]
 8009752:	4313      	orrs	r3, r2
 8009754:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	68fa      	ldr	r2, [r7, #12]
 800975a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	689a      	ldr	r2, [r3, #8]
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	681a      	ldr	r2, [r3, #0]
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	4a10      	ldr	r2, [pc, #64]	@ (80097b0 <TIM_Base_SetConfig+0x12c>)
 8009770:	4293      	cmp	r3, r2
 8009772:	d003      	beq.n	800977c <TIM_Base_SetConfig+0xf8>
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	4a12      	ldr	r2, [pc, #72]	@ (80097c0 <TIM_Base_SetConfig+0x13c>)
 8009778:	4293      	cmp	r3, r2
 800977a:	d103      	bne.n	8009784 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	691a      	ldr	r2, [r3, #16]
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2201      	movs	r2, #1
 8009788:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	691b      	ldr	r3, [r3, #16]
 800978e:	f003 0301 	and.w	r3, r3, #1
 8009792:	2b01      	cmp	r3, #1
 8009794:	d105      	bne.n	80097a2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	691b      	ldr	r3, [r3, #16]
 800979a:	f023 0201 	bic.w	r2, r3, #1
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	611a      	str	r2, [r3, #16]
  }
}
 80097a2:	bf00      	nop
 80097a4:	3714      	adds	r7, #20
 80097a6:	46bd      	mov	sp, r7
 80097a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ac:	4770      	bx	lr
 80097ae:	bf00      	nop
 80097b0:	40010000 	.word	0x40010000
 80097b4:	40000400 	.word	0x40000400
 80097b8:	40000800 	.word	0x40000800
 80097bc:	40000c00 	.word	0x40000c00
 80097c0:	40010400 	.word	0x40010400
 80097c4:	40014000 	.word	0x40014000
 80097c8:	40014400 	.word	0x40014400
 80097cc:	40014800 	.word	0x40014800
 80097d0:	40001800 	.word	0x40001800
 80097d4:	40001c00 	.word	0x40001c00
 80097d8:	40002000 	.word	0x40002000

080097dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80097dc:	b480      	push	{r7}
 80097de:	b087      	sub	sp, #28
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
 80097e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	6a1b      	ldr	r3, [r3, #32]
 80097ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	6a1b      	ldr	r3, [r3, #32]
 80097f0:	f023 0201 	bic.w	r2, r3, #1
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	685b      	ldr	r3, [r3, #4]
 80097fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	699b      	ldr	r3, [r3, #24]
 8009802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800980a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	f023 0303 	bic.w	r3, r3, #3
 8009812:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	68fa      	ldr	r2, [r7, #12]
 800981a:	4313      	orrs	r3, r2
 800981c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800981e:	697b      	ldr	r3, [r7, #20]
 8009820:	f023 0302 	bic.w	r3, r3, #2
 8009824:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	689b      	ldr	r3, [r3, #8]
 800982a:	697a      	ldr	r2, [r7, #20]
 800982c:	4313      	orrs	r3, r2
 800982e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	4a20      	ldr	r2, [pc, #128]	@ (80098b4 <TIM_OC1_SetConfig+0xd8>)
 8009834:	4293      	cmp	r3, r2
 8009836:	d003      	beq.n	8009840 <TIM_OC1_SetConfig+0x64>
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	4a1f      	ldr	r2, [pc, #124]	@ (80098b8 <TIM_OC1_SetConfig+0xdc>)
 800983c:	4293      	cmp	r3, r2
 800983e:	d10c      	bne.n	800985a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009840:	697b      	ldr	r3, [r7, #20]
 8009842:	f023 0308 	bic.w	r3, r3, #8
 8009846:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	68db      	ldr	r3, [r3, #12]
 800984c:	697a      	ldr	r2, [r7, #20]
 800984e:	4313      	orrs	r3, r2
 8009850:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009852:	697b      	ldr	r3, [r7, #20]
 8009854:	f023 0304 	bic.w	r3, r3, #4
 8009858:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	4a15      	ldr	r2, [pc, #84]	@ (80098b4 <TIM_OC1_SetConfig+0xd8>)
 800985e:	4293      	cmp	r3, r2
 8009860:	d003      	beq.n	800986a <TIM_OC1_SetConfig+0x8e>
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	4a14      	ldr	r2, [pc, #80]	@ (80098b8 <TIM_OC1_SetConfig+0xdc>)
 8009866:	4293      	cmp	r3, r2
 8009868:	d111      	bne.n	800988e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800986a:	693b      	ldr	r3, [r7, #16]
 800986c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009870:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009872:	693b      	ldr	r3, [r7, #16]
 8009874:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009878:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	695b      	ldr	r3, [r3, #20]
 800987e:	693a      	ldr	r2, [r7, #16]
 8009880:	4313      	orrs	r3, r2
 8009882:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009884:	683b      	ldr	r3, [r7, #0]
 8009886:	699b      	ldr	r3, [r3, #24]
 8009888:	693a      	ldr	r2, [r7, #16]
 800988a:	4313      	orrs	r3, r2
 800988c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	693a      	ldr	r2, [r7, #16]
 8009892:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	68fa      	ldr	r2, [r7, #12]
 8009898:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800989a:	683b      	ldr	r3, [r7, #0]
 800989c:	685a      	ldr	r2, [r3, #4]
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	697a      	ldr	r2, [r7, #20]
 80098a6:	621a      	str	r2, [r3, #32]
}
 80098a8:	bf00      	nop
 80098aa:	371c      	adds	r7, #28
 80098ac:	46bd      	mov	sp, r7
 80098ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b2:	4770      	bx	lr
 80098b4:	40010000 	.word	0x40010000
 80098b8:	40010400 	.word	0x40010400

080098bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80098bc:	b480      	push	{r7}
 80098be:	b087      	sub	sp, #28
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
 80098c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	6a1b      	ldr	r3, [r3, #32]
 80098ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	6a1b      	ldr	r3, [r3, #32]
 80098d0:	f023 0210 	bic.w	r2, r3, #16
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	685b      	ldr	r3, [r3, #4]
 80098dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	699b      	ldr	r3, [r3, #24]
 80098e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80098ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80098f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	021b      	lsls	r3, r3, #8
 80098fa:	68fa      	ldr	r2, [r7, #12]
 80098fc:	4313      	orrs	r3, r2
 80098fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009900:	697b      	ldr	r3, [r7, #20]
 8009902:	f023 0320 	bic.w	r3, r3, #32
 8009906:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	689b      	ldr	r3, [r3, #8]
 800990c:	011b      	lsls	r3, r3, #4
 800990e:	697a      	ldr	r2, [r7, #20]
 8009910:	4313      	orrs	r3, r2
 8009912:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	4a22      	ldr	r2, [pc, #136]	@ (80099a0 <TIM_OC2_SetConfig+0xe4>)
 8009918:	4293      	cmp	r3, r2
 800991a:	d003      	beq.n	8009924 <TIM_OC2_SetConfig+0x68>
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	4a21      	ldr	r2, [pc, #132]	@ (80099a4 <TIM_OC2_SetConfig+0xe8>)
 8009920:	4293      	cmp	r3, r2
 8009922:	d10d      	bne.n	8009940 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009924:	697b      	ldr	r3, [r7, #20]
 8009926:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800992a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	68db      	ldr	r3, [r3, #12]
 8009930:	011b      	lsls	r3, r3, #4
 8009932:	697a      	ldr	r2, [r7, #20]
 8009934:	4313      	orrs	r3, r2
 8009936:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009938:	697b      	ldr	r3, [r7, #20]
 800993a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800993e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	4a17      	ldr	r2, [pc, #92]	@ (80099a0 <TIM_OC2_SetConfig+0xe4>)
 8009944:	4293      	cmp	r3, r2
 8009946:	d003      	beq.n	8009950 <TIM_OC2_SetConfig+0x94>
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	4a16      	ldr	r2, [pc, #88]	@ (80099a4 <TIM_OC2_SetConfig+0xe8>)
 800994c:	4293      	cmp	r3, r2
 800994e:	d113      	bne.n	8009978 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009950:	693b      	ldr	r3, [r7, #16]
 8009952:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009956:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009958:	693b      	ldr	r3, [r7, #16]
 800995a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800995e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009960:	683b      	ldr	r3, [r7, #0]
 8009962:	695b      	ldr	r3, [r3, #20]
 8009964:	009b      	lsls	r3, r3, #2
 8009966:	693a      	ldr	r2, [r7, #16]
 8009968:	4313      	orrs	r3, r2
 800996a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800996c:	683b      	ldr	r3, [r7, #0]
 800996e:	699b      	ldr	r3, [r3, #24]
 8009970:	009b      	lsls	r3, r3, #2
 8009972:	693a      	ldr	r2, [r7, #16]
 8009974:	4313      	orrs	r3, r2
 8009976:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	693a      	ldr	r2, [r7, #16]
 800997c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	68fa      	ldr	r2, [r7, #12]
 8009982:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009984:	683b      	ldr	r3, [r7, #0]
 8009986:	685a      	ldr	r2, [r3, #4]
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	697a      	ldr	r2, [r7, #20]
 8009990:	621a      	str	r2, [r3, #32]
}
 8009992:	bf00      	nop
 8009994:	371c      	adds	r7, #28
 8009996:	46bd      	mov	sp, r7
 8009998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999c:	4770      	bx	lr
 800999e:	bf00      	nop
 80099a0:	40010000 	.word	0x40010000
 80099a4:	40010400 	.word	0x40010400

080099a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80099a8:	b480      	push	{r7}
 80099aa:	b087      	sub	sp, #28
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
 80099b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	6a1b      	ldr	r3, [r3, #32]
 80099b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	6a1b      	ldr	r3, [r3, #32]
 80099bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	685b      	ldr	r3, [r3, #4]
 80099c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	69db      	ldr	r3, [r3, #28]
 80099ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80099d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	f023 0303 	bic.w	r3, r3, #3
 80099de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	68fa      	ldr	r2, [r7, #12]
 80099e6:	4313      	orrs	r3, r2
 80099e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80099f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	689b      	ldr	r3, [r3, #8]
 80099f6:	021b      	lsls	r3, r3, #8
 80099f8:	697a      	ldr	r2, [r7, #20]
 80099fa:	4313      	orrs	r3, r2
 80099fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	4a21      	ldr	r2, [pc, #132]	@ (8009a88 <TIM_OC3_SetConfig+0xe0>)
 8009a02:	4293      	cmp	r3, r2
 8009a04:	d003      	beq.n	8009a0e <TIM_OC3_SetConfig+0x66>
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	4a20      	ldr	r2, [pc, #128]	@ (8009a8c <TIM_OC3_SetConfig+0xe4>)
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	d10d      	bne.n	8009a2a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009a0e:	697b      	ldr	r3, [r7, #20]
 8009a10:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009a14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009a16:	683b      	ldr	r3, [r7, #0]
 8009a18:	68db      	ldr	r3, [r3, #12]
 8009a1a:	021b      	lsls	r3, r3, #8
 8009a1c:	697a      	ldr	r2, [r7, #20]
 8009a1e:	4313      	orrs	r3, r2
 8009a20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009a22:	697b      	ldr	r3, [r7, #20]
 8009a24:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009a28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	4a16      	ldr	r2, [pc, #88]	@ (8009a88 <TIM_OC3_SetConfig+0xe0>)
 8009a2e:	4293      	cmp	r3, r2
 8009a30:	d003      	beq.n	8009a3a <TIM_OC3_SetConfig+0x92>
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	4a15      	ldr	r2, [pc, #84]	@ (8009a8c <TIM_OC3_SetConfig+0xe4>)
 8009a36:	4293      	cmp	r3, r2
 8009a38:	d113      	bne.n	8009a62 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009a3a:	693b      	ldr	r3, [r7, #16]
 8009a3c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009a40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009a42:	693b      	ldr	r3, [r7, #16]
 8009a44:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009a48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009a4a:	683b      	ldr	r3, [r7, #0]
 8009a4c:	695b      	ldr	r3, [r3, #20]
 8009a4e:	011b      	lsls	r3, r3, #4
 8009a50:	693a      	ldr	r2, [r7, #16]
 8009a52:	4313      	orrs	r3, r2
 8009a54:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	699b      	ldr	r3, [r3, #24]
 8009a5a:	011b      	lsls	r3, r3, #4
 8009a5c:	693a      	ldr	r2, [r7, #16]
 8009a5e:	4313      	orrs	r3, r2
 8009a60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	693a      	ldr	r2, [r7, #16]
 8009a66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	68fa      	ldr	r2, [r7, #12]
 8009a6c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009a6e:	683b      	ldr	r3, [r7, #0]
 8009a70:	685a      	ldr	r2, [r3, #4]
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	697a      	ldr	r2, [r7, #20]
 8009a7a:	621a      	str	r2, [r3, #32]
}
 8009a7c:	bf00      	nop
 8009a7e:	371c      	adds	r7, #28
 8009a80:	46bd      	mov	sp, r7
 8009a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a86:	4770      	bx	lr
 8009a88:	40010000 	.word	0x40010000
 8009a8c:	40010400 	.word	0x40010400

08009a90 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009a90:	b480      	push	{r7}
 8009a92:	b087      	sub	sp, #28
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
 8009a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6a1b      	ldr	r3, [r3, #32]
 8009a9e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	6a1b      	ldr	r3, [r3, #32]
 8009aa4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	685b      	ldr	r3, [r3, #4]
 8009ab0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	69db      	ldr	r3, [r3, #28]
 8009ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009abe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009ac6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	021b      	lsls	r3, r3, #8
 8009ace:	68fa      	ldr	r2, [r7, #12]
 8009ad0:	4313      	orrs	r3, r2
 8009ad2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009ad4:	693b      	ldr	r3, [r7, #16]
 8009ad6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009ada:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009adc:	683b      	ldr	r3, [r7, #0]
 8009ade:	689b      	ldr	r3, [r3, #8]
 8009ae0:	031b      	lsls	r3, r3, #12
 8009ae2:	693a      	ldr	r2, [r7, #16]
 8009ae4:	4313      	orrs	r3, r2
 8009ae6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	4a12      	ldr	r2, [pc, #72]	@ (8009b34 <TIM_OC4_SetConfig+0xa4>)
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d003      	beq.n	8009af8 <TIM_OC4_SetConfig+0x68>
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	4a11      	ldr	r2, [pc, #68]	@ (8009b38 <TIM_OC4_SetConfig+0xa8>)
 8009af4:	4293      	cmp	r3, r2
 8009af6:	d109      	bne.n	8009b0c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009af8:	697b      	ldr	r3, [r7, #20]
 8009afa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009afe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009b00:	683b      	ldr	r3, [r7, #0]
 8009b02:	695b      	ldr	r3, [r3, #20]
 8009b04:	019b      	lsls	r3, r3, #6
 8009b06:	697a      	ldr	r2, [r7, #20]
 8009b08:	4313      	orrs	r3, r2
 8009b0a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	697a      	ldr	r2, [r7, #20]
 8009b10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	68fa      	ldr	r2, [r7, #12]
 8009b16:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009b18:	683b      	ldr	r3, [r7, #0]
 8009b1a:	685a      	ldr	r2, [r3, #4]
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	693a      	ldr	r2, [r7, #16]
 8009b24:	621a      	str	r2, [r3, #32]
}
 8009b26:	bf00      	nop
 8009b28:	371c      	adds	r7, #28
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b30:	4770      	bx	lr
 8009b32:	bf00      	nop
 8009b34:	40010000 	.word	0x40010000
 8009b38:	40010400 	.word	0x40010400

08009b3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009b3c:	b480      	push	{r7}
 8009b3e:	b087      	sub	sp, #28
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	60f8      	str	r0, [r7, #12]
 8009b44:	60b9      	str	r1, [r7, #8]
 8009b46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	f003 031f 	and.w	r3, r3, #31
 8009b4e:	2201      	movs	r2, #1
 8009b50:	fa02 f303 	lsl.w	r3, r2, r3
 8009b54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	6a1a      	ldr	r2, [r3, #32]
 8009b5a:	697b      	ldr	r3, [r7, #20]
 8009b5c:	43db      	mvns	r3, r3
 8009b5e:	401a      	ands	r2, r3
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	6a1a      	ldr	r2, [r3, #32]
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	f003 031f 	and.w	r3, r3, #31
 8009b6e:	6879      	ldr	r1, [r7, #4]
 8009b70:	fa01 f303 	lsl.w	r3, r1, r3
 8009b74:	431a      	orrs	r2, r3
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	621a      	str	r2, [r3, #32]
}
 8009b7a:	bf00      	nop
 8009b7c:	371c      	adds	r7, #28
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b84:	4770      	bx	lr
	...

08009b88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009b88:	b480      	push	{r7}
 8009b8a:	b085      	sub	sp, #20
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
 8009b90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009b98:	2b01      	cmp	r3, #1
 8009b9a:	d101      	bne.n	8009ba0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009b9c:	2302      	movs	r3, #2
 8009b9e:	e05a      	b.n	8009c56 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2201      	movs	r2, #1
 8009ba4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2202      	movs	r2, #2
 8009bac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	685b      	ldr	r3, [r3, #4]
 8009bb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	689b      	ldr	r3, [r3, #8]
 8009bbe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009bc6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	68fa      	ldr	r2, [r7, #12]
 8009bce:	4313      	orrs	r3, r2
 8009bd0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	68fa      	ldr	r2, [r7, #12]
 8009bd8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	4a21      	ldr	r2, [pc, #132]	@ (8009c64 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009be0:	4293      	cmp	r3, r2
 8009be2:	d022      	beq.n	8009c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bec:	d01d      	beq.n	8009c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	4a1d      	ldr	r2, [pc, #116]	@ (8009c68 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009bf4:	4293      	cmp	r3, r2
 8009bf6:	d018      	beq.n	8009c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	4a1b      	ldr	r2, [pc, #108]	@ (8009c6c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009bfe:	4293      	cmp	r3, r2
 8009c00:	d013      	beq.n	8009c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	4a1a      	ldr	r2, [pc, #104]	@ (8009c70 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009c08:	4293      	cmp	r3, r2
 8009c0a:	d00e      	beq.n	8009c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	4a18      	ldr	r2, [pc, #96]	@ (8009c74 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009c12:	4293      	cmp	r3, r2
 8009c14:	d009      	beq.n	8009c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	4a17      	ldr	r2, [pc, #92]	@ (8009c78 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009c1c:	4293      	cmp	r3, r2
 8009c1e:	d004      	beq.n	8009c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	4a15      	ldr	r2, [pc, #84]	@ (8009c7c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009c26:	4293      	cmp	r3, r2
 8009c28:	d10c      	bne.n	8009c44 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009c2a:	68bb      	ldr	r3, [r7, #8]
 8009c2c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009c30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	685b      	ldr	r3, [r3, #4]
 8009c36:	68ba      	ldr	r2, [r7, #8]
 8009c38:	4313      	orrs	r3, r2
 8009c3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	68ba      	ldr	r2, [r7, #8]
 8009c42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2201      	movs	r2, #1
 8009c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	2200      	movs	r2, #0
 8009c50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009c54:	2300      	movs	r3, #0
}
 8009c56:	4618      	mov	r0, r3
 8009c58:	3714      	adds	r7, #20
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c60:	4770      	bx	lr
 8009c62:	bf00      	nop
 8009c64:	40010000 	.word	0x40010000
 8009c68:	40000400 	.word	0x40000400
 8009c6c:	40000800 	.word	0x40000800
 8009c70:	40000c00 	.word	0x40000c00
 8009c74:	40010400 	.word	0x40010400
 8009c78:	40014000 	.word	0x40014000
 8009c7c:	40001800 	.word	0x40001800

08009c80 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009c80:	b480      	push	{r7}
 8009c82:	b083      	sub	sp, #12
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009c88:	bf00      	nop
 8009c8a:	370c      	adds	r7, #12
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c92:	4770      	bx	lr

08009c94 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009c94:	b480      	push	{r7}
 8009c96:	b083      	sub	sp, #12
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009c9c:	bf00      	nop
 8009c9e:	370c      	adds	r7, #12
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca6:	4770      	bx	lr

08009ca8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	b082      	sub	sp, #8
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d101      	bne.n	8009cba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009cb6:	2301      	movs	r3, #1
 8009cb8:	e042      	b.n	8009d40 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009cc0:	b2db      	uxtb	r3, r3
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d106      	bne.n	8009cd4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2200      	movs	r2, #0
 8009cca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009cce:	6878      	ldr	r0, [r7, #4]
 8009cd0:	f7fa f96a 	bl	8003fa8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	2224      	movs	r2, #36	@ 0x24
 8009cd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	68da      	ldr	r2, [r3, #12]
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009cea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009cec:	6878      	ldr	r0, [r7, #4]
 8009cee:	f000 fdbf 	bl	800a870 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	691a      	ldr	r2, [r3, #16]
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009d00:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	695a      	ldr	r2, [r3, #20]
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009d10:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	68da      	ldr	r2, [r3, #12]
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009d20:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	2200      	movs	r2, #0
 8009d26:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	2220      	movs	r2, #32
 8009d2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2220      	movs	r2, #32
 8009d34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	2200      	movs	r2, #0
 8009d3c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009d3e:	2300      	movs	r3, #0
}
 8009d40:	4618      	mov	r0, r3
 8009d42:	3708      	adds	r7, #8
 8009d44:	46bd      	mov	sp, r7
 8009d46:	bd80      	pop	{r7, pc}

08009d48 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009d48:	b580      	push	{r7, lr}
 8009d4a:	b08a      	sub	sp, #40	@ 0x28
 8009d4c:	af02      	add	r7, sp, #8
 8009d4e:	60f8      	str	r0, [r7, #12]
 8009d50:	60b9      	str	r1, [r7, #8]
 8009d52:	603b      	str	r3, [r7, #0]
 8009d54:	4613      	mov	r3, r2
 8009d56:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009d58:	2300      	movs	r3, #0
 8009d5a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d62:	b2db      	uxtb	r3, r3
 8009d64:	2b20      	cmp	r3, #32
 8009d66:	d175      	bne.n	8009e54 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009d68:	68bb      	ldr	r3, [r7, #8]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d002      	beq.n	8009d74 <HAL_UART_Transmit+0x2c>
 8009d6e:	88fb      	ldrh	r3, [r7, #6]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d101      	bne.n	8009d78 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009d74:	2301      	movs	r3, #1
 8009d76:	e06e      	b.n	8009e56 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	2200      	movs	r2, #0
 8009d7c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	2221      	movs	r2, #33	@ 0x21
 8009d82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009d86:	f7fa fa57 	bl	8004238 <HAL_GetTick>
 8009d8a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	88fa      	ldrh	r2, [r7, #6]
 8009d90:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	88fa      	ldrh	r2, [r7, #6]
 8009d96:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	689b      	ldr	r3, [r3, #8]
 8009d9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009da0:	d108      	bne.n	8009db4 <HAL_UART_Transmit+0x6c>
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	691b      	ldr	r3, [r3, #16]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d104      	bne.n	8009db4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009daa:	2300      	movs	r3, #0
 8009dac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009dae:	68bb      	ldr	r3, [r7, #8]
 8009db0:	61bb      	str	r3, [r7, #24]
 8009db2:	e003      	b.n	8009dbc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009db4:	68bb      	ldr	r3, [r7, #8]
 8009db6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009db8:	2300      	movs	r3, #0
 8009dba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009dbc:	e02e      	b.n	8009e1c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009dbe:	683b      	ldr	r3, [r7, #0]
 8009dc0:	9300      	str	r3, [sp, #0]
 8009dc2:	697b      	ldr	r3, [r7, #20]
 8009dc4:	2200      	movs	r2, #0
 8009dc6:	2180      	movs	r1, #128	@ 0x80
 8009dc8:	68f8      	ldr	r0, [r7, #12]
 8009dca:	f000 fb21 	bl	800a410 <UART_WaitOnFlagUntilTimeout>
 8009dce:	4603      	mov	r3, r0
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d005      	beq.n	8009de0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	2220      	movs	r2, #32
 8009dd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8009ddc:	2303      	movs	r3, #3
 8009dde:	e03a      	b.n	8009e56 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009de0:	69fb      	ldr	r3, [r7, #28]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d10b      	bne.n	8009dfe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009de6:	69bb      	ldr	r3, [r7, #24]
 8009de8:	881b      	ldrh	r3, [r3, #0]
 8009dea:	461a      	mov	r2, r3
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009df4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009df6:	69bb      	ldr	r3, [r7, #24]
 8009df8:	3302      	adds	r3, #2
 8009dfa:	61bb      	str	r3, [r7, #24]
 8009dfc:	e007      	b.n	8009e0e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009dfe:	69fb      	ldr	r3, [r7, #28]
 8009e00:	781a      	ldrb	r2, [r3, #0]
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009e08:	69fb      	ldr	r3, [r7, #28]
 8009e0a:	3301      	adds	r3, #1
 8009e0c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009e12:	b29b      	uxth	r3, r3
 8009e14:	3b01      	subs	r3, #1
 8009e16:	b29a      	uxth	r2, r3
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009e20:	b29b      	uxth	r3, r3
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d1cb      	bne.n	8009dbe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009e26:	683b      	ldr	r3, [r7, #0]
 8009e28:	9300      	str	r3, [sp, #0]
 8009e2a:	697b      	ldr	r3, [r7, #20]
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	2140      	movs	r1, #64	@ 0x40
 8009e30:	68f8      	ldr	r0, [r7, #12]
 8009e32:	f000 faed 	bl	800a410 <UART_WaitOnFlagUntilTimeout>
 8009e36:	4603      	mov	r3, r0
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d005      	beq.n	8009e48 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	2220      	movs	r2, #32
 8009e40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8009e44:	2303      	movs	r3, #3
 8009e46:	e006      	b.n	8009e56 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	2220      	movs	r2, #32
 8009e4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009e50:	2300      	movs	r3, #0
 8009e52:	e000      	b.n	8009e56 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8009e54:	2302      	movs	r3, #2
  }
}
 8009e56:	4618      	mov	r0, r3
 8009e58:	3720      	adds	r7, #32
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	bd80      	pop	{r7, pc}

08009e5e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009e5e:	b580      	push	{r7, lr}
 8009e60:	b084      	sub	sp, #16
 8009e62:	af00      	add	r7, sp, #0
 8009e64:	60f8      	str	r0, [r7, #12]
 8009e66:	60b9      	str	r1, [r7, #8]
 8009e68:	4613      	mov	r3, r2
 8009e6a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009e72:	b2db      	uxtb	r3, r3
 8009e74:	2b20      	cmp	r3, #32
 8009e76:	d112      	bne.n	8009e9e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8009e78:	68bb      	ldr	r3, [r7, #8]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d002      	beq.n	8009e84 <HAL_UART_Receive_IT+0x26>
 8009e7e:	88fb      	ldrh	r3, [r7, #6]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d101      	bne.n	8009e88 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009e84:	2301      	movs	r3, #1
 8009e86:	e00b      	b.n	8009ea0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009e8e:	88fb      	ldrh	r3, [r7, #6]
 8009e90:	461a      	mov	r2, r3
 8009e92:	68b9      	ldr	r1, [r7, #8]
 8009e94:	68f8      	ldr	r0, [r7, #12]
 8009e96:	f000 fb14 	bl	800a4c2 <UART_Start_Receive_IT>
 8009e9a:	4603      	mov	r3, r0
 8009e9c:	e000      	b.n	8009ea0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8009e9e:	2302      	movs	r3, #2
  }
}
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	3710      	adds	r7, #16
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	bd80      	pop	{r7, pc}

08009ea8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b0ba      	sub	sp, #232	@ 0xe8
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	68db      	ldr	r3, [r3, #12]
 8009ec0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	695b      	ldr	r3, [r3, #20]
 8009eca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8009ece:	2300      	movs	r3, #0
 8009ed0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009eda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ede:	f003 030f 	and.w	r3, r3, #15
 8009ee2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8009ee6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d10f      	bne.n	8009f0e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009eee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ef2:	f003 0320 	and.w	r3, r3, #32
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d009      	beq.n	8009f0e <HAL_UART_IRQHandler+0x66>
 8009efa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009efe:	f003 0320 	and.w	r3, r3, #32
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d003      	beq.n	8009f0e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009f06:	6878      	ldr	r0, [r7, #4]
 8009f08:	f000 fbf4 	bl	800a6f4 <UART_Receive_IT>
      return;
 8009f0c:	e25b      	b.n	800a3c6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009f0e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	f000 80de 	beq.w	800a0d4 <HAL_UART_IRQHandler+0x22c>
 8009f18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009f1c:	f003 0301 	and.w	r3, r3, #1
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d106      	bne.n	8009f32 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009f24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009f28:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	f000 80d1 	beq.w	800a0d4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009f32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f36:	f003 0301 	and.w	r3, r3, #1
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d00b      	beq.n	8009f56 <HAL_UART_IRQHandler+0xae>
 8009f3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009f42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d005      	beq.n	8009f56 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f4e:	f043 0201 	orr.w	r2, r3, #1
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009f56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f5a:	f003 0304 	and.w	r3, r3, #4
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d00b      	beq.n	8009f7a <HAL_UART_IRQHandler+0xd2>
 8009f62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009f66:	f003 0301 	and.w	r3, r3, #1
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d005      	beq.n	8009f7a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f72:	f043 0202 	orr.w	r2, r3, #2
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009f7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f7e:	f003 0302 	and.w	r3, r3, #2
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d00b      	beq.n	8009f9e <HAL_UART_IRQHandler+0xf6>
 8009f86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009f8a:	f003 0301 	and.w	r3, r3, #1
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d005      	beq.n	8009f9e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f96:	f043 0204 	orr.w	r2, r3, #4
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009f9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009fa2:	f003 0308 	and.w	r3, r3, #8
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d011      	beq.n	8009fce <HAL_UART_IRQHandler+0x126>
 8009faa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009fae:	f003 0320 	and.w	r3, r3, #32
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d105      	bne.n	8009fc2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009fb6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009fba:	f003 0301 	and.w	r3, r3, #1
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d005      	beq.n	8009fce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009fc6:	f043 0208 	orr.w	r2, r3, #8
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	f000 81f2 	beq.w	800a3bc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009fd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009fdc:	f003 0320 	and.w	r3, r3, #32
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d008      	beq.n	8009ff6 <HAL_UART_IRQHandler+0x14e>
 8009fe4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009fe8:	f003 0320 	and.w	r3, r3, #32
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d002      	beq.n	8009ff6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009ff0:	6878      	ldr	r0, [r7, #4]
 8009ff2:	f000 fb7f 	bl	800a6f4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	695b      	ldr	r3, [r3, #20]
 8009ffc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a000:	2b40      	cmp	r3, #64	@ 0x40
 800a002:	bf0c      	ite	eq
 800a004:	2301      	moveq	r3, #1
 800a006:	2300      	movne	r3, #0
 800a008:	b2db      	uxtb	r3, r3
 800a00a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a012:	f003 0308 	and.w	r3, r3, #8
 800a016:	2b00      	cmp	r3, #0
 800a018:	d103      	bne.n	800a022 <HAL_UART_IRQHandler+0x17a>
 800a01a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d04f      	beq.n	800a0c2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	f000 fa87 	bl	800a536 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	695b      	ldr	r3, [r3, #20]
 800a02e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a032:	2b40      	cmp	r3, #64	@ 0x40
 800a034:	d141      	bne.n	800a0ba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	3314      	adds	r3, #20
 800a03c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a040:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a044:	e853 3f00 	ldrex	r3, [r3]
 800a048:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a04c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a050:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a054:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	3314      	adds	r3, #20
 800a05e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a062:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a066:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a06a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a06e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a072:	e841 2300 	strex	r3, r2, [r1]
 800a076:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a07a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d1d9      	bne.n	800a036 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a086:	2b00      	cmp	r3, #0
 800a088:	d013      	beq.n	800a0b2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a08e:	4a7e      	ldr	r2, [pc, #504]	@ (800a288 <HAL_UART_IRQHandler+0x3e0>)
 800a090:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a096:	4618      	mov	r0, r3
 800a098:	f7fb fd82 	bl	8005ba0 <HAL_DMA_Abort_IT>
 800a09c:	4603      	mov	r3, r0
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d016      	beq.n	800a0d0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0a8:	687a      	ldr	r2, [r7, #4]
 800a0aa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a0ac:	4610      	mov	r0, r2
 800a0ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a0b0:	e00e      	b.n	800a0d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a0b2:	6878      	ldr	r0, [r7, #4]
 800a0b4:	f7f9 fa4c 	bl	8003550 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a0b8:	e00a      	b.n	800a0d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a0ba:	6878      	ldr	r0, [r7, #4]
 800a0bc:	f7f9 fa48 	bl	8003550 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a0c0:	e006      	b.n	800a0d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a0c2:	6878      	ldr	r0, [r7, #4]
 800a0c4:	f7f9 fa44 	bl	8003550 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800a0ce:	e175      	b.n	800a3bc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a0d0:	bf00      	nop
    return;
 800a0d2:	e173      	b.n	800a3bc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0d8:	2b01      	cmp	r3, #1
 800a0da:	f040 814f 	bne.w	800a37c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a0de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0e2:	f003 0310 	and.w	r3, r3, #16
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	f000 8148 	beq.w	800a37c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a0ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a0f0:	f003 0310 	and.w	r3, r3, #16
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	f000 8141 	beq.w	800a37c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	60bb      	str	r3, [r7, #8]
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	60bb      	str	r3, [r7, #8]
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	685b      	ldr	r3, [r3, #4]
 800a10c:	60bb      	str	r3, [r7, #8]
 800a10e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	695b      	ldr	r3, [r3, #20]
 800a116:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a11a:	2b40      	cmp	r3, #64	@ 0x40
 800a11c:	f040 80b6 	bne.w	800a28c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	685b      	ldr	r3, [r3, #4]
 800a128:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a12c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a130:	2b00      	cmp	r3, #0
 800a132:	f000 8145 	beq.w	800a3c0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a13a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a13e:	429a      	cmp	r2, r3
 800a140:	f080 813e 	bcs.w	800a3c0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a14a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a150:	69db      	ldr	r3, [r3, #28]
 800a152:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a156:	f000 8088 	beq.w	800a26a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	330c      	adds	r3, #12
 800a160:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a164:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a168:	e853 3f00 	ldrex	r3, [r3]
 800a16c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a170:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a174:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a178:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	330c      	adds	r3, #12
 800a182:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800a186:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a18a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a18e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a192:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a196:	e841 2300 	strex	r3, r2, [r1]
 800a19a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a19e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d1d9      	bne.n	800a15a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	3314      	adds	r3, #20
 800a1ac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a1b0:	e853 3f00 	ldrex	r3, [r3]
 800a1b4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a1b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a1b8:	f023 0301 	bic.w	r3, r3, #1
 800a1bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	3314      	adds	r3, #20
 800a1c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a1ca:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a1ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1d0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a1d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a1d6:	e841 2300 	strex	r3, r2, [r1]
 800a1da:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a1dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d1e1      	bne.n	800a1a6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	3314      	adds	r3, #20
 800a1e8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a1ec:	e853 3f00 	ldrex	r3, [r3]
 800a1f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a1f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a1f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a1f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	3314      	adds	r3, #20
 800a202:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a206:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a208:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a20a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a20c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a20e:	e841 2300 	strex	r3, r2, [r1]
 800a212:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a214:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a216:	2b00      	cmp	r3, #0
 800a218:	d1e3      	bne.n	800a1e2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	2220      	movs	r2, #32
 800a21e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	2200      	movs	r2, #0
 800a226:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	330c      	adds	r3, #12
 800a22e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a230:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a232:	e853 3f00 	ldrex	r3, [r3]
 800a236:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a238:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a23a:	f023 0310 	bic.w	r3, r3, #16
 800a23e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	330c      	adds	r3, #12
 800a248:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800a24c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800a24e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a250:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a252:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a254:	e841 2300 	strex	r3, r2, [r1]
 800a258:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a25a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d1e3      	bne.n	800a228 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a264:	4618      	mov	r0, r3
 800a266:	f7fb fc2b 	bl	8005ac0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	2202      	movs	r2, #2
 800a26e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a278:	b29b      	uxth	r3, r3
 800a27a:	1ad3      	subs	r3, r2, r3
 800a27c:	b29b      	uxth	r3, r3
 800a27e:	4619      	mov	r1, r3
 800a280:	6878      	ldr	r0, [r7, #4]
 800a282:	f000 f8ad 	bl	800a3e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a286:	e09b      	b.n	800a3c0 <HAL_UART_IRQHandler+0x518>
 800a288:	0800a5fd 	.word	0x0800a5fd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a294:	b29b      	uxth	r3, r3
 800a296:	1ad3      	subs	r3, r2, r3
 800a298:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a2a0:	b29b      	uxth	r3, r3
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	f000 808e 	beq.w	800a3c4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800a2a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	f000 8089 	beq.w	800a3c4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	330c      	adds	r3, #12
 800a2b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2bc:	e853 3f00 	ldrex	r3, [r3]
 800a2c0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a2c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a2c8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	330c      	adds	r3, #12
 800a2d2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800a2d6:	647a      	str	r2, [r7, #68]	@ 0x44
 800a2d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2da:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a2dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a2de:	e841 2300 	strex	r3, r2, [r1]
 800a2e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a2e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d1e3      	bne.n	800a2b2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	3314      	adds	r3, #20
 800a2f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2f4:	e853 3f00 	ldrex	r3, [r3]
 800a2f8:	623b      	str	r3, [r7, #32]
   return(result);
 800a2fa:	6a3b      	ldr	r3, [r7, #32]
 800a2fc:	f023 0301 	bic.w	r3, r3, #1
 800a300:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	3314      	adds	r3, #20
 800a30a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a30e:	633a      	str	r2, [r7, #48]	@ 0x30
 800a310:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a312:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a314:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a316:	e841 2300 	strex	r3, r2, [r1]
 800a31a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a31c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d1e3      	bne.n	800a2ea <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2220      	movs	r2, #32
 800a326:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2200      	movs	r2, #0
 800a32e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	330c      	adds	r3, #12
 800a336:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a338:	693b      	ldr	r3, [r7, #16]
 800a33a:	e853 3f00 	ldrex	r3, [r3]
 800a33e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	f023 0310 	bic.w	r3, r3, #16
 800a346:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	330c      	adds	r3, #12
 800a350:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800a354:	61fa      	str	r2, [r7, #28]
 800a356:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a358:	69b9      	ldr	r1, [r7, #24]
 800a35a:	69fa      	ldr	r2, [r7, #28]
 800a35c:	e841 2300 	strex	r3, r2, [r1]
 800a360:	617b      	str	r3, [r7, #20]
   return(result);
 800a362:	697b      	ldr	r3, [r7, #20]
 800a364:	2b00      	cmp	r3, #0
 800a366:	d1e3      	bne.n	800a330 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	2202      	movs	r2, #2
 800a36c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a36e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a372:	4619      	mov	r1, r3
 800a374:	6878      	ldr	r0, [r7, #4]
 800a376:	f000 f833 	bl	800a3e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a37a:	e023      	b.n	800a3c4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a37c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a380:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a384:	2b00      	cmp	r3, #0
 800a386:	d009      	beq.n	800a39c <HAL_UART_IRQHandler+0x4f4>
 800a388:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a38c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a390:	2b00      	cmp	r3, #0
 800a392:	d003      	beq.n	800a39c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800a394:	6878      	ldr	r0, [r7, #4]
 800a396:	f000 f945 	bl	800a624 <UART_Transmit_IT>
    return;
 800a39a:	e014      	b.n	800a3c6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a39c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a3a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d00e      	beq.n	800a3c6 <HAL_UART_IRQHandler+0x51e>
 800a3a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a3ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d008      	beq.n	800a3c6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800a3b4:	6878      	ldr	r0, [r7, #4]
 800a3b6:	f000 f985 	bl	800a6c4 <UART_EndTransmit_IT>
    return;
 800a3ba:	e004      	b.n	800a3c6 <HAL_UART_IRQHandler+0x51e>
    return;
 800a3bc:	bf00      	nop
 800a3be:	e002      	b.n	800a3c6 <HAL_UART_IRQHandler+0x51e>
      return;
 800a3c0:	bf00      	nop
 800a3c2:	e000      	b.n	800a3c6 <HAL_UART_IRQHandler+0x51e>
      return;
 800a3c4:	bf00      	nop
  }
}
 800a3c6:	37e8      	adds	r7, #232	@ 0xe8
 800a3c8:	46bd      	mov	sp, r7
 800a3ca:	bd80      	pop	{r7, pc}

0800a3cc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a3cc:	b480      	push	{r7}
 800a3ce:	b083      	sub	sp, #12
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a3d4:	bf00      	nop
 800a3d6:	370c      	adds	r7, #12
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3de:	4770      	bx	lr

0800a3e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a3e0:	b480      	push	{r7}
 800a3e2:	b083      	sub	sp, #12
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	6078      	str	r0, [r7, #4]
 800a3e8:	460b      	mov	r3, r1
 800a3ea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a3ec:	bf00      	nop
 800a3ee:	370c      	adds	r7, #12
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f6:	4770      	bx	lr

0800a3f8 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800a3f8:	b480      	push	{r7}
 800a3fa:	b083      	sub	sp, #12
 800a3fc:	af00      	add	r7, sp, #0
 800a3fe:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 800a404:	4618      	mov	r0, r3
 800a406:	370c      	adds	r7, #12
 800a408:	46bd      	mov	sp, r7
 800a40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40e:	4770      	bx	lr

0800a410 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b086      	sub	sp, #24
 800a414:	af00      	add	r7, sp, #0
 800a416:	60f8      	str	r0, [r7, #12]
 800a418:	60b9      	str	r1, [r7, #8]
 800a41a:	603b      	str	r3, [r7, #0]
 800a41c:	4613      	mov	r3, r2
 800a41e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a420:	e03b      	b.n	800a49a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a422:	6a3b      	ldr	r3, [r7, #32]
 800a424:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a428:	d037      	beq.n	800a49a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a42a:	f7f9 ff05 	bl	8004238 <HAL_GetTick>
 800a42e:	4602      	mov	r2, r0
 800a430:	683b      	ldr	r3, [r7, #0]
 800a432:	1ad3      	subs	r3, r2, r3
 800a434:	6a3a      	ldr	r2, [r7, #32]
 800a436:	429a      	cmp	r2, r3
 800a438:	d302      	bcc.n	800a440 <UART_WaitOnFlagUntilTimeout+0x30>
 800a43a:	6a3b      	ldr	r3, [r7, #32]
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d101      	bne.n	800a444 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a440:	2303      	movs	r3, #3
 800a442:	e03a      	b.n	800a4ba <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	68db      	ldr	r3, [r3, #12]
 800a44a:	f003 0304 	and.w	r3, r3, #4
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d023      	beq.n	800a49a <UART_WaitOnFlagUntilTimeout+0x8a>
 800a452:	68bb      	ldr	r3, [r7, #8]
 800a454:	2b80      	cmp	r3, #128	@ 0x80
 800a456:	d020      	beq.n	800a49a <UART_WaitOnFlagUntilTimeout+0x8a>
 800a458:	68bb      	ldr	r3, [r7, #8]
 800a45a:	2b40      	cmp	r3, #64	@ 0x40
 800a45c:	d01d      	beq.n	800a49a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	f003 0308 	and.w	r3, r3, #8
 800a468:	2b08      	cmp	r3, #8
 800a46a:	d116      	bne.n	800a49a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800a46c:	2300      	movs	r3, #0
 800a46e:	617b      	str	r3, [r7, #20]
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	617b      	str	r3, [r7, #20]
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	685b      	ldr	r3, [r3, #4]
 800a47e:	617b      	str	r3, [r7, #20]
 800a480:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a482:	68f8      	ldr	r0, [r7, #12]
 800a484:	f000 f857 	bl	800a536 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	2208      	movs	r2, #8
 800a48c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	2200      	movs	r2, #0
 800a492:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a496:	2301      	movs	r3, #1
 800a498:	e00f      	b.n	800a4ba <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	681a      	ldr	r2, [r3, #0]
 800a4a0:	68bb      	ldr	r3, [r7, #8]
 800a4a2:	4013      	ands	r3, r2
 800a4a4:	68ba      	ldr	r2, [r7, #8]
 800a4a6:	429a      	cmp	r2, r3
 800a4a8:	bf0c      	ite	eq
 800a4aa:	2301      	moveq	r3, #1
 800a4ac:	2300      	movne	r3, #0
 800a4ae:	b2db      	uxtb	r3, r3
 800a4b0:	461a      	mov	r2, r3
 800a4b2:	79fb      	ldrb	r3, [r7, #7]
 800a4b4:	429a      	cmp	r2, r3
 800a4b6:	d0b4      	beq.n	800a422 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a4b8:	2300      	movs	r3, #0
}
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	3718      	adds	r7, #24
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	bd80      	pop	{r7, pc}

0800a4c2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a4c2:	b480      	push	{r7}
 800a4c4:	b085      	sub	sp, #20
 800a4c6:	af00      	add	r7, sp, #0
 800a4c8:	60f8      	str	r0, [r7, #12]
 800a4ca:	60b9      	str	r1, [r7, #8]
 800a4cc:	4613      	mov	r3, r2
 800a4ce:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	68ba      	ldr	r2, [r7, #8]
 800a4d4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	88fa      	ldrh	r2, [r7, #6]
 800a4da:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	88fa      	ldrh	r2, [r7, #6]
 800a4e0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	2222      	movs	r2, #34	@ 0x22
 800a4ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	691b      	ldr	r3, [r3, #16]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d007      	beq.n	800a508 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	68da      	ldr	r2, [r3, #12]
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a506:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	695a      	ldr	r2, [r3, #20]
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	f042 0201 	orr.w	r2, r2, #1
 800a516:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	68da      	ldr	r2, [r3, #12]
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	f042 0220 	orr.w	r2, r2, #32
 800a526:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a528:	2300      	movs	r3, #0
}
 800a52a:	4618      	mov	r0, r3
 800a52c:	3714      	adds	r7, #20
 800a52e:	46bd      	mov	sp, r7
 800a530:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a534:	4770      	bx	lr

0800a536 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a536:	b480      	push	{r7}
 800a538:	b095      	sub	sp, #84	@ 0x54
 800a53a:	af00      	add	r7, sp, #0
 800a53c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	330c      	adds	r3, #12
 800a544:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a546:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a548:	e853 3f00 	ldrex	r3, [r3]
 800a54c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a54e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a550:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a554:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	330c      	adds	r3, #12
 800a55c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a55e:	643a      	str	r2, [r7, #64]	@ 0x40
 800a560:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a562:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a564:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a566:	e841 2300 	strex	r3, r2, [r1]
 800a56a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a56c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d1e5      	bne.n	800a53e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	3314      	adds	r3, #20
 800a578:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a57a:	6a3b      	ldr	r3, [r7, #32]
 800a57c:	e853 3f00 	ldrex	r3, [r3]
 800a580:	61fb      	str	r3, [r7, #28]
   return(result);
 800a582:	69fb      	ldr	r3, [r7, #28]
 800a584:	f023 0301 	bic.w	r3, r3, #1
 800a588:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	3314      	adds	r3, #20
 800a590:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a592:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a594:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a596:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a598:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a59a:	e841 2300 	strex	r3, r2, [r1]
 800a59e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a5a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d1e5      	bne.n	800a572 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5aa:	2b01      	cmp	r3, #1
 800a5ac:	d119      	bne.n	800a5e2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	330c      	adds	r3, #12
 800a5b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	e853 3f00 	ldrex	r3, [r3]
 800a5bc:	60bb      	str	r3, [r7, #8]
   return(result);
 800a5be:	68bb      	ldr	r3, [r7, #8]
 800a5c0:	f023 0310 	bic.w	r3, r3, #16
 800a5c4:	647b      	str	r3, [r7, #68]	@ 0x44
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	330c      	adds	r3, #12
 800a5cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a5ce:	61ba      	str	r2, [r7, #24]
 800a5d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5d2:	6979      	ldr	r1, [r7, #20]
 800a5d4:	69ba      	ldr	r2, [r7, #24]
 800a5d6:	e841 2300 	strex	r3, r2, [r1]
 800a5da:	613b      	str	r3, [r7, #16]
   return(result);
 800a5dc:	693b      	ldr	r3, [r7, #16]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d1e5      	bne.n	800a5ae <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	2220      	movs	r2, #32
 800a5e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a5f0:	bf00      	nop
 800a5f2:	3754      	adds	r7, #84	@ 0x54
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fa:	4770      	bx	lr

0800a5fc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b084      	sub	sp, #16
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a608:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	2200      	movs	r2, #0
 800a60e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	2200      	movs	r2, #0
 800a614:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a616:	68f8      	ldr	r0, [r7, #12]
 800a618:	f7f8 ff9a 	bl	8003550 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a61c:	bf00      	nop
 800a61e:	3710      	adds	r7, #16
 800a620:	46bd      	mov	sp, r7
 800a622:	bd80      	pop	{r7, pc}

0800a624 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a624:	b480      	push	{r7}
 800a626:	b085      	sub	sp, #20
 800a628:	af00      	add	r7, sp, #0
 800a62a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a632:	b2db      	uxtb	r3, r3
 800a634:	2b21      	cmp	r3, #33	@ 0x21
 800a636:	d13e      	bne.n	800a6b6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	689b      	ldr	r3, [r3, #8]
 800a63c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a640:	d114      	bne.n	800a66c <UART_Transmit_IT+0x48>
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	691b      	ldr	r3, [r3, #16]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d110      	bne.n	800a66c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	6a1b      	ldr	r3, [r3, #32]
 800a64e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	881b      	ldrh	r3, [r3, #0]
 800a654:	461a      	mov	r2, r3
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a65e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	6a1b      	ldr	r3, [r3, #32]
 800a664:	1c9a      	adds	r2, r3, #2
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	621a      	str	r2, [r3, #32]
 800a66a:	e008      	b.n	800a67e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	6a1b      	ldr	r3, [r3, #32]
 800a670:	1c59      	adds	r1, r3, #1
 800a672:	687a      	ldr	r2, [r7, #4]
 800a674:	6211      	str	r1, [r2, #32]
 800a676:	781a      	ldrb	r2, [r3, #0]
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a682:	b29b      	uxth	r3, r3
 800a684:	3b01      	subs	r3, #1
 800a686:	b29b      	uxth	r3, r3
 800a688:	687a      	ldr	r2, [r7, #4]
 800a68a:	4619      	mov	r1, r3
 800a68c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d10f      	bne.n	800a6b2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	68da      	ldr	r2, [r3, #12]
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a6a0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	68da      	ldr	r2, [r3, #12]
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a6b0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	e000      	b.n	800a6b8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a6b6:	2302      	movs	r3, #2
  }
}
 800a6b8:	4618      	mov	r0, r3
 800a6ba:	3714      	adds	r7, #20
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c2:	4770      	bx	lr

0800a6c4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b082      	sub	sp, #8
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	68da      	ldr	r2, [r3, #12]
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a6da:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	2220      	movs	r2, #32
 800a6e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a6e4:	6878      	ldr	r0, [r7, #4]
 800a6e6:	f7ff fe71 	bl	800a3cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a6ea:	2300      	movs	r3, #0
}
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	3708      	adds	r7, #8
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	bd80      	pop	{r7, pc}

0800a6f4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a6f4:	b580      	push	{r7, lr}
 800a6f6:	b08c      	sub	sp, #48	@ 0x30
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a702:	b2db      	uxtb	r3, r3
 800a704:	2b22      	cmp	r3, #34	@ 0x22
 800a706:	f040 80ae 	bne.w	800a866 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	689b      	ldr	r3, [r3, #8]
 800a70e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a712:	d117      	bne.n	800a744 <UART_Receive_IT+0x50>
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	691b      	ldr	r3, [r3, #16]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d113      	bne.n	800a744 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a71c:	2300      	movs	r3, #0
 800a71e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a724:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	685b      	ldr	r3, [r3, #4]
 800a72c:	b29b      	uxth	r3, r3
 800a72e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a732:	b29a      	uxth	r2, r3
 800a734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a736:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a73c:	1c9a      	adds	r2, r3, #2
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	629a      	str	r2, [r3, #40]	@ 0x28
 800a742:	e026      	b.n	800a792 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a748:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800a74a:	2300      	movs	r3, #0
 800a74c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	689b      	ldr	r3, [r3, #8]
 800a752:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a756:	d007      	beq.n	800a768 <UART_Receive_IT+0x74>
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	689b      	ldr	r3, [r3, #8]
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d10a      	bne.n	800a776 <UART_Receive_IT+0x82>
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	691b      	ldr	r3, [r3, #16]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d106      	bne.n	800a776 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	685b      	ldr	r3, [r3, #4]
 800a76e:	b2da      	uxtb	r2, r3
 800a770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a772:	701a      	strb	r2, [r3, #0]
 800a774:	e008      	b.n	800a788 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	685b      	ldr	r3, [r3, #4]
 800a77c:	b2db      	uxtb	r3, r3
 800a77e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a782:	b2da      	uxtb	r2, r3
 800a784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a786:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a78c:	1c5a      	adds	r2, r3, #1
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a796:	b29b      	uxth	r3, r3
 800a798:	3b01      	subs	r3, #1
 800a79a:	b29b      	uxth	r3, r3
 800a79c:	687a      	ldr	r2, [r7, #4]
 800a79e:	4619      	mov	r1, r3
 800a7a0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d15d      	bne.n	800a862 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	68da      	ldr	r2, [r3, #12]
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	f022 0220 	bic.w	r2, r2, #32
 800a7b4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	68da      	ldr	r2, [r3, #12]
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a7c4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	695a      	ldr	r2, [r3, #20]
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	f022 0201 	bic.w	r2, r2, #1
 800a7d4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	2220      	movs	r2, #32
 800a7da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7e8:	2b01      	cmp	r3, #1
 800a7ea:	d135      	bne.n	800a858 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	330c      	adds	r3, #12
 800a7f8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7fa:	697b      	ldr	r3, [r7, #20]
 800a7fc:	e853 3f00 	ldrex	r3, [r3]
 800a800:	613b      	str	r3, [r7, #16]
   return(result);
 800a802:	693b      	ldr	r3, [r7, #16]
 800a804:	f023 0310 	bic.w	r3, r3, #16
 800a808:	627b      	str	r3, [r7, #36]	@ 0x24
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	330c      	adds	r3, #12
 800a810:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a812:	623a      	str	r2, [r7, #32]
 800a814:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a816:	69f9      	ldr	r1, [r7, #28]
 800a818:	6a3a      	ldr	r2, [r7, #32]
 800a81a:	e841 2300 	strex	r3, r2, [r1]
 800a81e:	61bb      	str	r3, [r7, #24]
   return(result);
 800a820:	69bb      	ldr	r3, [r7, #24]
 800a822:	2b00      	cmp	r3, #0
 800a824:	d1e5      	bne.n	800a7f2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	f003 0310 	and.w	r3, r3, #16
 800a830:	2b10      	cmp	r3, #16
 800a832:	d10a      	bne.n	800a84a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a834:	2300      	movs	r3, #0
 800a836:	60fb      	str	r3, [r7, #12]
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	60fb      	str	r3, [r7, #12]
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	685b      	ldr	r3, [r3, #4]
 800a846:	60fb      	str	r3, [r7, #12]
 800a848:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a84e:	4619      	mov	r1, r3
 800a850:	6878      	ldr	r0, [r7, #4]
 800a852:	f7ff fdc5 	bl	800a3e0 <HAL_UARTEx_RxEventCallback>
 800a856:	e002      	b.n	800a85e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a858:	6878      	ldr	r0, [r7, #4]
 800a85a:	f7f8 fe67 	bl	800352c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a85e:	2300      	movs	r3, #0
 800a860:	e002      	b.n	800a868 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a862:	2300      	movs	r3, #0
 800a864:	e000      	b.n	800a868 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a866:	2302      	movs	r3, #2
  }
}
 800a868:	4618      	mov	r0, r3
 800a86a:	3730      	adds	r7, #48	@ 0x30
 800a86c:	46bd      	mov	sp, r7
 800a86e:	bd80      	pop	{r7, pc}

0800a870 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a870:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a874:	b0c0      	sub	sp, #256	@ 0x100
 800a876:	af00      	add	r7, sp, #0
 800a878:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a87c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	691b      	ldr	r3, [r3, #16]
 800a884:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a88c:	68d9      	ldr	r1, [r3, #12]
 800a88e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a892:	681a      	ldr	r2, [r3, #0]
 800a894:	ea40 0301 	orr.w	r3, r0, r1
 800a898:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a89a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a89e:	689a      	ldr	r2, [r3, #8]
 800a8a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8a4:	691b      	ldr	r3, [r3, #16]
 800a8a6:	431a      	orrs	r2, r3
 800a8a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8ac:	695b      	ldr	r3, [r3, #20]
 800a8ae:	431a      	orrs	r2, r3
 800a8b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8b4:	69db      	ldr	r3, [r3, #28]
 800a8b6:	4313      	orrs	r3, r2
 800a8b8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a8bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	68db      	ldr	r3, [r3, #12]
 800a8c4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a8c8:	f021 010c 	bic.w	r1, r1, #12
 800a8cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8d0:	681a      	ldr	r2, [r3, #0]
 800a8d2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a8d6:	430b      	orrs	r3, r1
 800a8d8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a8da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	695b      	ldr	r3, [r3, #20]
 800a8e2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a8e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8ea:	6999      	ldr	r1, [r3, #24]
 800a8ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8f0:	681a      	ldr	r2, [r3, #0]
 800a8f2:	ea40 0301 	orr.w	r3, r0, r1
 800a8f6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a8f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8fc:	681a      	ldr	r2, [r3, #0]
 800a8fe:	4b8f      	ldr	r3, [pc, #572]	@ (800ab3c <UART_SetConfig+0x2cc>)
 800a900:	429a      	cmp	r2, r3
 800a902:	d005      	beq.n	800a910 <UART_SetConfig+0xa0>
 800a904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a908:	681a      	ldr	r2, [r3, #0]
 800a90a:	4b8d      	ldr	r3, [pc, #564]	@ (800ab40 <UART_SetConfig+0x2d0>)
 800a90c:	429a      	cmp	r2, r3
 800a90e:	d104      	bne.n	800a91a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a910:	f7fd f902 	bl	8007b18 <HAL_RCC_GetPCLK2Freq>
 800a914:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800a918:	e003      	b.n	800a922 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a91a:	f7fd f8e9 	bl	8007af0 <HAL_RCC_GetPCLK1Freq>
 800a91e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a922:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a926:	69db      	ldr	r3, [r3, #28]
 800a928:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a92c:	f040 810c 	bne.w	800ab48 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a930:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a934:	2200      	movs	r2, #0
 800a936:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a93a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a93e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a942:	4622      	mov	r2, r4
 800a944:	462b      	mov	r3, r5
 800a946:	1891      	adds	r1, r2, r2
 800a948:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a94a:	415b      	adcs	r3, r3
 800a94c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a94e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a952:	4621      	mov	r1, r4
 800a954:	eb12 0801 	adds.w	r8, r2, r1
 800a958:	4629      	mov	r1, r5
 800a95a:	eb43 0901 	adc.w	r9, r3, r1
 800a95e:	f04f 0200 	mov.w	r2, #0
 800a962:	f04f 0300 	mov.w	r3, #0
 800a966:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a96a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a96e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a972:	4690      	mov	r8, r2
 800a974:	4699      	mov	r9, r3
 800a976:	4623      	mov	r3, r4
 800a978:	eb18 0303 	adds.w	r3, r8, r3
 800a97c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a980:	462b      	mov	r3, r5
 800a982:	eb49 0303 	adc.w	r3, r9, r3
 800a986:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a98a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a98e:	685b      	ldr	r3, [r3, #4]
 800a990:	2200      	movs	r2, #0
 800a992:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a996:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a99a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a99e:	460b      	mov	r3, r1
 800a9a0:	18db      	adds	r3, r3, r3
 800a9a2:	653b      	str	r3, [r7, #80]	@ 0x50
 800a9a4:	4613      	mov	r3, r2
 800a9a6:	eb42 0303 	adc.w	r3, r2, r3
 800a9aa:	657b      	str	r3, [r7, #84]	@ 0x54
 800a9ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a9b0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a9b4:	f7f6 f982 	bl	8000cbc <__aeabi_uldivmod>
 800a9b8:	4602      	mov	r2, r0
 800a9ba:	460b      	mov	r3, r1
 800a9bc:	4b61      	ldr	r3, [pc, #388]	@ (800ab44 <UART_SetConfig+0x2d4>)
 800a9be:	fba3 2302 	umull	r2, r3, r3, r2
 800a9c2:	095b      	lsrs	r3, r3, #5
 800a9c4:	011c      	lsls	r4, r3, #4
 800a9c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a9ca:	2200      	movs	r2, #0
 800a9cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a9d0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a9d4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a9d8:	4642      	mov	r2, r8
 800a9da:	464b      	mov	r3, r9
 800a9dc:	1891      	adds	r1, r2, r2
 800a9de:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a9e0:	415b      	adcs	r3, r3
 800a9e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a9e4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a9e8:	4641      	mov	r1, r8
 800a9ea:	eb12 0a01 	adds.w	sl, r2, r1
 800a9ee:	4649      	mov	r1, r9
 800a9f0:	eb43 0b01 	adc.w	fp, r3, r1
 800a9f4:	f04f 0200 	mov.w	r2, #0
 800a9f8:	f04f 0300 	mov.w	r3, #0
 800a9fc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800aa00:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800aa04:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800aa08:	4692      	mov	sl, r2
 800aa0a:	469b      	mov	fp, r3
 800aa0c:	4643      	mov	r3, r8
 800aa0e:	eb1a 0303 	adds.w	r3, sl, r3
 800aa12:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800aa16:	464b      	mov	r3, r9
 800aa18:	eb4b 0303 	adc.w	r3, fp, r3
 800aa1c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800aa20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa24:	685b      	ldr	r3, [r3, #4]
 800aa26:	2200      	movs	r2, #0
 800aa28:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800aa2c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800aa30:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800aa34:	460b      	mov	r3, r1
 800aa36:	18db      	adds	r3, r3, r3
 800aa38:	643b      	str	r3, [r7, #64]	@ 0x40
 800aa3a:	4613      	mov	r3, r2
 800aa3c:	eb42 0303 	adc.w	r3, r2, r3
 800aa40:	647b      	str	r3, [r7, #68]	@ 0x44
 800aa42:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800aa46:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800aa4a:	f7f6 f937 	bl	8000cbc <__aeabi_uldivmod>
 800aa4e:	4602      	mov	r2, r0
 800aa50:	460b      	mov	r3, r1
 800aa52:	4611      	mov	r1, r2
 800aa54:	4b3b      	ldr	r3, [pc, #236]	@ (800ab44 <UART_SetConfig+0x2d4>)
 800aa56:	fba3 2301 	umull	r2, r3, r3, r1
 800aa5a:	095b      	lsrs	r3, r3, #5
 800aa5c:	2264      	movs	r2, #100	@ 0x64
 800aa5e:	fb02 f303 	mul.w	r3, r2, r3
 800aa62:	1acb      	subs	r3, r1, r3
 800aa64:	00db      	lsls	r3, r3, #3
 800aa66:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800aa6a:	4b36      	ldr	r3, [pc, #216]	@ (800ab44 <UART_SetConfig+0x2d4>)
 800aa6c:	fba3 2302 	umull	r2, r3, r3, r2
 800aa70:	095b      	lsrs	r3, r3, #5
 800aa72:	005b      	lsls	r3, r3, #1
 800aa74:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800aa78:	441c      	add	r4, r3
 800aa7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800aa7e:	2200      	movs	r2, #0
 800aa80:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800aa84:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800aa88:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800aa8c:	4642      	mov	r2, r8
 800aa8e:	464b      	mov	r3, r9
 800aa90:	1891      	adds	r1, r2, r2
 800aa92:	63b9      	str	r1, [r7, #56]	@ 0x38
 800aa94:	415b      	adcs	r3, r3
 800aa96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aa98:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800aa9c:	4641      	mov	r1, r8
 800aa9e:	1851      	adds	r1, r2, r1
 800aaa0:	6339      	str	r1, [r7, #48]	@ 0x30
 800aaa2:	4649      	mov	r1, r9
 800aaa4:	414b      	adcs	r3, r1
 800aaa6:	637b      	str	r3, [r7, #52]	@ 0x34
 800aaa8:	f04f 0200 	mov.w	r2, #0
 800aaac:	f04f 0300 	mov.w	r3, #0
 800aab0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800aab4:	4659      	mov	r1, fp
 800aab6:	00cb      	lsls	r3, r1, #3
 800aab8:	4651      	mov	r1, sl
 800aaba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800aabe:	4651      	mov	r1, sl
 800aac0:	00ca      	lsls	r2, r1, #3
 800aac2:	4610      	mov	r0, r2
 800aac4:	4619      	mov	r1, r3
 800aac6:	4603      	mov	r3, r0
 800aac8:	4642      	mov	r2, r8
 800aaca:	189b      	adds	r3, r3, r2
 800aacc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800aad0:	464b      	mov	r3, r9
 800aad2:	460a      	mov	r2, r1
 800aad4:	eb42 0303 	adc.w	r3, r2, r3
 800aad8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800aadc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aae0:	685b      	ldr	r3, [r3, #4]
 800aae2:	2200      	movs	r2, #0
 800aae4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800aae8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800aaec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800aaf0:	460b      	mov	r3, r1
 800aaf2:	18db      	adds	r3, r3, r3
 800aaf4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800aaf6:	4613      	mov	r3, r2
 800aaf8:	eb42 0303 	adc.w	r3, r2, r3
 800aafc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800aafe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800ab02:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800ab06:	f7f6 f8d9 	bl	8000cbc <__aeabi_uldivmod>
 800ab0a:	4602      	mov	r2, r0
 800ab0c:	460b      	mov	r3, r1
 800ab0e:	4b0d      	ldr	r3, [pc, #52]	@ (800ab44 <UART_SetConfig+0x2d4>)
 800ab10:	fba3 1302 	umull	r1, r3, r3, r2
 800ab14:	095b      	lsrs	r3, r3, #5
 800ab16:	2164      	movs	r1, #100	@ 0x64
 800ab18:	fb01 f303 	mul.w	r3, r1, r3
 800ab1c:	1ad3      	subs	r3, r2, r3
 800ab1e:	00db      	lsls	r3, r3, #3
 800ab20:	3332      	adds	r3, #50	@ 0x32
 800ab22:	4a08      	ldr	r2, [pc, #32]	@ (800ab44 <UART_SetConfig+0x2d4>)
 800ab24:	fba2 2303 	umull	r2, r3, r2, r3
 800ab28:	095b      	lsrs	r3, r3, #5
 800ab2a:	f003 0207 	and.w	r2, r3, #7
 800ab2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	4422      	add	r2, r4
 800ab36:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800ab38:	e106      	b.n	800ad48 <UART_SetConfig+0x4d8>
 800ab3a:	bf00      	nop
 800ab3c:	40011000 	.word	0x40011000
 800ab40:	40011400 	.word	0x40011400
 800ab44:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ab48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ab52:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800ab56:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800ab5a:	4642      	mov	r2, r8
 800ab5c:	464b      	mov	r3, r9
 800ab5e:	1891      	adds	r1, r2, r2
 800ab60:	6239      	str	r1, [r7, #32]
 800ab62:	415b      	adcs	r3, r3
 800ab64:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab66:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ab6a:	4641      	mov	r1, r8
 800ab6c:	1854      	adds	r4, r2, r1
 800ab6e:	4649      	mov	r1, r9
 800ab70:	eb43 0501 	adc.w	r5, r3, r1
 800ab74:	f04f 0200 	mov.w	r2, #0
 800ab78:	f04f 0300 	mov.w	r3, #0
 800ab7c:	00eb      	lsls	r3, r5, #3
 800ab7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800ab82:	00e2      	lsls	r2, r4, #3
 800ab84:	4614      	mov	r4, r2
 800ab86:	461d      	mov	r5, r3
 800ab88:	4643      	mov	r3, r8
 800ab8a:	18e3      	adds	r3, r4, r3
 800ab8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ab90:	464b      	mov	r3, r9
 800ab92:	eb45 0303 	adc.w	r3, r5, r3
 800ab96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ab9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ab9e:	685b      	ldr	r3, [r3, #4]
 800aba0:	2200      	movs	r2, #0
 800aba2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800aba6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800abaa:	f04f 0200 	mov.w	r2, #0
 800abae:	f04f 0300 	mov.w	r3, #0
 800abb2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800abb6:	4629      	mov	r1, r5
 800abb8:	008b      	lsls	r3, r1, #2
 800abba:	4621      	mov	r1, r4
 800abbc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800abc0:	4621      	mov	r1, r4
 800abc2:	008a      	lsls	r2, r1, #2
 800abc4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800abc8:	f7f6 f878 	bl	8000cbc <__aeabi_uldivmod>
 800abcc:	4602      	mov	r2, r0
 800abce:	460b      	mov	r3, r1
 800abd0:	4b60      	ldr	r3, [pc, #384]	@ (800ad54 <UART_SetConfig+0x4e4>)
 800abd2:	fba3 2302 	umull	r2, r3, r3, r2
 800abd6:	095b      	lsrs	r3, r3, #5
 800abd8:	011c      	lsls	r4, r3, #4
 800abda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800abde:	2200      	movs	r2, #0
 800abe0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800abe4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800abe8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800abec:	4642      	mov	r2, r8
 800abee:	464b      	mov	r3, r9
 800abf0:	1891      	adds	r1, r2, r2
 800abf2:	61b9      	str	r1, [r7, #24]
 800abf4:	415b      	adcs	r3, r3
 800abf6:	61fb      	str	r3, [r7, #28]
 800abf8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800abfc:	4641      	mov	r1, r8
 800abfe:	1851      	adds	r1, r2, r1
 800ac00:	6139      	str	r1, [r7, #16]
 800ac02:	4649      	mov	r1, r9
 800ac04:	414b      	adcs	r3, r1
 800ac06:	617b      	str	r3, [r7, #20]
 800ac08:	f04f 0200 	mov.w	r2, #0
 800ac0c:	f04f 0300 	mov.w	r3, #0
 800ac10:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ac14:	4659      	mov	r1, fp
 800ac16:	00cb      	lsls	r3, r1, #3
 800ac18:	4651      	mov	r1, sl
 800ac1a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ac1e:	4651      	mov	r1, sl
 800ac20:	00ca      	lsls	r2, r1, #3
 800ac22:	4610      	mov	r0, r2
 800ac24:	4619      	mov	r1, r3
 800ac26:	4603      	mov	r3, r0
 800ac28:	4642      	mov	r2, r8
 800ac2a:	189b      	adds	r3, r3, r2
 800ac2c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ac30:	464b      	mov	r3, r9
 800ac32:	460a      	mov	r2, r1
 800ac34:	eb42 0303 	adc.w	r3, r2, r3
 800ac38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ac3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ac40:	685b      	ldr	r3, [r3, #4]
 800ac42:	2200      	movs	r2, #0
 800ac44:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ac46:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800ac48:	f04f 0200 	mov.w	r2, #0
 800ac4c:	f04f 0300 	mov.w	r3, #0
 800ac50:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800ac54:	4649      	mov	r1, r9
 800ac56:	008b      	lsls	r3, r1, #2
 800ac58:	4641      	mov	r1, r8
 800ac5a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ac5e:	4641      	mov	r1, r8
 800ac60:	008a      	lsls	r2, r1, #2
 800ac62:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800ac66:	f7f6 f829 	bl	8000cbc <__aeabi_uldivmod>
 800ac6a:	4602      	mov	r2, r0
 800ac6c:	460b      	mov	r3, r1
 800ac6e:	4611      	mov	r1, r2
 800ac70:	4b38      	ldr	r3, [pc, #224]	@ (800ad54 <UART_SetConfig+0x4e4>)
 800ac72:	fba3 2301 	umull	r2, r3, r3, r1
 800ac76:	095b      	lsrs	r3, r3, #5
 800ac78:	2264      	movs	r2, #100	@ 0x64
 800ac7a:	fb02 f303 	mul.w	r3, r2, r3
 800ac7e:	1acb      	subs	r3, r1, r3
 800ac80:	011b      	lsls	r3, r3, #4
 800ac82:	3332      	adds	r3, #50	@ 0x32
 800ac84:	4a33      	ldr	r2, [pc, #204]	@ (800ad54 <UART_SetConfig+0x4e4>)
 800ac86:	fba2 2303 	umull	r2, r3, r2, r3
 800ac8a:	095b      	lsrs	r3, r3, #5
 800ac8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ac90:	441c      	add	r4, r3
 800ac92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ac96:	2200      	movs	r2, #0
 800ac98:	673b      	str	r3, [r7, #112]	@ 0x70
 800ac9a:	677a      	str	r2, [r7, #116]	@ 0x74
 800ac9c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800aca0:	4642      	mov	r2, r8
 800aca2:	464b      	mov	r3, r9
 800aca4:	1891      	adds	r1, r2, r2
 800aca6:	60b9      	str	r1, [r7, #8]
 800aca8:	415b      	adcs	r3, r3
 800acaa:	60fb      	str	r3, [r7, #12]
 800acac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800acb0:	4641      	mov	r1, r8
 800acb2:	1851      	adds	r1, r2, r1
 800acb4:	6039      	str	r1, [r7, #0]
 800acb6:	4649      	mov	r1, r9
 800acb8:	414b      	adcs	r3, r1
 800acba:	607b      	str	r3, [r7, #4]
 800acbc:	f04f 0200 	mov.w	r2, #0
 800acc0:	f04f 0300 	mov.w	r3, #0
 800acc4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800acc8:	4659      	mov	r1, fp
 800acca:	00cb      	lsls	r3, r1, #3
 800accc:	4651      	mov	r1, sl
 800acce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800acd2:	4651      	mov	r1, sl
 800acd4:	00ca      	lsls	r2, r1, #3
 800acd6:	4610      	mov	r0, r2
 800acd8:	4619      	mov	r1, r3
 800acda:	4603      	mov	r3, r0
 800acdc:	4642      	mov	r2, r8
 800acde:	189b      	adds	r3, r3, r2
 800ace0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ace2:	464b      	mov	r3, r9
 800ace4:	460a      	mov	r2, r1
 800ace6:	eb42 0303 	adc.w	r3, r2, r3
 800acea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800acec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800acf0:	685b      	ldr	r3, [r3, #4]
 800acf2:	2200      	movs	r2, #0
 800acf4:	663b      	str	r3, [r7, #96]	@ 0x60
 800acf6:	667a      	str	r2, [r7, #100]	@ 0x64
 800acf8:	f04f 0200 	mov.w	r2, #0
 800acfc:	f04f 0300 	mov.w	r3, #0
 800ad00:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800ad04:	4649      	mov	r1, r9
 800ad06:	008b      	lsls	r3, r1, #2
 800ad08:	4641      	mov	r1, r8
 800ad0a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ad0e:	4641      	mov	r1, r8
 800ad10:	008a      	lsls	r2, r1, #2
 800ad12:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800ad16:	f7f5 ffd1 	bl	8000cbc <__aeabi_uldivmod>
 800ad1a:	4602      	mov	r2, r0
 800ad1c:	460b      	mov	r3, r1
 800ad1e:	4b0d      	ldr	r3, [pc, #52]	@ (800ad54 <UART_SetConfig+0x4e4>)
 800ad20:	fba3 1302 	umull	r1, r3, r3, r2
 800ad24:	095b      	lsrs	r3, r3, #5
 800ad26:	2164      	movs	r1, #100	@ 0x64
 800ad28:	fb01 f303 	mul.w	r3, r1, r3
 800ad2c:	1ad3      	subs	r3, r2, r3
 800ad2e:	011b      	lsls	r3, r3, #4
 800ad30:	3332      	adds	r3, #50	@ 0x32
 800ad32:	4a08      	ldr	r2, [pc, #32]	@ (800ad54 <UART_SetConfig+0x4e4>)
 800ad34:	fba2 2303 	umull	r2, r3, r2, r3
 800ad38:	095b      	lsrs	r3, r3, #5
 800ad3a:	f003 020f 	and.w	r2, r3, #15
 800ad3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	4422      	add	r2, r4
 800ad46:	609a      	str	r2, [r3, #8]
}
 800ad48:	bf00      	nop
 800ad4a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800ad4e:	46bd      	mov	sp, r7
 800ad50:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ad54:	51eb851f 	.word	0x51eb851f

0800ad58 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ad58:	b084      	sub	sp, #16
 800ad5a:	b580      	push	{r7, lr}
 800ad5c:	b084      	sub	sp, #16
 800ad5e:	af00      	add	r7, sp, #0
 800ad60:	6078      	str	r0, [r7, #4]
 800ad62:	f107 001c 	add.w	r0, r7, #28
 800ad66:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ad6a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800ad6e:	2b01      	cmp	r3, #1
 800ad70:	d123      	bne.n	800adba <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad76:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	68db      	ldr	r3, [r3, #12]
 800ad82:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800ad86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ad8a:	687a      	ldr	r2, [r7, #4]
 800ad8c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	68db      	ldr	r3, [r3, #12]
 800ad92:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800ad9a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ad9e:	2b01      	cmp	r3, #1
 800ada0:	d105      	bne.n	800adae <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	68db      	ldr	r3, [r3, #12]
 800ada6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800adae:	6878      	ldr	r0, [r7, #4]
 800adb0:	f001 fae2 	bl	800c378 <USB_CoreReset>
 800adb4:	4603      	mov	r3, r0
 800adb6:	73fb      	strb	r3, [r7, #15]
 800adb8:	e01b      	b.n	800adf2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	68db      	ldr	r3, [r3, #12]
 800adbe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800adc6:	6878      	ldr	r0, [r7, #4]
 800adc8:	f001 fad6 	bl	800c378 <USB_CoreReset>
 800adcc:	4603      	mov	r3, r0
 800adce:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800add0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800add4:	2b00      	cmp	r3, #0
 800add6:	d106      	bne.n	800ade6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800addc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	639a      	str	r2, [r3, #56]	@ 0x38
 800ade4:	e005      	b.n	800adf2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adea:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800adf2:	7fbb      	ldrb	r3, [r7, #30]
 800adf4:	2b01      	cmp	r3, #1
 800adf6:	d10b      	bne.n	800ae10 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	689b      	ldr	r3, [r3, #8]
 800adfc:	f043 0206 	orr.w	r2, r3, #6
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	689b      	ldr	r3, [r3, #8]
 800ae08:	f043 0220 	orr.w	r2, r3, #32
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800ae10:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae12:	4618      	mov	r0, r3
 800ae14:	3710      	adds	r7, #16
 800ae16:	46bd      	mov	sp, r7
 800ae18:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ae1c:	b004      	add	sp, #16
 800ae1e:	4770      	bx	lr

0800ae20 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800ae20:	b480      	push	{r7}
 800ae22:	b087      	sub	sp, #28
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	60f8      	str	r0, [r7, #12]
 800ae28:	60b9      	str	r1, [r7, #8]
 800ae2a:	4613      	mov	r3, r2
 800ae2c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800ae2e:	79fb      	ldrb	r3, [r7, #7]
 800ae30:	2b02      	cmp	r3, #2
 800ae32:	d165      	bne.n	800af00 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800ae34:	68bb      	ldr	r3, [r7, #8]
 800ae36:	4a41      	ldr	r2, [pc, #260]	@ (800af3c <USB_SetTurnaroundTime+0x11c>)
 800ae38:	4293      	cmp	r3, r2
 800ae3a:	d906      	bls.n	800ae4a <USB_SetTurnaroundTime+0x2a>
 800ae3c:	68bb      	ldr	r3, [r7, #8]
 800ae3e:	4a40      	ldr	r2, [pc, #256]	@ (800af40 <USB_SetTurnaroundTime+0x120>)
 800ae40:	4293      	cmp	r3, r2
 800ae42:	d202      	bcs.n	800ae4a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800ae44:	230f      	movs	r3, #15
 800ae46:	617b      	str	r3, [r7, #20]
 800ae48:	e062      	b.n	800af10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800ae4a:	68bb      	ldr	r3, [r7, #8]
 800ae4c:	4a3c      	ldr	r2, [pc, #240]	@ (800af40 <USB_SetTurnaroundTime+0x120>)
 800ae4e:	4293      	cmp	r3, r2
 800ae50:	d306      	bcc.n	800ae60 <USB_SetTurnaroundTime+0x40>
 800ae52:	68bb      	ldr	r3, [r7, #8]
 800ae54:	4a3b      	ldr	r2, [pc, #236]	@ (800af44 <USB_SetTurnaroundTime+0x124>)
 800ae56:	4293      	cmp	r3, r2
 800ae58:	d202      	bcs.n	800ae60 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800ae5a:	230e      	movs	r3, #14
 800ae5c:	617b      	str	r3, [r7, #20]
 800ae5e:	e057      	b.n	800af10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800ae60:	68bb      	ldr	r3, [r7, #8]
 800ae62:	4a38      	ldr	r2, [pc, #224]	@ (800af44 <USB_SetTurnaroundTime+0x124>)
 800ae64:	4293      	cmp	r3, r2
 800ae66:	d306      	bcc.n	800ae76 <USB_SetTurnaroundTime+0x56>
 800ae68:	68bb      	ldr	r3, [r7, #8]
 800ae6a:	4a37      	ldr	r2, [pc, #220]	@ (800af48 <USB_SetTurnaroundTime+0x128>)
 800ae6c:	4293      	cmp	r3, r2
 800ae6e:	d202      	bcs.n	800ae76 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800ae70:	230d      	movs	r3, #13
 800ae72:	617b      	str	r3, [r7, #20]
 800ae74:	e04c      	b.n	800af10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800ae76:	68bb      	ldr	r3, [r7, #8]
 800ae78:	4a33      	ldr	r2, [pc, #204]	@ (800af48 <USB_SetTurnaroundTime+0x128>)
 800ae7a:	4293      	cmp	r3, r2
 800ae7c:	d306      	bcc.n	800ae8c <USB_SetTurnaroundTime+0x6c>
 800ae7e:	68bb      	ldr	r3, [r7, #8]
 800ae80:	4a32      	ldr	r2, [pc, #200]	@ (800af4c <USB_SetTurnaroundTime+0x12c>)
 800ae82:	4293      	cmp	r3, r2
 800ae84:	d802      	bhi.n	800ae8c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800ae86:	230c      	movs	r3, #12
 800ae88:	617b      	str	r3, [r7, #20]
 800ae8a:	e041      	b.n	800af10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800ae8c:	68bb      	ldr	r3, [r7, #8]
 800ae8e:	4a2f      	ldr	r2, [pc, #188]	@ (800af4c <USB_SetTurnaroundTime+0x12c>)
 800ae90:	4293      	cmp	r3, r2
 800ae92:	d906      	bls.n	800aea2 <USB_SetTurnaroundTime+0x82>
 800ae94:	68bb      	ldr	r3, [r7, #8]
 800ae96:	4a2e      	ldr	r2, [pc, #184]	@ (800af50 <USB_SetTurnaroundTime+0x130>)
 800ae98:	4293      	cmp	r3, r2
 800ae9a:	d802      	bhi.n	800aea2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800ae9c:	230b      	movs	r3, #11
 800ae9e:	617b      	str	r3, [r7, #20]
 800aea0:	e036      	b.n	800af10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800aea2:	68bb      	ldr	r3, [r7, #8]
 800aea4:	4a2a      	ldr	r2, [pc, #168]	@ (800af50 <USB_SetTurnaroundTime+0x130>)
 800aea6:	4293      	cmp	r3, r2
 800aea8:	d906      	bls.n	800aeb8 <USB_SetTurnaroundTime+0x98>
 800aeaa:	68bb      	ldr	r3, [r7, #8]
 800aeac:	4a29      	ldr	r2, [pc, #164]	@ (800af54 <USB_SetTurnaroundTime+0x134>)
 800aeae:	4293      	cmp	r3, r2
 800aeb0:	d802      	bhi.n	800aeb8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800aeb2:	230a      	movs	r3, #10
 800aeb4:	617b      	str	r3, [r7, #20]
 800aeb6:	e02b      	b.n	800af10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800aeb8:	68bb      	ldr	r3, [r7, #8]
 800aeba:	4a26      	ldr	r2, [pc, #152]	@ (800af54 <USB_SetTurnaroundTime+0x134>)
 800aebc:	4293      	cmp	r3, r2
 800aebe:	d906      	bls.n	800aece <USB_SetTurnaroundTime+0xae>
 800aec0:	68bb      	ldr	r3, [r7, #8]
 800aec2:	4a25      	ldr	r2, [pc, #148]	@ (800af58 <USB_SetTurnaroundTime+0x138>)
 800aec4:	4293      	cmp	r3, r2
 800aec6:	d202      	bcs.n	800aece <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800aec8:	2309      	movs	r3, #9
 800aeca:	617b      	str	r3, [r7, #20]
 800aecc:	e020      	b.n	800af10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800aece:	68bb      	ldr	r3, [r7, #8]
 800aed0:	4a21      	ldr	r2, [pc, #132]	@ (800af58 <USB_SetTurnaroundTime+0x138>)
 800aed2:	4293      	cmp	r3, r2
 800aed4:	d306      	bcc.n	800aee4 <USB_SetTurnaroundTime+0xc4>
 800aed6:	68bb      	ldr	r3, [r7, #8]
 800aed8:	4a20      	ldr	r2, [pc, #128]	@ (800af5c <USB_SetTurnaroundTime+0x13c>)
 800aeda:	4293      	cmp	r3, r2
 800aedc:	d802      	bhi.n	800aee4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800aede:	2308      	movs	r3, #8
 800aee0:	617b      	str	r3, [r7, #20]
 800aee2:	e015      	b.n	800af10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800aee4:	68bb      	ldr	r3, [r7, #8]
 800aee6:	4a1d      	ldr	r2, [pc, #116]	@ (800af5c <USB_SetTurnaroundTime+0x13c>)
 800aee8:	4293      	cmp	r3, r2
 800aeea:	d906      	bls.n	800aefa <USB_SetTurnaroundTime+0xda>
 800aeec:	68bb      	ldr	r3, [r7, #8]
 800aeee:	4a1c      	ldr	r2, [pc, #112]	@ (800af60 <USB_SetTurnaroundTime+0x140>)
 800aef0:	4293      	cmp	r3, r2
 800aef2:	d202      	bcs.n	800aefa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800aef4:	2307      	movs	r3, #7
 800aef6:	617b      	str	r3, [r7, #20]
 800aef8:	e00a      	b.n	800af10 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800aefa:	2306      	movs	r3, #6
 800aefc:	617b      	str	r3, [r7, #20]
 800aefe:	e007      	b.n	800af10 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800af00:	79fb      	ldrb	r3, [r7, #7]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d102      	bne.n	800af0c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800af06:	2309      	movs	r3, #9
 800af08:	617b      	str	r3, [r7, #20]
 800af0a:	e001      	b.n	800af10 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800af0c:	2309      	movs	r3, #9
 800af0e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	68db      	ldr	r3, [r3, #12]
 800af14:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	68da      	ldr	r2, [r3, #12]
 800af20:	697b      	ldr	r3, [r7, #20]
 800af22:	029b      	lsls	r3, r3, #10
 800af24:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800af28:	431a      	orrs	r2, r3
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800af2e:	2300      	movs	r3, #0
}
 800af30:	4618      	mov	r0, r3
 800af32:	371c      	adds	r7, #28
 800af34:	46bd      	mov	sp, r7
 800af36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af3a:	4770      	bx	lr
 800af3c:	00d8acbf 	.word	0x00d8acbf
 800af40:	00e4e1c0 	.word	0x00e4e1c0
 800af44:	00f42400 	.word	0x00f42400
 800af48:	01067380 	.word	0x01067380
 800af4c:	011a499f 	.word	0x011a499f
 800af50:	01312cff 	.word	0x01312cff
 800af54:	014ca43f 	.word	0x014ca43f
 800af58:	016e3600 	.word	0x016e3600
 800af5c:	01a6ab1f 	.word	0x01a6ab1f
 800af60:	01e84800 	.word	0x01e84800

0800af64 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800af64:	b480      	push	{r7}
 800af66:	b083      	sub	sp, #12
 800af68:	af00      	add	r7, sp, #0
 800af6a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	689b      	ldr	r3, [r3, #8]
 800af70:	f043 0201 	orr.w	r2, r3, #1
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800af78:	2300      	movs	r3, #0
}
 800af7a:	4618      	mov	r0, r3
 800af7c:	370c      	adds	r7, #12
 800af7e:	46bd      	mov	sp, r7
 800af80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af84:	4770      	bx	lr

0800af86 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800af86:	b480      	push	{r7}
 800af88:	b083      	sub	sp, #12
 800af8a:	af00      	add	r7, sp, #0
 800af8c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	689b      	ldr	r3, [r3, #8]
 800af92:	f023 0201 	bic.w	r2, r3, #1
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800af9a:	2300      	movs	r3, #0
}
 800af9c:	4618      	mov	r0, r3
 800af9e:	370c      	adds	r7, #12
 800afa0:	46bd      	mov	sp, r7
 800afa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa6:	4770      	bx	lr

0800afa8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800afa8:	b580      	push	{r7, lr}
 800afaa:	b084      	sub	sp, #16
 800afac:	af00      	add	r7, sp, #0
 800afae:	6078      	str	r0, [r7, #4]
 800afb0:	460b      	mov	r3, r1
 800afb2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800afb4:	2300      	movs	r3, #0
 800afb6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	68db      	ldr	r3, [r3, #12]
 800afbc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800afc4:	78fb      	ldrb	r3, [r7, #3]
 800afc6:	2b01      	cmp	r3, #1
 800afc8:	d115      	bne.n	800aff6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	68db      	ldr	r3, [r3, #12]
 800afce:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800afd6:	200a      	movs	r0, #10
 800afd8:	f7f9 f93a 	bl	8004250 <HAL_Delay>
      ms += 10U;
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	330a      	adds	r3, #10
 800afe0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800afe2:	6878      	ldr	r0, [r7, #4]
 800afe4:	f001 f939 	bl	800c25a <USB_GetMode>
 800afe8:	4603      	mov	r3, r0
 800afea:	2b01      	cmp	r3, #1
 800afec:	d01e      	beq.n	800b02c <USB_SetCurrentMode+0x84>
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	2bc7      	cmp	r3, #199	@ 0xc7
 800aff2:	d9f0      	bls.n	800afd6 <USB_SetCurrentMode+0x2e>
 800aff4:	e01a      	b.n	800b02c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800aff6:	78fb      	ldrb	r3, [r7, #3]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d115      	bne.n	800b028 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	68db      	ldr	r3, [r3, #12]
 800b000:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b008:	200a      	movs	r0, #10
 800b00a:	f7f9 f921 	bl	8004250 <HAL_Delay>
      ms += 10U;
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	330a      	adds	r3, #10
 800b012:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b014:	6878      	ldr	r0, [r7, #4]
 800b016:	f001 f920 	bl	800c25a <USB_GetMode>
 800b01a:	4603      	mov	r3, r0
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d005      	beq.n	800b02c <USB_SetCurrentMode+0x84>
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	2bc7      	cmp	r3, #199	@ 0xc7
 800b024:	d9f0      	bls.n	800b008 <USB_SetCurrentMode+0x60>
 800b026:	e001      	b.n	800b02c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800b028:	2301      	movs	r3, #1
 800b02a:	e005      	b.n	800b038 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	2bc8      	cmp	r3, #200	@ 0xc8
 800b030:	d101      	bne.n	800b036 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800b032:	2301      	movs	r3, #1
 800b034:	e000      	b.n	800b038 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800b036:	2300      	movs	r3, #0
}
 800b038:	4618      	mov	r0, r3
 800b03a:	3710      	adds	r7, #16
 800b03c:	46bd      	mov	sp, r7
 800b03e:	bd80      	pop	{r7, pc}

0800b040 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b040:	b084      	sub	sp, #16
 800b042:	b580      	push	{r7, lr}
 800b044:	b086      	sub	sp, #24
 800b046:	af00      	add	r7, sp, #0
 800b048:	6078      	str	r0, [r7, #4]
 800b04a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800b04e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b052:	2300      	movs	r3, #0
 800b054:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b05a:	2300      	movs	r3, #0
 800b05c:	613b      	str	r3, [r7, #16]
 800b05e:	e009      	b.n	800b074 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b060:	687a      	ldr	r2, [r7, #4]
 800b062:	693b      	ldr	r3, [r7, #16]
 800b064:	3340      	adds	r3, #64	@ 0x40
 800b066:	009b      	lsls	r3, r3, #2
 800b068:	4413      	add	r3, r2
 800b06a:	2200      	movs	r2, #0
 800b06c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b06e:	693b      	ldr	r3, [r7, #16]
 800b070:	3301      	adds	r3, #1
 800b072:	613b      	str	r3, [r7, #16]
 800b074:	693b      	ldr	r3, [r7, #16]
 800b076:	2b0e      	cmp	r3, #14
 800b078:	d9f2      	bls.n	800b060 <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b07a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d11c      	bne.n	800b0bc <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b088:	685b      	ldr	r3, [r3, #4]
 800b08a:	68fa      	ldr	r2, [r7, #12]
 800b08c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b090:	f043 0302 	orr.w	r3, r3, #2
 800b094:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b09a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	601a      	str	r2, [r3, #0]
 800b0ba:	e005      	b.n	800b0c8 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0c0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b0ce:	461a      	mov	r2, r3
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b0d4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800b0d8:	2b01      	cmp	r3, #1
 800b0da:	d10d      	bne.n	800b0f8 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800b0dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d104      	bne.n	800b0ee <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800b0e4:	2100      	movs	r1, #0
 800b0e6:	6878      	ldr	r0, [r7, #4]
 800b0e8:	f000 f968 	bl	800b3bc <USB_SetDevSpeed>
 800b0ec:	e008      	b.n	800b100 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800b0ee:	2101      	movs	r1, #1
 800b0f0:	6878      	ldr	r0, [r7, #4]
 800b0f2:	f000 f963 	bl	800b3bc <USB_SetDevSpeed>
 800b0f6:	e003      	b.n	800b100 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b0f8:	2103      	movs	r1, #3
 800b0fa:	6878      	ldr	r0, [r7, #4]
 800b0fc:	f000 f95e 	bl	800b3bc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b100:	2110      	movs	r1, #16
 800b102:	6878      	ldr	r0, [r7, #4]
 800b104:	f000 f8fa 	bl	800b2fc <USB_FlushTxFifo>
 800b108:	4603      	mov	r3, r0
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d001      	beq.n	800b112 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800b10e:	2301      	movs	r3, #1
 800b110:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b112:	6878      	ldr	r0, [r7, #4]
 800b114:	f000 f924 	bl	800b360 <USB_FlushRxFifo>
 800b118:	4603      	mov	r3, r0
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d001      	beq.n	800b122 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800b11e:	2301      	movs	r3, #1
 800b120:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b128:	461a      	mov	r2, r3
 800b12a:	2300      	movs	r3, #0
 800b12c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b134:	461a      	mov	r2, r3
 800b136:	2300      	movs	r3, #0
 800b138:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b140:	461a      	mov	r2, r3
 800b142:	2300      	movs	r3, #0
 800b144:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b146:	2300      	movs	r3, #0
 800b148:	613b      	str	r3, [r7, #16]
 800b14a:	e043      	b.n	800b1d4 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b14c:	693b      	ldr	r3, [r7, #16]
 800b14e:	015a      	lsls	r2, r3, #5
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	4413      	add	r3, r2
 800b154:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b15e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b162:	d118      	bne.n	800b196 <USB_DevInit+0x156>
    {
      if (i == 0U)
 800b164:	693b      	ldr	r3, [r7, #16]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d10a      	bne.n	800b180 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b16a:	693b      	ldr	r3, [r7, #16]
 800b16c:	015a      	lsls	r2, r3, #5
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	4413      	add	r3, r2
 800b172:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b176:	461a      	mov	r2, r3
 800b178:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b17c:	6013      	str	r3, [r2, #0]
 800b17e:	e013      	b.n	800b1a8 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b180:	693b      	ldr	r3, [r7, #16]
 800b182:	015a      	lsls	r2, r3, #5
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	4413      	add	r3, r2
 800b188:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b18c:	461a      	mov	r2, r3
 800b18e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b192:	6013      	str	r3, [r2, #0]
 800b194:	e008      	b.n	800b1a8 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800b196:	693b      	ldr	r3, [r7, #16]
 800b198:	015a      	lsls	r2, r3, #5
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	4413      	add	r3, r2
 800b19e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b1a2:	461a      	mov	r2, r3
 800b1a4:	2300      	movs	r3, #0
 800b1a6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b1a8:	693b      	ldr	r3, [r7, #16]
 800b1aa:	015a      	lsls	r2, r3, #5
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	4413      	add	r3, r2
 800b1b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b1b4:	461a      	mov	r2, r3
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b1ba:	693b      	ldr	r3, [r7, #16]
 800b1bc:	015a      	lsls	r2, r3, #5
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	4413      	add	r3, r2
 800b1c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b1c6:	461a      	mov	r2, r3
 800b1c8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b1cc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b1ce:	693b      	ldr	r3, [r7, #16]
 800b1d0:	3301      	adds	r3, #1
 800b1d2:	613b      	str	r3, [r7, #16]
 800b1d4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b1d8:	461a      	mov	r2, r3
 800b1da:	693b      	ldr	r3, [r7, #16]
 800b1dc:	4293      	cmp	r3, r2
 800b1de:	d3b5      	bcc.n	800b14c <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	613b      	str	r3, [r7, #16]
 800b1e4:	e043      	b.n	800b26e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b1e6:	693b      	ldr	r3, [r7, #16]
 800b1e8:	015a      	lsls	r2, r3, #5
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	4413      	add	r3, r2
 800b1ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b1f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b1fc:	d118      	bne.n	800b230 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800b1fe:	693b      	ldr	r3, [r7, #16]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d10a      	bne.n	800b21a <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b204:	693b      	ldr	r3, [r7, #16]
 800b206:	015a      	lsls	r2, r3, #5
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	4413      	add	r3, r2
 800b20c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b210:	461a      	mov	r2, r3
 800b212:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b216:	6013      	str	r3, [r2, #0]
 800b218:	e013      	b.n	800b242 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b21a:	693b      	ldr	r3, [r7, #16]
 800b21c:	015a      	lsls	r2, r3, #5
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	4413      	add	r3, r2
 800b222:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b226:	461a      	mov	r2, r3
 800b228:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b22c:	6013      	str	r3, [r2, #0]
 800b22e:	e008      	b.n	800b242 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b230:	693b      	ldr	r3, [r7, #16]
 800b232:	015a      	lsls	r2, r3, #5
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	4413      	add	r3, r2
 800b238:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b23c:	461a      	mov	r2, r3
 800b23e:	2300      	movs	r3, #0
 800b240:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800b242:	693b      	ldr	r3, [r7, #16]
 800b244:	015a      	lsls	r2, r3, #5
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	4413      	add	r3, r2
 800b24a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b24e:	461a      	mov	r2, r3
 800b250:	2300      	movs	r3, #0
 800b252:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b254:	693b      	ldr	r3, [r7, #16]
 800b256:	015a      	lsls	r2, r3, #5
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	4413      	add	r3, r2
 800b25c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b260:	461a      	mov	r2, r3
 800b262:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b266:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b268:	693b      	ldr	r3, [r7, #16]
 800b26a:	3301      	adds	r3, #1
 800b26c:	613b      	str	r3, [r7, #16]
 800b26e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b272:	461a      	mov	r2, r3
 800b274:	693b      	ldr	r3, [r7, #16]
 800b276:	4293      	cmp	r3, r2
 800b278:	d3b5      	bcc.n	800b1e6 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b280:	691b      	ldr	r3, [r3, #16]
 800b282:	68fa      	ldr	r2, [r7, #12]
 800b284:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b288:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b28c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	2200      	movs	r2, #0
 800b292:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800b29a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b29c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d105      	bne.n	800b2b0 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	699b      	ldr	r3, [r3, #24]
 800b2a8:	f043 0210 	orr.w	r2, r3, #16
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	699a      	ldr	r2, [r3, #24]
 800b2b4:	4b10      	ldr	r3, [pc, #64]	@ (800b2f8 <USB_DevInit+0x2b8>)
 800b2b6:	4313      	orrs	r3, r2
 800b2b8:	687a      	ldr	r2, [r7, #4]
 800b2ba:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800b2bc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d005      	beq.n	800b2d0 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	699b      	ldr	r3, [r3, #24]
 800b2c8:	f043 0208 	orr.w	r2, r3, #8
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800b2d0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b2d4:	2b01      	cmp	r3, #1
 800b2d6:	d107      	bne.n	800b2e8 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	699b      	ldr	r3, [r3, #24]
 800b2dc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b2e0:	f043 0304 	orr.w	r3, r3, #4
 800b2e4:	687a      	ldr	r2, [r7, #4]
 800b2e6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800b2e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b2ea:	4618      	mov	r0, r3
 800b2ec:	3718      	adds	r7, #24
 800b2ee:	46bd      	mov	sp, r7
 800b2f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b2f4:	b004      	add	sp, #16
 800b2f6:	4770      	bx	lr
 800b2f8:	803c3800 	.word	0x803c3800

0800b2fc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b2fc:	b480      	push	{r7}
 800b2fe:	b085      	sub	sp, #20
 800b300:	af00      	add	r7, sp, #0
 800b302:	6078      	str	r0, [r7, #4]
 800b304:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b306:	2300      	movs	r3, #0
 800b308:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	3301      	adds	r3, #1
 800b30e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b316:	d901      	bls.n	800b31c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800b318:	2303      	movs	r3, #3
 800b31a:	e01b      	b.n	800b354 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	691b      	ldr	r3, [r3, #16]
 800b320:	2b00      	cmp	r3, #0
 800b322:	daf2      	bge.n	800b30a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800b324:	2300      	movs	r3, #0
 800b326:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b328:	683b      	ldr	r3, [r7, #0]
 800b32a:	019b      	lsls	r3, r3, #6
 800b32c:	f043 0220 	orr.w	r2, r3, #32
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	3301      	adds	r3, #1
 800b338:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b340:	d901      	bls.n	800b346 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800b342:	2303      	movs	r3, #3
 800b344:	e006      	b.n	800b354 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	691b      	ldr	r3, [r3, #16]
 800b34a:	f003 0320 	and.w	r3, r3, #32
 800b34e:	2b20      	cmp	r3, #32
 800b350:	d0f0      	beq.n	800b334 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800b352:	2300      	movs	r3, #0
}
 800b354:	4618      	mov	r0, r3
 800b356:	3714      	adds	r7, #20
 800b358:	46bd      	mov	sp, r7
 800b35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35e:	4770      	bx	lr

0800b360 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b360:	b480      	push	{r7}
 800b362:	b085      	sub	sp, #20
 800b364:	af00      	add	r7, sp, #0
 800b366:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b368:	2300      	movs	r3, #0
 800b36a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	3301      	adds	r3, #1
 800b370:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b378:	d901      	bls.n	800b37e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800b37a:	2303      	movs	r3, #3
 800b37c:	e018      	b.n	800b3b0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	691b      	ldr	r3, [r3, #16]
 800b382:	2b00      	cmp	r3, #0
 800b384:	daf2      	bge.n	800b36c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800b386:	2300      	movs	r3, #0
 800b388:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	2210      	movs	r2, #16
 800b38e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	3301      	adds	r3, #1
 800b394:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b39c:	d901      	bls.n	800b3a2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800b39e:	2303      	movs	r3, #3
 800b3a0:	e006      	b.n	800b3b0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	691b      	ldr	r3, [r3, #16]
 800b3a6:	f003 0310 	and.w	r3, r3, #16
 800b3aa:	2b10      	cmp	r3, #16
 800b3ac:	d0f0      	beq.n	800b390 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800b3ae:	2300      	movs	r3, #0
}
 800b3b0:	4618      	mov	r0, r3
 800b3b2:	3714      	adds	r7, #20
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ba:	4770      	bx	lr

0800b3bc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b3bc:	b480      	push	{r7}
 800b3be:	b085      	sub	sp, #20
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
 800b3c4:	460b      	mov	r3, r1
 800b3c6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b3d2:	681a      	ldr	r2, [r3, #0]
 800b3d4:	78fb      	ldrb	r3, [r7, #3]
 800b3d6:	68f9      	ldr	r1, [r7, #12]
 800b3d8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b3dc:	4313      	orrs	r3, r2
 800b3de:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b3e0:	2300      	movs	r3, #0
}
 800b3e2:	4618      	mov	r0, r3
 800b3e4:	3714      	adds	r7, #20
 800b3e6:	46bd      	mov	sp, r7
 800b3e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ec:	4770      	bx	lr

0800b3ee <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800b3ee:	b480      	push	{r7}
 800b3f0:	b087      	sub	sp, #28
 800b3f2:	af00      	add	r7, sp, #0
 800b3f4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800b3fa:	693b      	ldr	r3, [r7, #16]
 800b3fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b400:	689b      	ldr	r3, [r3, #8]
 800b402:	f003 0306 	and.w	r3, r3, #6
 800b406:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d102      	bne.n	800b414 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800b40e:	2300      	movs	r3, #0
 800b410:	75fb      	strb	r3, [r7, #23]
 800b412:	e00a      	b.n	800b42a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	2b02      	cmp	r3, #2
 800b418:	d002      	beq.n	800b420 <USB_GetDevSpeed+0x32>
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	2b06      	cmp	r3, #6
 800b41e:	d102      	bne.n	800b426 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800b420:	2302      	movs	r3, #2
 800b422:	75fb      	strb	r3, [r7, #23]
 800b424:	e001      	b.n	800b42a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800b426:	230f      	movs	r3, #15
 800b428:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800b42a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b42c:	4618      	mov	r0, r3
 800b42e:	371c      	adds	r7, #28
 800b430:	46bd      	mov	sp, r7
 800b432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b436:	4770      	bx	lr

0800b438 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b438:	b480      	push	{r7}
 800b43a:	b085      	sub	sp, #20
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
 800b440:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b446:	683b      	ldr	r3, [r7, #0]
 800b448:	781b      	ldrb	r3, [r3, #0]
 800b44a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b44c:	683b      	ldr	r3, [r7, #0]
 800b44e:	785b      	ldrb	r3, [r3, #1]
 800b450:	2b01      	cmp	r3, #1
 800b452:	d13a      	bne.n	800b4ca <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b45a:	69da      	ldr	r2, [r3, #28]
 800b45c:	683b      	ldr	r3, [r7, #0]
 800b45e:	781b      	ldrb	r3, [r3, #0]
 800b460:	f003 030f 	and.w	r3, r3, #15
 800b464:	2101      	movs	r1, #1
 800b466:	fa01 f303 	lsl.w	r3, r1, r3
 800b46a:	b29b      	uxth	r3, r3
 800b46c:	68f9      	ldr	r1, [r7, #12]
 800b46e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b472:	4313      	orrs	r3, r2
 800b474:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800b476:	68bb      	ldr	r3, [r7, #8]
 800b478:	015a      	lsls	r2, r3, #5
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	4413      	add	r3, r2
 800b47e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d155      	bne.n	800b538 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b48c:	68bb      	ldr	r3, [r7, #8]
 800b48e:	015a      	lsls	r2, r3, #5
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	4413      	add	r3, r2
 800b494:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b498:	681a      	ldr	r2, [r3, #0]
 800b49a:	683b      	ldr	r3, [r7, #0]
 800b49c:	689b      	ldr	r3, [r3, #8]
 800b49e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b4a2:	683b      	ldr	r3, [r7, #0]
 800b4a4:	791b      	ldrb	r3, [r3, #4]
 800b4a6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b4a8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	059b      	lsls	r3, r3, #22
 800b4ae:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b4b0:	4313      	orrs	r3, r2
 800b4b2:	68ba      	ldr	r2, [r7, #8]
 800b4b4:	0151      	lsls	r1, r2, #5
 800b4b6:	68fa      	ldr	r2, [r7, #12]
 800b4b8:	440a      	add	r2, r1
 800b4ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b4be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b4c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b4c6:	6013      	str	r3, [r2, #0]
 800b4c8:	e036      	b.n	800b538 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b4d0:	69da      	ldr	r2, [r3, #28]
 800b4d2:	683b      	ldr	r3, [r7, #0]
 800b4d4:	781b      	ldrb	r3, [r3, #0]
 800b4d6:	f003 030f 	and.w	r3, r3, #15
 800b4da:	2101      	movs	r1, #1
 800b4dc:	fa01 f303 	lsl.w	r3, r1, r3
 800b4e0:	041b      	lsls	r3, r3, #16
 800b4e2:	68f9      	ldr	r1, [r7, #12]
 800b4e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b4e8:	4313      	orrs	r3, r2
 800b4ea:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b4ec:	68bb      	ldr	r3, [r7, #8]
 800b4ee:	015a      	lsls	r2, r3, #5
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	4413      	add	r3, r2
 800b4f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d11a      	bne.n	800b538 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b502:	68bb      	ldr	r3, [r7, #8]
 800b504:	015a      	lsls	r2, r3, #5
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	4413      	add	r3, r2
 800b50a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b50e:	681a      	ldr	r2, [r3, #0]
 800b510:	683b      	ldr	r3, [r7, #0]
 800b512:	689b      	ldr	r3, [r3, #8]
 800b514:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	791b      	ldrb	r3, [r3, #4]
 800b51c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b51e:	430b      	orrs	r3, r1
 800b520:	4313      	orrs	r3, r2
 800b522:	68ba      	ldr	r2, [r7, #8]
 800b524:	0151      	lsls	r1, r2, #5
 800b526:	68fa      	ldr	r2, [r7, #12]
 800b528:	440a      	add	r2, r1
 800b52a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b52e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b532:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b536:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800b538:	2300      	movs	r3, #0
}
 800b53a:	4618      	mov	r0, r3
 800b53c:	3714      	adds	r7, #20
 800b53e:	46bd      	mov	sp, r7
 800b540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b544:	4770      	bx	lr
	...

0800b548 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b548:	b480      	push	{r7}
 800b54a:	b085      	sub	sp, #20
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
 800b550:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b556:	683b      	ldr	r3, [r7, #0]
 800b558:	781b      	ldrb	r3, [r3, #0]
 800b55a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	785b      	ldrb	r3, [r3, #1]
 800b560:	2b01      	cmp	r3, #1
 800b562:	d161      	bne.n	800b628 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b564:	68bb      	ldr	r3, [r7, #8]
 800b566:	015a      	lsls	r2, r3, #5
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	4413      	add	r3, r2
 800b56c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b576:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b57a:	d11f      	bne.n	800b5bc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800b57c:	68bb      	ldr	r3, [r7, #8]
 800b57e:	015a      	lsls	r2, r3, #5
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	4413      	add	r3, r2
 800b584:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	68ba      	ldr	r2, [r7, #8]
 800b58c:	0151      	lsls	r1, r2, #5
 800b58e:	68fa      	ldr	r2, [r7, #12]
 800b590:	440a      	add	r2, r1
 800b592:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b596:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b59a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800b59c:	68bb      	ldr	r3, [r7, #8]
 800b59e:	015a      	lsls	r2, r3, #5
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	4413      	add	r3, r2
 800b5a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	68ba      	ldr	r2, [r7, #8]
 800b5ac:	0151      	lsls	r1, r2, #5
 800b5ae:	68fa      	ldr	r2, [r7, #12]
 800b5b0:	440a      	add	r2, r1
 800b5b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b5b6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b5ba:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b5c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b5c4:	683b      	ldr	r3, [r7, #0]
 800b5c6:	781b      	ldrb	r3, [r3, #0]
 800b5c8:	f003 030f 	and.w	r3, r3, #15
 800b5cc:	2101      	movs	r1, #1
 800b5ce:	fa01 f303 	lsl.w	r3, r1, r3
 800b5d2:	b29b      	uxth	r3, r3
 800b5d4:	43db      	mvns	r3, r3
 800b5d6:	68f9      	ldr	r1, [r7, #12]
 800b5d8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b5dc:	4013      	ands	r3, r2
 800b5de:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b5e6:	69da      	ldr	r2, [r3, #28]
 800b5e8:	683b      	ldr	r3, [r7, #0]
 800b5ea:	781b      	ldrb	r3, [r3, #0]
 800b5ec:	f003 030f 	and.w	r3, r3, #15
 800b5f0:	2101      	movs	r1, #1
 800b5f2:	fa01 f303 	lsl.w	r3, r1, r3
 800b5f6:	b29b      	uxth	r3, r3
 800b5f8:	43db      	mvns	r3, r3
 800b5fa:	68f9      	ldr	r1, [r7, #12]
 800b5fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b600:	4013      	ands	r3, r2
 800b602:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800b604:	68bb      	ldr	r3, [r7, #8]
 800b606:	015a      	lsls	r2, r3, #5
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	4413      	add	r3, r2
 800b60c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b610:	681a      	ldr	r2, [r3, #0]
 800b612:	68bb      	ldr	r3, [r7, #8]
 800b614:	0159      	lsls	r1, r3, #5
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	440b      	add	r3, r1
 800b61a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b61e:	4619      	mov	r1, r3
 800b620:	4b35      	ldr	r3, [pc, #212]	@ (800b6f8 <USB_DeactivateEndpoint+0x1b0>)
 800b622:	4013      	ands	r3, r2
 800b624:	600b      	str	r3, [r1, #0]
 800b626:	e060      	b.n	800b6ea <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b628:	68bb      	ldr	r3, [r7, #8]
 800b62a:	015a      	lsls	r2, r3, #5
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	4413      	add	r3, r2
 800b630:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b63a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b63e:	d11f      	bne.n	800b680 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b640:	68bb      	ldr	r3, [r7, #8]
 800b642:	015a      	lsls	r2, r3, #5
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	4413      	add	r3, r2
 800b648:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	68ba      	ldr	r2, [r7, #8]
 800b650:	0151      	lsls	r1, r2, #5
 800b652:	68fa      	ldr	r2, [r7, #12]
 800b654:	440a      	add	r2, r1
 800b656:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b65a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b65e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800b660:	68bb      	ldr	r3, [r7, #8]
 800b662:	015a      	lsls	r2, r3, #5
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	4413      	add	r3, r2
 800b668:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	68ba      	ldr	r2, [r7, #8]
 800b670:	0151      	lsls	r1, r2, #5
 800b672:	68fa      	ldr	r2, [r7, #12]
 800b674:	440a      	add	r2, r1
 800b676:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b67a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b67e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b686:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b688:	683b      	ldr	r3, [r7, #0]
 800b68a:	781b      	ldrb	r3, [r3, #0]
 800b68c:	f003 030f 	and.w	r3, r3, #15
 800b690:	2101      	movs	r1, #1
 800b692:	fa01 f303 	lsl.w	r3, r1, r3
 800b696:	041b      	lsls	r3, r3, #16
 800b698:	43db      	mvns	r3, r3
 800b69a:	68f9      	ldr	r1, [r7, #12]
 800b69c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b6a0:	4013      	ands	r3, r2
 800b6a2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b6aa:	69da      	ldr	r2, [r3, #28]
 800b6ac:	683b      	ldr	r3, [r7, #0]
 800b6ae:	781b      	ldrb	r3, [r3, #0]
 800b6b0:	f003 030f 	and.w	r3, r3, #15
 800b6b4:	2101      	movs	r1, #1
 800b6b6:	fa01 f303 	lsl.w	r3, r1, r3
 800b6ba:	041b      	lsls	r3, r3, #16
 800b6bc:	43db      	mvns	r3, r3
 800b6be:	68f9      	ldr	r1, [r7, #12]
 800b6c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b6c4:	4013      	ands	r3, r2
 800b6c6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800b6c8:	68bb      	ldr	r3, [r7, #8]
 800b6ca:	015a      	lsls	r2, r3, #5
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	4413      	add	r3, r2
 800b6d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b6d4:	681a      	ldr	r2, [r3, #0]
 800b6d6:	68bb      	ldr	r3, [r7, #8]
 800b6d8:	0159      	lsls	r1, r3, #5
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	440b      	add	r3, r1
 800b6de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b6e2:	4619      	mov	r1, r3
 800b6e4:	4b05      	ldr	r3, [pc, #20]	@ (800b6fc <USB_DeactivateEndpoint+0x1b4>)
 800b6e6:	4013      	ands	r3, r2
 800b6e8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800b6ea:	2300      	movs	r3, #0
}
 800b6ec:	4618      	mov	r0, r3
 800b6ee:	3714      	adds	r7, #20
 800b6f0:	46bd      	mov	sp, r7
 800b6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f6:	4770      	bx	lr
 800b6f8:	ec337800 	.word	0xec337800
 800b6fc:	eff37800 	.word	0xeff37800

0800b700 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b08a      	sub	sp, #40	@ 0x28
 800b704:	af02      	add	r7, sp, #8
 800b706:	60f8      	str	r0, [r7, #12]
 800b708:	60b9      	str	r1, [r7, #8]
 800b70a:	4613      	mov	r3, r2
 800b70c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800b712:	68bb      	ldr	r3, [r7, #8]
 800b714:	781b      	ldrb	r3, [r3, #0]
 800b716:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b718:	68bb      	ldr	r3, [r7, #8]
 800b71a:	785b      	ldrb	r3, [r3, #1]
 800b71c:	2b01      	cmp	r3, #1
 800b71e:	f040 817f 	bne.w	800ba20 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b722:	68bb      	ldr	r3, [r7, #8]
 800b724:	691b      	ldr	r3, [r3, #16]
 800b726:	2b00      	cmp	r3, #0
 800b728:	d132      	bne.n	800b790 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b72a:	69bb      	ldr	r3, [r7, #24]
 800b72c:	015a      	lsls	r2, r3, #5
 800b72e:	69fb      	ldr	r3, [r7, #28]
 800b730:	4413      	add	r3, r2
 800b732:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b736:	691b      	ldr	r3, [r3, #16]
 800b738:	69ba      	ldr	r2, [r7, #24]
 800b73a:	0151      	lsls	r1, r2, #5
 800b73c:	69fa      	ldr	r2, [r7, #28]
 800b73e:	440a      	add	r2, r1
 800b740:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b744:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800b748:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800b74c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b74e:	69bb      	ldr	r3, [r7, #24]
 800b750:	015a      	lsls	r2, r3, #5
 800b752:	69fb      	ldr	r3, [r7, #28]
 800b754:	4413      	add	r3, r2
 800b756:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b75a:	691b      	ldr	r3, [r3, #16]
 800b75c:	69ba      	ldr	r2, [r7, #24]
 800b75e:	0151      	lsls	r1, r2, #5
 800b760:	69fa      	ldr	r2, [r7, #28]
 800b762:	440a      	add	r2, r1
 800b764:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b768:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b76c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b76e:	69bb      	ldr	r3, [r7, #24]
 800b770:	015a      	lsls	r2, r3, #5
 800b772:	69fb      	ldr	r3, [r7, #28]
 800b774:	4413      	add	r3, r2
 800b776:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b77a:	691b      	ldr	r3, [r3, #16]
 800b77c:	69ba      	ldr	r2, [r7, #24]
 800b77e:	0151      	lsls	r1, r2, #5
 800b780:	69fa      	ldr	r2, [r7, #28]
 800b782:	440a      	add	r2, r1
 800b784:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b788:	0cdb      	lsrs	r3, r3, #19
 800b78a:	04db      	lsls	r3, r3, #19
 800b78c:	6113      	str	r3, [r2, #16]
 800b78e:	e097      	b.n	800b8c0 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b790:	69bb      	ldr	r3, [r7, #24]
 800b792:	015a      	lsls	r2, r3, #5
 800b794:	69fb      	ldr	r3, [r7, #28]
 800b796:	4413      	add	r3, r2
 800b798:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b79c:	691b      	ldr	r3, [r3, #16]
 800b79e:	69ba      	ldr	r2, [r7, #24]
 800b7a0:	0151      	lsls	r1, r2, #5
 800b7a2:	69fa      	ldr	r2, [r7, #28]
 800b7a4:	440a      	add	r2, r1
 800b7a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b7aa:	0cdb      	lsrs	r3, r3, #19
 800b7ac:	04db      	lsls	r3, r3, #19
 800b7ae:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b7b0:	69bb      	ldr	r3, [r7, #24]
 800b7b2:	015a      	lsls	r2, r3, #5
 800b7b4:	69fb      	ldr	r3, [r7, #28]
 800b7b6:	4413      	add	r3, r2
 800b7b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b7bc:	691b      	ldr	r3, [r3, #16]
 800b7be:	69ba      	ldr	r2, [r7, #24]
 800b7c0:	0151      	lsls	r1, r2, #5
 800b7c2:	69fa      	ldr	r2, [r7, #28]
 800b7c4:	440a      	add	r2, r1
 800b7c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b7ca:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800b7ce:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800b7d2:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800b7d4:	69bb      	ldr	r3, [r7, #24]
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d11a      	bne.n	800b810 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800b7da:	68bb      	ldr	r3, [r7, #8]
 800b7dc:	691a      	ldr	r2, [r3, #16]
 800b7de:	68bb      	ldr	r3, [r7, #8]
 800b7e0:	689b      	ldr	r3, [r3, #8]
 800b7e2:	429a      	cmp	r2, r3
 800b7e4:	d903      	bls.n	800b7ee <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800b7e6:	68bb      	ldr	r3, [r7, #8]
 800b7e8:	689a      	ldr	r2, [r3, #8]
 800b7ea:	68bb      	ldr	r3, [r7, #8]
 800b7ec:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b7ee:	69bb      	ldr	r3, [r7, #24]
 800b7f0:	015a      	lsls	r2, r3, #5
 800b7f2:	69fb      	ldr	r3, [r7, #28]
 800b7f4:	4413      	add	r3, r2
 800b7f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b7fa:	691b      	ldr	r3, [r3, #16]
 800b7fc:	69ba      	ldr	r2, [r7, #24]
 800b7fe:	0151      	lsls	r1, r2, #5
 800b800:	69fa      	ldr	r2, [r7, #28]
 800b802:	440a      	add	r2, r1
 800b804:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b808:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b80c:	6113      	str	r3, [r2, #16]
 800b80e:	e044      	b.n	800b89a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b810:	68bb      	ldr	r3, [r7, #8]
 800b812:	691a      	ldr	r2, [r3, #16]
 800b814:	68bb      	ldr	r3, [r7, #8]
 800b816:	689b      	ldr	r3, [r3, #8]
 800b818:	4413      	add	r3, r2
 800b81a:	1e5a      	subs	r2, r3, #1
 800b81c:	68bb      	ldr	r3, [r7, #8]
 800b81e:	689b      	ldr	r3, [r3, #8]
 800b820:	fbb2 f3f3 	udiv	r3, r2, r3
 800b824:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 800b826:	69bb      	ldr	r3, [r7, #24]
 800b828:	015a      	lsls	r2, r3, #5
 800b82a:	69fb      	ldr	r3, [r7, #28]
 800b82c:	4413      	add	r3, r2
 800b82e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b832:	691a      	ldr	r2, [r3, #16]
 800b834:	8afb      	ldrh	r3, [r7, #22]
 800b836:	04d9      	lsls	r1, r3, #19
 800b838:	4ba4      	ldr	r3, [pc, #656]	@ (800bacc <USB_EPStartXfer+0x3cc>)
 800b83a:	400b      	ands	r3, r1
 800b83c:	69b9      	ldr	r1, [r7, #24]
 800b83e:	0148      	lsls	r0, r1, #5
 800b840:	69f9      	ldr	r1, [r7, #28]
 800b842:	4401      	add	r1, r0
 800b844:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b848:	4313      	orrs	r3, r2
 800b84a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800b84c:	68bb      	ldr	r3, [r7, #8]
 800b84e:	791b      	ldrb	r3, [r3, #4]
 800b850:	2b01      	cmp	r3, #1
 800b852:	d122      	bne.n	800b89a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800b854:	69bb      	ldr	r3, [r7, #24]
 800b856:	015a      	lsls	r2, r3, #5
 800b858:	69fb      	ldr	r3, [r7, #28]
 800b85a:	4413      	add	r3, r2
 800b85c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b860:	691b      	ldr	r3, [r3, #16]
 800b862:	69ba      	ldr	r2, [r7, #24]
 800b864:	0151      	lsls	r1, r2, #5
 800b866:	69fa      	ldr	r2, [r7, #28]
 800b868:	440a      	add	r2, r1
 800b86a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b86e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800b872:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 800b874:	69bb      	ldr	r3, [r7, #24]
 800b876:	015a      	lsls	r2, r3, #5
 800b878:	69fb      	ldr	r3, [r7, #28]
 800b87a:	4413      	add	r3, r2
 800b87c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b880:	691a      	ldr	r2, [r3, #16]
 800b882:	8afb      	ldrh	r3, [r7, #22]
 800b884:	075b      	lsls	r3, r3, #29
 800b886:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800b88a:	69b9      	ldr	r1, [r7, #24]
 800b88c:	0148      	lsls	r0, r1, #5
 800b88e:	69f9      	ldr	r1, [r7, #28]
 800b890:	4401      	add	r1, r0
 800b892:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b896:	4313      	orrs	r3, r2
 800b898:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b89a:	69bb      	ldr	r3, [r7, #24]
 800b89c:	015a      	lsls	r2, r3, #5
 800b89e:	69fb      	ldr	r3, [r7, #28]
 800b8a0:	4413      	add	r3, r2
 800b8a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b8a6:	691a      	ldr	r2, [r3, #16]
 800b8a8:	68bb      	ldr	r3, [r7, #8]
 800b8aa:	691b      	ldr	r3, [r3, #16]
 800b8ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b8b0:	69b9      	ldr	r1, [r7, #24]
 800b8b2:	0148      	lsls	r0, r1, #5
 800b8b4:	69f9      	ldr	r1, [r7, #28]
 800b8b6:	4401      	add	r1, r0
 800b8b8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b8bc:	4313      	orrs	r3, r2
 800b8be:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b8c0:	79fb      	ldrb	r3, [r7, #7]
 800b8c2:	2b01      	cmp	r3, #1
 800b8c4:	d14b      	bne.n	800b95e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b8c6:	68bb      	ldr	r3, [r7, #8]
 800b8c8:	69db      	ldr	r3, [r3, #28]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d009      	beq.n	800b8e2 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b8ce:	69bb      	ldr	r3, [r7, #24]
 800b8d0:	015a      	lsls	r2, r3, #5
 800b8d2:	69fb      	ldr	r3, [r7, #28]
 800b8d4:	4413      	add	r3, r2
 800b8d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b8da:	461a      	mov	r2, r3
 800b8dc:	68bb      	ldr	r3, [r7, #8]
 800b8de:	69db      	ldr	r3, [r3, #28]
 800b8e0:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800b8e2:	68bb      	ldr	r3, [r7, #8]
 800b8e4:	791b      	ldrb	r3, [r3, #4]
 800b8e6:	2b01      	cmp	r3, #1
 800b8e8:	d128      	bne.n	800b93c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b8ea:	69fb      	ldr	r3, [r7, #28]
 800b8ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b8f0:	689b      	ldr	r3, [r3, #8]
 800b8f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d110      	bne.n	800b91c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b8fa:	69bb      	ldr	r3, [r7, #24]
 800b8fc:	015a      	lsls	r2, r3, #5
 800b8fe:	69fb      	ldr	r3, [r7, #28]
 800b900:	4413      	add	r3, r2
 800b902:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	69ba      	ldr	r2, [r7, #24]
 800b90a:	0151      	lsls	r1, r2, #5
 800b90c:	69fa      	ldr	r2, [r7, #28]
 800b90e:	440a      	add	r2, r1
 800b910:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b914:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b918:	6013      	str	r3, [r2, #0]
 800b91a:	e00f      	b.n	800b93c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b91c:	69bb      	ldr	r3, [r7, #24]
 800b91e:	015a      	lsls	r2, r3, #5
 800b920:	69fb      	ldr	r3, [r7, #28]
 800b922:	4413      	add	r3, r2
 800b924:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	69ba      	ldr	r2, [r7, #24]
 800b92c:	0151      	lsls	r1, r2, #5
 800b92e:	69fa      	ldr	r2, [r7, #28]
 800b930:	440a      	add	r2, r1
 800b932:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b936:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b93a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b93c:	69bb      	ldr	r3, [r7, #24]
 800b93e:	015a      	lsls	r2, r3, #5
 800b940:	69fb      	ldr	r3, [r7, #28]
 800b942:	4413      	add	r3, r2
 800b944:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	69ba      	ldr	r2, [r7, #24]
 800b94c:	0151      	lsls	r1, r2, #5
 800b94e:	69fa      	ldr	r2, [r7, #28]
 800b950:	440a      	add	r2, r1
 800b952:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b956:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b95a:	6013      	str	r3, [r2, #0]
 800b95c:	e166      	b.n	800bc2c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b95e:	69bb      	ldr	r3, [r7, #24]
 800b960:	015a      	lsls	r2, r3, #5
 800b962:	69fb      	ldr	r3, [r7, #28]
 800b964:	4413      	add	r3, r2
 800b966:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	69ba      	ldr	r2, [r7, #24]
 800b96e:	0151      	lsls	r1, r2, #5
 800b970:	69fa      	ldr	r2, [r7, #28]
 800b972:	440a      	add	r2, r1
 800b974:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b978:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b97c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b97e:	68bb      	ldr	r3, [r7, #8]
 800b980:	791b      	ldrb	r3, [r3, #4]
 800b982:	2b01      	cmp	r3, #1
 800b984:	d015      	beq.n	800b9b2 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800b986:	68bb      	ldr	r3, [r7, #8]
 800b988:	691b      	ldr	r3, [r3, #16]
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	f000 814e 	beq.w	800bc2c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b990:	69fb      	ldr	r3, [r7, #28]
 800b992:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b996:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b998:	68bb      	ldr	r3, [r7, #8]
 800b99a:	781b      	ldrb	r3, [r3, #0]
 800b99c:	f003 030f 	and.w	r3, r3, #15
 800b9a0:	2101      	movs	r1, #1
 800b9a2:	fa01 f303 	lsl.w	r3, r1, r3
 800b9a6:	69f9      	ldr	r1, [r7, #28]
 800b9a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b9ac:	4313      	orrs	r3, r2
 800b9ae:	634b      	str	r3, [r1, #52]	@ 0x34
 800b9b0:	e13c      	b.n	800bc2c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b9b2:	69fb      	ldr	r3, [r7, #28]
 800b9b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b9b8:	689b      	ldr	r3, [r3, #8]
 800b9ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d110      	bne.n	800b9e4 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b9c2:	69bb      	ldr	r3, [r7, #24]
 800b9c4:	015a      	lsls	r2, r3, #5
 800b9c6:	69fb      	ldr	r3, [r7, #28]
 800b9c8:	4413      	add	r3, r2
 800b9ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	69ba      	ldr	r2, [r7, #24]
 800b9d2:	0151      	lsls	r1, r2, #5
 800b9d4:	69fa      	ldr	r2, [r7, #28]
 800b9d6:	440a      	add	r2, r1
 800b9d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b9dc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b9e0:	6013      	str	r3, [r2, #0]
 800b9e2:	e00f      	b.n	800ba04 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b9e4:	69bb      	ldr	r3, [r7, #24]
 800b9e6:	015a      	lsls	r2, r3, #5
 800b9e8:	69fb      	ldr	r3, [r7, #28]
 800b9ea:	4413      	add	r3, r2
 800b9ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	69ba      	ldr	r2, [r7, #24]
 800b9f4:	0151      	lsls	r1, r2, #5
 800b9f6:	69fa      	ldr	r2, [r7, #28]
 800b9f8:	440a      	add	r2, r1
 800b9fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b9fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ba02:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800ba04:	68bb      	ldr	r3, [r7, #8]
 800ba06:	68d9      	ldr	r1, [r3, #12]
 800ba08:	68bb      	ldr	r3, [r7, #8]
 800ba0a:	781a      	ldrb	r2, [r3, #0]
 800ba0c:	68bb      	ldr	r3, [r7, #8]
 800ba0e:	691b      	ldr	r3, [r3, #16]
 800ba10:	b298      	uxth	r0, r3
 800ba12:	79fb      	ldrb	r3, [r7, #7]
 800ba14:	9300      	str	r3, [sp, #0]
 800ba16:	4603      	mov	r3, r0
 800ba18:	68f8      	ldr	r0, [r7, #12]
 800ba1a:	f000 f9b9 	bl	800bd90 <USB_WritePacket>
 800ba1e:	e105      	b.n	800bc2c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ba20:	69bb      	ldr	r3, [r7, #24]
 800ba22:	015a      	lsls	r2, r3, #5
 800ba24:	69fb      	ldr	r3, [r7, #28]
 800ba26:	4413      	add	r3, r2
 800ba28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba2c:	691b      	ldr	r3, [r3, #16]
 800ba2e:	69ba      	ldr	r2, [r7, #24]
 800ba30:	0151      	lsls	r1, r2, #5
 800ba32:	69fa      	ldr	r2, [r7, #28]
 800ba34:	440a      	add	r2, r1
 800ba36:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ba3a:	0cdb      	lsrs	r3, r3, #19
 800ba3c:	04db      	lsls	r3, r3, #19
 800ba3e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ba40:	69bb      	ldr	r3, [r7, #24]
 800ba42:	015a      	lsls	r2, r3, #5
 800ba44:	69fb      	ldr	r3, [r7, #28]
 800ba46:	4413      	add	r3, r2
 800ba48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba4c:	691b      	ldr	r3, [r3, #16]
 800ba4e:	69ba      	ldr	r2, [r7, #24]
 800ba50:	0151      	lsls	r1, r2, #5
 800ba52:	69fa      	ldr	r2, [r7, #28]
 800ba54:	440a      	add	r2, r1
 800ba56:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ba5a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800ba5e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800ba62:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800ba64:	69bb      	ldr	r3, [r7, #24]
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d132      	bne.n	800bad0 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800ba6a:	68bb      	ldr	r3, [r7, #8]
 800ba6c:	691b      	ldr	r3, [r3, #16]
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d003      	beq.n	800ba7a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800ba72:	68bb      	ldr	r3, [r7, #8]
 800ba74:	689a      	ldr	r2, [r3, #8]
 800ba76:	68bb      	ldr	r3, [r7, #8]
 800ba78:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800ba7a:	68bb      	ldr	r3, [r7, #8]
 800ba7c:	689a      	ldr	r2, [r3, #8]
 800ba7e:	68bb      	ldr	r3, [r7, #8]
 800ba80:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800ba82:	69bb      	ldr	r3, [r7, #24]
 800ba84:	015a      	lsls	r2, r3, #5
 800ba86:	69fb      	ldr	r3, [r7, #28]
 800ba88:	4413      	add	r3, r2
 800ba8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba8e:	691a      	ldr	r2, [r3, #16]
 800ba90:	68bb      	ldr	r3, [r7, #8]
 800ba92:	6a1b      	ldr	r3, [r3, #32]
 800ba94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ba98:	69b9      	ldr	r1, [r7, #24]
 800ba9a:	0148      	lsls	r0, r1, #5
 800ba9c:	69f9      	ldr	r1, [r7, #28]
 800ba9e:	4401      	add	r1, r0
 800baa0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800baa4:	4313      	orrs	r3, r2
 800baa6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800baa8:	69bb      	ldr	r3, [r7, #24]
 800baaa:	015a      	lsls	r2, r3, #5
 800baac:	69fb      	ldr	r3, [r7, #28]
 800baae:	4413      	add	r3, r2
 800bab0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bab4:	691b      	ldr	r3, [r3, #16]
 800bab6:	69ba      	ldr	r2, [r7, #24]
 800bab8:	0151      	lsls	r1, r2, #5
 800baba:	69fa      	ldr	r2, [r7, #28]
 800babc:	440a      	add	r2, r1
 800babe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bac2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bac6:	6113      	str	r3, [r2, #16]
 800bac8:	e062      	b.n	800bb90 <USB_EPStartXfer+0x490>
 800baca:	bf00      	nop
 800bacc:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800bad0:	68bb      	ldr	r3, [r7, #8]
 800bad2:	691b      	ldr	r3, [r3, #16]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d123      	bne.n	800bb20 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800bad8:	69bb      	ldr	r3, [r7, #24]
 800bada:	015a      	lsls	r2, r3, #5
 800badc:	69fb      	ldr	r3, [r7, #28]
 800bade:	4413      	add	r3, r2
 800bae0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bae4:	691a      	ldr	r2, [r3, #16]
 800bae6:	68bb      	ldr	r3, [r7, #8]
 800bae8:	689b      	ldr	r3, [r3, #8]
 800baea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800baee:	69b9      	ldr	r1, [r7, #24]
 800baf0:	0148      	lsls	r0, r1, #5
 800baf2:	69f9      	ldr	r1, [r7, #28]
 800baf4:	4401      	add	r1, r0
 800baf6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800bafa:	4313      	orrs	r3, r2
 800bafc:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800bafe:	69bb      	ldr	r3, [r7, #24]
 800bb00:	015a      	lsls	r2, r3, #5
 800bb02:	69fb      	ldr	r3, [r7, #28]
 800bb04:	4413      	add	r3, r2
 800bb06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb0a:	691b      	ldr	r3, [r3, #16]
 800bb0c:	69ba      	ldr	r2, [r7, #24]
 800bb0e:	0151      	lsls	r1, r2, #5
 800bb10:	69fa      	ldr	r2, [r7, #28]
 800bb12:	440a      	add	r2, r1
 800bb14:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bb18:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bb1c:	6113      	str	r3, [r2, #16]
 800bb1e:	e037      	b.n	800bb90 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800bb20:	68bb      	ldr	r3, [r7, #8]
 800bb22:	691a      	ldr	r2, [r3, #16]
 800bb24:	68bb      	ldr	r3, [r7, #8]
 800bb26:	689b      	ldr	r3, [r3, #8]
 800bb28:	4413      	add	r3, r2
 800bb2a:	1e5a      	subs	r2, r3, #1
 800bb2c:	68bb      	ldr	r3, [r7, #8]
 800bb2e:	689b      	ldr	r3, [r3, #8]
 800bb30:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb34:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800bb36:	68bb      	ldr	r3, [r7, #8]
 800bb38:	689b      	ldr	r3, [r3, #8]
 800bb3a:	8afa      	ldrh	r2, [r7, #22]
 800bb3c:	fb03 f202 	mul.w	r2, r3, r2
 800bb40:	68bb      	ldr	r3, [r7, #8]
 800bb42:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800bb44:	69bb      	ldr	r3, [r7, #24]
 800bb46:	015a      	lsls	r2, r3, #5
 800bb48:	69fb      	ldr	r3, [r7, #28]
 800bb4a:	4413      	add	r3, r2
 800bb4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb50:	691a      	ldr	r2, [r3, #16]
 800bb52:	8afb      	ldrh	r3, [r7, #22]
 800bb54:	04d9      	lsls	r1, r3, #19
 800bb56:	4b38      	ldr	r3, [pc, #224]	@ (800bc38 <USB_EPStartXfer+0x538>)
 800bb58:	400b      	ands	r3, r1
 800bb5a:	69b9      	ldr	r1, [r7, #24]
 800bb5c:	0148      	lsls	r0, r1, #5
 800bb5e:	69f9      	ldr	r1, [r7, #28]
 800bb60:	4401      	add	r1, r0
 800bb62:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800bb66:	4313      	orrs	r3, r2
 800bb68:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800bb6a:	69bb      	ldr	r3, [r7, #24]
 800bb6c:	015a      	lsls	r2, r3, #5
 800bb6e:	69fb      	ldr	r3, [r7, #28]
 800bb70:	4413      	add	r3, r2
 800bb72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb76:	691a      	ldr	r2, [r3, #16]
 800bb78:	68bb      	ldr	r3, [r7, #8]
 800bb7a:	6a1b      	ldr	r3, [r3, #32]
 800bb7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bb80:	69b9      	ldr	r1, [r7, #24]
 800bb82:	0148      	lsls	r0, r1, #5
 800bb84:	69f9      	ldr	r1, [r7, #28]
 800bb86:	4401      	add	r1, r0
 800bb88:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800bb8c:	4313      	orrs	r3, r2
 800bb8e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800bb90:	79fb      	ldrb	r3, [r7, #7]
 800bb92:	2b01      	cmp	r3, #1
 800bb94:	d10d      	bne.n	800bbb2 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800bb96:	68bb      	ldr	r3, [r7, #8]
 800bb98:	68db      	ldr	r3, [r3, #12]
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d009      	beq.n	800bbb2 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800bb9e:	68bb      	ldr	r3, [r7, #8]
 800bba0:	68d9      	ldr	r1, [r3, #12]
 800bba2:	69bb      	ldr	r3, [r7, #24]
 800bba4:	015a      	lsls	r2, r3, #5
 800bba6:	69fb      	ldr	r3, [r7, #28]
 800bba8:	4413      	add	r3, r2
 800bbaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bbae:	460a      	mov	r2, r1
 800bbb0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800bbb2:	68bb      	ldr	r3, [r7, #8]
 800bbb4:	791b      	ldrb	r3, [r3, #4]
 800bbb6:	2b01      	cmp	r3, #1
 800bbb8:	d128      	bne.n	800bc0c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bbba:	69fb      	ldr	r3, [r7, #28]
 800bbbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bbc0:	689b      	ldr	r3, [r3, #8]
 800bbc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d110      	bne.n	800bbec <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800bbca:	69bb      	ldr	r3, [r7, #24]
 800bbcc:	015a      	lsls	r2, r3, #5
 800bbce:	69fb      	ldr	r3, [r7, #28]
 800bbd0:	4413      	add	r3, r2
 800bbd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	69ba      	ldr	r2, [r7, #24]
 800bbda:	0151      	lsls	r1, r2, #5
 800bbdc:	69fa      	ldr	r2, [r7, #28]
 800bbde:	440a      	add	r2, r1
 800bbe0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bbe4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800bbe8:	6013      	str	r3, [r2, #0]
 800bbea:	e00f      	b.n	800bc0c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800bbec:	69bb      	ldr	r3, [r7, #24]
 800bbee:	015a      	lsls	r2, r3, #5
 800bbf0:	69fb      	ldr	r3, [r7, #28]
 800bbf2:	4413      	add	r3, r2
 800bbf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	69ba      	ldr	r2, [r7, #24]
 800bbfc:	0151      	lsls	r1, r2, #5
 800bbfe:	69fa      	ldr	r2, [r7, #28]
 800bc00:	440a      	add	r2, r1
 800bc02:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bc06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bc0a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800bc0c:	69bb      	ldr	r3, [r7, #24]
 800bc0e:	015a      	lsls	r2, r3, #5
 800bc10:	69fb      	ldr	r3, [r7, #28]
 800bc12:	4413      	add	r3, r2
 800bc14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	69ba      	ldr	r2, [r7, #24]
 800bc1c:	0151      	lsls	r1, r2, #5
 800bc1e:	69fa      	ldr	r2, [r7, #28]
 800bc20:	440a      	add	r2, r1
 800bc22:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bc26:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800bc2a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bc2c:	2300      	movs	r3, #0
}
 800bc2e:	4618      	mov	r0, r3
 800bc30:	3720      	adds	r7, #32
 800bc32:	46bd      	mov	sp, r7
 800bc34:	bd80      	pop	{r7, pc}
 800bc36:	bf00      	nop
 800bc38:	1ff80000 	.word	0x1ff80000

0800bc3c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bc3c:	b480      	push	{r7}
 800bc3e:	b087      	sub	sp, #28
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	6078      	str	r0, [r7, #4]
 800bc44:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800bc46:	2300      	movs	r3, #0
 800bc48:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800bc4a:	2300      	movs	r3, #0
 800bc4c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800bc52:	683b      	ldr	r3, [r7, #0]
 800bc54:	785b      	ldrb	r3, [r3, #1]
 800bc56:	2b01      	cmp	r3, #1
 800bc58:	d14a      	bne.n	800bcf0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800bc5a:	683b      	ldr	r3, [r7, #0]
 800bc5c:	781b      	ldrb	r3, [r3, #0]
 800bc5e:	015a      	lsls	r2, r3, #5
 800bc60:	693b      	ldr	r3, [r7, #16]
 800bc62:	4413      	add	r3, r2
 800bc64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bc6e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bc72:	f040 8086 	bne.w	800bd82 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800bc76:	683b      	ldr	r3, [r7, #0]
 800bc78:	781b      	ldrb	r3, [r3, #0]
 800bc7a:	015a      	lsls	r2, r3, #5
 800bc7c:	693b      	ldr	r3, [r7, #16]
 800bc7e:	4413      	add	r3, r2
 800bc80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	683a      	ldr	r2, [r7, #0]
 800bc88:	7812      	ldrb	r2, [r2, #0]
 800bc8a:	0151      	lsls	r1, r2, #5
 800bc8c:	693a      	ldr	r2, [r7, #16]
 800bc8e:	440a      	add	r2, r1
 800bc90:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bc94:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bc98:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800bc9a:	683b      	ldr	r3, [r7, #0]
 800bc9c:	781b      	ldrb	r3, [r3, #0]
 800bc9e:	015a      	lsls	r2, r3, #5
 800bca0:	693b      	ldr	r3, [r7, #16]
 800bca2:	4413      	add	r3, r2
 800bca4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	683a      	ldr	r2, [r7, #0]
 800bcac:	7812      	ldrb	r2, [r2, #0]
 800bcae:	0151      	lsls	r1, r2, #5
 800bcb0:	693a      	ldr	r2, [r7, #16]
 800bcb2:	440a      	add	r2, r1
 800bcb4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bcb8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bcbc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	3301      	adds	r3, #1
 800bcc2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	f242 7210 	movw	r2, #10000	@ 0x2710
 800bcca:	4293      	cmp	r3, r2
 800bccc:	d902      	bls.n	800bcd4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800bcce:	2301      	movs	r3, #1
 800bcd0:	75fb      	strb	r3, [r7, #23]
          break;
 800bcd2:	e056      	b.n	800bd82 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800bcd4:	683b      	ldr	r3, [r7, #0]
 800bcd6:	781b      	ldrb	r3, [r3, #0]
 800bcd8:	015a      	lsls	r2, r3, #5
 800bcda:	693b      	ldr	r3, [r7, #16]
 800bcdc:	4413      	add	r3, r2
 800bcde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bce8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bcec:	d0e7      	beq.n	800bcbe <USB_EPStopXfer+0x82>
 800bcee:	e048      	b.n	800bd82 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bcf0:	683b      	ldr	r3, [r7, #0]
 800bcf2:	781b      	ldrb	r3, [r3, #0]
 800bcf4:	015a      	lsls	r2, r3, #5
 800bcf6:	693b      	ldr	r3, [r7, #16]
 800bcf8:	4413      	add	r3, r2
 800bcfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bd04:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bd08:	d13b      	bne.n	800bd82 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800bd0a:	683b      	ldr	r3, [r7, #0]
 800bd0c:	781b      	ldrb	r3, [r3, #0]
 800bd0e:	015a      	lsls	r2, r3, #5
 800bd10:	693b      	ldr	r3, [r7, #16]
 800bd12:	4413      	add	r3, r2
 800bd14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	683a      	ldr	r2, [r7, #0]
 800bd1c:	7812      	ldrb	r2, [r2, #0]
 800bd1e:	0151      	lsls	r1, r2, #5
 800bd20:	693a      	ldr	r2, [r7, #16]
 800bd22:	440a      	add	r2, r1
 800bd24:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bd28:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bd2c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800bd2e:	683b      	ldr	r3, [r7, #0]
 800bd30:	781b      	ldrb	r3, [r3, #0]
 800bd32:	015a      	lsls	r2, r3, #5
 800bd34:	693b      	ldr	r3, [r7, #16]
 800bd36:	4413      	add	r3, r2
 800bd38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	683a      	ldr	r2, [r7, #0]
 800bd40:	7812      	ldrb	r2, [r2, #0]
 800bd42:	0151      	lsls	r1, r2, #5
 800bd44:	693a      	ldr	r2, [r7, #16]
 800bd46:	440a      	add	r2, r1
 800bd48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bd4c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bd50:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	3301      	adds	r3, #1
 800bd56:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800bd5e:	4293      	cmp	r3, r2
 800bd60:	d902      	bls.n	800bd68 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800bd62:	2301      	movs	r3, #1
 800bd64:	75fb      	strb	r3, [r7, #23]
          break;
 800bd66:	e00c      	b.n	800bd82 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800bd68:	683b      	ldr	r3, [r7, #0]
 800bd6a:	781b      	ldrb	r3, [r3, #0]
 800bd6c:	015a      	lsls	r2, r3, #5
 800bd6e:	693b      	ldr	r3, [r7, #16]
 800bd70:	4413      	add	r3, r2
 800bd72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bd7c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bd80:	d0e7      	beq.n	800bd52 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800bd82:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd84:	4618      	mov	r0, r3
 800bd86:	371c      	adds	r7, #28
 800bd88:	46bd      	mov	sp, r7
 800bd8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd8e:	4770      	bx	lr

0800bd90 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800bd90:	b480      	push	{r7}
 800bd92:	b089      	sub	sp, #36	@ 0x24
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	60f8      	str	r0, [r7, #12]
 800bd98:	60b9      	str	r1, [r7, #8]
 800bd9a:	4611      	mov	r1, r2
 800bd9c:	461a      	mov	r2, r3
 800bd9e:	460b      	mov	r3, r1
 800bda0:	71fb      	strb	r3, [r7, #7]
 800bda2:	4613      	mov	r3, r2
 800bda4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800bdaa:	68bb      	ldr	r3, [r7, #8]
 800bdac:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800bdae:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d123      	bne.n	800bdfe <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800bdb6:	88bb      	ldrh	r3, [r7, #4]
 800bdb8:	3303      	adds	r3, #3
 800bdba:	089b      	lsrs	r3, r3, #2
 800bdbc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	61bb      	str	r3, [r7, #24]
 800bdc2:	e018      	b.n	800bdf6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800bdc4:	79fb      	ldrb	r3, [r7, #7]
 800bdc6:	031a      	lsls	r2, r3, #12
 800bdc8:	697b      	ldr	r3, [r7, #20]
 800bdca:	4413      	add	r3, r2
 800bdcc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bdd0:	461a      	mov	r2, r3
 800bdd2:	69fb      	ldr	r3, [r7, #28]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	6013      	str	r3, [r2, #0]
      pSrc++;
 800bdd8:	69fb      	ldr	r3, [r7, #28]
 800bdda:	3301      	adds	r3, #1
 800bddc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bdde:	69fb      	ldr	r3, [r7, #28]
 800bde0:	3301      	adds	r3, #1
 800bde2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bde4:	69fb      	ldr	r3, [r7, #28]
 800bde6:	3301      	adds	r3, #1
 800bde8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bdea:	69fb      	ldr	r3, [r7, #28]
 800bdec:	3301      	adds	r3, #1
 800bdee:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800bdf0:	69bb      	ldr	r3, [r7, #24]
 800bdf2:	3301      	adds	r3, #1
 800bdf4:	61bb      	str	r3, [r7, #24]
 800bdf6:	69ba      	ldr	r2, [r7, #24]
 800bdf8:	693b      	ldr	r3, [r7, #16]
 800bdfa:	429a      	cmp	r2, r3
 800bdfc:	d3e2      	bcc.n	800bdc4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800bdfe:	2300      	movs	r3, #0
}
 800be00:	4618      	mov	r0, r3
 800be02:	3724      	adds	r7, #36	@ 0x24
 800be04:	46bd      	mov	sp, r7
 800be06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be0a:	4770      	bx	lr

0800be0c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800be0c:	b480      	push	{r7}
 800be0e:	b08b      	sub	sp, #44	@ 0x2c
 800be10:	af00      	add	r7, sp, #0
 800be12:	60f8      	str	r0, [r7, #12]
 800be14:	60b9      	str	r1, [r7, #8]
 800be16:	4613      	mov	r3, r2
 800be18:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800be1e:	68bb      	ldr	r3, [r7, #8]
 800be20:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800be22:	88fb      	ldrh	r3, [r7, #6]
 800be24:	089b      	lsrs	r3, r3, #2
 800be26:	b29b      	uxth	r3, r3
 800be28:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800be2a:	88fb      	ldrh	r3, [r7, #6]
 800be2c:	f003 0303 	and.w	r3, r3, #3
 800be30:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800be32:	2300      	movs	r3, #0
 800be34:	623b      	str	r3, [r7, #32]
 800be36:	e014      	b.n	800be62 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800be38:	69bb      	ldr	r3, [r7, #24]
 800be3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800be3e:	681a      	ldr	r2, [r3, #0]
 800be40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be42:	601a      	str	r2, [r3, #0]
    pDest++;
 800be44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be46:	3301      	adds	r3, #1
 800be48:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800be4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be4c:	3301      	adds	r3, #1
 800be4e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800be50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be52:	3301      	adds	r3, #1
 800be54:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800be56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be58:	3301      	adds	r3, #1
 800be5a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800be5c:	6a3b      	ldr	r3, [r7, #32]
 800be5e:	3301      	adds	r3, #1
 800be60:	623b      	str	r3, [r7, #32]
 800be62:	6a3a      	ldr	r2, [r7, #32]
 800be64:	697b      	ldr	r3, [r7, #20]
 800be66:	429a      	cmp	r2, r3
 800be68:	d3e6      	bcc.n	800be38 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800be6a:	8bfb      	ldrh	r3, [r7, #30]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d01e      	beq.n	800beae <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800be70:	2300      	movs	r3, #0
 800be72:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800be74:	69bb      	ldr	r3, [r7, #24]
 800be76:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800be7a:	461a      	mov	r2, r3
 800be7c:	f107 0310 	add.w	r3, r7, #16
 800be80:	6812      	ldr	r2, [r2, #0]
 800be82:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800be84:	693a      	ldr	r2, [r7, #16]
 800be86:	6a3b      	ldr	r3, [r7, #32]
 800be88:	b2db      	uxtb	r3, r3
 800be8a:	00db      	lsls	r3, r3, #3
 800be8c:	fa22 f303 	lsr.w	r3, r2, r3
 800be90:	b2da      	uxtb	r2, r3
 800be92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be94:	701a      	strb	r2, [r3, #0]
      i++;
 800be96:	6a3b      	ldr	r3, [r7, #32]
 800be98:	3301      	adds	r3, #1
 800be9a:	623b      	str	r3, [r7, #32]
      pDest++;
 800be9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be9e:	3301      	adds	r3, #1
 800bea0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800bea2:	8bfb      	ldrh	r3, [r7, #30]
 800bea4:	3b01      	subs	r3, #1
 800bea6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800bea8:	8bfb      	ldrh	r3, [r7, #30]
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d1ea      	bne.n	800be84 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800beae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800beb0:	4618      	mov	r0, r3
 800beb2:	372c      	adds	r7, #44	@ 0x2c
 800beb4:	46bd      	mov	sp, r7
 800beb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beba:	4770      	bx	lr

0800bebc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800bebc:	b480      	push	{r7}
 800bebe:	b085      	sub	sp, #20
 800bec0:	af00      	add	r7, sp, #0
 800bec2:	6078      	str	r0, [r7, #4]
 800bec4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800beca:	683b      	ldr	r3, [r7, #0]
 800becc:	781b      	ldrb	r3, [r3, #0]
 800bece:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bed0:	683b      	ldr	r3, [r7, #0]
 800bed2:	785b      	ldrb	r3, [r3, #1]
 800bed4:	2b01      	cmp	r3, #1
 800bed6:	d12c      	bne.n	800bf32 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800bed8:	68bb      	ldr	r3, [r7, #8]
 800beda:	015a      	lsls	r2, r3, #5
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	4413      	add	r3, r2
 800bee0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	db12      	blt.n	800bf10 <USB_EPSetStall+0x54>
 800beea:	68bb      	ldr	r3, [r7, #8]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d00f      	beq.n	800bf10 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800bef0:	68bb      	ldr	r3, [r7, #8]
 800bef2:	015a      	lsls	r2, r3, #5
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	4413      	add	r3, r2
 800bef8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	68ba      	ldr	r2, [r7, #8]
 800bf00:	0151      	lsls	r1, r2, #5
 800bf02:	68fa      	ldr	r2, [r7, #12]
 800bf04:	440a      	add	r2, r1
 800bf06:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bf0a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800bf0e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800bf10:	68bb      	ldr	r3, [r7, #8]
 800bf12:	015a      	lsls	r2, r3, #5
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	4413      	add	r3, r2
 800bf18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	68ba      	ldr	r2, [r7, #8]
 800bf20:	0151      	lsls	r1, r2, #5
 800bf22:	68fa      	ldr	r2, [r7, #12]
 800bf24:	440a      	add	r2, r1
 800bf26:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bf2a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800bf2e:	6013      	str	r3, [r2, #0]
 800bf30:	e02b      	b.n	800bf8a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800bf32:	68bb      	ldr	r3, [r7, #8]
 800bf34:	015a      	lsls	r2, r3, #5
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	4413      	add	r3, r2
 800bf3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	db12      	blt.n	800bf6a <USB_EPSetStall+0xae>
 800bf44:	68bb      	ldr	r3, [r7, #8]
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d00f      	beq.n	800bf6a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800bf4a:	68bb      	ldr	r3, [r7, #8]
 800bf4c:	015a      	lsls	r2, r3, #5
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	4413      	add	r3, r2
 800bf52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	68ba      	ldr	r2, [r7, #8]
 800bf5a:	0151      	lsls	r1, r2, #5
 800bf5c:	68fa      	ldr	r2, [r7, #12]
 800bf5e:	440a      	add	r2, r1
 800bf60:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bf64:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800bf68:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800bf6a:	68bb      	ldr	r3, [r7, #8]
 800bf6c:	015a      	lsls	r2, r3, #5
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	4413      	add	r3, r2
 800bf72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	68ba      	ldr	r2, [r7, #8]
 800bf7a:	0151      	lsls	r1, r2, #5
 800bf7c:	68fa      	ldr	r2, [r7, #12]
 800bf7e:	440a      	add	r2, r1
 800bf80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bf84:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800bf88:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bf8a:	2300      	movs	r3, #0
}
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	3714      	adds	r7, #20
 800bf90:	46bd      	mov	sp, r7
 800bf92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf96:	4770      	bx	lr

0800bf98 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800bf98:	b480      	push	{r7}
 800bf9a:	b085      	sub	sp, #20
 800bf9c:	af00      	add	r7, sp, #0
 800bf9e:	6078      	str	r0, [r7, #4]
 800bfa0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bfa6:	683b      	ldr	r3, [r7, #0]
 800bfa8:	781b      	ldrb	r3, [r3, #0]
 800bfaa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bfac:	683b      	ldr	r3, [r7, #0]
 800bfae:	785b      	ldrb	r3, [r3, #1]
 800bfb0:	2b01      	cmp	r3, #1
 800bfb2:	d128      	bne.n	800c006 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800bfb4:	68bb      	ldr	r3, [r7, #8]
 800bfb6:	015a      	lsls	r2, r3, #5
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	4413      	add	r3, r2
 800bfbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	68ba      	ldr	r2, [r7, #8]
 800bfc4:	0151      	lsls	r1, r2, #5
 800bfc6:	68fa      	ldr	r2, [r7, #12]
 800bfc8:	440a      	add	r2, r1
 800bfca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bfce:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bfd2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800bfd4:	683b      	ldr	r3, [r7, #0]
 800bfd6:	791b      	ldrb	r3, [r3, #4]
 800bfd8:	2b03      	cmp	r3, #3
 800bfda:	d003      	beq.n	800bfe4 <USB_EPClearStall+0x4c>
 800bfdc:	683b      	ldr	r3, [r7, #0]
 800bfde:	791b      	ldrb	r3, [r3, #4]
 800bfe0:	2b02      	cmp	r3, #2
 800bfe2:	d138      	bne.n	800c056 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800bfe4:	68bb      	ldr	r3, [r7, #8]
 800bfe6:	015a      	lsls	r2, r3, #5
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	4413      	add	r3, r2
 800bfec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	68ba      	ldr	r2, [r7, #8]
 800bff4:	0151      	lsls	r1, r2, #5
 800bff6:	68fa      	ldr	r2, [r7, #12]
 800bff8:	440a      	add	r2, r1
 800bffa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bffe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c002:	6013      	str	r3, [r2, #0]
 800c004:	e027      	b.n	800c056 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c006:	68bb      	ldr	r3, [r7, #8]
 800c008:	015a      	lsls	r2, r3, #5
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	4413      	add	r3, r2
 800c00e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	68ba      	ldr	r2, [r7, #8]
 800c016:	0151      	lsls	r1, r2, #5
 800c018:	68fa      	ldr	r2, [r7, #12]
 800c01a:	440a      	add	r2, r1
 800c01c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c020:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c024:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c026:	683b      	ldr	r3, [r7, #0]
 800c028:	791b      	ldrb	r3, [r3, #4]
 800c02a:	2b03      	cmp	r3, #3
 800c02c:	d003      	beq.n	800c036 <USB_EPClearStall+0x9e>
 800c02e:	683b      	ldr	r3, [r7, #0]
 800c030:	791b      	ldrb	r3, [r3, #4]
 800c032:	2b02      	cmp	r3, #2
 800c034:	d10f      	bne.n	800c056 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c036:	68bb      	ldr	r3, [r7, #8]
 800c038:	015a      	lsls	r2, r3, #5
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	4413      	add	r3, r2
 800c03e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	68ba      	ldr	r2, [r7, #8]
 800c046:	0151      	lsls	r1, r2, #5
 800c048:	68fa      	ldr	r2, [r7, #12]
 800c04a:	440a      	add	r2, r1
 800c04c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c050:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c054:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800c056:	2300      	movs	r3, #0
}
 800c058:	4618      	mov	r0, r3
 800c05a:	3714      	adds	r7, #20
 800c05c:	46bd      	mov	sp, r7
 800c05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c062:	4770      	bx	lr

0800c064 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800c064:	b480      	push	{r7}
 800c066:	b085      	sub	sp, #20
 800c068:	af00      	add	r7, sp, #0
 800c06a:	6078      	str	r0, [r7, #4]
 800c06c:	460b      	mov	r3, r1
 800c06e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	68fa      	ldr	r2, [r7, #12]
 800c07e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c082:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c086:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c08e:	681a      	ldr	r2, [r3, #0]
 800c090:	78fb      	ldrb	r3, [r7, #3]
 800c092:	011b      	lsls	r3, r3, #4
 800c094:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800c098:	68f9      	ldr	r1, [r7, #12]
 800c09a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c09e:	4313      	orrs	r3, r2
 800c0a0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800c0a2:	2300      	movs	r3, #0
}
 800c0a4:	4618      	mov	r0, r3
 800c0a6:	3714      	adds	r7, #20
 800c0a8:	46bd      	mov	sp, r7
 800c0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ae:	4770      	bx	lr

0800c0b0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800c0b0:	b480      	push	{r7}
 800c0b2:	b085      	sub	sp, #20
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	68fa      	ldr	r2, [r7, #12]
 800c0c6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c0ca:	f023 0303 	bic.w	r3, r3, #3
 800c0ce:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c0d6:	685b      	ldr	r3, [r3, #4]
 800c0d8:	68fa      	ldr	r2, [r7, #12]
 800c0da:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c0de:	f023 0302 	bic.w	r3, r3, #2
 800c0e2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c0e4:	2300      	movs	r3, #0
}
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	3714      	adds	r7, #20
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f0:	4770      	bx	lr

0800c0f2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800c0f2:	b480      	push	{r7}
 800c0f4:	b085      	sub	sp, #20
 800c0f6:	af00      	add	r7, sp, #0
 800c0f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	68fa      	ldr	r2, [r7, #12]
 800c108:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c10c:	f023 0303 	bic.w	r3, r3, #3
 800c110:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c118:	685b      	ldr	r3, [r3, #4]
 800c11a:	68fa      	ldr	r2, [r7, #12]
 800c11c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c120:	f043 0302 	orr.w	r3, r3, #2
 800c124:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c126:	2300      	movs	r3, #0
}
 800c128:	4618      	mov	r0, r3
 800c12a:	3714      	adds	r7, #20
 800c12c:	46bd      	mov	sp, r7
 800c12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c132:	4770      	bx	lr

0800c134 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800c134:	b480      	push	{r7}
 800c136:	b085      	sub	sp, #20
 800c138:	af00      	add	r7, sp, #0
 800c13a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	695b      	ldr	r3, [r3, #20]
 800c140:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	699b      	ldr	r3, [r3, #24]
 800c146:	68fa      	ldr	r2, [r7, #12]
 800c148:	4013      	ands	r3, r2
 800c14a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800c14c:	68fb      	ldr	r3, [r7, #12]
}
 800c14e:	4618      	mov	r0, r3
 800c150:	3714      	adds	r7, #20
 800c152:	46bd      	mov	sp, r7
 800c154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c158:	4770      	bx	lr

0800c15a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800c15a:	b480      	push	{r7}
 800c15c:	b085      	sub	sp, #20
 800c15e:	af00      	add	r7, sp, #0
 800c160:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c16c:	699b      	ldr	r3, [r3, #24]
 800c16e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c176:	69db      	ldr	r3, [r3, #28]
 800c178:	68ba      	ldr	r2, [r7, #8]
 800c17a:	4013      	ands	r3, r2
 800c17c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800c17e:	68bb      	ldr	r3, [r7, #8]
 800c180:	0c1b      	lsrs	r3, r3, #16
}
 800c182:	4618      	mov	r0, r3
 800c184:	3714      	adds	r7, #20
 800c186:	46bd      	mov	sp, r7
 800c188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c18c:	4770      	bx	lr

0800c18e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800c18e:	b480      	push	{r7}
 800c190:	b085      	sub	sp, #20
 800c192:	af00      	add	r7, sp, #0
 800c194:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c1a0:	699b      	ldr	r3, [r3, #24]
 800c1a2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c1aa:	69db      	ldr	r3, [r3, #28]
 800c1ac:	68ba      	ldr	r2, [r7, #8]
 800c1ae:	4013      	ands	r3, r2
 800c1b0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800c1b2:	68bb      	ldr	r3, [r7, #8]
 800c1b4:	b29b      	uxth	r3, r3
}
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	3714      	adds	r7, #20
 800c1ba:	46bd      	mov	sp, r7
 800c1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c0:	4770      	bx	lr

0800c1c2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c1c2:	b480      	push	{r7}
 800c1c4:	b085      	sub	sp, #20
 800c1c6:	af00      	add	r7, sp, #0
 800c1c8:	6078      	str	r0, [r7, #4]
 800c1ca:	460b      	mov	r3, r1
 800c1cc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800c1d2:	78fb      	ldrb	r3, [r7, #3]
 800c1d4:	015a      	lsls	r2, r3, #5
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	4413      	add	r3, r2
 800c1da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c1de:	689b      	ldr	r3, [r3, #8]
 800c1e0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c1e8:	695b      	ldr	r3, [r3, #20]
 800c1ea:	68ba      	ldr	r2, [r7, #8]
 800c1ec:	4013      	ands	r3, r2
 800c1ee:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c1f0:	68bb      	ldr	r3, [r7, #8]
}
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	3714      	adds	r7, #20
 800c1f6:	46bd      	mov	sp, r7
 800c1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1fc:	4770      	bx	lr

0800c1fe <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c1fe:	b480      	push	{r7}
 800c200:	b087      	sub	sp, #28
 800c202:	af00      	add	r7, sp, #0
 800c204:	6078      	str	r0, [r7, #4]
 800c206:	460b      	mov	r3, r1
 800c208:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800c20e:	697b      	ldr	r3, [r7, #20]
 800c210:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c214:	691b      	ldr	r3, [r3, #16]
 800c216:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800c218:	697b      	ldr	r3, [r7, #20]
 800c21a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c21e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c220:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800c222:	78fb      	ldrb	r3, [r7, #3]
 800c224:	f003 030f 	and.w	r3, r3, #15
 800c228:	68fa      	ldr	r2, [r7, #12]
 800c22a:	fa22 f303 	lsr.w	r3, r2, r3
 800c22e:	01db      	lsls	r3, r3, #7
 800c230:	b2db      	uxtb	r3, r3
 800c232:	693a      	ldr	r2, [r7, #16]
 800c234:	4313      	orrs	r3, r2
 800c236:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800c238:	78fb      	ldrb	r3, [r7, #3]
 800c23a:	015a      	lsls	r2, r3, #5
 800c23c:	697b      	ldr	r3, [r7, #20]
 800c23e:	4413      	add	r3, r2
 800c240:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c244:	689b      	ldr	r3, [r3, #8]
 800c246:	693a      	ldr	r2, [r7, #16]
 800c248:	4013      	ands	r3, r2
 800c24a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c24c:	68bb      	ldr	r3, [r7, #8]
}
 800c24e:	4618      	mov	r0, r3
 800c250:	371c      	adds	r7, #28
 800c252:	46bd      	mov	sp, r7
 800c254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c258:	4770      	bx	lr

0800c25a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800c25a:	b480      	push	{r7}
 800c25c:	b083      	sub	sp, #12
 800c25e:	af00      	add	r7, sp, #0
 800c260:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	695b      	ldr	r3, [r3, #20]
 800c266:	f003 0301 	and.w	r3, r3, #1
}
 800c26a:	4618      	mov	r0, r3
 800c26c:	370c      	adds	r7, #12
 800c26e:	46bd      	mov	sp, r7
 800c270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c274:	4770      	bx	lr

0800c276 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800c276:	b480      	push	{r7}
 800c278:	b085      	sub	sp, #20
 800c27a:	af00      	add	r7, sp, #0
 800c27c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	68fa      	ldr	r2, [r7, #12]
 800c28c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c290:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800c294:	f023 0307 	bic.w	r3, r3, #7
 800c298:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c2a0:	685b      	ldr	r3, [r3, #4]
 800c2a2:	68fa      	ldr	r2, [r7, #12]
 800c2a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c2a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c2ac:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c2ae:	2300      	movs	r3, #0
}
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	3714      	adds	r7, #20
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ba:	4770      	bx	lr

0800c2bc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800c2bc:	b480      	push	{r7}
 800c2be:	b087      	sub	sp, #28
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	60f8      	str	r0, [r7, #12]
 800c2c4:	460b      	mov	r3, r1
 800c2c6:	607a      	str	r2, [r7, #4]
 800c2c8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	333c      	adds	r3, #60	@ 0x3c
 800c2d2:	3304      	adds	r3, #4
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800c2d8:	693b      	ldr	r3, [r7, #16]
 800c2da:	4a26      	ldr	r2, [pc, #152]	@ (800c374 <USB_EP0_OutStart+0xb8>)
 800c2dc:	4293      	cmp	r3, r2
 800c2de:	d90a      	bls.n	800c2f6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c2e0:	697b      	ldr	r3, [r7, #20]
 800c2e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c2ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c2f0:	d101      	bne.n	800c2f6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800c2f2:	2300      	movs	r3, #0
 800c2f4:	e037      	b.n	800c366 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c2f6:	697b      	ldr	r3, [r7, #20]
 800c2f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c2fc:	461a      	mov	r2, r3
 800c2fe:	2300      	movs	r3, #0
 800c300:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c302:	697b      	ldr	r3, [r7, #20]
 800c304:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c308:	691b      	ldr	r3, [r3, #16]
 800c30a:	697a      	ldr	r2, [r7, #20]
 800c30c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c310:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c314:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800c316:	697b      	ldr	r3, [r7, #20]
 800c318:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c31c:	691b      	ldr	r3, [r3, #16]
 800c31e:	697a      	ldr	r2, [r7, #20]
 800c320:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c324:	f043 0318 	orr.w	r3, r3, #24
 800c328:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800c32a:	697b      	ldr	r3, [r7, #20]
 800c32c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c330:	691b      	ldr	r3, [r3, #16]
 800c332:	697a      	ldr	r2, [r7, #20]
 800c334:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c338:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800c33c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800c33e:	7afb      	ldrb	r3, [r7, #11]
 800c340:	2b01      	cmp	r3, #1
 800c342:	d10f      	bne.n	800c364 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800c344:	697b      	ldr	r3, [r7, #20]
 800c346:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c34a:	461a      	mov	r2, r3
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800c350:	697b      	ldr	r3, [r7, #20]
 800c352:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	697a      	ldr	r2, [r7, #20]
 800c35a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c35e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800c362:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c364:	2300      	movs	r3, #0
}
 800c366:	4618      	mov	r0, r3
 800c368:	371c      	adds	r7, #28
 800c36a:	46bd      	mov	sp, r7
 800c36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c370:	4770      	bx	lr
 800c372:	bf00      	nop
 800c374:	4f54300a 	.word	0x4f54300a

0800c378 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c378:	b480      	push	{r7}
 800c37a:	b085      	sub	sp, #20
 800c37c:	af00      	add	r7, sp, #0
 800c37e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c380:	2300      	movs	r3, #0
 800c382:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	3301      	adds	r3, #1
 800c388:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c390:	d901      	bls.n	800c396 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c392:	2303      	movs	r3, #3
 800c394:	e01b      	b.n	800c3ce <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	691b      	ldr	r3, [r3, #16]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	daf2      	bge.n	800c384 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800c39e:	2300      	movs	r3, #0
 800c3a0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	691b      	ldr	r3, [r3, #16]
 800c3a6:	f043 0201 	orr.w	r2, r3, #1
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	3301      	adds	r3, #1
 800c3b2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c3ba:	d901      	bls.n	800c3c0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800c3bc:	2303      	movs	r3, #3
 800c3be:	e006      	b.n	800c3ce <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	691b      	ldr	r3, [r3, #16]
 800c3c4:	f003 0301 	and.w	r3, r3, #1
 800c3c8:	2b01      	cmp	r3, #1
 800c3ca:	d0f0      	beq.n	800c3ae <USB_CoreReset+0x36>

  return HAL_OK;
 800c3cc:	2300      	movs	r3, #0
}
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	3714      	adds	r7, #20
 800c3d2:	46bd      	mov	sp, r7
 800c3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d8:	4770      	bx	lr
	...

0800c3dc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c3dc:	b580      	push	{r7, lr}
 800c3de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  USBD_COMPOSITE_Mount_Class();
 800c3e0:	f001 f978 	bl	800d6d4 <USBD_COMPOSITE_Mount_Class>
  if (USBD_Init(&hUsbDevice, &USBD_Desc, DEVICE_HS) != USBD_OK)
  {
    Error_Handler();
  }
#else
  if (USBD_Init(&hUsbDevice, &USBD_Desc, DEVICE_FS) != USBD_OK)
 800c3e4:	2200      	movs	r2, #0
 800c3e6:	4917      	ldr	r1, [pc, #92]	@ (800c444 <MX_USB_DEVICE_Init+0x68>)
 800c3e8:	4817      	ldr	r0, [pc, #92]	@ (800c448 <MX_USB_DEVICE_Init+0x6c>)
 800c3ea:	f001 fd5d 	bl	800dea8 <USBD_Init>
 800c3ee:	4603      	mov	r3, r0
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d001      	beq.n	800c3f8 <MX_USB_DEVICE_Init+0x1c>
  {
    Error_Handler();
 800c3f4:	f7f7 f914 	bl	8003620 <Error_Handler>
  }
#endif
  if (USBD_RegisterClass(&hUsbDevice, &USBD_COMPOSITE) != USBD_OK)
 800c3f8:	4914      	ldr	r1, [pc, #80]	@ (800c44c <MX_USB_DEVICE_Init+0x70>)
 800c3fa:	4813      	ldr	r0, [pc, #76]	@ (800c448 <MX_USB_DEVICE_Init+0x6c>)
 800c3fc:	f001 fd80 	bl	800df00 <USBD_RegisterClass>
 800c400:	4603      	mov	r3, r0
 800c402:	2b00      	cmp	r3, #0
 800c404:	d001      	beq.n	800c40a <MX_USB_DEVICE_Init+0x2e>
  {
    Error_Handler();
 800c406:	f7f7 f90b 	bl	8003620 <Error_Handler>
  }
#if (USBD_USE_CDC_ACM == 1)
  if (USBD_CDC_ACM_RegisterInterface(&hUsbDevice, &USBD_CDC_ACM_fops) != USBD_OK)
 800c40a:	4911      	ldr	r1, [pc, #68]	@ (800c450 <MX_USB_DEVICE_Init+0x74>)
 800c40c:	480e      	ldr	r0, [pc, #56]	@ (800c448 <MX_USB_DEVICE_Init+0x6c>)
 800c40e:	f000 fe3b 	bl	800d088 <USBD_CDC_ACM_RegisterInterface>
 800c412:	4603      	mov	r3, r0
 800c414:	2b00      	cmp	r3, #0
 800c416:	d001      	beq.n	800c41c <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
 800c418:	f7f7 f902 	bl	8003620 <Error_Handler>
#if (USBD_USE_HID_MOUSE == 1)
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDevice, &USBD_CustomHID_fops) != USBD_OK)
 800c41c:	490d      	ldr	r1, [pc, #52]	@ (800c454 <MX_USB_DEVICE_Init+0x78>)
 800c41e:	480a      	ldr	r0, [pc, #40]	@ (800c448 <MX_USB_DEVICE_Init+0x6c>)
 800c420:	f001 fcf4 	bl	800de0c <USBD_CUSTOM_HID_RegisterInterface>
 800c424:	4603      	mov	r3, r0
 800c426:	2b00      	cmp	r3, #0
 800c428:	d001      	beq.n	800c42e <MX_USB_DEVICE_Init+0x52>
  {
    Error_Handler();
 800c42a:	f7f7 f8f9 	bl	8003620 <Error_Handler>
  if (USBD_PRNT_RegisterInterface(&hUsbDevice, &USBD_PRNT_fops) != USBD_OK)
  {
    Error_Handler();
  }
#endif
  if (USBD_Start(&hUsbDevice) != USBD_OK)
 800c42e:	4806      	ldr	r0, [pc, #24]	@ (800c448 <MX_USB_DEVICE_Init+0x6c>)
 800c430:	f001 fda4 	bl	800df7c <USBD_Start>
 800c434:	4603      	mov	r3, r0
 800c436:	2b00      	cmp	r3, #0
 800c438:	d001      	beq.n	800c43e <MX_USB_DEVICE_Init+0x62>
  {
    Error_Handler();
 800c43a:	f7f7 f8f1 	bl	8003620 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c43e:	bf00      	nop
 800c440:	bd80      	pop	{r7, pc}
 800c442:	bf00      	nop
 800c444:	20000030 	.word	0x20000030
 800c448:	200010f4 	.word	0x200010f4
 800c44c:	20000194 	.word	0x20000194
 800c450:	2000001c 	.word	0x2000001c
 800c454:	200000a4 	.word	0x200000a4

0800c458 <CDC_Init>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init(uint8_t cdc_ch)
{
 800c458:	b580      	push	{r7, lr}
 800c45a:	b082      	sub	sp, #8
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	4603      	mov	r3, r0
 800c460:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 3 */

  /* ##-1- Set Application Buffers */
  USBD_CDC_SetRxBuffer(cdc_ch, &hUsbDevice, RX_Buffer[cdc_ch]);
 800c462:	79fb      	ldrb	r3, [r7, #7]
 800c464:	01db      	lsls	r3, r3, #7
 800c466:	4a06      	ldr	r2, [pc, #24]	@ (800c480 <CDC_Init+0x28>)
 800c468:	441a      	add	r2, r3
 800c46a:	79fb      	ldrb	r3, [r7, #7]
 800c46c:	4905      	ldr	r1, [pc, #20]	@ (800c484 <CDC_Init+0x2c>)
 800c46e:	4618      	mov	r0, r3
 800c470:	f000 fe44 	bl	800d0fc <USBD_CDC_SetRxBuffer>
  //  {
  //    /* Starting Error */
  //    Error_Handler();
  //  }

  return (USBD_OK);
 800c474:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c476:	4618      	mov	r0, r3
 800c478:	3708      	adds	r7, #8
 800c47a:	46bd      	mov	sp, r7
 800c47c:	bd80      	pop	{r7, pc}
 800c47e:	bf00      	nop
 800c480:	20001410 	.word	0x20001410
 800c484:	200010f4 	.word	0x200010f4

0800c488 <CDC_DeInit>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit(uint8_t cdc_ch)
{
 800c488:	b480      	push	{r7}
 800c48a:	b083      	sub	sp, #12
 800c48c:	af00      	add	r7, sp, #0
 800c48e:	4603      	mov	r3, r0
 800c490:	71fb      	strb	r3, [r7, #7]
  //  if (HAL_UART_DeInit(CDC_CH_To_UART_Handle(cdc_ch)) != HAL_OK)
  //  {
  //    /* Initialization Error */
  //    Error_Handler();
  //  }
  return (USBD_OK);
 800c492:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c494:	4618      	mov	r0, r3
 800c496:	370c      	adds	r7, #12
 800c498:	46bd      	mov	sp, r7
 800c49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c49e:	4770      	bx	lr

0800c4a0 <CDC_Control>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control(uint8_t cdc_ch, uint8_t cmd, uint8_t *pbuf, uint16_t length)
{
 800c4a0:	b480      	push	{r7}
 800c4a2:	b083      	sub	sp, #12
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	603a      	str	r2, [r7, #0]
 800c4a8:	461a      	mov	r2, r3
 800c4aa:	4603      	mov	r3, r0
 800c4ac:	71fb      	strb	r3, [r7, #7]
 800c4ae:	460b      	mov	r3, r1
 800c4b0:	71bb      	strb	r3, [r7, #6]
 800c4b2:	4613      	mov	r3, r2
 800c4b4:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch (cmd)
 800c4b6:	79bb      	ldrb	r3, [r7, #6]
 800c4b8:	2b23      	cmp	r3, #35	@ 0x23
 800c4ba:	f200 80b6 	bhi.w	800c62a <CDC_Control+0x18a>
 800c4be:	a201      	add	r2, pc, #4	@ (adr r2, 800c4c4 <CDC_Control+0x24>)
 800c4c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4c4:	0800c62b 	.word	0x0800c62b
 800c4c8:	0800c62b 	.word	0x0800c62b
 800c4cc:	0800c62b 	.word	0x0800c62b
 800c4d0:	0800c62b 	.word	0x0800c62b
 800c4d4:	0800c62b 	.word	0x0800c62b
 800c4d8:	0800c62b 	.word	0x0800c62b
 800c4dc:	0800c62b 	.word	0x0800c62b
 800c4e0:	0800c62b 	.word	0x0800c62b
 800c4e4:	0800c62b 	.word	0x0800c62b
 800c4e8:	0800c62b 	.word	0x0800c62b
 800c4ec:	0800c62b 	.word	0x0800c62b
 800c4f0:	0800c62b 	.word	0x0800c62b
 800c4f4:	0800c62b 	.word	0x0800c62b
 800c4f8:	0800c62b 	.word	0x0800c62b
 800c4fc:	0800c62b 	.word	0x0800c62b
 800c500:	0800c62b 	.word	0x0800c62b
 800c504:	0800c62b 	.word	0x0800c62b
 800c508:	0800c62b 	.word	0x0800c62b
 800c50c:	0800c62b 	.word	0x0800c62b
 800c510:	0800c62b 	.word	0x0800c62b
 800c514:	0800c62b 	.word	0x0800c62b
 800c518:	0800c62b 	.word	0x0800c62b
 800c51c:	0800c62b 	.word	0x0800c62b
 800c520:	0800c62b 	.word	0x0800c62b
 800c524:	0800c62b 	.word	0x0800c62b
 800c528:	0800c62b 	.word	0x0800c62b
 800c52c:	0800c62b 	.word	0x0800c62b
 800c530:	0800c62b 	.word	0x0800c62b
 800c534:	0800c62b 	.word	0x0800c62b
 800c538:	0800c62b 	.word	0x0800c62b
 800c53c:	0800c62b 	.word	0x0800c62b
 800c540:	0800c62b 	.word	0x0800c62b
 800c544:	0800c555 	.word	0x0800c555
 800c548:	0800c5b5 	.word	0x0800c5b5
 800c54c:	0800c62b 	.word	0x0800c62b
 800c550:	0800c62b 	.word	0x0800c62b
    /*                                        3 - Mark                             */
    /*                                        4 - Space                            */
    /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
    /*******************************************************************************/
  case CDC_SET_LINE_CODING:
    Line_Coding[cdc_ch].bitrate = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |
 800c554:	683b      	ldr	r3, [r7, #0]
 800c556:	781b      	ldrb	r3, [r3, #0]
 800c558:	461a      	mov	r2, r3
 800c55a:	683b      	ldr	r3, [r7, #0]
 800c55c:	3301      	adds	r3, #1
 800c55e:	781b      	ldrb	r3, [r3, #0]
 800c560:	021b      	lsls	r3, r3, #8
 800c562:	431a      	orrs	r2, r3
                                             (pbuf[2] << 16) | (pbuf[3] << 24));
 800c564:	683b      	ldr	r3, [r7, #0]
 800c566:	3302      	adds	r3, #2
 800c568:	781b      	ldrb	r3, [r3, #0]
 800c56a:	041b      	lsls	r3, r3, #16
    Line_Coding[cdc_ch].bitrate = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |
 800c56c:	431a      	orrs	r2, r3
                                             (pbuf[2] << 16) | (pbuf[3] << 24));
 800c56e:	683b      	ldr	r3, [r7, #0]
 800c570:	3303      	adds	r3, #3
 800c572:	781b      	ldrb	r3, [r3, #0]
 800c574:	061b      	lsls	r3, r3, #24
 800c576:	431a      	orrs	r2, r3
    Line_Coding[cdc_ch].bitrate = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |
 800c578:	79fb      	ldrb	r3, [r7, #7]
 800c57a:	4611      	mov	r1, r2
 800c57c:	4a2f      	ldr	r2, [pc, #188]	@ (800c63c <CDC_Control+0x19c>)
 800c57e:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
    Line_Coding[cdc_ch].format = pbuf[4];
 800c582:	79fb      	ldrb	r3, [r7, #7]
 800c584:	683a      	ldr	r2, [r7, #0]
 800c586:	7911      	ldrb	r1, [r2, #4]
 800c588:	4a2c      	ldr	r2, [pc, #176]	@ (800c63c <CDC_Control+0x19c>)
 800c58a:	00db      	lsls	r3, r3, #3
 800c58c:	4413      	add	r3, r2
 800c58e:	460a      	mov	r2, r1
 800c590:	711a      	strb	r2, [r3, #4]
    Line_Coding[cdc_ch].paritytype = pbuf[5];
 800c592:	79fb      	ldrb	r3, [r7, #7]
 800c594:	683a      	ldr	r2, [r7, #0]
 800c596:	7951      	ldrb	r1, [r2, #5]
 800c598:	4a28      	ldr	r2, [pc, #160]	@ (800c63c <CDC_Control+0x19c>)
 800c59a:	00db      	lsls	r3, r3, #3
 800c59c:	4413      	add	r3, r2
 800c59e:	460a      	mov	r2, r1
 800c5a0:	715a      	strb	r2, [r3, #5]
    Line_Coding[cdc_ch].datatype = pbuf[6];
 800c5a2:	79fb      	ldrb	r3, [r7, #7]
 800c5a4:	683a      	ldr	r2, [r7, #0]
 800c5a6:	7991      	ldrb	r1, [r2, #6]
 800c5a8:	4a24      	ldr	r2, [pc, #144]	@ (800c63c <CDC_Control+0x19c>)
 800c5aa:	00db      	lsls	r3, r3, #3
 800c5ac:	4413      	add	r3, r2
 800c5ae:	460a      	mov	r2, r1
 800c5b0:	719a      	strb	r2, [r3, #6]

    //Change_UART_Setting(cdc_ch);
    break;
 800c5b2:	e03b      	b.n	800c62c <CDC_Control+0x18c>

  case CDC_GET_LINE_CODING:
    pbuf[0] = (uint8_t)(Line_Coding[cdc_ch].bitrate);
 800c5b4:	79fb      	ldrb	r3, [r7, #7]
 800c5b6:	4a21      	ldr	r2, [pc, #132]	@ (800c63c <CDC_Control+0x19c>)
 800c5b8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c5bc:	b2da      	uxtb	r2, r3
 800c5be:	683b      	ldr	r3, [r7, #0]
 800c5c0:	701a      	strb	r2, [r3, #0]
    pbuf[1] = (uint8_t)(Line_Coding[cdc_ch].bitrate >> 8);
 800c5c2:	79fb      	ldrb	r3, [r7, #7]
 800c5c4:	4a1d      	ldr	r2, [pc, #116]	@ (800c63c <CDC_Control+0x19c>)
 800c5c6:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c5ca:	0a1a      	lsrs	r2, r3, #8
 800c5cc:	683b      	ldr	r3, [r7, #0]
 800c5ce:	3301      	adds	r3, #1
 800c5d0:	b2d2      	uxtb	r2, r2
 800c5d2:	701a      	strb	r2, [r3, #0]
    pbuf[2] = (uint8_t)(Line_Coding[cdc_ch].bitrate >> 16);
 800c5d4:	79fb      	ldrb	r3, [r7, #7]
 800c5d6:	4a19      	ldr	r2, [pc, #100]	@ (800c63c <CDC_Control+0x19c>)
 800c5d8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c5dc:	0c1a      	lsrs	r2, r3, #16
 800c5de:	683b      	ldr	r3, [r7, #0]
 800c5e0:	3302      	adds	r3, #2
 800c5e2:	b2d2      	uxtb	r2, r2
 800c5e4:	701a      	strb	r2, [r3, #0]
    pbuf[3] = (uint8_t)(Line_Coding[cdc_ch].bitrate >> 24);
 800c5e6:	79fb      	ldrb	r3, [r7, #7]
 800c5e8:	4a14      	ldr	r2, [pc, #80]	@ (800c63c <CDC_Control+0x19c>)
 800c5ea:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c5ee:	0e1a      	lsrs	r2, r3, #24
 800c5f0:	683b      	ldr	r3, [r7, #0]
 800c5f2:	3303      	adds	r3, #3
 800c5f4:	b2d2      	uxtb	r2, r2
 800c5f6:	701a      	strb	r2, [r3, #0]
    pbuf[4] = Line_Coding[cdc_ch].format;
 800c5f8:	79fb      	ldrb	r3, [r7, #7]
 800c5fa:	683a      	ldr	r2, [r7, #0]
 800c5fc:	3204      	adds	r2, #4
 800c5fe:	490f      	ldr	r1, [pc, #60]	@ (800c63c <CDC_Control+0x19c>)
 800c600:	00db      	lsls	r3, r3, #3
 800c602:	440b      	add	r3, r1
 800c604:	791b      	ldrb	r3, [r3, #4]
 800c606:	7013      	strb	r3, [r2, #0]
    pbuf[5] = Line_Coding[cdc_ch].paritytype;
 800c608:	79fb      	ldrb	r3, [r7, #7]
 800c60a:	683a      	ldr	r2, [r7, #0]
 800c60c:	3205      	adds	r2, #5
 800c60e:	490b      	ldr	r1, [pc, #44]	@ (800c63c <CDC_Control+0x19c>)
 800c610:	00db      	lsls	r3, r3, #3
 800c612:	440b      	add	r3, r1
 800c614:	795b      	ldrb	r3, [r3, #5]
 800c616:	7013      	strb	r3, [r2, #0]
    pbuf[6] = Line_Coding[cdc_ch].datatype;
 800c618:	79fb      	ldrb	r3, [r7, #7]
 800c61a:	683a      	ldr	r2, [r7, #0]
 800c61c:	3206      	adds	r2, #6
 800c61e:	4907      	ldr	r1, [pc, #28]	@ (800c63c <CDC_Control+0x19c>)
 800c620:	00db      	lsls	r3, r3, #3
 800c622:	440b      	add	r3, r1
 800c624:	799b      	ldrb	r3, [r3, #6]
 800c626:	7013      	strb	r3, [r2, #0]
    break;
 800c628:	e000      	b.n	800c62c <CDC_Control+0x18c>
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c62a:	bf00      	nop
  }

  return (USBD_OK);
 800c62c:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c62e:	4618      	mov	r0, r3
 800c630:	370c      	adds	r7, #12
 800c632:	46bd      	mov	sp, r7
 800c634:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c638:	4770      	bx	lr
 800c63a:	bf00      	nop
 800c63c:	20001490 	.word	0x20001490

0800c640 <CDC_Receive>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive(uint8_t cdc_ch, uint8_t *Buf, uint32_t *Len)
{
 800c640:	b580      	push	{r7, lr}
 800c642:	b084      	sub	sp, #16
 800c644:	af00      	add	r7, sp, #0
 800c646:	4603      	mov	r3, r0
 800c648:	60b9      	str	r1, [r7, #8]
 800c64a:	607a      	str	r2, [r7, #4]
 800c64c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 6 */
  //HAL_UART_Transmit_DMA(CDC_CH_To_UART_Handle(cdc_ch), Buf, *Len);
  CDC_Transmit(cdc_ch, Buf, *Len); // echo back on same channel
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	b29a      	uxth	r2, r3
 800c654:	7bfb      	ldrb	r3, [r7, #15]
 800c656:	68b9      	ldr	r1, [r7, #8]
 800c658:	4618      	mov	r0, r3
 800c65a:	f000 f825 	bl	800c6a8 <CDC_Transmit>

  USBD_CDC_SetRxBuffer(cdc_ch, &hUsbDevice, &Buf[0]);
 800c65e:	7bfb      	ldrb	r3, [r7, #15]
 800c660:	68ba      	ldr	r2, [r7, #8]
 800c662:	4907      	ldr	r1, [pc, #28]	@ (800c680 <CDC_Receive+0x40>)
 800c664:	4618      	mov	r0, r3
 800c666:	f000 fd49 	bl	800d0fc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(cdc_ch, &hUsbDevice);
 800c66a:	7bfb      	ldrb	r3, [r7, #15]
 800c66c:	4904      	ldr	r1, [pc, #16]	@ (800c680 <CDC_Receive+0x40>)
 800c66e:	4618      	mov	r0, r3
 800c670:	f000 fda4 	bl	800d1bc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800c674:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c676:	4618      	mov	r0, r3
 800c678:	3710      	adds	r7, #16
 800c67a:	46bd      	mov	sp, r7
 800c67c:	bd80      	pop	{r7, pc}
 800c67e:	bf00      	nop
 800c680:	200010f4 	.word	0x200010f4

0800c684 <CDC_TransmitCplt>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt(uint8_t cdc_ch, uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c684:	b480      	push	{r7}
 800c686:	b085      	sub	sp, #20
 800c688:	af00      	add	r7, sp, #0
 800c68a:	60b9      	str	r1, [r7, #8]
 800c68c:	607a      	str	r2, [r7, #4]
 800c68e:	461a      	mov	r2, r3
 800c690:	4603      	mov	r3, r0
 800c692:	73fb      	strb	r3, [r7, #15]
 800c694:	4613      	mov	r3, r2
 800c696:	73bb      	strb	r3, [r7, #14]
  return (USBD_OK);
 800c698:	2300      	movs	r3, #0
}
 800c69a:	4618      	mov	r0, r3
 800c69c:	3714      	adds	r7, #20
 800c69e:	46bd      	mov	sp, r7
 800c6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a4:	4770      	bx	lr
	...

0800c6a8 <CDC_Transmit>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit(uint8_t ch, uint8_t *Buf, uint16_t Len)
{
 800c6a8:	b580      	push	{r7, lr}
 800c6aa:	b084      	sub	sp, #16
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	4603      	mov	r3, r0
 800c6b0:	6039      	str	r1, [r7, #0]
 800c6b2:	71fb      	strb	r3, [r7, #7]
 800c6b4:	4613      	mov	r3, r2
 800c6b6:	80bb      	strh	r3, [r7, #4]
  uint8_t result = USBD_OK;
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  extern USBD_CDC_ACM_HandleTypeDef CDC_ACM_Class_Data[];
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800c6bc:	2300      	movs	r3, #0
 800c6be:	60bb      	str	r3, [r7, #8]
  hcdc = &CDC_ACM_Class_Data[ch];
 800c6c0:	79fb      	ldrb	r3, [r7, #7]
 800c6c2:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800c6c6:	fb02 f303 	mul.w	r3, r2, r3
 800c6ca:	4a0e      	ldr	r2, [pc, #56]	@ (800c704 <CDC_Transmit+0x5c>)
 800c6cc:	4413      	add	r3, r2
 800c6ce:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0)
 800c6d0:	68bb      	ldr	r3, [r7, #8]
 800c6d2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d001      	beq.n	800c6de <CDC_Transmit+0x36>
  {
    return USBD_BUSY;
 800c6da:	2301      	movs	r3, #1
 800c6dc:	e00d      	b.n	800c6fa <CDC_Transmit+0x52>
  }
  USBD_CDC_SetTxBuffer(ch, &hUsbDevice, Buf, Len);
 800c6de:	88bb      	ldrh	r3, [r7, #4]
 800c6e0:	79f8      	ldrb	r0, [r7, #7]
 800c6e2:	683a      	ldr	r2, [r7, #0]
 800c6e4:	4908      	ldr	r1, [pc, #32]	@ (800c708 <CDC_Transmit+0x60>)
 800c6e6:	f000 fce5 	bl	800d0b4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(ch, &hUsbDevice);
 800c6ea:	79fb      	ldrb	r3, [r7, #7]
 800c6ec:	4906      	ldr	r1, [pc, #24]	@ (800c708 <CDC_Transmit+0x60>)
 800c6ee:	4618      	mov	r0, r3
 800c6f0:	f000 fd22 	bl	800d138 <USBD_CDC_TransmitPacket>
 800c6f4:	4603      	mov	r3, r0
 800c6f6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800c6f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6fa:	4618      	mov	r0, r3
 800c6fc:	3710      	adds	r7, #16
 800c6fe:	46bd      	mov	sp, r7
 800c700:	bd80      	pop	{r7, pc}
 800c702:	bf00      	nop
 800c704:	200016b0 	.word	0x200016b0
 800c708:	200010f4 	.word	0x200010f4

0800c70c <USBD_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c70c:	b480      	push	{r7}
 800c70e:	b083      	sub	sp, #12
 800c710:	af00      	add	r7, sp, #0
 800c712:	4603      	mov	r3, r0
 800c714:	6039      	str	r1, [r7, #0]
 800c716:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_DeviceDesc);
 800c718:	683b      	ldr	r3, [r7, #0]
 800c71a:	2212      	movs	r2, #18
 800c71c:	801a      	strh	r2, [r3, #0]
  return USBD_DeviceDesc;
 800c71e:	4b03      	ldr	r3, [pc, #12]	@ (800c72c <USBD_DeviceDescriptor+0x20>)
}
 800c720:	4618      	mov	r0, r3
 800c722:	370c      	adds	r7, #12
 800c724:	46bd      	mov	sp, r7
 800c726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c72a:	4770      	bx	lr
 800c72c:	2000004c 	.word	0x2000004c

0800c730 <USBD_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c730:	b480      	push	{r7}
 800c732:	b083      	sub	sp, #12
 800c734:	af00      	add	r7, sp, #0
 800c736:	4603      	mov	r3, r0
 800c738:	6039      	str	r1, [r7, #0]
 800c73a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c73c:	683b      	ldr	r3, [r7, #0]
 800c73e:	2204      	movs	r2, #4
 800c740:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c742:	4b03      	ldr	r3, [pc, #12]	@ (800c750 <USBD_LangIDStrDescriptor+0x20>)
}
 800c744:	4618      	mov	r0, r3
 800c746:	370c      	adds	r7, #12
 800c748:	46bd      	mov	sp, r7
 800c74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c74e:	4770      	bx	lr
 800c750:	20000060 	.word	0x20000060

0800c754 <USBD_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c754:	b580      	push	{r7, lr}
 800c756:	b082      	sub	sp, #8
 800c758:	af00      	add	r7, sp, #0
 800c75a:	4603      	mov	r3, r0
 800c75c:	6039      	str	r1, [r7, #0]
 800c75e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c760:	79fb      	ldrb	r3, [r7, #7]
 800c762:	2b00      	cmp	r3, #0
 800c764:	d105      	bne.n	800c772 <USBD_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800c766:	683a      	ldr	r2, [r7, #0]
 800c768:	4907      	ldr	r1, [pc, #28]	@ (800c788 <USBD_ProductStrDescriptor+0x34>)
 800c76a:	4808      	ldr	r0, [pc, #32]	@ (800c78c <USBD_ProductStrDescriptor+0x38>)
 800c76c:	f002 fc45 	bl	800effa <USBD_GetString>
 800c770:	e004      	b.n	800c77c <USBD_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800c772:	683a      	ldr	r2, [r7, #0]
 800c774:	4904      	ldr	r1, [pc, #16]	@ (800c788 <USBD_ProductStrDescriptor+0x34>)
 800c776:	4805      	ldr	r0, [pc, #20]	@ (800c78c <USBD_ProductStrDescriptor+0x38>)
 800c778:	f002 fc3f 	bl	800effa <USBD_GetString>
  }
  return USBD_StrDesc;
 800c77c:	4b02      	ldr	r3, [pc, #8]	@ (800c788 <USBD_ProductStrDescriptor+0x34>)
}
 800c77e:	4618      	mov	r0, r3
 800c780:	3708      	adds	r7, #8
 800c782:	46bd      	mov	sp, r7
 800c784:	bd80      	pop	{r7, pc}
 800c786:	bf00      	nop
 800c788:	20001498 	.word	0x20001498
 800c78c:	080153bc 	.word	0x080153bc

0800c790 <USBD_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c790:	b580      	push	{r7, lr}
 800c792:	b082      	sub	sp, #8
 800c794:	af00      	add	r7, sp, #0
 800c796:	4603      	mov	r3, r0
 800c798:	6039      	str	r1, [r7, #0]
 800c79a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c79c:	683a      	ldr	r2, [r7, #0]
 800c79e:	4904      	ldr	r1, [pc, #16]	@ (800c7b0 <USBD_ManufacturerStrDescriptor+0x20>)
 800c7a0:	4804      	ldr	r0, [pc, #16]	@ (800c7b4 <USBD_ManufacturerStrDescriptor+0x24>)
 800c7a2:	f002 fc2a 	bl	800effa <USBD_GetString>
  return USBD_StrDesc;
 800c7a6:	4b02      	ldr	r3, [pc, #8]	@ (800c7b0 <USBD_ManufacturerStrDescriptor+0x20>)
}
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	3708      	adds	r7, #8
 800c7ac:	46bd      	mov	sp, r7
 800c7ae:	bd80      	pop	{r7, pc}
 800c7b0:	20001498 	.word	0x20001498
 800c7b4:	080153d4 	.word	0x080153d4

0800c7b8 <USBD_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c7b8:	b580      	push	{r7, lr}
 800c7ba:	b082      	sub	sp, #8
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	4603      	mov	r3, r0
 800c7c0:	6039      	str	r1, [r7, #0]
 800c7c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c7c4:	683b      	ldr	r3, [r7, #0]
 800c7c6:	221a      	movs	r2, #26
 800c7c8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c7ca:	f000 f843 	bl	800c854 <Get_SerialNum>
  /* USER CODE BEGIN USBD_SerialStrDescriptor */

  /* USER CODE END USBD_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800c7ce:	4b02      	ldr	r3, [pc, #8]	@ (800c7d8 <USBD_SerialStrDescriptor+0x20>)
}
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	3708      	adds	r7, #8
 800c7d4:	46bd      	mov	sp, r7
 800c7d6:	bd80      	pop	{r7, pc}
 800c7d8:	20000064 	.word	0x20000064

0800c7dc <USBD_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b082      	sub	sp, #8
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	4603      	mov	r3, r0
 800c7e4:	6039      	str	r1, [r7, #0]
 800c7e6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c7e8:	79fb      	ldrb	r3, [r7, #7]
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d105      	bne.n	800c7fa <USBD_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800c7ee:	683a      	ldr	r2, [r7, #0]
 800c7f0:	4907      	ldr	r1, [pc, #28]	@ (800c810 <USBD_ConfigStrDescriptor+0x34>)
 800c7f2:	4808      	ldr	r0, [pc, #32]	@ (800c814 <USBD_ConfigStrDescriptor+0x38>)
 800c7f4:	f002 fc01 	bl	800effa <USBD_GetString>
 800c7f8:	e004      	b.n	800c804 <USBD_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800c7fa:	683a      	ldr	r2, [r7, #0]
 800c7fc:	4904      	ldr	r1, [pc, #16]	@ (800c810 <USBD_ConfigStrDescriptor+0x34>)
 800c7fe:	4805      	ldr	r0, [pc, #20]	@ (800c814 <USBD_ConfigStrDescriptor+0x38>)
 800c800:	f002 fbfb 	bl	800effa <USBD_GetString>
  }
  return USBD_StrDesc;
 800c804:	4b02      	ldr	r3, [pc, #8]	@ (800c810 <USBD_ConfigStrDescriptor+0x34>)
}
 800c806:	4618      	mov	r0, r3
 800c808:	3708      	adds	r7, #8
 800c80a:	46bd      	mov	sp, r7
 800c80c:	bd80      	pop	{r7, pc}
 800c80e:	bf00      	nop
 800c810:	20001498 	.word	0x20001498
 800c814:	080153e8 	.word	0x080153e8

0800c818 <USBD_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c818:	b580      	push	{r7, lr}
 800c81a:	b082      	sub	sp, #8
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	4603      	mov	r3, r0
 800c820:	6039      	str	r1, [r7, #0]
 800c822:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c824:	79fb      	ldrb	r3, [r7, #7]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d105      	bne.n	800c836 <USBD_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800c82a:	683a      	ldr	r2, [r7, #0]
 800c82c:	4907      	ldr	r1, [pc, #28]	@ (800c84c <USBD_InterfaceStrDescriptor+0x34>)
 800c82e:	4808      	ldr	r0, [pc, #32]	@ (800c850 <USBD_InterfaceStrDescriptor+0x38>)
 800c830:	f002 fbe3 	bl	800effa <USBD_GetString>
 800c834:	e004      	b.n	800c840 <USBD_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800c836:	683a      	ldr	r2, [r7, #0]
 800c838:	4904      	ldr	r1, [pc, #16]	@ (800c84c <USBD_InterfaceStrDescriptor+0x34>)
 800c83a:	4805      	ldr	r0, [pc, #20]	@ (800c850 <USBD_InterfaceStrDescriptor+0x38>)
 800c83c:	f002 fbdd 	bl	800effa <USBD_GetString>
  }
  return USBD_StrDesc;
 800c840:	4b02      	ldr	r3, [pc, #8]	@ (800c84c <USBD_InterfaceStrDescriptor+0x34>)
}
 800c842:	4618      	mov	r0, r3
 800c844:	3708      	adds	r7, #8
 800c846:	46bd      	mov	sp, r7
 800c848:	bd80      	pop	{r7, pc}
 800c84a:	bf00      	nop
 800c84c:	20001498 	.word	0x20001498
 800c850:	080153f8 	.word	0x080153f8

0800c854 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c854:	b580      	push	{r7, lr}
 800c856:	b084      	sub	sp, #16
 800c858:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c85a:	4b0f      	ldr	r3, [pc, #60]	@ (800c898 <Get_SerialNum+0x44>)
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c860:	4b0e      	ldr	r3, [pc, #56]	@ (800c89c <Get_SerialNum+0x48>)
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c866:	4b0e      	ldr	r3, [pc, #56]	@ (800c8a0 <Get_SerialNum+0x4c>)
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c86c:	68fa      	ldr	r2, [r7, #12]
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	4413      	add	r3, r2
 800c872:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	2b00      	cmp	r3, #0
 800c878:	d009      	beq.n	800c88e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c87a:	2208      	movs	r2, #8
 800c87c:	4909      	ldr	r1, [pc, #36]	@ (800c8a4 <Get_SerialNum+0x50>)
 800c87e:	68f8      	ldr	r0, [r7, #12]
 800c880:	f000 f814 	bl	800c8ac <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c884:	2204      	movs	r2, #4
 800c886:	4908      	ldr	r1, [pc, #32]	@ (800c8a8 <Get_SerialNum+0x54>)
 800c888:	68b8      	ldr	r0, [r7, #8]
 800c88a:	f000 f80f 	bl	800c8ac <IntToUnicode>
  }
}
 800c88e:	bf00      	nop
 800c890:	3710      	adds	r7, #16
 800c892:	46bd      	mov	sp, r7
 800c894:	bd80      	pop	{r7, pc}
 800c896:	bf00      	nop
 800c898:	1fff7a10 	.word	0x1fff7a10
 800c89c:	1fff7a14 	.word	0x1fff7a14
 800c8a0:	1fff7a18 	.word	0x1fff7a18
 800c8a4:	20000066 	.word	0x20000066
 800c8a8:	20000076 	.word	0x20000076

0800c8ac <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c8ac:	b480      	push	{r7}
 800c8ae:	b087      	sub	sp, #28
 800c8b0:	af00      	add	r7, sp, #0
 800c8b2:	60f8      	str	r0, [r7, #12]
 800c8b4:	60b9      	str	r1, [r7, #8]
 800c8b6:	4613      	mov	r3, r2
 800c8b8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c8ba:	2300      	movs	r3, #0
 800c8bc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c8be:	2300      	movs	r3, #0
 800c8c0:	75fb      	strb	r3, [r7, #23]
 800c8c2:	e027      	b.n	800c914 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	0f1b      	lsrs	r3, r3, #28
 800c8c8:	2b09      	cmp	r3, #9
 800c8ca:	d80b      	bhi.n	800c8e4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	0f1b      	lsrs	r3, r3, #28
 800c8d0:	b2da      	uxtb	r2, r3
 800c8d2:	7dfb      	ldrb	r3, [r7, #23]
 800c8d4:	005b      	lsls	r3, r3, #1
 800c8d6:	4619      	mov	r1, r3
 800c8d8:	68bb      	ldr	r3, [r7, #8]
 800c8da:	440b      	add	r3, r1
 800c8dc:	3230      	adds	r2, #48	@ 0x30
 800c8de:	b2d2      	uxtb	r2, r2
 800c8e0:	701a      	strb	r2, [r3, #0]
 800c8e2:	e00a      	b.n	800c8fa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	0f1b      	lsrs	r3, r3, #28
 800c8e8:	b2da      	uxtb	r2, r3
 800c8ea:	7dfb      	ldrb	r3, [r7, #23]
 800c8ec:	005b      	lsls	r3, r3, #1
 800c8ee:	4619      	mov	r1, r3
 800c8f0:	68bb      	ldr	r3, [r7, #8]
 800c8f2:	440b      	add	r3, r1
 800c8f4:	3237      	adds	r2, #55	@ 0x37
 800c8f6:	b2d2      	uxtb	r2, r2
 800c8f8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	011b      	lsls	r3, r3, #4
 800c8fe:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c900:	7dfb      	ldrb	r3, [r7, #23]
 800c902:	005b      	lsls	r3, r3, #1
 800c904:	3301      	adds	r3, #1
 800c906:	68ba      	ldr	r2, [r7, #8]
 800c908:	4413      	add	r3, r2
 800c90a:	2200      	movs	r2, #0
 800c90c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c90e:	7dfb      	ldrb	r3, [r7, #23]
 800c910:	3301      	adds	r3, #1
 800c912:	75fb      	strb	r3, [r7, #23]
 800c914:	7dfa      	ldrb	r2, [r7, #23]
 800c916:	79fb      	ldrb	r3, [r7, #7]
 800c918:	429a      	cmp	r2, r3
 800c91a:	d3d3      	bcc.n	800c8c4 <IntToUnicode+0x18>
  }
}
 800c91c:	bf00      	nop
 800c91e:	bf00      	nop
 800c920:	371c      	adds	r7, #28
 800c922:	46bd      	mov	sp, r7
 800c924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c928:	4770      	bx	lr

0800c92a <CUSTOM_HID_Init>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init(void)
{
 800c92a:	b480      	push	{r7}
 800c92c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c92e:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c930:	4618      	mov	r0, r3
 800c932:	46bd      	mov	sp, r7
 800c934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c938:	4770      	bx	lr

0800c93a <CUSTOM_HID_DeInit>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit(void)
{
 800c93a:	b480      	push	{r7}
 800c93c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800c93e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c940:	4618      	mov	r0, r3
 800c942:	46bd      	mov	sp, r7
 800c944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c948:	4770      	bx	lr

0800c94a <CUSTOM_HID_OutEvent>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent(uint8_t event_idx, uint8_t state)
{
 800c94a:	b480      	push	{r7}
 800c94c:	b083      	sub	sp, #12
 800c94e:	af00      	add	r7, sp, #0
 800c950:	4603      	mov	r3, r0
 800c952:	460a      	mov	r2, r1
 800c954:	71fb      	strb	r3, [r7, #7]
 800c956:	4613      	mov	r3, r2
 800c958:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN 6 */
  //memcpy(buffer, state, 0x40);
  //USBD_CUSTOM_HID_SendReport(&hUsbDevice, (uint8_t *)buffer, 0x40);
  return (USBD_OK);
 800c95a:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c95c:	4618      	mov	r0, r3
 800c95e:	370c      	adds	r7, #12
 800c960:	46bd      	mov	sp, r7
 800c962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c966:	4770      	bx	lr

0800c968 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c968:	b580      	push	{r7, lr}
 800c96a:	b084      	sub	sp, #16
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	6078      	str	r0, [r7, #4]
 800c970:	460b      	mov	r3, r1
 800c972:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800c974:	2300      	movs	r3, #0
 800c976:	60bb      	str	r3, [r7, #8]

  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800c978:	2300      	movs	r3, #0
 800c97a:	73fb      	strb	r3, [r7, #15]
 800c97c:	e0c6      	b.n	800cb0c <USBD_CDC_Init+0x1a4>
  {
    hcdc = &CDC_ACM_Class_Data[i];
 800c97e:	7bfb      	ldrb	r3, [r7, #15]
 800c980:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800c984:	fb02 f303 	mul.w	r3, r2, r3
 800c988:	4a65      	ldr	r2, [pc, #404]	@ (800cb20 <USBD_CDC_Init+0x1b8>)
 800c98a:	4413      	add	r3, r2
 800c98c:	60bb      	str	r3, [r7, #8]

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	7c1b      	ldrb	r3, [r3, #16]
 800c992:	2b00      	cmp	r3, #0
 800c994:	d13d      	bne.n	800ca12 <USBD_CDC_Init+0xaa>
    {
      /* Open EP IN */
      (void)USBD_LL_OpenEP(pdev, CDC_IN_EP[i], USBD_EP_TYPE_BULK,
 800c996:	7bfb      	ldrb	r3, [r7, #15]
 800c998:	4a62      	ldr	r2, [pc, #392]	@ (800cb24 <USBD_CDC_Init+0x1bc>)
 800c99a:	5cd1      	ldrb	r1, [r2, r3]
 800c99c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c9a0:	2202      	movs	r2, #2
 800c9a2:	6878      	ldr	r0, [r7, #4]
 800c9a4:	f002 fd9b 	bl	800f4de <USBD_LL_OpenEP>
                           CDC_DATA_HS_IN_PACKET_SIZE);

      pdev->ep_in[CDC_IN_EP[i] & 0xFU].is_used = 1U;
 800c9a8:	7bfb      	ldrb	r3, [r7, #15]
 800c9aa:	4a5e      	ldr	r2, [pc, #376]	@ (800cb24 <USBD_CDC_Init+0x1bc>)
 800c9ac:	5cd3      	ldrb	r3, [r2, r3]
 800c9ae:	f003 020f 	and.w	r2, r3, #15
 800c9b2:	6879      	ldr	r1, [r7, #4]
 800c9b4:	4613      	mov	r3, r2
 800c9b6:	009b      	lsls	r3, r3, #2
 800c9b8:	4413      	add	r3, r2
 800c9ba:	009b      	lsls	r3, r3, #2
 800c9bc:	440b      	add	r3, r1
 800c9be:	3324      	adds	r3, #36	@ 0x24
 800c9c0:	2201      	movs	r2, #1
 800c9c2:	801a      	strh	r2, [r3, #0]

      /* Open EP OUT */
      (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP[i], USBD_EP_TYPE_BULK,
 800c9c4:	7bfb      	ldrb	r3, [r7, #15]
 800c9c6:	4a58      	ldr	r2, [pc, #352]	@ (800cb28 <USBD_CDC_Init+0x1c0>)
 800c9c8:	5cd1      	ldrb	r1, [r2, r3]
 800c9ca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c9ce:	2202      	movs	r2, #2
 800c9d0:	6878      	ldr	r0, [r7, #4]
 800c9d2:	f002 fd84 	bl	800f4de <USBD_LL_OpenEP>
                           CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP[i] & 0xFU].is_used = 1U;
 800c9d6:	7bfb      	ldrb	r3, [r7, #15]
 800c9d8:	4a53      	ldr	r2, [pc, #332]	@ (800cb28 <USBD_CDC_Init+0x1c0>)
 800c9da:	5cd3      	ldrb	r3, [r2, r3]
 800c9dc:	f003 020f 	and.w	r2, r3, #15
 800c9e0:	6879      	ldr	r1, [r7, #4]
 800c9e2:	4613      	mov	r3, r2
 800c9e4:	009b      	lsls	r3, r3, #2
 800c9e6:	4413      	add	r3, r2
 800c9e8:	009b      	lsls	r3, r3, #2
 800c9ea:	440b      	add	r3, r1
 800c9ec:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c9f0:	2201      	movs	r2, #1
 800c9f2:	801a      	strh	r2, [r3, #0]

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP[i] & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c9f4:	7bfb      	ldrb	r3, [r7, #15]
 800c9f6:	4a4d      	ldr	r2, [pc, #308]	@ (800cb2c <USBD_CDC_Init+0x1c4>)
 800c9f8:	5cd3      	ldrb	r3, [r2, r3]
 800c9fa:	f003 020f 	and.w	r2, r3, #15
 800c9fe:	6879      	ldr	r1, [r7, #4]
 800ca00:	4613      	mov	r3, r2
 800ca02:	009b      	lsls	r3, r3, #2
 800ca04:	4413      	add	r3, r2
 800ca06:	009b      	lsls	r3, r3, #2
 800ca08:	440b      	add	r3, r1
 800ca0a:	3326      	adds	r3, #38	@ 0x26
 800ca0c:	2210      	movs	r2, #16
 800ca0e:	801a      	strh	r2, [r3, #0]
 800ca10:	e03a      	b.n	800ca88 <USBD_CDC_Init+0x120>
    }
    else
    {
      /* Open EP IN */
      (void)USBD_LL_OpenEP(pdev, CDC_IN_EP[i], USBD_EP_TYPE_BULK,
 800ca12:	7bfb      	ldrb	r3, [r7, #15]
 800ca14:	4a43      	ldr	r2, [pc, #268]	@ (800cb24 <USBD_CDC_Init+0x1bc>)
 800ca16:	5cd1      	ldrb	r1, [r2, r3]
 800ca18:	2340      	movs	r3, #64	@ 0x40
 800ca1a:	2202      	movs	r2, #2
 800ca1c:	6878      	ldr	r0, [r7, #4]
 800ca1e:	f002 fd5e 	bl	800f4de <USBD_LL_OpenEP>
                           CDC_DATA_FS_IN_PACKET_SIZE);

      pdev->ep_in[CDC_IN_EP[i] & 0xFU].is_used = 1U;
 800ca22:	7bfb      	ldrb	r3, [r7, #15]
 800ca24:	4a3f      	ldr	r2, [pc, #252]	@ (800cb24 <USBD_CDC_Init+0x1bc>)
 800ca26:	5cd3      	ldrb	r3, [r2, r3]
 800ca28:	f003 020f 	and.w	r2, r3, #15
 800ca2c:	6879      	ldr	r1, [r7, #4]
 800ca2e:	4613      	mov	r3, r2
 800ca30:	009b      	lsls	r3, r3, #2
 800ca32:	4413      	add	r3, r2
 800ca34:	009b      	lsls	r3, r3, #2
 800ca36:	440b      	add	r3, r1
 800ca38:	3324      	adds	r3, #36	@ 0x24
 800ca3a:	2201      	movs	r2, #1
 800ca3c:	801a      	strh	r2, [r3, #0]

      /* Open EP OUT */
      (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP[i], USBD_EP_TYPE_BULK,
 800ca3e:	7bfb      	ldrb	r3, [r7, #15]
 800ca40:	4a39      	ldr	r2, [pc, #228]	@ (800cb28 <USBD_CDC_Init+0x1c0>)
 800ca42:	5cd1      	ldrb	r1, [r2, r3]
 800ca44:	2340      	movs	r3, #64	@ 0x40
 800ca46:	2202      	movs	r2, #2
 800ca48:	6878      	ldr	r0, [r7, #4]
 800ca4a:	f002 fd48 	bl	800f4de <USBD_LL_OpenEP>
                           CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP[i] & 0xFU].is_used = 1U;
 800ca4e:	7bfb      	ldrb	r3, [r7, #15]
 800ca50:	4a35      	ldr	r2, [pc, #212]	@ (800cb28 <USBD_CDC_Init+0x1c0>)
 800ca52:	5cd3      	ldrb	r3, [r2, r3]
 800ca54:	f003 020f 	and.w	r2, r3, #15
 800ca58:	6879      	ldr	r1, [r7, #4]
 800ca5a:	4613      	mov	r3, r2
 800ca5c:	009b      	lsls	r3, r3, #2
 800ca5e:	4413      	add	r3, r2
 800ca60:	009b      	lsls	r3, r3, #2
 800ca62:	440b      	add	r3, r1
 800ca64:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ca68:	2201      	movs	r2, #1
 800ca6a:	801a      	strh	r2, [r3, #0]

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP[i] & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800ca6c:	7bfb      	ldrb	r3, [r7, #15]
 800ca6e:	4a2f      	ldr	r2, [pc, #188]	@ (800cb2c <USBD_CDC_Init+0x1c4>)
 800ca70:	5cd3      	ldrb	r3, [r2, r3]
 800ca72:	f003 020f 	and.w	r2, r3, #15
 800ca76:	6879      	ldr	r1, [r7, #4]
 800ca78:	4613      	mov	r3, r2
 800ca7a:	009b      	lsls	r3, r3, #2
 800ca7c:	4413      	add	r3, r2
 800ca7e:	009b      	lsls	r3, r3, #2
 800ca80:	440b      	add	r3, r1
 800ca82:	3326      	adds	r3, #38	@ 0x26
 800ca84:	2210      	movs	r2, #16
 800ca86:	801a      	strh	r2, [r3, #0]
    }

    /* Open Command IN EP */
    (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP[i], USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ca88:	7bfb      	ldrb	r3, [r7, #15]
 800ca8a:	4a28      	ldr	r2, [pc, #160]	@ (800cb2c <USBD_CDC_Init+0x1c4>)
 800ca8c:	5cd1      	ldrb	r1, [r2, r3]
 800ca8e:	2308      	movs	r3, #8
 800ca90:	2203      	movs	r2, #3
 800ca92:	6878      	ldr	r0, [r7, #4]
 800ca94:	f002 fd23 	bl	800f4de <USBD_LL_OpenEP>
    pdev->ep_in[CDC_CMD_EP[i] & 0xFU].is_used = 1U;
 800ca98:	7bfb      	ldrb	r3, [r7, #15]
 800ca9a:	4a24      	ldr	r2, [pc, #144]	@ (800cb2c <USBD_CDC_Init+0x1c4>)
 800ca9c:	5cd3      	ldrb	r3, [r2, r3]
 800ca9e:	f003 020f 	and.w	r2, r3, #15
 800caa2:	6879      	ldr	r1, [r7, #4]
 800caa4:	4613      	mov	r3, r2
 800caa6:	009b      	lsls	r3, r3, #2
 800caa8:	4413      	add	r3, r2
 800caaa:	009b      	lsls	r3, r3, #2
 800caac:	440b      	add	r3, r1
 800caae:	3324      	adds	r3, #36	@ 0x24
 800cab0:	2201      	movs	r2, #1
 800cab2:	801a      	strh	r2, [r3, #0]

    /* Init  physical Interface components */
    ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Init(i);
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	7bfa      	ldrb	r2, [r7, #15]
 800cabe:	4610      	mov	r0, r2
 800cac0:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800cac2:	68bb      	ldr	r3, [r7, #8]
 800cac4:	2200      	movs	r2, #0
 800cac6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 800caca:	68bb      	ldr	r3, [r7, #8]
 800cacc:	2200      	movs	r2, #0
 800cace:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	7c1b      	ldrb	r3, [r3, #16]
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d10b      	bne.n	800caf2 <USBD_CDC_Init+0x18a>
    {
      /* Prepare Out endpoint to receive next packet */
      (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP[i], hcdc->RxBuffer,
 800cada:	7bfb      	ldrb	r3, [r7, #15]
 800cadc:	4a12      	ldr	r2, [pc, #72]	@ (800cb28 <USBD_CDC_Init+0x1c0>)
 800cade:	5cd1      	ldrb	r1, [r2, r3]
 800cae0:	68bb      	ldr	r3, [r7, #8]
 800cae2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cae6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800caea:	6878      	ldr	r0, [r7, #4]
 800caec:	f002 fde6 	bl	800f6bc <USBD_LL_PrepareReceive>
 800caf0:	e009      	b.n	800cb06 <USBD_CDC_Init+0x19e>
                                   CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP[i], hcdc->RxBuffer,
 800caf2:	7bfb      	ldrb	r3, [r7, #15]
 800caf4:	4a0c      	ldr	r2, [pc, #48]	@ (800cb28 <USBD_CDC_Init+0x1c0>)
 800caf6:	5cd1      	ldrb	r1, [r2, r3]
 800caf8:	68bb      	ldr	r3, [r7, #8]
 800cafa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cafe:	2340      	movs	r3, #64	@ 0x40
 800cb00:	6878      	ldr	r0, [r7, #4]
 800cb02:	f002 fddb 	bl	800f6bc <USBD_LL_PrepareReceive>
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cb06:	7bfb      	ldrb	r3, [r7, #15]
 800cb08:	3301      	adds	r3, #1
 800cb0a:	73fb      	strb	r3, [r7, #15]
 800cb0c:	7bfb      	ldrb	r3, [r7, #15]
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	f43f af35 	beq.w	800c97e <USBD_CDC_Init+0x16>
                                   CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return (uint8_t)USBD_OK;
 800cb14:	2300      	movs	r3, #0
}
 800cb16:	4618      	mov	r0, r3
 800cb18:	3710      	adds	r7, #16
 800cb1a:	46bd      	mov	sp, r7
 800cb1c:	bd80      	pop	{r7, pc}
 800cb1e:	bf00      	nop
 800cb20:	200016b0 	.word	0x200016b0
 800cb24:	20001698 	.word	0x20001698
 800cb28:	2000169c 	.word	0x2000169c
 800cb2c:	200016a0 	.word	0x200016a0

0800cb30 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cb30:	b580      	push	{r7, lr}
 800cb32:	b084      	sub	sp, #16
 800cb34:	af00      	add	r7, sp, #0
 800cb36:	6078      	str	r0, [r7, #4]
 800cb38:	460b      	mov	r3, r1
 800cb3a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cb3c:	2300      	movs	r3, #0
 800cb3e:	73fb      	strb	r3, [r7, #15]
 800cb40:	e057      	b.n	800cbf2 <USBD_CDC_DeInit+0xc2>
  {
    /* Close EP IN */
    (void)USBD_LL_CloseEP(pdev, CDC_IN_EP[i]);
 800cb42:	7bfb      	ldrb	r3, [r7, #15]
 800cb44:	4a2f      	ldr	r2, [pc, #188]	@ (800cc04 <USBD_CDC_DeInit+0xd4>)
 800cb46:	5cd3      	ldrb	r3, [r2, r3]
 800cb48:	4619      	mov	r1, r3
 800cb4a:	6878      	ldr	r0, [r7, #4]
 800cb4c:	f002 fced 	bl	800f52a <USBD_LL_CloseEP>
    pdev->ep_in[CDC_IN_EP[i] & 0xFU].is_used = 0U;
 800cb50:	7bfb      	ldrb	r3, [r7, #15]
 800cb52:	4a2c      	ldr	r2, [pc, #176]	@ (800cc04 <USBD_CDC_DeInit+0xd4>)
 800cb54:	5cd3      	ldrb	r3, [r2, r3]
 800cb56:	f003 020f 	and.w	r2, r3, #15
 800cb5a:	6879      	ldr	r1, [r7, #4]
 800cb5c:	4613      	mov	r3, r2
 800cb5e:	009b      	lsls	r3, r3, #2
 800cb60:	4413      	add	r3, r2
 800cb62:	009b      	lsls	r3, r3, #2
 800cb64:	440b      	add	r3, r1
 800cb66:	3324      	adds	r3, #36	@ 0x24
 800cb68:	2200      	movs	r2, #0
 800cb6a:	801a      	strh	r2, [r3, #0]

    /* Close EP OUT */
    (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP[i]);
 800cb6c:	7bfb      	ldrb	r3, [r7, #15]
 800cb6e:	4a26      	ldr	r2, [pc, #152]	@ (800cc08 <USBD_CDC_DeInit+0xd8>)
 800cb70:	5cd3      	ldrb	r3, [r2, r3]
 800cb72:	4619      	mov	r1, r3
 800cb74:	6878      	ldr	r0, [r7, #4]
 800cb76:	f002 fcd8 	bl	800f52a <USBD_LL_CloseEP>
    pdev->ep_out[CDC_OUT_EP[i] & 0xFU].is_used = 0U;
 800cb7a:	7bfb      	ldrb	r3, [r7, #15]
 800cb7c:	4a22      	ldr	r2, [pc, #136]	@ (800cc08 <USBD_CDC_DeInit+0xd8>)
 800cb7e:	5cd3      	ldrb	r3, [r2, r3]
 800cb80:	f003 020f 	and.w	r2, r3, #15
 800cb84:	6879      	ldr	r1, [r7, #4]
 800cb86:	4613      	mov	r3, r2
 800cb88:	009b      	lsls	r3, r3, #2
 800cb8a:	4413      	add	r3, r2
 800cb8c:	009b      	lsls	r3, r3, #2
 800cb8e:	440b      	add	r3, r1
 800cb90:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800cb94:	2200      	movs	r2, #0
 800cb96:	801a      	strh	r2, [r3, #0]

    /* Close Command IN EP */
    (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP[i]);
 800cb98:	7bfb      	ldrb	r3, [r7, #15]
 800cb9a:	4a1c      	ldr	r2, [pc, #112]	@ (800cc0c <USBD_CDC_DeInit+0xdc>)
 800cb9c:	5cd3      	ldrb	r3, [r2, r3]
 800cb9e:	4619      	mov	r1, r3
 800cba0:	6878      	ldr	r0, [r7, #4]
 800cba2:	f002 fcc2 	bl	800f52a <USBD_LL_CloseEP>
    pdev->ep_in[CDC_CMD_EP[i] & 0xFU].is_used = 0U;
 800cba6:	7bfb      	ldrb	r3, [r7, #15]
 800cba8:	4a18      	ldr	r2, [pc, #96]	@ (800cc0c <USBD_CDC_DeInit+0xdc>)
 800cbaa:	5cd3      	ldrb	r3, [r2, r3]
 800cbac:	f003 020f 	and.w	r2, r3, #15
 800cbb0:	6879      	ldr	r1, [r7, #4]
 800cbb2:	4613      	mov	r3, r2
 800cbb4:	009b      	lsls	r3, r3, #2
 800cbb6:	4413      	add	r3, r2
 800cbb8:	009b      	lsls	r3, r3, #2
 800cbba:	440b      	add	r3, r1
 800cbbc:	3324      	adds	r3, #36	@ 0x24
 800cbbe:	2200      	movs	r2, #0
 800cbc0:	801a      	strh	r2, [r3, #0]
    pdev->ep_in[CDC_CMD_EP[i] & 0xFU].bInterval = 0U;
 800cbc2:	7bfb      	ldrb	r3, [r7, #15]
 800cbc4:	4a11      	ldr	r2, [pc, #68]	@ (800cc0c <USBD_CDC_DeInit+0xdc>)
 800cbc6:	5cd3      	ldrb	r3, [r2, r3]
 800cbc8:	f003 020f 	and.w	r2, r3, #15
 800cbcc:	6879      	ldr	r1, [r7, #4]
 800cbce:	4613      	mov	r3, r2
 800cbd0:	009b      	lsls	r3, r3, #2
 800cbd2:	4413      	add	r3, r2
 800cbd4:	009b      	lsls	r3, r3, #2
 800cbd6:	440b      	add	r3, r1
 800cbd8:	3326      	adds	r3, #38	@ 0x26
 800cbda:	2200      	movs	r2, #0
 800cbdc:	801a      	strh	r2, [r3, #0]

    /* DeInit  physical Interface components */
    ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->DeInit(i);
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cbe4:	685b      	ldr	r3, [r3, #4]
 800cbe6:	7bfa      	ldrb	r2, [r7, #15]
 800cbe8:	4610      	mov	r0, r2
 800cbea:	4798      	blx	r3
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cbec:	7bfb      	ldrb	r3, [r7, #15]
 800cbee:	3301      	adds	r3, #1
 800cbf0:	73fb      	strb	r3, [r7, #15]
 800cbf2:	7bfb      	ldrb	r3, [r7, #15]
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d0a4      	beq.n	800cb42 <USBD_CDC_DeInit+0x12>
  }
  return (uint8_t)USBD_OK;
 800cbf8:	2300      	movs	r3, #0
}
 800cbfa:	4618      	mov	r0, r3
 800cbfc:	3710      	adds	r7, #16
 800cbfe:	46bd      	mov	sp, r7
 800cc00:	bd80      	pop	{r7, pc}
 800cc02:	bf00      	nop
 800cc04:	20001698 	.word	0x20001698
 800cc08:	2000169c 	.word	0x2000169c
 800cc0c:	200016a0 	.word	0x200016a0

0800cc10 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800cc10:	b590      	push	{r4, r7, lr}
 800cc12:	b087      	sub	sp, #28
 800cc14:	af00      	add	r7, sp, #0
 800cc16:	6078      	str	r0, [r7, #4]
 800cc18:	6039      	str	r1, [r7, #0]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800cc1a:	2300      	movs	r3, #0
 800cc1c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800cc1e:	2300      	movs	r3, #0
 800cc20:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800cc22:	2300      	movs	r3, #0
 800cc24:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800cc26:	2300      	movs	r3, #0
 800cc28:	75fb      	strb	r3, [r7, #23]

  uint8_t windex_to_ch = 0;
 800cc2a:	2300      	movs	r3, #0
 800cc2c:	75bb      	strb	r3, [r7, #22]

  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cc2e:	2300      	movs	r3, #0
 800cc30:	757b      	strb	r3, [r7, #21]
 800cc32:	e015      	b.n	800cc60 <USBD_CDC_Setup+0x50>
  {
    if (LOBYTE(req->wIndex) == CDC_CMD_ITF_NBR[i] || LOBYTE(req->wIndex) == CDC_COM_ITF_NBR[i])
 800cc34:	683b      	ldr	r3, [r7, #0]
 800cc36:	889b      	ldrh	r3, [r3, #4]
 800cc38:	b2da      	uxtb	r2, r3
 800cc3a:	7d7b      	ldrb	r3, [r7, #21]
 800cc3c:	496d      	ldr	r1, [pc, #436]	@ (800cdf4 <USBD_CDC_Setup+0x1e4>)
 800cc3e:	5ccb      	ldrb	r3, [r1, r3]
 800cc40:	429a      	cmp	r2, r3
 800cc42:	d007      	beq.n	800cc54 <USBD_CDC_Setup+0x44>
 800cc44:	683b      	ldr	r3, [r7, #0]
 800cc46:	889b      	ldrh	r3, [r3, #4]
 800cc48:	b2da      	uxtb	r2, r3
 800cc4a:	7d7b      	ldrb	r3, [r7, #21]
 800cc4c:	496a      	ldr	r1, [pc, #424]	@ (800cdf8 <USBD_CDC_Setup+0x1e8>)
 800cc4e:	5ccb      	ldrb	r3, [r1, r3]
 800cc50:	429a      	cmp	r2, r3
 800cc52:	d102      	bne.n	800cc5a <USBD_CDC_Setup+0x4a>
    {
      windex_to_ch = i;
 800cc54:	7d7b      	ldrb	r3, [r7, #21]
 800cc56:	75bb      	strb	r3, [r7, #22]
      break;
 800cc58:	e005      	b.n	800cc66 <USBD_CDC_Setup+0x56>
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cc5a:	7d7b      	ldrb	r3, [r7, #21]
 800cc5c:	3301      	adds	r3, #1
 800cc5e:	757b      	strb	r3, [r7, #21]
 800cc60:	7d7b      	ldrb	r3, [r7, #21]
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d0e6      	beq.n	800cc34 <USBD_CDC_Setup+0x24>
    }
  }

  hcdc = &CDC_ACM_Class_Data[windex_to_ch];
 800cc66:	7dbb      	ldrb	r3, [r7, #22]
 800cc68:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800cc6c:	fb02 f303 	mul.w	r3, r2, r3
 800cc70:	4a62      	ldr	r2, [pc, #392]	@ (800cdfc <USBD_CDC_Setup+0x1ec>)
 800cc72:	4413      	add	r3, r2
 800cc74:	613b      	str	r3, [r7, #16]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cc76:	683b      	ldr	r3, [r7, #0]
 800cc78:	781b      	ldrb	r3, [r3, #0]
 800cc7a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d04a      	beq.n	800cd18 <USBD_CDC_Setup+0x108>
 800cc82:	2b20      	cmp	r3, #32
 800cc84:	f040 80aa 	bne.w	800cddc <USBD_CDC_Setup+0x1cc>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800cc88:	683b      	ldr	r3, [r7, #0]
 800cc8a:	88db      	ldrh	r3, [r3, #6]
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d038      	beq.n	800cd02 <USBD_CDC_Setup+0xf2>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800cc90:	683b      	ldr	r3, [r7, #0]
 800cc92:	781b      	ldrb	r3, [r3, #0]
 800cc94:	b25b      	sxtb	r3, r3
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	da1d      	bge.n	800ccd6 <USBD_CDC_Setup+0xc6>
      {
        ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Control(windex_to_ch, req->bRequest, (uint8_t *)hcdc->data[windex_to_ch], req->wLength);
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cca0:	689c      	ldr	r4, [r3, #8]
 800cca2:	683b      	ldr	r3, [r7, #0]
 800cca4:	7859      	ldrb	r1, [r3, #1]
 800cca6:	7dbb      	ldrb	r3, [r7, #22]
 800cca8:	025b      	lsls	r3, r3, #9
 800ccaa:	693a      	ldr	r2, [r7, #16]
 800ccac:	441a      	add	r2, r3
 800ccae:	683b      	ldr	r3, [r7, #0]
 800ccb0:	88db      	ldrh	r3, [r3, #6]
 800ccb2:	7db8      	ldrb	r0, [r7, #22]
 800ccb4:	47a0      	blx	r4

        len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800ccb6:	683b      	ldr	r3, [r7, #0]
 800ccb8:	88db      	ldrh	r3, [r3, #6]
 800ccba:	2b07      	cmp	r3, #7
 800ccbc:	bf28      	it	cs
 800ccbe:	2307      	movcs	r3, #7
 800ccc0:	81fb      	strh	r3, [r7, #14]
        (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data[windex_to_ch], len);
 800ccc2:	7dbb      	ldrb	r3, [r7, #22]
 800ccc4:	025b      	lsls	r3, r3, #9
 800ccc6:	693a      	ldr	r2, [r7, #16]
 800ccc8:	4413      	add	r3, r2
 800ccca:	89fa      	ldrh	r2, [r7, #14]
 800cccc:	4619      	mov	r1, r3
 800ccce:	6878      	ldr	r0, [r7, #4]
 800ccd0:	f002 f9f3 	bl	800f0ba <USBD_CtlSendData>
    }
    else
    {
      ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Control(windex_to_ch, req->bRequest, (uint8_t *)req, 0U);
    }
    break;
 800ccd4:	e089      	b.n	800cdea <USBD_CDC_Setup+0x1da>
        hcdc->CmdOpCode = req->bRequest;
 800ccd6:	683b      	ldr	r3, [r7, #0]
 800ccd8:	785a      	ldrb	r2, [r3, #1]
 800ccda:	693b      	ldr	r3, [r7, #16]
 800ccdc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800cce0:	683b      	ldr	r3, [r7, #0]
 800cce2:	88db      	ldrh	r3, [r3, #6]
 800cce4:	b2da      	uxtb	r2, r3
 800cce6:	693b      	ldr	r3, [r7, #16]
 800cce8:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data[windex_to_ch], req->wLength);
 800ccec:	7dbb      	ldrb	r3, [r7, #22]
 800ccee:	025b      	lsls	r3, r3, #9
 800ccf0:	693a      	ldr	r2, [r7, #16]
 800ccf2:	18d1      	adds	r1, r2, r3
 800ccf4:	683b      	ldr	r3, [r7, #0]
 800ccf6:	88db      	ldrh	r3, [r3, #6]
 800ccf8:	461a      	mov	r2, r3
 800ccfa:	6878      	ldr	r0, [r7, #4]
 800ccfc:	f002 fa09 	bl	800f112 <USBD_CtlPrepareRx>
    break;
 800cd00:	e073      	b.n	800cdea <USBD_CDC_Setup+0x1da>
      ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Control(windex_to_ch, req->bRequest, (uint8_t *)req, 0U);
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cd08:	689c      	ldr	r4, [r3, #8]
 800cd0a:	683b      	ldr	r3, [r7, #0]
 800cd0c:	7859      	ldrb	r1, [r3, #1]
 800cd0e:	7db8      	ldrb	r0, [r7, #22]
 800cd10:	2300      	movs	r3, #0
 800cd12:	683a      	ldr	r2, [r7, #0]
 800cd14:	47a0      	blx	r4
    break;
 800cd16:	e068      	b.n	800cdea <USBD_CDC_Setup+0x1da>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800cd18:	683b      	ldr	r3, [r7, #0]
 800cd1a:	785b      	ldrb	r3, [r3, #1]
 800cd1c:	2b0b      	cmp	r3, #11
 800cd1e:	d852      	bhi.n	800cdc6 <USBD_CDC_Setup+0x1b6>
 800cd20:	a201      	add	r2, pc, #4	@ (adr r2, 800cd28 <USBD_CDC_Setup+0x118>)
 800cd22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd26:	bf00      	nop
 800cd28:	0800cd59 	.word	0x0800cd59
 800cd2c:	0800cdd5 	.word	0x0800cdd5
 800cd30:	0800cdc7 	.word	0x0800cdc7
 800cd34:	0800cdc7 	.word	0x0800cdc7
 800cd38:	0800cdc7 	.word	0x0800cdc7
 800cd3c:	0800cdc7 	.word	0x0800cdc7
 800cd40:	0800cdc7 	.word	0x0800cdc7
 800cd44:	0800cdc7 	.word	0x0800cdc7
 800cd48:	0800cdc7 	.word	0x0800cdc7
 800cd4c:	0800cdc7 	.word	0x0800cdc7
 800cd50:	0800cd83 	.word	0x0800cd83
 800cd54:	0800cdad 	.word	0x0800cdad
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cd5e:	b2db      	uxtb	r3, r3
 800cd60:	2b03      	cmp	r3, #3
 800cd62:	d107      	bne.n	800cd74 <USBD_CDC_Setup+0x164>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800cd64:	f107 030a 	add.w	r3, r7, #10
 800cd68:	2202      	movs	r2, #2
 800cd6a:	4619      	mov	r1, r3
 800cd6c:	6878      	ldr	r0, [r7, #4]
 800cd6e:	f002 f9a4 	bl	800f0ba <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800cd72:	e032      	b.n	800cdda <USBD_CDC_Setup+0x1ca>
        USBD_CtlError(pdev, req);
 800cd74:	6839      	ldr	r1, [r7, #0]
 800cd76:	6878      	ldr	r0, [r7, #4]
 800cd78:	f002 f92e 	bl	800efd8 <USBD_CtlError>
        ret = USBD_FAIL;
 800cd7c:	2303      	movs	r3, #3
 800cd7e:	75fb      	strb	r3, [r7, #23]
      break;
 800cd80:	e02b      	b.n	800cdda <USBD_CDC_Setup+0x1ca>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cd88:	b2db      	uxtb	r3, r3
 800cd8a:	2b03      	cmp	r3, #3
 800cd8c:	d107      	bne.n	800cd9e <USBD_CDC_Setup+0x18e>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800cd8e:	f107 030d 	add.w	r3, r7, #13
 800cd92:	2201      	movs	r2, #1
 800cd94:	4619      	mov	r1, r3
 800cd96:	6878      	ldr	r0, [r7, #4]
 800cd98:	f002 f98f 	bl	800f0ba <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800cd9c:	e01d      	b.n	800cdda <USBD_CDC_Setup+0x1ca>
        USBD_CtlError(pdev, req);
 800cd9e:	6839      	ldr	r1, [r7, #0]
 800cda0:	6878      	ldr	r0, [r7, #4]
 800cda2:	f002 f919 	bl	800efd8 <USBD_CtlError>
        ret = USBD_FAIL;
 800cda6:	2303      	movs	r3, #3
 800cda8:	75fb      	strb	r3, [r7, #23]
      break;
 800cdaa:	e016      	b.n	800cdda <USBD_CDC_Setup+0x1ca>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cdb2:	b2db      	uxtb	r3, r3
 800cdb4:	2b03      	cmp	r3, #3
 800cdb6:	d00f      	beq.n	800cdd8 <USBD_CDC_Setup+0x1c8>
      {
        USBD_CtlError(pdev, req);
 800cdb8:	6839      	ldr	r1, [r7, #0]
 800cdba:	6878      	ldr	r0, [r7, #4]
 800cdbc:	f002 f90c 	bl	800efd8 <USBD_CtlError>
        ret = USBD_FAIL;
 800cdc0:	2303      	movs	r3, #3
 800cdc2:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800cdc4:	e008      	b.n	800cdd8 <USBD_CDC_Setup+0x1c8>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800cdc6:	6839      	ldr	r1, [r7, #0]
 800cdc8:	6878      	ldr	r0, [r7, #4]
 800cdca:	f002 f905 	bl	800efd8 <USBD_CtlError>
      ret = USBD_FAIL;
 800cdce:	2303      	movs	r3, #3
 800cdd0:	75fb      	strb	r3, [r7, #23]
      break;
 800cdd2:	e002      	b.n	800cdda <USBD_CDC_Setup+0x1ca>
      break;
 800cdd4:	bf00      	nop
 800cdd6:	e008      	b.n	800cdea <USBD_CDC_Setup+0x1da>
      break;
 800cdd8:	bf00      	nop
    }
    break;
 800cdda:	e006      	b.n	800cdea <USBD_CDC_Setup+0x1da>

  default:
    USBD_CtlError(pdev, req);
 800cddc:	6839      	ldr	r1, [r7, #0]
 800cdde:	6878      	ldr	r0, [r7, #4]
 800cde0:	f002 f8fa 	bl	800efd8 <USBD_CtlError>
    ret = USBD_FAIL;
 800cde4:	2303      	movs	r3, #3
 800cde6:	75fb      	strb	r3, [r7, #23]
    break;
 800cde8:	bf00      	nop
  }

  return (uint8_t)ret;
 800cdea:	7dfb      	ldrb	r3, [r7, #23]
}
 800cdec:	4618      	mov	r0, r3
 800cdee:	371c      	adds	r7, #28
 800cdf0:	46bd      	mov	sp, r7
 800cdf2:	bd90      	pop	{r4, r7, pc}
 800cdf4:	200016a4 	.word	0x200016a4
 800cdf8:	200016a8 	.word	0x200016a8
 800cdfc:	200016b0 	.word	0x200016b0

0800ce00 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ce00:	b590      	push	{r4, r7, lr}
 800ce02:	b087      	sub	sp, #28
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	6078      	str	r0, [r7, #4]
 800ce08:	460b      	mov	r3, r1
 800ce0a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800ce0c:	2300      	movs	r3, #0
 800ce0e:	613b      	str	r3, [r7, #16]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800ce16:	60fb      	str	r3, [r7, #12]
  uint8_t ep_to_ch = 0;
 800ce18:	2300      	movs	r3, #0
 800ce1a:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800ce1c:	2300      	movs	r3, #0
 800ce1e:	75bb      	strb	r3, [r7, #22]
 800ce20:	e00d      	b.n	800ce3e <USBD_CDC_DataIn+0x3e>
  {
    if (epnum == (CDC_IN_EP[i] & 0x0F))
 800ce22:	78fa      	ldrb	r2, [r7, #3]
 800ce24:	7dbb      	ldrb	r3, [r7, #22]
 800ce26:	4934      	ldr	r1, [pc, #208]	@ (800cef8 <USBD_CDC_DataIn+0xf8>)
 800ce28:	5ccb      	ldrb	r3, [r1, r3]
 800ce2a:	f003 030f 	and.w	r3, r3, #15
 800ce2e:	429a      	cmp	r2, r3
 800ce30:	d102      	bne.n	800ce38 <USBD_CDC_DataIn+0x38>
    {
      ep_to_ch = i;
 800ce32:	7dbb      	ldrb	r3, [r7, #22]
 800ce34:	75fb      	strb	r3, [r7, #23]
      break;
 800ce36:	e005      	b.n	800ce44 <USBD_CDC_DataIn+0x44>
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800ce38:	7dbb      	ldrb	r3, [r7, #22]
 800ce3a:	3301      	adds	r3, #1
 800ce3c:	75bb      	strb	r3, [r7, #22]
 800ce3e:	7dbb      	ldrb	r3, [r7, #22]
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d0ee      	beq.n	800ce22 <USBD_CDC_DataIn+0x22>
    }
  }

  hcdc = &CDC_ACM_Class_Data[ep_to_ch];
 800ce44:	7dfb      	ldrb	r3, [r7, #23]
 800ce46:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800ce4a:	fb02 f303 	mul.w	r3, r2, r3
 800ce4e:	4a2b      	ldr	r2, [pc, #172]	@ (800cefc <USBD_CDC_DataIn+0xfc>)
 800ce50:	4413      	add	r3, r2
 800ce52:	613b      	str	r3, [r7, #16]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800ce54:	78fa      	ldrb	r2, [r7, #3]
 800ce56:	6879      	ldr	r1, [r7, #4]
 800ce58:	4613      	mov	r3, r2
 800ce5a:	009b      	lsls	r3, r3, #2
 800ce5c:	4413      	add	r3, r2
 800ce5e:	009b      	lsls	r3, r3, #2
 800ce60:	440b      	add	r3, r1
 800ce62:	3318      	adds	r3, #24
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d029      	beq.n	800cebe <USBD_CDC_DataIn+0xbe>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800ce6a:	78fa      	ldrb	r2, [r7, #3]
 800ce6c:	6879      	ldr	r1, [r7, #4]
 800ce6e:	4613      	mov	r3, r2
 800ce70:	009b      	lsls	r3, r3, #2
 800ce72:	4413      	add	r3, r2
 800ce74:	009b      	lsls	r3, r3, #2
 800ce76:	440b      	add	r3, r1
 800ce78:	3318      	adds	r3, #24
 800ce7a:	681a      	ldr	r2, [r3, #0]
 800ce7c:	78f9      	ldrb	r1, [r7, #3]
 800ce7e:	68f8      	ldr	r0, [r7, #12]
 800ce80:	460b      	mov	r3, r1
 800ce82:	00db      	lsls	r3, r3, #3
 800ce84:	440b      	add	r3, r1
 800ce86:	009b      	lsls	r3, r3, #2
 800ce88:	4403      	add	r3, r0
 800ce8a:	331c      	adds	r3, #28
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	fbb2 f1f3 	udiv	r1, r2, r3
 800ce92:	fb01 f303 	mul.w	r3, r1, r3
 800ce96:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d110      	bne.n	800cebe <USBD_CDC_DataIn+0xbe>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800ce9c:	78fa      	ldrb	r2, [r7, #3]
 800ce9e:	6879      	ldr	r1, [r7, #4]
 800cea0:	4613      	mov	r3, r2
 800cea2:	009b      	lsls	r3, r3, #2
 800cea4:	4413      	add	r3, r2
 800cea6:	009b      	lsls	r3, r3, #2
 800cea8:	440b      	add	r3, r1
 800ceaa:	3318      	adds	r3, #24
 800ceac:	2200      	movs	r2, #0
 800ceae:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800ceb0:	78f9      	ldrb	r1, [r7, #3]
 800ceb2:	2300      	movs	r3, #0
 800ceb4:	2200      	movs	r2, #0
 800ceb6:	6878      	ldr	r0, [r7, #4]
 800ceb8:	f002 fbdf 	bl	800f67a <USBD_LL_Transmit>
 800cebc:	e016      	b.n	800ceec <USBD_CDC_DataIn+0xec>
  }
  else
  {
    hcdc->TxState = 0U;
 800cebe:	693b      	ldr	r3, [r7, #16]
 800cec0:	2200      	movs	r2, #0
 800cec2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->TransmitCplt != NULL)
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cecc:	691b      	ldr	r3, [r3, #16]
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d00c      	beq.n	800ceec <USBD_CDC_DataIn+0xec>
    {
      ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->TransmitCplt(ep_to_ch, hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ced8:	691c      	ldr	r4, [r3, #16]
 800ceda:	693b      	ldr	r3, [r7, #16]
 800cedc:	f8d3 1208 	ldr.w	r1, [r3, #520]	@ 0x208
 800cee0:	693b      	ldr	r3, [r7, #16]
 800cee2:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800cee6:	78fb      	ldrb	r3, [r7, #3]
 800cee8:	7df8      	ldrb	r0, [r7, #23]
 800ceea:	47a0      	blx	r4
    }
  }

  return (uint8_t)USBD_OK;
 800ceec:	2300      	movs	r3, #0
}
 800ceee:	4618      	mov	r0, r3
 800cef0:	371c      	adds	r7, #28
 800cef2:	46bd      	mov	sp, r7
 800cef4:	bd90      	pop	{r4, r7, pc}
 800cef6:	bf00      	nop
 800cef8:	20001698 	.word	0x20001698
 800cefc:	200016b0 	.word	0x200016b0

0800cf00 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cf00:	b580      	push	{r7, lr}
 800cf02:	b084      	sub	sp, #16
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	6078      	str	r0, [r7, #4]
 800cf08:	460b      	mov	r3, r1
 800cf0a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800cf0c:	2300      	movs	r3, #0
 800cf0e:	60bb      	str	r3, [r7, #8]
  uint8_t ep_to_ch = 0;
 800cf10:	2300      	movs	r3, #0
 800cf12:	73fb      	strb	r3, [r7, #15]

  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cf14:	2300      	movs	r3, #0
 800cf16:	73bb      	strb	r3, [r7, #14]
 800cf18:	e00b      	b.n	800cf32 <USBD_CDC_DataOut+0x32>
  {
    if (epnum == CDC_OUT_EP[i])
 800cf1a:	7bbb      	ldrb	r3, [r7, #14]
 800cf1c:	4a17      	ldr	r2, [pc, #92]	@ (800cf7c <USBD_CDC_DataOut+0x7c>)
 800cf1e:	5cd3      	ldrb	r3, [r2, r3]
 800cf20:	78fa      	ldrb	r2, [r7, #3]
 800cf22:	429a      	cmp	r2, r3
 800cf24:	d102      	bne.n	800cf2c <USBD_CDC_DataOut+0x2c>
    {
      ep_to_ch = i;
 800cf26:	7bbb      	ldrb	r3, [r7, #14]
 800cf28:	73fb      	strb	r3, [r7, #15]
      break;
 800cf2a:	e005      	b.n	800cf38 <USBD_CDC_DataOut+0x38>
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cf2c:	7bbb      	ldrb	r3, [r7, #14]
 800cf2e:	3301      	adds	r3, #1
 800cf30:	73bb      	strb	r3, [r7, #14]
 800cf32:	7bbb      	ldrb	r3, [r7, #14]
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d0f0      	beq.n	800cf1a <USBD_CDC_DataOut+0x1a>
    }
  }

  hcdc = &CDC_ACM_Class_Data[ep_to_ch];
 800cf38:	7bfb      	ldrb	r3, [r7, #15]
 800cf3a:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800cf3e:	fb02 f303 	mul.w	r3, r2, r3
 800cf42:	4a0f      	ldr	r2, [pc, #60]	@ (800cf80 <USBD_CDC_DataOut+0x80>)
 800cf44:	4413      	add	r3, r2
 800cf46:	60bb      	str	r3, [r7, #8]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800cf48:	78fb      	ldrb	r3, [r7, #3]
 800cf4a:	4619      	mov	r1, r3
 800cf4c:	6878      	ldr	r0, [r7, #4]
 800cf4e:	f002 fbd6 	bl	800f6fe <USBD_LL_GetRxDataSize>
 800cf52:	4602      	mov	r2, r0
 800cf54:	68bb      	ldr	r3, [r7, #8]
 800cf56:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Receive(ep_to_ch, hcdc->RxBuffer, &hcdc->RxLength);
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cf60:	68db      	ldr	r3, [r3, #12]
 800cf62:	68ba      	ldr	r2, [r7, #8]
 800cf64:	f8d2 1204 	ldr.w	r1, [r2, #516]	@ 0x204
 800cf68:	68ba      	ldr	r2, [r7, #8]
 800cf6a:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800cf6e:	7bf8      	ldrb	r0, [r7, #15]
 800cf70:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800cf72:	2300      	movs	r3, #0
}
 800cf74:	4618      	mov	r0, r3
 800cf76:	3710      	adds	r7, #16
 800cf78:	46bd      	mov	sp, r7
 800cf7a:	bd80      	pop	{r7, pc}
 800cf7c:	2000169c 	.word	0x2000169c
 800cf80:	200016b0 	.word	0x200016b0

0800cf84 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800cf84:	b590      	push	{r4, r7, lr}
 800cf86:	b085      	sub	sp, #20
 800cf88:	af00      	add	r7, sp, #0
 800cf8a:	6078      	str	r0, [r7, #4]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800cf8c:	2300      	movs	r3, #0
 800cf8e:	60bb      	str	r3, [r7, #8]

  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cf90:	2300      	movs	r3, #0
 800cf92:	73fb      	strb	r3, [r7, #15]
 800cf94:	e02d      	b.n	800cff2 <USBD_CDC_EP0_RxReady+0x6e>
  {
    hcdc = &CDC_ACM_Class_Data[i];
 800cf96:	7bfb      	ldrb	r3, [r7, #15]
 800cf98:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800cf9c:	fb02 f303 	mul.w	r3, r2, r3
 800cfa0:	4a18      	ldr	r2, [pc, #96]	@ (800d004 <USBD_CDC_EP0_RxReady+0x80>)
 800cfa2:	4413      	add	r3, r2
 800cfa4:	60bb      	str	r3, [r7, #8]

    if (hcdc == NULL)
 800cfa6:	68bb      	ldr	r3, [r7, #8]
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d101      	bne.n	800cfb0 <USBD_CDC_EP0_RxReady+0x2c>
    {
      return (uint8_t)USBD_FAIL;
 800cfac:	2303      	movs	r3, #3
 800cfae:	e024      	b.n	800cffa <USBD_CDC_EP0_RxReady+0x76>
    }

    if ((pdev->pUserData_CDC_ACM != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d018      	beq.n	800cfec <USBD_CDC_EP0_RxReady+0x68>
 800cfba:	68bb      	ldr	r3, [r7, #8]
 800cfbc:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800cfc0:	2bff      	cmp	r3, #255	@ 0xff
 800cfc2:	d013      	beq.n	800cfec <USBD_CDC_EP0_RxReady+0x68>
    {
      ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Control(i, hcdc->CmdOpCode, (uint8_t *)hcdc->data[i], (uint16_t)hcdc->CmdLength);
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cfca:	689c      	ldr	r4, [r3, #8]
 800cfcc:	68bb      	ldr	r3, [r7, #8]
 800cfce:	f893 1200 	ldrb.w	r1, [r3, #512]	@ 0x200
 800cfd2:	7bfb      	ldrb	r3, [r7, #15]
 800cfd4:	025b      	lsls	r3, r3, #9
 800cfd6:	68ba      	ldr	r2, [r7, #8]
 800cfd8:	441a      	add	r2, r3
 800cfda:	68bb      	ldr	r3, [r7, #8]
 800cfdc:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800cfe0:	7bf8      	ldrb	r0, [r7, #15]
 800cfe2:	47a0      	blx	r4
      hcdc->CmdOpCode = 0xFFU;
 800cfe4:	68bb      	ldr	r3, [r7, #8]
 800cfe6:	22ff      	movs	r2, #255	@ 0xff
 800cfe8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cfec:	7bfb      	ldrb	r3, [r7, #15]
 800cfee:	3301      	adds	r3, #1
 800cff0:	73fb      	strb	r3, [r7, #15]
 800cff2:	7bfb      	ldrb	r3, [r7, #15]
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d0ce      	beq.n	800cf96 <USBD_CDC_EP0_RxReady+0x12>
    }
  }

  return (uint8_t)USBD_OK;
 800cff8:	2300      	movs	r3, #0
}
 800cffa:	4618      	mov	r0, r3
 800cffc:	3714      	adds	r7, #20
 800cffe:	46bd      	mov	sp, r7
 800d000:	bd90      	pop	{r4, r7, pc}
 800d002:	bf00      	nop
 800d004:	200016b0 	.word	0x200016b0

0800d008 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800d008:	b480      	push	{r7}
 800d00a:	b083      	sub	sp, #12
 800d00c:	af00      	add	r7, sp, #0
 800d00e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	224b      	movs	r2, #75	@ 0x4b
 800d014:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800d016:	4b03      	ldr	r3, [pc, #12]	@ (800d024 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800d018:	4618      	mov	r0, r3
 800d01a:	370c      	adds	r7, #12
 800d01c:	46bd      	mov	sp, r7
 800d01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d022:	4770      	bx	lr
 800d024:	20000148 	.word	0x20000148

0800d028 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800d028:	b480      	push	{r7}
 800d02a:	b083      	sub	sp, #12
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	224b      	movs	r2, #75	@ 0x4b
 800d034:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800d036:	4b03      	ldr	r3, [pc, #12]	@ (800d044 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800d038:	4618      	mov	r0, r3
 800d03a:	370c      	adds	r7, #12
 800d03c:	46bd      	mov	sp, r7
 800d03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d042:	4770      	bx	lr
 800d044:	200000fc 	.word	0x200000fc

0800d048 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d048:	b480      	push	{r7}
 800d04a:	b083      	sub	sp, #12
 800d04c:	af00      	add	r7, sp, #0
 800d04e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	224b      	movs	r2, #75	@ 0x4b
 800d054:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800d056:	4b03      	ldr	r3, [pc, #12]	@ (800d064 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800d058:	4618      	mov	r0, r3
 800d05a:	370c      	adds	r7, #12
 800d05c:	46bd      	mov	sp, r7
 800d05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d062:	4770      	bx	lr
 800d064:	20000148 	.word	0x20000148

0800d068 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800d068:	b480      	push	{r7}
 800d06a:	b083      	sub	sp, #12
 800d06c:	af00      	add	r7, sp, #0
 800d06e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	220a      	movs	r2, #10
 800d074:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800d076:	4b03      	ldr	r3, [pc, #12]	@ (800d084 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800d078:	4618      	mov	r0, r3
 800d07a:	370c      	adds	r7, #12
 800d07c:	46bd      	mov	sp, r7
 800d07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d082:	4770      	bx	lr
 800d084:	200000b4 	.word	0x200000b4

0800d088 <USBD_CDC_ACM_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_ACM_RegisterInterface(USBD_HandleTypeDef *pdev,
                                       USBD_CDC_ACM_ItfTypeDef *fops)
{
 800d088:	b480      	push	{r7}
 800d08a:	b083      	sub	sp, #12
 800d08c:	af00      	add	r7, sp, #0
 800d08e:	6078      	str	r0, [r7, #4]
 800d090:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800d092:	683b      	ldr	r3, [r7, #0]
 800d094:	2b00      	cmp	r3, #0
 800d096:	d101      	bne.n	800d09c <USBD_CDC_ACM_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800d098:	2303      	movs	r3, #3
 800d09a:	e004      	b.n	800d0a6 <USBD_CDC_ACM_RegisterInterface+0x1e>
  }

  pdev->pUserData_CDC_ACM = fops;
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	683a      	ldr	r2, [r7, #0]
 800d0a0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  return (uint8_t)USBD_OK;
 800d0a4:	2300      	movs	r3, #0
}
 800d0a6:	4618      	mov	r0, r3
 800d0a8:	370c      	adds	r7, #12
 800d0aa:	46bd      	mov	sp, r7
 800d0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b0:	4770      	bx	lr
	...

0800d0b4 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(uint8_t ch, USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800d0b4:	b480      	push	{r7}
 800d0b6:	b087      	sub	sp, #28
 800d0b8:	af00      	add	r7, sp, #0
 800d0ba:	60b9      	str	r1, [r7, #8]
 800d0bc:	607a      	str	r2, [r7, #4]
 800d0be:	603b      	str	r3, [r7, #0]
 800d0c0:	4603      	mov	r3, r0
 800d0c2:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800d0c4:	2300      	movs	r3, #0
 800d0c6:	617b      	str	r3, [r7, #20]

  hcdc = &CDC_ACM_Class_Data[ch];
 800d0c8:	7bfb      	ldrb	r3, [r7, #15]
 800d0ca:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800d0ce:	fb02 f303 	mul.w	r3, r2, r3
 800d0d2:	4a09      	ldr	r2, [pc, #36]	@ (800d0f8 <USBD_CDC_SetTxBuffer+0x44>)
 800d0d4:	4413      	add	r3, r2
 800d0d6:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800d0d8:	697b      	ldr	r3, [r7, #20]
 800d0da:	687a      	ldr	r2, [r7, #4]
 800d0dc:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800d0e0:	697b      	ldr	r3, [r7, #20]
 800d0e2:	683a      	ldr	r2, [r7, #0]
 800d0e4:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800d0e8:	2300      	movs	r3, #0
}
 800d0ea:	4618      	mov	r0, r3
 800d0ec:	371c      	adds	r7, #28
 800d0ee:	46bd      	mov	sp, r7
 800d0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0f4:	4770      	bx	lr
 800d0f6:	bf00      	nop
 800d0f8:	200016b0 	.word	0x200016b0

0800d0fc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(uint8_t ch, USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800d0fc:	b480      	push	{r7}
 800d0fe:	b087      	sub	sp, #28
 800d100:	af00      	add	r7, sp, #0
 800d102:	4603      	mov	r3, r0
 800d104:	60b9      	str	r1, [r7, #8]
 800d106:	607a      	str	r2, [r7, #4]
 800d108:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800d10a:	2300      	movs	r3, #0
 800d10c:	617b      	str	r3, [r7, #20]

  hcdc = &CDC_ACM_Class_Data[ch];
 800d10e:	7bfb      	ldrb	r3, [r7, #15]
 800d110:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800d114:	fb02 f303 	mul.w	r3, r2, r3
 800d118:	4a06      	ldr	r2, [pc, #24]	@ (800d134 <USBD_CDC_SetRxBuffer+0x38>)
 800d11a:	4413      	add	r3, r2
 800d11c:	617b      	str	r3, [r7, #20]

  hcdc->RxBuffer = pbuff;
 800d11e:	697b      	ldr	r3, [r7, #20]
 800d120:	687a      	ldr	r2, [r7, #4]
 800d122:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800d126:	2300      	movs	r3, #0
}
 800d128:	4618      	mov	r0, r3
 800d12a:	371c      	adds	r7, #28
 800d12c:	46bd      	mov	sp, r7
 800d12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d132:	4770      	bx	lr
 800d134:	200016b0 	.word	0x200016b0

0800d138 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(uint8_t ch, USBD_HandleTypeDef *pdev)
{
 800d138:	b580      	push	{r7, lr}
 800d13a:	b084      	sub	sp, #16
 800d13c:	af00      	add	r7, sp, #0
 800d13e:	4603      	mov	r3, r0
 800d140:	6039      	str	r1, [r7, #0]
 800d142:	71fb      	strb	r3, [r7, #7]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800d144:	2300      	movs	r3, #0
 800d146:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800d148:	2301      	movs	r3, #1
 800d14a:	73fb      	strb	r3, [r7, #15]

  hcdc = &CDC_ACM_Class_Data[ch];
 800d14c:	79fb      	ldrb	r3, [r7, #7]
 800d14e:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800d152:	fb02 f303 	mul.w	r3, r2, r3
 800d156:	4a17      	ldr	r2, [pc, #92]	@ (800d1b4 <USBD_CDC_TransmitPacket+0x7c>)
 800d158:	4413      	add	r3, r2
 800d15a:	60bb      	str	r3, [r7, #8]

  if (hcdc->TxState == 0U)
 800d15c:	68bb      	ldr	r3, [r7, #8]
 800d15e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d162:	2b00      	cmp	r3, #0
 800d164:	d121      	bne.n	800d1aa <USBD_CDC_TransmitPacket+0x72>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800d166:	68bb      	ldr	r3, [r7, #8]
 800d168:	2201      	movs	r2, #1
 800d16a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP[ch] & 0xFU].total_length = hcdc->TxLength;
 800d16e:	79fb      	ldrb	r3, [r7, #7]
 800d170:	4a11      	ldr	r2, [pc, #68]	@ (800d1b8 <USBD_CDC_TransmitPacket+0x80>)
 800d172:	5cd3      	ldrb	r3, [r2, r3]
 800d174:	f003 020f 	and.w	r2, r3, #15
 800d178:	68bb      	ldr	r3, [r7, #8]
 800d17a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800d17e:	6838      	ldr	r0, [r7, #0]
 800d180:	4613      	mov	r3, r2
 800d182:	009b      	lsls	r3, r3, #2
 800d184:	4413      	add	r3, r2
 800d186:	009b      	lsls	r3, r3, #2
 800d188:	4403      	add	r3, r0
 800d18a:	3318      	adds	r3, #24
 800d18c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP[ch], hcdc->TxBuffer, hcdc->TxLength);
 800d18e:	79fb      	ldrb	r3, [r7, #7]
 800d190:	4a09      	ldr	r2, [pc, #36]	@ (800d1b8 <USBD_CDC_TransmitPacket+0x80>)
 800d192:	5cd1      	ldrb	r1, [r2, r3]
 800d194:	68bb      	ldr	r3, [r7, #8]
 800d196:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800d19a:	68bb      	ldr	r3, [r7, #8]
 800d19c:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800d1a0:	6838      	ldr	r0, [r7, #0]
 800d1a2:	f002 fa6a 	bl	800f67a <USBD_LL_Transmit>

    ret = USBD_OK;
 800d1a6:	2300      	movs	r3, #0
 800d1a8:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800d1aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1ac:	4618      	mov	r0, r3
 800d1ae:	3710      	adds	r7, #16
 800d1b0:	46bd      	mov	sp, r7
 800d1b2:	bd80      	pop	{r7, pc}
 800d1b4:	200016b0 	.word	0x200016b0
 800d1b8:	20001698 	.word	0x20001698

0800d1bc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(uint8_t ch, USBD_HandleTypeDef *pdev)
{
 800d1bc:	b580      	push	{r7, lr}
 800d1be:	b084      	sub	sp, #16
 800d1c0:	af00      	add	r7, sp, #0
 800d1c2:	4603      	mov	r3, r0
 800d1c4:	6039      	str	r1, [r7, #0]
 800d1c6:	71fb      	strb	r3, [r7, #7]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800d1c8:	2300      	movs	r3, #0
 800d1ca:	60fb      	str	r3, [r7, #12]

  hcdc = &CDC_ACM_Class_Data[ch];
 800d1cc:	79fb      	ldrb	r3, [r7, #7]
 800d1ce:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800d1d2:	fb02 f303 	mul.w	r3, r2, r3
 800d1d6:	4a11      	ldr	r2, [pc, #68]	@ (800d21c <USBD_CDC_ReceivePacket+0x60>)
 800d1d8:	4413      	add	r3, r2
 800d1da:	60fb      	str	r3, [r7, #12]

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d1dc:	683b      	ldr	r3, [r7, #0]
 800d1de:	7c1b      	ldrb	r3, [r3, #16]
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d10b      	bne.n	800d1fc <USBD_CDC_ReceivePacket+0x40>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP[ch], hcdc->RxBuffer,
 800d1e4:	79fb      	ldrb	r3, [r7, #7]
 800d1e6:	4a0e      	ldr	r2, [pc, #56]	@ (800d220 <USBD_CDC_ReceivePacket+0x64>)
 800d1e8:	5cd1      	ldrb	r1, [r2, r3]
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d1f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d1f4:	6838      	ldr	r0, [r7, #0]
 800d1f6:	f002 fa61 	bl	800f6bc <USBD_LL_PrepareReceive>
 800d1fa:	e009      	b.n	800d210 <USBD_CDC_ReceivePacket+0x54>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP[ch], hcdc->RxBuffer,
 800d1fc:	79fb      	ldrb	r3, [r7, #7]
 800d1fe:	4a08      	ldr	r2, [pc, #32]	@ (800d220 <USBD_CDC_ReceivePacket+0x64>)
 800d200:	5cd1      	ldrb	r1, [r2, r3]
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d208:	2340      	movs	r3, #64	@ 0x40
 800d20a:	6838      	ldr	r0, [r7, #0]
 800d20c:	f002 fa56 	bl	800f6bc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d210:	2300      	movs	r3, #0
}
 800d212:	4618      	mov	r0, r3
 800d214:	3710      	adds	r7, #16
 800d216:	46bd      	mov	sp, r7
 800d218:	bd80      	pop	{r7, pc}
 800d21a:	bf00      	nop
 800d21c:	200016b0 	.word	0x200016b0
 800d220:	2000169c 	.word	0x2000169c

0800d224 <USBD_Update_CDC_ACM_DESC>:
                              uint8_t com_itf,
                              uint8_t in_ep,
                              uint8_t cmd_ep,
                              uint8_t out_ep,
                              uint8_t str_idx)
{
 800d224:	b480      	push	{r7}
 800d226:	b085      	sub	sp, #20
 800d228:	af00      	add	r7, sp, #0
 800d22a:	6078      	str	r0, [r7, #4]
 800d22c:	4608      	mov	r0, r1
 800d22e:	4611      	mov	r1, r2
 800d230:	461a      	mov	r2, r3
 800d232:	4603      	mov	r3, r0
 800d234:	70fb      	strb	r3, [r7, #3]
 800d236:	460b      	mov	r3, r1
 800d238:	70bb      	strb	r3, [r7, #2]
 800d23a:	4613      	mov	r3, r2
 800d23c:	707b      	strb	r3, [r7, #1]
  desc += 9;
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	3309      	adds	r3, #9
 800d242:	607b      	str	r3, [r7, #4]
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800d244:	2300      	movs	r3, #0
 800d246:	73fb      	strb	r3, [r7, #15]
 800d248:	e05b      	b.n	800d302 <USBD_Update_CDC_ACM_DESC+0xde>
  {
    desc[2] = cmd_itf;
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	3302      	adds	r3, #2
 800d24e:	78fa      	ldrb	r2, [r7, #3]
 800d250:	701a      	strb	r2, [r3, #0]
    desc[16] = str_idx;
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	3310      	adds	r3, #16
 800d256:	f897 2020 	ldrb.w	r2, [r7, #32]
 800d25a:	701a      	strb	r2, [r3, #0]
    desc[10] = cmd_itf;
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	330a      	adds	r3, #10
 800d260:	78fa      	ldrb	r2, [r7, #3]
 800d262:	701a      	strb	r2, [r3, #0]
    desc[26] = com_itf;
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	331a      	adds	r3, #26
 800d268:	78ba      	ldrb	r2, [r7, #2]
 800d26a:	701a      	strb	r2, [r3, #0]
    desc[34] = cmd_itf;
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	3322      	adds	r3, #34	@ 0x22
 800d270:	78fa      	ldrb	r2, [r7, #3]
 800d272:	701a      	strb	r2, [r3, #0]
    desc[35] = com_itf;
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	3323      	adds	r3, #35	@ 0x23
 800d278:	78ba      	ldrb	r2, [r7, #2]
 800d27a:	701a      	strb	r2, [r3, #0]
    desc[38] = cmd_ep;
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	3326      	adds	r3, #38	@ 0x26
 800d280:	7e3a      	ldrb	r2, [r7, #24]
 800d282:	701a      	strb	r2, [r3, #0]
    desc[45] = com_itf;
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	332d      	adds	r3, #45	@ 0x2d
 800d288:	78ba      	ldrb	r2, [r7, #2]
 800d28a:	701a      	strb	r2, [r3, #0]
    desc[54] = out_ep;
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	3336      	adds	r3, #54	@ 0x36
 800d290:	7f3a      	ldrb	r2, [r7, #28]
 800d292:	701a      	strb	r2, [r3, #0]
    desc[61] = in_ep;
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	333d      	adds	r3, #61	@ 0x3d
 800d298:	787a      	ldrb	r2, [r7, #1]
 800d29a:	701a      	strb	r2, [r3, #0]

    desc += 66;
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	3342      	adds	r3, #66	@ 0x42
 800d2a0:	607b      	str	r3, [r7, #4]
    CDC_IN_EP[i] = in_ep;
 800d2a2:	7bfb      	ldrb	r3, [r7, #15]
 800d2a4:	491c      	ldr	r1, [pc, #112]	@ (800d318 <USBD_Update_CDC_ACM_DESC+0xf4>)
 800d2a6:	787a      	ldrb	r2, [r7, #1]
 800d2a8:	54ca      	strb	r2, [r1, r3]
    CDC_OUT_EP[i] = out_ep;
 800d2aa:	7bfb      	ldrb	r3, [r7, #15]
 800d2ac:	491b      	ldr	r1, [pc, #108]	@ (800d31c <USBD_Update_CDC_ACM_DESC+0xf8>)
 800d2ae:	7f3a      	ldrb	r2, [r7, #28]
 800d2b0:	54ca      	strb	r2, [r1, r3]
    CDC_CMD_EP[i] = cmd_ep;
 800d2b2:	7bfb      	ldrb	r3, [r7, #15]
 800d2b4:	491a      	ldr	r1, [pc, #104]	@ (800d320 <USBD_Update_CDC_ACM_DESC+0xfc>)
 800d2b6:	7e3a      	ldrb	r2, [r7, #24]
 800d2b8:	54ca      	strb	r2, [r1, r3]
    CDC_CMD_ITF_NBR[i] = cmd_itf;
 800d2ba:	7bfb      	ldrb	r3, [r7, #15]
 800d2bc:	4919      	ldr	r1, [pc, #100]	@ (800d324 <USBD_Update_CDC_ACM_DESC+0x100>)
 800d2be:	78fa      	ldrb	r2, [r7, #3]
 800d2c0:	54ca      	strb	r2, [r1, r3]
    CDC_COM_ITF_NBR[i] = com_itf;
 800d2c2:	7bfb      	ldrb	r3, [r7, #15]
 800d2c4:	4918      	ldr	r1, [pc, #96]	@ (800d328 <USBD_Update_CDC_ACM_DESC+0x104>)
 800d2c6:	78ba      	ldrb	r2, [r7, #2]
 800d2c8:	54ca      	strb	r2, [r1, r3]
    CDC_STR_DESC_IDX[i] = str_idx;
 800d2ca:	7bfb      	ldrb	r3, [r7, #15]
 800d2cc:	4917      	ldr	r1, [pc, #92]	@ (800d32c <USBD_Update_CDC_ACM_DESC+0x108>)
 800d2ce:	f897 2020 	ldrb.w	r2, [r7, #32]
 800d2d2:	54ca      	strb	r2, [r1, r3]

    in_ep += 2;
 800d2d4:	787b      	ldrb	r3, [r7, #1]
 800d2d6:	3302      	adds	r3, #2
 800d2d8:	707b      	strb	r3, [r7, #1]
    cmd_ep = in_ep + 1;
 800d2da:	787b      	ldrb	r3, [r7, #1]
 800d2dc:	3301      	adds	r3, #1
 800d2de:	763b      	strb	r3, [r7, #24]
    out_ep++;
 800d2e0:	7f3b      	ldrb	r3, [r7, #28]
 800d2e2:	3301      	adds	r3, #1
 800d2e4:	773b      	strb	r3, [r7, #28]
    str_idx++;
 800d2e6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d2ea:	3301      	adds	r3, #1
 800d2ec:	f887 3020 	strb.w	r3, [r7, #32]

    cmd_itf += 2;
 800d2f0:	78fb      	ldrb	r3, [r7, #3]
 800d2f2:	3302      	adds	r3, #2
 800d2f4:	70fb      	strb	r3, [r7, #3]
    com_itf = cmd_itf + 1;
 800d2f6:	78fb      	ldrb	r3, [r7, #3]
 800d2f8:	3301      	adds	r3, #1
 800d2fa:	70bb      	strb	r3, [r7, #2]
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800d2fc:	7bfb      	ldrb	r3, [r7, #15]
 800d2fe:	3301      	adds	r3, #1
 800d300:	73fb      	strb	r3, [r7, #15]
 800d302:	7bfb      	ldrb	r3, [r7, #15]
 800d304:	2b00      	cmp	r3, #0
 800d306:	d0a0      	beq.n	800d24a <USBD_Update_CDC_ACM_DESC+0x26>
  }
}
 800d308:	bf00      	nop
 800d30a:	bf00      	nop
 800d30c:	3714      	adds	r7, #20
 800d30e:	46bd      	mov	sp, r7
 800d310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d314:	4770      	bx	lr
 800d316:	bf00      	nop
 800d318:	20001698 	.word	0x20001698
 800d31c:	2000169c 	.word	0x2000169c
 800d320:	200016a0 	.word	0x200016a0
 800d324:	200016a4 	.word	0x200016a4
 800d328:	200016a8 	.word	0x200016a8
 800d32c:	200016ac 	.word	0x200016ac

0800d330 <USBD_COMPOSITE_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d330:	b580      	push	{r7, lr}
 800d332:	b082      	sub	sp, #8
 800d334:	af00      	add	r7, sp, #0
 800d336:	6078      	str	r0, [r7, #4]
 800d338:	460b      	mov	r3, r1
 800d33a:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_CDC_ACM == 1)
  USBD_CDC_ACM.Init(pdev, cfgidx);
 800d33c:	4b08      	ldr	r3, [pc, #32]	@ (800d360 <USBD_COMPOSITE_Init+0x30>)
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	78fa      	ldrb	r2, [r7, #3]
 800d342:	4611      	mov	r1, r2
 800d344:	6878      	ldr	r0, [r7, #4]
 800d346:	4798      	blx	r3
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
  USBD_HID_KEYBOARD.Init(pdev, cfgidx);
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  USBD_HID_CUSTOM.Init(pdev, cfgidx);
 800d348:	4b06      	ldr	r3, [pc, #24]	@ (800d364 <USBD_COMPOSITE_Init+0x34>)
 800d34a:	681b      	ldr	r3, [r3, #0]
 800d34c:	78fa      	ldrb	r2, [r7, #3]
 800d34e:	4611      	mov	r1, r2
 800d350:	6878      	ldr	r0, [r7, #4]
 800d352:	4798      	blx	r3
#endif
#if (USBD_USE_PRNTR == 1)
  USBD_PRNT.Init(pdev, cfgidx);
#endif

  return (uint8_t)USBD_OK;
 800d354:	2300      	movs	r3, #0
}
 800d356:	4618      	mov	r0, r3
 800d358:	3708      	adds	r7, #8
 800d35a:	46bd      	mov	sp, r7
 800d35c:	bd80      	pop	{r7, pc}
 800d35e:	bf00      	nop
 800d360:	200000c0 	.word	0x200000c0
 800d364:	200001e0 	.word	0x200001e0

0800d368 <USBD_COMPOSITE_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d368:	b580      	push	{r7, lr}
 800d36a:	b082      	sub	sp, #8
 800d36c:	af00      	add	r7, sp, #0
 800d36e:	6078      	str	r0, [r7, #4]
 800d370:	460b      	mov	r3, r1
 800d372:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_CDC_ACM == 1)
  USBD_CDC_ACM.DeInit(pdev, cfgidx);
 800d374:	4b08      	ldr	r3, [pc, #32]	@ (800d398 <USBD_COMPOSITE_DeInit+0x30>)
 800d376:	685b      	ldr	r3, [r3, #4]
 800d378:	78fa      	ldrb	r2, [r7, #3]
 800d37a:	4611      	mov	r1, r2
 800d37c:	6878      	ldr	r0, [r7, #4]
 800d37e:	4798      	blx	r3
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
  USBD_HID_KEYBOARD.DeInit(pdev, cfgidx);
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  USBD_HID_CUSTOM.DeInit(pdev, cfgidx);
 800d380:	4b06      	ldr	r3, [pc, #24]	@ (800d39c <USBD_COMPOSITE_DeInit+0x34>)
 800d382:	685b      	ldr	r3, [r3, #4]
 800d384:	78fa      	ldrb	r2, [r7, #3]
 800d386:	4611      	mov	r1, r2
 800d388:	6878      	ldr	r0, [r7, #4]
 800d38a:	4798      	blx	r3
#endif
#if (USBD_USE_PRNTR == 1)
  USBD_PRNT.DeInit(pdev, cfgidx);
#endif

  return (uint8_t)USBD_OK;
 800d38c:	2300      	movs	r3, #0
}
 800d38e:	4618      	mov	r0, r3
 800d390:	3708      	adds	r7, #8
 800d392:	46bd      	mov	sp, r7
 800d394:	bd80      	pop	{r7, pc}
 800d396:	bf00      	nop
 800d398:	200000c0 	.word	0x200000c0
 800d39c:	200001e0 	.word	0x200001e0

0800d3a0 <USBD_COMPOSITE_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_COMPOSITE_Setup(USBD_HandleTypeDef *pdev,
                                    USBD_SetupReqTypedef *req)
{
 800d3a0:	b580      	push	{r7, lr}
 800d3a2:	b084      	sub	sp, #16
 800d3a4:	af00      	add	r7, sp, #0
 800d3a6:	6078      	str	r0, [r7, #4]
 800d3a8:	6039      	str	r1, [r7, #0]
#if (USBD_USE_CDC_ACM == 1)
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d3aa:	2300      	movs	r3, #0
 800d3ac:	73fb      	strb	r3, [r7, #15]
 800d3ae:	e019      	b.n	800d3e4 <USBD_COMPOSITE_Setup+0x44>
  {
    if (LOBYTE(req->wIndex) == CDC_CMD_ITF_NBR[i] || LOBYTE(req->wIndex) == CDC_COM_ITF_NBR[i])
 800d3b0:	683b      	ldr	r3, [r7, #0]
 800d3b2:	889b      	ldrh	r3, [r3, #4]
 800d3b4:	b2da      	uxtb	r2, r3
 800d3b6:	7bfb      	ldrb	r3, [r7, #15]
 800d3b8:	4915      	ldr	r1, [pc, #84]	@ (800d410 <USBD_COMPOSITE_Setup+0x70>)
 800d3ba:	5ccb      	ldrb	r3, [r1, r3]
 800d3bc:	429a      	cmp	r2, r3
 800d3be:	d007      	beq.n	800d3d0 <USBD_COMPOSITE_Setup+0x30>
 800d3c0:	683b      	ldr	r3, [r7, #0]
 800d3c2:	889b      	ldrh	r3, [r3, #4]
 800d3c4:	b2da      	uxtb	r2, r3
 800d3c6:	7bfb      	ldrb	r3, [r7, #15]
 800d3c8:	4912      	ldr	r1, [pc, #72]	@ (800d414 <USBD_COMPOSITE_Setup+0x74>)
 800d3ca:	5ccb      	ldrb	r3, [r1, r3]
 800d3cc:	429a      	cmp	r2, r3
 800d3ce:	d106      	bne.n	800d3de <USBD_COMPOSITE_Setup+0x3e>
    {
      return USBD_CDC_ACM.Setup(pdev, req);
 800d3d0:	4b11      	ldr	r3, [pc, #68]	@ (800d418 <USBD_COMPOSITE_Setup+0x78>)
 800d3d2:	689b      	ldr	r3, [r3, #8]
 800d3d4:	6839      	ldr	r1, [r7, #0]
 800d3d6:	6878      	ldr	r0, [r7, #4]
 800d3d8:	4798      	blx	r3
 800d3da:	4603      	mov	r3, r0
 800d3dc:	e014      	b.n	800d408 <USBD_COMPOSITE_Setup+0x68>
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d3de:	7bfb      	ldrb	r3, [r7, #15]
 800d3e0:	3301      	adds	r3, #1
 800d3e2:	73fb      	strb	r3, [r7, #15]
 800d3e4:	7bfb      	ldrb	r3, [r7, #15]
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d0e2      	beq.n	800d3b0 <USBD_COMPOSITE_Setup+0x10>
  {
    return USBD_HID_KEYBOARD.Setup(pdev, req);
  }
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  if (LOBYTE(req->wIndex) == CUSTOM_HID_ITF_NBR)
 800d3ea:	683b      	ldr	r3, [r7, #0]
 800d3ec:	889b      	ldrh	r3, [r3, #4]
 800d3ee:	b2da      	uxtb	r2, r3
 800d3f0:	4b0a      	ldr	r3, [pc, #40]	@ (800d41c <USBD_COMPOSITE_Setup+0x7c>)
 800d3f2:	781b      	ldrb	r3, [r3, #0]
 800d3f4:	429a      	cmp	r2, r3
 800d3f6:	d106      	bne.n	800d406 <USBD_COMPOSITE_Setup+0x66>
  {
    return USBD_HID_CUSTOM.Setup(pdev, req);
 800d3f8:	4b09      	ldr	r3, [pc, #36]	@ (800d420 <USBD_COMPOSITE_Setup+0x80>)
 800d3fa:	689b      	ldr	r3, [r3, #8]
 800d3fc:	6839      	ldr	r1, [r7, #0]
 800d3fe:	6878      	ldr	r0, [r7, #4]
 800d400:	4798      	blx	r3
 800d402:	4603      	mov	r3, r0
 800d404:	e000      	b.n	800d408 <USBD_COMPOSITE_Setup+0x68>
  {
    USBD_PRNT.Setup(pdev, req);
  }
#endif

  return USBD_FAIL;
 800d406:	2303      	movs	r3, #3
}
 800d408:	4618      	mov	r0, r3
 800d40a:	3710      	adds	r7, #16
 800d40c:	46bd      	mov	sp, r7
 800d40e:	bd80      	pop	{r7, pc}
 800d410:	200016a4 	.word	0x200016a4
 800d414:	200016a8 	.word	0x200016a8
 800d418:	200000c0 	.word	0x200000c0
 800d41c:	200019e4 	.word	0x200019e4
 800d420:	200001e0 	.word	0x200001e0

0800d424 <USBD_COMPOSITE_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d424:	b580      	push	{r7, lr}
 800d426:	b084      	sub	sp, #16
 800d428:	af00      	add	r7, sp, #0
 800d42a:	6078      	str	r0, [r7, #4]
 800d42c:	460b      	mov	r3, r1
 800d42e:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_CDC_ACM == 1)
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d430:	2300      	movs	r3, #0
 800d432:	73fb      	strb	r3, [r7, #15]
 800d434:	e01a      	b.n	800d46c <USBD_COMPOSITE_DataIn+0x48>
  {
    if (epnum == (CDC_IN_EP[i] & 0x7F) || epnum == (CDC_CMD_EP[i] & 0x7F))
 800d436:	78fa      	ldrb	r2, [r7, #3]
 800d438:	7bfb      	ldrb	r3, [r7, #15]
 800d43a:	4918      	ldr	r1, [pc, #96]	@ (800d49c <USBD_COMPOSITE_DataIn+0x78>)
 800d43c:	5ccb      	ldrb	r3, [r1, r3]
 800d43e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d442:	429a      	cmp	r2, r3
 800d444:	d007      	beq.n	800d456 <USBD_COMPOSITE_DataIn+0x32>
 800d446:	78fa      	ldrb	r2, [r7, #3]
 800d448:	7bfb      	ldrb	r3, [r7, #15]
 800d44a:	4915      	ldr	r1, [pc, #84]	@ (800d4a0 <USBD_COMPOSITE_DataIn+0x7c>)
 800d44c:	5ccb      	ldrb	r3, [r1, r3]
 800d44e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d452:	429a      	cmp	r2, r3
 800d454:	d107      	bne.n	800d466 <USBD_COMPOSITE_DataIn+0x42>
    {
      return USBD_CDC_ACM.DataIn(pdev, epnum);
 800d456:	4b13      	ldr	r3, [pc, #76]	@ (800d4a4 <USBD_COMPOSITE_DataIn+0x80>)
 800d458:	695b      	ldr	r3, [r3, #20]
 800d45a:	78fa      	ldrb	r2, [r7, #3]
 800d45c:	4611      	mov	r1, r2
 800d45e:	6878      	ldr	r0, [r7, #4]
 800d460:	4798      	blx	r3
 800d462:	4603      	mov	r3, r0
 800d464:	e015      	b.n	800d492 <USBD_COMPOSITE_DataIn+0x6e>
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d466:	7bfb      	ldrb	r3, [r7, #15]
 800d468:	3301      	adds	r3, #1
 800d46a:	73fb      	strb	r3, [r7, #15]
 800d46c:	7bfb      	ldrb	r3, [r7, #15]
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d0e1      	beq.n	800d436 <USBD_COMPOSITE_DataIn+0x12>
  {
    return USBD_HID_KEYBOARD.DataIn(pdev, epnum);
  }
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  if (epnum == (CUSTOM_HID_IN_EP & 0x7F))
 800d472:	78fa      	ldrb	r2, [r7, #3]
 800d474:	4b0c      	ldr	r3, [pc, #48]	@ (800d4a8 <USBD_COMPOSITE_DataIn+0x84>)
 800d476:	781b      	ldrb	r3, [r3, #0]
 800d478:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d47c:	429a      	cmp	r2, r3
 800d47e:	d107      	bne.n	800d490 <USBD_COMPOSITE_DataIn+0x6c>
  {
    return USBD_HID_CUSTOM.DataIn(pdev, epnum);
 800d480:	4b0a      	ldr	r3, [pc, #40]	@ (800d4ac <USBD_COMPOSITE_DataIn+0x88>)
 800d482:	695b      	ldr	r3, [r3, #20]
 800d484:	78fa      	ldrb	r2, [r7, #3]
 800d486:	4611      	mov	r1, r2
 800d488:	6878      	ldr	r0, [r7, #4]
 800d48a:	4798      	blx	r3
 800d48c:	4603      	mov	r3, r0
 800d48e:	e000      	b.n	800d492 <USBD_COMPOSITE_DataIn+0x6e>
  {
    USBD_PRNT.DataIn(pdev, epnum);
  }
#endif

  return USBD_FAIL;
 800d490:	2303      	movs	r3, #3
}
 800d492:	4618      	mov	r0, r3
 800d494:	3710      	adds	r7, #16
 800d496:	46bd      	mov	sp, r7
 800d498:	bd80      	pop	{r7, pc}
 800d49a:	bf00      	nop
 800d49c:	20001698 	.word	0x20001698
 800d4a0:	200016a0 	.word	0x200016a0
 800d4a4:	200000c0 	.word	0x200000c0
 800d4a8:	200001de 	.word	0x200001de
 800d4ac:	200001e0 	.word	0x200001e0

0800d4b0 <USBD_COMPOSITE_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_COMPOSITE_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d4b0:	b580      	push	{r7, lr}
 800d4b2:	b082      	sub	sp, #8
 800d4b4:	af00      	add	r7, sp, #0
 800d4b6:	6078      	str	r0, [r7, #4]
#if (USBD_USE_CDC_ACM == 1)
  USBD_CDC_ACM.EP0_RxReady(pdev);
 800d4b8:	4b06      	ldr	r3, [pc, #24]	@ (800d4d4 <USBD_COMPOSITE_EP0_RxReady+0x24>)
 800d4ba:	691b      	ldr	r3, [r3, #16]
 800d4bc:	6878      	ldr	r0, [r7, #4]
 800d4be:	4798      	blx	r3
#if (USBD_USE_HID_MOUSE == 1)
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  USBD_HID_CUSTOM.EP0_RxReady(pdev);
 800d4c0:	4b05      	ldr	r3, [pc, #20]	@ (800d4d8 <USBD_COMPOSITE_EP0_RxReady+0x28>)
 800d4c2:	691b      	ldr	r3, [r3, #16]
 800d4c4:	6878      	ldr	r0, [r7, #4]
 800d4c6:	4798      	blx	r3
  USBD_DFU.EP0_RxReady(pdev);
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800d4c8:	2300      	movs	r3, #0
}
 800d4ca:	4618      	mov	r0, r3
 800d4cc:	3708      	adds	r7, #8
 800d4ce:	46bd      	mov	sp, r7
 800d4d0:	bd80      	pop	{r7, pc}
 800d4d2:	bf00      	nop
 800d4d4:	200000c0 	.word	0x200000c0
 800d4d8:	200001e0 	.word	0x200001e0

0800d4dc <USBD_COMPOSITE_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_COMPOSITE_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 800d4dc:	b480      	push	{r7}
 800d4de:	b083      	sub	sp, #12
 800d4e0:	af00      	add	r7, sp, #0
 800d4e2:	6078      	str	r0, [r7, #4]
  USBD_DFU.EP0_TxSent(pdev);
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800d4e4:	2300      	movs	r3, #0
}
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	370c      	adds	r7, #12
 800d4ea:	46bd      	mov	sp, r7
 800d4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4f0:	4770      	bx	lr

0800d4f2 <USBD_COMPOSITE_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_COMPOSITE_SOF(USBD_HandleTypeDef *pdev)
{
 800d4f2:	b480      	push	{r7}
 800d4f4:	b083      	sub	sp, #12
 800d4f6:	af00      	add	r7, sp, #0
 800d4f8:	6078      	str	r0, [r7, #4]
  USBD_DFU.SOF(pdev);
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800d4fa:	2300      	movs	r3, #0
}
 800d4fc:	4618      	mov	r0, r3
 800d4fe:	370c      	adds	r7, #12
 800d500:	46bd      	mov	sp, r7
 800d502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d506:	4770      	bx	lr

0800d508 <USBD_COMPOSITE_IsoINIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d508:	b480      	push	{r7}
 800d50a:	b083      	sub	sp, #12
 800d50c:	af00      	add	r7, sp, #0
 800d50e:	6078      	str	r0, [r7, #4]
 800d510:	460b      	mov	r3, r1
 800d512:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_DFU == 1)
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800d514:	2300      	movs	r3, #0
}
 800d516:	4618      	mov	r0, r3
 800d518:	370c      	adds	r7, #12
 800d51a:	46bd      	mov	sp, r7
 800d51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d520:	4770      	bx	lr

0800d522 <USBD_COMPOSITE_IsoOutIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_IsoOutIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d522:	b480      	push	{r7}
 800d524:	b083      	sub	sp, #12
 800d526:	af00      	add	r7, sp, #0
 800d528:	6078      	str	r0, [r7, #4]
 800d52a:	460b      	mov	r3, r1
 800d52c:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_DFU == 1)
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800d52e:	2300      	movs	r3, #0
}
 800d530:	4618      	mov	r0, r3
 800d532:	370c      	adds	r7, #12
 800d534:	46bd      	mov	sp, r7
 800d536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d53a:	4770      	bx	lr

0800d53c <USBD_COMPOSITE_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d53c:	b580      	push	{r7, lr}
 800d53e:	b084      	sub	sp, #16
 800d540:	af00      	add	r7, sp, #0
 800d542:	6078      	str	r0, [r7, #4]
 800d544:	460b      	mov	r3, r1
 800d546:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_CDC_ACM == 1)
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d548:	2300      	movs	r3, #0
 800d54a:	73fb      	strb	r3, [r7, #15]
 800d54c:	e010      	b.n	800d570 <USBD_COMPOSITE_DataOut+0x34>
  {
    if (epnum == CDC_OUT_EP[i])
 800d54e:	7bfb      	ldrb	r3, [r7, #15]
 800d550:	4a12      	ldr	r2, [pc, #72]	@ (800d59c <USBD_COMPOSITE_DataOut+0x60>)
 800d552:	5cd3      	ldrb	r3, [r2, r3]
 800d554:	78fa      	ldrb	r2, [r7, #3]
 800d556:	429a      	cmp	r2, r3
 800d558:	d107      	bne.n	800d56a <USBD_COMPOSITE_DataOut+0x2e>
    {
      return USBD_CDC_ACM.DataOut(pdev, epnum);
 800d55a:	4b11      	ldr	r3, [pc, #68]	@ (800d5a0 <USBD_COMPOSITE_DataOut+0x64>)
 800d55c:	699b      	ldr	r3, [r3, #24]
 800d55e:	78fa      	ldrb	r2, [r7, #3]
 800d560:	4611      	mov	r1, r2
 800d562:	6878      	ldr	r0, [r7, #4]
 800d564:	4798      	blx	r3
 800d566:	4603      	mov	r3, r0
 800d568:	e013      	b.n	800d592 <USBD_COMPOSITE_DataOut+0x56>
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d56a:	7bfb      	ldrb	r3, [r7, #15]
 800d56c:	3301      	adds	r3, #1
 800d56e:	73fb      	strb	r3, [r7, #15]
 800d570:	7bfb      	ldrb	r3, [r7, #15]
 800d572:	2b00      	cmp	r3, #0
 800d574:	d0eb      	beq.n	800d54e <USBD_COMPOSITE_DataOut+0x12>
#if (USBD_USE_HID_MOUSE == 1)
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  if (epnum == CUSTOM_HID_OUT_EP)
 800d576:	4b0b      	ldr	r3, [pc, #44]	@ (800d5a4 <USBD_COMPOSITE_DataOut+0x68>)
 800d578:	781b      	ldrb	r3, [r3, #0]
 800d57a:	78fa      	ldrb	r2, [r7, #3]
 800d57c:	429a      	cmp	r2, r3
 800d57e:	d107      	bne.n	800d590 <USBD_COMPOSITE_DataOut+0x54>
  {
    return USBD_HID_CUSTOM.DataOut(pdev, epnum);
 800d580:	4b09      	ldr	r3, [pc, #36]	@ (800d5a8 <USBD_COMPOSITE_DataOut+0x6c>)
 800d582:	699b      	ldr	r3, [r3, #24]
 800d584:	78fa      	ldrb	r2, [r7, #3]
 800d586:	4611      	mov	r1, r2
 800d588:	6878      	ldr	r0, [r7, #4]
 800d58a:	4798      	blx	r3
 800d58c:	4603      	mov	r3, r0
 800d58e:	e000      	b.n	800d592 <USBD_COMPOSITE_DataOut+0x56>
  {
    USBD_PRNT.DataOut(pdev, epnum);
  }
#endif

  return USBD_FAIL;
 800d590:	2303      	movs	r3, #3
}
 800d592:	4618      	mov	r0, r3
 800d594:	3710      	adds	r7, #16
 800d596:	46bd      	mov	sp, r7
 800d598:	bd80      	pop	{r7, pc}
 800d59a:	bf00      	nop
 800d59c:	2000169c 	.word	0x2000169c
 800d5a0:	200000c0 	.word	0x200000c0
 800d5a4:	200001df 	.word	0x200001df
 800d5a8:	200001e0 	.word	0x200001e0

0800d5ac <USBD_COMPOSITE_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_COMPOSITE_GetHSCfgDesc(uint16_t *length)
{
 800d5ac:	b480      	push	{r7}
 800d5ae:	b083      	sub	sp, #12
 800d5b0:	af00      	add	r7, sp, #0
 800d5b2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_COMPOSITE_HSCfgDesc);
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	226b      	movs	r2, #107	@ 0x6b
 800d5b8:	801a      	strh	r2, [r3, #0]
  return (uint8_t *)&USBD_COMPOSITE_HSCfgDesc;
 800d5ba:	4b03      	ldr	r3, [pc, #12]	@ (800d5c8 <USBD_COMPOSITE_GetHSCfgDesc+0x1c>)
}
 800d5bc:	4618      	mov	r0, r3
 800d5be:	370c      	adds	r7, #12
 800d5c0:	46bd      	mov	sp, r7
 800d5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c6:	4770      	bx	lr
 800d5c8:	20001938 	.word	0x20001938

0800d5cc <USBD_COMPOSITE_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_COMPOSITE_GetFSCfgDesc(uint16_t *length)
{
 800d5cc:	b480      	push	{r7}
 800d5ce:	b083      	sub	sp, #12
 800d5d0:	af00      	add	r7, sp, #0
 800d5d2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_COMPOSITE_FSCfgDesc);
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	226b      	movs	r2, #107	@ 0x6b
 800d5d8:	801a      	strh	r2, [r3, #0]
  return (uint8_t *)&USBD_COMPOSITE_FSCfgDesc;
 800d5da:	4b03      	ldr	r3, [pc, #12]	@ (800d5e8 <USBD_COMPOSITE_GetFSCfgDesc+0x1c>)
}
 800d5dc:	4618      	mov	r0, r3
 800d5de:	370c      	adds	r7, #12
 800d5e0:	46bd      	mov	sp, r7
 800d5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5e6:	4770      	bx	lr
 800d5e8:	200018cc 	.word	0x200018cc

0800d5ec <USBD_COMPOSITE_GetOtherSpeedCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_COMPOSITE_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d5ec:	b480      	push	{r7}
 800d5ee:	b083      	sub	sp, #12
 800d5f0:	af00      	add	r7, sp, #0
 800d5f2:	6078      	str	r0, [r7, #4]
#if (USBD_USE_HS == 1)
  *length = (uint16_t)sizeof(USBD_COMPOSITE_FSCfgDesc);
  return (uint8_t *)&USBD_COMPOSITE_FSCfgDesc;
#else
  *length = (uint16_t)sizeof(USBD_COMPOSITE_HSCfgDesc);
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	226b      	movs	r2, #107	@ 0x6b
 800d5f8:	801a      	strh	r2, [r3, #0]
  return (uint8_t *)&USBD_COMPOSITE_HSCfgDesc;
 800d5fa:	4b03      	ldr	r3, [pc, #12]	@ (800d608 <USBD_COMPOSITE_GetOtherSpeedCfgDesc+0x1c>)
#endif
}
 800d5fc:	4618      	mov	r0, r3
 800d5fe:	370c      	adds	r7, #12
 800d600:	46bd      	mov	sp, r7
 800d602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d606:	4770      	bx	lr
 800d608:	20001938 	.word	0x20001938

0800d60c <USBD_COMPOSITE_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_COMPOSITE_GetDeviceQualifierDesc(uint16_t *length)
{
 800d60c:	b480      	push	{r7}
 800d60e:	b083      	sub	sp, #12
 800d610:	af00      	add	r7, sp, #0
 800d612:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_COMPOSITE_DeviceQualifierDesc);
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	220a      	movs	r2, #10
 800d618:	801a      	strh	r2, [r3, #0]
  return USBD_COMPOSITE_DeviceQualifierDesc;
 800d61a:	4b03      	ldr	r3, [pc, #12]	@ (800d628 <USBD_COMPOSITE_GetDeviceQualifierDesc+0x1c>)
}
 800d61c:	4618      	mov	r0, r3
 800d61e:	370c      	adds	r7, #12
 800d620:	46bd      	mov	sp, r7
 800d622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d626:	4770      	bx	lr
 800d628:	200001d4 	.word	0x200001d4

0800d62c <USBD_COMPOSITE_GetUsrStringDesc>:
  * @param  length : pointer data length
  * @retval pointer to the descriptor table or NULL if the descriptor is not supported.
  */
#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
static uint8_t *USBD_COMPOSITE_GetUsrStringDesc(USBD_HandleTypeDef *pdev, uint8_t index, uint16_t *length)
{
 800d62c:	b580      	push	{r7, lr}
 800d62e:	b08a      	sub	sp, #40	@ 0x28
 800d630:	af00      	add	r7, sp, #0
 800d632:	60f8      	str	r0, [r7, #12]
 800d634:	460b      	mov	r3, r1
 800d636:	607a      	str	r2, [r7, #4]
 800d638:	72fb      	strb	r3, [r7, #11]
  static uint8_t USBD_StrDesc[64];

  /* Check if the requested string interface is supported */
  if (index <= USBD_Track_String_Index)
 800d63a:	4b20      	ldr	r3, [pc, #128]	@ (800d6bc <USBD_COMPOSITE_GetUsrStringDesc+0x90>)
 800d63c:	781b      	ldrb	r3, [r3, #0]
 800d63e:	7afa      	ldrb	r2, [r7, #11]
 800d640:	429a      	cmp	r2, r3
 800d642:	d836      	bhi.n	800d6b2 <USBD_COMPOSITE_GetUsrStringDesc+0x86>
  {
#if (USBD_USE_CDC_ACM == 1)
    char str_buffer[16] = "";
 800d644:	2300      	movs	r3, #0
 800d646:	617b      	str	r3, [r7, #20]
 800d648:	f107 0318 	add.w	r3, r7, #24
 800d64c:	2200      	movs	r2, #0
 800d64e:	601a      	str	r2, [r3, #0]
 800d650:	605a      	str	r2, [r3, #4]
 800d652:	609a      	str	r2, [r3, #8]
    for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d654:	2300      	movs	r3, #0
 800d656:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d65a:	e01a      	b.n	800d692 <USBD_COMPOSITE_GetUsrStringDesc+0x66>
    {
      if (index == CDC_STR_DESC_IDX[i])
 800d65c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d660:	4a17      	ldr	r2, [pc, #92]	@ (800d6c0 <USBD_COMPOSITE_GetUsrStringDesc+0x94>)
 800d662:	5cd3      	ldrb	r3, [r2, r3]
 800d664:	7afa      	ldrb	r2, [r7, #11]
 800d666:	429a      	cmp	r2, r3
 800d668:	d10e      	bne.n	800d688 <USBD_COMPOSITE_GetUsrStringDesc+0x5c>
      {
        snprintf(str_buffer, sizeof(str_buffer), CDC_ACM_STR_DESC, i);
 800d66a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d66e:	f107 0014 	add.w	r0, r7, #20
 800d672:	4a14      	ldr	r2, [pc, #80]	@ (800d6c4 <USBD_COMPOSITE_GetUsrStringDesc+0x98>)
 800d674:	2110      	movs	r1, #16
 800d676:	f005 fcad 	bl	8012fd4 <sniprintf>
        USBD_GetString((uint8_t *)str_buffer, USBD_StrDesc, length);
 800d67a:	f107 0314 	add.w	r3, r7, #20
 800d67e:	687a      	ldr	r2, [r7, #4]
 800d680:	4911      	ldr	r1, [pc, #68]	@ (800d6c8 <USBD_COMPOSITE_GetUsrStringDesc+0x9c>)
 800d682:	4618      	mov	r0, r3
 800d684:	f001 fcb9 	bl	800effa <USBD_GetString>
    for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d688:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d68c:	3301      	adds	r3, #1
 800d68e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d692:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d696:	2b00      	cmp	r3, #0
 800d698:	d0e0      	beq.n	800d65c <USBD_COMPOSITE_GetUsrStringDesc+0x30>
    {
      USBD_GetString((uint8_t *)HID_KEYBOARD_STR_DESC, USBD_StrDesc, length);
    }
#endif
#if (USBD_USE_HID_CUSTOM == 1)
    if (index == CUSTOM_HID_STR_DESC_IDX)
 800d69a:	4b0c      	ldr	r3, [pc, #48]	@ (800d6cc <USBD_COMPOSITE_GetUsrStringDesc+0xa0>)
 800d69c:	781b      	ldrb	r3, [r3, #0]
 800d69e:	7afa      	ldrb	r2, [r7, #11]
 800d6a0:	429a      	cmp	r2, r3
 800d6a2:	d104      	bne.n	800d6ae <USBD_COMPOSITE_GetUsrStringDesc+0x82>
    {
      USBD_GetString((uint8_t *)CUSTOM_HID_STR_DESC, USBD_StrDesc, length);
 800d6a4:	687a      	ldr	r2, [r7, #4]
 800d6a6:	4908      	ldr	r1, [pc, #32]	@ (800d6c8 <USBD_COMPOSITE_GetUsrStringDesc+0x9c>)
 800d6a8:	4809      	ldr	r0, [pc, #36]	@ (800d6d0 <USBD_COMPOSITE_GetUsrStringDesc+0xa4>)
 800d6aa:	f001 fca6 	bl	800effa <USBD_GetString>
    if (index == PRINTER_STR_DESC_IDX)
    {
      USBD_GetString((uint8_t *)PRNT_STR_DESC, USBD_StrDesc, length);
    }
#endif
    return USBD_StrDesc;
 800d6ae:	4b06      	ldr	r3, [pc, #24]	@ (800d6c8 <USBD_COMPOSITE_GetUsrStringDesc+0x9c>)
 800d6b0:	e000      	b.n	800d6b4 <USBD_COMPOSITE_GetUsrStringDesc+0x88>
  }
  else
  {
    /* Not supported Interface Descriptor index */
    return NULL;
 800d6b2:	2300      	movs	r3, #0
  }
}
 800d6b4:	4618      	mov	r0, r3
 800d6b6:	3728      	adds	r7, #40	@ 0x28
 800d6b8:	46bd      	mov	sp, r7
 800d6ba:	bd80      	pop	{r7, pc}
 800d6bc:	200001d0 	.word	0x200001d0
 800d6c0:	200016ac 	.word	0x200016ac
 800d6c4:	0801540c 	.word	0x0801540c
 800d6c8:	200019a4 	.word	0x200019a4
 800d6cc:	200019e5 	.word	0x200019e5
 800d6d0:	0801541c 	.word	0x0801541c

0800d6d4 <USBD_COMPOSITE_Mount_Class>:
#endif

void USBD_COMPOSITE_Mount_Class(void)
{
 800d6d4:	b590      	push	{r4, r7, lr}
 800d6d6:	b089      	sub	sp, #36	@ 0x24
 800d6d8:	af04      	add	r7, sp, #16
  uint16_t len = 0;
 800d6da:	2300      	movs	r3, #0
 800d6dc:	80bb      	strh	r3, [r7, #4]
  uint8_t *ptr = NULL;
 800d6de:	2300      	movs	r3, #0
 800d6e0:	60fb      	str	r3, [r7, #12]

  uint8_t in_ep_track = 0x81;
 800d6e2:	2381      	movs	r3, #129	@ 0x81
 800d6e4:	72fb      	strb	r3, [r7, #11]
  uint8_t out_ep_track = 0x01;
 800d6e6:	2301      	movs	r3, #1
 800d6e8:	72bb      	strb	r3, [r7, #10]
  uint8_t interface_no_track = 0x00;
 800d6ea:	2300      	movs	r3, #0
 800d6ec:	727b      	strb	r3, [r7, #9]
  interface_no_track += 1;
  USBD_Track_String_Index += 1;
#endif

#if (USBD_USE_HID_CUSTOM == 1)
  ptr = USBD_HID_CUSTOM.GetFSConfigDescriptor(&len);
 800d6ee:	4b74      	ldr	r3, [pc, #464]	@ (800d8c0 <USBD_COMPOSITE_Mount_Class+0x1ec>)
 800d6f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6f2:	1d3a      	adds	r2, r7, #4
 800d6f4:	4610      	mov	r0, r2
 800d6f6:	4798      	blx	r3
 800d6f8:	60f8      	str	r0, [r7, #12]
  USBD_Update_HID_Custom_DESC(ptr, interface_no_track, in_ep_track, out_ep_track, USBD_Track_String_Index);
 800d6fa:	4b72      	ldr	r3, [pc, #456]	@ (800d8c4 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d6fc:	781b      	ldrb	r3, [r3, #0]
 800d6fe:	7ab8      	ldrb	r0, [r7, #10]
 800d700:	7afa      	ldrb	r2, [r7, #11]
 800d702:	7a79      	ldrb	r1, [r7, #9]
 800d704:	9300      	str	r3, [sp, #0]
 800d706:	4603      	mov	r3, r0
 800d708:	68f8      	ldr	r0, [r7, #12]
 800d70a:	f000 fb95 	bl	800de38 <USBD_Update_HID_Custom_DESC>
  memcpy(USBD_COMPOSITE_FSCfgDesc.USBD_HID_CUSTOM_DESC, ptr + 0x09, len - 0x09);
 800d70e:	68fb      	ldr	r3, [r7, #12]
 800d710:	3309      	adds	r3, #9
 800d712:	88ba      	ldrh	r2, [r7, #4]
 800d714:	3a09      	subs	r2, #9
 800d716:	4619      	mov	r1, r3
 800d718:	486b      	ldr	r0, [pc, #428]	@ (800d8c8 <USBD_COMPOSITE_Mount_Class+0x1f4>)
 800d71a:	f005 fe5a 	bl	80133d2 <memcpy>

  ptr = USBD_HID_CUSTOM.GetHSConfigDescriptor(&len);
 800d71e:	4b68      	ldr	r3, [pc, #416]	@ (800d8c0 <USBD_COMPOSITE_Mount_Class+0x1ec>)
 800d720:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d722:	1d3a      	adds	r2, r7, #4
 800d724:	4610      	mov	r0, r2
 800d726:	4798      	blx	r3
 800d728:	60f8      	str	r0, [r7, #12]
  USBD_Update_HID_Custom_DESC(ptr, interface_no_track, in_ep_track, out_ep_track, USBD_Track_String_Index);
 800d72a:	4b66      	ldr	r3, [pc, #408]	@ (800d8c4 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d72c:	781b      	ldrb	r3, [r3, #0]
 800d72e:	7ab8      	ldrb	r0, [r7, #10]
 800d730:	7afa      	ldrb	r2, [r7, #11]
 800d732:	7a79      	ldrb	r1, [r7, #9]
 800d734:	9300      	str	r3, [sp, #0]
 800d736:	4603      	mov	r3, r0
 800d738:	68f8      	ldr	r0, [r7, #12]
 800d73a:	f000 fb7d 	bl	800de38 <USBD_Update_HID_Custom_DESC>
  memcpy(USBD_COMPOSITE_HSCfgDesc.USBD_HID_CUSTOM_DESC, ptr + 0x09, len - 0x09);
 800d73e:	68fb      	ldr	r3, [r7, #12]
 800d740:	3309      	adds	r3, #9
 800d742:	88ba      	ldrh	r2, [r7, #4]
 800d744:	3a09      	subs	r2, #9
 800d746:	4619      	mov	r1, r3
 800d748:	4860      	ldr	r0, [pc, #384]	@ (800d8cc <USBD_COMPOSITE_Mount_Class+0x1f8>)
 800d74a:	f005 fe42 	bl	80133d2 <memcpy>

  in_ep_track += 1;
 800d74e:	7afb      	ldrb	r3, [r7, #11]
 800d750:	3301      	adds	r3, #1
 800d752:	72fb      	strb	r3, [r7, #11]
  out_ep_track += 1;
 800d754:	7abb      	ldrb	r3, [r7, #10]
 800d756:	3301      	adds	r3, #1
 800d758:	72bb      	strb	r3, [r7, #10]
  interface_no_track += 1;
 800d75a:	7a7b      	ldrb	r3, [r7, #9]
 800d75c:	3301      	adds	r3, #1
 800d75e:	727b      	strb	r3, [r7, #9]
  USBD_Track_String_Index += 1;
 800d760:	4b58      	ldr	r3, [pc, #352]	@ (800d8c4 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d762:	781b      	ldrb	r3, [r3, #0]
 800d764:	3301      	adds	r3, #1
 800d766:	b2da      	uxtb	r2, r3
 800d768:	4b56      	ldr	r3, [pc, #344]	@ (800d8c4 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d76a:	701a      	strb	r2, [r3, #0]
  interface_no_track += 1;
  USBD_Track_String_Index += 1;
#endif

#if (USBD_USE_CDC_ACM == 1)
  ptr = USBD_CDC_ACM.GetFSConfigDescriptor(&len);
 800d76c:	4b58      	ldr	r3, [pc, #352]	@ (800d8d0 <USBD_COMPOSITE_Mount_Class+0x1fc>)
 800d76e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d770:	1d3a      	adds	r2, r7, #4
 800d772:	4610      	mov	r0, r2
 800d774:	4798      	blx	r3
 800d776:	60f8      	str	r0, [r7, #12]
  USBD_Update_CDC_ACM_DESC(ptr,
 800d778:	7a7b      	ldrb	r3, [r7, #9]
 800d77a:	3301      	adds	r3, #1
 800d77c:	b2d8      	uxtb	r0, r3
 800d77e:	7afb      	ldrb	r3, [r7, #11]
 800d780:	3301      	adds	r3, #1
 800d782:	b2db      	uxtb	r3, r3
 800d784:	4a4f      	ldr	r2, [pc, #316]	@ (800d8c4 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d786:	7812      	ldrb	r2, [r2, #0]
 800d788:	7afc      	ldrb	r4, [r7, #11]
 800d78a:	7a79      	ldrb	r1, [r7, #9]
 800d78c:	9202      	str	r2, [sp, #8]
 800d78e:	7aba      	ldrb	r2, [r7, #10]
 800d790:	9201      	str	r2, [sp, #4]
 800d792:	9300      	str	r3, [sp, #0]
 800d794:	4623      	mov	r3, r4
 800d796:	4602      	mov	r2, r0
 800d798:	68f8      	ldr	r0, [r7, #12]
 800d79a:	f7ff fd43 	bl	800d224 <USBD_Update_CDC_ACM_DESC>
                           interface_no_track + 1,
                           in_ep_track,
                           in_ep_track + 1,
                           out_ep_track,
                           USBD_Track_String_Index);
  memcpy(USBD_COMPOSITE_FSCfgDesc.USBD_CDC_ACM_DESC, ptr + 0x09, len - 0x09);
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	3309      	adds	r3, #9
 800d7a2:	88ba      	ldrh	r2, [r7, #4]
 800d7a4:	3a09      	subs	r2, #9
 800d7a6:	4619      	mov	r1, r3
 800d7a8:	484a      	ldr	r0, [pc, #296]	@ (800d8d4 <USBD_COMPOSITE_Mount_Class+0x200>)
 800d7aa:	f005 fe12 	bl	80133d2 <memcpy>

  ptr = USBD_CDC_ACM.GetHSConfigDescriptor(&len);
 800d7ae:	4b48      	ldr	r3, [pc, #288]	@ (800d8d0 <USBD_COMPOSITE_Mount_Class+0x1fc>)
 800d7b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7b2:	1d3a      	adds	r2, r7, #4
 800d7b4:	4610      	mov	r0, r2
 800d7b6:	4798      	blx	r3
 800d7b8:	60f8      	str	r0, [r7, #12]
  USBD_Update_CDC_ACM_DESC(ptr,
 800d7ba:	7a7b      	ldrb	r3, [r7, #9]
 800d7bc:	3301      	adds	r3, #1
 800d7be:	b2d8      	uxtb	r0, r3
 800d7c0:	7afb      	ldrb	r3, [r7, #11]
 800d7c2:	3301      	adds	r3, #1
 800d7c4:	b2db      	uxtb	r3, r3
 800d7c6:	4a3f      	ldr	r2, [pc, #252]	@ (800d8c4 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d7c8:	7812      	ldrb	r2, [r2, #0]
 800d7ca:	7afc      	ldrb	r4, [r7, #11]
 800d7cc:	7a79      	ldrb	r1, [r7, #9]
 800d7ce:	9202      	str	r2, [sp, #8]
 800d7d0:	7aba      	ldrb	r2, [r7, #10]
 800d7d2:	9201      	str	r2, [sp, #4]
 800d7d4:	9300      	str	r3, [sp, #0]
 800d7d6:	4623      	mov	r3, r4
 800d7d8:	4602      	mov	r2, r0
 800d7da:	68f8      	ldr	r0, [r7, #12]
 800d7dc:	f7ff fd22 	bl	800d224 <USBD_Update_CDC_ACM_DESC>
                           interface_no_track + 1,
                           in_ep_track,
                           in_ep_track + 1,
                           out_ep_track,
                           USBD_Track_String_Index);
  memcpy(USBD_COMPOSITE_HSCfgDesc.USBD_CDC_ACM_DESC, ptr + 0x09, len - 0x09);
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	3309      	adds	r3, #9
 800d7e4:	88ba      	ldrh	r2, [r7, #4]
 800d7e6:	3a09      	subs	r2, #9
 800d7e8:	4619      	mov	r1, r3
 800d7ea:	483b      	ldr	r0, [pc, #236]	@ (800d8d8 <USBD_COMPOSITE_Mount_Class+0x204>)
 800d7ec:	f005 fdf1 	bl	80133d2 <memcpy>

  in_ep_track += 2 * USBD_CDC_ACM_COUNT;
 800d7f0:	7afb      	ldrb	r3, [r7, #11]
 800d7f2:	3302      	adds	r3, #2
 800d7f4:	72fb      	strb	r3, [r7, #11]
  out_ep_track += 1 * USBD_CDC_ACM_COUNT;
 800d7f6:	7abb      	ldrb	r3, [r7, #10]
 800d7f8:	3301      	adds	r3, #1
 800d7fa:	72bb      	strb	r3, [r7, #10]
  interface_no_track += 2 * USBD_CDC_ACM_COUNT;
 800d7fc:	7a7b      	ldrb	r3, [r7, #9]
 800d7fe:	3302      	adds	r3, #2
 800d800:	727b      	strb	r3, [r7, #9]
  USBD_Track_String_Index += USBD_CDC_ACM_COUNT;
 800d802:	4b30      	ldr	r3, [pc, #192]	@ (800d8c4 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d804:	781b      	ldrb	r3, [r3, #0]
 800d806:	3301      	adds	r3, #1
 800d808:	b2da      	uxtb	r2, r3
 800d80a:	4b2e      	ldr	r3, [pc, #184]	@ (800d8c4 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d80c:	701a      	strb	r2, [r3, #0]
#endif

  uint16_t CFG_SIZE = sizeof(USBD_COMPOSITE_CFG_DESC_t);
 800d80e:	236b      	movs	r3, #107	@ 0x6b
 800d810:	80fb      	strh	r3, [r7, #6]
  ptr = USBD_COMPOSITE_HSCfgDesc.CONFIG_DESC;
 800d812:	4b32      	ldr	r3, [pc, #200]	@ (800d8dc <USBD_COMPOSITE_Mount_Class+0x208>)
 800d814:	60fb      	str	r3, [r7, #12]
  /* Configuration Descriptor */
  ptr[0] = 0x09;                        /* bLength: Configuration Descriptor size */
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	2209      	movs	r2, #9
 800d81a:	701a      	strb	r2, [r3, #0]
  ptr[1] = USB_DESC_TYPE_CONFIGURATION; /* bDescriptorType: Configuration */
 800d81c:	68fb      	ldr	r3, [r7, #12]
 800d81e:	3301      	adds	r3, #1
 800d820:	2202      	movs	r2, #2
 800d822:	701a      	strb	r2, [r3, #0]
  ptr[2] = LOBYTE(CFG_SIZE);            /* wTotalLength:no of returned bytes */
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	3302      	adds	r3, #2
 800d828:	88fa      	ldrh	r2, [r7, #6]
 800d82a:	b2d2      	uxtb	r2, r2
 800d82c:	701a      	strb	r2, [r3, #0]
  ptr[3] = HIBYTE(CFG_SIZE);
 800d82e:	88fb      	ldrh	r3, [r7, #6]
 800d830:	0a1b      	lsrs	r3, r3, #8
 800d832:	b29a      	uxth	r2, r3
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	3303      	adds	r3, #3
 800d838:	b2d2      	uxtb	r2, r2
 800d83a:	701a      	strb	r2, [r3, #0]
  ptr[4] = interface_no_track; /* bNumInterfaces: 2 interface */
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	3304      	adds	r3, #4
 800d840:	7a7a      	ldrb	r2, [r7, #9]
 800d842:	701a      	strb	r2, [r3, #0]
  ptr[5] = 0x01;               /* bConfigurationValue: Configuration value */
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	3305      	adds	r3, #5
 800d848:	2201      	movs	r2, #1
 800d84a:	701a      	strb	r2, [r3, #0]
  ptr[6] = 0x00;               /* iConfiguration: Index of string descriptor describing the configuration */
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	3306      	adds	r3, #6
 800d850:	2200      	movs	r2, #0
 800d852:	701a      	strb	r2, [r3, #0]
#if (USBD_SELF_POWERED == 1U)
  ptr[7] = 0xC0; /* bmAttributes: Bus Powered according to user configuration */
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	3307      	adds	r3, #7
 800d858:	22c0      	movs	r2, #192	@ 0xc0
 800d85a:	701a      	strb	r2, [r3, #0]
#else
  ptr[7] = 0x80; /* bmAttributes: Bus Powered according to user configuration */
#endif
  ptr[8] = USBD_MAX_POWER; /* MaxPower 100 mA */
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	3308      	adds	r3, #8
 800d860:	2232      	movs	r2, #50	@ 0x32
 800d862:	701a      	strb	r2, [r3, #0]

  ptr = USBD_COMPOSITE_FSCfgDesc.CONFIG_DESC;
 800d864:	4b1e      	ldr	r3, [pc, #120]	@ (800d8e0 <USBD_COMPOSITE_Mount_Class+0x20c>)
 800d866:	60fb      	str	r3, [r7, #12]
  /* Configuration Descriptor */
  ptr[0] = 0x09;                        /* bLength: Configuration Descriptor size */
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	2209      	movs	r2, #9
 800d86c:	701a      	strb	r2, [r3, #0]
  ptr[1] = USB_DESC_TYPE_CONFIGURATION; /* bDescriptorType: Configuration */
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	3301      	adds	r3, #1
 800d872:	2202      	movs	r2, #2
 800d874:	701a      	strb	r2, [r3, #0]
  ptr[2] = LOBYTE(CFG_SIZE);            /* wTotalLength:no of returned bytes */
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	3302      	adds	r3, #2
 800d87a:	88fa      	ldrh	r2, [r7, #6]
 800d87c:	b2d2      	uxtb	r2, r2
 800d87e:	701a      	strb	r2, [r3, #0]
  ptr[3] = HIBYTE(CFG_SIZE);
 800d880:	88fb      	ldrh	r3, [r7, #6]
 800d882:	0a1b      	lsrs	r3, r3, #8
 800d884:	b29a      	uxth	r2, r3
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	3303      	adds	r3, #3
 800d88a:	b2d2      	uxtb	r2, r2
 800d88c:	701a      	strb	r2, [r3, #0]
  ptr[4] = interface_no_track; /* bNumInterfaces: 2 interface */
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	3304      	adds	r3, #4
 800d892:	7a7a      	ldrb	r2, [r7, #9]
 800d894:	701a      	strb	r2, [r3, #0]
  ptr[5] = 0x01;               /* bConfigurationValue: Configuration value */
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	3305      	adds	r3, #5
 800d89a:	2201      	movs	r2, #1
 800d89c:	701a      	strb	r2, [r3, #0]
  ptr[6] = 0x00;               /* iConfiguration: Index of string descriptor describing the configuration */
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	3306      	adds	r3, #6
 800d8a2:	2200      	movs	r2, #0
 800d8a4:	701a      	strb	r2, [r3, #0]
#if (USBD_SELF_POWERED == 1U)
  ptr[7] = 0xC0; /* bmAttributes: Bus Powered according to user configuration */
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	3307      	adds	r3, #7
 800d8aa:	22c0      	movs	r2, #192	@ 0xc0
 800d8ac:	701a      	strb	r2, [r3, #0]
#else
  ptr[7] = 0x80; /* bmAttributes: Bus Powered according to user configuration */
#endif
  ptr[8] = USBD_MAX_POWER; /* MaxPower 100 mA */
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	3308      	adds	r3, #8
 800d8b2:	2232      	movs	r2, #50	@ 0x32
 800d8b4:	701a      	strb	r2, [r3, #0]

  (void)out_ep_track;
  (void)in_ep_track;
}
 800d8b6:	bf00      	nop
 800d8b8:	3714      	adds	r7, #20
 800d8ba:	46bd      	mov	sp, r7
 800d8bc:	bd90      	pop	{r4, r7, pc}
 800d8be:	bf00      	nop
 800d8c0:	200001e0 	.word	0x200001e0
 800d8c4:	200001d0 	.word	0x200001d0
 800d8c8:	200018d5 	.word	0x200018d5
 800d8cc:	20001941 	.word	0x20001941
 800d8d0:	200000c0 	.word	0x200000c0
 800d8d4:	200018f5 	.word	0x200018f5
 800d8d8:	20001961 	.word	0x20001961
 800d8dc:	20001938 	.word	0x20001938
 800d8e0:	200018cc 	.word	0x200018cc

0800d8e4 <USBD_CUSTOM_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d8e4:	b580      	push	{r7, lr}
 800d8e6:	b084      	sub	sp, #16
 800d8e8:	af00      	add	r7, sp, #0
 800d8ea:	6078      	str	r0, [r7, #4]
 800d8ec:	460b      	mov	r3, r1
 800d8ee:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  hhid = &CUSTOM_HID_Instance;
 800d8f0:	4b43      	ldr	r3, [pc, #268]	@ (800da00 <USBD_CUSTOM_HID_Init+0x11c>)
 800d8f2:	60fb      	str	r3, [r7, #12]

  if (hhid == NULL)
 800d8f4:	68fb      	ldr	r3, [r7, #12]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d105      	bne.n	800d906 <USBD_CUSTOM_HID_Init+0x22>
  {
    pdev->pClassData_HID_Custom = NULL;
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	2200      	movs	r2, #0
 800d8fe:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8
    return (uint8_t)USBD_EMEM;
 800d902:	2302      	movs	r3, #2
 800d904:	e077      	b.n	800d9f6 <USBD_CUSTOM_HID_Init+0x112>
  }

  pdev->pClassData_HID_Custom = (void *)hhid;
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	68fa      	ldr	r2, [r7, #12]
 800d90a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	7c1b      	ldrb	r3, [r3, #16]
 800d912:	2b00      	cmp	r3, #0
 800d914:	d11b      	bne.n	800d94e <USBD_CUSTOM_HID_Init+0x6a>
  {
    pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].bInterval = CUSTOM_HID_HS_BINTERVAL;
 800d916:	4b3b      	ldr	r3, [pc, #236]	@ (800da04 <USBD_CUSTOM_HID_Init+0x120>)
 800d918:	781b      	ldrb	r3, [r3, #0]
 800d91a:	f003 020f 	and.w	r2, r3, #15
 800d91e:	6879      	ldr	r1, [r7, #4]
 800d920:	4613      	mov	r3, r2
 800d922:	009b      	lsls	r3, r3, #2
 800d924:	4413      	add	r3, r2
 800d926:	009b      	lsls	r3, r3, #2
 800d928:	440b      	add	r3, r1
 800d92a:	3326      	adds	r3, #38	@ 0x26
 800d92c:	2205      	movs	r2, #5
 800d92e:	801a      	strh	r2, [r3, #0]
    pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].bInterval = CUSTOM_HID_HS_BINTERVAL;
 800d930:	4b35      	ldr	r3, [pc, #212]	@ (800da08 <USBD_CUSTOM_HID_Init+0x124>)
 800d932:	781b      	ldrb	r3, [r3, #0]
 800d934:	f003 020f 	and.w	r2, r3, #15
 800d938:	6879      	ldr	r1, [r7, #4]
 800d93a:	4613      	mov	r3, r2
 800d93c:	009b      	lsls	r3, r3, #2
 800d93e:	4413      	add	r3, r2
 800d940:	009b      	lsls	r3, r3, #2
 800d942:	440b      	add	r3, r1
 800d944:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800d948:	2205      	movs	r2, #5
 800d94a:	801a      	strh	r2, [r3, #0]
 800d94c:	e01a      	b.n	800d984 <USBD_CUSTOM_HID_Init+0xa0>
  }
  else /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].bInterval = CUSTOM_HID_FS_BINTERVAL;
 800d94e:	4b2d      	ldr	r3, [pc, #180]	@ (800da04 <USBD_CUSTOM_HID_Init+0x120>)
 800d950:	781b      	ldrb	r3, [r3, #0]
 800d952:	f003 020f 	and.w	r2, r3, #15
 800d956:	6879      	ldr	r1, [r7, #4]
 800d958:	4613      	mov	r3, r2
 800d95a:	009b      	lsls	r3, r3, #2
 800d95c:	4413      	add	r3, r2
 800d95e:	009b      	lsls	r3, r3, #2
 800d960:	440b      	add	r3, r1
 800d962:	3326      	adds	r3, #38	@ 0x26
 800d964:	2205      	movs	r2, #5
 800d966:	801a      	strh	r2, [r3, #0]
    pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].bInterval = CUSTOM_HID_FS_BINTERVAL;
 800d968:	4b27      	ldr	r3, [pc, #156]	@ (800da08 <USBD_CUSTOM_HID_Init+0x124>)
 800d96a:	781b      	ldrb	r3, [r3, #0]
 800d96c:	f003 020f 	and.w	r2, r3, #15
 800d970:	6879      	ldr	r1, [r7, #4]
 800d972:	4613      	mov	r3, r2
 800d974:	009b      	lsls	r3, r3, #2
 800d976:	4413      	add	r3, r2
 800d978:	009b      	lsls	r3, r3, #2
 800d97a:	440b      	add	r3, r1
 800d97c:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800d980:	2205      	movs	r2, #5
 800d982:	801a      	strh	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, CUSTOM_HID_IN_EP, USBD_EP_TYPE_INTR,
 800d984:	4b1f      	ldr	r3, [pc, #124]	@ (800da04 <USBD_CUSTOM_HID_Init+0x120>)
 800d986:	7819      	ldrb	r1, [r3, #0]
 800d988:	2302      	movs	r3, #2
 800d98a:	2203      	movs	r2, #3
 800d98c:	6878      	ldr	r0, [r7, #4]
 800d98e:	f001 fda6 	bl	800f4de <USBD_LL_OpenEP>
                       CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].is_used = 1U;
 800d992:	4b1c      	ldr	r3, [pc, #112]	@ (800da04 <USBD_CUSTOM_HID_Init+0x120>)
 800d994:	781b      	ldrb	r3, [r3, #0]
 800d996:	f003 020f 	and.w	r2, r3, #15
 800d99a:	6879      	ldr	r1, [r7, #4]
 800d99c:	4613      	mov	r3, r2
 800d99e:	009b      	lsls	r3, r3, #2
 800d9a0:	4413      	add	r3, r2
 800d9a2:	009b      	lsls	r3, r3, #2
 800d9a4:	440b      	add	r3, r1
 800d9a6:	3324      	adds	r3, #36	@ 0x24
 800d9a8:	2201      	movs	r2, #1
 800d9aa:	801a      	strh	r2, [r3, #0]

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, CUSTOM_HID_OUT_EP, USBD_EP_TYPE_INTR,
 800d9ac:	4b16      	ldr	r3, [pc, #88]	@ (800da08 <USBD_CUSTOM_HID_Init+0x124>)
 800d9ae:	7819      	ldrb	r1, [r3, #0]
 800d9b0:	2302      	movs	r3, #2
 800d9b2:	2203      	movs	r2, #3
 800d9b4:	6878      	ldr	r0, [r7, #4]
 800d9b6:	f001 fd92 	bl	800f4de <USBD_LL_OpenEP>
                       CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].is_used = 1U;
 800d9ba:	4b13      	ldr	r3, [pc, #76]	@ (800da08 <USBD_CUSTOM_HID_Init+0x124>)
 800d9bc:	781b      	ldrb	r3, [r3, #0]
 800d9be:	f003 020f 	and.w	r2, r3, #15
 800d9c2:	6879      	ldr	r1, [r7, #4]
 800d9c4:	4613      	mov	r3, r2
 800d9c6:	009b      	lsls	r3, r3, #2
 800d9c8:	4413      	add	r3, r2
 800d9ca:	009b      	lsls	r3, r3, #2
 800d9cc:	440b      	add	r3, r1
 800d9ce:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d9d2:	2201      	movs	r2, #1
 800d9d4:	801a      	strh	r2, [r3, #0]

  hhid->state = CUSTOM_HID_IDLE;
 800d9d6:	68fb      	ldr	r3, [r7, #12]
 800d9d8:	2200      	movs	r2, #0
 800d9da:	751a      	strb	r2, [r3, #20]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->Init();
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800d9e2:	685b      	ldr	r3, [r3, #4]
 800d9e4:	4798      	blx	r3

  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, CUSTOM_HID_OUT_EP, hhid->Report_buf,
 800d9e6:	4b08      	ldr	r3, [pc, #32]	@ (800da08 <USBD_CUSTOM_HID_Init+0x124>)
 800d9e8:	7819      	ldrb	r1, [r3, #0]
 800d9ea:	68fa      	ldr	r2, [r7, #12]
 800d9ec:	2302      	movs	r3, #2
 800d9ee:	6878      	ldr	r0, [r7, #4]
 800d9f0:	f001 fe64 	bl	800f6bc <USBD_LL_PrepareReceive>
                               USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return (uint8_t)USBD_OK;
 800d9f4:	2300      	movs	r3, #0
}
 800d9f6:	4618      	mov	r0, r3
 800d9f8:	3710      	adds	r7, #16
 800d9fa:	46bd      	mov	sp, r7
 800d9fc:	bd80      	pop	{r7, pc}
 800d9fe:	bf00      	nop
 800da00:	200019e8 	.word	0x200019e8
 800da04:	200001de 	.word	0x200001de
 800da08:	200001df 	.word	0x200001df

0800da0c <USBD_CUSTOM_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800da0c:	b580      	push	{r7, lr}
 800da0e:	b082      	sub	sp, #8
 800da10:	af00      	add	r7, sp, #0
 800da12:	6078      	str	r0, [r7, #4]
 800da14:	460b      	mov	r3, r1
 800da16:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close CUSTOM_HID EP IN */
  (void)USBD_LL_CloseEP(pdev, CUSTOM_HID_IN_EP);
 800da18:	4b2a      	ldr	r3, [pc, #168]	@ (800dac4 <USBD_CUSTOM_HID_DeInit+0xb8>)
 800da1a:	781b      	ldrb	r3, [r3, #0]
 800da1c:	4619      	mov	r1, r3
 800da1e:	6878      	ldr	r0, [r7, #4]
 800da20:	f001 fd83 	bl	800f52a <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].is_used = 0U;
 800da24:	4b27      	ldr	r3, [pc, #156]	@ (800dac4 <USBD_CUSTOM_HID_DeInit+0xb8>)
 800da26:	781b      	ldrb	r3, [r3, #0]
 800da28:	f003 020f 	and.w	r2, r3, #15
 800da2c:	6879      	ldr	r1, [r7, #4]
 800da2e:	4613      	mov	r3, r2
 800da30:	009b      	lsls	r3, r3, #2
 800da32:	4413      	add	r3, r2
 800da34:	009b      	lsls	r3, r3, #2
 800da36:	440b      	add	r3, r1
 800da38:	3324      	adds	r3, #36	@ 0x24
 800da3a:	2200      	movs	r2, #0
 800da3c:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].bInterval = 0U;
 800da3e:	4b21      	ldr	r3, [pc, #132]	@ (800dac4 <USBD_CUSTOM_HID_DeInit+0xb8>)
 800da40:	781b      	ldrb	r3, [r3, #0]
 800da42:	f003 020f 	and.w	r2, r3, #15
 800da46:	6879      	ldr	r1, [r7, #4]
 800da48:	4613      	mov	r3, r2
 800da4a:	009b      	lsls	r3, r3, #2
 800da4c:	4413      	add	r3, r2
 800da4e:	009b      	lsls	r3, r3, #2
 800da50:	440b      	add	r3, r1
 800da52:	3326      	adds	r3, #38	@ 0x26
 800da54:	2200      	movs	r2, #0
 800da56:	801a      	strh	r2, [r3, #0]

  /* Close CUSTOM_HID EP OUT */
  (void)USBD_LL_CloseEP(pdev, CUSTOM_HID_OUT_EP);
 800da58:	4b1b      	ldr	r3, [pc, #108]	@ (800dac8 <USBD_CUSTOM_HID_DeInit+0xbc>)
 800da5a:	781b      	ldrb	r3, [r3, #0]
 800da5c:	4619      	mov	r1, r3
 800da5e:	6878      	ldr	r0, [r7, #4]
 800da60:	f001 fd63 	bl	800f52a <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].is_used = 0U;
 800da64:	4b18      	ldr	r3, [pc, #96]	@ (800dac8 <USBD_CUSTOM_HID_DeInit+0xbc>)
 800da66:	781b      	ldrb	r3, [r3, #0]
 800da68:	f003 020f 	and.w	r2, r3, #15
 800da6c:	6879      	ldr	r1, [r7, #4]
 800da6e:	4613      	mov	r3, r2
 800da70:	009b      	lsls	r3, r3, #2
 800da72:	4413      	add	r3, r2
 800da74:	009b      	lsls	r3, r3, #2
 800da76:	440b      	add	r3, r1
 800da78:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800da7c:	2200      	movs	r2, #0
 800da7e:	801a      	strh	r2, [r3, #0]
  pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].bInterval = 0U;
 800da80:	4b11      	ldr	r3, [pc, #68]	@ (800dac8 <USBD_CUSTOM_HID_DeInit+0xbc>)
 800da82:	781b      	ldrb	r3, [r3, #0]
 800da84:	f003 020f 	and.w	r2, r3, #15
 800da88:	6879      	ldr	r1, [r7, #4]
 800da8a:	4613      	mov	r3, r2
 800da8c:	009b      	lsls	r3, r3, #2
 800da8e:	4413      	add	r3, r2
 800da90:	009b      	lsls	r3, r3, #2
 800da92:	440b      	add	r3, r1
 800da94:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800da98:	2200      	movs	r2, #0
 800da9a:	801a      	strh	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassData_HID_Custom != NULL)
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800daa2:	2b00      	cmp	r3, #0
 800daa4:	d008      	beq.n	800dab8 <USBD_CUSTOM_HID_DeInit+0xac>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->DeInit();
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800daac:	689b      	ldr	r3, [r3, #8]
 800daae:	4798      	blx	r3
#if (0)
    USBD_free(pdev->pClassData_HID_Custom);
#endif
    pdev->pClassData_HID_Custom = NULL;
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	2200      	movs	r2, #0
 800dab4:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8
  }

  return (uint8_t)USBD_OK;
 800dab8:	2300      	movs	r3, #0
}
 800daba:	4618      	mov	r0, r3
 800dabc:	3708      	adds	r7, #8
 800dabe:	46bd      	mov	sp, r7
 800dac0:	bd80      	pop	{r7, pc}
 800dac2:	bf00      	nop
 800dac4:	200001de 	.word	0x200001de
 800dac8:	200001df 	.word	0x200001df

0800dacc <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                     USBD_SetupReqTypedef *req)
{
 800dacc:	b580      	push	{r7, lr}
 800dace:	b088      	sub	sp, #32
 800dad0:	af00      	add	r7, sp, #0
 800dad2:	6078      	str	r0, [r7, #4]
 800dad4:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom;
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800dadc:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 800dade:	2300      	movs	r3, #0
 800dae0:	83fb      	strh	r3, [r7, #30]
  uint8_t *pbuf = NULL;
 800dae2:	2300      	movs	r3, #0
 800dae4:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 800dae6:	2300      	movs	r3, #0
 800dae8:	81fb      	strh	r3, [r7, #14]
  USBD_StatusTypeDef ret = USBD_OK;
 800daea:	2300      	movs	r3, #0
 800daec:	75fb      	strb	r3, [r7, #23]

  if (hhid == NULL)
 800daee:	693b      	ldr	r3, [r7, #16]
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d101      	bne.n	800daf8 <USBD_CUSTOM_HID_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800daf4:	2303      	movs	r3, #3
 800daf6:	e0ed      	b.n	800dcd4 <USBD_CUSTOM_HID_Setup+0x208>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800daf8:	683b      	ldr	r3, [r7, #0]
 800dafa:	781b      	ldrb	r3, [r3, #0]
 800dafc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800db00:	2b00      	cmp	r3, #0
 800db02:	d052      	beq.n	800dbaa <USBD_CUSTOM_HID_Setup+0xde>
 800db04:	2b20      	cmp	r3, #32
 800db06:	f040 80dd 	bne.w	800dcc4 <USBD_CUSTOM_HID_Setup+0x1f8>
  {
  case USB_REQ_TYPE_CLASS:
    switch (req->bRequest)
 800db0a:	683b      	ldr	r3, [r7, #0]
 800db0c:	785b      	ldrb	r3, [r3, #1]
 800db0e:	3b02      	subs	r3, #2
 800db10:	2b09      	cmp	r3, #9
 800db12:	d842      	bhi.n	800db9a <USBD_CUSTOM_HID_Setup+0xce>
 800db14:	a201      	add	r2, pc, #4	@ (adr r2, 800db1c <USBD_CUSTOM_HID_Setup+0x50>)
 800db16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db1a:	bf00      	nop
 800db1c:	0800db75 	.word	0x0800db75
 800db20:	0800db53 	.word	0x0800db53
 800db24:	0800db9b 	.word	0x0800db9b
 800db28:	0800db9b 	.word	0x0800db9b
 800db2c:	0800db9b 	.word	0x0800db9b
 800db30:	0800db9b 	.word	0x0800db9b
 800db34:	0800db9b 	.word	0x0800db9b
 800db38:	0800db85 	.word	0x0800db85
 800db3c:	0800db63 	.word	0x0800db63
 800db40:	0800db45 	.word	0x0800db45
    {
    case CUSTOM_HID_REQ_SET_PROTOCOL:
      hhid->Protocol = (uint8_t)(req->wValue);
 800db44:	683b      	ldr	r3, [r7, #0]
 800db46:	885b      	ldrh	r3, [r3, #2]
 800db48:	b2db      	uxtb	r3, r3
 800db4a:	461a      	mov	r2, r3
 800db4c:	693b      	ldr	r3, [r7, #16]
 800db4e:	605a      	str	r2, [r3, #4]
      break;
 800db50:	e02a      	b.n	800dba8 <USBD_CUSTOM_HID_Setup+0xdc>

    case CUSTOM_HID_REQ_GET_PROTOCOL:
      (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 800db52:	693b      	ldr	r3, [r7, #16]
 800db54:	3304      	adds	r3, #4
 800db56:	2201      	movs	r2, #1
 800db58:	4619      	mov	r1, r3
 800db5a:	6878      	ldr	r0, [r7, #4]
 800db5c:	f001 faad 	bl	800f0ba <USBD_CtlSendData>
      break;
 800db60:	e022      	b.n	800dba8 <USBD_CUSTOM_HID_Setup+0xdc>

    case CUSTOM_HID_REQ_SET_IDLE:
      hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800db62:	683b      	ldr	r3, [r7, #0]
 800db64:	885b      	ldrh	r3, [r3, #2]
 800db66:	0a1b      	lsrs	r3, r3, #8
 800db68:	b29b      	uxth	r3, r3
 800db6a:	b2db      	uxtb	r3, r3
 800db6c:	461a      	mov	r2, r3
 800db6e:	693b      	ldr	r3, [r7, #16]
 800db70:	609a      	str	r2, [r3, #8]
      break;
 800db72:	e019      	b.n	800dba8 <USBD_CUSTOM_HID_Setup+0xdc>

    case CUSTOM_HID_REQ_GET_IDLE:
      (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 800db74:	693b      	ldr	r3, [r7, #16]
 800db76:	3308      	adds	r3, #8
 800db78:	2201      	movs	r2, #1
 800db7a:	4619      	mov	r1, r3
 800db7c:	6878      	ldr	r0, [r7, #4]
 800db7e:	f001 fa9c 	bl	800f0ba <USBD_CtlSendData>
      break;
 800db82:	e011      	b.n	800dba8 <USBD_CUSTOM_HID_Setup+0xdc>

    case CUSTOM_HID_REQ_SET_REPORT:
      hhid->IsReportAvailable = 1U;
 800db84:	693b      	ldr	r3, [r7, #16]
 800db86:	2201      	movs	r2, #1
 800db88:	611a      	str	r2, [r3, #16]
      (void)USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 800db8a:	6939      	ldr	r1, [r7, #16]
 800db8c:	683b      	ldr	r3, [r7, #0]
 800db8e:	88db      	ldrh	r3, [r3, #6]
 800db90:	461a      	mov	r2, r3
 800db92:	6878      	ldr	r0, [r7, #4]
 800db94:	f001 fabd 	bl	800f112 <USBD_CtlPrepareRx>
      break;
 800db98:	e006      	b.n	800dba8 <USBD_CUSTOM_HID_Setup+0xdc>

    default:
      USBD_CtlError(pdev, req);
 800db9a:	6839      	ldr	r1, [r7, #0]
 800db9c:	6878      	ldr	r0, [r7, #4]
 800db9e:	f001 fa1b 	bl	800efd8 <USBD_CtlError>
      ret = USBD_FAIL;
 800dba2:	2303      	movs	r3, #3
 800dba4:	75fb      	strb	r3, [r7, #23]
      break;
 800dba6:	bf00      	nop
    }
    break;
 800dba8:	e093      	b.n	800dcd2 <USBD_CUSTOM_HID_Setup+0x206>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800dbaa:	683b      	ldr	r3, [r7, #0]
 800dbac:	785b      	ldrb	r3, [r3, #1]
 800dbae:	2b0b      	cmp	r3, #11
 800dbb0:	d87f      	bhi.n	800dcb2 <USBD_CUSTOM_HID_Setup+0x1e6>
 800dbb2:	a201      	add	r2, pc, #4	@ (adr r2, 800dbb8 <USBD_CUSTOM_HID_Setup+0xec>)
 800dbb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dbb8:	0800dbe9 	.word	0x0800dbe9
 800dbbc:	0800dcc1 	.word	0x0800dcc1
 800dbc0:	0800dcb3 	.word	0x0800dcb3
 800dbc4:	0800dcb3 	.word	0x0800dcb3
 800dbc8:	0800dcb3 	.word	0x0800dcb3
 800dbcc:	0800dcb3 	.word	0x0800dcb3
 800dbd0:	0800dc13 	.word	0x0800dc13
 800dbd4:	0800dcb3 	.word	0x0800dcb3
 800dbd8:	0800dcb3 	.word	0x0800dcb3
 800dbdc:	0800dcb3 	.word	0x0800dcb3
 800dbe0:	0800dc61 	.word	0x0800dc61
 800dbe4:	0800dc8b 	.word	0x0800dc8b
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dbee:	b2db      	uxtb	r3, r3
 800dbf0:	2b03      	cmp	r3, #3
 800dbf2:	d107      	bne.n	800dc04 <USBD_CUSTOM_HID_Setup+0x138>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800dbf4:	f107 030e 	add.w	r3, r7, #14
 800dbf8:	2202      	movs	r2, #2
 800dbfa:	4619      	mov	r1, r3
 800dbfc:	6878      	ldr	r0, [r7, #4]
 800dbfe:	f001 fa5c 	bl	800f0ba <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800dc02:	e05e      	b.n	800dcc2 <USBD_CUSTOM_HID_Setup+0x1f6>
        USBD_CtlError(pdev, req);
 800dc04:	6839      	ldr	r1, [r7, #0]
 800dc06:	6878      	ldr	r0, [r7, #4]
 800dc08:	f001 f9e6 	bl	800efd8 <USBD_CtlError>
        ret = USBD_FAIL;
 800dc0c:	2303      	movs	r3, #3
 800dc0e:	75fb      	strb	r3, [r7, #23]
      break;
 800dc10:	e057      	b.n	800dcc2 <USBD_CUSTOM_HID_Setup+0x1f6>

    case USB_REQ_GET_DESCRIPTOR:
      if ((req->wValue >> 8) == CUSTOM_HID_REPORT_DESC)
 800dc12:	683b      	ldr	r3, [r7, #0]
 800dc14:	885b      	ldrh	r3, [r3, #2]
 800dc16:	0a1b      	lsrs	r3, r3, #8
 800dc18:	b29b      	uxth	r3, r3
 800dc1a:	2b22      	cmp	r3, #34	@ 0x22
 800dc1c:	d10b      	bne.n	800dc36 <USBD_CUSTOM_HID_Setup+0x16a>
      {
        len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 800dc1e:	683b      	ldr	r3, [r7, #0]
 800dc20:	88db      	ldrh	r3, [r3, #6]
 800dc22:	2b21      	cmp	r3, #33	@ 0x21
 800dc24:	bf28      	it	cs
 800dc26:	2321      	movcs	r3, #33	@ 0x21
 800dc28:	83fb      	strh	r3, [r7, #30]
        pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->pReport;
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	61bb      	str	r3, [r7, #24]
 800dc34:	e00d      	b.n	800dc52 <USBD_CUSTOM_HID_Setup+0x186>
      }
      else
      {
        if ((req->wValue >> 8) == CUSTOM_HID_DESCRIPTOR_TYPE)
 800dc36:	683b      	ldr	r3, [r7, #0]
 800dc38:	885b      	ldrh	r3, [r3, #2]
 800dc3a:	0a1b      	lsrs	r3, r3, #8
 800dc3c:	b29b      	uxth	r3, r3
 800dc3e:	2b21      	cmp	r3, #33	@ 0x21
 800dc40:	d107      	bne.n	800dc52 <USBD_CUSTOM_HID_Setup+0x186>
        {
          pbuf = USBD_CUSTOM_HID_Desc;
 800dc42:	4b26      	ldr	r3, [pc, #152]	@ (800dcdc <USBD_CUSTOM_HID_Setup+0x210>)
 800dc44:	61bb      	str	r3, [r7, #24]
          len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 800dc46:	683b      	ldr	r3, [r7, #0]
 800dc48:	88db      	ldrh	r3, [r3, #6]
 800dc4a:	2b09      	cmp	r3, #9
 800dc4c:	bf28      	it	cs
 800dc4e:	2309      	movcs	r3, #9
 800dc50:	83fb      	strh	r3, [r7, #30]
        }
      }

      (void)USBD_CtlSendData(pdev, pbuf, len);
 800dc52:	8bfb      	ldrh	r3, [r7, #30]
 800dc54:	461a      	mov	r2, r3
 800dc56:	69b9      	ldr	r1, [r7, #24]
 800dc58:	6878      	ldr	r0, [r7, #4]
 800dc5a:	f001 fa2e 	bl	800f0ba <USBD_CtlSendData>
      break;
 800dc5e:	e030      	b.n	800dcc2 <USBD_CUSTOM_HID_Setup+0x1f6>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dc66:	b2db      	uxtb	r3, r3
 800dc68:	2b03      	cmp	r3, #3
 800dc6a:	d107      	bne.n	800dc7c <USBD_CUSTOM_HID_Setup+0x1b0>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 800dc6c:	693b      	ldr	r3, [r7, #16]
 800dc6e:	330c      	adds	r3, #12
 800dc70:	2201      	movs	r2, #1
 800dc72:	4619      	mov	r1, r3
 800dc74:	6878      	ldr	r0, [r7, #4]
 800dc76:	f001 fa20 	bl	800f0ba <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800dc7a:	e022      	b.n	800dcc2 <USBD_CUSTOM_HID_Setup+0x1f6>
        USBD_CtlError(pdev, req);
 800dc7c:	6839      	ldr	r1, [r7, #0]
 800dc7e:	6878      	ldr	r0, [r7, #4]
 800dc80:	f001 f9aa 	bl	800efd8 <USBD_CtlError>
        ret = USBD_FAIL;
 800dc84:	2303      	movs	r3, #3
 800dc86:	75fb      	strb	r3, [r7, #23]
      break;
 800dc88:	e01b      	b.n	800dcc2 <USBD_CUSTOM_HID_Setup+0x1f6>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dc90:	b2db      	uxtb	r3, r3
 800dc92:	2b03      	cmp	r3, #3
 800dc94:	d106      	bne.n	800dca4 <USBD_CUSTOM_HID_Setup+0x1d8>
      {
        hhid->AltSetting = (uint8_t)(req->wValue);
 800dc96:	683b      	ldr	r3, [r7, #0]
 800dc98:	885b      	ldrh	r3, [r3, #2]
 800dc9a:	b2db      	uxtb	r3, r3
 800dc9c:	461a      	mov	r2, r3
 800dc9e:	693b      	ldr	r3, [r7, #16]
 800dca0:	60da      	str	r2, [r3, #12]
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800dca2:	e00e      	b.n	800dcc2 <USBD_CUSTOM_HID_Setup+0x1f6>
        USBD_CtlError(pdev, req);
 800dca4:	6839      	ldr	r1, [r7, #0]
 800dca6:	6878      	ldr	r0, [r7, #4]
 800dca8:	f001 f996 	bl	800efd8 <USBD_CtlError>
        ret = USBD_FAIL;
 800dcac:	2303      	movs	r3, #3
 800dcae:	75fb      	strb	r3, [r7, #23]
      break;
 800dcb0:	e007      	b.n	800dcc2 <USBD_CUSTOM_HID_Setup+0x1f6>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800dcb2:	6839      	ldr	r1, [r7, #0]
 800dcb4:	6878      	ldr	r0, [r7, #4]
 800dcb6:	f001 f98f 	bl	800efd8 <USBD_CtlError>
      ret = USBD_FAIL;
 800dcba:	2303      	movs	r3, #3
 800dcbc:	75fb      	strb	r3, [r7, #23]
      break;
 800dcbe:	e000      	b.n	800dcc2 <USBD_CUSTOM_HID_Setup+0x1f6>
      break;
 800dcc0:	bf00      	nop
    }
    break;
 800dcc2:	e006      	b.n	800dcd2 <USBD_CUSTOM_HID_Setup+0x206>

  default:
    USBD_CtlError(pdev, req);
 800dcc4:	6839      	ldr	r1, [r7, #0]
 800dcc6:	6878      	ldr	r0, [r7, #4]
 800dcc8:	f001 f986 	bl	800efd8 <USBD_CtlError>
    ret = USBD_FAIL;
 800dccc:	2303      	movs	r3, #3
 800dcce:	75fb      	strb	r3, [r7, #23]
    break;
 800dcd0:	bf00      	nop
  }
  return (uint8_t)ret;
 800dcd2:	7dfb      	ldrb	r3, [r7, #23]
}
 800dcd4:	4618      	mov	r0, r3
 800dcd6:	3720      	adds	r7, #32
 800dcd8:	46bd      	mov	sp, r7
 800dcda:	bd80      	pop	{r7, pc}
 800dcdc:	200002a0 	.word	0x200002a0

0800dce0 <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 800dce0:	b480      	push	{r7}
 800dce2:	b083      	sub	sp, #12
 800dce4:	af00      	add	r7, sp, #0
 800dce6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgFSDesc);
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	2229      	movs	r2, #41	@ 0x29
 800dcec:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_CfgFSDesc;
 800dcee:	4b03      	ldr	r3, [pc, #12]	@ (800dcfc <USBD_CUSTOM_HID_GetFSCfgDesc+0x1c>)
}
 800dcf0:	4618      	mov	r0, r3
 800dcf2:	370c      	adds	r7, #12
 800dcf4:	46bd      	mov	sp, r7
 800dcf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcfa:	4770      	bx	lr
 800dcfc:	2000021c 	.word	0x2000021c

0800dd00 <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 800dd00:	b480      	push	{r7}
 800dd02:	b083      	sub	sp, #12
 800dd04:	af00      	add	r7, sp, #0
 800dd06:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgHSDesc);
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	2229      	movs	r2, #41	@ 0x29
 800dd0c:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_CfgHSDesc;
 800dd0e:	4b03      	ldr	r3, [pc, #12]	@ (800dd1c <USBD_CUSTOM_HID_GetHSCfgDesc+0x1c>)
}
 800dd10:	4618      	mov	r0, r3
 800dd12:	370c      	adds	r7, #12
 800dd14:	46bd      	mov	sp, r7
 800dd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd1a:	4770      	bx	lr
 800dd1c:	20000248 	.word	0x20000248

0800dd20 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800dd20:	b480      	push	{r7}
 800dd22:	b083      	sub	sp, #12
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	2229      	movs	r2, #41	@ 0x29
 800dd2c:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 800dd2e:	4b03      	ldr	r3, [pc, #12]	@ (800dd3c <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 800dd30:	4618      	mov	r0, r3
 800dd32:	370c      	adds	r7, #12
 800dd34:	46bd      	mov	sp, r7
 800dd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd3a:	4770      	bx	lr
 800dd3c:	20000274 	.word	0x20000274

0800dd40 <USBD_CUSTOM_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800dd40:	b480      	push	{r7}
 800dd42:	b083      	sub	sp, #12
 800dd44:	af00      	add	r7, sp, #0
 800dd46:	6078      	str	r0, [r7, #4]
 800dd48:	460b      	mov	r3, r1
 800dd4a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom)->state = CUSTOM_HID_IDLE;
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800dd52:	2200      	movs	r2, #0
 800dd54:	751a      	strb	r2, [r3, #20]

  return (uint8_t)USBD_OK;
 800dd56:	2300      	movs	r3, #0
}
 800dd58:	4618      	mov	r0, r3
 800dd5a:	370c      	adds	r7, #12
 800dd5c:	46bd      	mov	sp, r7
 800dd5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd62:	4770      	bx	lr

0800dd64 <USBD_CUSTOM_HID_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800dd64:	b580      	push	{r7, lr}
 800dd66:	b084      	sub	sp, #16
 800dd68:	af00      	add	r7, sp, #0
 800dd6a:	6078      	str	r0, [r7, #4]
 800dd6c:	460b      	mov	r3, r1
 800dd6e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  if (pdev->pClassData_HID_Custom == NULL)
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d101      	bne.n	800dd7e <USBD_CUSTOM_HID_DataOut+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800dd7a:	2303      	movs	r3, #3
 800dd7c:	e00e      	b.n	800dd9c <USBD_CUSTOM_HID_DataOut+0x38>
  }

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom;
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800dd84:	60fb      	str	r3, [r7, #12]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application processing */
  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->OutEvent(hhid->Report_buf[0], hhid->Report_buf[1]);
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800dd8c:	68db      	ldr	r3, [r3, #12]
 800dd8e:	68fa      	ldr	r2, [r7, #12]
 800dd90:	7810      	ldrb	r0, [r2, #0]
 800dd92:	68fa      	ldr	r2, [r7, #12]
 800dd94:	7852      	ldrb	r2, [r2, #1]
 800dd96:	4611      	mov	r1, r2
 800dd98:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800dd9a:	2300      	movs	r3, #0
}
 800dd9c:	4618      	mov	r0, r3
 800dd9e:	3710      	adds	r7, #16
 800dda0:	46bd      	mov	sp, r7
 800dda2:	bd80      	pop	{r7, pc}

0800dda4 <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800dda4:	b580      	push	{r7, lr}
 800dda6:	b084      	sub	sp, #16
 800dda8:	af00      	add	r7, sp, #0
 800ddaa:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom;
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ddb2:	60fb      	str	r3, [r7, #12]

  if (hhid == NULL)
 800ddb4:	68fb      	ldr	r3, [r7, #12]
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d101      	bne.n	800ddbe <USBD_CUSTOM_HID_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800ddba:	2303      	movs	r3, #3
 800ddbc:	e011      	b.n	800dde2 <USBD_CUSTOM_HID_EP0_RxReady+0x3e>
  }

  if (hhid->IsReportAvailable == 1U)
 800ddbe:	68fb      	ldr	r3, [r7, #12]
 800ddc0:	691b      	ldr	r3, [r3, #16]
 800ddc2:	2b01      	cmp	r3, #1
 800ddc4:	d10c      	bne.n	800dde0 <USBD_CUSTOM_HID_EP0_RxReady+0x3c>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->OutEvent(hhid->Report_buf[0], hhid->Report_buf[1]);
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800ddcc:	68db      	ldr	r3, [r3, #12]
 800ddce:	68fa      	ldr	r2, [r7, #12]
 800ddd0:	7810      	ldrb	r0, [r2, #0]
 800ddd2:	68fa      	ldr	r2, [r7, #12]
 800ddd4:	7852      	ldrb	r2, [r2, #1]
 800ddd6:	4611      	mov	r1, r2
 800ddd8:	4798      	blx	r3
    hhid->IsReportAvailable = 0U;
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	2200      	movs	r2, #0
 800ddde:	611a      	str	r2, [r3, #16]
  }

  return (uint8_t)USBD_OK;
 800dde0:	2300      	movs	r3, #0
}
 800dde2:	4618      	mov	r0, r3
 800dde4:	3710      	adds	r7, #16
 800dde6:	46bd      	mov	sp, r7
 800dde8:	bd80      	pop	{r7, pc}
	...

0800ddec <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 800ddec:	b480      	push	{r7}
 800ddee:	b083      	sub	sp, #12
 800ddf0:	af00      	add	r7, sp, #0
 800ddf2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	220a      	movs	r2, #10
 800ddf8:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 800ddfa:	4b03      	ldr	r3, [pc, #12]	@ (800de08 <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 800ddfc:	4618      	mov	r0, r3
 800ddfe:	370c      	adds	r7, #12
 800de00:	46bd      	mov	sp, r7
 800de02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de06:	4770      	bx	lr
 800de08:	200002ac 	.word	0x200002ac

0800de0c <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef *pdev,
                                          USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 800de0c:	b480      	push	{r7}
 800de0e:	b083      	sub	sp, #12
 800de10:	af00      	add	r7, sp, #0
 800de12:	6078      	str	r0, [r7, #4]
 800de14:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800de16:	683b      	ldr	r3, [r7, #0]
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d101      	bne.n	800de20 <USBD_CUSTOM_HID_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800de1c:	2303      	movs	r3, #3
 800de1e:	e004      	b.n	800de2a <USBD_CUSTOM_HID_RegisterInterface+0x1e>
  }

  pdev->pUserData_HID_Custom = fops;
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	683a      	ldr	r2, [r7, #0]
 800de24:	f8c3 22dc 	str.w	r2, [r3, #732]	@ 0x2dc

  return (uint8_t)USBD_OK;
 800de28:	2300      	movs	r3, #0
}
 800de2a:	4618      	mov	r0, r3
 800de2c:	370c      	adds	r7, #12
 800de2e:	46bd      	mov	sp, r7
 800de30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de34:	4770      	bx	lr
	...

0800de38 <USBD_Update_HID_Custom_DESC>:

void USBD_Update_HID_Custom_DESC(uint8_t *desc, uint8_t itf_no, uint8_t in_ep, uint8_t out_ep, uint8_t str_idx)
{
 800de38:	b480      	push	{r7}
 800de3a:	b083      	sub	sp, #12
 800de3c:	af00      	add	r7, sp, #0
 800de3e:	6078      	str	r0, [r7, #4]
 800de40:	4608      	mov	r0, r1
 800de42:	4611      	mov	r1, r2
 800de44:	461a      	mov	r2, r3
 800de46:	4603      	mov	r3, r0
 800de48:	70fb      	strb	r3, [r7, #3]
 800de4a:	460b      	mov	r3, r1
 800de4c:	70bb      	strb	r3, [r7, #2]
 800de4e:	4613      	mov	r3, r2
 800de50:	707b      	strb	r3, [r7, #1]
  desc[11] = itf_no;
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	330b      	adds	r3, #11
 800de56:	78fa      	ldrb	r2, [r7, #3]
 800de58:	701a      	strb	r2, [r3, #0]
  desc[17] = str_idx;
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	3311      	adds	r3, #17
 800de5e:	7c3a      	ldrb	r2, [r7, #16]
 800de60:	701a      	strb	r2, [r3, #0]
  desc[29] = in_ep;
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	331d      	adds	r3, #29
 800de66:	78ba      	ldrb	r2, [r7, #2]
 800de68:	701a      	strb	r2, [r3, #0]
  desc[36] = out_ep;
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	3324      	adds	r3, #36	@ 0x24
 800de6e:	787a      	ldrb	r2, [r7, #1]
 800de70:	701a      	strb	r2, [r3, #0]

  CUSTOM_HID_IN_EP = in_ep;
 800de72:	4a09      	ldr	r2, [pc, #36]	@ (800de98 <USBD_Update_HID_Custom_DESC+0x60>)
 800de74:	78bb      	ldrb	r3, [r7, #2]
 800de76:	7013      	strb	r3, [r2, #0]
  CUSTOM_HID_OUT_EP = out_ep;
 800de78:	4a08      	ldr	r2, [pc, #32]	@ (800de9c <USBD_Update_HID_Custom_DESC+0x64>)
 800de7a:	787b      	ldrb	r3, [r7, #1]
 800de7c:	7013      	strb	r3, [r2, #0]
  CUSTOM_HID_ITF_NBR = itf_no;
 800de7e:	4a08      	ldr	r2, [pc, #32]	@ (800dea0 <USBD_Update_HID_Custom_DESC+0x68>)
 800de80:	78fb      	ldrb	r3, [r7, #3]
 800de82:	7013      	strb	r3, [r2, #0]
  CUSTOM_HID_STR_DESC_IDX = str_idx;
 800de84:	4a07      	ldr	r2, [pc, #28]	@ (800dea4 <USBD_Update_HID_Custom_DESC+0x6c>)
 800de86:	7c3b      	ldrb	r3, [r7, #16]
 800de88:	7013      	strb	r3, [r2, #0]
}
 800de8a:	bf00      	nop
 800de8c:	370c      	adds	r7, #12
 800de8e:	46bd      	mov	sp, r7
 800de90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de94:	4770      	bx	lr
 800de96:	bf00      	nop
 800de98:	200001de 	.word	0x200001de
 800de9c:	200001df 	.word	0x200001df
 800dea0:	200019e4 	.word	0x200019e4
 800dea4:	200019e5 	.word	0x200019e5

0800dea8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800dea8:	b580      	push	{r7, lr}
 800deaa:	b086      	sub	sp, #24
 800deac:	af00      	add	r7, sp, #0
 800deae:	60f8      	str	r0, [r7, #12]
 800deb0:	60b9      	str	r1, [r7, #8]
 800deb2:	4613      	mov	r3, r2
 800deb4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800deb6:	68fb      	ldr	r3, [r7, #12]
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d101      	bne.n	800dec0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800debc:	2303      	movs	r3, #3
 800debe:	e01b      	b.n	800def8 <USBD_Init+0x50>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800dec0:	68fb      	ldr	r3, [r7, #12]
 800dec2:	2200      	movs	r2, #0
 800dec4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pConfDesc = NULL;
 800dec8:	68fb      	ldr	r3, [r7, #12]
 800deca:	2200      	movs	r2, #0
 800decc:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ded0:	68bb      	ldr	r3, [r7, #8]
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	d003      	beq.n	800dede <USBD_Init+0x36>
  {
    pdev->pDesc = pdesc;
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	68ba      	ldr	r2, [r7, #8]
 800deda:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	2201      	movs	r2, #1
 800dee2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	79fa      	ldrb	r2, [r7, #7]
 800deea:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800deec:	68f8      	ldr	r0, [r7, #12]
 800deee:	f001 fa7d 	bl	800f3ec <USBD_LL_Init>
 800def2:	4603      	mov	r3, r0
 800def4:	75fb      	strb	r3, [r7, #23]

  return ret;
 800def6:	7dfb      	ldrb	r3, [r7, #23]
}
 800def8:	4618      	mov	r0, r3
 800defa:	3718      	adds	r7, #24
 800defc:	46bd      	mov	sp, r7
 800defe:	bd80      	pop	{r7, pc}

0800df00 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800df00:	b580      	push	{r7, lr}
 800df02:	b084      	sub	sp, #16
 800df04:	af00      	add	r7, sp, #0
 800df06:	6078      	str	r0, [r7, #4]
 800df08:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800df0a:	2300      	movs	r3, #0
 800df0c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800df0e:	683b      	ldr	r3, [r7, #0]
 800df10:	2b00      	cmp	r3, #0
 800df12:	d101      	bne.n	800df18 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800df14:	2303      	movs	r3, #3
 800df16:	e02d      	b.n	800df74 <USBD_RegisterClass+0x74>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	683a      	ldr	r2, [r7, #0]
 800df1c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  /* Get Device Configuration Descriptor */
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	7c1b      	ldrb	r3, [r3, #16]
 800df24:	2b00      	cmp	r3, #0
 800df26:	d112      	bne.n	800df4e <USBD_RegisterClass+0x4e>
  {
	  if (pdev->pClass->GetHSConfigDescriptor != NULL)
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df30:	2b00      	cmp	r3, #0
 800df32:	d01e      	beq.n	800df72 <USBD_RegisterClass+0x72>
	  {
		  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df3c:	f107 020e 	add.w	r2, r7, #14
 800df40:	4610      	mov	r0, r2
 800df42:	4798      	blx	r3
 800df44:	4602      	mov	r2, r0
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318
 800df4c:	e011      	b.n	800df72 <USBD_RegisterClass+0x72>
	  }
  }
  else if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df56:	2b00      	cmp	r3, #0
 800df58:	d00b      	beq.n	800df72 <USBD_RegisterClass+0x72>
  {
	  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df62:	f107 020e 	add.w	r2, r7, #14
 800df66:	4610      	mov	r0, r2
 800df68:	4798      	blx	r3
 800df6a:	4602      	mov	r2, r0
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318
  }

  return USBD_OK;
 800df72:	2300      	movs	r3, #0
}
 800df74:	4618      	mov	r0, r3
 800df76:	3710      	adds	r7, #16
 800df78:	46bd      	mov	sp, r7
 800df7a:	bd80      	pop	{r7, pc}

0800df7c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800df7c:	b580      	push	{r7, lr}
 800df7e:	b082      	sub	sp, #8
 800df80:	af00      	add	r7, sp, #0
 800df82:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800df84:	6878      	ldr	r0, [r7, #4]
 800df86:	f001 fa8f 	bl	800f4a8 <USBD_LL_Start>
 800df8a:	4603      	mov	r3, r0
}
 800df8c:	4618      	mov	r0, r3
 800df8e:	3708      	adds	r7, #8
 800df90:	46bd      	mov	sp, r7
 800df92:	bd80      	pop	{r7, pc}

0800df94 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800df94:	b480      	push	{r7}
 800df96:	b083      	sub	sp, #12
 800df98:	af00      	add	r7, sp, #0
 800df9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800df9c:	2300      	movs	r3, #0
}
 800df9e:	4618      	mov	r0, r3
 800dfa0:	370c      	adds	r7, #12
 800dfa2:	46bd      	mov	sp, r7
 800dfa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfa8:	4770      	bx	lr

0800dfaa <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800dfaa:	b580      	push	{r7, lr}
 800dfac:	b084      	sub	sp, #16
 800dfae:	af00      	add	r7, sp, #0
 800dfb0:	6078      	str	r0, [r7, #4]
 800dfb2:	460b      	mov	r3, r1
 800dfb4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800dfb6:	2303      	movs	r3, #3
 800dfb8:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d009      	beq.n	800dfd8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	78fa      	ldrb	r2, [r7, #3]
 800dfce:	4611      	mov	r1, r2
 800dfd0:	6878      	ldr	r0, [r7, #4]
 800dfd2:	4798      	blx	r3
 800dfd4:	4603      	mov	r3, r0
 800dfd6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800dfd8:	7bfb      	ldrb	r3, [r7, #15]
}
 800dfda:	4618      	mov	r0, r3
 800dfdc:	3710      	adds	r7, #16
 800dfde:	46bd      	mov	sp, r7
 800dfe0:	bd80      	pop	{r7, pc}

0800dfe2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800dfe2:	b580      	push	{r7, lr}
 800dfe4:	b082      	sub	sp, #8
 800dfe6:	af00      	add	r7, sp, #0
 800dfe8:	6078      	str	r0, [r7, #4]
 800dfea:	460b      	mov	r3, r1
 800dfec:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d007      	beq.n	800e008 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dffe:	685b      	ldr	r3, [r3, #4]
 800e000:	78fa      	ldrb	r2, [r7, #3]
 800e002:	4611      	mov	r1, r2
 800e004:	6878      	ldr	r0, [r7, #4]
 800e006:	4798      	blx	r3
  }

  return USBD_OK;
 800e008:	2300      	movs	r3, #0
}
 800e00a:	4618      	mov	r0, r3
 800e00c:	3708      	adds	r7, #8
 800e00e:	46bd      	mov	sp, r7
 800e010:	bd80      	pop	{r7, pc}

0800e012 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e012:	b580      	push	{r7, lr}
 800e014:	b084      	sub	sp, #16
 800e016:	af00      	add	r7, sp, #0
 800e018:	6078      	str	r0, [r7, #4]
 800e01a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e022:	6839      	ldr	r1, [r7, #0]
 800e024:	4618      	mov	r0, r3
 800e026:	f000 ff9d 	bl	800ef64 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	2201      	movs	r2, #1
 800e02e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800e038:	461a      	mov	r2, r3
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e046:	f003 031f 	and.w	r3, r3, #31
 800e04a:	2b02      	cmp	r3, #2
 800e04c:	d01a      	beq.n	800e084 <USBD_LL_SetupStage+0x72>
 800e04e:	2b02      	cmp	r3, #2
 800e050:	d822      	bhi.n	800e098 <USBD_LL_SetupStage+0x86>
 800e052:	2b00      	cmp	r3, #0
 800e054:	d002      	beq.n	800e05c <USBD_LL_SetupStage+0x4a>
 800e056:	2b01      	cmp	r3, #1
 800e058:	d00a      	beq.n	800e070 <USBD_LL_SetupStage+0x5e>
 800e05a:	e01d      	b.n	800e098 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e062:	4619      	mov	r1, r3
 800e064:	6878      	ldr	r0, [r7, #4]
 800e066:	f000 fa5d 	bl	800e524 <USBD_StdDevReq>
 800e06a:	4603      	mov	r3, r0
 800e06c:	73fb      	strb	r3, [r7, #15]
      break;
 800e06e:	e020      	b.n	800e0b2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e076:	4619      	mov	r1, r3
 800e078:	6878      	ldr	r0, [r7, #4]
 800e07a:	f000 fac1 	bl	800e600 <USBD_StdItfReq>
 800e07e:	4603      	mov	r3, r0
 800e080:	73fb      	strb	r3, [r7, #15]
      break;
 800e082:	e016      	b.n	800e0b2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e08a:	4619      	mov	r1, r3
 800e08c:	6878      	ldr	r0, [r7, #4]
 800e08e:	f000 fb00 	bl	800e692 <USBD_StdEPReq>
 800e092:	4603      	mov	r3, r0
 800e094:	73fb      	strb	r3, [r7, #15]
      break;
 800e096:	e00c      	b.n	800e0b2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e09e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e0a2:	b2db      	uxtb	r3, r3
 800e0a4:	4619      	mov	r1, r3
 800e0a6:	6878      	ldr	r0, [r7, #4]
 800e0a8:	f001 fa5e 	bl	800f568 <USBD_LL_StallEP>
 800e0ac:	4603      	mov	r3, r0
 800e0ae:	73fb      	strb	r3, [r7, #15]
      break;
 800e0b0:	bf00      	nop
  }

  return ret;
 800e0b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0b4:	4618      	mov	r0, r3
 800e0b6:	3710      	adds	r7, #16
 800e0b8:	46bd      	mov	sp, r7
 800e0ba:	bd80      	pop	{r7, pc}

0800e0bc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800e0bc:	b580      	push	{r7, lr}
 800e0be:	b086      	sub	sp, #24
 800e0c0:	af00      	add	r7, sp, #0
 800e0c2:	60f8      	str	r0, [r7, #12]
 800e0c4:	460b      	mov	r3, r1
 800e0c6:	607a      	str	r2, [r7, #4]
 800e0c8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800e0ca:	7afb      	ldrb	r3, [r7, #11]
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d138      	bne.n	800e142 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800e0d6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e0de:	2b03      	cmp	r3, #3
 800e0e0:	d14a      	bne.n	800e178 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800e0e2:	693b      	ldr	r3, [r7, #16]
 800e0e4:	689a      	ldr	r2, [r3, #8]
 800e0e6:	693b      	ldr	r3, [r7, #16]
 800e0e8:	68db      	ldr	r3, [r3, #12]
 800e0ea:	429a      	cmp	r2, r3
 800e0ec:	d913      	bls.n	800e116 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e0ee:	693b      	ldr	r3, [r7, #16]
 800e0f0:	689a      	ldr	r2, [r3, #8]
 800e0f2:	693b      	ldr	r3, [r7, #16]
 800e0f4:	68db      	ldr	r3, [r3, #12]
 800e0f6:	1ad2      	subs	r2, r2, r3
 800e0f8:	693b      	ldr	r3, [r7, #16]
 800e0fa:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800e0fc:	693b      	ldr	r3, [r7, #16]
 800e0fe:	68da      	ldr	r2, [r3, #12]
 800e100:	693b      	ldr	r3, [r7, #16]
 800e102:	689b      	ldr	r3, [r3, #8]
 800e104:	4293      	cmp	r3, r2
 800e106:	bf28      	it	cs
 800e108:	4613      	movcs	r3, r2
 800e10a:	461a      	mov	r2, r3
 800e10c:	6879      	ldr	r1, [r7, #4]
 800e10e:	68f8      	ldr	r0, [r7, #12]
 800e110:	f001 f81c 	bl	800f14c <USBD_CtlContinueRx>
 800e114:	e030      	b.n	800e178 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e11c:	b2db      	uxtb	r3, r3
 800e11e:	2b03      	cmp	r3, #3
 800e120:	d10b      	bne.n	800e13a <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800e122:	68fb      	ldr	r3, [r7, #12]
 800e124:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e128:	691b      	ldr	r3, [r3, #16]
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d005      	beq.n	800e13a <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e134:	691b      	ldr	r3, [r3, #16]
 800e136:	68f8      	ldr	r0, [r7, #12]
 800e138:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800e13a:	68f8      	ldr	r0, [r7, #12]
 800e13c:	f001 f817 	bl	800f16e <USBD_CtlSendStatus>
 800e140:	e01a      	b.n	800e178 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e148:	b2db      	uxtb	r3, r3
 800e14a:	2b03      	cmp	r3, #3
 800e14c:	d114      	bne.n	800e178 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e154:	699b      	ldr	r3, [r3, #24]
 800e156:	2b00      	cmp	r3, #0
 800e158:	d00e      	beq.n	800e178 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e160:	699b      	ldr	r3, [r3, #24]
 800e162:	7afa      	ldrb	r2, [r7, #11]
 800e164:	4611      	mov	r1, r2
 800e166:	68f8      	ldr	r0, [r7, #12]
 800e168:	4798      	blx	r3
 800e16a:	4603      	mov	r3, r0
 800e16c:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800e16e:	7dfb      	ldrb	r3, [r7, #23]
 800e170:	2b00      	cmp	r3, #0
 800e172:	d001      	beq.n	800e178 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800e174:	7dfb      	ldrb	r3, [r7, #23]
 800e176:	e000      	b.n	800e17a <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800e178:	2300      	movs	r3, #0
}
 800e17a:	4618      	mov	r0, r3
 800e17c:	3718      	adds	r7, #24
 800e17e:	46bd      	mov	sp, r7
 800e180:	bd80      	pop	{r7, pc}

0800e182 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800e182:	b580      	push	{r7, lr}
 800e184:	b086      	sub	sp, #24
 800e186:	af00      	add	r7, sp, #0
 800e188:	60f8      	str	r0, [r7, #12]
 800e18a:	460b      	mov	r3, r1
 800e18c:	607a      	str	r2, [r7, #4]
 800e18e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800e190:	7afb      	ldrb	r3, [r7, #11]
 800e192:	2b00      	cmp	r3, #0
 800e194:	d16b      	bne.n	800e26e <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	3314      	adds	r3, #20
 800e19a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e1a2:	2b02      	cmp	r3, #2
 800e1a4:	d156      	bne.n	800e254 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800e1a6:	693b      	ldr	r3, [r7, #16]
 800e1a8:	689a      	ldr	r2, [r3, #8]
 800e1aa:	693b      	ldr	r3, [r7, #16]
 800e1ac:	68db      	ldr	r3, [r3, #12]
 800e1ae:	429a      	cmp	r2, r3
 800e1b0:	d914      	bls.n	800e1dc <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e1b2:	693b      	ldr	r3, [r7, #16]
 800e1b4:	689a      	ldr	r2, [r3, #8]
 800e1b6:	693b      	ldr	r3, [r7, #16]
 800e1b8:	68db      	ldr	r3, [r3, #12]
 800e1ba:	1ad2      	subs	r2, r2, r3
 800e1bc:	693b      	ldr	r3, [r7, #16]
 800e1be:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800e1c0:	693b      	ldr	r3, [r7, #16]
 800e1c2:	689b      	ldr	r3, [r3, #8]
 800e1c4:	461a      	mov	r2, r3
 800e1c6:	6879      	ldr	r1, [r7, #4]
 800e1c8:	68f8      	ldr	r0, [r7, #12]
 800e1ca:	f000 ff91 	bl	800f0f0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e1ce:	2300      	movs	r3, #0
 800e1d0:	2200      	movs	r2, #0
 800e1d2:	2100      	movs	r1, #0
 800e1d4:	68f8      	ldr	r0, [r7, #12]
 800e1d6:	f001 fa71 	bl	800f6bc <USBD_LL_PrepareReceive>
 800e1da:	e03b      	b.n	800e254 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800e1dc:	693b      	ldr	r3, [r7, #16]
 800e1de:	68da      	ldr	r2, [r3, #12]
 800e1e0:	693b      	ldr	r3, [r7, #16]
 800e1e2:	689b      	ldr	r3, [r3, #8]
 800e1e4:	429a      	cmp	r2, r3
 800e1e6:	d11c      	bne.n	800e222 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800e1e8:	693b      	ldr	r3, [r7, #16]
 800e1ea:	685a      	ldr	r2, [r3, #4]
 800e1ec:	693b      	ldr	r3, [r7, #16]
 800e1ee:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800e1f0:	429a      	cmp	r2, r3
 800e1f2:	d316      	bcc.n	800e222 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800e1f4:	693b      	ldr	r3, [r7, #16]
 800e1f6:	685a      	ldr	r2, [r3, #4]
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800e1fe:	429a      	cmp	r2, r3
 800e200:	d20f      	bcs.n	800e222 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800e202:	2200      	movs	r2, #0
 800e204:	2100      	movs	r1, #0
 800e206:	68f8      	ldr	r0, [r7, #12]
 800e208:	f000 ff72 	bl	800f0f0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	2200      	movs	r2, #0
 800e210:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e214:	2300      	movs	r3, #0
 800e216:	2200      	movs	r2, #0
 800e218:	2100      	movs	r1, #0
 800e21a:	68f8      	ldr	r0, [r7, #12]
 800e21c:	f001 fa4e 	bl	800f6bc <USBD_LL_PrepareReceive>
 800e220:	e018      	b.n	800e254 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e228:	b2db      	uxtb	r3, r3
 800e22a:	2b03      	cmp	r3, #3
 800e22c:	d10b      	bne.n	800e246 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e234:	68db      	ldr	r3, [r3, #12]
 800e236:	2b00      	cmp	r3, #0
 800e238:	d005      	beq.n	800e246 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800e23a:	68fb      	ldr	r3, [r7, #12]
 800e23c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e240:	68db      	ldr	r3, [r3, #12]
 800e242:	68f8      	ldr	r0, [r7, #12]
 800e244:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800e246:	2180      	movs	r1, #128	@ 0x80
 800e248:	68f8      	ldr	r0, [r7, #12]
 800e24a:	f001 f98d 	bl	800f568 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800e24e:	68f8      	ldr	r0, [r7, #12]
 800e250:	f000 ffa0 	bl	800f194 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800e25a:	2b01      	cmp	r3, #1
 800e25c:	d122      	bne.n	800e2a4 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800e25e:	68f8      	ldr	r0, [r7, #12]
 800e260:	f7ff fe98 	bl	800df94 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	2200      	movs	r2, #0
 800e268:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800e26c:	e01a      	b.n	800e2a4 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e274:	b2db      	uxtb	r3, r3
 800e276:	2b03      	cmp	r3, #3
 800e278:	d114      	bne.n	800e2a4 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e280:	695b      	ldr	r3, [r3, #20]
 800e282:	2b00      	cmp	r3, #0
 800e284:	d00e      	beq.n	800e2a4 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800e286:	68fb      	ldr	r3, [r7, #12]
 800e288:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e28c:	695b      	ldr	r3, [r3, #20]
 800e28e:	7afa      	ldrb	r2, [r7, #11]
 800e290:	4611      	mov	r1, r2
 800e292:	68f8      	ldr	r0, [r7, #12]
 800e294:	4798      	blx	r3
 800e296:	4603      	mov	r3, r0
 800e298:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800e29a:	7dfb      	ldrb	r3, [r7, #23]
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d001      	beq.n	800e2a4 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800e2a0:	7dfb      	ldrb	r3, [r7, #23]
 800e2a2:	e000      	b.n	800e2a6 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800e2a4:	2300      	movs	r3, #0
}
 800e2a6:	4618      	mov	r0, r3
 800e2a8:	3718      	adds	r7, #24
 800e2aa:	46bd      	mov	sp, r7
 800e2ac:	bd80      	pop	{r7, pc}

0800e2ae <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800e2ae:	b580      	push	{r7, lr}
 800e2b0:	b082      	sub	sp, #8
 800e2b2:	af00      	add	r7, sp, #0
 800e2b4:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	2201      	movs	r2, #1
 800e2ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	2200      	movs	r2, #0
 800e2c2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	2200      	movs	r2, #0
 800e2ca:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	2200      	movs	r2, #0
 800e2d0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d101      	bne.n	800e2e2 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800e2de:	2303      	movs	r3, #3
 800e2e0:	e02a      	b.n	800e338 <USBD_LL_Reset+0x8a>
  }

	if (pdev->pClass->DeInit != NULL)
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e2e8:	685b      	ldr	r3, [r3, #4]
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	d009      	beq.n	800e302 <USBD_LL_Reset+0x54>
	{
	  (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e2f4:	685b      	ldr	r3, [r3, #4]
 800e2f6:	687a      	ldr	r2, [r7, #4]
 800e2f8:	6852      	ldr	r2, [r2, #4]
 800e2fa:	b2d2      	uxtb	r2, r2
 800e2fc:	4611      	mov	r1, r2
 800e2fe:	6878      	ldr	r0, [r7, #4]
 800e300:	4798      	blx	r3
	}

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e302:	2340      	movs	r3, #64	@ 0x40
 800e304:	2200      	movs	r2, #0
 800e306:	2100      	movs	r1, #0
 800e308:	6878      	ldr	r0, [r7, #4]
 800e30a:	f001 f8e8 	bl	800f4de <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	2201      	movs	r2, #1
 800e312:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	2240      	movs	r2, #64	@ 0x40
 800e31a:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e31e:	2340      	movs	r3, #64	@ 0x40
 800e320:	2200      	movs	r2, #0
 800e322:	2180      	movs	r1, #128	@ 0x80
 800e324:	6878      	ldr	r0, [r7, #4]
 800e326:	f001 f8da 	bl	800f4de <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	2201      	movs	r2, #1
 800e32e:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	2240      	movs	r2, #64	@ 0x40
 800e334:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800e336:	2300      	movs	r3, #0
}
 800e338:	4618      	mov	r0, r3
 800e33a:	3708      	adds	r7, #8
 800e33c:	46bd      	mov	sp, r7
 800e33e:	bd80      	pop	{r7, pc}

0800e340 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800e340:	b480      	push	{r7}
 800e342:	b083      	sub	sp, #12
 800e344:	af00      	add	r7, sp, #0
 800e346:	6078      	str	r0, [r7, #4]
 800e348:	460b      	mov	r3, r1
 800e34a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	78fa      	ldrb	r2, [r7, #3]
 800e350:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800e352:	2300      	movs	r3, #0
}
 800e354:	4618      	mov	r0, r3
 800e356:	370c      	adds	r7, #12
 800e358:	46bd      	mov	sp, r7
 800e35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e35e:	4770      	bx	lr

0800e360 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800e360:	b480      	push	{r7}
 800e362:	b083      	sub	sp, #12
 800e364:	af00      	add	r7, sp, #0
 800e366:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e36e:	b2da      	uxtb	r2, r3
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	2204      	movs	r2, #4
 800e37a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800e37e:	2300      	movs	r3, #0
}
 800e380:	4618      	mov	r0, r3
 800e382:	370c      	adds	r7, #12
 800e384:	46bd      	mov	sp, r7
 800e386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e38a:	4770      	bx	lr

0800e38c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800e38c:	b480      	push	{r7}
 800e38e:	b083      	sub	sp, #12
 800e390:	af00      	add	r7, sp, #0
 800e392:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e39a:	b2db      	uxtb	r3, r3
 800e39c:	2b04      	cmp	r3, #4
 800e39e:	d106      	bne.n	800e3ae <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800e3a6:	b2da      	uxtb	r2, r3
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800e3ae:	2300      	movs	r3, #0
}
 800e3b0:	4618      	mov	r0, r3
 800e3b2:	370c      	adds	r7, #12
 800e3b4:	46bd      	mov	sp, r7
 800e3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ba:	4770      	bx	lr

0800e3bc <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800e3bc:	b580      	push	{r7, lr}
 800e3be:	b082      	sub	sp, #8
 800e3c0:	af00      	add	r7, sp, #0
 800e3c2:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d101      	bne.n	800e3d2 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800e3ce:	2303      	movs	r3, #3
 800e3d0:	e012      	b.n	800e3f8 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e3d8:	b2db      	uxtb	r3, r3
 800e3da:	2b03      	cmp	r3, #3
 800e3dc:	d10b      	bne.n	800e3f6 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e3e4:	69db      	ldr	r3, [r3, #28]
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d005      	beq.n	800e3f6 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e3f0:	69db      	ldr	r3, [r3, #28]
 800e3f2:	6878      	ldr	r0, [r7, #4]
 800e3f4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e3f6:	2300      	movs	r3, #0
}
 800e3f8:	4618      	mov	r0, r3
 800e3fa:	3708      	adds	r7, #8
 800e3fc:	46bd      	mov	sp, r7
 800e3fe:	bd80      	pop	{r7, pc}

0800e400 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800e400:	b580      	push	{r7, lr}
 800e402:	b082      	sub	sp, #8
 800e404:	af00      	add	r7, sp, #0
 800e406:	6078      	str	r0, [r7, #4]
 800e408:	460b      	mov	r3, r1
 800e40a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e412:	2b00      	cmp	r3, #0
 800e414:	d101      	bne.n	800e41a <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800e416:	2303      	movs	r3, #3
 800e418:	e014      	b.n	800e444 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e420:	b2db      	uxtb	r3, r3
 800e422:	2b03      	cmp	r3, #3
 800e424:	d10d      	bne.n	800e442 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e42c:	6a1b      	ldr	r3, [r3, #32]
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d007      	beq.n	800e442 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e438:	6a1b      	ldr	r3, [r3, #32]
 800e43a:	78fa      	ldrb	r2, [r7, #3]
 800e43c:	4611      	mov	r1, r2
 800e43e:	6878      	ldr	r0, [r7, #4]
 800e440:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e442:	2300      	movs	r3, #0
}
 800e444:	4618      	mov	r0, r3
 800e446:	3708      	adds	r7, #8
 800e448:	46bd      	mov	sp, r7
 800e44a:	bd80      	pop	{r7, pc}

0800e44c <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800e44c:	b580      	push	{r7, lr}
 800e44e:	b082      	sub	sp, #8
 800e450:	af00      	add	r7, sp, #0
 800e452:	6078      	str	r0, [r7, #4]
 800e454:	460b      	mov	r3, r1
 800e456:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d101      	bne.n	800e466 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800e462:	2303      	movs	r3, #3
 800e464:	e014      	b.n	800e490 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e46c:	b2db      	uxtb	r3, r3
 800e46e:	2b03      	cmp	r3, #3
 800e470:	d10d      	bne.n	800e48e <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d007      	beq.n	800e48e <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e486:	78fa      	ldrb	r2, [r7, #3]
 800e488:	4611      	mov	r1, r2
 800e48a:	6878      	ldr	r0, [r7, #4]
 800e48c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e48e:	2300      	movs	r3, #0
}
 800e490:	4618      	mov	r0, r3
 800e492:	3708      	adds	r7, #8
 800e494:	46bd      	mov	sp, r7
 800e496:	bd80      	pop	{r7, pc}

0800e498 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800e498:	b480      	push	{r7}
 800e49a:	b083      	sub	sp, #12
 800e49c:	af00      	add	r7, sp, #0
 800e49e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e4a0:	2300      	movs	r3, #0
}
 800e4a2:	4618      	mov	r0, r3
 800e4a4:	370c      	adds	r7, #12
 800e4a6:	46bd      	mov	sp, r7
 800e4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ac:	4770      	bx	lr

0800e4ae <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800e4ae:	b580      	push	{r7, lr}
 800e4b0:	b082      	sub	sp, #8
 800e4b2:	af00      	add	r7, sp, #0
 800e4b4:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	2201      	movs	r2, #1
 800e4ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  if (pdev->pClass != NULL)
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d009      	beq.n	800e4dc <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e4ce:	685b      	ldr	r3, [r3, #4]
 800e4d0:	687a      	ldr	r2, [r7, #4]
 800e4d2:	6852      	ldr	r2, [r2, #4]
 800e4d4:	b2d2      	uxtb	r2, r2
 800e4d6:	4611      	mov	r1, r2
 800e4d8:	6878      	ldr	r0, [r7, #4]
 800e4da:	4798      	blx	r3
  }

  return USBD_OK;
 800e4dc:	2300      	movs	r3, #0
}
 800e4de:	4618      	mov	r0, r3
 800e4e0:	3708      	adds	r7, #8
 800e4e2:	46bd      	mov	sp, r7
 800e4e4:	bd80      	pop	{r7, pc}

0800e4e6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800e4e6:	b480      	push	{r7}
 800e4e8:	b087      	sub	sp, #28
 800e4ea:	af00      	add	r7, sp, #0
 800e4ec:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800e4f2:	697b      	ldr	r3, [r7, #20]
 800e4f4:	781b      	ldrb	r3, [r3, #0]
 800e4f6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800e4f8:	697b      	ldr	r3, [r7, #20]
 800e4fa:	3301      	adds	r3, #1
 800e4fc:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800e4fe:	697b      	ldr	r3, [r7, #20]
 800e500:	781b      	ldrb	r3, [r3, #0]
 800e502:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800e504:	8a3b      	ldrh	r3, [r7, #16]
 800e506:	021b      	lsls	r3, r3, #8
 800e508:	b21a      	sxth	r2, r3
 800e50a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e50e:	4313      	orrs	r3, r2
 800e510:	b21b      	sxth	r3, r3
 800e512:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800e514:	89fb      	ldrh	r3, [r7, #14]
}
 800e516:	4618      	mov	r0, r3
 800e518:	371c      	adds	r7, #28
 800e51a:	46bd      	mov	sp, r7
 800e51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e520:	4770      	bx	lr
	...

0800e524 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e524:	b580      	push	{r7, lr}
 800e526:	b084      	sub	sp, #16
 800e528:	af00      	add	r7, sp, #0
 800e52a:	6078      	str	r0, [r7, #4]
 800e52c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e52e:	2300      	movs	r3, #0
 800e530:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e532:	683b      	ldr	r3, [r7, #0]
 800e534:	781b      	ldrb	r3, [r3, #0]
 800e536:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e53a:	2b40      	cmp	r3, #64	@ 0x40
 800e53c:	d005      	beq.n	800e54a <USBD_StdDevReq+0x26>
 800e53e:	2b40      	cmp	r3, #64	@ 0x40
 800e540:	d853      	bhi.n	800e5ea <USBD_StdDevReq+0xc6>
 800e542:	2b00      	cmp	r3, #0
 800e544:	d00b      	beq.n	800e55e <USBD_StdDevReq+0x3a>
 800e546:	2b20      	cmp	r3, #32
 800e548:	d14f      	bne.n	800e5ea <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e550:	689b      	ldr	r3, [r3, #8]
 800e552:	6839      	ldr	r1, [r7, #0]
 800e554:	6878      	ldr	r0, [r7, #4]
 800e556:	4798      	blx	r3
 800e558:	4603      	mov	r3, r0
 800e55a:	73fb      	strb	r3, [r7, #15]
      break;
 800e55c:	e04a      	b.n	800e5f4 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e55e:	683b      	ldr	r3, [r7, #0]
 800e560:	785b      	ldrb	r3, [r3, #1]
 800e562:	2b09      	cmp	r3, #9
 800e564:	d83b      	bhi.n	800e5de <USBD_StdDevReq+0xba>
 800e566:	a201      	add	r2, pc, #4	@ (adr r2, 800e56c <USBD_StdDevReq+0x48>)
 800e568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e56c:	0800e5c1 	.word	0x0800e5c1
 800e570:	0800e5d5 	.word	0x0800e5d5
 800e574:	0800e5df 	.word	0x0800e5df
 800e578:	0800e5cb 	.word	0x0800e5cb
 800e57c:	0800e5df 	.word	0x0800e5df
 800e580:	0800e59f 	.word	0x0800e59f
 800e584:	0800e595 	.word	0x0800e595
 800e588:	0800e5df 	.word	0x0800e5df
 800e58c:	0800e5b7 	.word	0x0800e5b7
 800e590:	0800e5a9 	.word	0x0800e5a9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800e594:	6839      	ldr	r1, [r7, #0]
 800e596:	6878      	ldr	r0, [r7, #4]
 800e598:	f000 f9de 	bl	800e958 <USBD_GetDescriptor>
          break;
 800e59c:	e024      	b.n	800e5e8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800e59e:	6839      	ldr	r1, [r7, #0]
 800e5a0:	6878      	ldr	r0, [r7, #4]
 800e5a2:	f000 fb55 	bl	800ec50 <USBD_SetAddress>
          break;
 800e5a6:	e01f      	b.n	800e5e8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800e5a8:	6839      	ldr	r1, [r7, #0]
 800e5aa:	6878      	ldr	r0, [r7, #4]
 800e5ac:	f000 fb94 	bl	800ecd8 <USBD_SetConfig>
 800e5b0:	4603      	mov	r3, r0
 800e5b2:	73fb      	strb	r3, [r7, #15]
          break;
 800e5b4:	e018      	b.n	800e5e8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e5b6:	6839      	ldr	r1, [r7, #0]
 800e5b8:	6878      	ldr	r0, [r7, #4]
 800e5ba:	f000 fc33 	bl	800ee24 <USBD_GetConfig>
          break;
 800e5be:	e013      	b.n	800e5e8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e5c0:	6839      	ldr	r1, [r7, #0]
 800e5c2:	6878      	ldr	r0, [r7, #4]
 800e5c4:	f000 fc64 	bl	800ee90 <USBD_GetStatus>
          break;
 800e5c8:	e00e      	b.n	800e5e8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e5ca:	6839      	ldr	r1, [r7, #0]
 800e5cc:	6878      	ldr	r0, [r7, #4]
 800e5ce:	f000 fc93 	bl	800eef8 <USBD_SetFeature>
          break;
 800e5d2:	e009      	b.n	800e5e8 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e5d4:	6839      	ldr	r1, [r7, #0]
 800e5d6:	6878      	ldr	r0, [r7, #4]
 800e5d8:	f000 fca2 	bl	800ef20 <USBD_ClrFeature>
          break;
 800e5dc:	e004      	b.n	800e5e8 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800e5de:	6839      	ldr	r1, [r7, #0]
 800e5e0:	6878      	ldr	r0, [r7, #4]
 800e5e2:	f000 fcf9 	bl	800efd8 <USBD_CtlError>
          break;
 800e5e6:	bf00      	nop
      }
      break;
 800e5e8:	e004      	b.n	800e5f4 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800e5ea:	6839      	ldr	r1, [r7, #0]
 800e5ec:	6878      	ldr	r0, [r7, #4]
 800e5ee:	f000 fcf3 	bl	800efd8 <USBD_CtlError>
      break;
 800e5f2:	bf00      	nop
  }

  return ret;
 800e5f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5f6:	4618      	mov	r0, r3
 800e5f8:	3710      	adds	r7, #16
 800e5fa:	46bd      	mov	sp, r7
 800e5fc:	bd80      	pop	{r7, pc}
 800e5fe:	bf00      	nop

0800e600 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e600:	b580      	push	{r7, lr}
 800e602:	b084      	sub	sp, #16
 800e604:	af00      	add	r7, sp, #0
 800e606:	6078      	str	r0, [r7, #4]
 800e608:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e60a:	2300      	movs	r3, #0
 800e60c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e60e:	683b      	ldr	r3, [r7, #0]
 800e610:	781b      	ldrb	r3, [r3, #0]
 800e612:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e616:	2b40      	cmp	r3, #64	@ 0x40
 800e618:	d005      	beq.n	800e626 <USBD_StdItfReq+0x26>
 800e61a:	2b40      	cmp	r3, #64	@ 0x40
 800e61c:	d82f      	bhi.n	800e67e <USBD_StdItfReq+0x7e>
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d001      	beq.n	800e626 <USBD_StdItfReq+0x26>
 800e622:	2b20      	cmp	r3, #32
 800e624:	d12b      	bne.n	800e67e <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e62c:	b2db      	uxtb	r3, r3
 800e62e:	3b01      	subs	r3, #1
 800e630:	2b02      	cmp	r3, #2
 800e632:	d81d      	bhi.n	800e670 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e634:	683b      	ldr	r3, [r7, #0]
 800e636:	889b      	ldrh	r3, [r3, #4]
 800e638:	b2db      	uxtb	r3, r3
 800e63a:	2b0f      	cmp	r3, #15
 800e63c:	d813      	bhi.n	800e666 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e644:	689b      	ldr	r3, [r3, #8]
 800e646:	6839      	ldr	r1, [r7, #0]
 800e648:	6878      	ldr	r0, [r7, #4]
 800e64a:	4798      	blx	r3
 800e64c:	4603      	mov	r3, r0
 800e64e:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e650:	683b      	ldr	r3, [r7, #0]
 800e652:	88db      	ldrh	r3, [r3, #6]
 800e654:	2b00      	cmp	r3, #0
 800e656:	d110      	bne.n	800e67a <USBD_StdItfReq+0x7a>
 800e658:	7bfb      	ldrb	r3, [r7, #15]
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d10d      	bne.n	800e67a <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800e65e:	6878      	ldr	r0, [r7, #4]
 800e660:	f000 fd85 	bl	800f16e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800e664:	e009      	b.n	800e67a <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800e666:	6839      	ldr	r1, [r7, #0]
 800e668:	6878      	ldr	r0, [r7, #4]
 800e66a:	f000 fcb5 	bl	800efd8 <USBD_CtlError>
          break;
 800e66e:	e004      	b.n	800e67a <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800e670:	6839      	ldr	r1, [r7, #0]
 800e672:	6878      	ldr	r0, [r7, #4]
 800e674:	f000 fcb0 	bl	800efd8 <USBD_CtlError>
          break;
 800e678:	e000      	b.n	800e67c <USBD_StdItfReq+0x7c>
          break;
 800e67a:	bf00      	nop
      }
      break;
 800e67c:	e004      	b.n	800e688 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800e67e:	6839      	ldr	r1, [r7, #0]
 800e680:	6878      	ldr	r0, [r7, #4]
 800e682:	f000 fca9 	bl	800efd8 <USBD_CtlError>
      break;
 800e686:	bf00      	nop
  }

  return ret;
 800e688:	7bfb      	ldrb	r3, [r7, #15]
}
 800e68a:	4618      	mov	r0, r3
 800e68c:	3710      	adds	r7, #16
 800e68e:	46bd      	mov	sp, r7
 800e690:	bd80      	pop	{r7, pc}

0800e692 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e692:	b580      	push	{r7, lr}
 800e694:	b084      	sub	sp, #16
 800e696:	af00      	add	r7, sp, #0
 800e698:	6078      	str	r0, [r7, #4]
 800e69a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800e69c:	2300      	movs	r3, #0
 800e69e:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800e6a0:	683b      	ldr	r3, [r7, #0]
 800e6a2:	889b      	ldrh	r3, [r3, #4]
 800e6a4:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e6a6:	683b      	ldr	r3, [r7, #0]
 800e6a8:	781b      	ldrb	r3, [r3, #0]
 800e6aa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e6ae:	2b40      	cmp	r3, #64	@ 0x40
 800e6b0:	d007      	beq.n	800e6c2 <USBD_StdEPReq+0x30>
 800e6b2:	2b40      	cmp	r3, #64	@ 0x40
 800e6b4:	f200 8145 	bhi.w	800e942 <USBD_StdEPReq+0x2b0>
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d00c      	beq.n	800e6d6 <USBD_StdEPReq+0x44>
 800e6bc:	2b20      	cmp	r3, #32
 800e6be:	f040 8140 	bne.w	800e942 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e6c8:	689b      	ldr	r3, [r3, #8]
 800e6ca:	6839      	ldr	r1, [r7, #0]
 800e6cc:	6878      	ldr	r0, [r7, #4]
 800e6ce:	4798      	blx	r3
 800e6d0:	4603      	mov	r3, r0
 800e6d2:	73fb      	strb	r3, [r7, #15]
      break;
 800e6d4:	e13a      	b.n	800e94c <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e6d6:	683b      	ldr	r3, [r7, #0]
 800e6d8:	785b      	ldrb	r3, [r3, #1]
 800e6da:	2b03      	cmp	r3, #3
 800e6dc:	d007      	beq.n	800e6ee <USBD_StdEPReq+0x5c>
 800e6de:	2b03      	cmp	r3, #3
 800e6e0:	f300 8129 	bgt.w	800e936 <USBD_StdEPReq+0x2a4>
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d07f      	beq.n	800e7e8 <USBD_StdEPReq+0x156>
 800e6e8:	2b01      	cmp	r3, #1
 800e6ea:	d03c      	beq.n	800e766 <USBD_StdEPReq+0xd4>
 800e6ec:	e123      	b.n	800e936 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e6f4:	b2db      	uxtb	r3, r3
 800e6f6:	2b02      	cmp	r3, #2
 800e6f8:	d002      	beq.n	800e700 <USBD_StdEPReq+0x6e>
 800e6fa:	2b03      	cmp	r3, #3
 800e6fc:	d016      	beq.n	800e72c <USBD_StdEPReq+0x9a>
 800e6fe:	e02c      	b.n	800e75a <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e700:	7bbb      	ldrb	r3, [r7, #14]
 800e702:	2b00      	cmp	r3, #0
 800e704:	d00d      	beq.n	800e722 <USBD_StdEPReq+0x90>
 800e706:	7bbb      	ldrb	r3, [r7, #14]
 800e708:	2b80      	cmp	r3, #128	@ 0x80
 800e70a:	d00a      	beq.n	800e722 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e70c:	7bbb      	ldrb	r3, [r7, #14]
 800e70e:	4619      	mov	r1, r3
 800e710:	6878      	ldr	r0, [r7, #4]
 800e712:	f000 ff29 	bl	800f568 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e716:	2180      	movs	r1, #128	@ 0x80
 800e718:	6878      	ldr	r0, [r7, #4]
 800e71a:	f000 ff25 	bl	800f568 <USBD_LL_StallEP>
 800e71e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e720:	e020      	b.n	800e764 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800e722:	6839      	ldr	r1, [r7, #0]
 800e724:	6878      	ldr	r0, [r7, #4]
 800e726:	f000 fc57 	bl	800efd8 <USBD_CtlError>
              break;
 800e72a:	e01b      	b.n	800e764 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e72c:	683b      	ldr	r3, [r7, #0]
 800e72e:	885b      	ldrh	r3, [r3, #2]
 800e730:	2b00      	cmp	r3, #0
 800e732:	d10e      	bne.n	800e752 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e734:	7bbb      	ldrb	r3, [r7, #14]
 800e736:	2b00      	cmp	r3, #0
 800e738:	d00b      	beq.n	800e752 <USBD_StdEPReq+0xc0>
 800e73a:	7bbb      	ldrb	r3, [r7, #14]
 800e73c:	2b80      	cmp	r3, #128	@ 0x80
 800e73e:	d008      	beq.n	800e752 <USBD_StdEPReq+0xc0>
 800e740:	683b      	ldr	r3, [r7, #0]
 800e742:	88db      	ldrh	r3, [r3, #6]
 800e744:	2b00      	cmp	r3, #0
 800e746:	d104      	bne.n	800e752 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800e748:	7bbb      	ldrb	r3, [r7, #14]
 800e74a:	4619      	mov	r1, r3
 800e74c:	6878      	ldr	r0, [r7, #4]
 800e74e:	f000 ff0b 	bl	800f568 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800e752:	6878      	ldr	r0, [r7, #4]
 800e754:	f000 fd0b 	bl	800f16e <USBD_CtlSendStatus>

              break;
 800e758:	e004      	b.n	800e764 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800e75a:	6839      	ldr	r1, [r7, #0]
 800e75c:	6878      	ldr	r0, [r7, #4]
 800e75e:	f000 fc3b 	bl	800efd8 <USBD_CtlError>
              break;
 800e762:	bf00      	nop
          }
          break;
 800e764:	e0ec      	b.n	800e940 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e76c:	b2db      	uxtb	r3, r3
 800e76e:	2b02      	cmp	r3, #2
 800e770:	d002      	beq.n	800e778 <USBD_StdEPReq+0xe6>
 800e772:	2b03      	cmp	r3, #3
 800e774:	d016      	beq.n	800e7a4 <USBD_StdEPReq+0x112>
 800e776:	e030      	b.n	800e7da <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e778:	7bbb      	ldrb	r3, [r7, #14]
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d00d      	beq.n	800e79a <USBD_StdEPReq+0x108>
 800e77e:	7bbb      	ldrb	r3, [r7, #14]
 800e780:	2b80      	cmp	r3, #128	@ 0x80
 800e782:	d00a      	beq.n	800e79a <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e784:	7bbb      	ldrb	r3, [r7, #14]
 800e786:	4619      	mov	r1, r3
 800e788:	6878      	ldr	r0, [r7, #4]
 800e78a:	f000 feed 	bl	800f568 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e78e:	2180      	movs	r1, #128	@ 0x80
 800e790:	6878      	ldr	r0, [r7, #4]
 800e792:	f000 fee9 	bl	800f568 <USBD_LL_StallEP>
 800e796:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e798:	e025      	b.n	800e7e6 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800e79a:	6839      	ldr	r1, [r7, #0]
 800e79c:	6878      	ldr	r0, [r7, #4]
 800e79e:	f000 fc1b 	bl	800efd8 <USBD_CtlError>
              break;
 800e7a2:	e020      	b.n	800e7e6 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e7a4:	683b      	ldr	r3, [r7, #0]
 800e7a6:	885b      	ldrh	r3, [r3, #2]
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d11b      	bne.n	800e7e4 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800e7ac:	7bbb      	ldrb	r3, [r7, #14]
 800e7ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d004      	beq.n	800e7c0 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800e7b6:	7bbb      	ldrb	r3, [r7, #14]
 800e7b8:	4619      	mov	r1, r3
 800e7ba:	6878      	ldr	r0, [r7, #4]
 800e7bc:	f000 fef3 	bl	800f5a6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800e7c0:	6878      	ldr	r0, [r7, #4]
 800e7c2:	f000 fcd4 	bl	800f16e <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e7cc:	689b      	ldr	r3, [r3, #8]
 800e7ce:	6839      	ldr	r1, [r7, #0]
 800e7d0:	6878      	ldr	r0, [r7, #4]
 800e7d2:	4798      	blx	r3
 800e7d4:	4603      	mov	r3, r0
 800e7d6:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800e7d8:	e004      	b.n	800e7e4 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800e7da:	6839      	ldr	r1, [r7, #0]
 800e7dc:	6878      	ldr	r0, [r7, #4]
 800e7de:	f000 fbfb 	bl	800efd8 <USBD_CtlError>
              break;
 800e7e2:	e000      	b.n	800e7e6 <USBD_StdEPReq+0x154>
              break;
 800e7e4:	bf00      	nop
          }
          break;
 800e7e6:	e0ab      	b.n	800e940 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e7ee:	b2db      	uxtb	r3, r3
 800e7f0:	2b02      	cmp	r3, #2
 800e7f2:	d002      	beq.n	800e7fa <USBD_StdEPReq+0x168>
 800e7f4:	2b03      	cmp	r3, #3
 800e7f6:	d032      	beq.n	800e85e <USBD_StdEPReq+0x1cc>
 800e7f8:	e097      	b.n	800e92a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e7fa:	7bbb      	ldrb	r3, [r7, #14]
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d007      	beq.n	800e810 <USBD_StdEPReq+0x17e>
 800e800:	7bbb      	ldrb	r3, [r7, #14]
 800e802:	2b80      	cmp	r3, #128	@ 0x80
 800e804:	d004      	beq.n	800e810 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800e806:	6839      	ldr	r1, [r7, #0]
 800e808:	6878      	ldr	r0, [r7, #4]
 800e80a:	f000 fbe5 	bl	800efd8 <USBD_CtlError>
                break;
 800e80e:	e091      	b.n	800e934 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e810:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e814:	2b00      	cmp	r3, #0
 800e816:	da0b      	bge.n	800e830 <USBD_StdEPReq+0x19e>
 800e818:	7bbb      	ldrb	r3, [r7, #14]
 800e81a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e81e:	4613      	mov	r3, r2
 800e820:	009b      	lsls	r3, r3, #2
 800e822:	4413      	add	r3, r2
 800e824:	009b      	lsls	r3, r3, #2
 800e826:	3310      	adds	r3, #16
 800e828:	687a      	ldr	r2, [r7, #4]
 800e82a:	4413      	add	r3, r2
 800e82c:	3304      	adds	r3, #4
 800e82e:	e00b      	b.n	800e848 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e830:	7bbb      	ldrb	r3, [r7, #14]
 800e832:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e836:	4613      	mov	r3, r2
 800e838:	009b      	lsls	r3, r3, #2
 800e83a:	4413      	add	r3, r2
 800e83c:	009b      	lsls	r3, r3, #2
 800e83e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e842:	687a      	ldr	r2, [r7, #4]
 800e844:	4413      	add	r3, r2
 800e846:	3304      	adds	r3, #4
 800e848:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800e84a:	68bb      	ldr	r3, [r7, #8]
 800e84c:	2200      	movs	r2, #0
 800e84e:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e850:	68bb      	ldr	r3, [r7, #8]
 800e852:	2202      	movs	r2, #2
 800e854:	4619      	mov	r1, r3
 800e856:	6878      	ldr	r0, [r7, #4]
 800e858:	f000 fc2f 	bl	800f0ba <USBD_CtlSendData>
              break;
 800e85c:	e06a      	b.n	800e934 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800e85e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e862:	2b00      	cmp	r3, #0
 800e864:	da11      	bge.n	800e88a <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e866:	7bbb      	ldrb	r3, [r7, #14]
 800e868:	f003 020f 	and.w	r2, r3, #15
 800e86c:	6879      	ldr	r1, [r7, #4]
 800e86e:	4613      	mov	r3, r2
 800e870:	009b      	lsls	r3, r3, #2
 800e872:	4413      	add	r3, r2
 800e874:	009b      	lsls	r3, r3, #2
 800e876:	440b      	add	r3, r1
 800e878:	3324      	adds	r3, #36	@ 0x24
 800e87a:	881b      	ldrh	r3, [r3, #0]
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d117      	bne.n	800e8b0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800e880:	6839      	ldr	r1, [r7, #0]
 800e882:	6878      	ldr	r0, [r7, #4]
 800e884:	f000 fba8 	bl	800efd8 <USBD_CtlError>
                  break;
 800e888:	e054      	b.n	800e934 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e88a:	7bbb      	ldrb	r3, [r7, #14]
 800e88c:	f003 020f 	and.w	r2, r3, #15
 800e890:	6879      	ldr	r1, [r7, #4]
 800e892:	4613      	mov	r3, r2
 800e894:	009b      	lsls	r3, r3, #2
 800e896:	4413      	add	r3, r2
 800e898:	009b      	lsls	r3, r3, #2
 800e89a:	440b      	add	r3, r1
 800e89c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e8a0:	881b      	ldrh	r3, [r3, #0]
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d104      	bne.n	800e8b0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800e8a6:	6839      	ldr	r1, [r7, #0]
 800e8a8:	6878      	ldr	r0, [r7, #4]
 800e8aa:	f000 fb95 	bl	800efd8 <USBD_CtlError>
                  break;
 800e8ae:	e041      	b.n	800e934 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e8b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	da0b      	bge.n	800e8d0 <USBD_StdEPReq+0x23e>
 800e8b8:	7bbb      	ldrb	r3, [r7, #14]
 800e8ba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e8be:	4613      	mov	r3, r2
 800e8c0:	009b      	lsls	r3, r3, #2
 800e8c2:	4413      	add	r3, r2
 800e8c4:	009b      	lsls	r3, r3, #2
 800e8c6:	3310      	adds	r3, #16
 800e8c8:	687a      	ldr	r2, [r7, #4]
 800e8ca:	4413      	add	r3, r2
 800e8cc:	3304      	adds	r3, #4
 800e8ce:	e00b      	b.n	800e8e8 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e8d0:	7bbb      	ldrb	r3, [r7, #14]
 800e8d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e8d6:	4613      	mov	r3, r2
 800e8d8:	009b      	lsls	r3, r3, #2
 800e8da:	4413      	add	r3, r2
 800e8dc:	009b      	lsls	r3, r3, #2
 800e8de:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e8e2:	687a      	ldr	r2, [r7, #4]
 800e8e4:	4413      	add	r3, r2
 800e8e6:	3304      	adds	r3, #4
 800e8e8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e8ea:	7bbb      	ldrb	r3, [r7, #14]
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d002      	beq.n	800e8f6 <USBD_StdEPReq+0x264>
 800e8f0:	7bbb      	ldrb	r3, [r7, #14]
 800e8f2:	2b80      	cmp	r3, #128	@ 0x80
 800e8f4:	d103      	bne.n	800e8fe <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800e8f6:	68bb      	ldr	r3, [r7, #8]
 800e8f8:	2200      	movs	r2, #0
 800e8fa:	601a      	str	r2, [r3, #0]
 800e8fc:	e00e      	b.n	800e91c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800e8fe:	7bbb      	ldrb	r3, [r7, #14]
 800e900:	4619      	mov	r1, r3
 800e902:	6878      	ldr	r0, [r7, #4]
 800e904:	f000 fe6e 	bl	800f5e4 <USBD_LL_IsStallEP>
 800e908:	4603      	mov	r3, r0
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d003      	beq.n	800e916 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800e90e:	68bb      	ldr	r3, [r7, #8]
 800e910:	2201      	movs	r2, #1
 800e912:	601a      	str	r2, [r3, #0]
 800e914:	e002      	b.n	800e91c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800e916:	68bb      	ldr	r3, [r7, #8]
 800e918:	2200      	movs	r2, #0
 800e91a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e91c:	68bb      	ldr	r3, [r7, #8]
 800e91e:	2202      	movs	r2, #2
 800e920:	4619      	mov	r1, r3
 800e922:	6878      	ldr	r0, [r7, #4]
 800e924:	f000 fbc9 	bl	800f0ba <USBD_CtlSendData>
              break;
 800e928:	e004      	b.n	800e934 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800e92a:	6839      	ldr	r1, [r7, #0]
 800e92c:	6878      	ldr	r0, [r7, #4]
 800e92e:	f000 fb53 	bl	800efd8 <USBD_CtlError>
              break;
 800e932:	bf00      	nop
          }
          break;
 800e934:	e004      	b.n	800e940 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800e936:	6839      	ldr	r1, [r7, #0]
 800e938:	6878      	ldr	r0, [r7, #4]
 800e93a:	f000 fb4d 	bl	800efd8 <USBD_CtlError>
          break;
 800e93e:	bf00      	nop
      }
      break;
 800e940:	e004      	b.n	800e94c <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800e942:	6839      	ldr	r1, [r7, #0]
 800e944:	6878      	ldr	r0, [r7, #4]
 800e946:	f000 fb47 	bl	800efd8 <USBD_CtlError>
      break;
 800e94a:	bf00      	nop
  }

  return ret;
 800e94c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e94e:	4618      	mov	r0, r3
 800e950:	3710      	adds	r7, #16
 800e952:	46bd      	mov	sp, r7
 800e954:	bd80      	pop	{r7, pc}
	...

0800e958 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e958:	b580      	push	{r7, lr}
 800e95a:	b084      	sub	sp, #16
 800e95c:	af00      	add	r7, sp, #0
 800e95e:	6078      	str	r0, [r7, #4]
 800e960:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e962:	2300      	movs	r3, #0
 800e964:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e966:	2300      	movs	r3, #0
 800e968:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e96a:	2300      	movs	r3, #0
 800e96c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e96e:	683b      	ldr	r3, [r7, #0]
 800e970:	885b      	ldrh	r3, [r3, #2]
 800e972:	0a1b      	lsrs	r3, r3, #8
 800e974:	b29b      	uxth	r3, r3
 800e976:	3b01      	subs	r3, #1
 800e978:	2b06      	cmp	r3, #6
 800e97a:	f200 813b 	bhi.w	800ebf4 <USBD_GetDescriptor+0x29c>
 800e97e:	a201      	add	r2, pc, #4	@ (adr r2, 800e984 <USBD_GetDescriptor+0x2c>)
 800e980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e984:	0800e9a1 	.word	0x0800e9a1
 800e988:	0800e9b9 	.word	0x0800e9b9
 800e98c:	0800e9f9 	.word	0x0800e9f9
 800e990:	0800ebf5 	.word	0x0800ebf5
 800e994:	0800ebf5 	.word	0x0800ebf5
 800e998:	0800eb95 	.word	0x0800eb95
 800e99c:	0800ebc1 	.word	0x0800ebc1
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	687a      	ldr	r2, [r7, #4]
 800e9aa:	7c12      	ldrb	r2, [r2, #16]
 800e9ac:	f107 0108 	add.w	r1, r7, #8
 800e9b0:	4610      	mov	r0, r2
 800e9b2:	4798      	blx	r3
 800e9b4:	60f8      	str	r0, [r7, #12]
      break;
 800e9b6:	e125      	b.n	800ec04 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	7c1b      	ldrb	r3, [r3, #16]
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	d10d      	bne.n	800e9dc <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e9c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e9c8:	f107 0208 	add.w	r2, r7, #8
 800e9cc:	4610      	mov	r0, r2
 800e9ce:	4798      	blx	r3
 800e9d0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	3301      	adds	r3, #1
 800e9d6:	2202      	movs	r2, #2
 800e9d8:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e9da:	e113      	b.n	800ec04 <USBD_GetDescriptor+0x2ac>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e9e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9e4:	f107 0208 	add.w	r2, r7, #8
 800e9e8:	4610      	mov	r0, r2
 800e9ea:	4798      	blx	r3
 800e9ec:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e9ee:	68fb      	ldr	r3, [r7, #12]
 800e9f0:	3301      	adds	r3, #1
 800e9f2:	2202      	movs	r2, #2
 800e9f4:	701a      	strb	r2, [r3, #0]
      break;
 800e9f6:	e105      	b.n	800ec04 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e9f8:	683b      	ldr	r3, [r7, #0]
 800e9fa:	885b      	ldrh	r3, [r3, #2]
 800e9fc:	b2db      	uxtb	r3, r3
 800e9fe:	2b05      	cmp	r3, #5
 800ea00:	f200 80ac 	bhi.w	800eb5c <USBD_GetDescriptor+0x204>
 800ea04:	a201      	add	r2, pc, #4	@ (adr r2, 800ea0c <USBD_GetDescriptor+0xb4>)
 800ea06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea0a:	bf00      	nop
 800ea0c:	0800ea25 	.word	0x0800ea25
 800ea10:	0800ea59 	.word	0x0800ea59
 800ea14:	0800ea8d 	.word	0x0800ea8d
 800ea18:	0800eac1 	.word	0x0800eac1
 800ea1c:	0800eaf5 	.word	0x0800eaf5
 800ea20:	0800eb29 	.word	0x0800eb29
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ea2a:	685b      	ldr	r3, [r3, #4]
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d00b      	beq.n	800ea48 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ea36:	685b      	ldr	r3, [r3, #4]
 800ea38:	687a      	ldr	r2, [r7, #4]
 800ea3a:	7c12      	ldrb	r2, [r2, #16]
 800ea3c:	f107 0108 	add.w	r1, r7, #8
 800ea40:	4610      	mov	r0, r2
 800ea42:	4798      	blx	r3
 800ea44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ea46:	e0a4      	b.n	800eb92 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800ea48:	6839      	ldr	r1, [r7, #0]
 800ea4a:	6878      	ldr	r0, [r7, #4]
 800ea4c:	f000 fac4 	bl	800efd8 <USBD_CtlError>
            err++;
 800ea50:	7afb      	ldrb	r3, [r7, #11]
 800ea52:	3301      	adds	r3, #1
 800ea54:	72fb      	strb	r3, [r7, #11]
          break;
 800ea56:	e09c      	b.n	800eb92 <USBD_GetDescriptor+0x23a>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ea5e:	689b      	ldr	r3, [r3, #8]
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	d00b      	beq.n	800ea7c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ea6a:	689b      	ldr	r3, [r3, #8]
 800ea6c:	687a      	ldr	r2, [r7, #4]
 800ea6e:	7c12      	ldrb	r2, [r2, #16]
 800ea70:	f107 0108 	add.w	r1, r7, #8
 800ea74:	4610      	mov	r0, r2
 800ea76:	4798      	blx	r3
 800ea78:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ea7a:	e08a      	b.n	800eb92 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800ea7c:	6839      	ldr	r1, [r7, #0]
 800ea7e:	6878      	ldr	r0, [r7, #4]
 800ea80:	f000 faaa 	bl	800efd8 <USBD_CtlError>
            err++;
 800ea84:	7afb      	ldrb	r3, [r7, #11]
 800ea86:	3301      	adds	r3, #1
 800ea88:	72fb      	strb	r3, [r7, #11]
          break;
 800ea8a:	e082      	b.n	800eb92 <USBD_GetDescriptor+0x23a>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ea92:	68db      	ldr	r3, [r3, #12]
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d00b      	beq.n	800eab0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ea9e:	68db      	ldr	r3, [r3, #12]
 800eaa0:	687a      	ldr	r2, [r7, #4]
 800eaa2:	7c12      	ldrb	r2, [r2, #16]
 800eaa4:	f107 0108 	add.w	r1, r7, #8
 800eaa8:	4610      	mov	r0, r2
 800eaaa:	4798      	blx	r3
 800eaac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800eaae:	e070      	b.n	800eb92 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800eab0:	6839      	ldr	r1, [r7, #0]
 800eab2:	6878      	ldr	r0, [r7, #4]
 800eab4:	f000 fa90 	bl	800efd8 <USBD_CtlError>
            err++;
 800eab8:	7afb      	ldrb	r3, [r7, #11]
 800eaba:	3301      	adds	r3, #1
 800eabc:	72fb      	strb	r3, [r7, #11]
          break;
 800eabe:	e068      	b.n	800eb92 <USBD_GetDescriptor+0x23a>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eac6:	691b      	ldr	r3, [r3, #16]
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	d00b      	beq.n	800eae4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ead2:	691b      	ldr	r3, [r3, #16]
 800ead4:	687a      	ldr	r2, [r7, #4]
 800ead6:	7c12      	ldrb	r2, [r2, #16]
 800ead8:	f107 0108 	add.w	r1, r7, #8
 800eadc:	4610      	mov	r0, r2
 800eade:	4798      	blx	r3
 800eae0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800eae2:	e056      	b.n	800eb92 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800eae4:	6839      	ldr	r1, [r7, #0]
 800eae6:	6878      	ldr	r0, [r7, #4]
 800eae8:	f000 fa76 	bl	800efd8 <USBD_CtlError>
            err++;
 800eaec:	7afb      	ldrb	r3, [r7, #11]
 800eaee:	3301      	adds	r3, #1
 800eaf0:	72fb      	strb	r3, [r7, #11]
          break;
 800eaf2:	e04e      	b.n	800eb92 <USBD_GetDescriptor+0x23a>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eafa:	695b      	ldr	r3, [r3, #20]
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d00b      	beq.n	800eb18 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eb06:	695b      	ldr	r3, [r3, #20]
 800eb08:	687a      	ldr	r2, [r7, #4]
 800eb0a:	7c12      	ldrb	r2, [r2, #16]
 800eb0c:	f107 0108 	add.w	r1, r7, #8
 800eb10:	4610      	mov	r0, r2
 800eb12:	4798      	blx	r3
 800eb14:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800eb16:	e03c      	b.n	800eb92 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800eb18:	6839      	ldr	r1, [r7, #0]
 800eb1a:	6878      	ldr	r0, [r7, #4]
 800eb1c:	f000 fa5c 	bl	800efd8 <USBD_CtlError>
            err++;
 800eb20:	7afb      	ldrb	r3, [r7, #11]
 800eb22:	3301      	adds	r3, #1
 800eb24:	72fb      	strb	r3, [r7, #11]
          break;
 800eb26:	e034      	b.n	800eb92 <USBD_GetDescriptor+0x23a>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eb2e:	699b      	ldr	r3, [r3, #24]
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d00b      	beq.n	800eb4c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eb3a:	699b      	ldr	r3, [r3, #24]
 800eb3c:	687a      	ldr	r2, [r7, #4]
 800eb3e:	7c12      	ldrb	r2, [r2, #16]
 800eb40:	f107 0108 	add.w	r1, r7, #8
 800eb44:	4610      	mov	r0, r2
 800eb46:	4798      	blx	r3
 800eb48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800eb4a:	e022      	b.n	800eb92 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800eb4c:	6839      	ldr	r1, [r7, #0]
 800eb4e:	6878      	ldr	r0, [r7, #4]
 800eb50:	f000 fa42 	bl	800efd8 <USBD_CtlError>
            err++;
 800eb54:	7afb      	ldrb	r3, [r7, #11]
 800eb56:	3301      	adds	r3, #1
 800eb58:	72fb      	strb	r3, [r7, #11]
          break;
 800eb5a:	e01a      	b.n	800eb92 <USBD_GetDescriptor+0x23a>

        default:
#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
          if (pdev->pClass->GetUsrStrDescriptor != NULL)
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eb62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d00c      	beq.n	800eb82 <USBD_GetDescriptor+0x22a>
          {
            pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue), &len);
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eb6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb70:	683a      	ldr	r2, [r7, #0]
 800eb72:	8852      	ldrh	r2, [r2, #2]
 800eb74:	b2d1      	uxtb	r1, r2
 800eb76:	f107 0208 	add.w	r2, r7, #8
 800eb7a:	6878      	ldr	r0, [r7, #4]
 800eb7c:	4798      	blx	r3
 800eb7e:	60f8      	str	r0, [r7, #12]

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
          err++;
#endif
          break;
 800eb80:	e006      	b.n	800eb90 <USBD_GetDescriptor+0x238>
            USBD_CtlError(pdev, req);
 800eb82:	6839      	ldr	r1, [r7, #0]
 800eb84:	6878      	ldr	r0, [r7, #4]
 800eb86:	f000 fa27 	bl	800efd8 <USBD_CtlError>
            err++;
 800eb8a:	7afb      	ldrb	r3, [r7, #11]
 800eb8c:	3301      	adds	r3, #1
 800eb8e:	72fb      	strb	r3, [r7, #11]
          break;
 800eb90:	bf00      	nop
      }
      break;
 800eb92:	e037      	b.n	800ec04 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	7c1b      	ldrb	r3, [r3, #16]
 800eb98:	2b00      	cmp	r3, #0
 800eb9a:	d109      	bne.n	800ebb0 <USBD_GetDescriptor+0x258>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eba2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eba4:	f107 0208 	add.w	r2, r7, #8
 800eba8:	4610      	mov	r0, r2
 800ebaa:	4798      	blx	r3
 800ebac:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ebae:	e029      	b.n	800ec04 <USBD_GetDescriptor+0x2ac>
        USBD_CtlError(pdev, req);
 800ebb0:	6839      	ldr	r1, [r7, #0]
 800ebb2:	6878      	ldr	r0, [r7, #4]
 800ebb4:	f000 fa10 	bl	800efd8 <USBD_CtlError>
        err++;
 800ebb8:	7afb      	ldrb	r3, [r7, #11]
 800ebba:	3301      	adds	r3, #1
 800ebbc:	72fb      	strb	r3, [r7, #11]
      break;
 800ebbe:	e021      	b.n	800ec04 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	7c1b      	ldrb	r3, [r3, #16]
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d10d      	bne.n	800ebe4 <USBD_GetDescriptor+0x28c>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ebce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ebd0:	f107 0208 	add.w	r2, r7, #8
 800ebd4:	4610      	mov	r0, r2
 800ebd6:	4798      	blx	r3
 800ebd8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	3301      	adds	r3, #1
 800ebde:	2207      	movs	r2, #7
 800ebe0:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ebe2:	e00f      	b.n	800ec04 <USBD_GetDescriptor+0x2ac>
        USBD_CtlError(pdev, req);
 800ebe4:	6839      	ldr	r1, [r7, #0]
 800ebe6:	6878      	ldr	r0, [r7, #4]
 800ebe8:	f000 f9f6 	bl	800efd8 <USBD_CtlError>
        err++;
 800ebec:	7afb      	ldrb	r3, [r7, #11]
 800ebee:	3301      	adds	r3, #1
 800ebf0:	72fb      	strb	r3, [r7, #11]
      break;
 800ebf2:	e007      	b.n	800ec04 <USBD_GetDescriptor+0x2ac>

    default:
      USBD_CtlError(pdev, req);
 800ebf4:	6839      	ldr	r1, [r7, #0]
 800ebf6:	6878      	ldr	r0, [r7, #4]
 800ebf8:	f000 f9ee 	bl	800efd8 <USBD_CtlError>
      err++;
 800ebfc:	7afb      	ldrb	r3, [r7, #11]
 800ebfe:	3301      	adds	r3, #1
 800ec00:	72fb      	strb	r3, [r7, #11]
      break;
 800ec02:	bf00      	nop
  }

  if (err != 0U)
 800ec04:	7afb      	ldrb	r3, [r7, #11]
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	d11e      	bne.n	800ec48 <USBD_GetDescriptor+0x2f0>
  {
    return;
  }

  if (req->wLength != 0U)
 800ec0a:	683b      	ldr	r3, [r7, #0]
 800ec0c:	88db      	ldrh	r3, [r3, #6]
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d016      	beq.n	800ec40 <USBD_GetDescriptor+0x2e8>
  {
    if (len != 0U)
 800ec12:	893b      	ldrh	r3, [r7, #8]
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d00e      	beq.n	800ec36 <USBD_GetDescriptor+0x2de>
    {
      len = MIN(len, req->wLength);
 800ec18:	683b      	ldr	r3, [r7, #0]
 800ec1a:	88da      	ldrh	r2, [r3, #6]
 800ec1c:	893b      	ldrh	r3, [r7, #8]
 800ec1e:	4293      	cmp	r3, r2
 800ec20:	bf28      	it	cs
 800ec22:	4613      	movcs	r3, r2
 800ec24:	b29b      	uxth	r3, r3
 800ec26:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ec28:	893b      	ldrh	r3, [r7, #8]
 800ec2a:	461a      	mov	r2, r3
 800ec2c:	68f9      	ldr	r1, [r7, #12]
 800ec2e:	6878      	ldr	r0, [r7, #4]
 800ec30:	f000 fa43 	bl	800f0ba <USBD_CtlSendData>
 800ec34:	e009      	b.n	800ec4a <USBD_GetDescriptor+0x2f2>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ec36:	6839      	ldr	r1, [r7, #0]
 800ec38:	6878      	ldr	r0, [r7, #4]
 800ec3a:	f000 f9cd 	bl	800efd8 <USBD_CtlError>
 800ec3e:	e004      	b.n	800ec4a <USBD_GetDescriptor+0x2f2>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ec40:	6878      	ldr	r0, [r7, #4]
 800ec42:	f000 fa94 	bl	800f16e <USBD_CtlSendStatus>
 800ec46:	e000      	b.n	800ec4a <USBD_GetDescriptor+0x2f2>
    return;
 800ec48:	bf00      	nop
  }
}
 800ec4a:	3710      	adds	r7, #16
 800ec4c:	46bd      	mov	sp, r7
 800ec4e:	bd80      	pop	{r7, pc}

0800ec50 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ec50:	b580      	push	{r7, lr}
 800ec52:	b084      	sub	sp, #16
 800ec54:	af00      	add	r7, sp, #0
 800ec56:	6078      	str	r0, [r7, #4]
 800ec58:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ec5a:	683b      	ldr	r3, [r7, #0]
 800ec5c:	889b      	ldrh	r3, [r3, #4]
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d131      	bne.n	800ecc6 <USBD_SetAddress+0x76>
 800ec62:	683b      	ldr	r3, [r7, #0]
 800ec64:	88db      	ldrh	r3, [r3, #6]
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d12d      	bne.n	800ecc6 <USBD_SetAddress+0x76>
 800ec6a:	683b      	ldr	r3, [r7, #0]
 800ec6c:	885b      	ldrh	r3, [r3, #2]
 800ec6e:	2b7f      	cmp	r3, #127	@ 0x7f
 800ec70:	d829      	bhi.n	800ecc6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ec72:	683b      	ldr	r3, [r7, #0]
 800ec74:	885b      	ldrh	r3, [r3, #2]
 800ec76:	b2db      	uxtb	r3, r3
 800ec78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ec7c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ec84:	b2db      	uxtb	r3, r3
 800ec86:	2b03      	cmp	r3, #3
 800ec88:	d104      	bne.n	800ec94 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ec8a:	6839      	ldr	r1, [r7, #0]
 800ec8c:	6878      	ldr	r0, [r7, #4]
 800ec8e:	f000 f9a3 	bl	800efd8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ec92:	e01d      	b.n	800ecd0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	7bfa      	ldrb	r2, [r7, #15]
 800ec98:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ec9c:	7bfb      	ldrb	r3, [r7, #15]
 800ec9e:	4619      	mov	r1, r3
 800eca0:	6878      	ldr	r0, [r7, #4]
 800eca2:	f000 fccb 	bl	800f63c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800eca6:	6878      	ldr	r0, [r7, #4]
 800eca8:	f000 fa61 	bl	800f16e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ecac:	7bfb      	ldrb	r3, [r7, #15]
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d004      	beq.n	800ecbc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	2202      	movs	r2, #2
 800ecb6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ecba:	e009      	b.n	800ecd0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	2201      	movs	r2, #1
 800ecc0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ecc4:	e004      	b.n	800ecd0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ecc6:	6839      	ldr	r1, [r7, #0]
 800ecc8:	6878      	ldr	r0, [r7, #4]
 800ecca:	f000 f985 	bl	800efd8 <USBD_CtlError>
  }
}
 800ecce:	bf00      	nop
 800ecd0:	bf00      	nop
 800ecd2:	3710      	adds	r7, #16
 800ecd4:	46bd      	mov	sp, r7
 800ecd6:	bd80      	pop	{r7, pc}

0800ecd8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ecd8:	b580      	push	{r7, lr}
 800ecda:	b084      	sub	sp, #16
 800ecdc:	af00      	add	r7, sp, #0
 800ecde:	6078      	str	r0, [r7, #4]
 800ece0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ece2:	2300      	movs	r3, #0
 800ece4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ece6:	683b      	ldr	r3, [r7, #0]
 800ece8:	885b      	ldrh	r3, [r3, #2]
 800ecea:	b2da      	uxtb	r2, r3
 800ecec:	4b4c      	ldr	r3, [pc, #304]	@ (800ee20 <USBD_SetConfig+0x148>)
 800ecee:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ecf0:	4b4b      	ldr	r3, [pc, #300]	@ (800ee20 <USBD_SetConfig+0x148>)
 800ecf2:	781b      	ldrb	r3, [r3, #0]
 800ecf4:	2b01      	cmp	r3, #1
 800ecf6:	d905      	bls.n	800ed04 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800ecf8:	6839      	ldr	r1, [r7, #0]
 800ecfa:	6878      	ldr	r0, [r7, #4]
 800ecfc:	f000 f96c 	bl	800efd8 <USBD_CtlError>
    return USBD_FAIL;
 800ed00:	2303      	movs	r3, #3
 800ed02:	e088      	b.n	800ee16 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ed0a:	b2db      	uxtb	r3, r3
 800ed0c:	2b02      	cmp	r3, #2
 800ed0e:	d002      	beq.n	800ed16 <USBD_SetConfig+0x3e>
 800ed10:	2b03      	cmp	r3, #3
 800ed12:	d025      	beq.n	800ed60 <USBD_SetConfig+0x88>
 800ed14:	e071      	b.n	800edfa <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ed16:	4b42      	ldr	r3, [pc, #264]	@ (800ee20 <USBD_SetConfig+0x148>)
 800ed18:	781b      	ldrb	r3, [r3, #0]
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	d01c      	beq.n	800ed58 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800ed1e:	4b40      	ldr	r3, [pc, #256]	@ (800ee20 <USBD_SetConfig+0x148>)
 800ed20:	781b      	ldrb	r3, [r3, #0]
 800ed22:	461a      	mov	r2, r3
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ed28:	4b3d      	ldr	r3, [pc, #244]	@ (800ee20 <USBD_SetConfig+0x148>)
 800ed2a:	781b      	ldrb	r3, [r3, #0]
 800ed2c:	4619      	mov	r1, r3
 800ed2e:	6878      	ldr	r0, [r7, #4]
 800ed30:	f7ff f93b 	bl	800dfaa <USBD_SetClassConfig>
 800ed34:	4603      	mov	r3, r0
 800ed36:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ed38:	7bfb      	ldrb	r3, [r7, #15]
 800ed3a:	2b00      	cmp	r3, #0
 800ed3c:	d004      	beq.n	800ed48 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800ed3e:	6839      	ldr	r1, [r7, #0]
 800ed40:	6878      	ldr	r0, [r7, #4]
 800ed42:	f000 f949 	bl	800efd8 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ed46:	e065      	b.n	800ee14 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800ed48:	6878      	ldr	r0, [r7, #4]
 800ed4a:	f000 fa10 	bl	800f16e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	2203      	movs	r2, #3
 800ed52:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ed56:	e05d      	b.n	800ee14 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800ed58:	6878      	ldr	r0, [r7, #4]
 800ed5a:	f000 fa08 	bl	800f16e <USBD_CtlSendStatus>
      break;
 800ed5e:	e059      	b.n	800ee14 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800ed60:	4b2f      	ldr	r3, [pc, #188]	@ (800ee20 <USBD_SetConfig+0x148>)
 800ed62:	781b      	ldrb	r3, [r3, #0]
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	d112      	bne.n	800ed8e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	2202      	movs	r2, #2
 800ed6c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800ed70:	4b2b      	ldr	r3, [pc, #172]	@ (800ee20 <USBD_SetConfig+0x148>)
 800ed72:	781b      	ldrb	r3, [r3, #0]
 800ed74:	461a      	mov	r2, r3
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ed7a:	4b29      	ldr	r3, [pc, #164]	@ (800ee20 <USBD_SetConfig+0x148>)
 800ed7c:	781b      	ldrb	r3, [r3, #0]
 800ed7e:	4619      	mov	r1, r3
 800ed80:	6878      	ldr	r0, [r7, #4]
 800ed82:	f7ff f92e 	bl	800dfe2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800ed86:	6878      	ldr	r0, [r7, #4]
 800ed88:	f000 f9f1 	bl	800f16e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ed8c:	e042      	b.n	800ee14 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800ed8e:	4b24      	ldr	r3, [pc, #144]	@ (800ee20 <USBD_SetConfig+0x148>)
 800ed90:	781b      	ldrb	r3, [r3, #0]
 800ed92:	461a      	mov	r2, r3
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	685b      	ldr	r3, [r3, #4]
 800ed98:	429a      	cmp	r2, r3
 800ed9a:	d02a      	beq.n	800edf2 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	685b      	ldr	r3, [r3, #4]
 800eda0:	b2db      	uxtb	r3, r3
 800eda2:	4619      	mov	r1, r3
 800eda4:	6878      	ldr	r0, [r7, #4]
 800eda6:	f7ff f91c 	bl	800dfe2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800edaa:	4b1d      	ldr	r3, [pc, #116]	@ (800ee20 <USBD_SetConfig+0x148>)
 800edac:	781b      	ldrb	r3, [r3, #0]
 800edae:	461a      	mov	r2, r3
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800edb4:	4b1a      	ldr	r3, [pc, #104]	@ (800ee20 <USBD_SetConfig+0x148>)
 800edb6:	781b      	ldrb	r3, [r3, #0]
 800edb8:	4619      	mov	r1, r3
 800edba:	6878      	ldr	r0, [r7, #4]
 800edbc:	f7ff f8f5 	bl	800dfaa <USBD_SetClassConfig>
 800edc0:	4603      	mov	r3, r0
 800edc2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800edc4:	7bfb      	ldrb	r3, [r7, #15]
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	d00f      	beq.n	800edea <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800edca:	6839      	ldr	r1, [r7, #0]
 800edcc:	6878      	ldr	r0, [r7, #4]
 800edce:	f000 f903 	bl	800efd8 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	685b      	ldr	r3, [r3, #4]
 800edd6:	b2db      	uxtb	r3, r3
 800edd8:	4619      	mov	r1, r3
 800edda:	6878      	ldr	r0, [r7, #4]
 800eddc:	f7ff f901 	bl	800dfe2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	2202      	movs	r2, #2
 800ede4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ede8:	e014      	b.n	800ee14 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800edea:	6878      	ldr	r0, [r7, #4]
 800edec:	f000 f9bf 	bl	800f16e <USBD_CtlSendStatus>
      break;
 800edf0:	e010      	b.n	800ee14 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800edf2:	6878      	ldr	r0, [r7, #4]
 800edf4:	f000 f9bb 	bl	800f16e <USBD_CtlSendStatus>
      break;
 800edf8:	e00c      	b.n	800ee14 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800edfa:	6839      	ldr	r1, [r7, #0]
 800edfc:	6878      	ldr	r0, [r7, #4]
 800edfe:	f000 f8eb 	bl	800efd8 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ee02:	4b07      	ldr	r3, [pc, #28]	@ (800ee20 <USBD_SetConfig+0x148>)
 800ee04:	781b      	ldrb	r3, [r3, #0]
 800ee06:	4619      	mov	r1, r3
 800ee08:	6878      	ldr	r0, [r7, #4]
 800ee0a:	f7ff f8ea 	bl	800dfe2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800ee0e:	2303      	movs	r3, #3
 800ee10:	73fb      	strb	r3, [r7, #15]
      break;
 800ee12:	bf00      	nop
  }

  return ret;
 800ee14:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee16:	4618      	mov	r0, r3
 800ee18:	3710      	adds	r7, #16
 800ee1a:	46bd      	mov	sp, r7
 800ee1c:	bd80      	pop	{r7, pc}
 800ee1e:	bf00      	nop
 800ee20:	20001a00 	.word	0x20001a00

0800ee24 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ee24:	b580      	push	{r7, lr}
 800ee26:	b082      	sub	sp, #8
 800ee28:	af00      	add	r7, sp, #0
 800ee2a:	6078      	str	r0, [r7, #4]
 800ee2c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ee2e:	683b      	ldr	r3, [r7, #0]
 800ee30:	88db      	ldrh	r3, [r3, #6]
 800ee32:	2b01      	cmp	r3, #1
 800ee34:	d004      	beq.n	800ee40 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ee36:	6839      	ldr	r1, [r7, #0]
 800ee38:	6878      	ldr	r0, [r7, #4]
 800ee3a:	f000 f8cd 	bl	800efd8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ee3e:	e023      	b.n	800ee88 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ee46:	b2db      	uxtb	r3, r3
 800ee48:	2b02      	cmp	r3, #2
 800ee4a:	dc02      	bgt.n	800ee52 <USBD_GetConfig+0x2e>
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	dc03      	bgt.n	800ee58 <USBD_GetConfig+0x34>
 800ee50:	e015      	b.n	800ee7e <USBD_GetConfig+0x5a>
 800ee52:	2b03      	cmp	r3, #3
 800ee54:	d00b      	beq.n	800ee6e <USBD_GetConfig+0x4a>
 800ee56:	e012      	b.n	800ee7e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	2200      	movs	r2, #0
 800ee5c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	3308      	adds	r3, #8
 800ee62:	2201      	movs	r2, #1
 800ee64:	4619      	mov	r1, r3
 800ee66:	6878      	ldr	r0, [r7, #4]
 800ee68:	f000 f927 	bl	800f0ba <USBD_CtlSendData>
        break;
 800ee6c:	e00c      	b.n	800ee88 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	3304      	adds	r3, #4
 800ee72:	2201      	movs	r2, #1
 800ee74:	4619      	mov	r1, r3
 800ee76:	6878      	ldr	r0, [r7, #4]
 800ee78:	f000 f91f 	bl	800f0ba <USBD_CtlSendData>
        break;
 800ee7c:	e004      	b.n	800ee88 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ee7e:	6839      	ldr	r1, [r7, #0]
 800ee80:	6878      	ldr	r0, [r7, #4]
 800ee82:	f000 f8a9 	bl	800efd8 <USBD_CtlError>
        break;
 800ee86:	bf00      	nop
}
 800ee88:	bf00      	nop
 800ee8a:	3708      	adds	r7, #8
 800ee8c:	46bd      	mov	sp, r7
 800ee8e:	bd80      	pop	{r7, pc}

0800ee90 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ee90:	b580      	push	{r7, lr}
 800ee92:	b082      	sub	sp, #8
 800ee94:	af00      	add	r7, sp, #0
 800ee96:	6078      	str	r0, [r7, #4]
 800ee98:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eea0:	b2db      	uxtb	r3, r3
 800eea2:	3b01      	subs	r3, #1
 800eea4:	2b02      	cmp	r3, #2
 800eea6:	d81e      	bhi.n	800eee6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800eea8:	683b      	ldr	r3, [r7, #0]
 800eeaa:	88db      	ldrh	r3, [r3, #6]
 800eeac:	2b02      	cmp	r3, #2
 800eeae:	d004      	beq.n	800eeba <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800eeb0:	6839      	ldr	r1, [r7, #0]
 800eeb2:	6878      	ldr	r0, [r7, #4]
 800eeb4:	f000 f890 	bl	800efd8 <USBD_CtlError>
        break;
 800eeb8:	e01a      	b.n	800eef0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	2201      	movs	r2, #1
 800eebe:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d005      	beq.n	800eed6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	68db      	ldr	r3, [r3, #12]
 800eece:	f043 0202 	orr.w	r2, r3, #2
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	330c      	adds	r3, #12
 800eeda:	2202      	movs	r2, #2
 800eedc:	4619      	mov	r1, r3
 800eede:	6878      	ldr	r0, [r7, #4]
 800eee0:	f000 f8eb 	bl	800f0ba <USBD_CtlSendData>
      break;
 800eee4:	e004      	b.n	800eef0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800eee6:	6839      	ldr	r1, [r7, #0]
 800eee8:	6878      	ldr	r0, [r7, #4]
 800eeea:	f000 f875 	bl	800efd8 <USBD_CtlError>
      break;
 800eeee:	bf00      	nop
  }
}
 800eef0:	bf00      	nop
 800eef2:	3708      	adds	r7, #8
 800eef4:	46bd      	mov	sp, r7
 800eef6:	bd80      	pop	{r7, pc}

0800eef8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eef8:	b580      	push	{r7, lr}
 800eefa:	b082      	sub	sp, #8
 800eefc:	af00      	add	r7, sp, #0
 800eefe:	6078      	str	r0, [r7, #4]
 800ef00:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ef02:	683b      	ldr	r3, [r7, #0]
 800ef04:	885b      	ldrh	r3, [r3, #2]
 800ef06:	2b01      	cmp	r3, #1
 800ef08:	d106      	bne.n	800ef18 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	2201      	movs	r2, #1
 800ef0e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ef12:	6878      	ldr	r0, [r7, #4]
 800ef14:	f000 f92b 	bl	800f16e <USBD_CtlSendStatus>
  }
}
 800ef18:	bf00      	nop
 800ef1a:	3708      	adds	r7, #8
 800ef1c:	46bd      	mov	sp, r7
 800ef1e:	bd80      	pop	{r7, pc}

0800ef20 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ef20:	b580      	push	{r7, lr}
 800ef22:	b082      	sub	sp, #8
 800ef24:	af00      	add	r7, sp, #0
 800ef26:	6078      	str	r0, [r7, #4]
 800ef28:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ef30:	b2db      	uxtb	r3, r3
 800ef32:	3b01      	subs	r3, #1
 800ef34:	2b02      	cmp	r3, #2
 800ef36:	d80b      	bhi.n	800ef50 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ef38:	683b      	ldr	r3, [r7, #0]
 800ef3a:	885b      	ldrh	r3, [r3, #2]
 800ef3c:	2b01      	cmp	r3, #1
 800ef3e:	d10c      	bne.n	800ef5a <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	2200      	movs	r2, #0
 800ef44:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ef48:	6878      	ldr	r0, [r7, #4]
 800ef4a:	f000 f910 	bl	800f16e <USBD_CtlSendStatus>
      }
      break;
 800ef4e:	e004      	b.n	800ef5a <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ef50:	6839      	ldr	r1, [r7, #0]
 800ef52:	6878      	ldr	r0, [r7, #4]
 800ef54:	f000 f840 	bl	800efd8 <USBD_CtlError>
      break;
 800ef58:	e000      	b.n	800ef5c <USBD_ClrFeature+0x3c>
      break;
 800ef5a:	bf00      	nop
  }
}
 800ef5c:	bf00      	nop
 800ef5e:	3708      	adds	r7, #8
 800ef60:	46bd      	mov	sp, r7
 800ef62:	bd80      	pop	{r7, pc}

0800ef64 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ef64:	b580      	push	{r7, lr}
 800ef66:	b084      	sub	sp, #16
 800ef68:	af00      	add	r7, sp, #0
 800ef6a:	6078      	str	r0, [r7, #4]
 800ef6c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ef6e:	683b      	ldr	r3, [r7, #0]
 800ef70:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ef72:	68fb      	ldr	r3, [r7, #12]
 800ef74:	781a      	ldrb	r2, [r3, #0]
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ef7a:	68fb      	ldr	r3, [r7, #12]
 800ef7c:	3301      	adds	r3, #1
 800ef7e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ef80:	68fb      	ldr	r3, [r7, #12]
 800ef82:	781a      	ldrb	r2, [r3, #0]
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ef88:	68fb      	ldr	r3, [r7, #12]
 800ef8a:	3301      	adds	r3, #1
 800ef8c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ef8e:	68f8      	ldr	r0, [r7, #12]
 800ef90:	f7ff faa9 	bl	800e4e6 <SWAPBYTE>
 800ef94:	4603      	mov	r3, r0
 800ef96:	461a      	mov	r2, r3
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	3301      	adds	r3, #1
 800efa0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800efa2:	68fb      	ldr	r3, [r7, #12]
 800efa4:	3301      	adds	r3, #1
 800efa6:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800efa8:	68f8      	ldr	r0, [r7, #12]
 800efaa:	f7ff fa9c 	bl	800e4e6 <SWAPBYTE>
 800efae:	4603      	mov	r3, r0
 800efb0:	461a      	mov	r2, r3
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800efb6:	68fb      	ldr	r3, [r7, #12]
 800efb8:	3301      	adds	r3, #1
 800efba:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800efbc:	68fb      	ldr	r3, [r7, #12]
 800efbe:	3301      	adds	r3, #1
 800efc0:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800efc2:	68f8      	ldr	r0, [r7, #12]
 800efc4:	f7ff fa8f 	bl	800e4e6 <SWAPBYTE>
 800efc8:	4603      	mov	r3, r0
 800efca:	461a      	mov	r2, r3
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	80da      	strh	r2, [r3, #6]
}
 800efd0:	bf00      	nop
 800efd2:	3710      	adds	r7, #16
 800efd4:	46bd      	mov	sp, r7
 800efd6:	bd80      	pop	{r7, pc}

0800efd8 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800efd8:	b580      	push	{r7, lr}
 800efda:	b082      	sub	sp, #8
 800efdc:	af00      	add	r7, sp, #0
 800efde:	6078      	str	r0, [r7, #4]
 800efe0:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800efe2:	2180      	movs	r1, #128	@ 0x80
 800efe4:	6878      	ldr	r0, [r7, #4]
 800efe6:	f000 fabf 	bl	800f568 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800efea:	2100      	movs	r1, #0
 800efec:	6878      	ldr	r0, [r7, #4]
 800efee:	f000 fabb 	bl	800f568 <USBD_LL_StallEP>
}
 800eff2:	bf00      	nop
 800eff4:	3708      	adds	r7, #8
 800eff6:	46bd      	mov	sp, r7
 800eff8:	bd80      	pop	{r7, pc}

0800effa <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800effa:	b580      	push	{r7, lr}
 800effc:	b086      	sub	sp, #24
 800effe:	af00      	add	r7, sp, #0
 800f000:	60f8      	str	r0, [r7, #12]
 800f002:	60b9      	str	r1, [r7, #8]
 800f004:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800f006:	2300      	movs	r3, #0
 800f008:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800f00a:	68fb      	ldr	r3, [r7, #12]
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d036      	beq.n	800f07e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800f014:	6938      	ldr	r0, [r7, #16]
 800f016:	f000 f836 	bl	800f086 <USBD_GetLen>
 800f01a:	4603      	mov	r3, r0
 800f01c:	3301      	adds	r3, #1
 800f01e:	b29b      	uxth	r3, r3
 800f020:	005b      	lsls	r3, r3, #1
 800f022:	b29a      	uxth	r2, r3
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800f028:	7dfb      	ldrb	r3, [r7, #23]
 800f02a:	68ba      	ldr	r2, [r7, #8]
 800f02c:	4413      	add	r3, r2
 800f02e:	687a      	ldr	r2, [r7, #4]
 800f030:	7812      	ldrb	r2, [r2, #0]
 800f032:	701a      	strb	r2, [r3, #0]
  idx++;
 800f034:	7dfb      	ldrb	r3, [r7, #23]
 800f036:	3301      	adds	r3, #1
 800f038:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800f03a:	7dfb      	ldrb	r3, [r7, #23]
 800f03c:	68ba      	ldr	r2, [r7, #8]
 800f03e:	4413      	add	r3, r2
 800f040:	2203      	movs	r2, #3
 800f042:	701a      	strb	r2, [r3, #0]
  idx++;
 800f044:	7dfb      	ldrb	r3, [r7, #23]
 800f046:	3301      	adds	r3, #1
 800f048:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800f04a:	e013      	b.n	800f074 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800f04c:	7dfb      	ldrb	r3, [r7, #23]
 800f04e:	68ba      	ldr	r2, [r7, #8]
 800f050:	4413      	add	r3, r2
 800f052:	693a      	ldr	r2, [r7, #16]
 800f054:	7812      	ldrb	r2, [r2, #0]
 800f056:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800f058:	693b      	ldr	r3, [r7, #16]
 800f05a:	3301      	adds	r3, #1
 800f05c:	613b      	str	r3, [r7, #16]
    idx++;
 800f05e:	7dfb      	ldrb	r3, [r7, #23]
 800f060:	3301      	adds	r3, #1
 800f062:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800f064:	7dfb      	ldrb	r3, [r7, #23]
 800f066:	68ba      	ldr	r2, [r7, #8]
 800f068:	4413      	add	r3, r2
 800f06a:	2200      	movs	r2, #0
 800f06c:	701a      	strb	r2, [r3, #0]
    idx++;
 800f06e:	7dfb      	ldrb	r3, [r7, #23]
 800f070:	3301      	adds	r3, #1
 800f072:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800f074:	693b      	ldr	r3, [r7, #16]
 800f076:	781b      	ldrb	r3, [r3, #0]
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d1e7      	bne.n	800f04c <USBD_GetString+0x52>
 800f07c:	e000      	b.n	800f080 <USBD_GetString+0x86>
    return;
 800f07e:	bf00      	nop
  }
}
 800f080:	3718      	adds	r7, #24
 800f082:	46bd      	mov	sp, r7
 800f084:	bd80      	pop	{r7, pc}

0800f086 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800f086:	b480      	push	{r7}
 800f088:	b085      	sub	sp, #20
 800f08a:	af00      	add	r7, sp, #0
 800f08c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800f08e:	2300      	movs	r3, #0
 800f090:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800f096:	e005      	b.n	800f0a4 <USBD_GetLen+0x1e>
  {
    len++;
 800f098:	7bfb      	ldrb	r3, [r7, #15]
 800f09a:	3301      	adds	r3, #1
 800f09c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800f09e:	68bb      	ldr	r3, [r7, #8]
 800f0a0:	3301      	adds	r3, #1
 800f0a2:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800f0a4:	68bb      	ldr	r3, [r7, #8]
 800f0a6:	781b      	ldrb	r3, [r3, #0]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d1f5      	bne.n	800f098 <USBD_GetLen+0x12>
  }

  return len;
 800f0ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0ae:	4618      	mov	r0, r3
 800f0b0:	3714      	adds	r7, #20
 800f0b2:	46bd      	mov	sp, r7
 800f0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0b8:	4770      	bx	lr

0800f0ba <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800f0ba:	b580      	push	{r7, lr}
 800f0bc:	b084      	sub	sp, #16
 800f0be:	af00      	add	r7, sp, #0
 800f0c0:	60f8      	str	r0, [r7, #12]
 800f0c2:	60b9      	str	r1, [r7, #8]
 800f0c4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	2202      	movs	r2, #2
 800f0ca:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800f0ce:	68fb      	ldr	r3, [r7, #12]
 800f0d0:	687a      	ldr	r2, [r7, #4]
 800f0d2:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	687a      	ldr	r2, [r7, #4]
 800f0d8:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	68ba      	ldr	r2, [r7, #8]
 800f0de:	2100      	movs	r1, #0
 800f0e0:	68f8      	ldr	r0, [r7, #12]
 800f0e2:	f000 faca 	bl	800f67a <USBD_LL_Transmit>

  return USBD_OK;
 800f0e6:	2300      	movs	r3, #0
}
 800f0e8:	4618      	mov	r0, r3
 800f0ea:	3710      	adds	r7, #16
 800f0ec:	46bd      	mov	sp, r7
 800f0ee:	bd80      	pop	{r7, pc}

0800f0f0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800f0f0:	b580      	push	{r7, lr}
 800f0f2:	b084      	sub	sp, #16
 800f0f4:	af00      	add	r7, sp, #0
 800f0f6:	60f8      	str	r0, [r7, #12]
 800f0f8:	60b9      	str	r1, [r7, #8]
 800f0fa:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	68ba      	ldr	r2, [r7, #8]
 800f100:	2100      	movs	r1, #0
 800f102:	68f8      	ldr	r0, [r7, #12]
 800f104:	f000 fab9 	bl	800f67a <USBD_LL_Transmit>

  return USBD_OK;
 800f108:	2300      	movs	r3, #0
}
 800f10a:	4618      	mov	r0, r3
 800f10c:	3710      	adds	r7, #16
 800f10e:	46bd      	mov	sp, r7
 800f110:	bd80      	pop	{r7, pc}

0800f112 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800f112:	b580      	push	{r7, lr}
 800f114:	b084      	sub	sp, #16
 800f116:	af00      	add	r7, sp, #0
 800f118:	60f8      	str	r0, [r7, #12]
 800f11a:	60b9      	str	r1, [r7, #8]
 800f11c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	2203      	movs	r2, #3
 800f122:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800f126:	68fb      	ldr	r3, [r7, #12]
 800f128:	687a      	ldr	r2, [r7, #4]
 800f12a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800f12e:	68fb      	ldr	r3, [r7, #12]
 800f130:	687a      	ldr	r2, [r7, #4]
 800f132:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	68ba      	ldr	r2, [r7, #8]
 800f13a:	2100      	movs	r1, #0
 800f13c:	68f8      	ldr	r0, [r7, #12]
 800f13e:	f000 fabd 	bl	800f6bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f142:	2300      	movs	r3, #0
}
 800f144:	4618      	mov	r0, r3
 800f146:	3710      	adds	r7, #16
 800f148:	46bd      	mov	sp, r7
 800f14a:	bd80      	pop	{r7, pc}

0800f14c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800f14c:	b580      	push	{r7, lr}
 800f14e:	b084      	sub	sp, #16
 800f150:	af00      	add	r7, sp, #0
 800f152:	60f8      	str	r0, [r7, #12]
 800f154:	60b9      	str	r1, [r7, #8]
 800f156:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	68ba      	ldr	r2, [r7, #8]
 800f15c:	2100      	movs	r1, #0
 800f15e:	68f8      	ldr	r0, [r7, #12]
 800f160:	f000 faac 	bl	800f6bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f164:	2300      	movs	r3, #0
}
 800f166:	4618      	mov	r0, r3
 800f168:	3710      	adds	r7, #16
 800f16a:	46bd      	mov	sp, r7
 800f16c:	bd80      	pop	{r7, pc}

0800f16e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800f16e:	b580      	push	{r7, lr}
 800f170:	b082      	sub	sp, #8
 800f172:	af00      	add	r7, sp, #0
 800f174:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	2204      	movs	r2, #4
 800f17a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f17e:	2300      	movs	r3, #0
 800f180:	2200      	movs	r2, #0
 800f182:	2100      	movs	r1, #0
 800f184:	6878      	ldr	r0, [r7, #4]
 800f186:	f000 fa78 	bl	800f67a <USBD_LL_Transmit>

  return USBD_OK;
 800f18a:	2300      	movs	r3, #0
}
 800f18c:	4618      	mov	r0, r3
 800f18e:	3708      	adds	r7, #8
 800f190:	46bd      	mov	sp, r7
 800f192:	bd80      	pop	{r7, pc}

0800f194 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800f194:	b580      	push	{r7, lr}
 800f196:	b082      	sub	sp, #8
 800f198:	af00      	add	r7, sp, #0
 800f19a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	2205      	movs	r2, #5
 800f1a0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f1a4:	2300      	movs	r3, #0
 800f1a6:	2200      	movs	r2, #0
 800f1a8:	2100      	movs	r1, #0
 800f1aa:	6878      	ldr	r0, [r7, #4]
 800f1ac:	f000 fa86 	bl	800f6bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f1b0:	2300      	movs	r3, #0
}
 800f1b2:	4618      	mov	r0, r3
 800f1b4:	3708      	adds	r7, #8
 800f1b6:	46bd      	mov	sp, r7
 800f1b8:	bd80      	pop	{r7, pc}

0800f1ba <HAL_PCDEx_SetTxFiFoInBytes>:
/* Private functions ---------------------------------------------------------*/

/* USER CODE BEGIN 1 */
#if(!STM32F1_DEVICE)
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFoInBytes(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800f1ba:	b580      	push	{r7, lr}
 800f1bc:	b082      	sub	sp, #8
 800f1be:	af00      	add	r7, sp, #0
 800f1c0:	6078      	str	r0, [r7, #4]
 800f1c2:	460b      	mov	r3, r1
 800f1c4:	70fb      	strb	r3, [r7, #3]
 800f1c6:	4613      	mov	r3, r2
 800f1c8:	803b      	strh	r3, [r7, #0]
	return HAL_PCDEx_SetTxFiFo(hpcd, fifo, (size/4));
 800f1ca:	883b      	ldrh	r3, [r7, #0]
 800f1cc:	089b      	lsrs	r3, r3, #2
 800f1ce:	b29a      	uxth	r2, r3
 800f1d0:	78fb      	ldrb	r3, [r7, #3]
 800f1d2:	4619      	mov	r1, r3
 800f1d4:	6878      	ldr	r0, [r7, #4]
 800f1d6:	f7f8 fb11 	bl	80077fc <HAL_PCDEx_SetTxFiFo>
 800f1da:	4603      	mov	r3, r0
}
 800f1dc:	4618      	mov	r0, r3
 800f1de:	3708      	adds	r7, #8
 800f1e0:	46bd      	mov	sp, r7
 800f1e2:	bd80      	pop	{r7, pc}

0800f1e4 <HAL_PCDEx_SetRxFiFoInBytes>:

HAL_StatusTypeDef HAL_PCDEx_SetRxFiFoInBytes(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800f1e4:	b580      	push	{r7, lr}
 800f1e6:	b082      	sub	sp, #8
 800f1e8:	af00      	add	r7, sp, #0
 800f1ea:	6078      	str	r0, [r7, #4]
 800f1ec:	460b      	mov	r3, r1
 800f1ee:	807b      	strh	r3, [r7, #2]
	return HAL_PCDEx_SetRxFiFo(hpcd, (size/4));
 800f1f0:	887b      	ldrh	r3, [r7, #2]
 800f1f2:	089b      	lsrs	r3, r3, #2
 800f1f4:	b29b      	uxth	r3, r3
 800f1f6:	4619      	mov	r1, r3
 800f1f8:	6878      	ldr	r0, [r7, #4]
 800f1fa:	f7f8 fb46 	bl	800788a <HAL_PCDEx_SetRxFiFo>
 800f1fe:	4603      	mov	r3, r0
}
 800f200:	4618      	mov	r0, r3
 800f202:	3708      	adds	r7, #8
 800f204:	46bd      	mov	sp, r7
 800f206:	bd80      	pop	{r7, pc}

0800f208 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f208:	b580      	push	{r7, lr}
 800f20a:	b082      	sub	sp, #8
 800f20c:	af00      	add	r7, sp, #0
 800f20e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef *)hpcd->pData, (uint8_t *)hpcd->Setup);
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800f21c:	4619      	mov	r1, r3
 800f21e:	4610      	mov	r0, r2
 800f220:	f7fe fef7 	bl	800e012 <USBD_LL_SetupStage>
}
 800f224:	bf00      	nop
 800f226:	3708      	adds	r7, #8
 800f228:	46bd      	mov	sp, r7
 800f22a:	bd80      	pop	{r7, pc}

0800f22c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f22c:	b580      	push	{r7, lr}
 800f22e:	b082      	sub	sp, #8
 800f230:	af00      	add	r7, sp, #0
 800f232:	6078      	str	r0, [r7, #4]
 800f234:	460b      	mov	r3, r1
 800f236:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef *)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800f23e:	78fa      	ldrb	r2, [r7, #3]
 800f240:	6879      	ldr	r1, [r7, #4]
 800f242:	4613      	mov	r3, r2
 800f244:	00db      	lsls	r3, r3, #3
 800f246:	4413      	add	r3, r2
 800f248:	009b      	lsls	r3, r3, #2
 800f24a:	440b      	add	r3, r1
 800f24c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800f250:	681a      	ldr	r2, [r3, #0]
 800f252:	78fb      	ldrb	r3, [r7, #3]
 800f254:	4619      	mov	r1, r3
 800f256:	f7fe ff31 	bl	800e0bc <USBD_LL_DataOutStage>
}
 800f25a:	bf00      	nop
 800f25c:	3708      	adds	r7, #8
 800f25e:	46bd      	mov	sp, r7
 800f260:	bd80      	pop	{r7, pc}

0800f262 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f262:	b580      	push	{r7, lr}
 800f264:	b082      	sub	sp, #8
 800f266:	af00      	add	r7, sp, #0
 800f268:	6078      	str	r0, [r7, #4]
 800f26a:	460b      	mov	r3, r1
 800f26c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef *)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800f274:	78fa      	ldrb	r2, [r7, #3]
 800f276:	6879      	ldr	r1, [r7, #4]
 800f278:	4613      	mov	r3, r2
 800f27a:	00db      	lsls	r3, r3, #3
 800f27c:	4413      	add	r3, r2
 800f27e:	009b      	lsls	r3, r3, #2
 800f280:	440b      	add	r3, r1
 800f282:	3320      	adds	r3, #32
 800f284:	681a      	ldr	r2, [r3, #0]
 800f286:	78fb      	ldrb	r3, [r7, #3]
 800f288:	4619      	mov	r1, r3
 800f28a:	f7fe ff7a 	bl	800e182 <USBD_LL_DataInStage>
}
 800f28e:	bf00      	nop
 800f290:	3708      	adds	r7, #8
 800f292:	46bd      	mov	sp, r7
 800f294:	bd80      	pop	{r7, pc}

0800f296 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f296:	b580      	push	{r7, lr}
 800f298:	b082      	sub	sp, #8
 800f29a:	af00      	add	r7, sp, #0
 800f29c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef *)hpcd->pData);
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f2a4:	4618      	mov	r0, r3
 800f2a6:	f7ff f889 	bl	800e3bc <USBD_LL_SOF>
}
 800f2aa:	bf00      	nop
 800f2ac:	3708      	adds	r7, #8
 800f2ae:	46bd      	mov	sp, r7
 800f2b0:	bd80      	pop	{r7, pc}

0800f2b2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f2b2:	b580      	push	{r7, lr}
 800f2b4:	b084      	sub	sp, #16
 800f2b6:	af00      	add	r7, sp, #0
 800f2b8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800f2ba:	2301      	movs	r3, #1
 800f2bc:	73fb      	strb	r3, [r7, #15]

  if (hpcd->Init.speed == PCD_SPEED_FULL)
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	79db      	ldrb	r3, [r3, #7]
 800f2c2:	2b02      	cmp	r3, #2
 800f2c4:	d102      	bne.n	800f2cc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_FULL; 
 800f2c6:	2301      	movs	r3, #1
 800f2c8:	73fb      	strb	r3, [r7, #15]
 800f2ca:	e008      	b.n	800f2de <HAL_PCD_ResetCallback+0x2c>
  }
  #if(!STM32F1_DEVICE)
  else if (hpcd->Init.speed == PCD_SPEED_HIGH)
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	79db      	ldrb	r3, [r3, #7]
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d102      	bne.n	800f2da <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_HIGH;
 800f2d4:	2300      	movs	r3, #0
 800f2d6:	73fb      	strb	r3, [r7, #15]
 800f2d8:	e001      	b.n	800f2de <HAL_PCD_ResetCallback+0x2c>
  }
  #endif
  else
  {
    Error_Handler();
 800f2da:	f7f4 f9a1 	bl	8003620 <Error_Handler>
  }
  /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef *)hpcd->pData, speed);
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f2e4:	7bfa      	ldrb	r2, [r7, #15]
 800f2e6:	4611      	mov	r1, r2
 800f2e8:	4618      	mov	r0, r3
 800f2ea:	f7ff f829 	bl	800e340 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef *)hpcd->pData);
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f2f4:	4618      	mov	r0, r3
 800f2f6:	f7fe ffda 	bl	800e2ae <USBD_LL_Reset>
}
 800f2fa:	bf00      	nop
 800f2fc:	3710      	adds	r7, #16
 800f2fe:	46bd      	mov	sp, r7
 800f300:	bd80      	pop	{r7, pc}
	...

0800f304 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f304:	b580      	push	{r7, lr}
 800f306:	b082      	sub	sp, #8
 800f308:	af00      	add	r7, sp, #0
 800f30a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef *)hpcd->pData);
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f312:	4618      	mov	r0, r3
 800f314:	f7ff f824 	bl	800e360 <USBD_LL_Suspend>
#if (!STM32F1_DEVICE)
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	687a      	ldr	r2, [r7, #4]
 800f324:	6812      	ldr	r2, [r2, #0]
 800f326:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800f32a:	f043 0301 	orr.w	r3, r3, #1
 800f32e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	7adb      	ldrb	r3, [r3, #11]
 800f334:	2b00      	cmp	r3, #0
 800f336:	d005      	beq.n	800f344 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f338:	4b04      	ldr	r3, [pc, #16]	@ (800f34c <HAL_PCD_SuspendCallback+0x48>)
 800f33a:	691b      	ldr	r3, [r3, #16]
 800f33c:	4a03      	ldr	r2, [pc, #12]	@ (800f34c <HAL_PCD_SuspendCallback+0x48>)
 800f33e:	f043 0306 	orr.w	r3, r3, #6
 800f342:	6113      	str	r3, [r2, #16]
  }
#endif
  /* USER CODE END 2 */
}
 800f344:	bf00      	nop
 800f346:	3708      	adds	r7, #8
 800f348:	46bd      	mov	sp, r7
 800f34a:	bd80      	pop	{r7, pc}
 800f34c:	e000ed00 	.word	0xe000ed00

0800f350 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f350:	b580      	push	{r7, lr}
 800f352:	b082      	sub	sp, #8
 800f354:	af00      	add	r7, sp, #0
 800f356:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef *)hpcd->pData);
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f35e:	4618      	mov	r0, r3
 800f360:	f7ff f814 	bl	800e38c <USBD_LL_Resume>
}
 800f364:	bf00      	nop
 800f366:	3708      	adds	r7, #8
 800f368:	46bd      	mov	sp, r7
 800f36a:	bd80      	pop	{r7, pc}

0800f36c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f36c:	b580      	push	{r7, lr}
 800f36e:	b082      	sub	sp, #8
 800f370:	af00      	add	r7, sp, #0
 800f372:	6078      	str	r0, [r7, #4]
 800f374:	460b      	mov	r3, r1
 800f376:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef *)hpcd->pData, epnum);
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f37e:	78fa      	ldrb	r2, [r7, #3]
 800f380:	4611      	mov	r1, r2
 800f382:	4618      	mov	r0, r3
 800f384:	f7ff f862 	bl	800e44c <USBD_LL_IsoOUTIncomplete>
}
 800f388:	bf00      	nop
 800f38a:	3708      	adds	r7, #8
 800f38c:	46bd      	mov	sp, r7
 800f38e:	bd80      	pop	{r7, pc}

0800f390 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f390:	b580      	push	{r7, lr}
 800f392:	b082      	sub	sp, #8
 800f394:	af00      	add	r7, sp, #0
 800f396:	6078      	str	r0, [r7, #4]
 800f398:	460b      	mov	r3, r1
 800f39a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef *)hpcd->pData, epnum);
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f3a2:	78fa      	ldrb	r2, [r7, #3]
 800f3a4:	4611      	mov	r1, r2
 800f3a6:	4618      	mov	r0, r3
 800f3a8:	f7ff f82a 	bl	800e400 <USBD_LL_IsoINIncomplete>
}
 800f3ac:	bf00      	nop
 800f3ae:	3708      	adds	r7, #8
 800f3b0:	46bd      	mov	sp, r7
 800f3b2:	bd80      	pop	{r7, pc}

0800f3b4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f3b4:	b580      	push	{r7, lr}
 800f3b6:	b082      	sub	sp, #8
 800f3b8:	af00      	add	r7, sp, #0
 800f3ba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef *)hpcd->pData);
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f3c2:	4618      	mov	r0, r3
 800f3c4:	f7ff f868 	bl	800e498 <USBD_LL_DevConnected>
}
 800f3c8:	bf00      	nop
 800f3ca:	3708      	adds	r7, #8
 800f3cc:	46bd      	mov	sp, r7
 800f3ce:	bd80      	pop	{r7, pc}

0800f3d0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f3d0:	b580      	push	{r7, lr}
 800f3d2:	b082      	sub	sp, #8
 800f3d4:	af00      	add	r7, sp, #0
 800f3d6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef *)hpcd->pData);
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f3de:	4618      	mov	r0, r3
 800f3e0:	f7ff f865 	bl	800e4ae <USBD_LL_DevDisconnected>
}
 800f3e4:	bf00      	nop
 800f3e6:	3708      	adds	r7, #8
 800f3e8:	46bd      	mov	sp, r7
 800f3ea:	bd80      	pop	{r7, pc}

0800f3ec <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800f3ec:	b580      	push	{r7, lr}
 800f3ee:	b084      	sub	sp, #16
 800f3f0:	af00      	add	r7, sp, #0
 800f3f2:	6078      	str	r0, [r7, #4]
#else
  /**FULL SPEED USB */
#if (STM32F1_DEVICE) /** for STM32F1 or similar */
  hpcd_USB_OTG_PTR = &hpcd_USB_FS;  /** hpcd_USB_FS or hpcd_USB_OTG_FS*/
#else
  hpcd_USB_OTG_PTR = &hpcd_USB_OTG_FS;  /** hpcd_USB_FS or hpcd_USB_OTG_FS*/
 800f3f4:	4b27      	ldr	r3, [pc, #156]	@ (800f494 <USBD_LL_Init+0xa8>)
 800f3f6:	4a28      	ldr	r2, [pc, #160]	@ (800f498 <USBD_LL_Init+0xac>)
 800f3f8:	601a      	str	r2, [r3, #0]
#endif

  if (pdev->id == DEVICE_FS)
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	781b      	ldrb	r3, [r3, #0]
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	d143      	bne.n	800f48a <USBD_LL_Init+0x9e>
  {
    /* Link the driver to the stack. */
    hpcd_USB_OTG_PTR->pData = pdev;
 800f402:	4b24      	ldr	r3, [pc, #144]	@ (800f494 <USBD_LL_Init+0xa8>)
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	687a      	ldr	r2, [r7, #4]
 800f408:	f8c3 24e0 	str.w	r2, [r3, #1248]	@ 0x4e0
    pdev->pData = hpcd_USB_OTG_PTR;
 800f40c:	4b21      	ldr	r3, [pc, #132]	@ (800f494 <USBD_LL_Init+0xa8>)
 800f40e:	681a      	ldr	r2, [r3, #0]
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	f8c3 2310 	str.w	r2, [r3, #784]	@ 0x310
      pma_track += 8;
    }
#endif
#else /** if HAL_PCDEx_SetRxFiFo() is used by HAL driver */

    HAL_PCDEx_SetRxFiFoInBytes(hpcd_USB_OTG_PTR, 512); // ALL OUT EP Buffer
 800f416:	4b1f      	ldr	r3, [pc, #124]	@ (800f494 <USBD_LL_Init+0xa8>)
 800f418:	681b      	ldr	r3, [r3, #0]
 800f41a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800f41e:	4618      	mov	r0, r3
 800f420:	f7ff fee0 	bl	800f1e4 <HAL_PCDEx_SetRxFiFoInBytes>

    HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, 0, 64); // EP0 IN
 800f424:	4b1b      	ldr	r3, [pc, #108]	@ (800f494 <USBD_LL_Init+0xa8>)
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	2240      	movs	r2, #64	@ 0x40
 800f42a:	2100      	movs	r1, #0
 800f42c:	4618      	mov	r0, r3
 800f42e:	f7ff fec4 	bl	800f1ba <HAL_PCDEx_SetTxFiFoInBytes>
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
    HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, (HID_KEYBOARD_IN_EP & 0x7F), 64);
#endif
#if (USBD_USE_HID_CUSTOM == 1)
    HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, (CUSTOM_HID_IN_EP & 0x7F), 64);
 800f432:	4b18      	ldr	r3, [pc, #96]	@ (800f494 <USBD_LL_Init+0xa8>)
 800f434:	6818      	ldr	r0, [r3, #0]
 800f436:	4b19      	ldr	r3, [pc, #100]	@ (800f49c <USBD_LL_Init+0xb0>)
 800f438:	781b      	ldrb	r3, [r3, #0]
 800f43a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f43e:	b2db      	uxtb	r3, r3
 800f440:	2240      	movs	r2, #64	@ 0x40
 800f442:	4619      	mov	r1, r3
 800f444:	f7ff feb9 	bl	800f1ba <HAL_PCDEx_SetTxFiFoInBytes>
#endif
#if (USBD_USE_PRNTR == 1)
    HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, (PRNT_IN_EP & 0x7F), 128);
#endif
#if (USBD_USE_CDC_ACM == 1)
    for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800f448:	2300      	movs	r3, #0
 800f44a:	73fb      	strb	r3, [r7, #15]
 800f44c:	e01a      	b.n	800f484 <USBD_LL_Init+0x98>
    {
      HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, (CDC_IN_EP[i] & 0x7F), 128);
 800f44e:	4b11      	ldr	r3, [pc, #68]	@ (800f494 <USBD_LL_Init+0xa8>)
 800f450:	6818      	ldr	r0, [r3, #0]
 800f452:	7bfb      	ldrb	r3, [r7, #15]
 800f454:	4a12      	ldr	r2, [pc, #72]	@ (800f4a0 <USBD_LL_Init+0xb4>)
 800f456:	5cd3      	ldrb	r3, [r2, r3]
 800f458:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f45c:	b2db      	uxtb	r3, r3
 800f45e:	2280      	movs	r2, #128	@ 0x80
 800f460:	4619      	mov	r1, r3
 800f462:	f7ff feaa 	bl	800f1ba <HAL_PCDEx_SetTxFiFoInBytes>
      HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, (CDC_CMD_EP[i] & 0x7F), 64);
 800f466:	4b0b      	ldr	r3, [pc, #44]	@ (800f494 <USBD_LL_Init+0xa8>)
 800f468:	6818      	ldr	r0, [r3, #0]
 800f46a:	7bfb      	ldrb	r3, [r7, #15]
 800f46c:	4a0d      	ldr	r2, [pc, #52]	@ (800f4a4 <USBD_LL_Init+0xb8>)
 800f46e:	5cd3      	ldrb	r3, [r2, r3]
 800f470:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f474:	b2db      	uxtb	r3, r3
 800f476:	2240      	movs	r2, #64	@ 0x40
 800f478:	4619      	mov	r1, r3
 800f47a:	f7ff fe9e 	bl	800f1ba <HAL_PCDEx_SetTxFiFoInBytes>
    for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800f47e:	7bfb      	ldrb	r3, [r7, #15]
 800f480:	3301      	adds	r3, #1
 800f482:	73fb      	strb	r3, [r7, #15]
 800f484:	7bfb      	ldrb	r3, [r7, #15]
 800f486:	2b00      	cmp	r3, #0
 800f488:	d0e1      	beq.n	800f44e <USBD_LL_Init+0x62>
  HAL_PCD_RegisterDataOutStageCallback(hpcd_USB_OTG_PTR, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(hpcd_USB_OTG_PTR, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(hpcd_USB_OTG_PTR, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(hpcd_USB_OTG_PTR, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  return USBD_OK;
 800f48a:	2300      	movs	r3, #0
}
 800f48c:	4618      	mov	r0, r3
 800f48e:	3710      	adds	r7, #16
 800f490:	46bd      	mov	sp, r7
 800f492:	bd80      	pop	{r7, pc}
 800f494:	20001a04 	.word	0x20001a04
 800f498:	20000c0c 	.word	0x20000c0c
 800f49c:	200001de 	.word	0x200001de
 800f4a0:	20001698 	.word	0x20001698
 800f4a4:	200016a0 	.word	0x200016a0

0800f4a8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800f4a8:	b580      	push	{r7, lr}
 800f4aa:	b084      	sub	sp, #16
 800f4ac:	af00      	add	r7, sp, #0
 800f4ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f4b0:	2300      	movs	r3, #0
 800f4b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f4b4:	2300      	movs	r3, #0
 800f4b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800f4be:	4618      	mov	r0, r3
 800f4c0:	f7f7 f88f 	bl	80065e2 <HAL_PCD_Start>
 800f4c4:	4603      	mov	r3, r0
 800f4c6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800f4c8:	7bfb      	ldrb	r3, [r7, #15]
 800f4ca:	4618      	mov	r0, r3
 800f4cc:	f000 f92a 	bl	800f724 <USBD_Get_USB_Status>
 800f4d0:	4603      	mov	r3, r0
 800f4d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f4d4:	7bbb      	ldrb	r3, [r7, #14]
}
 800f4d6:	4618      	mov	r0, r3
 800f4d8:	3710      	adds	r7, #16
 800f4da:	46bd      	mov	sp, r7
 800f4dc:	bd80      	pop	{r7, pc}

0800f4de <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800f4de:	b580      	push	{r7, lr}
 800f4e0:	b084      	sub	sp, #16
 800f4e2:	af00      	add	r7, sp, #0
 800f4e4:	6078      	str	r0, [r7, #4]
 800f4e6:	4608      	mov	r0, r1
 800f4e8:	4611      	mov	r1, r2
 800f4ea:	461a      	mov	r2, r3
 800f4ec:	4603      	mov	r3, r0
 800f4ee:	70fb      	strb	r3, [r7, #3]
 800f4f0:	460b      	mov	r3, r1
 800f4f2:	70bb      	strb	r3, [r7, #2]
 800f4f4:	4613      	mov	r3, r2
 800f4f6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f4f8:	2300      	movs	r3, #0
 800f4fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f4fc:	2300      	movs	r3, #0
 800f4fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	f8d3 0310 	ldr.w	r0, [r3, #784]	@ 0x310
 800f506:	78bb      	ldrb	r3, [r7, #2]
 800f508:	883a      	ldrh	r2, [r7, #0]
 800f50a:	78f9      	ldrb	r1, [r7, #3]
 800f50c:	f7f7 fd90 	bl	8007030 <HAL_PCD_EP_Open>
 800f510:	4603      	mov	r3, r0
 800f512:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800f514:	7bfb      	ldrb	r3, [r7, #15]
 800f516:	4618      	mov	r0, r3
 800f518:	f000 f904 	bl	800f724 <USBD_Get_USB_Status>
 800f51c:	4603      	mov	r3, r0
 800f51e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f520:	7bbb      	ldrb	r3, [r7, #14]
}
 800f522:	4618      	mov	r0, r3
 800f524:	3710      	adds	r7, #16
 800f526:	46bd      	mov	sp, r7
 800f528:	bd80      	pop	{r7, pc}

0800f52a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f52a:	b580      	push	{r7, lr}
 800f52c:	b084      	sub	sp, #16
 800f52e:	af00      	add	r7, sp, #0
 800f530:	6078      	str	r0, [r7, #4]
 800f532:	460b      	mov	r3, r1
 800f534:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f536:	2300      	movs	r3, #0
 800f538:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f53a:	2300      	movs	r3, #0
 800f53c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800f544:	78fa      	ldrb	r2, [r7, #3]
 800f546:	4611      	mov	r1, r2
 800f548:	4618      	mov	r0, r3
 800f54a:	f7f7 fddb 	bl	8007104 <HAL_PCD_EP_Close>
 800f54e:	4603      	mov	r3, r0
 800f550:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800f552:	7bfb      	ldrb	r3, [r7, #15]
 800f554:	4618      	mov	r0, r3
 800f556:	f000 f8e5 	bl	800f724 <USBD_Get_USB_Status>
 800f55a:	4603      	mov	r3, r0
 800f55c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f55e:	7bbb      	ldrb	r3, [r7, #14]
}
 800f560:	4618      	mov	r0, r3
 800f562:	3710      	adds	r7, #16
 800f564:	46bd      	mov	sp, r7
 800f566:	bd80      	pop	{r7, pc}

0800f568 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f568:	b580      	push	{r7, lr}
 800f56a:	b084      	sub	sp, #16
 800f56c:	af00      	add	r7, sp, #0
 800f56e:	6078      	str	r0, [r7, #4]
 800f570:	460b      	mov	r3, r1
 800f572:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f574:	2300      	movs	r3, #0
 800f576:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f578:	2300      	movs	r3, #0
 800f57a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800f582:	78fa      	ldrb	r2, [r7, #3]
 800f584:	4611      	mov	r1, r2
 800f586:	4618      	mov	r0, r3
 800f588:	f7f7 fe93 	bl	80072b2 <HAL_PCD_EP_SetStall>
 800f58c:	4603      	mov	r3, r0
 800f58e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800f590:	7bfb      	ldrb	r3, [r7, #15]
 800f592:	4618      	mov	r0, r3
 800f594:	f000 f8c6 	bl	800f724 <USBD_Get_USB_Status>
 800f598:	4603      	mov	r3, r0
 800f59a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f59c:	7bbb      	ldrb	r3, [r7, #14]
}
 800f59e:	4618      	mov	r0, r3
 800f5a0:	3710      	adds	r7, #16
 800f5a2:	46bd      	mov	sp, r7
 800f5a4:	bd80      	pop	{r7, pc}

0800f5a6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f5a6:	b580      	push	{r7, lr}
 800f5a8:	b084      	sub	sp, #16
 800f5aa:	af00      	add	r7, sp, #0
 800f5ac:	6078      	str	r0, [r7, #4]
 800f5ae:	460b      	mov	r3, r1
 800f5b0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f5b2:	2300      	movs	r3, #0
 800f5b4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f5b6:	2300      	movs	r3, #0
 800f5b8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800f5c0:	78fa      	ldrb	r2, [r7, #3]
 800f5c2:	4611      	mov	r1, r2
 800f5c4:	4618      	mov	r0, r3
 800f5c6:	f7f7 fed7 	bl	8007378 <HAL_PCD_EP_ClrStall>
 800f5ca:	4603      	mov	r3, r0
 800f5cc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800f5ce:	7bfb      	ldrb	r3, [r7, #15]
 800f5d0:	4618      	mov	r0, r3
 800f5d2:	f000 f8a7 	bl	800f724 <USBD_Get_USB_Status>
 800f5d6:	4603      	mov	r3, r0
 800f5d8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f5da:	7bbb      	ldrb	r3, [r7, #14]
}
 800f5dc:	4618      	mov	r0, r3
 800f5de:	3710      	adds	r7, #16
 800f5e0:	46bd      	mov	sp, r7
 800f5e2:	bd80      	pop	{r7, pc}

0800f5e4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f5e4:	b480      	push	{r7}
 800f5e6:	b085      	sub	sp, #20
 800f5e8:	af00      	add	r7, sp, #0
 800f5ea:	6078      	str	r0, [r7, #4]
 800f5ec:	460b      	mov	r3, r1
 800f5ee:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800f5f6:	60fb      	str	r3, [r7, #12]

  if ((ep_addr & 0x80) == 0x80)
 800f5f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	da0b      	bge.n	800f618 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800f600:	78fb      	ldrb	r3, [r7, #3]
 800f602:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f606:	68f9      	ldr	r1, [r7, #12]
 800f608:	4613      	mov	r3, r2
 800f60a:	00db      	lsls	r3, r3, #3
 800f60c:	4413      	add	r3, r2
 800f60e:	009b      	lsls	r3, r3, #2
 800f610:	440b      	add	r3, r1
 800f612:	3316      	adds	r3, #22
 800f614:	781b      	ldrb	r3, [r3, #0]
 800f616:	e00b      	b.n	800f630 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800f618:	78fb      	ldrb	r3, [r7, #3]
 800f61a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f61e:	68f9      	ldr	r1, [r7, #12]
 800f620:	4613      	mov	r3, r2
 800f622:	00db      	lsls	r3, r3, #3
 800f624:	4413      	add	r3, r2
 800f626:	009b      	lsls	r3, r3, #2
 800f628:	440b      	add	r3, r1
 800f62a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800f62e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800f630:	4618      	mov	r0, r3
 800f632:	3714      	adds	r7, #20
 800f634:	46bd      	mov	sp, r7
 800f636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f63a:	4770      	bx	lr

0800f63c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800f63c:	b580      	push	{r7, lr}
 800f63e:	b084      	sub	sp, #16
 800f640:	af00      	add	r7, sp, #0
 800f642:	6078      	str	r0, [r7, #4]
 800f644:	460b      	mov	r3, r1
 800f646:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f648:	2300      	movs	r3, #0
 800f64a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f64c:	2300      	movs	r3, #0
 800f64e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800f656:	78fa      	ldrb	r2, [r7, #3]
 800f658:	4611      	mov	r1, r2
 800f65a:	4618      	mov	r0, r3
 800f65c:	f7f7 fcc4 	bl	8006fe8 <HAL_PCD_SetAddress>
 800f660:	4603      	mov	r3, r0
 800f662:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800f664:	7bfb      	ldrb	r3, [r7, #15]
 800f666:	4618      	mov	r0, r3
 800f668:	f000 f85c 	bl	800f724 <USBD_Get_USB_Status>
 800f66c:	4603      	mov	r3, r0
 800f66e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f670:	7bbb      	ldrb	r3, [r7, #14]
}
 800f672:	4618      	mov	r0, r3
 800f674:	3710      	adds	r7, #16
 800f676:	46bd      	mov	sp, r7
 800f678:	bd80      	pop	{r7, pc}

0800f67a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f67a:	b580      	push	{r7, lr}
 800f67c:	b086      	sub	sp, #24
 800f67e:	af00      	add	r7, sp, #0
 800f680:	60f8      	str	r0, [r7, #12]
 800f682:	607a      	str	r2, [r7, #4]
 800f684:	603b      	str	r3, [r7, #0]
 800f686:	460b      	mov	r3, r1
 800f688:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f68a:	2300      	movs	r3, #0
 800f68c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f68e:	2300      	movs	r3, #0
 800f690:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	f8d3 0310 	ldr.w	r0, [r3, #784]	@ 0x310
 800f698:	7af9      	ldrb	r1, [r7, #11]
 800f69a:	683b      	ldr	r3, [r7, #0]
 800f69c:	687a      	ldr	r2, [r7, #4]
 800f69e:	f7f7 fdce 	bl	800723e <HAL_PCD_EP_Transmit>
 800f6a2:	4603      	mov	r3, r0
 800f6a4:	75fb      	strb	r3, [r7, #23]

  usb_status = USBD_Get_USB_Status(hal_status);
 800f6a6:	7dfb      	ldrb	r3, [r7, #23]
 800f6a8:	4618      	mov	r0, r3
 800f6aa:	f000 f83b 	bl	800f724 <USBD_Get_USB_Status>
 800f6ae:	4603      	mov	r3, r0
 800f6b0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f6b2:	7dbb      	ldrb	r3, [r7, #22]
}
 800f6b4:	4618      	mov	r0, r3
 800f6b6:	3718      	adds	r7, #24
 800f6b8:	46bd      	mov	sp, r7
 800f6ba:	bd80      	pop	{r7, pc}

0800f6bc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f6bc:	b580      	push	{r7, lr}
 800f6be:	b086      	sub	sp, #24
 800f6c0:	af00      	add	r7, sp, #0
 800f6c2:	60f8      	str	r0, [r7, #12]
 800f6c4:	607a      	str	r2, [r7, #4]
 800f6c6:	603b      	str	r3, [r7, #0]
 800f6c8:	460b      	mov	r3, r1
 800f6ca:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f6cc:	2300      	movs	r3, #0
 800f6ce:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f6d0:	2300      	movs	r3, #0
 800f6d2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800f6d4:	68fb      	ldr	r3, [r7, #12]
 800f6d6:	f8d3 0310 	ldr.w	r0, [r3, #784]	@ 0x310
 800f6da:	7af9      	ldrb	r1, [r7, #11]
 800f6dc:	683b      	ldr	r3, [r7, #0]
 800f6de:	687a      	ldr	r2, [r7, #4]
 800f6e0:	f7f7 fd5a 	bl	8007198 <HAL_PCD_EP_Receive>
 800f6e4:	4603      	mov	r3, r0
 800f6e6:	75fb      	strb	r3, [r7, #23]

  usb_status = USBD_Get_USB_Status(hal_status);
 800f6e8:	7dfb      	ldrb	r3, [r7, #23]
 800f6ea:	4618      	mov	r0, r3
 800f6ec:	f000 f81a 	bl	800f724 <USBD_Get_USB_Status>
 800f6f0:	4603      	mov	r3, r0
 800f6f2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f6f4:	7dbb      	ldrb	r3, [r7, #22]
}
 800f6f6:	4618      	mov	r0, r3
 800f6f8:	3718      	adds	r7, #24
 800f6fa:	46bd      	mov	sp, r7
 800f6fc:	bd80      	pop	{r7, pc}

0800f6fe <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f6fe:	b580      	push	{r7, lr}
 800f700:	b082      	sub	sp, #8
 800f702:	af00      	add	r7, sp, #0
 800f704:	6078      	str	r0, [r7, #4]
 800f706:	460b      	mov	r3, r1
 800f708:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef *)pdev->pData, ep_addr);
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800f710:	78fa      	ldrb	r2, [r7, #3]
 800f712:	4611      	mov	r1, r2
 800f714:	4618      	mov	r0, r3
 800f716:	f7f7 fd7a 	bl	800720e <HAL_PCD_EP_GetRxCount>
 800f71a:	4603      	mov	r3, r0
}
 800f71c:	4618      	mov	r0, r3
 800f71e:	3708      	adds	r7, #8
 800f720:	46bd      	mov	sp, r7
 800f722:	bd80      	pop	{r7, pc}

0800f724 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f724:	b480      	push	{r7}
 800f726:	b085      	sub	sp, #20
 800f728:	af00      	add	r7, sp, #0
 800f72a:	4603      	mov	r3, r0
 800f72c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f72e:	2300      	movs	r3, #0
 800f730:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f732:	79fb      	ldrb	r3, [r7, #7]
 800f734:	2b03      	cmp	r3, #3
 800f736:	d817      	bhi.n	800f768 <USBD_Get_USB_Status+0x44>
 800f738:	a201      	add	r2, pc, #4	@ (adr r2, 800f740 <USBD_Get_USB_Status+0x1c>)
 800f73a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f73e:	bf00      	nop
 800f740:	0800f751 	.word	0x0800f751
 800f744:	0800f757 	.word	0x0800f757
 800f748:	0800f75d 	.word	0x0800f75d
 800f74c:	0800f763 	.word	0x0800f763
  {
  case HAL_OK:
    usb_status = USBD_OK;
 800f750:	2300      	movs	r3, #0
 800f752:	73fb      	strb	r3, [r7, #15]
    break;
 800f754:	e00b      	b.n	800f76e <USBD_Get_USB_Status+0x4a>
  case HAL_ERROR:
    usb_status = USBD_FAIL;
 800f756:	2303      	movs	r3, #3
 800f758:	73fb      	strb	r3, [r7, #15]
    break;
 800f75a:	e008      	b.n	800f76e <USBD_Get_USB_Status+0x4a>
  case HAL_BUSY:
    usb_status = USBD_BUSY;
 800f75c:	2301      	movs	r3, #1
 800f75e:	73fb      	strb	r3, [r7, #15]
    break;
 800f760:	e005      	b.n	800f76e <USBD_Get_USB_Status+0x4a>
  case HAL_TIMEOUT:
    usb_status = USBD_FAIL;
 800f762:	2303      	movs	r3, #3
 800f764:	73fb      	strb	r3, [r7, #15]
    break;
 800f766:	e002      	b.n	800f76e <USBD_Get_USB_Status+0x4a>
  default:
    usb_status = USBD_FAIL;
 800f768:	2303      	movs	r3, #3
 800f76a:	73fb      	strb	r3, [r7, #15]
    break;
 800f76c:	bf00      	nop
  }
  return usb_status;
 800f76e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f770:	4618      	mov	r0, r3
 800f772:	3714      	adds	r7, #20
 800f774:	46bd      	mov	sp, r7
 800f776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f77a:	4770      	bx	lr

0800f77c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800f77c:	b480      	push	{r7}
 800f77e:	b085      	sub	sp, #20
 800f780:	af00      	add	r7, sp, #0
 800f782:	4603      	mov	r3, r0
 800f784:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800f786:	2300      	movs	r3, #0
 800f788:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800f78a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f78e:	2b84      	cmp	r3, #132	@ 0x84
 800f790:	d005      	beq.n	800f79e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800f792:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800f796:	68fb      	ldr	r3, [r7, #12]
 800f798:	4413      	add	r3, r2
 800f79a:	3303      	adds	r3, #3
 800f79c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800f79e:	68fb      	ldr	r3, [r7, #12]
}
 800f7a0:	4618      	mov	r0, r3
 800f7a2:	3714      	adds	r7, #20
 800f7a4:	46bd      	mov	sp, r7
 800f7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7aa:	4770      	bx	lr

0800f7ac <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800f7ac:	b480      	push	{r7}
 800f7ae:	b083      	sub	sp, #12
 800f7b0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f7b2:	f3ef 8305 	mrs	r3, IPSR
 800f7b6:	607b      	str	r3, [r7, #4]
  return(result);
 800f7b8:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	bf14      	ite	ne
 800f7be:	2301      	movne	r3, #1
 800f7c0:	2300      	moveq	r3, #0
 800f7c2:	b2db      	uxtb	r3, r3
}
 800f7c4:	4618      	mov	r0, r3
 800f7c6:	370c      	adds	r7, #12
 800f7c8:	46bd      	mov	sp, r7
 800f7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7ce:	4770      	bx	lr

0800f7d0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800f7d0:	b580      	push	{r7, lr}
 800f7d2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800f7d4:	f001 f942 	bl	8010a5c <vTaskStartScheduler>
  
  return osOK;
 800f7d8:	2300      	movs	r3, #0
}
 800f7da:	4618      	mov	r0, r3
 800f7dc:	bd80      	pop	{r7, pc}

0800f7de <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800f7de:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f7e0:	b089      	sub	sp, #36	@ 0x24
 800f7e2:	af04      	add	r7, sp, #16
 800f7e4:	6078      	str	r0, [r7, #4]
 800f7e6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	695b      	ldr	r3, [r3, #20]
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d020      	beq.n	800f832 <osThreadCreate+0x54>
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	699b      	ldr	r3, [r3, #24]
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d01c      	beq.n	800f832 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	685c      	ldr	r4, [r3, #4]
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	691e      	ldr	r6, [r3, #16]
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f80a:	4618      	mov	r0, r3
 800f80c:	f7ff ffb6 	bl	800f77c <makeFreeRtosPriority>
 800f810:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	695b      	ldr	r3, [r3, #20]
 800f816:	687a      	ldr	r2, [r7, #4]
 800f818:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f81a:	9202      	str	r2, [sp, #8]
 800f81c:	9301      	str	r3, [sp, #4]
 800f81e:	9100      	str	r1, [sp, #0]
 800f820:	683b      	ldr	r3, [r7, #0]
 800f822:	4632      	mov	r2, r6
 800f824:	4629      	mov	r1, r5
 800f826:	4620      	mov	r0, r4
 800f828:	f000 ff32 	bl	8010690 <xTaskCreateStatic>
 800f82c:	4603      	mov	r3, r0
 800f82e:	60fb      	str	r3, [r7, #12]
 800f830:	e01c      	b.n	800f86c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	685c      	ldr	r4, [r3, #4]
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f83e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f846:	4618      	mov	r0, r3
 800f848:	f7ff ff98 	bl	800f77c <makeFreeRtosPriority>
 800f84c:	4602      	mov	r2, r0
 800f84e:	f107 030c 	add.w	r3, r7, #12
 800f852:	9301      	str	r3, [sp, #4]
 800f854:	9200      	str	r2, [sp, #0]
 800f856:	683b      	ldr	r3, [r7, #0]
 800f858:	4632      	mov	r2, r6
 800f85a:	4629      	mov	r1, r5
 800f85c:	4620      	mov	r0, r4
 800f85e:	f000 ff77 	bl	8010750 <xTaskCreate>
 800f862:	4603      	mov	r3, r0
 800f864:	2b01      	cmp	r3, #1
 800f866:	d001      	beq.n	800f86c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800f868:	2300      	movs	r3, #0
 800f86a:	e000      	b.n	800f86e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800f86c:	68fb      	ldr	r3, [r7, #12]
}
 800f86e:	4618      	mov	r0, r3
 800f870:	3714      	adds	r7, #20
 800f872:	46bd      	mov	sp, r7
 800f874:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f876 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800f876:	b580      	push	{r7, lr}
 800f878:	b084      	sub	sp, #16
 800f87a:	af00      	add	r7, sp, #0
 800f87c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800f882:	68fb      	ldr	r3, [r7, #12]
 800f884:	2b00      	cmp	r3, #0
 800f886:	d001      	beq.n	800f88c <osDelay+0x16>
 800f888:	68fb      	ldr	r3, [r7, #12]
 800f88a:	e000      	b.n	800f88e <osDelay+0x18>
 800f88c:	2301      	movs	r3, #1
 800f88e:	4618      	mov	r0, r3
 800f890:	f001 f8ae 	bl	80109f0 <vTaskDelay>
  
  return osOK;
 800f894:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800f896:	4618      	mov	r0, r3
 800f898:	3710      	adds	r7, #16
 800f89a:	46bd      	mov	sp, r7
 800f89c:	bd80      	pop	{r7, pc}

0800f89e <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800f89e:	b580      	push	{r7, lr}
 800f8a0:	b086      	sub	sp, #24
 800f8a2:	af02      	add	r7, sp, #8
 800f8a4:	6078      	str	r0, [r7, #4]
 800f8a6:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	685b      	ldr	r3, [r3, #4]
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	d00f      	beq.n	800f8d0 <osSemaphoreCreate+0x32>
    if (count == 1) {
 800f8b0:	683b      	ldr	r3, [r7, #0]
 800f8b2:	2b01      	cmp	r3, #1
 800f8b4:	d10a      	bne.n	800f8cc <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	685b      	ldr	r3, [r3, #4]
 800f8ba:	2203      	movs	r2, #3
 800f8bc:	9200      	str	r2, [sp, #0]
 800f8be:	2200      	movs	r2, #0
 800f8c0:	2100      	movs	r1, #0
 800f8c2:	2001      	movs	r0, #1
 800f8c4:	f000 f9c0 	bl	800fc48 <xQueueGenericCreateStatic>
 800f8c8:	4603      	mov	r3, r0
 800f8ca:	e016      	b.n	800f8fa <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800f8cc:	2300      	movs	r3, #0
 800f8ce:	e014      	b.n	800f8fa <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800f8d0:	683b      	ldr	r3, [r7, #0]
 800f8d2:	2b01      	cmp	r3, #1
 800f8d4:	d110      	bne.n	800f8f8 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800f8d6:	2203      	movs	r2, #3
 800f8d8:	2100      	movs	r1, #0
 800f8da:	2001      	movs	r0, #1
 800f8dc:	f000 fa31 	bl	800fd42 <xQueueGenericCreate>
 800f8e0:	60f8      	str	r0, [r7, #12]
 800f8e2:	68fb      	ldr	r3, [r7, #12]
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	d005      	beq.n	800f8f4 <osSemaphoreCreate+0x56>
 800f8e8:	2300      	movs	r3, #0
 800f8ea:	2200      	movs	r2, #0
 800f8ec:	2100      	movs	r1, #0
 800f8ee:	68f8      	ldr	r0, [r7, #12]
 800f8f0:	f000 fa82 	bl	800fdf8 <xQueueGenericSend>
      return sema;
 800f8f4:	68fb      	ldr	r3, [r7, #12]
 800f8f6:	e000      	b.n	800f8fa <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800f8f8:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800f8fa:	4618      	mov	r0, r3
 800f8fc:	3710      	adds	r7, #16
 800f8fe:	46bd      	mov	sp, r7
 800f900:	bd80      	pop	{r7, pc}
	...

0800f904 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800f904:	b580      	push	{r7, lr}
 800f906:	b084      	sub	sp, #16
 800f908:	af00      	add	r7, sp, #0
 800f90a:	6078      	str	r0, [r7, #4]
 800f90c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800f90e:	2300      	movs	r3, #0
 800f910:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	2b00      	cmp	r3, #0
 800f916:	d101      	bne.n	800f91c <osSemaphoreWait+0x18>
    return osErrorParameter;
 800f918:	2380      	movs	r3, #128	@ 0x80
 800f91a:	e03a      	b.n	800f992 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800f91c:	2300      	movs	r3, #0
 800f91e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800f920:	683b      	ldr	r3, [r7, #0]
 800f922:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f926:	d103      	bne.n	800f930 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800f928:	f04f 33ff 	mov.w	r3, #4294967295
 800f92c:	60fb      	str	r3, [r7, #12]
 800f92e:	e009      	b.n	800f944 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800f930:	683b      	ldr	r3, [r7, #0]
 800f932:	2b00      	cmp	r3, #0
 800f934:	d006      	beq.n	800f944 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800f936:	683b      	ldr	r3, [r7, #0]
 800f938:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800f93a:	68fb      	ldr	r3, [r7, #12]
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	d101      	bne.n	800f944 <osSemaphoreWait+0x40>
      ticks = 1;
 800f940:	2301      	movs	r3, #1
 800f942:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800f944:	f7ff ff32 	bl	800f7ac <inHandlerMode>
 800f948:	4603      	mov	r3, r0
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d017      	beq.n	800f97e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800f94e:	f107 0308 	add.w	r3, r7, #8
 800f952:	461a      	mov	r2, r3
 800f954:	2100      	movs	r1, #0
 800f956:	6878      	ldr	r0, [r7, #4]
 800f958:	f000 fcf0 	bl	801033c <xQueueReceiveFromISR>
 800f95c:	4603      	mov	r3, r0
 800f95e:	2b01      	cmp	r3, #1
 800f960:	d001      	beq.n	800f966 <osSemaphoreWait+0x62>
      return osErrorOS;
 800f962:	23ff      	movs	r3, #255	@ 0xff
 800f964:	e015      	b.n	800f992 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800f966:	68bb      	ldr	r3, [r7, #8]
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d011      	beq.n	800f990 <osSemaphoreWait+0x8c>
 800f96c:	4b0b      	ldr	r3, [pc, #44]	@ (800f99c <osSemaphoreWait+0x98>)
 800f96e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f972:	601a      	str	r2, [r3, #0]
 800f974:	f3bf 8f4f 	dsb	sy
 800f978:	f3bf 8f6f 	isb	sy
 800f97c:	e008      	b.n	800f990 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800f97e:	68f9      	ldr	r1, [r7, #12]
 800f980:	6878      	ldr	r0, [r7, #4]
 800f982:	f000 fbcb 	bl	801011c <xQueueSemaphoreTake>
 800f986:	4603      	mov	r3, r0
 800f988:	2b01      	cmp	r3, #1
 800f98a:	d001      	beq.n	800f990 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800f98c:	23ff      	movs	r3, #255	@ 0xff
 800f98e:	e000      	b.n	800f992 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800f990:	2300      	movs	r3, #0
}
 800f992:	4618      	mov	r0, r3
 800f994:	3710      	adds	r7, #16
 800f996:	46bd      	mov	sp, r7
 800f998:	bd80      	pop	{r7, pc}
 800f99a:	bf00      	nop
 800f99c:	e000ed04 	.word	0xe000ed04

0800f9a0 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800f9a0:	b580      	push	{r7, lr}
 800f9a2:	b084      	sub	sp, #16
 800f9a4:	af00      	add	r7, sp, #0
 800f9a6:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800f9a8:	2300      	movs	r3, #0
 800f9aa:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800f9ac:	2300      	movs	r3, #0
 800f9ae:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800f9b0:	f7ff fefc 	bl	800f7ac <inHandlerMode>
 800f9b4:	4603      	mov	r3, r0
 800f9b6:	2b00      	cmp	r3, #0
 800f9b8:	d016      	beq.n	800f9e8 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800f9ba:	f107 0308 	add.w	r3, r7, #8
 800f9be:	4619      	mov	r1, r3
 800f9c0:	6878      	ldr	r0, [r7, #4]
 800f9c2:	f000 fb1b 	bl	800fffc <xQueueGiveFromISR>
 800f9c6:	4603      	mov	r3, r0
 800f9c8:	2b01      	cmp	r3, #1
 800f9ca:	d001      	beq.n	800f9d0 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800f9cc:	23ff      	movs	r3, #255	@ 0xff
 800f9ce:	e017      	b.n	800fa00 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f9d0:	68bb      	ldr	r3, [r7, #8]
 800f9d2:	2b00      	cmp	r3, #0
 800f9d4:	d013      	beq.n	800f9fe <osSemaphoreRelease+0x5e>
 800f9d6:	4b0c      	ldr	r3, [pc, #48]	@ (800fa08 <osSemaphoreRelease+0x68>)
 800f9d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f9dc:	601a      	str	r2, [r3, #0]
 800f9de:	f3bf 8f4f 	dsb	sy
 800f9e2:	f3bf 8f6f 	isb	sy
 800f9e6:	e00a      	b.n	800f9fe <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800f9e8:	2300      	movs	r3, #0
 800f9ea:	2200      	movs	r2, #0
 800f9ec:	2100      	movs	r1, #0
 800f9ee:	6878      	ldr	r0, [r7, #4]
 800f9f0:	f000 fa02 	bl	800fdf8 <xQueueGenericSend>
 800f9f4:	4603      	mov	r3, r0
 800f9f6:	2b01      	cmp	r3, #1
 800f9f8:	d001      	beq.n	800f9fe <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800f9fa:	23ff      	movs	r3, #255	@ 0xff
 800f9fc:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800f9fe:	68fb      	ldr	r3, [r7, #12]
}
 800fa00:	4618      	mov	r0, r3
 800fa02:	3710      	adds	r7, #16
 800fa04:	46bd      	mov	sp, r7
 800fa06:	bd80      	pop	{r7, pc}
 800fa08:	e000ed04 	.word	0xe000ed04

0800fa0c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800fa0c:	b480      	push	{r7}
 800fa0e:	b083      	sub	sp, #12
 800fa10:	af00      	add	r7, sp, #0
 800fa12:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	f103 0208 	add.w	r2, r3, #8
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	f04f 32ff 	mov.w	r2, #4294967295
 800fa24:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	f103 0208 	add.w	r2, r3, #8
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	f103 0208 	add.w	r2, r3, #8
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	2200      	movs	r2, #0
 800fa3e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800fa40:	bf00      	nop
 800fa42:	370c      	adds	r7, #12
 800fa44:	46bd      	mov	sp, r7
 800fa46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa4a:	4770      	bx	lr

0800fa4c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800fa4c:	b480      	push	{r7}
 800fa4e:	b083      	sub	sp, #12
 800fa50:	af00      	add	r7, sp, #0
 800fa52:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	2200      	movs	r2, #0
 800fa58:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800fa5a:	bf00      	nop
 800fa5c:	370c      	adds	r7, #12
 800fa5e:	46bd      	mov	sp, r7
 800fa60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa64:	4770      	bx	lr

0800fa66 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800fa66:	b480      	push	{r7}
 800fa68:	b085      	sub	sp, #20
 800fa6a:	af00      	add	r7, sp, #0
 800fa6c:	6078      	str	r0, [r7, #4]
 800fa6e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	685b      	ldr	r3, [r3, #4]
 800fa74:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800fa76:	683b      	ldr	r3, [r7, #0]
 800fa78:	68fa      	ldr	r2, [r7, #12]
 800fa7a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800fa7c:	68fb      	ldr	r3, [r7, #12]
 800fa7e:	689a      	ldr	r2, [r3, #8]
 800fa80:	683b      	ldr	r3, [r7, #0]
 800fa82:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800fa84:	68fb      	ldr	r3, [r7, #12]
 800fa86:	689b      	ldr	r3, [r3, #8]
 800fa88:	683a      	ldr	r2, [r7, #0]
 800fa8a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	683a      	ldr	r2, [r7, #0]
 800fa90:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800fa92:	683b      	ldr	r3, [r7, #0]
 800fa94:	687a      	ldr	r2, [r7, #4]
 800fa96:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	1c5a      	adds	r2, r3, #1
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	601a      	str	r2, [r3, #0]
}
 800faa2:	bf00      	nop
 800faa4:	3714      	adds	r7, #20
 800faa6:	46bd      	mov	sp, r7
 800faa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faac:	4770      	bx	lr

0800faae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800faae:	b480      	push	{r7}
 800fab0:	b085      	sub	sp, #20
 800fab2:	af00      	add	r7, sp, #0
 800fab4:	6078      	str	r0, [r7, #4]
 800fab6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800fab8:	683b      	ldr	r3, [r7, #0]
 800faba:	681b      	ldr	r3, [r3, #0]
 800fabc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800fabe:	68bb      	ldr	r3, [r7, #8]
 800fac0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fac4:	d103      	bne.n	800face <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	691b      	ldr	r3, [r3, #16]
 800faca:	60fb      	str	r3, [r7, #12]
 800facc:	e00c      	b.n	800fae8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	3308      	adds	r3, #8
 800fad2:	60fb      	str	r3, [r7, #12]
 800fad4:	e002      	b.n	800fadc <vListInsert+0x2e>
 800fad6:	68fb      	ldr	r3, [r7, #12]
 800fad8:	685b      	ldr	r3, [r3, #4]
 800fada:	60fb      	str	r3, [r7, #12]
 800fadc:	68fb      	ldr	r3, [r7, #12]
 800fade:	685b      	ldr	r3, [r3, #4]
 800fae0:	681b      	ldr	r3, [r3, #0]
 800fae2:	68ba      	ldr	r2, [r7, #8]
 800fae4:	429a      	cmp	r2, r3
 800fae6:	d2f6      	bcs.n	800fad6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	685a      	ldr	r2, [r3, #4]
 800faec:	683b      	ldr	r3, [r7, #0]
 800faee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800faf0:	683b      	ldr	r3, [r7, #0]
 800faf2:	685b      	ldr	r3, [r3, #4]
 800faf4:	683a      	ldr	r2, [r7, #0]
 800faf6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800faf8:	683b      	ldr	r3, [r7, #0]
 800fafa:	68fa      	ldr	r2, [r7, #12]
 800fafc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800fafe:	68fb      	ldr	r3, [r7, #12]
 800fb00:	683a      	ldr	r2, [r7, #0]
 800fb02:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800fb04:	683b      	ldr	r3, [r7, #0]
 800fb06:	687a      	ldr	r2, [r7, #4]
 800fb08:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	681b      	ldr	r3, [r3, #0]
 800fb0e:	1c5a      	adds	r2, r3, #1
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	601a      	str	r2, [r3, #0]
}
 800fb14:	bf00      	nop
 800fb16:	3714      	adds	r7, #20
 800fb18:	46bd      	mov	sp, r7
 800fb1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb1e:	4770      	bx	lr

0800fb20 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800fb20:	b480      	push	{r7}
 800fb22:	b085      	sub	sp, #20
 800fb24:	af00      	add	r7, sp, #0
 800fb26:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	691b      	ldr	r3, [r3, #16]
 800fb2c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	685b      	ldr	r3, [r3, #4]
 800fb32:	687a      	ldr	r2, [r7, #4]
 800fb34:	6892      	ldr	r2, [r2, #8]
 800fb36:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	689b      	ldr	r3, [r3, #8]
 800fb3c:	687a      	ldr	r2, [r7, #4]
 800fb3e:	6852      	ldr	r2, [r2, #4]
 800fb40:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800fb42:	68fb      	ldr	r3, [r7, #12]
 800fb44:	685b      	ldr	r3, [r3, #4]
 800fb46:	687a      	ldr	r2, [r7, #4]
 800fb48:	429a      	cmp	r2, r3
 800fb4a:	d103      	bne.n	800fb54 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	689a      	ldr	r2, [r3, #8]
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	2200      	movs	r2, #0
 800fb58:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	681b      	ldr	r3, [r3, #0]
 800fb5e:	1e5a      	subs	r2, r3, #1
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800fb64:	68fb      	ldr	r3, [r7, #12]
 800fb66:	681b      	ldr	r3, [r3, #0]
}
 800fb68:	4618      	mov	r0, r3
 800fb6a:	3714      	adds	r7, #20
 800fb6c:	46bd      	mov	sp, r7
 800fb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb72:	4770      	bx	lr

0800fb74 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800fb74:	b580      	push	{r7, lr}
 800fb76:	b084      	sub	sp, #16
 800fb78:	af00      	add	r7, sp, #0
 800fb7a:	6078      	str	r0, [r7, #4]
 800fb7c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800fb82:	68fb      	ldr	r3, [r7, #12]
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	d10b      	bne.n	800fba0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800fb88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb8c:	f383 8811 	msr	BASEPRI, r3
 800fb90:	f3bf 8f6f 	isb	sy
 800fb94:	f3bf 8f4f 	dsb	sy
 800fb98:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800fb9a:	bf00      	nop
 800fb9c:	bf00      	nop
 800fb9e:	e7fd      	b.n	800fb9c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800fba0:	f001 fed2 	bl	8011948 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fba4:	68fb      	ldr	r3, [r7, #12]
 800fba6:	681a      	ldr	r2, [r3, #0]
 800fba8:	68fb      	ldr	r3, [r7, #12]
 800fbaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fbac:	68f9      	ldr	r1, [r7, #12]
 800fbae:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800fbb0:	fb01 f303 	mul.w	r3, r1, r3
 800fbb4:	441a      	add	r2, r3
 800fbb6:	68fb      	ldr	r3, [r7, #12]
 800fbb8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	2200      	movs	r2, #0
 800fbbe:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800fbc0:	68fb      	ldr	r3, [r7, #12]
 800fbc2:	681a      	ldr	r2, [r3, #0]
 800fbc4:	68fb      	ldr	r3, [r7, #12]
 800fbc6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fbc8:	68fb      	ldr	r3, [r7, #12]
 800fbca:	681a      	ldr	r2, [r3, #0]
 800fbcc:	68fb      	ldr	r3, [r7, #12]
 800fbce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fbd0:	3b01      	subs	r3, #1
 800fbd2:	68f9      	ldr	r1, [r7, #12]
 800fbd4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800fbd6:	fb01 f303 	mul.w	r3, r1, r3
 800fbda:	441a      	add	r2, r3
 800fbdc:	68fb      	ldr	r3, [r7, #12]
 800fbde:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800fbe0:	68fb      	ldr	r3, [r7, #12]
 800fbe2:	22ff      	movs	r2, #255	@ 0xff
 800fbe4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	22ff      	movs	r2, #255	@ 0xff
 800fbec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800fbf0:	683b      	ldr	r3, [r7, #0]
 800fbf2:	2b00      	cmp	r3, #0
 800fbf4:	d114      	bne.n	800fc20 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fbf6:	68fb      	ldr	r3, [r7, #12]
 800fbf8:	691b      	ldr	r3, [r3, #16]
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	d01a      	beq.n	800fc34 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fbfe:	68fb      	ldr	r3, [r7, #12]
 800fc00:	3310      	adds	r3, #16
 800fc02:	4618      	mov	r0, r3
 800fc04:	f001 f984 	bl	8010f10 <xTaskRemoveFromEventList>
 800fc08:	4603      	mov	r3, r0
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	d012      	beq.n	800fc34 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800fc0e:	4b0d      	ldr	r3, [pc, #52]	@ (800fc44 <xQueueGenericReset+0xd0>)
 800fc10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fc14:	601a      	str	r2, [r3, #0]
 800fc16:	f3bf 8f4f 	dsb	sy
 800fc1a:	f3bf 8f6f 	isb	sy
 800fc1e:	e009      	b.n	800fc34 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	3310      	adds	r3, #16
 800fc24:	4618      	mov	r0, r3
 800fc26:	f7ff fef1 	bl	800fa0c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	3324      	adds	r3, #36	@ 0x24
 800fc2e:	4618      	mov	r0, r3
 800fc30:	f7ff feec 	bl	800fa0c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800fc34:	f001 feba 	bl	80119ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800fc38:	2301      	movs	r3, #1
}
 800fc3a:	4618      	mov	r0, r3
 800fc3c:	3710      	adds	r7, #16
 800fc3e:	46bd      	mov	sp, r7
 800fc40:	bd80      	pop	{r7, pc}
 800fc42:	bf00      	nop
 800fc44:	e000ed04 	.word	0xe000ed04

0800fc48 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800fc48:	b580      	push	{r7, lr}
 800fc4a:	b08e      	sub	sp, #56	@ 0x38
 800fc4c:	af02      	add	r7, sp, #8
 800fc4e:	60f8      	str	r0, [r7, #12]
 800fc50:	60b9      	str	r1, [r7, #8]
 800fc52:	607a      	str	r2, [r7, #4]
 800fc54:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fc56:	68fb      	ldr	r3, [r7, #12]
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d10b      	bne.n	800fc74 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800fc5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc60:	f383 8811 	msr	BASEPRI, r3
 800fc64:	f3bf 8f6f 	isb	sy
 800fc68:	f3bf 8f4f 	dsb	sy
 800fc6c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800fc6e:	bf00      	nop
 800fc70:	bf00      	nop
 800fc72:	e7fd      	b.n	800fc70 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800fc74:	683b      	ldr	r3, [r7, #0]
 800fc76:	2b00      	cmp	r3, #0
 800fc78:	d10b      	bne.n	800fc92 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800fc7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc7e:	f383 8811 	msr	BASEPRI, r3
 800fc82:	f3bf 8f6f 	isb	sy
 800fc86:	f3bf 8f4f 	dsb	sy
 800fc8a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fc8c:	bf00      	nop
 800fc8e:	bf00      	nop
 800fc90:	e7fd      	b.n	800fc8e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	2b00      	cmp	r3, #0
 800fc96:	d002      	beq.n	800fc9e <xQueueGenericCreateStatic+0x56>
 800fc98:	68bb      	ldr	r3, [r7, #8]
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d001      	beq.n	800fca2 <xQueueGenericCreateStatic+0x5a>
 800fc9e:	2301      	movs	r3, #1
 800fca0:	e000      	b.n	800fca4 <xQueueGenericCreateStatic+0x5c>
 800fca2:	2300      	movs	r3, #0
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	d10b      	bne.n	800fcc0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800fca8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcac:	f383 8811 	msr	BASEPRI, r3
 800fcb0:	f3bf 8f6f 	isb	sy
 800fcb4:	f3bf 8f4f 	dsb	sy
 800fcb8:	623b      	str	r3, [r7, #32]
}
 800fcba:	bf00      	nop
 800fcbc:	bf00      	nop
 800fcbe:	e7fd      	b.n	800fcbc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	d102      	bne.n	800fccc <xQueueGenericCreateStatic+0x84>
 800fcc6:	68bb      	ldr	r3, [r7, #8]
 800fcc8:	2b00      	cmp	r3, #0
 800fcca:	d101      	bne.n	800fcd0 <xQueueGenericCreateStatic+0x88>
 800fccc:	2301      	movs	r3, #1
 800fcce:	e000      	b.n	800fcd2 <xQueueGenericCreateStatic+0x8a>
 800fcd0:	2300      	movs	r3, #0
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	d10b      	bne.n	800fcee <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800fcd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcda:	f383 8811 	msr	BASEPRI, r3
 800fcde:	f3bf 8f6f 	isb	sy
 800fce2:	f3bf 8f4f 	dsb	sy
 800fce6:	61fb      	str	r3, [r7, #28]
}
 800fce8:	bf00      	nop
 800fcea:	bf00      	nop
 800fcec:	e7fd      	b.n	800fcea <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800fcee:	2348      	movs	r3, #72	@ 0x48
 800fcf0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800fcf2:	697b      	ldr	r3, [r7, #20]
 800fcf4:	2b48      	cmp	r3, #72	@ 0x48
 800fcf6:	d00b      	beq.n	800fd10 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800fcf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcfc:	f383 8811 	msr	BASEPRI, r3
 800fd00:	f3bf 8f6f 	isb	sy
 800fd04:	f3bf 8f4f 	dsb	sy
 800fd08:	61bb      	str	r3, [r7, #24]
}
 800fd0a:	bf00      	nop
 800fd0c:	bf00      	nop
 800fd0e:	e7fd      	b.n	800fd0c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800fd10:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fd12:	683b      	ldr	r3, [r7, #0]
 800fd14:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800fd16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d00d      	beq.n	800fd38 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800fd1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd1e:	2201      	movs	r2, #1
 800fd20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fd24:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800fd28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd2a:	9300      	str	r3, [sp, #0]
 800fd2c:	4613      	mov	r3, r2
 800fd2e:	687a      	ldr	r2, [r7, #4]
 800fd30:	68b9      	ldr	r1, [r7, #8]
 800fd32:	68f8      	ldr	r0, [r7, #12]
 800fd34:	f000 f840 	bl	800fdb8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800fd38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800fd3a:	4618      	mov	r0, r3
 800fd3c:	3730      	adds	r7, #48	@ 0x30
 800fd3e:	46bd      	mov	sp, r7
 800fd40:	bd80      	pop	{r7, pc}

0800fd42 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800fd42:	b580      	push	{r7, lr}
 800fd44:	b08a      	sub	sp, #40	@ 0x28
 800fd46:	af02      	add	r7, sp, #8
 800fd48:	60f8      	str	r0, [r7, #12]
 800fd4a:	60b9      	str	r1, [r7, #8]
 800fd4c:	4613      	mov	r3, r2
 800fd4e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fd50:	68fb      	ldr	r3, [r7, #12]
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d10b      	bne.n	800fd6e <xQueueGenericCreate+0x2c>
	__asm volatile
 800fd56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd5a:	f383 8811 	msr	BASEPRI, r3
 800fd5e:	f3bf 8f6f 	isb	sy
 800fd62:	f3bf 8f4f 	dsb	sy
 800fd66:	613b      	str	r3, [r7, #16]
}
 800fd68:	bf00      	nop
 800fd6a:	bf00      	nop
 800fd6c:	e7fd      	b.n	800fd6a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fd6e:	68fb      	ldr	r3, [r7, #12]
 800fd70:	68ba      	ldr	r2, [r7, #8]
 800fd72:	fb02 f303 	mul.w	r3, r2, r3
 800fd76:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800fd78:	69fb      	ldr	r3, [r7, #28]
 800fd7a:	3348      	adds	r3, #72	@ 0x48
 800fd7c:	4618      	mov	r0, r3
 800fd7e:	f001 ff05 	bl	8011b8c <pvPortMalloc>
 800fd82:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800fd84:	69bb      	ldr	r3, [r7, #24]
 800fd86:	2b00      	cmp	r3, #0
 800fd88:	d011      	beq.n	800fdae <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800fd8a:	69bb      	ldr	r3, [r7, #24]
 800fd8c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fd8e:	697b      	ldr	r3, [r7, #20]
 800fd90:	3348      	adds	r3, #72	@ 0x48
 800fd92:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800fd94:	69bb      	ldr	r3, [r7, #24]
 800fd96:	2200      	movs	r2, #0
 800fd98:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fd9c:	79fa      	ldrb	r2, [r7, #7]
 800fd9e:	69bb      	ldr	r3, [r7, #24]
 800fda0:	9300      	str	r3, [sp, #0]
 800fda2:	4613      	mov	r3, r2
 800fda4:	697a      	ldr	r2, [r7, #20]
 800fda6:	68b9      	ldr	r1, [r7, #8]
 800fda8:	68f8      	ldr	r0, [r7, #12]
 800fdaa:	f000 f805 	bl	800fdb8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800fdae:	69bb      	ldr	r3, [r7, #24]
	}
 800fdb0:	4618      	mov	r0, r3
 800fdb2:	3720      	adds	r7, #32
 800fdb4:	46bd      	mov	sp, r7
 800fdb6:	bd80      	pop	{r7, pc}

0800fdb8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800fdb8:	b580      	push	{r7, lr}
 800fdba:	b084      	sub	sp, #16
 800fdbc:	af00      	add	r7, sp, #0
 800fdbe:	60f8      	str	r0, [r7, #12]
 800fdc0:	60b9      	str	r1, [r7, #8]
 800fdc2:	607a      	str	r2, [r7, #4]
 800fdc4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800fdc6:	68bb      	ldr	r3, [r7, #8]
 800fdc8:	2b00      	cmp	r3, #0
 800fdca:	d103      	bne.n	800fdd4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800fdcc:	69bb      	ldr	r3, [r7, #24]
 800fdce:	69ba      	ldr	r2, [r7, #24]
 800fdd0:	601a      	str	r2, [r3, #0]
 800fdd2:	e002      	b.n	800fdda <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800fdd4:	69bb      	ldr	r3, [r7, #24]
 800fdd6:	687a      	ldr	r2, [r7, #4]
 800fdd8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800fdda:	69bb      	ldr	r3, [r7, #24]
 800fddc:	68fa      	ldr	r2, [r7, #12]
 800fdde:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800fde0:	69bb      	ldr	r3, [r7, #24]
 800fde2:	68ba      	ldr	r2, [r7, #8]
 800fde4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800fde6:	2101      	movs	r1, #1
 800fde8:	69b8      	ldr	r0, [r7, #24]
 800fdea:	f7ff fec3 	bl	800fb74 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800fdee:	bf00      	nop
 800fdf0:	3710      	adds	r7, #16
 800fdf2:	46bd      	mov	sp, r7
 800fdf4:	bd80      	pop	{r7, pc}
	...

0800fdf8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800fdf8:	b580      	push	{r7, lr}
 800fdfa:	b08e      	sub	sp, #56	@ 0x38
 800fdfc:	af00      	add	r7, sp, #0
 800fdfe:	60f8      	str	r0, [r7, #12]
 800fe00:	60b9      	str	r1, [r7, #8]
 800fe02:	607a      	str	r2, [r7, #4]
 800fe04:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800fe06:	2300      	movs	r3, #0
 800fe08:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fe0a:	68fb      	ldr	r3, [r7, #12]
 800fe0c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800fe0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe10:	2b00      	cmp	r3, #0
 800fe12:	d10b      	bne.n	800fe2c <xQueueGenericSend+0x34>
	__asm volatile
 800fe14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe18:	f383 8811 	msr	BASEPRI, r3
 800fe1c:	f3bf 8f6f 	isb	sy
 800fe20:	f3bf 8f4f 	dsb	sy
 800fe24:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800fe26:	bf00      	nop
 800fe28:	bf00      	nop
 800fe2a:	e7fd      	b.n	800fe28 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fe2c:	68bb      	ldr	r3, [r7, #8]
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d103      	bne.n	800fe3a <xQueueGenericSend+0x42>
 800fe32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	d101      	bne.n	800fe3e <xQueueGenericSend+0x46>
 800fe3a:	2301      	movs	r3, #1
 800fe3c:	e000      	b.n	800fe40 <xQueueGenericSend+0x48>
 800fe3e:	2300      	movs	r3, #0
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	d10b      	bne.n	800fe5c <xQueueGenericSend+0x64>
	__asm volatile
 800fe44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe48:	f383 8811 	msr	BASEPRI, r3
 800fe4c:	f3bf 8f6f 	isb	sy
 800fe50:	f3bf 8f4f 	dsb	sy
 800fe54:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fe56:	bf00      	nop
 800fe58:	bf00      	nop
 800fe5a:	e7fd      	b.n	800fe58 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fe5c:	683b      	ldr	r3, [r7, #0]
 800fe5e:	2b02      	cmp	r3, #2
 800fe60:	d103      	bne.n	800fe6a <xQueueGenericSend+0x72>
 800fe62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fe66:	2b01      	cmp	r3, #1
 800fe68:	d101      	bne.n	800fe6e <xQueueGenericSend+0x76>
 800fe6a:	2301      	movs	r3, #1
 800fe6c:	e000      	b.n	800fe70 <xQueueGenericSend+0x78>
 800fe6e:	2300      	movs	r3, #0
 800fe70:	2b00      	cmp	r3, #0
 800fe72:	d10b      	bne.n	800fe8c <xQueueGenericSend+0x94>
	__asm volatile
 800fe74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe78:	f383 8811 	msr	BASEPRI, r3
 800fe7c:	f3bf 8f6f 	isb	sy
 800fe80:	f3bf 8f4f 	dsb	sy
 800fe84:	623b      	str	r3, [r7, #32]
}
 800fe86:	bf00      	nop
 800fe88:	bf00      	nop
 800fe8a:	e7fd      	b.n	800fe88 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fe8c:	f001 fa06 	bl	801129c <xTaskGetSchedulerState>
 800fe90:	4603      	mov	r3, r0
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d102      	bne.n	800fe9c <xQueueGenericSend+0xa4>
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	2b00      	cmp	r3, #0
 800fe9a:	d101      	bne.n	800fea0 <xQueueGenericSend+0xa8>
 800fe9c:	2301      	movs	r3, #1
 800fe9e:	e000      	b.n	800fea2 <xQueueGenericSend+0xaa>
 800fea0:	2300      	movs	r3, #0
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d10b      	bne.n	800febe <xQueueGenericSend+0xc6>
	__asm volatile
 800fea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800feaa:	f383 8811 	msr	BASEPRI, r3
 800feae:	f3bf 8f6f 	isb	sy
 800feb2:	f3bf 8f4f 	dsb	sy
 800feb6:	61fb      	str	r3, [r7, #28]
}
 800feb8:	bf00      	nop
 800feba:	bf00      	nop
 800febc:	e7fd      	b.n	800feba <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800febe:	f001 fd43 	bl	8011948 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fec4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fec8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800feca:	429a      	cmp	r2, r3
 800fecc:	d302      	bcc.n	800fed4 <xQueueGenericSend+0xdc>
 800fece:	683b      	ldr	r3, [r7, #0]
 800fed0:	2b02      	cmp	r3, #2
 800fed2:	d129      	bne.n	800ff28 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fed4:	683a      	ldr	r2, [r7, #0]
 800fed6:	68b9      	ldr	r1, [r7, #8]
 800fed8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800feda:	f000 fac9 	bl	8010470 <prvCopyDataToQueue>
 800fede:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	d010      	beq.n	800ff0a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800feea:	3324      	adds	r3, #36	@ 0x24
 800feec:	4618      	mov	r0, r3
 800feee:	f001 f80f 	bl	8010f10 <xTaskRemoveFromEventList>
 800fef2:	4603      	mov	r3, r0
 800fef4:	2b00      	cmp	r3, #0
 800fef6:	d013      	beq.n	800ff20 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800fef8:	4b3f      	ldr	r3, [pc, #252]	@ (800fff8 <xQueueGenericSend+0x200>)
 800fefa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fefe:	601a      	str	r2, [r3, #0]
 800ff00:	f3bf 8f4f 	dsb	sy
 800ff04:	f3bf 8f6f 	isb	sy
 800ff08:	e00a      	b.n	800ff20 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ff0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff0c:	2b00      	cmp	r3, #0
 800ff0e:	d007      	beq.n	800ff20 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ff10:	4b39      	ldr	r3, [pc, #228]	@ (800fff8 <xQueueGenericSend+0x200>)
 800ff12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ff16:	601a      	str	r2, [r3, #0]
 800ff18:	f3bf 8f4f 	dsb	sy
 800ff1c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ff20:	f001 fd44 	bl	80119ac <vPortExitCritical>
				return pdPASS;
 800ff24:	2301      	movs	r3, #1
 800ff26:	e063      	b.n	800fff0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	2b00      	cmp	r3, #0
 800ff2c:	d103      	bne.n	800ff36 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ff2e:	f001 fd3d 	bl	80119ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ff32:	2300      	movs	r3, #0
 800ff34:	e05c      	b.n	800fff0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ff36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d106      	bne.n	800ff4a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ff3c:	f107 0314 	add.w	r3, r7, #20
 800ff40:	4618      	mov	r0, r3
 800ff42:	f001 f849 	bl	8010fd8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ff46:	2301      	movs	r3, #1
 800ff48:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ff4a:	f001 fd2f 	bl	80119ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ff4e:	f000 fdef 	bl	8010b30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ff52:	f001 fcf9 	bl	8011948 <vPortEnterCritical>
 800ff56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff58:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ff5c:	b25b      	sxtb	r3, r3
 800ff5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff62:	d103      	bne.n	800ff6c <xQueueGenericSend+0x174>
 800ff64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff66:	2200      	movs	r2, #0
 800ff68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ff6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff6e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ff72:	b25b      	sxtb	r3, r3
 800ff74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff78:	d103      	bne.n	800ff82 <xQueueGenericSend+0x18a>
 800ff7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff7c:	2200      	movs	r2, #0
 800ff7e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ff82:	f001 fd13 	bl	80119ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ff86:	1d3a      	adds	r2, r7, #4
 800ff88:	f107 0314 	add.w	r3, r7, #20
 800ff8c:	4611      	mov	r1, r2
 800ff8e:	4618      	mov	r0, r3
 800ff90:	f001 f838 	bl	8011004 <xTaskCheckForTimeOut>
 800ff94:	4603      	mov	r3, r0
 800ff96:	2b00      	cmp	r3, #0
 800ff98:	d124      	bne.n	800ffe4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ff9a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ff9c:	f000 fb60 	bl	8010660 <prvIsQueueFull>
 800ffa0:	4603      	mov	r3, r0
 800ffa2:	2b00      	cmp	r3, #0
 800ffa4:	d018      	beq.n	800ffd8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ffa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffa8:	3310      	adds	r3, #16
 800ffaa:	687a      	ldr	r2, [r7, #4]
 800ffac:	4611      	mov	r1, r2
 800ffae:	4618      	mov	r0, r3
 800ffb0:	f000 ff88 	bl	8010ec4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ffb4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ffb6:	f000 faeb 	bl	8010590 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ffba:	f000 fdc7 	bl	8010b4c <xTaskResumeAll>
 800ffbe:	4603      	mov	r3, r0
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	f47f af7c 	bne.w	800febe <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800ffc6:	4b0c      	ldr	r3, [pc, #48]	@ (800fff8 <xQueueGenericSend+0x200>)
 800ffc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ffcc:	601a      	str	r2, [r3, #0]
 800ffce:	f3bf 8f4f 	dsb	sy
 800ffd2:	f3bf 8f6f 	isb	sy
 800ffd6:	e772      	b.n	800febe <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ffd8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ffda:	f000 fad9 	bl	8010590 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ffde:	f000 fdb5 	bl	8010b4c <xTaskResumeAll>
 800ffe2:	e76c      	b.n	800febe <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ffe4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ffe6:	f000 fad3 	bl	8010590 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ffea:	f000 fdaf 	bl	8010b4c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ffee:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800fff0:	4618      	mov	r0, r3
 800fff2:	3738      	adds	r7, #56	@ 0x38
 800fff4:	46bd      	mov	sp, r7
 800fff6:	bd80      	pop	{r7, pc}
 800fff8:	e000ed04 	.word	0xe000ed04

0800fffc <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800fffc:	b580      	push	{r7, lr}
 800fffe:	b08e      	sub	sp, #56	@ 0x38
 8010000:	af00      	add	r7, sp, #0
 8010002:	6078      	str	r0, [r7, #4]
 8010004:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 801000a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801000c:	2b00      	cmp	r3, #0
 801000e:	d10b      	bne.n	8010028 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8010010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010014:	f383 8811 	msr	BASEPRI, r3
 8010018:	f3bf 8f6f 	isb	sy
 801001c:	f3bf 8f4f 	dsb	sy
 8010020:	623b      	str	r3, [r7, #32]
}
 8010022:	bf00      	nop
 8010024:	bf00      	nop
 8010026:	e7fd      	b.n	8010024 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801002a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801002c:	2b00      	cmp	r3, #0
 801002e:	d00b      	beq.n	8010048 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8010030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010034:	f383 8811 	msr	BASEPRI, r3
 8010038:	f3bf 8f6f 	isb	sy
 801003c:	f3bf 8f4f 	dsb	sy
 8010040:	61fb      	str	r3, [r7, #28]
}
 8010042:	bf00      	nop
 8010044:	bf00      	nop
 8010046:	e7fd      	b.n	8010044 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8010048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	2b00      	cmp	r3, #0
 801004e:	d103      	bne.n	8010058 <xQueueGiveFromISR+0x5c>
 8010050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010052:	689b      	ldr	r3, [r3, #8]
 8010054:	2b00      	cmp	r3, #0
 8010056:	d101      	bne.n	801005c <xQueueGiveFromISR+0x60>
 8010058:	2301      	movs	r3, #1
 801005a:	e000      	b.n	801005e <xQueueGiveFromISR+0x62>
 801005c:	2300      	movs	r3, #0
 801005e:	2b00      	cmp	r3, #0
 8010060:	d10b      	bne.n	801007a <xQueueGiveFromISR+0x7e>
	__asm volatile
 8010062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010066:	f383 8811 	msr	BASEPRI, r3
 801006a:	f3bf 8f6f 	isb	sy
 801006e:	f3bf 8f4f 	dsb	sy
 8010072:	61bb      	str	r3, [r7, #24]
}
 8010074:	bf00      	nop
 8010076:	bf00      	nop
 8010078:	e7fd      	b.n	8010076 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801007a:	f001 fd45 	bl	8011b08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 801007e:	f3ef 8211 	mrs	r2, BASEPRI
 8010082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010086:	f383 8811 	msr	BASEPRI, r3
 801008a:	f3bf 8f6f 	isb	sy
 801008e:	f3bf 8f4f 	dsb	sy
 8010092:	617a      	str	r2, [r7, #20]
 8010094:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8010096:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010098:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801009a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801009c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801009e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80100a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80100a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80100a6:	429a      	cmp	r2, r3
 80100a8:	d22b      	bcs.n	8010102 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80100aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80100b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80100b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100b6:	1c5a      	adds	r2, r3, #1
 80100b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100ba:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80100bc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80100c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100c4:	d112      	bne.n	80100ec <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80100c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80100ca:	2b00      	cmp	r3, #0
 80100cc:	d016      	beq.n	80100fc <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80100ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100d0:	3324      	adds	r3, #36	@ 0x24
 80100d2:	4618      	mov	r0, r3
 80100d4:	f000 ff1c 	bl	8010f10 <xTaskRemoveFromEventList>
 80100d8:	4603      	mov	r3, r0
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d00e      	beq.n	80100fc <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80100de:	683b      	ldr	r3, [r7, #0]
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	d00b      	beq.n	80100fc <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80100e4:	683b      	ldr	r3, [r7, #0]
 80100e6:	2201      	movs	r2, #1
 80100e8:	601a      	str	r2, [r3, #0]
 80100ea:	e007      	b.n	80100fc <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80100ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80100f0:	3301      	adds	r3, #1
 80100f2:	b2db      	uxtb	r3, r3
 80100f4:	b25a      	sxtb	r2, r3
 80100f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80100fc:	2301      	movs	r3, #1
 80100fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8010100:	e001      	b.n	8010106 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010102:	2300      	movs	r3, #0
 8010104:	637b      	str	r3, [r7, #52]	@ 0x34
 8010106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010108:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 801010a:	68fb      	ldr	r3, [r7, #12]
 801010c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8010110:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010112:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8010114:	4618      	mov	r0, r3
 8010116:	3738      	adds	r7, #56	@ 0x38
 8010118:	46bd      	mov	sp, r7
 801011a:	bd80      	pop	{r7, pc}

0801011c <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 801011c:	b580      	push	{r7, lr}
 801011e:	b08e      	sub	sp, #56	@ 0x38
 8010120:	af00      	add	r7, sp, #0
 8010122:	6078      	str	r0, [r7, #4]
 8010124:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8010126:	2300      	movs	r3, #0
 8010128:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 801012e:	2300      	movs	r3, #0
 8010130:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010132:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010134:	2b00      	cmp	r3, #0
 8010136:	d10b      	bne.n	8010150 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8010138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801013c:	f383 8811 	msr	BASEPRI, r3
 8010140:	f3bf 8f6f 	isb	sy
 8010144:	f3bf 8f4f 	dsb	sy
 8010148:	623b      	str	r3, [r7, #32]
}
 801014a:	bf00      	nop
 801014c:	bf00      	nop
 801014e:	e7fd      	b.n	801014c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010150:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010154:	2b00      	cmp	r3, #0
 8010156:	d00b      	beq.n	8010170 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8010158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801015c:	f383 8811 	msr	BASEPRI, r3
 8010160:	f3bf 8f6f 	isb	sy
 8010164:	f3bf 8f4f 	dsb	sy
 8010168:	61fb      	str	r3, [r7, #28]
}
 801016a:	bf00      	nop
 801016c:	bf00      	nop
 801016e:	e7fd      	b.n	801016c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010170:	f001 f894 	bl	801129c <xTaskGetSchedulerState>
 8010174:	4603      	mov	r3, r0
 8010176:	2b00      	cmp	r3, #0
 8010178:	d102      	bne.n	8010180 <xQueueSemaphoreTake+0x64>
 801017a:	683b      	ldr	r3, [r7, #0]
 801017c:	2b00      	cmp	r3, #0
 801017e:	d101      	bne.n	8010184 <xQueueSemaphoreTake+0x68>
 8010180:	2301      	movs	r3, #1
 8010182:	e000      	b.n	8010186 <xQueueSemaphoreTake+0x6a>
 8010184:	2300      	movs	r3, #0
 8010186:	2b00      	cmp	r3, #0
 8010188:	d10b      	bne.n	80101a2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 801018a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801018e:	f383 8811 	msr	BASEPRI, r3
 8010192:	f3bf 8f6f 	isb	sy
 8010196:	f3bf 8f4f 	dsb	sy
 801019a:	61bb      	str	r3, [r7, #24]
}
 801019c:	bf00      	nop
 801019e:	bf00      	nop
 80101a0:	e7fd      	b.n	801019e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80101a2:	f001 fbd1 	bl	8011948 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80101a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80101aa:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80101ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101ae:	2b00      	cmp	r3, #0
 80101b0:	d024      	beq.n	80101fc <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80101b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101b4:	1e5a      	subs	r2, r3, #1
 80101b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101b8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80101ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101bc:	681b      	ldr	r3, [r3, #0]
 80101be:	2b00      	cmp	r3, #0
 80101c0:	d104      	bne.n	80101cc <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80101c2:	f001 fa17 	bl	80115f4 <pvTaskIncrementMutexHeldCount>
 80101c6:	4602      	mov	r2, r0
 80101c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101ca:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80101cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101ce:	691b      	ldr	r3, [r3, #16]
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	d00f      	beq.n	80101f4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80101d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101d6:	3310      	adds	r3, #16
 80101d8:	4618      	mov	r0, r3
 80101da:	f000 fe99 	bl	8010f10 <xTaskRemoveFromEventList>
 80101de:	4603      	mov	r3, r0
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	d007      	beq.n	80101f4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80101e4:	4b54      	ldr	r3, [pc, #336]	@ (8010338 <xQueueSemaphoreTake+0x21c>)
 80101e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80101ea:	601a      	str	r2, [r3, #0]
 80101ec:	f3bf 8f4f 	dsb	sy
 80101f0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80101f4:	f001 fbda 	bl	80119ac <vPortExitCritical>
				return pdPASS;
 80101f8:	2301      	movs	r3, #1
 80101fa:	e098      	b.n	801032e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80101fc:	683b      	ldr	r3, [r7, #0]
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d112      	bne.n	8010228 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8010202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010204:	2b00      	cmp	r3, #0
 8010206:	d00b      	beq.n	8010220 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8010208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801020c:	f383 8811 	msr	BASEPRI, r3
 8010210:	f3bf 8f6f 	isb	sy
 8010214:	f3bf 8f4f 	dsb	sy
 8010218:	617b      	str	r3, [r7, #20]
}
 801021a:	bf00      	nop
 801021c:	bf00      	nop
 801021e:	e7fd      	b.n	801021c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8010220:	f001 fbc4 	bl	80119ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010224:	2300      	movs	r3, #0
 8010226:	e082      	b.n	801032e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801022a:	2b00      	cmp	r3, #0
 801022c:	d106      	bne.n	801023c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801022e:	f107 030c 	add.w	r3, r7, #12
 8010232:	4618      	mov	r0, r3
 8010234:	f000 fed0 	bl	8010fd8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010238:	2301      	movs	r3, #1
 801023a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801023c:	f001 fbb6 	bl	80119ac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010240:	f000 fc76 	bl	8010b30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010244:	f001 fb80 	bl	8011948 <vPortEnterCritical>
 8010248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801024a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801024e:	b25b      	sxtb	r3, r3
 8010250:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010254:	d103      	bne.n	801025e <xQueueSemaphoreTake+0x142>
 8010256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010258:	2200      	movs	r2, #0
 801025a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801025e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010260:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010264:	b25b      	sxtb	r3, r3
 8010266:	f1b3 3fff 	cmp.w	r3, #4294967295
 801026a:	d103      	bne.n	8010274 <xQueueSemaphoreTake+0x158>
 801026c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801026e:	2200      	movs	r2, #0
 8010270:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010274:	f001 fb9a 	bl	80119ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010278:	463a      	mov	r2, r7
 801027a:	f107 030c 	add.w	r3, r7, #12
 801027e:	4611      	mov	r1, r2
 8010280:	4618      	mov	r0, r3
 8010282:	f000 febf 	bl	8011004 <xTaskCheckForTimeOut>
 8010286:	4603      	mov	r3, r0
 8010288:	2b00      	cmp	r3, #0
 801028a:	d132      	bne.n	80102f2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801028c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801028e:	f000 f9d1 	bl	8010634 <prvIsQueueEmpty>
 8010292:	4603      	mov	r3, r0
 8010294:	2b00      	cmp	r3, #0
 8010296:	d026      	beq.n	80102e6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	2b00      	cmp	r3, #0
 801029e:	d109      	bne.n	80102b4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80102a0:	f001 fb52 	bl	8011948 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80102a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102a6:	689b      	ldr	r3, [r3, #8]
 80102a8:	4618      	mov	r0, r3
 80102aa:	f001 f815 	bl	80112d8 <xTaskPriorityInherit>
 80102ae:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80102b0:	f001 fb7c 	bl	80119ac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80102b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102b6:	3324      	adds	r3, #36	@ 0x24
 80102b8:	683a      	ldr	r2, [r7, #0]
 80102ba:	4611      	mov	r1, r2
 80102bc:	4618      	mov	r0, r3
 80102be:	f000 fe01 	bl	8010ec4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80102c2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80102c4:	f000 f964 	bl	8010590 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80102c8:	f000 fc40 	bl	8010b4c <xTaskResumeAll>
 80102cc:	4603      	mov	r3, r0
 80102ce:	2b00      	cmp	r3, #0
 80102d0:	f47f af67 	bne.w	80101a2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80102d4:	4b18      	ldr	r3, [pc, #96]	@ (8010338 <xQueueSemaphoreTake+0x21c>)
 80102d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80102da:	601a      	str	r2, [r3, #0]
 80102dc:	f3bf 8f4f 	dsb	sy
 80102e0:	f3bf 8f6f 	isb	sy
 80102e4:	e75d      	b.n	80101a2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80102e6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80102e8:	f000 f952 	bl	8010590 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80102ec:	f000 fc2e 	bl	8010b4c <xTaskResumeAll>
 80102f0:	e757      	b.n	80101a2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80102f2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80102f4:	f000 f94c 	bl	8010590 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80102f8:	f000 fc28 	bl	8010b4c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80102fc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80102fe:	f000 f999 	bl	8010634 <prvIsQueueEmpty>
 8010302:	4603      	mov	r3, r0
 8010304:	2b00      	cmp	r3, #0
 8010306:	f43f af4c 	beq.w	80101a2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801030a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801030c:	2b00      	cmp	r3, #0
 801030e:	d00d      	beq.n	801032c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8010310:	f001 fb1a 	bl	8011948 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8010314:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010316:	f000 f893 	bl	8010440 <prvGetDisinheritPriorityAfterTimeout>
 801031a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 801031c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801031e:	689b      	ldr	r3, [r3, #8]
 8010320:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010322:	4618      	mov	r0, r3
 8010324:	f001 f8d6 	bl	80114d4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8010328:	f001 fb40 	bl	80119ac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801032c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801032e:	4618      	mov	r0, r3
 8010330:	3738      	adds	r7, #56	@ 0x38
 8010332:	46bd      	mov	sp, r7
 8010334:	bd80      	pop	{r7, pc}
 8010336:	bf00      	nop
 8010338:	e000ed04 	.word	0xe000ed04

0801033c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801033c:	b580      	push	{r7, lr}
 801033e:	b08e      	sub	sp, #56	@ 0x38
 8010340:	af00      	add	r7, sp, #0
 8010342:	60f8      	str	r0, [r7, #12]
 8010344:	60b9      	str	r1, [r7, #8]
 8010346:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010348:	68fb      	ldr	r3, [r7, #12]
 801034a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801034c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801034e:	2b00      	cmp	r3, #0
 8010350:	d10b      	bne.n	801036a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8010352:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010356:	f383 8811 	msr	BASEPRI, r3
 801035a:	f3bf 8f6f 	isb	sy
 801035e:	f3bf 8f4f 	dsb	sy
 8010362:	623b      	str	r3, [r7, #32]
}
 8010364:	bf00      	nop
 8010366:	bf00      	nop
 8010368:	e7fd      	b.n	8010366 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801036a:	68bb      	ldr	r3, [r7, #8]
 801036c:	2b00      	cmp	r3, #0
 801036e:	d103      	bne.n	8010378 <xQueueReceiveFromISR+0x3c>
 8010370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010374:	2b00      	cmp	r3, #0
 8010376:	d101      	bne.n	801037c <xQueueReceiveFromISR+0x40>
 8010378:	2301      	movs	r3, #1
 801037a:	e000      	b.n	801037e <xQueueReceiveFromISR+0x42>
 801037c:	2300      	movs	r3, #0
 801037e:	2b00      	cmp	r3, #0
 8010380:	d10b      	bne.n	801039a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8010382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010386:	f383 8811 	msr	BASEPRI, r3
 801038a:	f3bf 8f6f 	isb	sy
 801038e:	f3bf 8f4f 	dsb	sy
 8010392:	61fb      	str	r3, [r7, #28]
}
 8010394:	bf00      	nop
 8010396:	bf00      	nop
 8010398:	e7fd      	b.n	8010396 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801039a:	f001 fbb5 	bl	8011b08 <vPortValidateInterruptPriority>
	__asm volatile
 801039e:	f3ef 8211 	mrs	r2, BASEPRI
 80103a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103a6:	f383 8811 	msr	BASEPRI, r3
 80103aa:	f3bf 8f6f 	isb	sy
 80103ae:	f3bf 8f4f 	dsb	sy
 80103b2:	61ba      	str	r2, [r7, #24]
 80103b4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80103b6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80103b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80103ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80103be:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80103c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103c2:	2b00      	cmp	r3, #0
 80103c4:	d02f      	beq.n	8010426 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80103c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80103cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80103d0:	68b9      	ldr	r1, [r7, #8]
 80103d2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80103d4:	f000 f8b6 	bl	8010544 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80103d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103da:	1e5a      	subs	r2, r3, #1
 80103dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103de:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80103e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80103e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80103e8:	d112      	bne.n	8010410 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80103ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103ec:	691b      	ldr	r3, [r3, #16]
 80103ee:	2b00      	cmp	r3, #0
 80103f0:	d016      	beq.n	8010420 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80103f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103f4:	3310      	adds	r3, #16
 80103f6:	4618      	mov	r0, r3
 80103f8:	f000 fd8a 	bl	8010f10 <xTaskRemoveFromEventList>
 80103fc:	4603      	mov	r3, r0
 80103fe:	2b00      	cmp	r3, #0
 8010400:	d00e      	beq.n	8010420 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	2b00      	cmp	r3, #0
 8010406:	d00b      	beq.n	8010420 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	2201      	movs	r2, #1
 801040c:	601a      	str	r2, [r3, #0]
 801040e:	e007      	b.n	8010420 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8010410:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010414:	3301      	adds	r3, #1
 8010416:	b2db      	uxtb	r3, r3
 8010418:	b25a      	sxtb	r2, r3
 801041a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801041c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8010420:	2301      	movs	r3, #1
 8010422:	637b      	str	r3, [r7, #52]	@ 0x34
 8010424:	e001      	b.n	801042a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8010426:	2300      	movs	r3, #0
 8010428:	637b      	str	r3, [r7, #52]	@ 0x34
 801042a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801042c:	613b      	str	r3, [r7, #16]
	__asm volatile
 801042e:	693b      	ldr	r3, [r7, #16]
 8010430:	f383 8811 	msr	BASEPRI, r3
}
 8010434:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010436:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8010438:	4618      	mov	r0, r3
 801043a:	3738      	adds	r7, #56	@ 0x38
 801043c:	46bd      	mov	sp, r7
 801043e:	bd80      	pop	{r7, pc}

08010440 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8010440:	b480      	push	{r7}
 8010442:	b085      	sub	sp, #20
 8010444:	af00      	add	r7, sp, #0
 8010446:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801044c:	2b00      	cmp	r3, #0
 801044e:	d006      	beq.n	801045e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010454:	681b      	ldr	r3, [r3, #0]
 8010456:	f1c3 0307 	rsb	r3, r3, #7
 801045a:	60fb      	str	r3, [r7, #12]
 801045c:	e001      	b.n	8010462 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801045e:	2300      	movs	r3, #0
 8010460:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8010462:	68fb      	ldr	r3, [r7, #12]
	}
 8010464:	4618      	mov	r0, r3
 8010466:	3714      	adds	r7, #20
 8010468:	46bd      	mov	sp, r7
 801046a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801046e:	4770      	bx	lr

08010470 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010470:	b580      	push	{r7, lr}
 8010472:	b086      	sub	sp, #24
 8010474:	af00      	add	r7, sp, #0
 8010476:	60f8      	str	r0, [r7, #12]
 8010478:	60b9      	str	r1, [r7, #8]
 801047a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801047c:	2300      	movs	r3, #0
 801047e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010480:	68fb      	ldr	r3, [r7, #12]
 8010482:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010484:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010486:	68fb      	ldr	r3, [r7, #12]
 8010488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801048a:	2b00      	cmp	r3, #0
 801048c:	d10d      	bne.n	80104aa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801048e:	68fb      	ldr	r3, [r7, #12]
 8010490:	681b      	ldr	r3, [r3, #0]
 8010492:	2b00      	cmp	r3, #0
 8010494:	d14d      	bne.n	8010532 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010496:	68fb      	ldr	r3, [r7, #12]
 8010498:	689b      	ldr	r3, [r3, #8]
 801049a:	4618      	mov	r0, r3
 801049c:	f000 ff92 	bl	80113c4 <xTaskPriorityDisinherit>
 80104a0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80104a2:	68fb      	ldr	r3, [r7, #12]
 80104a4:	2200      	movs	r2, #0
 80104a6:	609a      	str	r2, [r3, #8]
 80104a8:	e043      	b.n	8010532 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	d119      	bne.n	80104e4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	6858      	ldr	r0, [r3, #4]
 80104b4:	68fb      	ldr	r3, [r7, #12]
 80104b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80104b8:	461a      	mov	r2, r3
 80104ba:	68b9      	ldr	r1, [r7, #8]
 80104bc:	f002 ff89 	bl	80133d2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80104c0:	68fb      	ldr	r3, [r7, #12]
 80104c2:	685a      	ldr	r2, [r3, #4]
 80104c4:	68fb      	ldr	r3, [r7, #12]
 80104c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80104c8:	441a      	add	r2, r3
 80104ca:	68fb      	ldr	r3, [r7, #12]
 80104cc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80104ce:	68fb      	ldr	r3, [r7, #12]
 80104d0:	685a      	ldr	r2, [r3, #4]
 80104d2:	68fb      	ldr	r3, [r7, #12]
 80104d4:	689b      	ldr	r3, [r3, #8]
 80104d6:	429a      	cmp	r2, r3
 80104d8:	d32b      	bcc.n	8010532 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80104da:	68fb      	ldr	r3, [r7, #12]
 80104dc:	681a      	ldr	r2, [r3, #0]
 80104de:	68fb      	ldr	r3, [r7, #12]
 80104e0:	605a      	str	r2, [r3, #4]
 80104e2:	e026      	b.n	8010532 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80104e4:	68fb      	ldr	r3, [r7, #12]
 80104e6:	68d8      	ldr	r0, [r3, #12]
 80104e8:	68fb      	ldr	r3, [r7, #12]
 80104ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80104ec:	461a      	mov	r2, r3
 80104ee:	68b9      	ldr	r1, [r7, #8]
 80104f0:	f002 ff6f 	bl	80133d2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80104f4:	68fb      	ldr	r3, [r7, #12]
 80104f6:	68da      	ldr	r2, [r3, #12]
 80104f8:	68fb      	ldr	r3, [r7, #12]
 80104fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80104fc:	425b      	negs	r3, r3
 80104fe:	441a      	add	r2, r3
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010504:	68fb      	ldr	r3, [r7, #12]
 8010506:	68da      	ldr	r2, [r3, #12]
 8010508:	68fb      	ldr	r3, [r7, #12]
 801050a:	681b      	ldr	r3, [r3, #0]
 801050c:	429a      	cmp	r2, r3
 801050e:	d207      	bcs.n	8010520 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010510:	68fb      	ldr	r3, [r7, #12]
 8010512:	689a      	ldr	r2, [r3, #8]
 8010514:	68fb      	ldr	r3, [r7, #12]
 8010516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010518:	425b      	negs	r3, r3
 801051a:	441a      	add	r2, r3
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	2b02      	cmp	r3, #2
 8010524:	d105      	bne.n	8010532 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010526:	693b      	ldr	r3, [r7, #16]
 8010528:	2b00      	cmp	r3, #0
 801052a:	d002      	beq.n	8010532 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 801052c:	693b      	ldr	r3, [r7, #16]
 801052e:	3b01      	subs	r3, #1
 8010530:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010532:	693b      	ldr	r3, [r7, #16]
 8010534:	1c5a      	adds	r2, r3, #1
 8010536:	68fb      	ldr	r3, [r7, #12]
 8010538:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 801053a:	697b      	ldr	r3, [r7, #20]
}
 801053c:	4618      	mov	r0, r3
 801053e:	3718      	adds	r7, #24
 8010540:	46bd      	mov	sp, r7
 8010542:	bd80      	pop	{r7, pc}

08010544 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010544:	b580      	push	{r7, lr}
 8010546:	b082      	sub	sp, #8
 8010548:	af00      	add	r7, sp, #0
 801054a:	6078      	str	r0, [r7, #4]
 801054c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010552:	2b00      	cmp	r3, #0
 8010554:	d018      	beq.n	8010588 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	68da      	ldr	r2, [r3, #12]
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801055e:	441a      	add	r2, r3
 8010560:	687b      	ldr	r3, [r7, #4]
 8010562:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	68da      	ldr	r2, [r3, #12]
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	689b      	ldr	r3, [r3, #8]
 801056c:	429a      	cmp	r2, r3
 801056e:	d303      	bcc.n	8010578 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	681a      	ldr	r2, [r3, #0]
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	68d9      	ldr	r1, [r3, #12]
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010580:	461a      	mov	r2, r3
 8010582:	6838      	ldr	r0, [r7, #0]
 8010584:	f002 ff25 	bl	80133d2 <memcpy>
	}
}
 8010588:	bf00      	nop
 801058a:	3708      	adds	r7, #8
 801058c:	46bd      	mov	sp, r7
 801058e:	bd80      	pop	{r7, pc}

08010590 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010590:	b580      	push	{r7, lr}
 8010592:	b084      	sub	sp, #16
 8010594:	af00      	add	r7, sp, #0
 8010596:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010598:	f001 f9d6 	bl	8011948 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80105a2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80105a4:	e011      	b.n	80105ca <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	d012      	beq.n	80105d4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80105ae:	687b      	ldr	r3, [r7, #4]
 80105b0:	3324      	adds	r3, #36	@ 0x24
 80105b2:	4618      	mov	r0, r3
 80105b4:	f000 fcac 	bl	8010f10 <xTaskRemoveFromEventList>
 80105b8:	4603      	mov	r3, r0
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d001      	beq.n	80105c2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80105be:	f000 fd85 	bl	80110cc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80105c2:	7bfb      	ldrb	r3, [r7, #15]
 80105c4:	3b01      	subs	r3, #1
 80105c6:	b2db      	uxtb	r3, r3
 80105c8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80105ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	dce9      	bgt.n	80105a6 <prvUnlockQueue+0x16>
 80105d2:	e000      	b.n	80105d6 <prvUnlockQueue+0x46>
					break;
 80105d4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	22ff      	movs	r2, #255	@ 0xff
 80105da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80105de:	f001 f9e5 	bl	80119ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80105e2:	f001 f9b1 	bl	8011948 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80105ec:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80105ee:	e011      	b.n	8010614 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	691b      	ldr	r3, [r3, #16]
 80105f4:	2b00      	cmp	r3, #0
 80105f6:	d012      	beq.n	801061e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	3310      	adds	r3, #16
 80105fc:	4618      	mov	r0, r3
 80105fe:	f000 fc87 	bl	8010f10 <xTaskRemoveFromEventList>
 8010602:	4603      	mov	r3, r0
 8010604:	2b00      	cmp	r3, #0
 8010606:	d001      	beq.n	801060c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8010608:	f000 fd60 	bl	80110cc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 801060c:	7bbb      	ldrb	r3, [r7, #14]
 801060e:	3b01      	subs	r3, #1
 8010610:	b2db      	uxtb	r3, r3
 8010612:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010614:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010618:	2b00      	cmp	r3, #0
 801061a:	dce9      	bgt.n	80105f0 <prvUnlockQueue+0x60>
 801061c:	e000      	b.n	8010620 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801061e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	22ff      	movs	r2, #255	@ 0xff
 8010624:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8010628:	f001 f9c0 	bl	80119ac <vPortExitCritical>
}
 801062c:	bf00      	nop
 801062e:	3710      	adds	r7, #16
 8010630:	46bd      	mov	sp, r7
 8010632:	bd80      	pop	{r7, pc}

08010634 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010634:	b580      	push	{r7, lr}
 8010636:	b084      	sub	sp, #16
 8010638:	af00      	add	r7, sp, #0
 801063a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801063c:	f001 f984 	bl	8011948 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010640:	687b      	ldr	r3, [r7, #4]
 8010642:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010644:	2b00      	cmp	r3, #0
 8010646:	d102      	bne.n	801064e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010648:	2301      	movs	r3, #1
 801064a:	60fb      	str	r3, [r7, #12]
 801064c:	e001      	b.n	8010652 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801064e:	2300      	movs	r3, #0
 8010650:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010652:	f001 f9ab 	bl	80119ac <vPortExitCritical>

	return xReturn;
 8010656:	68fb      	ldr	r3, [r7, #12]
}
 8010658:	4618      	mov	r0, r3
 801065a:	3710      	adds	r7, #16
 801065c:	46bd      	mov	sp, r7
 801065e:	bd80      	pop	{r7, pc}

08010660 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010660:	b580      	push	{r7, lr}
 8010662:	b084      	sub	sp, #16
 8010664:	af00      	add	r7, sp, #0
 8010666:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010668:	f001 f96e 	bl	8011948 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010674:	429a      	cmp	r2, r3
 8010676:	d102      	bne.n	801067e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010678:	2301      	movs	r3, #1
 801067a:	60fb      	str	r3, [r7, #12]
 801067c:	e001      	b.n	8010682 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801067e:	2300      	movs	r3, #0
 8010680:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010682:	f001 f993 	bl	80119ac <vPortExitCritical>

	return xReturn;
 8010686:	68fb      	ldr	r3, [r7, #12]
}
 8010688:	4618      	mov	r0, r3
 801068a:	3710      	adds	r7, #16
 801068c:	46bd      	mov	sp, r7
 801068e:	bd80      	pop	{r7, pc}

08010690 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010690:	b580      	push	{r7, lr}
 8010692:	b08e      	sub	sp, #56	@ 0x38
 8010694:	af04      	add	r7, sp, #16
 8010696:	60f8      	str	r0, [r7, #12]
 8010698:	60b9      	str	r1, [r7, #8]
 801069a:	607a      	str	r2, [r7, #4]
 801069c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801069e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d10b      	bne.n	80106bc <xTaskCreateStatic+0x2c>
	__asm volatile
 80106a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106a8:	f383 8811 	msr	BASEPRI, r3
 80106ac:	f3bf 8f6f 	isb	sy
 80106b0:	f3bf 8f4f 	dsb	sy
 80106b4:	623b      	str	r3, [r7, #32]
}
 80106b6:	bf00      	nop
 80106b8:	bf00      	nop
 80106ba:	e7fd      	b.n	80106b8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80106bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106be:	2b00      	cmp	r3, #0
 80106c0:	d10b      	bne.n	80106da <xTaskCreateStatic+0x4a>
	__asm volatile
 80106c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106c6:	f383 8811 	msr	BASEPRI, r3
 80106ca:	f3bf 8f6f 	isb	sy
 80106ce:	f3bf 8f4f 	dsb	sy
 80106d2:	61fb      	str	r3, [r7, #28]
}
 80106d4:	bf00      	nop
 80106d6:	bf00      	nop
 80106d8:	e7fd      	b.n	80106d6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80106da:	23a0      	movs	r3, #160	@ 0xa0
 80106dc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80106de:	693b      	ldr	r3, [r7, #16]
 80106e0:	2ba0      	cmp	r3, #160	@ 0xa0
 80106e2:	d00b      	beq.n	80106fc <xTaskCreateStatic+0x6c>
	__asm volatile
 80106e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106e8:	f383 8811 	msr	BASEPRI, r3
 80106ec:	f3bf 8f6f 	isb	sy
 80106f0:	f3bf 8f4f 	dsb	sy
 80106f4:	61bb      	str	r3, [r7, #24]
}
 80106f6:	bf00      	nop
 80106f8:	bf00      	nop
 80106fa:	e7fd      	b.n	80106f8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80106fc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80106fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010700:	2b00      	cmp	r3, #0
 8010702:	d01e      	beq.n	8010742 <xTaskCreateStatic+0xb2>
 8010704:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010706:	2b00      	cmp	r3, #0
 8010708:	d01b      	beq.n	8010742 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801070a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801070c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801070e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010710:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010712:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8010714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010716:	2202      	movs	r2, #2
 8010718:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801071c:	2300      	movs	r3, #0
 801071e:	9303      	str	r3, [sp, #12]
 8010720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010722:	9302      	str	r3, [sp, #8]
 8010724:	f107 0314 	add.w	r3, r7, #20
 8010728:	9301      	str	r3, [sp, #4]
 801072a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801072c:	9300      	str	r3, [sp, #0]
 801072e:	683b      	ldr	r3, [r7, #0]
 8010730:	687a      	ldr	r2, [r7, #4]
 8010732:	68b9      	ldr	r1, [r7, #8]
 8010734:	68f8      	ldr	r0, [r7, #12]
 8010736:	f000 f851 	bl	80107dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801073a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801073c:	f000 f8ee 	bl	801091c <prvAddNewTaskToReadyList>
 8010740:	e001      	b.n	8010746 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8010742:	2300      	movs	r3, #0
 8010744:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010746:	697b      	ldr	r3, [r7, #20]
	}
 8010748:	4618      	mov	r0, r3
 801074a:	3728      	adds	r7, #40	@ 0x28
 801074c:	46bd      	mov	sp, r7
 801074e:	bd80      	pop	{r7, pc}

08010750 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010750:	b580      	push	{r7, lr}
 8010752:	b08c      	sub	sp, #48	@ 0x30
 8010754:	af04      	add	r7, sp, #16
 8010756:	60f8      	str	r0, [r7, #12]
 8010758:	60b9      	str	r1, [r7, #8]
 801075a:	603b      	str	r3, [r7, #0]
 801075c:	4613      	mov	r3, r2
 801075e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010760:	88fb      	ldrh	r3, [r7, #6]
 8010762:	009b      	lsls	r3, r3, #2
 8010764:	4618      	mov	r0, r3
 8010766:	f001 fa11 	bl	8011b8c <pvPortMalloc>
 801076a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801076c:	697b      	ldr	r3, [r7, #20]
 801076e:	2b00      	cmp	r3, #0
 8010770:	d00e      	beq.n	8010790 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8010772:	20a0      	movs	r0, #160	@ 0xa0
 8010774:	f001 fa0a 	bl	8011b8c <pvPortMalloc>
 8010778:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801077a:	69fb      	ldr	r3, [r7, #28]
 801077c:	2b00      	cmp	r3, #0
 801077e:	d003      	beq.n	8010788 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010780:	69fb      	ldr	r3, [r7, #28]
 8010782:	697a      	ldr	r2, [r7, #20]
 8010784:	631a      	str	r2, [r3, #48]	@ 0x30
 8010786:	e005      	b.n	8010794 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010788:	6978      	ldr	r0, [r7, #20]
 801078a:	f001 facd 	bl	8011d28 <vPortFree>
 801078e:	e001      	b.n	8010794 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010790:	2300      	movs	r3, #0
 8010792:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8010794:	69fb      	ldr	r3, [r7, #28]
 8010796:	2b00      	cmp	r3, #0
 8010798:	d017      	beq.n	80107ca <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801079a:	69fb      	ldr	r3, [r7, #28]
 801079c:	2200      	movs	r2, #0
 801079e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80107a2:	88fa      	ldrh	r2, [r7, #6]
 80107a4:	2300      	movs	r3, #0
 80107a6:	9303      	str	r3, [sp, #12]
 80107a8:	69fb      	ldr	r3, [r7, #28]
 80107aa:	9302      	str	r3, [sp, #8]
 80107ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80107ae:	9301      	str	r3, [sp, #4]
 80107b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80107b2:	9300      	str	r3, [sp, #0]
 80107b4:	683b      	ldr	r3, [r7, #0]
 80107b6:	68b9      	ldr	r1, [r7, #8]
 80107b8:	68f8      	ldr	r0, [r7, #12]
 80107ba:	f000 f80f 	bl	80107dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80107be:	69f8      	ldr	r0, [r7, #28]
 80107c0:	f000 f8ac 	bl	801091c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80107c4:	2301      	movs	r3, #1
 80107c6:	61bb      	str	r3, [r7, #24]
 80107c8:	e002      	b.n	80107d0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80107ca:	f04f 33ff 	mov.w	r3, #4294967295
 80107ce:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80107d0:	69bb      	ldr	r3, [r7, #24]
	}
 80107d2:	4618      	mov	r0, r3
 80107d4:	3720      	adds	r7, #32
 80107d6:	46bd      	mov	sp, r7
 80107d8:	bd80      	pop	{r7, pc}
	...

080107dc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80107dc:	b580      	push	{r7, lr}
 80107de:	b088      	sub	sp, #32
 80107e0:	af00      	add	r7, sp, #0
 80107e2:	60f8      	str	r0, [r7, #12]
 80107e4:	60b9      	str	r1, [r7, #8]
 80107e6:	607a      	str	r2, [r7, #4]
 80107e8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80107ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80107f4:	3b01      	subs	r3, #1
 80107f6:	009b      	lsls	r3, r3, #2
 80107f8:	4413      	add	r3, r2
 80107fa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80107fc:	69bb      	ldr	r3, [r7, #24]
 80107fe:	f023 0307 	bic.w	r3, r3, #7
 8010802:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010804:	69bb      	ldr	r3, [r7, #24]
 8010806:	f003 0307 	and.w	r3, r3, #7
 801080a:	2b00      	cmp	r3, #0
 801080c:	d00b      	beq.n	8010826 <prvInitialiseNewTask+0x4a>
	__asm volatile
 801080e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010812:	f383 8811 	msr	BASEPRI, r3
 8010816:	f3bf 8f6f 	isb	sy
 801081a:	f3bf 8f4f 	dsb	sy
 801081e:	617b      	str	r3, [r7, #20]
}
 8010820:	bf00      	nop
 8010822:	bf00      	nop
 8010824:	e7fd      	b.n	8010822 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8010826:	68bb      	ldr	r3, [r7, #8]
 8010828:	2b00      	cmp	r3, #0
 801082a:	d01f      	beq.n	801086c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801082c:	2300      	movs	r3, #0
 801082e:	61fb      	str	r3, [r7, #28]
 8010830:	e012      	b.n	8010858 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010832:	68ba      	ldr	r2, [r7, #8]
 8010834:	69fb      	ldr	r3, [r7, #28]
 8010836:	4413      	add	r3, r2
 8010838:	7819      	ldrb	r1, [r3, #0]
 801083a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801083c:	69fb      	ldr	r3, [r7, #28]
 801083e:	4413      	add	r3, r2
 8010840:	3334      	adds	r3, #52	@ 0x34
 8010842:	460a      	mov	r2, r1
 8010844:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010846:	68ba      	ldr	r2, [r7, #8]
 8010848:	69fb      	ldr	r3, [r7, #28]
 801084a:	4413      	add	r3, r2
 801084c:	781b      	ldrb	r3, [r3, #0]
 801084e:	2b00      	cmp	r3, #0
 8010850:	d006      	beq.n	8010860 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010852:	69fb      	ldr	r3, [r7, #28]
 8010854:	3301      	adds	r3, #1
 8010856:	61fb      	str	r3, [r7, #28]
 8010858:	69fb      	ldr	r3, [r7, #28]
 801085a:	2b0f      	cmp	r3, #15
 801085c:	d9e9      	bls.n	8010832 <prvInitialiseNewTask+0x56>
 801085e:	e000      	b.n	8010862 <prvInitialiseNewTask+0x86>
			{
				break;
 8010860:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010864:	2200      	movs	r2, #0
 8010866:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801086a:	e003      	b.n	8010874 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 801086c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801086e:	2200      	movs	r2, #0
 8010870:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010876:	2b06      	cmp	r3, #6
 8010878:	d901      	bls.n	801087e <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 801087a:	2306      	movs	r3, #6
 801087c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801087e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010880:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010882:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010886:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010888:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 801088a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801088c:	2200      	movs	r2, #0
 801088e:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010892:	3304      	adds	r3, #4
 8010894:	4618      	mov	r0, r3
 8010896:	f7ff f8d9 	bl	800fa4c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801089a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801089c:	3318      	adds	r3, #24
 801089e:	4618      	mov	r0, r3
 80108a0:	f7ff f8d4 	bl	800fa4c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80108a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80108a8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80108aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80108ac:	f1c3 0207 	rsb	r2, r3, #7
 80108b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108b2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80108b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80108b8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80108ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108bc:	2200      	movs	r2, #0
 80108be:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80108c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108c4:	2200      	movs	r2, #0
 80108c6:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80108ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108cc:	334c      	adds	r3, #76	@ 0x4c
 80108ce:	224c      	movs	r2, #76	@ 0x4c
 80108d0:	2100      	movs	r1, #0
 80108d2:	4618      	mov	r0, r3
 80108d4:	f002 fc8a 	bl	80131ec <memset>
 80108d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108da:	4a0d      	ldr	r2, [pc, #52]	@ (8010910 <prvInitialiseNewTask+0x134>)
 80108dc:	651a      	str	r2, [r3, #80]	@ 0x50
 80108de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108e0:	4a0c      	ldr	r2, [pc, #48]	@ (8010914 <prvInitialiseNewTask+0x138>)
 80108e2:	655a      	str	r2, [r3, #84]	@ 0x54
 80108e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108e6:	4a0c      	ldr	r2, [pc, #48]	@ (8010918 <prvInitialiseNewTask+0x13c>)
 80108e8:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80108ea:	683a      	ldr	r2, [r7, #0]
 80108ec:	68f9      	ldr	r1, [r7, #12]
 80108ee:	69b8      	ldr	r0, [r7, #24]
 80108f0:	f000 fefa 	bl	80116e8 <pxPortInitialiseStack>
 80108f4:	4602      	mov	r2, r0
 80108f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108f8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80108fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80108fc:	2b00      	cmp	r3, #0
 80108fe:	d002      	beq.n	8010906 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010900:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010902:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010904:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010906:	bf00      	nop
 8010908:	3720      	adds	r7, #32
 801090a:	46bd      	mov	sp, r7
 801090c:	bd80      	pop	{r7, pc}
 801090e:	bf00      	nop
 8010910:	20005764 	.word	0x20005764
 8010914:	200057cc 	.word	0x200057cc
 8010918:	20005834 	.word	0x20005834

0801091c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801091c:	b580      	push	{r7, lr}
 801091e:	b082      	sub	sp, #8
 8010920:	af00      	add	r7, sp, #0
 8010922:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010924:	f001 f810 	bl	8011948 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010928:	4b2a      	ldr	r3, [pc, #168]	@ (80109d4 <prvAddNewTaskToReadyList+0xb8>)
 801092a:	681b      	ldr	r3, [r3, #0]
 801092c:	3301      	adds	r3, #1
 801092e:	4a29      	ldr	r2, [pc, #164]	@ (80109d4 <prvAddNewTaskToReadyList+0xb8>)
 8010930:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010932:	4b29      	ldr	r3, [pc, #164]	@ (80109d8 <prvAddNewTaskToReadyList+0xbc>)
 8010934:	681b      	ldr	r3, [r3, #0]
 8010936:	2b00      	cmp	r3, #0
 8010938:	d109      	bne.n	801094e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801093a:	4a27      	ldr	r2, [pc, #156]	@ (80109d8 <prvAddNewTaskToReadyList+0xbc>)
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010940:	4b24      	ldr	r3, [pc, #144]	@ (80109d4 <prvAddNewTaskToReadyList+0xb8>)
 8010942:	681b      	ldr	r3, [r3, #0]
 8010944:	2b01      	cmp	r3, #1
 8010946:	d110      	bne.n	801096a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010948:	f000 fbe4 	bl	8011114 <prvInitialiseTaskLists>
 801094c:	e00d      	b.n	801096a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801094e:	4b23      	ldr	r3, [pc, #140]	@ (80109dc <prvAddNewTaskToReadyList+0xc0>)
 8010950:	681b      	ldr	r3, [r3, #0]
 8010952:	2b00      	cmp	r3, #0
 8010954:	d109      	bne.n	801096a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010956:	4b20      	ldr	r3, [pc, #128]	@ (80109d8 <prvAddNewTaskToReadyList+0xbc>)
 8010958:	681b      	ldr	r3, [r3, #0]
 801095a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010960:	429a      	cmp	r2, r3
 8010962:	d802      	bhi.n	801096a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010964:	4a1c      	ldr	r2, [pc, #112]	@ (80109d8 <prvAddNewTaskToReadyList+0xbc>)
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801096a:	4b1d      	ldr	r3, [pc, #116]	@ (80109e0 <prvAddNewTaskToReadyList+0xc4>)
 801096c:	681b      	ldr	r3, [r3, #0]
 801096e:	3301      	adds	r3, #1
 8010970:	4a1b      	ldr	r2, [pc, #108]	@ (80109e0 <prvAddNewTaskToReadyList+0xc4>)
 8010972:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010978:	2201      	movs	r2, #1
 801097a:	409a      	lsls	r2, r3
 801097c:	4b19      	ldr	r3, [pc, #100]	@ (80109e4 <prvAddNewTaskToReadyList+0xc8>)
 801097e:	681b      	ldr	r3, [r3, #0]
 8010980:	4313      	orrs	r3, r2
 8010982:	4a18      	ldr	r2, [pc, #96]	@ (80109e4 <prvAddNewTaskToReadyList+0xc8>)
 8010984:	6013      	str	r3, [r2, #0]
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801098a:	4613      	mov	r3, r2
 801098c:	009b      	lsls	r3, r3, #2
 801098e:	4413      	add	r3, r2
 8010990:	009b      	lsls	r3, r3, #2
 8010992:	4a15      	ldr	r2, [pc, #84]	@ (80109e8 <prvAddNewTaskToReadyList+0xcc>)
 8010994:	441a      	add	r2, r3
 8010996:	687b      	ldr	r3, [r7, #4]
 8010998:	3304      	adds	r3, #4
 801099a:	4619      	mov	r1, r3
 801099c:	4610      	mov	r0, r2
 801099e:	f7ff f862 	bl	800fa66 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80109a2:	f001 f803 	bl	80119ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80109a6:	4b0d      	ldr	r3, [pc, #52]	@ (80109dc <prvAddNewTaskToReadyList+0xc0>)
 80109a8:	681b      	ldr	r3, [r3, #0]
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	d00e      	beq.n	80109cc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80109ae:	4b0a      	ldr	r3, [pc, #40]	@ (80109d8 <prvAddNewTaskToReadyList+0xbc>)
 80109b0:	681b      	ldr	r3, [r3, #0]
 80109b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80109b8:	429a      	cmp	r2, r3
 80109ba:	d207      	bcs.n	80109cc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80109bc:	4b0b      	ldr	r3, [pc, #44]	@ (80109ec <prvAddNewTaskToReadyList+0xd0>)
 80109be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80109c2:	601a      	str	r2, [r3, #0]
 80109c4:	f3bf 8f4f 	dsb	sy
 80109c8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80109cc:	bf00      	nop
 80109ce:	3708      	adds	r7, #8
 80109d0:	46bd      	mov	sp, r7
 80109d2:	bd80      	pop	{r7, pc}
 80109d4:	20001b08 	.word	0x20001b08
 80109d8:	20001a08 	.word	0x20001a08
 80109dc:	20001b14 	.word	0x20001b14
 80109e0:	20001b24 	.word	0x20001b24
 80109e4:	20001b10 	.word	0x20001b10
 80109e8:	20001a0c 	.word	0x20001a0c
 80109ec:	e000ed04 	.word	0xe000ed04

080109f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80109f0:	b580      	push	{r7, lr}
 80109f2:	b084      	sub	sp, #16
 80109f4:	af00      	add	r7, sp, #0
 80109f6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80109f8:	2300      	movs	r3, #0
 80109fa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	2b00      	cmp	r3, #0
 8010a00:	d018      	beq.n	8010a34 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010a02:	4b14      	ldr	r3, [pc, #80]	@ (8010a54 <vTaskDelay+0x64>)
 8010a04:	681b      	ldr	r3, [r3, #0]
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	d00b      	beq.n	8010a22 <vTaskDelay+0x32>
	__asm volatile
 8010a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a0e:	f383 8811 	msr	BASEPRI, r3
 8010a12:	f3bf 8f6f 	isb	sy
 8010a16:	f3bf 8f4f 	dsb	sy
 8010a1a:	60bb      	str	r3, [r7, #8]
}
 8010a1c:	bf00      	nop
 8010a1e:	bf00      	nop
 8010a20:	e7fd      	b.n	8010a1e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8010a22:	f000 f885 	bl	8010b30 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010a26:	2100      	movs	r1, #0
 8010a28:	6878      	ldr	r0, [r7, #4]
 8010a2a:	f000 fdf7 	bl	801161c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010a2e:	f000 f88d 	bl	8010b4c <xTaskResumeAll>
 8010a32:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010a34:	68fb      	ldr	r3, [r7, #12]
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	d107      	bne.n	8010a4a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8010a3a:	4b07      	ldr	r3, [pc, #28]	@ (8010a58 <vTaskDelay+0x68>)
 8010a3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010a40:	601a      	str	r2, [r3, #0]
 8010a42:	f3bf 8f4f 	dsb	sy
 8010a46:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010a4a:	bf00      	nop
 8010a4c:	3710      	adds	r7, #16
 8010a4e:	46bd      	mov	sp, r7
 8010a50:	bd80      	pop	{r7, pc}
 8010a52:	bf00      	nop
 8010a54:	20001b30 	.word	0x20001b30
 8010a58:	e000ed04 	.word	0xe000ed04

08010a5c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010a5c:	b580      	push	{r7, lr}
 8010a5e:	b08a      	sub	sp, #40	@ 0x28
 8010a60:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010a62:	2300      	movs	r3, #0
 8010a64:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010a66:	2300      	movs	r3, #0
 8010a68:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010a6a:	463a      	mov	r2, r7
 8010a6c:	1d39      	adds	r1, r7, #4
 8010a6e:	f107 0308 	add.w	r3, r7, #8
 8010a72:	4618      	mov	r0, r3
 8010a74:	f7f1 fcec 	bl	8002450 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010a78:	6839      	ldr	r1, [r7, #0]
 8010a7a:	687b      	ldr	r3, [r7, #4]
 8010a7c:	68ba      	ldr	r2, [r7, #8]
 8010a7e:	9202      	str	r2, [sp, #8]
 8010a80:	9301      	str	r3, [sp, #4]
 8010a82:	2300      	movs	r3, #0
 8010a84:	9300      	str	r3, [sp, #0]
 8010a86:	2300      	movs	r3, #0
 8010a88:	460a      	mov	r2, r1
 8010a8a:	4921      	ldr	r1, [pc, #132]	@ (8010b10 <vTaskStartScheduler+0xb4>)
 8010a8c:	4821      	ldr	r0, [pc, #132]	@ (8010b14 <vTaskStartScheduler+0xb8>)
 8010a8e:	f7ff fdff 	bl	8010690 <xTaskCreateStatic>
 8010a92:	4603      	mov	r3, r0
 8010a94:	4a20      	ldr	r2, [pc, #128]	@ (8010b18 <vTaskStartScheduler+0xbc>)
 8010a96:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010a98:	4b1f      	ldr	r3, [pc, #124]	@ (8010b18 <vTaskStartScheduler+0xbc>)
 8010a9a:	681b      	ldr	r3, [r3, #0]
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	d002      	beq.n	8010aa6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010aa0:	2301      	movs	r3, #1
 8010aa2:	617b      	str	r3, [r7, #20]
 8010aa4:	e001      	b.n	8010aaa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010aa6:	2300      	movs	r3, #0
 8010aa8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010aaa:	697b      	ldr	r3, [r7, #20]
 8010aac:	2b01      	cmp	r3, #1
 8010aae:	d11b      	bne.n	8010ae8 <vTaskStartScheduler+0x8c>
	__asm volatile
 8010ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ab4:	f383 8811 	msr	BASEPRI, r3
 8010ab8:	f3bf 8f6f 	isb	sy
 8010abc:	f3bf 8f4f 	dsb	sy
 8010ac0:	613b      	str	r3, [r7, #16]
}
 8010ac2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010ac4:	4b15      	ldr	r3, [pc, #84]	@ (8010b1c <vTaskStartScheduler+0xc0>)
 8010ac6:	681b      	ldr	r3, [r3, #0]
 8010ac8:	334c      	adds	r3, #76	@ 0x4c
 8010aca:	4a15      	ldr	r2, [pc, #84]	@ (8010b20 <vTaskStartScheduler+0xc4>)
 8010acc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010ace:	4b15      	ldr	r3, [pc, #84]	@ (8010b24 <vTaskStartScheduler+0xc8>)
 8010ad0:	f04f 32ff 	mov.w	r2, #4294967295
 8010ad4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010ad6:	4b14      	ldr	r3, [pc, #80]	@ (8010b28 <vTaskStartScheduler+0xcc>)
 8010ad8:	2201      	movs	r2, #1
 8010ada:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010adc:	4b13      	ldr	r3, [pc, #76]	@ (8010b2c <vTaskStartScheduler+0xd0>)
 8010ade:	2200      	movs	r2, #0
 8010ae0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010ae2:	f000 fe8d 	bl	8011800 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010ae6:	e00f      	b.n	8010b08 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010ae8:	697b      	ldr	r3, [r7, #20]
 8010aea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010aee:	d10b      	bne.n	8010b08 <vTaskStartScheduler+0xac>
	__asm volatile
 8010af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010af4:	f383 8811 	msr	BASEPRI, r3
 8010af8:	f3bf 8f6f 	isb	sy
 8010afc:	f3bf 8f4f 	dsb	sy
 8010b00:	60fb      	str	r3, [r7, #12]
}
 8010b02:	bf00      	nop
 8010b04:	bf00      	nop
 8010b06:	e7fd      	b.n	8010b04 <vTaskStartScheduler+0xa8>
}
 8010b08:	bf00      	nop
 8010b0a:	3718      	adds	r7, #24
 8010b0c:	46bd      	mov	sp, r7
 8010b0e:	bd80      	pop	{r7, pc}
 8010b10:	08015430 	.word	0x08015430
 8010b14:	080110e5 	.word	0x080110e5
 8010b18:	20001b2c 	.word	0x20001b2c
 8010b1c:	20001a08 	.word	0x20001a08
 8010b20:	20000434 	.word	0x20000434
 8010b24:	20001b28 	.word	0x20001b28
 8010b28:	20001b14 	.word	0x20001b14
 8010b2c:	20001b0c 	.word	0x20001b0c

08010b30 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010b30:	b480      	push	{r7}
 8010b32:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8010b34:	4b04      	ldr	r3, [pc, #16]	@ (8010b48 <vTaskSuspendAll+0x18>)
 8010b36:	681b      	ldr	r3, [r3, #0]
 8010b38:	3301      	adds	r3, #1
 8010b3a:	4a03      	ldr	r2, [pc, #12]	@ (8010b48 <vTaskSuspendAll+0x18>)
 8010b3c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8010b3e:	bf00      	nop
 8010b40:	46bd      	mov	sp, r7
 8010b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b46:	4770      	bx	lr
 8010b48:	20001b30 	.word	0x20001b30

08010b4c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010b4c:	b580      	push	{r7, lr}
 8010b4e:	b084      	sub	sp, #16
 8010b50:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8010b52:	2300      	movs	r3, #0
 8010b54:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8010b56:	2300      	movs	r3, #0
 8010b58:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010b5a:	4b42      	ldr	r3, [pc, #264]	@ (8010c64 <xTaskResumeAll+0x118>)
 8010b5c:	681b      	ldr	r3, [r3, #0]
 8010b5e:	2b00      	cmp	r3, #0
 8010b60:	d10b      	bne.n	8010b7a <xTaskResumeAll+0x2e>
	__asm volatile
 8010b62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b66:	f383 8811 	msr	BASEPRI, r3
 8010b6a:	f3bf 8f6f 	isb	sy
 8010b6e:	f3bf 8f4f 	dsb	sy
 8010b72:	603b      	str	r3, [r7, #0]
}
 8010b74:	bf00      	nop
 8010b76:	bf00      	nop
 8010b78:	e7fd      	b.n	8010b76 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010b7a:	f000 fee5 	bl	8011948 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010b7e:	4b39      	ldr	r3, [pc, #228]	@ (8010c64 <xTaskResumeAll+0x118>)
 8010b80:	681b      	ldr	r3, [r3, #0]
 8010b82:	3b01      	subs	r3, #1
 8010b84:	4a37      	ldr	r2, [pc, #220]	@ (8010c64 <xTaskResumeAll+0x118>)
 8010b86:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010b88:	4b36      	ldr	r3, [pc, #216]	@ (8010c64 <xTaskResumeAll+0x118>)
 8010b8a:	681b      	ldr	r3, [r3, #0]
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	d161      	bne.n	8010c54 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010b90:	4b35      	ldr	r3, [pc, #212]	@ (8010c68 <xTaskResumeAll+0x11c>)
 8010b92:	681b      	ldr	r3, [r3, #0]
 8010b94:	2b00      	cmp	r3, #0
 8010b96:	d05d      	beq.n	8010c54 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010b98:	e02e      	b.n	8010bf8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010b9a:	4b34      	ldr	r3, [pc, #208]	@ (8010c6c <xTaskResumeAll+0x120>)
 8010b9c:	68db      	ldr	r3, [r3, #12]
 8010b9e:	68db      	ldr	r3, [r3, #12]
 8010ba0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010ba2:	68fb      	ldr	r3, [r7, #12]
 8010ba4:	3318      	adds	r3, #24
 8010ba6:	4618      	mov	r0, r3
 8010ba8:	f7fe ffba 	bl	800fb20 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010bac:	68fb      	ldr	r3, [r7, #12]
 8010bae:	3304      	adds	r3, #4
 8010bb0:	4618      	mov	r0, r3
 8010bb2:	f7fe ffb5 	bl	800fb20 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010bb6:	68fb      	ldr	r3, [r7, #12]
 8010bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010bba:	2201      	movs	r2, #1
 8010bbc:	409a      	lsls	r2, r3
 8010bbe:	4b2c      	ldr	r3, [pc, #176]	@ (8010c70 <xTaskResumeAll+0x124>)
 8010bc0:	681b      	ldr	r3, [r3, #0]
 8010bc2:	4313      	orrs	r3, r2
 8010bc4:	4a2a      	ldr	r2, [pc, #168]	@ (8010c70 <xTaskResumeAll+0x124>)
 8010bc6:	6013      	str	r3, [r2, #0]
 8010bc8:	68fb      	ldr	r3, [r7, #12]
 8010bca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010bcc:	4613      	mov	r3, r2
 8010bce:	009b      	lsls	r3, r3, #2
 8010bd0:	4413      	add	r3, r2
 8010bd2:	009b      	lsls	r3, r3, #2
 8010bd4:	4a27      	ldr	r2, [pc, #156]	@ (8010c74 <xTaskResumeAll+0x128>)
 8010bd6:	441a      	add	r2, r3
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	3304      	adds	r3, #4
 8010bdc:	4619      	mov	r1, r3
 8010bde:	4610      	mov	r0, r2
 8010be0:	f7fe ff41 	bl	800fa66 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010be4:	68fb      	ldr	r3, [r7, #12]
 8010be6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010be8:	4b23      	ldr	r3, [pc, #140]	@ (8010c78 <xTaskResumeAll+0x12c>)
 8010bea:	681b      	ldr	r3, [r3, #0]
 8010bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010bee:	429a      	cmp	r2, r3
 8010bf0:	d302      	bcc.n	8010bf8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8010bf2:	4b22      	ldr	r3, [pc, #136]	@ (8010c7c <xTaskResumeAll+0x130>)
 8010bf4:	2201      	movs	r2, #1
 8010bf6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010bf8:	4b1c      	ldr	r3, [pc, #112]	@ (8010c6c <xTaskResumeAll+0x120>)
 8010bfa:	681b      	ldr	r3, [r3, #0]
 8010bfc:	2b00      	cmp	r3, #0
 8010bfe:	d1cc      	bne.n	8010b9a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010c00:	68fb      	ldr	r3, [r7, #12]
 8010c02:	2b00      	cmp	r3, #0
 8010c04:	d001      	beq.n	8010c0a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010c06:	f000 fb29 	bl	801125c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8010c0a:	4b1d      	ldr	r3, [pc, #116]	@ (8010c80 <xTaskResumeAll+0x134>)
 8010c0c:	681b      	ldr	r3, [r3, #0]
 8010c0e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d010      	beq.n	8010c38 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010c16:	f000 f837 	bl	8010c88 <xTaskIncrementTick>
 8010c1a:	4603      	mov	r3, r0
 8010c1c:	2b00      	cmp	r3, #0
 8010c1e:	d002      	beq.n	8010c26 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8010c20:	4b16      	ldr	r3, [pc, #88]	@ (8010c7c <xTaskResumeAll+0x130>)
 8010c22:	2201      	movs	r2, #1
 8010c24:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	3b01      	subs	r3, #1
 8010c2a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d1f1      	bne.n	8010c16 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8010c32:	4b13      	ldr	r3, [pc, #76]	@ (8010c80 <xTaskResumeAll+0x134>)
 8010c34:	2200      	movs	r2, #0
 8010c36:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010c38:	4b10      	ldr	r3, [pc, #64]	@ (8010c7c <xTaskResumeAll+0x130>)
 8010c3a:	681b      	ldr	r3, [r3, #0]
 8010c3c:	2b00      	cmp	r3, #0
 8010c3e:	d009      	beq.n	8010c54 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010c40:	2301      	movs	r3, #1
 8010c42:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010c44:	4b0f      	ldr	r3, [pc, #60]	@ (8010c84 <xTaskResumeAll+0x138>)
 8010c46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010c4a:	601a      	str	r2, [r3, #0]
 8010c4c:	f3bf 8f4f 	dsb	sy
 8010c50:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010c54:	f000 feaa 	bl	80119ac <vPortExitCritical>

	return xAlreadyYielded;
 8010c58:	68bb      	ldr	r3, [r7, #8]
}
 8010c5a:	4618      	mov	r0, r3
 8010c5c:	3710      	adds	r7, #16
 8010c5e:	46bd      	mov	sp, r7
 8010c60:	bd80      	pop	{r7, pc}
 8010c62:	bf00      	nop
 8010c64:	20001b30 	.word	0x20001b30
 8010c68:	20001b08 	.word	0x20001b08
 8010c6c:	20001ac8 	.word	0x20001ac8
 8010c70:	20001b10 	.word	0x20001b10
 8010c74:	20001a0c 	.word	0x20001a0c
 8010c78:	20001a08 	.word	0x20001a08
 8010c7c:	20001b1c 	.word	0x20001b1c
 8010c80:	20001b18 	.word	0x20001b18
 8010c84:	e000ed04 	.word	0xe000ed04

08010c88 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010c88:	b580      	push	{r7, lr}
 8010c8a:	b086      	sub	sp, #24
 8010c8c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8010c8e:	2300      	movs	r3, #0
 8010c90:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010c92:	4b4f      	ldr	r3, [pc, #316]	@ (8010dd0 <xTaskIncrementTick+0x148>)
 8010c94:	681b      	ldr	r3, [r3, #0]
 8010c96:	2b00      	cmp	r3, #0
 8010c98:	f040 808f 	bne.w	8010dba <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010c9c:	4b4d      	ldr	r3, [pc, #308]	@ (8010dd4 <xTaskIncrementTick+0x14c>)
 8010c9e:	681b      	ldr	r3, [r3, #0]
 8010ca0:	3301      	adds	r3, #1
 8010ca2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010ca4:	4a4b      	ldr	r2, [pc, #300]	@ (8010dd4 <xTaskIncrementTick+0x14c>)
 8010ca6:	693b      	ldr	r3, [r7, #16]
 8010ca8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010caa:	693b      	ldr	r3, [r7, #16]
 8010cac:	2b00      	cmp	r3, #0
 8010cae:	d121      	bne.n	8010cf4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8010cb0:	4b49      	ldr	r3, [pc, #292]	@ (8010dd8 <xTaskIncrementTick+0x150>)
 8010cb2:	681b      	ldr	r3, [r3, #0]
 8010cb4:	681b      	ldr	r3, [r3, #0]
 8010cb6:	2b00      	cmp	r3, #0
 8010cb8:	d00b      	beq.n	8010cd2 <xTaskIncrementTick+0x4a>
	__asm volatile
 8010cba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010cbe:	f383 8811 	msr	BASEPRI, r3
 8010cc2:	f3bf 8f6f 	isb	sy
 8010cc6:	f3bf 8f4f 	dsb	sy
 8010cca:	603b      	str	r3, [r7, #0]
}
 8010ccc:	bf00      	nop
 8010cce:	bf00      	nop
 8010cd0:	e7fd      	b.n	8010cce <xTaskIncrementTick+0x46>
 8010cd2:	4b41      	ldr	r3, [pc, #260]	@ (8010dd8 <xTaskIncrementTick+0x150>)
 8010cd4:	681b      	ldr	r3, [r3, #0]
 8010cd6:	60fb      	str	r3, [r7, #12]
 8010cd8:	4b40      	ldr	r3, [pc, #256]	@ (8010ddc <xTaskIncrementTick+0x154>)
 8010cda:	681b      	ldr	r3, [r3, #0]
 8010cdc:	4a3e      	ldr	r2, [pc, #248]	@ (8010dd8 <xTaskIncrementTick+0x150>)
 8010cde:	6013      	str	r3, [r2, #0]
 8010ce0:	4a3e      	ldr	r2, [pc, #248]	@ (8010ddc <xTaskIncrementTick+0x154>)
 8010ce2:	68fb      	ldr	r3, [r7, #12]
 8010ce4:	6013      	str	r3, [r2, #0]
 8010ce6:	4b3e      	ldr	r3, [pc, #248]	@ (8010de0 <xTaskIncrementTick+0x158>)
 8010ce8:	681b      	ldr	r3, [r3, #0]
 8010cea:	3301      	adds	r3, #1
 8010cec:	4a3c      	ldr	r2, [pc, #240]	@ (8010de0 <xTaskIncrementTick+0x158>)
 8010cee:	6013      	str	r3, [r2, #0]
 8010cf0:	f000 fab4 	bl	801125c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010cf4:	4b3b      	ldr	r3, [pc, #236]	@ (8010de4 <xTaskIncrementTick+0x15c>)
 8010cf6:	681b      	ldr	r3, [r3, #0]
 8010cf8:	693a      	ldr	r2, [r7, #16]
 8010cfa:	429a      	cmp	r2, r3
 8010cfc:	d348      	bcc.n	8010d90 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010cfe:	4b36      	ldr	r3, [pc, #216]	@ (8010dd8 <xTaskIncrementTick+0x150>)
 8010d00:	681b      	ldr	r3, [r3, #0]
 8010d02:	681b      	ldr	r3, [r3, #0]
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	d104      	bne.n	8010d12 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010d08:	4b36      	ldr	r3, [pc, #216]	@ (8010de4 <xTaskIncrementTick+0x15c>)
 8010d0a:	f04f 32ff 	mov.w	r2, #4294967295
 8010d0e:	601a      	str	r2, [r3, #0]
					break;
 8010d10:	e03e      	b.n	8010d90 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010d12:	4b31      	ldr	r3, [pc, #196]	@ (8010dd8 <xTaskIncrementTick+0x150>)
 8010d14:	681b      	ldr	r3, [r3, #0]
 8010d16:	68db      	ldr	r3, [r3, #12]
 8010d18:	68db      	ldr	r3, [r3, #12]
 8010d1a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010d1c:	68bb      	ldr	r3, [r7, #8]
 8010d1e:	685b      	ldr	r3, [r3, #4]
 8010d20:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010d22:	693a      	ldr	r2, [r7, #16]
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	429a      	cmp	r2, r3
 8010d28:	d203      	bcs.n	8010d32 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010d2a:	4a2e      	ldr	r2, [pc, #184]	@ (8010de4 <xTaskIncrementTick+0x15c>)
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8010d30:	e02e      	b.n	8010d90 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010d32:	68bb      	ldr	r3, [r7, #8]
 8010d34:	3304      	adds	r3, #4
 8010d36:	4618      	mov	r0, r3
 8010d38:	f7fe fef2 	bl	800fb20 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010d3c:	68bb      	ldr	r3, [r7, #8]
 8010d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d40:	2b00      	cmp	r3, #0
 8010d42:	d004      	beq.n	8010d4e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010d44:	68bb      	ldr	r3, [r7, #8]
 8010d46:	3318      	adds	r3, #24
 8010d48:	4618      	mov	r0, r3
 8010d4a:	f7fe fee9 	bl	800fb20 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010d4e:	68bb      	ldr	r3, [r7, #8]
 8010d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d52:	2201      	movs	r2, #1
 8010d54:	409a      	lsls	r2, r3
 8010d56:	4b24      	ldr	r3, [pc, #144]	@ (8010de8 <xTaskIncrementTick+0x160>)
 8010d58:	681b      	ldr	r3, [r3, #0]
 8010d5a:	4313      	orrs	r3, r2
 8010d5c:	4a22      	ldr	r2, [pc, #136]	@ (8010de8 <xTaskIncrementTick+0x160>)
 8010d5e:	6013      	str	r3, [r2, #0]
 8010d60:	68bb      	ldr	r3, [r7, #8]
 8010d62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010d64:	4613      	mov	r3, r2
 8010d66:	009b      	lsls	r3, r3, #2
 8010d68:	4413      	add	r3, r2
 8010d6a:	009b      	lsls	r3, r3, #2
 8010d6c:	4a1f      	ldr	r2, [pc, #124]	@ (8010dec <xTaskIncrementTick+0x164>)
 8010d6e:	441a      	add	r2, r3
 8010d70:	68bb      	ldr	r3, [r7, #8]
 8010d72:	3304      	adds	r3, #4
 8010d74:	4619      	mov	r1, r3
 8010d76:	4610      	mov	r0, r2
 8010d78:	f7fe fe75 	bl	800fa66 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010d7c:	68bb      	ldr	r3, [r7, #8]
 8010d7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010d80:	4b1b      	ldr	r3, [pc, #108]	@ (8010df0 <xTaskIncrementTick+0x168>)
 8010d82:	681b      	ldr	r3, [r3, #0]
 8010d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d86:	429a      	cmp	r2, r3
 8010d88:	d3b9      	bcc.n	8010cfe <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8010d8a:	2301      	movs	r3, #1
 8010d8c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010d8e:	e7b6      	b.n	8010cfe <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010d90:	4b17      	ldr	r3, [pc, #92]	@ (8010df0 <xTaskIncrementTick+0x168>)
 8010d92:	681b      	ldr	r3, [r3, #0]
 8010d94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010d96:	4915      	ldr	r1, [pc, #84]	@ (8010dec <xTaskIncrementTick+0x164>)
 8010d98:	4613      	mov	r3, r2
 8010d9a:	009b      	lsls	r3, r3, #2
 8010d9c:	4413      	add	r3, r2
 8010d9e:	009b      	lsls	r3, r3, #2
 8010da0:	440b      	add	r3, r1
 8010da2:	681b      	ldr	r3, [r3, #0]
 8010da4:	2b01      	cmp	r3, #1
 8010da6:	d901      	bls.n	8010dac <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8010da8:	2301      	movs	r3, #1
 8010daa:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8010dac:	4b11      	ldr	r3, [pc, #68]	@ (8010df4 <xTaskIncrementTick+0x16c>)
 8010dae:	681b      	ldr	r3, [r3, #0]
 8010db0:	2b00      	cmp	r3, #0
 8010db2:	d007      	beq.n	8010dc4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8010db4:	2301      	movs	r3, #1
 8010db6:	617b      	str	r3, [r7, #20]
 8010db8:	e004      	b.n	8010dc4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8010dba:	4b0f      	ldr	r3, [pc, #60]	@ (8010df8 <xTaskIncrementTick+0x170>)
 8010dbc:	681b      	ldr	r3, [r3, #0]
 8010dbe:	3301      	adds	r3, #1
 8010dc0:	4a0d      	ldr	r2, [pc, #52]	@ (8010df8 <xTaskIncrementTick+0x170>)
 8010dc2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8010dc4:	697b      	ldr	r3, [r7, #20]
}
 8010dc6:	4618      	mov	r0, r3
 8010dc8:	3718      	adds	r7, #24
 8010dca:	46bd      	mov	sp, r7
 8010dcc:	bd80      	pop	{r7, pc}
 8010dce:	bf00      	nop
 8010dd0:	20001b30 	.word	0x20001b30
 8010dd4:	20001b0c 	.word	0x20001b0c
 8010dd8:	20001ac0 	.word	0x20001ac0
 8010ddc:	20001ac4 	.word	0x20001ac4
 8010de0:	20001b20 	.word	0x20001b20
 8010de4:	20001b28 	.word	0x20001b28
 8010de8:	20001b10 	.word	0x20001b10
 8010dec:	20001a0c 	.word	0x20001a0c
 8010df0:	20001a08 	.word	0x20001a08
 8010df4:	20001b1c 	.word	0x20001b1c
 8010df8:	20001b18 	.word	0x20001b18

08010dfc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010dfc:	b480      	push	{r7}
 8010dfe:	b087      	sub	sp, #28
 8010e00:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010e02:	4b2a      	ldr	r3, [pc, #168]	@ (8010eac <vTaskSwitchContext+0xb0>)
 8010e04:	681b      	ldr	r3, [r3, #0]
 8010e06:	2b00      	cmp	r3, #0
 8010e08:	d003      	beq.n	8010e12 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8010e0a:	4b29      	ldr	r3, [pc, #164]	@ (8010eb0 <vTaskSwitchContext+0xb4>)
 8010e0c:	2201      	movs	r2, #1
 8010e0e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010e10:	e045      	b.n	8010e9e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8010e12:	4b27      	ldr	r3, [pc, #156]	@ (8010eb0 <vTaskSwitchContext+0xb4>)
 8010e14:	2200      	movs	r2, #0
 8010e16:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010e18:	4b26      	ldr	r3, [pc, #152]	@ (8010eb4 <vTaskSwitchContext+0xb8>)
 8010e1a:	681b      	ldr	r3, [r3, #0]
 8010e1c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8010e1e:	68fb      	ldr	r3, [r7, #12]
 8010e20:	fab3 f383 	clz	r3, r3
 8010e24:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8010e26:	7afb      	ldrb	r3, [r7, #11]
 8010e28:	f1c3 031f 	rsb	r3, r3, #31
 8010e2c:	617b      	str	r3, [r7, #20]
 8010e2e:	4922      	ldr	r1, [pc, #136]	@ (8010eb8 <vTaskSwitchContext+0xbc>)
 8010e30:	697a      	ldr	r2, [r7, #20]
 8010e32:	4613      	mov	r3, r2
 8010e34:	009b      	lsls	r3, r3, #2
 8010e36:	4413      	add	r3, r2
 8010e38:	009b      	lsls	r3, r3, #2
 8010e3a:	440b      	add	r3, r1
 8010e3c:	681b      	ldr	r3, [r3, #0]
 8010e3e:	2b00      	cmp	r3, #0
 8010e40:	d10b      	bne.n	8010e5a <vTaskSwitchContext+0x5e>
	__asm volatile
 8010e42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e46:	f383 8811 	msr	BASEPRI, r3
 8010e4a:	f3bf 8f6f 	isb	sy
 8010e4e:	f3bf 8f4f 	dsb	sy
 8010e52:	607b      	str	r3, [r7, #4]
}
 8010e54:	bf00      	nop
 8010e56:	bf00      	nop
 8010e58:	e7fd      	b.n	8010e56 <vTaskSwitchContext+0x5a>
 8010e5a:	697a      	ldr	r2, [r7, #20]
 8010e5c:	4613      	mov	r3, r2
 8010e5e:	009b      	lsls	r3, r3, #2
 8010e60:	4413      	add	r3, r2
 8010e62:	009b      	lsls	r3, r3, #2
 8010e64:	4a14      	ldr	r2, [pc, #80]	@ (8010eb8 <vTaskSwitchContext+0xbc>)
 8010e66:	4413      	add	r3, r2
 8010e68:	613b      	str	r3, [r7, #16]
 8010e6a:	693b      	ldr	r3, [r7, #16]
 8010e6c:	685b      	ldr	r3, [r3, #4]
 8010e6e:	685a      	ldr	r2, [r3, #4]
 8010e70:	693b      	ldr	r3, [r7, #16]
 8010e72:	605a      	str	r2, [r3, #4]
 8010e74:	693b      	ldr	r3, [r7, #16]
 8010e76:	685a      	ldr	r2, [r3, #4]
 8010e78:	693b      	ldr	r3, [r7, #16]
 8010e7a:	3308      	adds	r3, #8
 8010e7c:	429a      	cmp	r2, r3
 8010e7e:	d104      	bne.n	8010e8a <vTaskSwitchContext+0x8e>
 8010e80:	693b      	ldr	r3, [r7, #16]
 8010e82:	685b      	ldr	r3, [r3, #4]
 8010e84:	685a      	ldr	r2, [r3, #4]
 8010e86:	693b      	ldr	r3, [r7, #16]
 8010e88:	605a      	str	r2, [r3, #4]
 8010e8a:	693b      	ldr	r3, [r7, #16]
 8010e8c:	685b      	ldr	r3, [r3, #4]
 8010e8e:	68db      	ldr	r3, [r3, #12]
 8010e90:	4a0a      	ldr	r2, [pc, #40]	@ (8010ebc <vTaskSwitchContext+0xc0>)
 8010e92:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010e94:	4b09      	ldr	r3, [pc, #36]	@ (8010ebc <vTaskSwitchContext+0xc0>)
 8010e96:	681b      	ldr	r3, [r3, #0]
 8010e98:	334c      	adds	r3, #76	@ 0x4c
 8010e9a:	4a09      	ldr	r2, [pc, #36]	@ (8010ec0 <vTaskSwitchContext+0xc4>)
 8010e9c:	6013      	str	r3, [r2, #0]
}
 8010e9e:	bf00      	nop
 8010ea0:	371c      	adds	r7, #28
 8010ea2:	46bd      	mov	sp, r7
 8010ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ea8:	4770      	bx	lr
 8010eaa:	bf00      	nop
 8010eac:	20001b30 	.word	0x20001b30
 8010eb0:	20001b1c 	.word	0x20001b1c
 8010eb4:	20001b10 	.word	0x20001b10
 8010eb8:	20001a0c 	.word	0x20001a0c
 8010ebc:	20001a08 	.word	0x20001a08
 8010ec0:	20000434 	.word	0x20000434

08010ec4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010ec4:	b580      	push	{r7, lr}
 8010ec6:	b084      	sub	sp, #16
 8010ec8:	af00      	add	r7, sp, #0
 8010eca:	6078      	str	r0, [r7, #4]
 8010ecc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	2b00      	cmp	r3, #0
 8010ed2:	d10b      	bne.n	8010eec <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8010ed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ed8:	f383 8811 	msr	BASEPRI, r3
 8010edc:	f3bf 8f6f 	isb	sy
 8010ee0:	f3bf 8f4f 	dsb	sy
 8010ee4:	60fb      	str	r3, [r7, #12]
}
 8010ee6:	bf00      	nop
 8010ee8:	bf00      	nop
 8010eea:	e7fd      	b.n	8010ee8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010eec:	4b07      	ldr	r3, [pc, #28]	@ (8010f0c <vTaskPlaceOnEventList+0x48>)
 8010eee:	681b      	ldr	r3, [r3, #0]
 8010ef0:	3318      	adds	r3, #24
 8010ef2:	4619      	mov	r1, r3
 8010ef4:	6878      	ldr	r0, [r7, #4]
 8010ef6:	f7fe fdda 	bl	800faae <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010efa:	2101      	movs	r1, #1
 8010efc:	6838      	ldr	r0, [r7, #0]
 8010efe:	f000 fb8d 	bl	801161c <prvAddCurrentTaskToDelayedList>
}
 8010f02:	bf00      	nop
 8010f04:	3710      	adds	r7, #16
 8010f06:	46bd      	mov	sp, r7
 8010f08:	bd80      	pop	{r7, pc}
 8010f0a:	bf00      	nop
 8010f0c:	20001a08 	.word	0x20001a08

08010f10 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010f10:	b580      	push	{r7, lr}
 8010f12:	b086      	sub	sp, #24
 8010f14:	af00      	add	r7, sp, #0
 8010f16:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	68db      	ldr	r3, [r3, #12]
 8010f1c:	68db      	ldr	r3, [r3, #12]
 8010f1e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010f20:	693b      	ldr	r3, [r7, #16]
 8010f22:	2b00      	cmp	r3, #0
 8010f24:	d10b      	bne.n	8010f3e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8010f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f2a:	f383 8811 	msr	BASEPRI, r3
 8010f2e:	f3bf 8f6f 	isb	sy
 8010f32:	f3bf 8f4f 	dsb	sy
 8010f36:	60fb      	str	r3, [r7, #12]
}
 8010f38:	bf00      	nop
 8010f3a:	bf00      	nop
 8010f3c:	e7fd      	b.n	8010f3a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010f3e:	693b      	ldr	r3, [r7, #16]
 8010f40:	3318      	adds	r3, #24
 8010f42:	4618      	mov	r0, r3
 8010f44:	f7fe fdec 	bl	800fb20 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010f48:	4b1d      	ldr	r3, [pc, #116]	@ (8010fc0 <xTaskRemoveFromEventList+0xb0>)
 8010f4a:	681b      	ldr	r3, [r3, #0]
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	d11c      	bne.n	8010f8a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010f50:	693b      	ldr	r3, [r7, #16]
 8010f52:	3304      	adds	r3, #4
 8010f54:	4618      	mov	r0, r3
 8010f56:	f7fe fde3 	bl	800fb20 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010f5a:	693b      	ldr	r3, [r7, #16]
 8010f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f5e:	2201      	movs	r2, #1
 8010f60:	409a      	lsls	r2, r3
 8010f62:	4b18      	ldr	r3, [pc, #96]	@ (8010fc4 <xTaskRemoveFromEventList+0xb4>)
 8010f64:	681b      	ldr	r3, [r3, #0]
 8010f66:	4313      	orrs	r3, r2
 8010f68:	4a16      	ldr	r2, [pc, #88]	@ (8010fc4 <xTaskRemoveFromEventList+0xb4>)
 8010f6a:	6013      	str	r3, [r2, #0]
 8010f6c:	693b      	ldr	r3, [r7, #16]
 8010f6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f70:	4613      	mov	r3, r2
 8010f72:	009b      	lsls	r3, r3, #2
 8010f74:	4413      	add	r3, r2
 8010f76:	009b      	lsls	r3, r3, #2
 8010f78:	4a13      	ldr	r2, [pc, #76]	@ (8010fc8 <xTaskRemoveFromEventList+0xb8>)
 8010f7a:	441a      	add	r2, r3
 8010f7c:	693b      	ldr	r3, [r7, #16]
 8010f7e:	3304      	adds	r3, #4
 8010f80:	4619      	mov	r1, r3
 8010f82:	4610      	mov	r0, r2
 8010f84:	f7fe fd6f 	bl	800fa66 <vListInsertEnd>
 8010f88:	e005      	b.n	8010f96 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010f8a:	693b      	ldr	r3, [r7, #16]
 8010f8c:	3318      	adds	r3, #24
 8010f8e:	4619      	mov	r1, r3
 8010f90:	480e      	ldr	r0, [pc, #56]	@ (8010fcc <xTaskRemoveFromEventList+0xbc>)
 8010f92:	f7fe fd68 	bl	800fa66 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010f96:	693b      	ldr	r3, [r7, #16]
 8010f98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8010fd0 <xTaskRemoveFromEventList+0xc0>)
 8010f9c:	681b      	ldr	r3, [r3, #0]
 8010f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010fa0:	429a      	cmp	r2, r3
 8010fa2:	d905      	bls.n	8010fb0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8010fa4:	2301      	movs	r3, #1
 8010fa6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010fa8:	4b0a      	ldr	r3, [pc, #40]	@ (8010fd4 <xTaskRemoveFromEventList+0xc4>)
 8010faa:	2201      	movs	r2, #1
 8010fac:	601a      	str	r2, [r3, #0]
 8010fae:	e001      	b.n	8010fb4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8010fb0:	2300      	movs	r3, #0
 8010fb2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8010fb4:	697b      	ldr	r3, [r7, #20]
}
 8010fb6:	4618      	mov	r0, r3
 8010fb8:	3718      	adds	r7, #24
 8010fba:	46bd      	mov	sp, r7
 8010fbc:	bd80      	pop	{r7, pc}
 8010fbe:	bf00      	nop
 8010fc0:	20001b30 	.word	0x20001b30
 8010fc4:	20001b10 	.word	0x20001b10
 8010fc8:	20001a0c 	.word	0x20001a0c
 8010fcc:	20001ac8 	.word	0x20001ac8
 8010fd0:	20001a08 	.word	0x20001a08
 8010fd4:	20001b1c 	.word	0x20001b1c

08010fd8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010fd8:	b480      	push	{r7}
 8010fda:	b083      	sub	sp, #12
 8010fdc:	af00      	add	r7, sp, #0
 8010fde:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010fe0:	4b06      	ldr	r3, [pc, #24]	@ (8010ffc <vTaskInternalSetTimeOutState+0x24>)
 8010fe2:	681a      	ldr	r2, [r3, #0]
 8010fe4:	687b      	ldr	r3, [r7, #4]
 8010fe6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010fe8:	4b05      	ldr	r3, [pc, #20]	@ (8011000 <vTaskInternalSetTimeOutState+0x28>)
 8010fea:	681a      	ldr	r2, [r3, #0]
 8010fec:	687b      	ldr	r3, [r7, #4]
 8010fee:	605a      	str	r2, [r3, #4]
}
 8010ff0:	bf00      	nop
 8010ff2:	370c      	adds	r7, #12
 8010ff4:	46bd      	mov	sp, r7
 8010ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ffa:	4770      	bx	lr
 8010ffc:	20001b20 	.word	0x20001b20
 8011000:	20001b0c 	.word	0x20001b0c

08011004 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8011004:	b580      	push	{r7, lr}
 8011006:	b088      	sub	sp, #32
 8011008:	af00      	add	r7, sp, #0
 801100a:	6078      	str	r0, [r7, #4]
 801100c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	2b00      	cmp	r3, #0
 8011012:	d10b      	bne.n	801102c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8011014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011018:	f383 8811 	msr	BASEPRI, r3
 801101c:	f3bf 8f6f 	isb	sy
 8011020:	f3bf 8f4f 	dsb	sy
 8011024:	613b      	str	r3, [r7, #16]
}
 8011026:	bf00      	nop
 8011028:	bf00      	nop
 801102a:	e7fd      	b.n	8011028 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 801102c:	683b      	ldr	r3, [r7, #0]
 801102e:	2b00      	cmp	r3, #0
 8011030:	d10b      	bne.n	801104a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8011032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011036:	f383 8811 	msr	BASEPRI, r3
 801103a:	f3bf 8f6f 	isb	sy
 801103e:	f3bf 8f4f 	dsb	sy
 8011042:	60fb      	str	r3, [r7, #12]
}
 8011044:	bf00      	nop
 8011046:	bf00      	nop
 8011048:	e7fd      	b.n	8011046 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 801104a:	f000 fc7d 	bl	8011948 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801104e:	4b1d      	ldr	r3, [pc, #116]	@ (80110c4 <xTaskCheckForTimeOut+0xc0>)
 8011050:	681b      	ldr	r3, [r3, #0]
 8011052:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	685b      	ldr	r3, [r3, #4]
 8011058:	69ba      	ldr	r2, [r7, #24]
 801105a:	1ad3      	subs	r3, r2, r3
 801105c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801105e:	683b      	ldr	r3, [r7, #0]
 8011060:	681b      	ldr	r3, [r3, #0]
 8011062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011066:	d102      	bne.n	801106e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011068:	2300      	movs	r3, #0
 801106a:	61fb      	str	r3, [r7, #28]
 801106c:	e023      	b.n	80110b6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	681a      	ldr	r2, [r3, #0]
 8011072:	4b15      	ldr	r3, [pc, #84]	@ (80110c8 <xTaskCheckForTimeOut+0xc4>)
 8011074:	681b      	ldr	r3, [r3, #0]
 8011076:	429a      	cmp	r2, r3
 8011078:	d007      	beq.n	801108a <xTaskCheckForTimeOut+0x86>
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	685b      	ldr	r3, [r3, #4]
 801107e:	69ba      	ldr	r2, [r7, #24]
 8011080:	429a      	cmp	r2, r3
 8011082:	d302      	bcc.n	801108a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011084:	2301      	movs	r3, #1
 8011086:	61fb      	str	r3, [r7, #28]
 8011088:	e015      	b.n	80110b6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801108a:	683b      	ldr	r3, [r7, #0]
 801108c:	681b      	ldr	r3, [r3, #0]
 801108e:	697a      	ldr	r2, [r7, #20]
 8011090:	429a      	cmp	r2, r3
 8011092:	d20b      	bcs.n	80110ac <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011094:	683b      	ldr	r3, [r7, #0]
 8011096:	681a      	ldr	r2, [r3, #0]
 8011098:	697b      	ldr	r3, [r7, #20]
 801109a:	1ad2      	subs	r2, r2, r3
 801109c:	683b      	ldr	r3, [r7, #0]
 801109e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80110a0:	6878      	ldr	r0, [r7, #4]
 80110a2:	f7ff ff99 	bl	8010fd8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80110a6:	2300      	movs	r3, #0
 80110a8:	61fb      	str	r3, [r7, #28]
 80110aa:	e004      	b.n	80110b6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80110ac:	683b      	ldr	r3, [r7, #0]
 80110ae:	2200      	movs	r2, #0
 80110b0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80110b2:	2301      	movs	r3, #1
 80110b4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80110b6:	f000 fc79 	bl	80119ac <vPortExitCritical>

	return xReturn;
 80110ba:	69fb      	ldr	r3, [r7, #28]
}
 80110bc:	4618      	mov	r0, r3
 80110be:	3720      	adds	r7, #32
 80110c0:	46bd      	mov	sp, r7
 80110c2:	bd80      	pop	{r7, pc}
 80110c4:	20001b0c 	.word	0x20001b0c
 80110c8:	20001b20 	.word	0x20001b20

080110cc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80110cc:	b480      	push	{r7}
 80110ce:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80110d0:	4b03      	ldr	r3, [pc, #12]	@ (80110e0 <vTaskMissedYield+0x14>)
 80110d2:	2201      	movs	r2, #1
 80110d4:	601a      	str	r2, [r3, #0]
}
 80110d6:	bf00      	nop
 80110d8:	46bd      	mov	sp, r7
 80110da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110de:	4770      	bx	lr
 80110e0:	20001b1c 	.word	0x20001b1c

080110e4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80110e4:	b580      	push	{r7, lr}
 80110e6:	b082      	sub	sp, #8
 80110e8:	af00      	add	r7, sp, #0
 80110ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80110ec:	f000 f852 	bl	8011194 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80110f0:	4b06      	ldr	r3, [pc, #24]	@ (801110c <prvIdleTask+0x28>)
 80110f2:	681b      	ldr	r3, [r3, #0]
 80110f4:	2b01      	cmp	r3, #1
 80110f6:	d9f9      	bls.n	80110ec <prvIdleTask+0x8>
			{
				taskYIELD();
 80110f8:	4b05      	ldr	r3, [pc, #20]	@ (8011110 <prvIdleTask+0x2c>)
 80110fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80110fe:	601a      	str	r2, [r3, #0]
 8011100:	f3bf 8f4f 	dsb	sy
 8011104:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8011108:	e7f0      	b.n	80110ec <prvIdleTask+0x8>
 801110a:	bf00      	nop
 801110c:	20001a0c 	.word	0x20001a0c
 8011110:	e000ed04 	.word	0xe000ed04

08011114 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011114:	b580      	push	{r7, lr}
 8011116:	b082      	sub	sp, #8
 8011118:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801111a:	2300      	movs	r3, #0
 801111c:	607b      	str	r3, [r7, #4]
 801111e:	e00c      	b.n	801113a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011120:	687a      	ldr	r2, [r7, #4]
 8011122:	4613      	mov	r3, r2
 8011124:	009b      	lsls	r3, r3, #2
 8011126:	4413      	add	r3, r2
 8011128:	009b      	lsls	r3, r3, #2
 801112a:	4a12      	ldr	r2, [pc, #72]	@ (8011174 <prvInitialiseTaskLists+0x60>)
 801112c:	4413      	add	r3, r2
 801112e:	4618      	mov	r0, r3
 8011130:	f7fe fc6c 	bl	800fa0c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	3301      	adds	r3, #1
 8011138:	607b      	str	r3, [r7, #4]
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	2b06      	cmp	r3, #6
 801113e:	d9ef      	bls.n	8011120 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011140:	480d      	ldr	r0, [pc, #52]	@ (8011178 <prvInitialiseTaskLists+0x64>)
 8011142:	f7fe fc63 	bl	800fa0c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8011146:	480d      	ldr	r0, [pc, #52]	@ (801117c <prvInitialiseTaskLists+0x68>)
 8011148:	f7fe fc60 	bl	800fa0c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801114c:	480c      	ldr	r0, [pc, #48]	@ (8011180 <prvInitialiseTaskLists+0x6c>)
 801114e:	f7fe fc5d 	bl	800fa0c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8011152:	480c      	ldr	r0, [pc, #48]	@ (8011184 <prvInitialiseTaskLists+0x70>)
 8011154:	f7fe fc5a 	bl	800fa0c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011158:	480b      	ldr	r0, [pc, #44]	@ (8011188 <prvInitialiseTaskLists+0x74>)
 801115a:	f7fe fc57 	bl	800fa0c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801115e:	4b0b      	ldr	r3, [pc, #44]	@ (801118c <prvInitialiseTaskLists+0x78>)
 8011160:	4a05      	ldr	r2, [pc, #20]	@ (8011178 <prvInitialiseTaskLists+0x64>)
 8011162:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011164:	4b0a      	ldr	r3, [pc, #40]	@ (8011190 <prvInitialiseTaskLists+0x7c>)
 8011166:	4a05      	ldr	r2, [pc, #20]	@ (801117c <prvInitialiseTaskLists+0x68>)
 8011168:	601a      	str	r2, [r3, #0]
}
 801116a:	bf00      	nop
 801116c:	3708      	adds	r7, #8
 801116e:	46bd      	mov	sp, r7
 8011170:	bd80      	pop	{r7, pc}
 8011172:	bf00      	nop
 8011174:	20001a0c 	.word	0x20001a0c
 8011178:	20001a98 	.word	0x20001a98
 801117c:	20001aac 	.word	0x20001aac
 8011180:	20001ac8 	.word	0x20001ac8
 8011184:	20001adc 	.word	0x20001adc
 8011188:	20001af4 	.word	0x20001af4
 801118c:	20001ac0 	.word	0x20001ac0
 8011190:	20001ac4 	.word	0x20001ac4

08011194 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8011194:	b580      	push	{r7, lr}
 8011196:	b082      	sub	sp, #8
 8011198:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801119a:	e019      	b.n	80111d0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 801119c:	f000 fbd4 	bl	8011948 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80111a0:	4b10      	ldr	r3, [pc, #64]	@ (80111e4 <prvCheckTasksWaitingTermination+0x50>)
 80111a2:	68db      	ldr	r3, [r3, #12]
 80111a4:	68db      	ldr	r3, [r3, #12]
 80111a6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	3304      	adds	r3, #4
 80111ac:	4618      	mov	r0, r3
 80111ae:	f7fe fcb7 	bl	800fb20 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80111b2:	4b0d      	ldr	r3, [pc, #52]	@ (80111e8 <prvCheckTasksWaitingTermination+0x54>)
 80111b4:	681b      	ldr	r3, [r3, #0]
 80111b6:	3b01      	subs	r3, #1
 80111b8:	4a0b      	ldr	r2, [pc, #44]	@ (80111e8 <prvCheckTasksWaitingTermination+0x54>)
 80111ba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80111bc:	4b0b      	ldr	r3, [pc, #44]	@ (80111ec <prvCheckTasksWaitingTermination+0x58>)
 80111be:	681b      	ldr	r3, [r3, #0]
 80111c0:	3b01      	subs	r3, #1
 80111c2:	4a0a      	ldr	r2, [pc, #40]	@ (80111ec <prvCheckTasksWaitingTermination+0x58>)
 80111c4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80111c6:	f000 fbf1 	bl	80119ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80111ca:	6878      	ldr	r0, [r7, #4]
 80111cc:	f000 f810 	bl	80111f0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80111d0:	4b06      	ldr	r3, [pc, #24]	@ (80111ec <prvCheckTasksWaitingTermination+0x58>)
 80111d2:	681b      	ldr	r3, [r3, #0]
 80111d4:	2b00      	cmp	r3, #0
 80111d6:	d1e1      	bne.n	801119c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80111d8:	bf00      	nop
 80111da:	bf00      	nop
 80111dc:	3708      	adds	r7, #8
 80111de:	46bd      	mov	sp, r7
 80111e0:	bd80      	pop	{r7, pc}
 80111e2:	bf00      	nop
 80111e4:	20001adc 	.word	0x20001adc
 80111e8:	20001b08 	.word	0x20001b08
 80111ec:	20001af0 	.word	0x20001af0

080111f0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80111f0:	b580      	push	{r7, lr}
 80111f2:	b084      	sub	sp, #16
 80111f4:	af00      	add	r7, sp, #0
 80111f6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80111f8:	687b      	ldr	r3, [r7, #4]
 80111fa:	334c      	adds	r3, #76	@ 0x4c
 80111fc:	4618      	mov	r0, r3
 80111fe:	f002 f81f 	bl	8013240 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8011202:	687b      	ldr	r3, [r7, #4]
 8011204:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8011208:	2b00      	cmp	r3, #0
 801120a:	d108      	bne.n	801121e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801120c:	687b      	ldr	r3, [r7, #4]
 801120e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011210:	4618      	mov	r0, r3
 8011212:	f000 fd89 	bl	8011d28 <vPortFree>
				vPortFree( pxTCB );
 8011216:	6878      	ldr	r0, [r7, #4]
 8011218:	f000 fd86 	bl	8011d28 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801121c:	e019      	b.n	8011252 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8011224:	2b01      	cmp	r3, #1
 8011226:	d103      	bne.n	8011230 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8011228:	6878      	ldr	r0, [r7, #4]
 801122a:	f000 fd7d 	bl	8011d28 <vPortFree>
	}
 801122e:	e010      	b.n	8011252 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8011236:	2b02      	cmp	r3, #2
 8011238:	d00b      	beq.n	8011252 <prvDeleteTCB+0x62>
	__asm volatile
 801123a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801123e:	f383 8811 	msr	BASEPRI, r3
 8011242:	f3bf 8f6f 	isb	sy
 8011246:	f3bf 8f4f 	dsb	sy
 801124a:	60fb      	str	r3, [r7, #12]
}
 801124c:	bf00      	nop
 801124e:	bf00      	nop
 8011250:	e7fd      	b.n	801124e <prvDeleteTCB+0x5e>
	}
 8011252:	bf00      	nop
 8011254:	3710      	adds	r7, #16
 8011256:	46bd      	mov	sp, r7
 8011258:	bd80      	pop	{r7, pc}
	...

0801125c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 801125c:	b480      	push	{r7}
 801125e:	b083      	sub	sp, #12
 8011260:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011262:	4b0c      	ldr	r3, [pc, #48]	@ (8011294 <prvResetNextTaskUnblockTime+0x38>)
 8011264:	681b      	ldr	r3, [r3, #0]
 8011266:	681b      	ldr	r3, [r3, #0]
 8011268:	2b00      	cmp	r3, #0
 801126a:	d104      	bne.n	8011276 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 801126c:	4b0a      	ldr	r3, [pc, #40]	@ (8011298 <prvResetNextTaskUnblockTime+0x3c>)
 801126e:	f04f 32ff 	mov.w	r2, #4294967295
 8011272:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011274:	e008      	b.n	8011288 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011276:	4b07      	ldr	r3, [pc, #28]	@ (8011294 <prvResetNextTaskUnblockTime+0x38>)
 8011278:	681b      	ldr	r3, [r3, #0]
 801127a:	68db      	ldr	r3, [r3, #12]
 801127c:	68db      	ldr	r3, [r3, #12]
 801127e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	685b      	ldr	r3, [r3, #4]
 8011284:	4a04      	ldr	r2, [pc, #16]	@ (8011298 <prvResetNextTaskUnblockTime+0x3c>)
 8011286:	6013      	str	r3, [r2, #0]
}
 8011288:	bf00      	nop
 801128a:	370c      	adds	r7, #12
 801128c:	46bd      	mov	sp, r7
 801128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011292:	4770      	bx	lr
 8011294:	20001ac0 	.word	0x20001ac0
 8011298:	20001b28 	.word	0x20001b28

0801129c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 801129c:	b480      	push	{r7}
 801129e:	b083      	sub	sp, #12
 80112a0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80112a2:	4b0b      	ldr	r3, [pc, #44]	@ (80112d0 <xTaskGetSchedulerState+0x34>)
 80112a4:	681b      	ldr	r3, [r3, #0]
 80112a6:	2b00      	cmp	r3, #0
 80112a8:	d102      	bne.n	80112b0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80112aa:	2301      	movs	r3, #1
 80112ac:	607b      	str	r3, [r7, #4]
 80112ae:	e008      	b.n	80112c2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80112b0:	4b08      	ldr	r3, [pc, #32]	@ (80112d4 <xTaskGetSchedulerState+0x38>)
 80112b2:	681b      	ldr	r3, [r3, #0]
 80112b4:	2b00      	cmp	r3, #0
 80112b6:	d102      	bne.n	80112be <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80112b8:	2302      	movs	r3, #2
 80112ba:	607b      	str	r3, [r7, #4]
 80112bc:	e001      	b.n	80112c2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80112be:	2300      	movs	r3, #0
 80112c0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80112c2:	687b      	ldr	r3, [r7, #4]
	}
 80112c4:	4618      	mov	r0, r3
 80112c6:	370c      	adds	r7, #12
 80112c8:	46bd      	mov	sp, r7
 80112ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112ce:	4770      	bx	lr
 80112d0:	20001b14 	.word	0x20001b14
 80112d4:	20001b30 	.word	0x20001b30

080112d8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80112d8:	b580      	push	{r7, lr}
 80112da:	b084      	sub	sp, #16
 80112dc:	af00      	add	r7, sp, #0
 80112de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80112e4:	2300      	movs	r3, #0
 80112e6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80112e8:	687b      	ldr	r3, [r7, #4]
 80112ea:	2b00      	cmp	r3, #0
 80112ec:	d05e      	beq.n	80113ac <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80112ee:	68bb      	ldr	r3, [r7, #8]
 80112f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80112f2:	4b31      	ldr	r3, [pc, #196]	@ (80113b8 <xTaskPriorityInherit+0xe0>)
 80112f4:	681b      	ldr	r3, [r3, #0]
 80112f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80112f8:	429a      	cmp	r2, r3
 80112fa:	d24e      	bcs.n	801139a <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80112fc:	68bb      	ldr	r3, [r7, #8]
 80112fe:	699b      	ldr	r3, [r3, #24]
 8011300:	2b00      	cmp	r3, #0
 8011302:	db06      	blt.n	8011312 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011304:	4b2c      	ldr	r3, [pc, #176]	@ (80113b8 <xTaskPriorityInherit+0xe0>)
 8011306:	681b      	ldr	r3, [r3, #0]
 8011308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801130a:	f1c3 0207 	rsb	r2, r3, #7
 801130e:	68bb      	ldr	r3, [r7, #8]
 8011310:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8011312:	68bb      	ldr	r3, [r7, #8]
 8011314:	6959      	ldr	r1, [r3, #20]
 8011316:	68bb      	ldr	r3, [r7, #8]
 8011318:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801131a:	4613      	mov	r3, r2
 801131c:	009b      	lsls	r3, r3, #2
 801131e:	4413      	add	r3, r2
 8011320:	009b      	lsls	r3, r3, #2
 8011322:	4a26      	ldr	r2, [pc, #152]	@ (80113bc <xTaskPriorityInherit+0xe4>)
 8011324:	4413      	add	r3, r2
 8011326:	4299      	cmp	r1, r3
 8011328:	d12f      	bne.n	801138a <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801132a:	68bb      	ldr	r3, [r7, #8]
 801132c:	3304      	adds	r3, #4
 801132e:	4618      	mov	r0, r3
 8011330:	f7fe fbf6 	bl	800fb20 <uxListRemove>
 8011334:	4603      	mov	r3, r0
 8011336:	2b00      	cmp	r3, #0
 8011338:	d10a      	bne.n	8011350 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 801133a:	68bb      	ldr	r3, [r7, #8]
 801133c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801133e:	2201      	movs	r2, #1
 8011340:	fa02 f303 	lsl.w	r3, r2, r3
 8011344:	43da      	mvns	r2, r3
 8011346:	4b1e      	ldr	r3, [pc, #120]	@ (80113c0 <xTaskPriorityInherit+0xe8>)
 8011348:	681b      	ldr	r3, [r3, #0]
 801134a:	4013      	ands	r3, r2
 801134c:	4a1c      	ldr	r2, [pc, #112]	@ (80113c0 <xTaskPriorityInherit+0xe8>)
 801134e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8011350:	4b19      	ldr	r3, [pc, #100]	@ (80113b8 <xTaskPriorityInherit+0xe0>)
 8011352:	681b      	ldr	r3, [r3, #0]
 8011354:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011356:	68bb      	ldr	r3, [r7, #8]
 8011358:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801135a:	68bb      	ldr	r3, [r7, #8]
 801135c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801135e:	2201      	movs	r2, #1
 8011360:	409a      	lsls	r2, r3
 8011362:	4b17      	ldr	r3, [pc, #92]	@ (80113c0 <xTaskPriorityInherit+0xe8>)
 8011364:	681b      	ldr	r3, [r3, #0]
 8011366:	4313      	orrs	r3, r2
 8011368:	4a15      	ldr	r2, [pc, #84]	@ (80113c0 <xTaskPriorityInherit+0xe8>)
 801136a:	6013      	str	r3, [r2, #0]
 801136c:	68bb      	ldr	r3, [r7, #8]
 801136e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011370:	4613      	mov	r3, r2
 8011372:	009b      	lsls	r3, r3, #2
 8011374:	4413      	add	r3, r2
 8011376:	009b      	lsls	r3, r3, #2
 8011378:	4a10      	ldr	r2, [pc, #64]	@ (80113bc <xTaskPriorityInherit+0xe4>)
 801137a:	441a      	add	r2, r3
 801137c:	68bb      	ldr	r3, [r7, #8]
 801137e:	3304      	adds	r3, #4
 8011380:	4619      	mov	r1, r3
 8011382:	4610      	mov	r0, r2
 8011384:	f7fe fb6f 	bl	800fa66 <vListInsertEnd>
 8011388:	e004      	b.n	8011394 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801138a:	4b0b      	ldr	r3, [pc, #44]	@ (80113b8 <xTaskPriorityInherit+0xe0>)
 801138c:	681b      	ldr	r3, [r3, #0]
 801138e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011390:	68bb      	ldr	r3, [r7, #8]
 8011392:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8011394:	2301      	movs	r3, #1
 8011396:	60fb      	str	r3, [r7, #12]
 8011398:	e008      	b.n	80113ac <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801139a:	68bb      	ldr	r3, [r7, #8]
 801139c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801139e:	4b06      	ldr	r3, [pc, #24]	@ (80113b8 <xTaskPriorityInherit+0xe0>)
 80113a0:	681b      	ldr	r3, [r3, #0]
 80113a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80113a4:	429a      	cmp	r2, r3
 80113a6:	d201      	bcs.n	80113ac <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80113a8:	2301      	movs	r3, #1
 80113aa:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80113ac:	68fb      	ldr	r3, [r7, #12]
	}
 80113ae:	4618      	mov	r0, r3
 80113b0:	3710      	adds	r7, #16
 80113b2:	46bd      	mov	sp, r7
 80113b4:	bd80      	pop	{r7, pc}
 80113b6:	bf00      	nop
 80113b8:	20001a08 	.word	0x20001a08
 80113bc:	20001a0c 	.word	0x20001a0c
 80113c0:	20001b10 	.word	0x20001b10

080113c4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80113c4:	b580      	push	{r7, lr}
 80113c6:	b086      	sub	sp, #24
 80113c8:	af00      	add	r7, sp, #0
 80113ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80113cc:	687b      	ldr	r3, [r7, #4]
 80113ce:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80113d0:	2300      	movs	r3, #0
 80113d2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	2b00      	cmp	r3, #0
 80113d8:	d070      	beq.n	80114bc <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80113da:	4b3b      	ldr	r3, [pc, #236]	@ (80114c8 <xTaskPriorityDisinherit+0x104>)
 80113dc:	681b      	ldr	r3, [r3, #0]
 80113de:	693a      	ldr	r2, [r7, #16]
 80113e0:	429a      	cmp	r2, r3
 80113e2:	d00b      	beq.n	80113fc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80113e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113e8:	f383 8811 	msr	BASEPRI, r3
 80113ec:	f3bf 8f6f 	isb	sy
 80113f0:	f3bf 8f4f 	dsb	sy
 80113f4:	60fb      	str	r3, [r7, #12]
}
 80113f6:	bf00      	nop
 80113f8:	bf00      	nop
 80113fa:	e7fd      	b.n	80113f8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80113fc:	693b      	ldr	r3, [r7, #16]
 80113fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011400:	2b00      	cmp	r3, #0
 8011402:	d10b      	bne.n	801141c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8011404:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011408:	f383 8811 	msr	BASEPRI, r3
 801140c:	f3bf 8f6f 	isb	sy
 8011410:	f3bf 8f4f 	dsb	sy
 8011414:	60bb      	str	r3, [r7, #8]
}
 8011416:	bf00      	nop
 8011418:	bf00      	nop
 801141a:	e7fd      	b.n	8011418 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 801141c:	693b      	ldr	r3, [r7, #16]
 801141e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011420:	1e5a      	subs	r2, r3, #1
 8011422:	693b      	ldr	r3, [r7, #16]
 8011424:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8011426:	693b      	ldr	r3, [r7, #16]
 8011428:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801142a:	693b      	ldr	r3, [r7, #16]
 801142c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801142e:	429a      	cmp	r2, r3
 8011430:	d044      	beq.n	80114bc <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8011432:	693b      	ldr	r3, [r7, #16]
 8011434:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011436:	2b00      	cmp	r3, #0
 8011438:	d140      	bne.n	80114bc <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801143a:	693b      	ldr	r3, [r7, #16]
 801143c:	3304      	adds	r3, #4
 801143e:	4618      	mov	r0, r3
 8011440:	f7fe fb6e 	bl	800fb20 <uxListRemove>
 8011444:	4603      	mov	r3, r0
 8011446:	2b00      	cmp	r3, #0
 8011448:	d115      	bne.n	8011476 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 801144a:	693b      	ldr	r3, [r7, #16]
 801144c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801144e:	491f      	ldr	r1, [pc, #124]	@ (80114cc <xTaskPriorityDisinherit+0x108>)
 8011450:	4613      	mov	r3, r2
 8011452:	009b      	lsls	r3, r3, #2
 8011454:	4413      	add	r3, r2
 8011456:	009b      	lsls	r3, r3, #2
 8011458:	440b      	add	r3, r1
 801145a:	681b      	ldr	r3, [r3, #0]
 801145c:	2b00      	cmp	r3, #0
 801145e:	d10a      	bne.n	8011476 <xTaskPriorityDisinherit+0xb2>
 8011460:	693b      	ldr	r3, [r7, #16]
 8011462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011464:	2201      	movs	r2, #1
 8011466:	fa02 f303 	lsl.w	r3, r2, r3
 801146a:	43da      	mvns	r2, r3
 801146c:	4b18      	ldr	r3, [pc, #96]	@ (80114d0 <xTaskPriorityDisinherit+0x10c>)
 801146e:	681b      	ldr	r3, [r3, #0]
 8011470:	4013      	ands	r3, r2
 8011472:	4a17      	ldr	r2, [pc, #92]	@ (80114d0 <xTaskPriorityDisinherit+0x10c>)
 8011474:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011476:	693b      	ldr	r3, [r7, #16]
 8011478:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801147a:	693b      	ldr	r3, [r7, #16]
 801147c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801147e:	693b      	ldr	r3, [r7, #16]
 8011480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011482:	f1c3 0207 	rsb	r2, r3, #7
 8011486:	693b      	ldr	r3, [r7, #16]
 8011488:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801148a:	693b      	ldr	r3, [r7, #16]
 801148c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801148e:	2201      	movs	r2, #1
 8011490:	409a      	lsls	r2, r3
 8011492:	4b0f      	ldr	r3, [pc, #60]	@ (80114d0 <xTaskPriorityDisinherit+0x10c>)
 8011494:	681b      	ldr	r3, [r3, #0]
 8011496:	4313      	orrs	r3, r2
 8011498:	4a0d      	ldr	r2, [pc, #52]	@ (80114d0 <xTaskPriorityDisinherit+0x10c>)
 801149a:	6013      	str	r3, [r2, #0]
 801149c:	693b      	ldr	r3, [r7, #16]
 801149e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80114a0:	4613      	mov	r3, r2
 80114a2:	009b      	lsls	r3, r3, #2
 80114a4:	4413      	add	r3, r2
 80114a6:	009b      	lsls	r3, r3, #2
 80114a8:	4a08      	ldr	r2, [pc, #32]	@ (80114cc <xTaskPriorityDisinherit+0x108>)
 80114aa:	441a      	add	r2, r3
 80114ac:	693b      	ldr	r3, [r7, #16]
 80114ae:	3304      	adds	r3, #4
 80114b0:	4619      	mov	r1, r3
 80114b2:	4610      	mov	r0, r2
 80114b4:	f7fe fad7 	bl	800fa66 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80114b8:	2301      	movs	r3, #1
 80114ba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80114bc:	697b      	ldr	r3, [r7, #20]
	}
 80114be:	4618      	mov	r0, r3
 80114c0:	3718      	adds	r7, #24
 80114c2:	46bd      	mov	sp, r7
 80114c4:	bd80      	pop	{r7, pc}
 80114c6:	bf00      	nop
 80114c8:	20001a08 	.word	0x20001a08
 80114cc:	20001a0c 	.word	0x20001a0c
 80114d0:	20001b10 	.word	0x20001b10

080114d4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80114d4:	b580      	push	{r7, lr}
 80114d6:	b088      	sub	sp, #32
 80114d8:	af00      	add	r7, sp, #0
 80114da:	6078      	str	r0, [r7, #4]
 80114dc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80114de:	687b      	ldr	r3, [r7, #4]
 80114e0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80114e2:	2301      	movs	r3, #1
 80114e4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	d079      	beq.n	80115e0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80114ec:	69bb      	ldr	r3, [r7, #24]
 80114ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	d10b      	bne.n	801150c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80114f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114f8:	f383 8811 	msr	BASEPRI, r3
 80114fc:	f3bf 8f6f 	isb	sy
 8011500:	f3bf 8f4f 	dsb	sy
 8011504:	60fb      	str	r3, [r7, #12]
}
 8011506:	bf00      	nop
 8011508:	bf00      	nop
 801150a:	e7fd      	b.n	8011508 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 801150c:	69bb      	ldr	r3, [r7, #24]
 801150e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011510:	683a      	ldr	r2, [r7, #0]
 8011512:	429a      	cmp	r2, r3
 8011514:	d902      	bls.n	801151c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8011516:	683b      	ldr	r3, [r7, #0]
 8011518:	61fb      	str	r3, [r7, #28]
 801151a:	e002      	b.n	8011522 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801151c:	69bb      	ldr	r3, [r7, #24]
 801151e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011520:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8011522:	69bb      	ldr	r3, [r7, #24]
 8011524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011526:	69fa      	ldr	r2, [r7, #28]
 8011528:	429a      	cmp	r2, r3
 801152a:	d059      	beq.n	80115e0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801152c:	69bb      	ldr	r3, [r7, #24]
 801152e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011530:	697a      	ldr	r2, [r7, #20]
 8011532:	429a      	cmp	r2, r3
 8011534:	d154      	bne.n	80115e0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8011536:	4b2c      	ldr	r3, [pc, #176]	@ (80115e8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	69ba      	ldr	r2, [r7, #24]
 801153c:	429a      	cmp	r2, r3
 801153e:	d10b      	bne.n	8011558 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8011540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011544:	f383 8811 	msr	BASEPRI, r3
 8011548:	f3bf 8f6f 	isb	sy
 801154c:	f3bf 8f4f 	dsb	sy
 8011550:	60bb      	str	r3, [r7, #8]
}
 8011552:	bf00      	nop
 8011554:	bf00      	nop
 8011556:	e7fd      	b.n	8011554 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8011558:	69bb      	ldr	r3, [r7, #24]
 801155a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801155c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 801155e:	69bb      	ldr	r3, [r7, #24]
 8011560:	69fa      	ldr	r2, [r7, #28]
 8011562:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011564:	69bb      	ldr	r3, [r7, #24]
 8011566:	699b      	ldr	r3, [r3, #24]
 8011568:	2b00      	cmp	r3, #0
 801156a:	db04      	blt.n	8011576 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801156c:	69fb      	ldr	r3, [r7, #28]
 801156e:	f1c3 0207 	rsb	r2, r3, #7
 8011572:	69bb      	ldr	r3, [r7, #24]
 8011574:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8011576:	69bb      	ldr	r3, [r7, #24]
 8011578:	6959      	ldr	r1, [r3, #20]
 801157a:	693a      	ldr	r2, [r7, #16]
 801157c:	4613      	mov	r3, r2
 801157e:	009b      	lsls	r3, r3, #2
 8011580:	4413      	add	r3, r2
 8011582:	009b      	lsls	r3, r3, #2
 8011584:	4a19      	ldr	r2, [pc, #100]	@ (80115ec <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8011586:	4413      	add	r3, r2
 8011588:	4299      	cmp	r1, r3
 801158a:	d129      	bne.n	80115e0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801158c:	69bb      	ldr	r3, [r7, #24]
 801158e:	3304      	adds	r3, #4
 8011590:	4618      	mov	r0, r3
 8011592:	f7fe fac5 	bl	800fb20 <uxListRemove>
 8011596:	4603      	mov	r3, r0
 8011598:	2b00      	cmp	r3, #0
 801159a:	d10a      	bne.n	80115b2 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 801159c:	69bb      	ldr	r3, [r7, #24]
 801159e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80115a0:	2201      	movs	r2, #1
 80115a2:	fa02 f303 	lsl.w	r3, r2, r3
 80115a6:	43da      	mvns	r2, r3
 80115a8:	4b11      	ldr	r3, [pc, #68]	@ (80115f0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80115aa:	681b      	ldr	r3, [r3, #0]
 80115ac:	4013      	ands	r3, r2
 80115ae:	4a10      	ldr	r2, [pc, #64]	@ (80115f0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80115b0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80115b2:	69bb      	ldr	r3, [r7, #24]
 80115b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80115b6:	2201      	movs	r2, #1
 80115b8:	409a      	lsls	r2, r3
 80115ba:	4b0d      	ldr	r3, [pc, #52]	@ (80115f0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80115bc:	681b      	ldr	r3, [r3, #0]
 80115be:	4313      	orrs	r3, r2
 80115c0:	4a0b      	ldr	r2, [pc, #44]	@ (80115f0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80115c2:	6013      	str	r3, [r2, #0]
 80115c4:	69bb      	ldr	r3, [r7, #24]
 80115c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80115c8:	4613      	mov	r3, r2
 80115ca:	009b      	lsls	r3, r3, #2
 80115cc:	4413      	add	r3, r2
 80115ce:	009b      	lsls	r3, r3, #2
 80115d0:	4a06      	ldr	r2, [pc, #24]	@ (80115ec <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80115d2:	441a      	add	r2, r3
 80115d4:	69bb      	ldr	r3, [r7, #24]
 80115d6:	3304      	adds	r3, #4
 80115d8:	4619      	mov	r1, r3
 80115da:	4610      	mov	r0, r2
 80115dc:	f7fe fa43 	bl	800fa66 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80115e0:	bf00      	nop
 80115e2:	3720      	adds	r7, #32
 80115e4:	46bd      	mov	sp, r7
 80115e6:	bd80      	pop	{r7, pc}
 80115e8:	20001a08 	.word	0x20001a08
 80115ec:	20001a0c 	.word	0x20001a0c
 80115f0:	20001b10 	.word	0x20001b10

080115f4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80115f4:	b480      	push	{r7}
 80115f6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80115f8:	4b07      	ldr	r3, [pc, #28]	@ (8011618 <pvTaskIncrementMutexHeldCount+0x24>)
 80115fa:	681b      	ldr	r3, [r3, #0]
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	d004      	beq.n	801160a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8011600:	4b05      	ldr	r3, [pc, #20]	@ (8011618 <pvTaskIncrementMutexHeldCount+0x24>)
 8011602:	681b      	ldr	r3, [r3, #0]
 8011604:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8011606:	3201      	adds	r2, #1
 8011608:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 801160a:	4b03      	ldr	r3, [pc, #12]	@ (8011618 <pvTaskIncrementMutexHeldCount+0x24>)
 801160c:	681b      	ldr	r3, [r3, #0]
	}
 801160e:	4618      	mov	r0, r3
 8011610:	46bd      	mov	sp, r7
 8011612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011616:	4770      	bx	lr
 8011618:	20001a08 	.word	0x20001a08

0801161c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801161c:	b580      	push	{r7, lr}
 801161e:	b084      	sub	sp, #16
 8011620:	af00      	add	r7, sp, #0
 8011622:	6078      	str	r0, [r7, #4]
 8011624:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011626:	4b29      	ldr	r3, [pc, #164]	@ (80116cc <prvAddCurrentTaskToDelayedList+0xb0>)
 8011628:	681b      	ldr	r3, [r3, #0]
 801162a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801162c:	4b28      	ldr	r3, [pc, #160]	@ (80116d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 801162e:	681b      	ldr	r3, [r3, #0]
 8011630:	3304      	adds	r3, #4
 8011632:	4618      	mov	r0, r3
 8011634:	f7fe fa74 	bl	800fb20 <uxListRemove>
 8011638:	4603      	mov	r3, r0
 801163a:	2b00      	cmp	r3, #0
 801163c:	d10b      	bne.n	8011656 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 801163e:	4b24      	ldr	r3, [pc, #144]	@ (80116d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011640:	681b      	ldr	r3, [r3, #0]
 8011642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011644:	2201      	movs	r2, #1
 8011646:	fa02 f303 	lsl.w	r3, r2, r3
 801164a:	43da      	mvns	r2, r3
 801164c:	4b21      	ldr	r3, [pc, #132]	@ (80116d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 801164e:	681b      	ldr	r3, [r3, #0]
 8011650:	4013      	ands	r3, r2
 8011652:	4a20      	ldr	r2, [pc, #128]	@ (80116d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8011654:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	f1b3 3fff 	cmp.w	r3, #4294967295
 801165c:	d10a      	bne.n	8011674 <prvAddCurrentTaskToDelayedList+0x58>
 801165e:	683b      	ldr	r3, [r7, #0]
 8011660:	2b00      	cmp	r3, #0
 8011662:	d007      	beq.n	8011674 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011664:	4b1a      	ldr	r3, [pc, #104]	@ (80116d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011666:	681b      	ldr	r3, [r3, #0]
 8011668:	3304      	adds	r3, #4
 801166a:	4619      	mov	r1, r3
 801166c:	481a      	ldr	r0, [pc, #104]	@ (80116d8 <prvAddCurrentTaskToDelayedList+0xbc>)
 801166e:	f7fe f9fa 	bl	800fa66 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011672:	e026      	b.n	80116c2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011674:	68fa      	ldr	r2, [r7, #12]
 8011676:	687b      	ldr	r3, [r7, #4]
 8011678:	4413      	add	r3, r2
 801167a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801167c:	4b14      	ldr	r3, [pc, #80]	@ (80116d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 801167e:	681b      	ldr	r3, [r3, #0]
 8011680:	68ba      	ldr	r2, [r7, #8]
 8011682:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011684:	68ba      	ldr	r2, [r7, #8]
 8011686:	68fb      	ldr	r3, [r7, #12]
 8011688:	429a      	cmp	r2, r3
 801168a:	d209      	bcs.n	80116a0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801168c:	4b13      	ldr	r3, [pc, #76]	@ (80116dc <prvAddCurrentTaskToDelayedList+0xc0>)
 801168e:	681a      	ldr	r2, [r3, #0]
 8011690:	4b0f      	ldr	r3, [pc, #60]	@ (80116d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011692:	681b      	ldr	r3, [r3, #0]
 8011694:	3304      	adds	r3, #4
 8011696:	4619      	mov	r1, r3
 8011698:	4610      	mov	r0, r2
 801169a:	f7fe fa08 	bl	800faae <vListInsert>
}
 801169e:	e010      	b.n	80116c2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80116a0:	4b0f      	ldr	r3, [pc, #60]	@ (80116e0 <prvAddCurrentTaskToDelayedList+0xc4>)
 80116a2:	681a      	ldr	r2, [r3, #0]
 80116a4:	4b0a      	ldr	r3, [pc, #40]	@ (80116d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80116a6:	681b      	ldr	r3, [r3, #0]
 80116a8:	3304      	adds	r3, #4
 80116aa:	4619      	mov	r1, r3
 80116ac:	4610      	mov	r0, r2
 80116ae:	f7fe f9fe 	bl	800faae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80116b2:	4b0c      	ldr	r3, [pc, #48]	@ (80116e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80116b4:	681b      	ldr	r3, [r3, #0]
 80116b6:	68ba      	ldr	r2, [r7, #8]
 80116b8:	429a      	cmp	r2, r3
 80116ba:	d202      	bcs.n	80116c2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80116bc:	4a09      	ldr	r2, [pc, #36]	@ (80116e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80116be:	68bb      	ldr	r3, [r7, #8]
 80116c0:	6013      	str	r3, [r2, #0]
}
 80116c2:	bf00      	nop
 80116c4:	3710      	adds	r7, #16
 80116c6:	46bd      	mov	sp, r7
 80116c8:	bd80      	pop	{r7, pc}
 80116ca:	bf00      	nop
 80116cc:	20001b0c 	.word	0x20001b0c
 80116d0:	20001a08 	.word	0x20001a08
 80116d4:	20001b10 	.word	0x20001b10
 80116d8:	20001af4 	.word	0x20001af4
 80116dc:	20001ac4 	.word	0x20001ac4
 80116e0:	20001ac0 	.word	0x20001ac0
 80116e4:	20001b28 	.word	0x20001b28

080116e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80116e8:	b480      	push	{r7}
 80116ea:	b085      	sub	sp, #20
 80116ec:	af00      	add	r7, sp, #0
 80116ee:	60f8      	str	r0, [r7, #12]
 80116f0:	60b9      	str	r1, [r7, #8]
 80116f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80116f4:	68fb      	ldr	r3, [r7, #12]
 80116f6:	3b04      	subs	r3, #4
 80116f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80116fa:	68fb      	ldr	r3, [r7, #12]
 80116fc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8011700:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011702:	68fb      	ldr	r3, [r7, #12]
 8011704:	3b04      	subs	r3, #4
 8011706:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011708:	68bb      	ldr	r3, [r7, #8]
 801170a:	f023 0201 	bic.w	r2, r3, #1
 801170e:	68fb      	ldr	r3, [r7, #12]
 8011710:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011712:	68fb      	ldr	r3, [r7, #12]
 8011714:	3b04      	subs	r3, #4
 8011716:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011718:	4a0c      	ldr	r2, [pc, #48]	@ (801174c <pxPortInitialiseStack+0x64>)
 801171a:	68fb      	ldr	r3, [r7, #12]
 801171c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801171e:	68fb      	ldr	r3, [r7, #12]
 8011720:	3b14      	subs	r3, #20
 8011722:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8011724:	687a      	ldr	r2, [r7, #4]
 8011726:	68fb      	ldr	r3, [r7, #12]
 8011728:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801172a:	68fb      	ldr	r3, [r7, #12]
 801172c:	3b04      	subs	r3, #4
 801172e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011730:	68fb      	ldr	r3, [r7, #12]
 8011732:	f06f 0202 	mvn.w	r2, #2
 8011736:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011738:	68fb      	ldr	r3, [r7, #12]
 801173a:	3b20      	subs	r3, #32
 801173c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801173e:	68fb      	ldr	r3, [r7, #12]
}
 8011740:	4618      	mov	r0, r3
 8011742:	3714      	adds	r7, #20
 8011744:	46bd      	mov	sp, r7
 8011746:	f85d 7b04 	ldr.w	r7, [sp], #4
 801174a:	4770      	bx	lr
 801174c:	08011751 	.word	0x08011751

08011750 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011750:	b480      	push	{r7}
 8011752:	b085      	sub	sp, #20
 8011754:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8011756:	2300      	movs	r3, #0
 8011758:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801175a:	4b13      	ldr	r3, [pc, #76]	@ (80117a8 <prvTaskExitError+0x58>)
 801175c:	681b      	ldr	r3, [r3, #0]
 801175e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011762:	d00b      	beq.n	801177c <prvTaskExitError+0x2c>
	__asm volatile
 8011764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011768:	f383 8811 	msr	BASEPRI, r3
 801176c:	f3bf 8f6f 	isb	sy
 8011770:	f3bf 8f4f 	dsb	sy
 8011774:	60fb      	str	r3, [r7, #12]
}
 8011776:	bf00      	nop
 8011778:	bf00      	nop
 801177a:	e7fd      	b.n	8011778 <prvTaskExitError+0x28>
	__asm volatile
 801177c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011780:	f383 8811 	msr	BASEPRI, r3
 8011784:	f3bf 8f6f 	isb	sy
 8011788:	f3bf 8f4f 	dsb	sy
 801178c:	60bb      	str	r3, [r7, #8]
}
 801178e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011790:	bf00      	nop
 8011792:	687b      	ldr	r3, [r7, #4]
 8011794:	2b00      	cmp	r3, #0
 8011796:	d0fc      	beq.n	8011792 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011798:	bf00      	nop
 801179a:	bf00      	nop
 801179c:	3714      	adds	r7, #20
 801179e:	46bd      	mov	sp, r7
 80117a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117a4:	4770      	bx	lr
 80117a6:	bf00      	nop
 80117a8:	200002b8 	.word	0x200002b8
 80117ac:	00000000 	.word	0x00000000

080117b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80117b0:	4b07      	ldr	r3, [pc, #28]	@ (80117d0 <pxCurrentTCBConst2>)
 80117b2:	6819      	ldr	r1, [r3, #0]
 80117b4:	6808      	ldr	r0, [r1, #0]
 80117b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117ba:	f380 8809 	msr	PSP, r0
 80117be:	f3bf 8f6f 	isb	sy
 80117c2:	f04f 0000 	mov.w	r0, #0
 80117c6:	f380 8811 	msr	BASEPRI, r0
 80117ca:	4770      	bx	lr
 80117cc:	f3af 8000 	nop.w

080117d0 <pxCurrentTCBConst2>:
 80117d0:	20001a08 	.word	0x20001a08
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80117d4:	bf00      	nop
 80117d6:	bf00      	nop

080117d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80117d8:	4808      	ldr	r0, [pc, #32]	@ (80117fc <prvPortStartFirstTask+0x24>)
 80117da:	6800      	ldr	r0, [r0, #0]
 80117dc:	6800      	ldr	r0, [r0, #0]
 80117de:	f380 8808 	msr	MSP, r0
 80117e2:	f04f 0000 	mov.w	r0, #0
 80117e6:	f380 8814 	msr	CONTROL, r0
 80117ea:	b662      	cpsie	i
 80117ec:	b661      	cpsie	f
 80117ee:	f3bf 8f4f 	dsb	sy
 80117f2:	f3bf 8f6f 	isb	sy
 80117f6:	df00      	svc	0
 80117f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80117fa:	bf00      	nop
 80117fc:	e000ed08 	.word	0xe000ed08

08011800 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011800:	b580      	push	{r7, lr}
 8011802:	b086      	sub	sp, #24
 8011804:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011806:	4b47      	ldr	r3, [pc, #284]	@ (8011924 <xPortStartScheduler+0x124>)
 8011808:	681b      	ldr	r3, [r3, #0]
 801180a:	4a47      	ldr	r2, [pc, #284]	@ (8011928 <xPortStartScheduler+0x128>)
 801180c:	4293      	cmp	r3, r2
 801180e:	d10b      	bne.n	8011828 <xPortStartScheduler+0x28>
	__asm volatile
 8011810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011814:	f383 8811 	msr	BASEPRI, r3
 8011818:	f3bf 8f6f 	isb	sy
 801181c:	f3bf 8f4f 	dsb	sy
 8011820:	613b      	str	r3, [r7, #16]
}
 8011822:	bf00      	nop
 8011824:	bf00      	nop
 8011826:	e7fd      	b.n	8011824 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011828:	4b3e      	ldr	r3, [pc, #248]	@ (8011924 <xPortStartScheduler+0x124>)
 801182a:	681b      	ldr	r3, [r3, #0]
 801182c:	4a3f      	ldr	r2, [pc, #252]	@ (801192c <xPortStartScheduler+0x12c>)
 801182e:	4293      	cmp	r3, r2
 8011830:	d10b      	bne.n	801184a <xPortStartScheduler+0x4a>
	__asm volatile
 8011832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011836:	f383 8811 	msr	BASEPRI, r3
 801183a:	f3bf 8f6f 	isb	sy
 801183e:	f3bf 8f4f 	dsb	sy
 8011842:	60fb      	str	r3, [r7, #12]
}
 8011844:	bf00      	nop
 8011846:	bf00      	nop
 8011848:	e7fd      	b.n	8011846 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801184a:	4b39      	ldr	r3, [pc, #228]	@ (8011930 <xPortStartScheduler+0x130>)
 801184c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801184e:	697b      	ldr	r3, [r7, #20]
 8011850:	781b      	ldrb	r3, [r3, #0]
 8011852:	b2db      	uxtb	r3, r3
 8011854:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011856:	697b      	ldr	r3, [r7, #20]
 8011858:	22ff      	movs	r2, #255	@ 0xff
 801185a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801185c:	697b      	ldr	r3, [r7, #20]
 801185e:	781b      	ldrb	r3, [r3, #0]
 8011860:	b2db      	uxtb	r3, r3
 8011862:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011864:	78fb      	ldrb	r3, [r7, #3]
 8011866:	b2db      	uxtb	r3, r3
 8011868:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801186c:	b2da      	uxtb	r2, r3
 801186e:	4b31      	ldr	r3, [pc, #196]	@ (8011934 <xPortStartScheduler+0x134>)
 8011870:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011872:	4b31      	ldr	r3, [pc, #196]	@ (8011938 <xPortStartScheduler+0x138>)
 8011874:	2207      	movs	r2, #7
 8011876:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011878:	e009      	b.n	801188e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801187a:	4b2f      	ldr	r3, [pc, #188]	@ (8011938 <xPortStartScheduler+0x138>)
 801187c:	681b      	ldr	r3, [r3, #0]
 801187e:	3b01      	subs	r3, #1
 8011880:	4a2d      	ldr	r2, [pc, #180]	@ (8011938 <xPortStartScheduler+0x138>)
 8011882:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011884:	78fb      	ldrb	r3, [r7, #3]
 8011886:	b2db      	uxtb	r3, r3
 8011888:	005b      	lsls	r3, r3, #1
 801188a:	b2db      	uxtb	r3, r3
 801188c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801188e:	78fb      	ldrb	r3, [r7, #3]
 8011890:	b2db      	uxtb	r3, r3
 8011892:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011896:	2b80      	cmp	r3, #128	@ 0x80
 8011898:	d0ef      	beq.n	801187a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801189a:	4b27      	ldr	r3, [pc, #156]	@ (8011938 <xPortStartScheduler+0x138>)
 801189c:	681b      	ldr	r3, [r3, #0]
 801189e:	f1c3 0307 	rsb	r3, r3, #7
 80118a2:	2b04      	cmp	r3, #4
 80118a4:	d00b      	beq.n	80118be <xPortStartScheduler+0xbe>
	__asm volatile
 80118a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118aa:	f383 8811 	msr	BASEPRI, r3
 80118ae:	f3bf 8f6f 	isb	sy
 80118b2:	f3bf 8f4f 	dsb	sy
 80118b6:	60bb      	str	r3, [r7, #8]
}
 80118b8:	bf00      	nop
 80118ba:	bf00      	nop
 80118bc:	e7fd      	b.n	80118ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80118be:	4b1e      	ldr	r3, [pc, #120]	@ (8011938 <xPortStartScheduler+0x138>)
 80118c0:	681b      	ldr	r3, [r3, #0]
 80118c2:	021b      	lsls	r3, r3, #8
 80118c4:	4a1c      	ldr	r2, [pc, #112]	@ (8011938 <xPortStartScheduler+0x138>)
 80118c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80118c8:	4b1b      	ldr	r3, [pc, #108]	@ (8011938 <xPortStartScheduler+0x138>)
 80118ca:	681b      	ldr	r3, [r3, #0]
 80118cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80118d0:	4a19      	ldr	r2, [pc, #100]	@ (8011938 <xPortStartScheduler+0x138>)
 80118d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	b2da      	uxtb	r2, r3
 80118d8:	697b      	ldr	r3, [r7, #20]
 80118da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80118dc:	4b17      	ldr	r3, [pc, #92]	@ (801193c <xPortStartScheduler+0x13c>)
 80118de:	681b      	ldr	r3, [r3, #0]
 80118e0:	4a16      	ldr	r2, [pc, #88]	@ (801193c <xPortStartScheduler+0x13c>)
 80118e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80118e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80118e8:	4b14      	ldr	r3, [pc, #80]	@ (801193c <xPortStartScheduler+0x13c>)
 80118ea:	681b      	ldr	r3, [r3, #0]
 80118ec:	4a13      	ldr	r2, [pc, #76]	@ (801193c <xPortStartScheduler+0x13c>)
 80118ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80118f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80118f4:	f000 f8da 	bl	8011aac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80118f8:	4b11      	ldr	r3, [pc, #68]	@ (8011940 <xPortStartScheduler+0x140>)
 80118fa:	2200      	movs	r2, #0
 80118fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80118fe:	f000 f8f9 	bl	8011af4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011902:	4b10      	ldr	r3, [pc, #64]	@ (8011944 <xPortStartScheduler+0x144>)
 8011904:	681b      	ldr	r3, [r3, #0]
 8011906:	4a0f      	ldr	r2, [pc, #60]	@ (8011944 <xPortStartScheduler+0x144>)
 8011908:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801190c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801190e:	f7ff ff63 	bl	80117d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011912:	f7ff fa73 	bl	8010dfc <vTaskSwitchContext>
	prvTaskExitError();
 8011916:	f7ff ff1b 	bl	8011750 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801191a:	2300      	movs	r3, #0
}
 801191c:	4618      	mov	r0, r3
 801191e:	3718      	adds	r7, #24
 8011920:	46bd      	mov	sp, r7
 8011922:	bd80      	pop	{r7, pc}
 8011924:	e000ed00 	.word	0xe000ed00
 8011928:	410fc271 	.word	0x410fc271
 801192c:	410fc270 	.word	0x410fc270
 8011930:	e000e400 	.word	0xe000e400
 8011934:	20001b34 	.word	0x20001b34
 8011938:	20001b38 	.word	0x20001b38
 801193c:	e000ed20 	.word	0xe000ed20
 8011940:	200002b8 	.word	0x200002b8
 8011944:	e000ef34 	.word	0xe000ef34

08011948 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011948:	b480      	push	{r7}
 801194a:	b083      	sub	sp, #12
 801194c:	af00      	add	r7, sp, #0
	__asm volatile
 801194e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011952:	f383 8811 	msr	BASEPRI, r3
 8011956:	f3bf 8f6f 	isb	sy
 801195a:	f3bf 8f4f 	dsb	sy
 801195e:	607b      	str	r3, [r7, #4]
}
 8011960:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011962:	4b10      	ldr	r3, [pc, #64]	@ (80119a4 <vPortEnterCritical+0x5c>)
 8011964:	681b      	ldr	r3, [r3, #0]
 8011966:	3301      	adds	r3, #1
 8011968:	4a0e      	ldr	r2, [pc, #56]	@ (80119a4 <vPortEnterCritical+0x5c>)
 801196a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801196c:	4b0d      	ldr	r3, [pc, #52]	@ (80119a4 <vPortEnterCritical+0x5c>)
 801196e:	681b      	ldr	r3, [r3, #0]
 8011970:	2b01      	cmp	r3, #1
 8011972:	d110      	bne.n	8011996 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011974:	4b0c      	ldr	r3, [pc, #48]	@ (80119a8 <vPortEnterCritical+0x60>)
 8011976:	681b      	ldr	r3, [r3, #0]
 8011978:	b2db      	uxtb	r3, r3
 801197a:	2b00      	cmp	r3, #0
 801197c:	d00b      	beq.n	8011996 <vPortEnterCritical+0x4e>
	__asm volatile
 801197e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011982:	f383 8811 	msr	BASEPRI, r3
 8011986:	f3bf 8f6f 	isb	sy
 801198a:	f3bf 8f4f 	dsb	sy
 801198e:	603b      	str	r3, [r7, #0]
}
 8011990:	bf00      	nop
 8011992:	bf00      	nop
 8011994:	e7fd      	b.n	8011992 <vPortEnterCritical+0x4a>
	}
}
 8011996:	bf00      	nop
 8011998:	370c      	adds	r7, #12
 801199a:	46bd      	mov	sp, r7
 801199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119a0:	4770      	bx	lr
 80119a2:	bf00      	nop
 80119a4:	200002b8 	.word	0x200002b8
 80119a8:	e000ed04 	.word	0xe000ed04

080119ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80119ac:	b480      	push	{r7}
 80119ae:	b083      	sub	sp, #12
 80119b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80119b2:	4b12      	ldr	r3, [pc, #72]	@ (80119fc <vPortExitCritical+0x50>)
 80119b4:	681b      	ldr	r3, [r3, #0]
 80119b6:	2b00      	cmp	r3, #0
 80119b8:	d10b      	bne.n	80119d2 <vPortExitCritical+0x26>
	__asm volatile
 80119ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119be:	f383 8811 	msr	BASEPRI, r3
 80119c2:	f3bf 8f6f 	isb	sy
 80119c6:	f3bf 8f4f 	dsb	sy
 80119ca:	607b      	str	r3, [r7, #4]
}
 80119cc:	bf00      	nop
 80119ce:	bf00      	nop
 80119d0:	e7fd      	b.n	80119ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80119d2:	4b0a      	ldr	r3, [pc, #40]	@ (80119fc <vPortExitCritical+0x50>)
 80119d4:	681b      	ldr	r3, [r3, #0]
 80119d6:	3b01      	subs	r3, #1
 80119d8:	4a08      	ldr	r2, [pc, #32]	@ (80119fc <vPortExitCritical+0x50>)
 80119da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80119dc:	4b07      	ldr	r3, [pc, #28]	@ (80119fc <vPortExitCritical+0x50>)
 80119de:	681b      	ldr	r3, [r3, #0]
 80119e0:	2b00      	cmp	r3, #0
 80119e2:	d105      	bne.n	80119f0 <vPortExitCritical+0x44>
 80119e4:	2300      	movs	r3, #0
 80119e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80119e8:	683b      	ldr	r3, [r7, #0]
 80119ea:	f383 8811 	msr	BASEPRI, r3
}
 80119ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80119f0:	bf00      	nop
 80119f2:	370c      	adds	r7, #12
 80119f4:	46bd      	mov	sp, r7
 80119f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119fa:	4770      	bx	lr
 80119fc:	200002b8 	.word	0x200002b8

08011a00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011a00:	f3ef 8009 	mrs	r0, PSP
 8011a04:	f3bf 8f6f 	isb	sy
 8011a08:	4b15      	ldr	r3, [pc, #84]	@ (8011a60 <pxCurrentTCBConst>)
 8011a0a:	681a      	ldr	r2, [r3, #0]
 8011a0c:	f01e 0f10 	tst.w	lr, #16
 8011a10:	bf08      	it	eq
 8011a12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011a16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a1a:	6010      	str	r0, [r2, #0]
 8011a1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011a20:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8011a24:	f380 8811 	msr	BASEPRI, r0
 8011a28:	f3bf 8f4f 	dsb	sy
 8011a2c:	f3bf 8f6f 	isb	sy
 8011a30:	f7ff f9e4 	bl	8010dfc <vTaskSwitchContext>
 8011a34:	f04f 0000 	mov.w	r0, #0
 8011a38:	f380 8811 	msr	BASEPRI, r0
 8011a3c:	bc09      	pop	{r0, r3}
 8011a3e:	6819      	ldr	r1, [r3, #0]
 8011a40:	6808      	ldr	r0, [r1, #0]
 8011a42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a46:	f01e 0f10 	tst.w	lr, #16
 8011a4a:	bf08      	it	eq
 8011a4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011a50:	f380 8809 	msr	PSP, r0
 8011a54:	f3bf 8f6f 	isb	sy
 8011a58:	4770      	bx	lr
 8011a5a:	bf00      	nop
 8011a5c:	f3af 8000 	nop.w

08011a60 <pxCurrentTCBConst>:
 8011a60:	20001a08 	.word	0x20001a08
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011a64:	bf00      	nop
 8011a66:	bf00      	nop

08011a68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011a68:	b580      	push	{r7, lr}
 8011a6a:	b082      	sub	sp, #8
 8011a6c:	af00      	add	r7, sp, #0
	__asm volatile
 8011a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a72:	f383 8811 	msr	BASEPRI, r3
 8011a76:	f3bf 8f6f 	isb	sy
 8011a7a:	f3bf 8f4f 	dsb	sy
 8011a7e:	607b      	str	r3, [r7, #4]
}
 8011a80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011a82:	f7ff f901 	bl	8010c88 <xTaskIncrementTick>
 8011a86:	4603      	mov	r3, r0
 8011a88:	2b00      	cmp	r3, #0
 8011a8a:	d003      	beq.n	8011a94 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8011a8c:	4b06      	ldr	r3, [pc, #24]	@ (8011aa8 <SysTick_Handler+0x40>)
 8011a8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011a92:	601a      	str	r2, [r3, #0]
 8011a94:	2300      	movs	r3, #0
 8011a96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011a98:	683b      	ldr	r3, [r7, #0]
 8011a9a:	f383 8811 	msr	BASEPRI, r3
}
 8011a9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011aa0:	bf00      	nop
 8011aa2:	3708      	adds	r7, #8
 8011aa4:	46bd      	mov	sp, r7
 8011aa6:	bd80      	pop	{r7, pc}
 8011aa8:	e000ed04 	.word	0xe000ed04

08011aac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8011aac:	b480      	push	{r7}
 8011aae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8011ae0 <vPortSetupTimerInterrupt+0x34>)
 8011ab2:	2200      	movs	r2, #0
 8011ab4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011ab6:	4b0b      	ldr	r3, [pc, #44]	@ (8011ae4 <vPortSetupTimerInterrupt+0x38>)
 8011ab8:	2200      	movs	r2, #0
 8011aba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8011abc:	4b0a      	ldr	r3, [pc, #40]	@ (8011ae8 <vPortSetupTimerInterrupt+0x3c>)
 8011abe:	681b      	ldr	r3, [r3, #0]
 8011ac0:	4a0a      	ldr	r2, [pc, #40]	@ (8011aec <vPortSetupTimerInterrupt+0x40>)
 8011ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8011ac6:	099b      	lsrs	r3, r3, #6
 8011ac8:	4a09      	ldr	r2, [pc, #36]	@ (8011af0 <vPortSetupTimerInterrupt+0x44>)
 8011aca:	3b01      	subs	r3, #1
 8011acc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8011ace:	4b04      	ldr	r3, [pc, #16]	@ (8011ae0 <vPortSetupTimerInterrupt+0x34>)
 8011ad0:	2207      	movs	r2, #7
 8011ad2:	601a      	str	r2, [r3, #0]
}
 8011ad4:	bf00      	nop
 8011ad6:	46bd      	mov	sp, r7
 8011ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011adc:	4770      	bx	lr
 8011ade:	bf00      	nop
 8011ae0:	e000e010 	.word	0xe000e010
 8011ae4:	e000e018 	.word	0xe000e018
 8011ae8:	20000010 	.word	0x20000010
 8011aec:	10624dd3 	.word	0x10624dd3
 8011af0:	e000e014 	.word	0xe000e014

08011af4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011af4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8011b04 <vPortEnableVFP+0x10>
 8011af8:	6801      	ldr	r1, [r0, #0]
 8011afa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8011afe:	6001      	str	r1, [r0, #0]
 8011b00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011b02:	bf00      	nop
 8011b04:	e000ed88 	.word	0xe000ed88

08011b08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011b08:	b480      	push	{r7}
 8011b0a:	b085      	sub	sp, #20
 8011b0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8011b0e:	f3ef 8305 	mrs	r3, IPSR
 8011b12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011b14:	68fb      	ldr	r3, [r7, #12]
 8011b16:	2b0f      	cmp	r3, #15
 8011b18:	d915      	bls.n	8011b46 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8011b1a:	4a18      	ldr	r2, [pc, #96]	@ (8011b7c <vPortValidateInterruptPriority+0x74>)
 8011b1c:	68fb      	ldr	r3, [r7, #12]
 8011b1e:	4413      	add	r3, r2
 8011b20:	781b      	ldrb	r3, [r3, #0]
 8011b22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011b24:	4b16      	ldr	r3, [pc, #88]	@ (8011b80 <vPortValidateInterruptPriority+0x78>)
 8011b26:	781b      	ldrb	r3, [r3, #0]
 8011b28:	7afa      	ldrb	r2, [r7, #11]
 8011b2a:	429a      	cmp	r2, r3
 8011b2c:	d20b      	bcs.n	8011b46 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8011b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b32:	f383 8811 	msr	BASEPRI, r3
 8011b36:	f3bf 8f6f 	isb	sy
 8011b3a:	f3bf 8f4f 	dsb	sy
 8011b3e:	607b      	str	r3, [r7, #4]
}
 8011b40:	bf00      	nop
 8011b42:	bf00      	nop
 8011b44:	e7fd      	b.n	8011b42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011b46:	4b0f      	ldr	r3, [pc, #60]	@ (8011b84 <vPortValidateInterruptPriority+0x7c>)
 8011b48:	681b      	ldr	r3, [r3, #0]
 8011b4a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8011b4e:	4b0e      	ldr	r3, [pc, #56]	@ (8011b88 <vPortValidateInterruptPriority+0x80>)
 8011b50:	681b      	ldr	r3, [r3, #0]
 8011b52:	429a      	cmp	r2, r3
 8011b54:	d90b      	bls.n	8011b6e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8011b56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b5a:	f383 8811 	msr	BASEPRI, r3
 8011b5e:	f3bf 8f6f 	isb	sy
 8011b62:	f3bf 8f4f 	dsb	sy
 8011b66:	603b      	str	r3, [r7, #0]
}
 8011b68:	bf00      	nop
 8011b6a:	bf00      	nop
 8011b6c:	e7fd      	b.n	8011b6a <vPortValidateInterruptPriority+0x62>
	}
 8011b6e:	bf00      	nop
 8011b70:	3714      	adds	r7, #20
 8011b72:	46bd      	mov	sp, r7
 8011b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b78:	4770      	bx	lr
 8011b7a:	bf00      	nop
 8011b7c:	e000e3f0 	.word	0xe000e3f0
 8011b80:	20001b34 	.word	0x20001b34
 8011b84:	e000ed0c 	.word	0xe000ed0c
 8011b88:	20001b38 	.word	0x20001b38

08011b8c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011b8c:	b580      	push	{r7, lr}
 8011b8e:	b08a      	sub	sp, #40	@ 0x28
 8011b90:	af00      	add	r7, sp, #0
 8011b92:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011b94:	2300      	movs	r3, #0
 8011b96:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011b98:	f7fe ffca 	bl	8010b30 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8011b9c:	4b5c      	ldr	r3, [pc, #368]	@ (8011d10 <pvPortMalloc+0x184>)
 8011b9e:	681b      	ldr	r3, [r3, #0]
 8011ba0:	2b00      	cmp	r3, #0
 8011ba2:	d101      	bne.n	8011ba8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011ba4:	f000 f924 	bl	8011df0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011ba8:	4b5a      	ldr	r3, [pc, #360]	@ (8011d14 <pvPortMalloc+0x188>)
 8011baa:	681a      	ldr	r2, [r3, #0]
 8011bac:	687b      	ldr	r3, [r7, #4]
 8011bae:	4013      	ands	r3, r2
 8011bb0:	2b00      	cmp	r3, #0
 8011bb2:	f040 8095 	bne.w	8011ce0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	2b00      	cmp	r3, #0
 8011bba:	d01e      	beq.n	8011bfa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8011bbc:	2208      	movs	r2, #8
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	4413      	add	r3, r2
 8011bc2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	f003 0307 	and.w	r3, r3, #7
 8011bca:	2b00      	cmp	r3, #0
 8011bcc:	d015      	beq.n	8011bfa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	f023 0307 	bic.w	r3, r3, #7
 8011bd4:	3308      	adds	r3, #8
 8011bd6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	f003 0307 	and.w	r3, r3, #7
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	d00b      	beq.n	8011bfa <pvPortMalloc+0x6e>
	__asm volatile
 8011be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011be6:	f383 8811 	msr	BASEPRI, r3
 8011bea:	f3bf 8f6f 	isb	sy
 8011bee:	f3bf 8f4f 	dsb	sy
 8011bf2:	617b      	str	r3, [r7, #20]
}
 8011bf4:	bf00      	nop
 8011bf6:	bf00      	nop
 8011bf8:	e7fd      	b.n	8011bf6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	2b00      	cmp	r3, #0
 8011bfe:	d06f      	beq.n	8011ce0 <pvPortMalloc+0x154>
 8011c00:	4b45      	ldr	r3, [pc, #276]	@ (8011d18 <pvPortMalloc+0x18c>)
 8011c02:	681b      	ldr	r3, [r3, #0]
 8011c04:	687a      	ldr	r2, [r7, #4]
 8011c06:	429a      	cmp	r2, r3
 8011c08:	d86a      	bhi.n	8011ce0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8011c0a:	4b44      	ldr	r3, [pc, #272]	@ (8011d1c <pvPortMalloc+0x190>)
 8011c0c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8011c0e:	4b43      	ldr	r3, [pc, #268]	@ (8011d1c <pvPortMalloc+0x190>)
 8011c10:	681b      	ldr	r3, [r3, #0]
 8011c12:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011c14:	e004      	b.n	8011c20 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8011c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c18:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8011c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c1c:	681b      	ldr	r3, [r3, #0]
 8011c1e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c22:	685b      	ldr	r3, [r3, #4]
 8011c24:	687a      	ldr	r2, [r7, #4]
 8011c26:	429a      	cmp	r2, r3
 8011c28:	d903      	bls.n	8011c32 <pvPortMalloc+0xa6>
 8011c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c2c:	681b      	ldr	r3, [r3, #0]
 8011c2e:	2b00      	cmp	r3, #0
 8011c30:	d1f1      	bne.n	8011c16 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011c32:	4b37      	ldr	r3, [pc, #220]	@ (8011d10 <pvPortMalloc+0x184>)
 8011c34:	681b      	ldr	r3, [r3, #0]
 8011c36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011c38:	429a      	cmp	r2, r3
 8011c3a:	d051      	beq.n	8011ce0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8011c3c:	6a3b      	ldr	r3, [r7, #32]
 8011c3e:	681b      	ldr	r3, [r3, #0]
 8011c40:	2208      	movs	r2, #8
 8011c42:	4413      	add	r3, r2
 8011c44:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c48:	681a      	ldr	r2, [r3, #0]
 8011c4a:	6a3b      	ldr	r3, [r7, #32]
 8011c4c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8011c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c50:	685a      	ldr	r2, [r3, #4]
 8011c52:	687b      	ldr	r3, [r7, #4]
 8011c54:	1ad2      	subs	r2, r2, r3
 8011c56:	2308      	movs	r3, #8
 8011c58:	005b      	lsls	r3, r3, #1
 8011c5a:	429a      	cmp	r2, r3
 8011c5c:	d920      	bls.n	8011ca0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8011c5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011c60:	687b      	ldr	r3, [r7, #4]
 8011c62:	4413      	add	r3, r2
 8011c64:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011c66:	69bb      	ldr	r3, [r7, #24]
 8011c68:	f003 0307 	and.w	r3, r3, #7
 8011c6c:	2b00      	cmp	r3, #0
 8011c6e:	d00b      	beq.n	8011c88 <pvPortMalloc+0xfc>
	__asm volatile
 8011c70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c74:	f383 8811 	msr	BASEPRI, r3
 8011c78:	f3bf 8f6f 	isb	sy
 8011c7c:	f3bf 8f4f 	dsb	sy
 8011c80:	613b      	str	r3, [r7, #16]
}
 8011c82:	bf00      	nop
 8011c84:	bf00      	nop
 8011c86:	e7fd      	b.n	8011c84 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c8a:	685a      	ldr	r2, [r3, #4]
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	1ad2      	subs	r2, r2, r3
 8011c90:	69bb      	ldr	r3, [r7, #24]
 8011c92:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c96:	687a      	ldr	r2, [r7, #4]
 8011c98:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8011c9a:	69b8      	ldr	r0, [r7, #24]
 8011c9c:	f000 f90a 	bl	8011eb4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011ca0:	4b1d      	ldr	r3, [pc, #116]	@ (8011d18 <pvPortMalloc+0x18c>)
 8011ca2:	681a      	ldr	r2, [r3, #0]
 8011ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ca6:	685b      	ldr	r3, [r3, #4]
 8011ca8:	1ad3      	subs	r3, r2, r3
 8011caa:	4a1b      	ldr	r2, [pc, #108]	@ (8011d18 <pvPortMalloc+0x18c>)
 8011cac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8011cae:	4b1a      	ldr	r3, [pc, #104]	@ (8011d18 <pvPortMalloc+0x18c>)
 8011cb0:	681a      	ldr	r2, [r3, #0]
 8011cb2:	4b1b      	ldr	r3, [pc, #108]	@ (8011d20 <pvPortMalloc+0x194>)
 8011cb4:	681b      	ldr	r3, [r3, #0]
 8011cb6:	429a      	cmp	r2, r3
 8011cb8:	d203      	bcs.n	8011cc2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8011cba:	4b17      	ldr	r3, [pc, #92]	@ (8011d18 <pvPortMalloc+0x18c>)
 8011cbc:	681b      	ldr	r3, [r3, #0]
 8011cbe:	4a18      	ldr	r2, [pc, #96]	@ (8011d20 <pvPortMalloc+0x194>)
 8011cc0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011cc4:	685a      	ldr	r2, [r3, #4]
 8011cc6:	4b13      	ldr	r3, [pc, #76]	@ (8011d14 <pvPortMalloc+0x188>)
 8011cc8:	681b      	ldr	r3, [r3, #0]
 8011cca:	431a      	orrs	r2, r3
 8011ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011cce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011cd2:	2200      	movs	r2, #0
 8011cd4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8011cd6:	4b13      	ldr	r3, [pc, #76]	@ (8011d24 <pvPortMalloc+0x198>)
 8011cd8:	681b      	ldr	r3, [r3, #0]
 8011cda:	3301      	adds	r3, #1
 8011cdc:	4a11      	ldr	r2, [pc, #68]	@ (8011d24 <pvPortMalloc+0x198>)
 8011cde:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011ce0:	f7fe ff34 	bl	8010b4c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011ce4:	69fb      	ldr	r3, [r7, #28]
 8011ce6:	f003 0307 	and.w	r3, r3, #7
 8011cea:	2b00      	cmp	r3, #0
 8011cec:	d00b      	beq.n	8011d06 <pvPortMalloc+0x17a>
	__asm volatile
 8011cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011cf2:	f383 8811 	msr	BASEPRI, r3
 8011cf6:	f3bf 8f6f 	isb	sy
 8011cfa:	f3bf 8f4f 	dsb	sy
 8011cfe:	60fb      	str	r3, [r7, #12]
}
 8011d00:	bf00      	nop
 8011d02:	bf00      	nop
 8011d04:	e7fd      	b.n	8011d02 <pvPortMalloc+0x176>
	return pvReturn;
 8011d06:	69fb      	ldr	r3, [r7, #28]
}
 8011d08:	4618      	mov	r0, r3
 8011d0a:	3728      	adds	r7, #40	@ 0x28
 8011d0c:	46bd      	mov	sp, r7
 8011d0e:	bd80      	pop	{r7, pc}
 8011d10:	20005744 	.word	0x20005744
 8011d14:	20005758 	.word	0x20005758
 8011d18:	20005748 	.word	0x20005748
 8011d1c:	2000573c 	.word	0x2000573c
 8011d20:	2000574c 	.word	0x2000574c
 8011d24:	20005750 	.word	0x20005750

08011d28 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011d28:	b580      	push	{r7, lr}
 8011d2a:	b086      	sub	sp, #24
 8011d2c:	af00      	add	r7, sp, #0
 8011d2e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011d30:	687b      	ldr	r3, [r7, #4]
 8011d32:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	2b00      	cmp	r3, #0
 8011d38:	d04f      	beq.n	8011dda <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8011d3a:	2308      	movs	r3, #8
 8011d3c:	425b      	negs	r3, r3
 8011d3e:	697a      	ldr	r2, [r7, #20]
 8011d40:	4413      	add	r3, r2
 8011d42:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011d44:	697b      	ldr	r3, [r7, #20]
 8011d46:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011d48:	693b      	ldr	r3, [r7, #16]
 8011d4a:	685a      	ldr	r2, [r3, #4]
 8011d4c:	4b25      	ldr	r3, [pc, #148]	@ (8011de4 <vPortFree+0xbc>)
 8011d4e:	681b      	ldr	r3, [r3, #0]
 8011d50:	4013      	ands	r3, r2
 8011d52:	2b00      	cmp	r3, #0
 8011d54:	d10b      	bne.n	8011d6e <vPortFree+0x46>
	__asm volatile
 8011d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d5a:	f383 8811 	msr	BASEPRI, r3
 8011d5e:	f3bf 8f6f 	isb	sy
 8011d62:	f3bf 8f4f 	dsb	sy
 8011d66:	60fb      	str	r3, [r7, #12]
}
 8011d68:	bf00      	nop
 8011d6a:	bf00      	nop
 8011d6c:	e7fd      	b.n	8011d6a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8011d6e:	693b      	ldr	r3, [r7, #16]
 8011d70:	681b      	ldr	r3, [r3, #0]
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d00b      	beq.n	8011d8e <vPortFree+0x66>
	__asm volatile
 8011d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d7a:	f383 8811 	msr	BASEPRI, r3
 8011d7e:	f3bf 8f6f 	isb	sy
 8011d82:	f3bf 8f4f 	dsb	sy
 8011d86:	60bb      	str	r3, [r7, #8]
}
 8011d88:	bf00      	nop
 8011d8a:	bf00      	nop
 8011d8c:	e7fd      	b.n	8011d8a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8011d8e:	693b      	ldr	r3, [r7, #16]
 8011d90:	685a      	ldr	r2, [r3, #4]
 8011d92:	4b14      	ldr	r3, [pc, #80]	@ (8011de4 <vPortFree+0xbc>)
 8011d94:	681b      	ldr	r3, [r3, #0]
 8011d96:	4013      	ands	r3, r2
 8011d98:	2b00      	cmp	r3, #0
 8011d9a:	d01e      	beq.n	8011dda <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8011d9c:	693b      	ldr	r3, [r7, #16]
 8011d9e:	681b      	ldr	r3, [r3, #0]
 8011da0:	2b00      	cmp	r3, #0
 8011da2:	d11a      	bne.n	8011dda <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011da4:	693b      	ldr	r3, [r7, #16]
 8011da6:	685a      	ldr	r2, [r3, #4]
 8011da8:	4b0e      	ldr	r3, [pc, #56]	@ (8011de4 <vPortFree+0xbc>)
 8011daa:	681b      	ldr	r3, [r3, #0]
 8011dac:	43db      	mvns	r3, r3
 8011dae:	401a      	ands	r2, r3
 8011db0:	693b      	ldr	r3, [r7, #16]
 8011db2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011db4:	f7fe febc 	bl	8010b30 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011db8:	693b      	ldr	r3, [r7, #16]
 8011dba:	685a      	ldr	r2, [r3, #4]
 8011dbc:	4b0a      	ldr	r3, [pc, #40]	@ (8011de8 <vPortFree+0xc0>)
 8011dbe:	681b      	ldr	r3, [r3, #0]
 8011dc0:	4413      	add	r3, r2
 8011dc2:	4a09      	ldr	r2, [pc, #36]	@ (8011de8 <vPortFree+0xc0>)
 8011dc4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011dc6:	6938      	ldr	r0, [r7, #16]
 8011dc8:	f000 f874 	bl	8011eb4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8011dcc:	4b07      	ldr	r3, [pc, #28]	@ (8011dec <vPortFree+0xc4>)
 8011dce:	681b      	ldr	r3, [r3, #0]
 8011dd0:	3301      	adds	r3, #1
 8011dd2:	4a06      	ldr	r2, [pc, #24]	@ (8011dec <vPortFree+0xc4>)
 8011dd4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8011dd6:	f7fe feb9 	bl	8010b4c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8011dda:	bf00      	nop
 8011ddc:	3718      	adds	r7, #24
 8011dde:	46bd      	mov	sp, r7
 8011de0:	bd80      	pop	{r7, pc}
 8011de2:	bf00      	nop
 8011de4:	20005758 	.word	0x20005758
 8011de8:	20005748 	.word	0x20005748
 8011dec:	20005754 	.word	0x20005754

08011df0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011df0:	b480      	push	{r7}
 8011df2:	b085      	sub	sp, #20
 8011df4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8011df6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8011dfa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8011dfc:	4b27      	ldr	r3, [pc, #156]	@ (8011e9c <prvHeapInit+0xac>)
 8011dfe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011e00:	68fb      	ldr	r3, [r7, #12]
 8011e02:	f003 0307 	and.w	r3, r3, #7
 8011e06:	2b00      	cmp	r3, #0
 8011e08:	d00c      	beq.n	8011e24 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8011e0a:	68fb      	ldr	r3, [r7, #12]
 8011e0c:	3307      	adds	r3, #7
 8011e0e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011e10:	68fb      	ldr	r3, [r7, #12]
 8011e12:	f023 0307 	bic.w	r3, r3, #7
 8011e16:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011e18:	68ba      	ldr	r2, [r7, #8]
 8011e1a:	68fb      	ldr	r3, [r7, #12]
 8011e1c:	1ad3      	subs	r3, r2, r3
 8011e1e:	4a1f      	ldr	r2, [pc, #124]	@ (8011e9c <prvHeapInit+0xac>)
 8011e20:	4413      	add	r3, r2
 8011e22:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011e24:	68fb      	ldr	r3, [r7, #12]
 8011e26:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011e28:	4a1d      	ldr	r2, [pc, #116]	@ (8011ea0 <prvHeapInit+0xb0>)
 8011e2a:	687b      	ldr	r3, [r7, #4]
 8011e2c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8011e2e:	4b1c      	ldr	r3, [pc, #112]	@ (8011ea0 <prvHeapInit+0xb0>)
 8011e30:	2200      	movs	r2, #0
 8011e32:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	68ba      	ldr	r2, [r7, #8]
 8011e38:	4413      	add	r3, r2
 8011e3a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011e3c:	2208      	movs	r2, #8
 8011e3e:	68fb      	ldr	r3, [r7, #12]
 8011e40:	1a9b      	subs	r3, r3, r2
 8011e42:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011e44:	68fb      	ldr	r3, [r7, #12]
 8011e46:	f023 0307 	bic.w	r3, r3, #7
 8011e4a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011e4c:	68fb      	ldr	r3, [r7, #12]
 8011e4e:	4a15      	ldr	r2, [pc, #84]	@ (8011ea4 <prvHeapInit+0xb4>)
 8011e50:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011e52:	4b14      	ldr	r3, [pc, #80]	@ (8011ea4 <prvHeapInit+0xb4>)
 8011e54:	681b      	ldr	r3, [r3, #0]
 8011e56:	2200      	movs	r2, #0
 8011e58:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8011e5a:	4b12      	ldr	r3, [pc, #72]	@ (8011ea4 <prvHeapInit+0xb4>)
 8011e5c:	681b      	ldr	r3, [r3, #0]
 8011e5e:	2200      	movs	r2, #0
 8011e60:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011e62:	687b      	ldr	r3, [r7, #4]
 8011e64:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011e66:	683b      	ldr	r3, [r7, #0]
 8011e68:	68fa      	ldr	r2, [r7, #12]
 8011e6a:	1ad2      	subs	r2, r2, r3
 8011e6c:	683b      	ldr	r3, [r7, #0]
 8011e6e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011e70:	4b0c      	ldr	r3, [pc, #48]	@ (8011ea4 <prvHeapInit+0xb4>)
 8011e72:	681a      	ldr	r2, [r3, #0]
 8011e74:	683b      	ldr	r3, [r7, #0]
 8011e76:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011e78:	683b      	ldr	r3, [r7, #0]
 8011e7a:	685b      	ldr	r3, [r3, #4]
 8011e7c:	4a0a      	ldr	r2, [pc, #40]	@ (8011ea8 <prvHeapInit+0xb8>)
 8011e7e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011e80:	683b      	ldr	r3, [r7, #0]
 8011e82:	685b      	ldr	r3, [r3, #4]
 8011e84:	4a09      	ldr	r2, [pc, #36]	@ (8011eac <prvHeapInit+0xbc>)
 8011e86:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011e88:	4b09      	ldr	r3, [pc, #36]	@ (8011eb0 <prvHeapInit+0xc0>)
 8011e8a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8011e8e:	601a      	str	r2, [r3, #0]
}
 8011e90:	bf00      	nop
 8011e92:	3714      	adds	r7, #20
 8011e94:	46bd      	mov	sp, r7
 8011e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e9a:	4770      	bx	lr
 8011e9c:	20001b3c 	.word	0x20001b3c
 8011ea0:	2000573c 	.word	0x2000573c
 8011ea4:	20005744 	.word	0x20005744
 8011ea8:	2000574c 	.word	0x2000574c
 8011eac:	20005748 	.word	0x20005748
 8011eb0:	20005758 	.word	0x20005758

08011eb4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011eb4:	b480      	push	{r7}
 8011eb6:	b085      	sub	sp, #20
 8011eb8:	af00      	add	r7, sp, #0
 8011eba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8011ebc:	4b28      	ldr	r3, [pc, #160]	@ (8011f60 <prvInsertBlockIntoFreeList+0xac>)
 8011ebe:	60fb      	str	r3, [r7, #12]
 8011ec0:	e002      	b.n	8011ec8 <prvInsertBlockIntoFreeList+0x14>
 8011ec2:	68fb      	ldr	r3, [r7, #12]
 8011ec4:	681b      	ldr	r3, [r3, #0]
 8011ec6:	60fb      	str	r3, [r7, #12]
 8011ec8:	68fb      	ldr	r3, [r7, #12]
 8011eca:	681b      	ldr	r3, [r3, #0]
 8011ecc:	687a      	ldr	r2, [r7, #4]
 8011ece:	429a      	cmp	r2, r3
 8011ed0:	d8f7      	bhi.n	8011ec2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011ed2:	68fb      	ldr	r3, [r7, #12]
 8011ed4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011ed6:	68fb      	ldr	r3, [r7, #12]
 8011ed8:	685b      	ldr	r3, [r3, #4]
 8011eda:	68ba      	ldr	r2, [r7, #8]
 8011edc:	4413      	add	r3, r2
 8011ede:	687a      	ldr	r2, [r7, #4]
 8011ee0:	429a      	cmp	r2, r3
 8011ee2:	d108      	bne.n	8011ef6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011ee4:	68fb      	ldr	r3, [r7, #12]
 8011ee6:	685a      	ldr	r2, [r3, #4]
 8011ee8:	687b      	ldr	r3, [r7, #4]
 8011eea:	685b      	ldr	r3, [r3, #4]
 8011eec:	441a      	add	r2, r3
 8011eee:	68fb      	ldr	r3, [r7, #12]
 8011ef0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011ef2:	68fb      	ldr	r3, [r7, #12]
 8011ef4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8011ef6:	687b      	ldr	r3, [r7, #4]
 8011ef8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8011efa:	687b      	ldr	r3, [r7, #4]
 8011efc:	685b      	ldr	r3, [r3, #4]
 8011efe:	68ba      	ldr	r2, [r7, #8]
 8011f00:	441a      	add	r2, r3
 8011f02:	68fb      	ldr	r3, [r7, #12]
 8011f04:	681b      	ldr	r3, [r3, #0]
 8011f06:	429a      	cmp	r2, r3
 8011f08:	d118      	bne.n	8011f3c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8011f0a:	68fb      	ldr	r3, [r7, #12]
 8011f0c:	681a      	ldr	r2, [r3, #0]
 8011f0e:	4b15      	ldr	r3, [pc, #84]	@ (8011f64 <prvInsertBlockIntoFreeList+0xb0>)
 8011f10:	681b      	ldr	r3, [r3, #0]
 8011f12:	429a      	cmp	r2, r3
 8011f14:	d00d      	beq.n	8011f32 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011f16:	687b      	ldr	r3, [r7, #4]
 8011f18:	685a      	ldr	r2, [r3, #4]
 8011f1a:	68fb      	ldr	r3, [r7, #12]
 8011f1c:	681b      	ldr	r3, [r3, #0]
 8011f1e:	685b      	ldr	r3, [r3, #4]
 8011f20:	441a      	add	r2, r3
 8011f22:	687b      	ldr	r3, [r7, #4]
 8011f24:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011f26:	68fb      	ldr	r3, [r7, #12]
 8011f28:	681b      	ldr	r3, [r3, #0]
 8011f2a:	681a      	ldr	r2, [r3, #0]
 8011f2c:	687b      	ldr	r3, [r7, #4]
 8011f2e:	601a      	str	r2, [r3, #0]
 8011f30:	e008      	b.n	8011f44 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011f32:	4b0c      	ldr	r3, [pc, #48]	@ (8011f64 <prvInsertBlockIntoFreeList+0xb0>)
 8011f34:	681a      	ldr	r2, [r3, #0]
 8011f36:	687b      	ldr	r3, [r7, #4]
 8011f38:	601a      	str	r2, [r3, #0]
 8011f3a:	e003      	b.n	8011f44 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011f3c:	68fb      	ldr	r3, [r7, #12]
 8011f3e:	681a      	ldr	r2, [r3, #0]
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011f44:	68fa      	ldr	r2, [r7, #12]
 8011f46:	687b      	ldr	r3, [r7, #4]
 8011f48:	429a      	cmp	r2, r3
 8011f4a:	d002      	beq.n	8011f52 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011f4c:	68fb      	ldr	r3, [r7, #12]
 8011f4e:	687a      	ldr	r2, [r7, #4]
 8011f50:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011f52:	bf00      	nop
 8011f54:	3714      	adds	r7, #20
 8011f56:	46bd      	mov	sp, r7
 8011f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f5c:	4770      	bx	lr
 8011f5e:	bf00      	nop
 8011f60:	2000573c 	.word	0x2000573c
 8011f64:	20005744 	.word	0x20005744

08011f68 <malloc>:
 8011f68:	4b02      	ldr	r3, [pc, #8]	@ (8011f74 <malloc+0xc>)
 8011f6a:	4601      	mov	r1, r0
 8011f6c:	6818      	ldr	r0, [r3, #0]
 8011f6e:	f000 b82d 	b.w	8011fcc <_malloc_r>
 8011f72:	bf00      	nop
 8011f74:	20000434 	.word	0x20000434

08011f78 <free>:
 8011f78:	4b02      	ldr	r3, [pc, #8]	@ (8011f84 <free+0xc>)
 8011f7a:	4601      	mov	r1, r0
 8011f7c:	6818      	ldr	r0, [r3, #0]
 8011f7e:	f001 ba3f 	b.w	8013400 <_free_r>
 8011f82:	bf00      	nop
 8011f84:	20000434 	.word	0x20000434

08011f88 <sbrk_aligned>:
 8011f88:	b570      	push	{r4, r5, r6, lr}
 8011f8a:	4e0f      	ldr	r6, [pc, #60]	@ (8011fc8 <sbrk_aligned+0x40>)
 8011f8c:	460c      	mov	r4, r1
 8011f8e:	6831      	ldr	r1, [r6, #0]
 8011f90:	4605      	mov	r5, r0
 8011f92:	b911      	cbnz	r1, 8011f9a <sbrk_aligned+0x12>
 8011f94:	f001 f9ce 	bl	8013334 <_sbrk_r>
 8011f98:	6030      	str	r0, [r6, #0]
 8011f9a:	4621      	mov	r1, r4
 8011f9c:	4628      	mov	r0, r5
 8011f9e:	f001 f9c9 	bl	8013334 <_sbrk_r>
 8011fa2:	1c43      	adds	r3, r0, #1
 8011fa4:	d103      	bne.n	8011fae <sbrk_aligned+0x26>
 8011fa6:	f04f 34ff 	mov.w	r4, #4294967295
 8011faa:	4620      	mov	r0, r4
 8011fac:	bd70      	pop	{r4, r5, r6, pc}
 8011fae:	1cc4      	adds	r4, r0, #3
 8011fb0:	f024 0403 	bic.w	r4, r4, #3
 8011fb4:	42a0      	cmp	r0, r4
 8011fb6:	d0f8      	beq.n	8011faa <sbrk_aligned+0x22>
 8011fb8:	1a21      	subs	r1, r4, r0
 8011fba:	4628      	mov	r0, r5
 8011fbc:	f001 f9ba 	bl	8013334 <_sbrk_r>
 8011fc0:	3001      	adds	r0, #1
 8011fc2:	d1f2      	bne.n	8011faa <sbrk_aligned+0x22>
 8011fc4:	e7ef      	b.n	8011fa6 <sbrk_aligned+0x1e>
 8011fc6:	bf00      	nop
 8011fc8:	2000575c 	.word	0x2000575c

08011fcc <_malloc_r>:
 8011fcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011fd0:	1ccd      	adds	r5, r1, #3
 8011fd2:	f025 0503 	bic.w	r5, r5, #3
 8011fd6:	3508      	adds	r5, #8
 8011fd8:	2d0c      	cmp	r5, #12
 8011fda:	bf38      	it	cc
 8011fdc:	250c      	movcc	r5, #12
 8011fde:	2d00      	cmp	r5, #0
 8011fe0:	4606      	mov	r6, r0
 8011fe2:	db01      	blt.n	8011fe8 <_malloc_r+0x1c>
 8011fe4:	42a9      	cmp	r1, r5
 8011fe6:	d904      	bls.n	8011ff2 <_malloc_r+0x26>
 8011fe8:	230c      	movs	r3, #12
 8011fea:	6033      	str	r3, [r6, #0]
 8011fec:	2000      	movs	r0, #0
 8011fee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011ff2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80120c8 <_malloc_r+0xfc>
 8011ff6:	f000 f869 	bl	80120cc <__malloc_lock>
 8011ffa:	f8d8 3000 	ldr.w	r3, [r8]
 8011ffe:	461c      	mov	r4, r3
 8012000:	bb44      	cbnz	r4, 8012054 <_malloc_r+0x88>
 8012002:	4629      	mov	r1, r5
 8012004:	4630      	mov	r0, r6
 8012006:	f7ff ffbf 	bl	8011f88 <sbrk_aligned>
 801200a:	1c43      	adds	r3, r0, #1
 801200c:	4604      	mov	r4, r0
 801200e:	d158      	bne.n	80120c2 <_malloc_r+0xf6>
 8012010:	f8d8 4000 	ldr.w	r4, [r8]
 8012014:	4627      	mov	r7, r4
 8012016:	2f00      	cmp	r7, #0
 8012018:	d143      	bne.n	80120a2 <_malloc_r+0xd6>
 801201a:	2c00      	cmp	r4, #0
 801201c:	d04b      	beq.n	80120b6 <_malloc_r+0xea>
 801201e:	6823      	ldr	r3, [r4, #0]
 8012020:	4639      	mov	r1, r7
 8012022:	4630      	mov	r0, r6
 8012024:	eb04 0903 	add.w	r9, r4, r3
 8012028:	f001 f984 	bl	8013334 <_sbrk_r>
 801202c:	4581      	cmp	r9, r0
 801202e:	d142      	bne.n	80120b6 <_malloc_r+0xea>
 8012030:	6821      	ldr	r1, [r4, #0]
 8012032:	1a6d      	subs	r5, r5, r1
 8012034:	4629      	mov	r1, r5
 8012036:	4630      	mov	r0, r6
 8012038:	f7ff ffa6 	bl	8011f88 <sbrk_aligned>
 801203c:	3001      	adds	r0, #1
 801203e:	d03a      	beq.n	80120b6 <_malloc_r+0xea>
 8012040:	6823      	ldr	r3, [r4, #0]
 8012042:	442b      	add	r3, r5
 8012044:	6023      	str	r3, [r4, #0]
 8012046:	f8d8 3000 	ldr.w	r3, [r8]
 801204a:	685a      	ldr	r2, [r3, #4]
 801204c:	bb62      	cbnz	r2, 80120a8 <_malloc_r+0xdc>
 801204e:	f8c8 7000 	str.w	r7, [r8]
 8012052:	e00f      	b.n	8012074 <_malloc_r+0xa8>
 8012054:	6822      	ldr	r2, [r4, #0]
 8012056:	1b52      	subs	r2, r2, r5
 8012058:	d420      	bmi.n	801209c <_malloc_r+0xd0>
 801205a:	2a0b      	cmp	r2, #11
 801205c:	d917      	bls.n	801208e <_malloc_r+0xc2>
 801205e:	1961      	adds	r1, r4, r5
 8012060:	42a3      	cmp	r3, r4
 8012062:	6025      	str	r5, [r4, #0]
 8012064:	bf18      	it	ne
 8012066:	6059      	strne	r1, [r3, #4]
 8012068:	6863      	ldr	r3, [r4, #4]
 801206a:	bf08      	it	eq
 801206c:	f8c8 1000 	streq.w	r1, [r8]
 8012070:	5162      	str	r2, [r4, r5]
 8012072:	604b      	str	r3, [r1, #4]
 8012074:	4630      	mov	r0, r6
 8012076:	f000 f82f 	bl	80120d8 <__malloc_unlock>
 801207a:	f104 000b 	add.w	r0, r4, #11
 801207e:	1d23      	adds	r3, r4, #4
 8012080:	f020 0007 	bic.w	r0, r0, #7
 8012084:	1ac2      	subs	r2, r0, r3
 8012086:	bf1c      	itt	ne
 8012088:	1a1b      	subne	r3, r3, r0
 801208a:	50a3      	strne	r3, [r4, r2]
 801208c:	e7af      	b.n	8011fee <_malloc_r+0x22>
 801208e:	6862      	ldr	r2, [r4, #4]
 8012090:	42a3      	cmp	r3, r4
 8012092:	bf0c      	ite	eq
 8012094:	f8c8 2000 	streq.w	r2, [r8]
 8012098:	605a      	strne	r2, [r3, #4]
 801209a:	e7eb      	b.n	8012074 <_malloc_r+0xa8>
 801209c:	4623      	mov	r3, r4
 801209e:	6864      	ldr	r4, [r4, #4]
 80120a0:	e7ae      	b.n	8012000 <_malloc_r+0x34>
 80120a2:	463c      	mov	r4, r7
 80120a4:	687f      	ldr	r7, [r7, #4]
 80120a6:	e7b6      	b.n	8012016 <_malloc_r+0x4a>
 80120a8:	461a      	mov	r2, r3
 80120aa:	685b      	ldr	r3, [r3, #4]
 80120ac:	42a3      	cmp	r3, r4
 80120ae:	d1fb      	bne.n	80120a8 <_malloc_r+0xdc>
 80120b0:	2300      	movs	r3, #0
 80120b2:	6053      	str	r3, [r2, #4]
 80120b4:	e7de      	b.n	8012074 <_malloc_r+0xa8>
 80120b6:	230c      	movs	r3, #12
 80120b8:	6033      	str	r3, [r6, #0]
 80120ba:	4630      	mov	r0, r6
 80120bc:	f000 f80c 	bl	80120d8 <__malloc_unlock>
 80120c0:	e794      	b.n	8011fec <_malloc_r+0x20>
 80120c2:	6005      	str	r5, [r0, #0]
 80120c4:	e7d6      	b.n	8012074 <_malloc_r+0xa8>
 80120c6:	bf00      	nop
 80120c8:	20005760 	.word	0x20005760

080120cc <__malloc_lock>:
 80120cc:	4801      	ldr	r0, [pc, #4]	@ (80120d4 <__malloc_lock+0x8>)
 80120ce:	f001 b97e 	b.w	80133ce <__retarget_lock_acquire_recursive>
 80120d2:	bf00      	nop
 80120d4:	200058a4 	.word	0x200058a4

080120d8 <__malloc_unlock>:
 80120d8:	4801      	ldr	r0, [pc, #4]	@ (80120e0 <__malloc_unlock+0x8>)
 80120da:	f001 b979 	b.w	80133d0 <__retarget_lock_release_recursive>
 80120de:	bf00      	nop
 80120e0:	200058a4 	.word	0x200058a4

080120e4 <realloc>:
 80120e4:	4b02      	ldr	r3, [pc, #8]	@ (80120f0 <realloc+0xc>)
 80120e6:	460a      	mov	r2, r1
 80120e8:	4601      	mov	r1, r0
 80120ea:	6818      	ldr	r0, [r3, #0]
 80120ec:	f000 b802 	b.w	80120f4 <_realloc_r>
 80120f0:	20000434 	.word	0x20000434

080120f4 <_realloc_r>:
 80120f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80120f8:	4680      	mov	r8, r0
 80120fa:	4615      	mov	r5, r2
 80120fc:	460c      	mov	r4, r1
 80120fe:	b921      	cbnz	r1, 801210a <_realloc_r+0x16>
 8012100:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012104:	4611      	mov	r1, r2
 8012106:	f7ff bf61 	b.w	8011fcc <_malloc_r>
 801210a:	b92a      	cbnz	r2, 8012118 <_realloc_r+0x24>
 801210c:	f001 f978 	bl	8013400 <_free_r>
 8012110:	2400      	movs	r4, #0
 8012112:	4620      	mov	r0, r4
 8012114:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012118:	f002 f9ba 	bl	8014490 <_malloc_usable_size_r>
 801211c:	4285      	cmp	r5, r0
 801211e:	4606      	mov	r6, r0
 8012120:	d802      	bhi.n	8012128 <_realloc_r+0x34>
 8012122:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8012126:	d8f4      	bhi.n	8012112 <_realloc_r+0x1e>
 8012128:	4629      	mov	r1, r5
 801212a:	4640      	mov	r0, r8
 801212c:	f7ff ff4e 	bl	8011fcc <_malloc_r>
 8012130:	4607      	mov	r7, r0
 8012132:	2800      	cmp	r0, #0
 8012134:	d0ec      	beq.n	8012110 <_realloc_r+0x1c>
 8012136:	42b5      	cmp	r5, r6
 8012138:	462a      	mov	r2, r5
 801213a:	4621      	mov	r1, r4
 801213c:	bf28      	it	cs
 801213e:	4632      	movcs	r2, r6
 8012140:	f001 f947 	bl	80133d2 <memcpy>
 8012144:	4621      	mov	r1, r4
 8012146:	4640      	mov	r0, r8
 8012148:	f001 f95a 	bl	8013400 <_free_r>
 801214c:	463c      	mov	r4, r7
 801214e:	e7e0      	b.n	8012112 <_realloc_r+0x1e>

08012150 <sulp>:
 8012150:	b570      	push	{r4, r5, r6, lr}
 8012152:	4604      	mov	r4, r0
 8012154:	460d      	mov	r5, r1
 8012156:	ec45 4b10 	vmov	d0, r4, r5
 801215a:	4616      	mov	r6, r2
 801215c:	f002 f85a 	bl	8014214 <__ulp>
 8012160:	ec51 0b10 	vmov	r0, r1, d0
 8012164:	b17e      	cbz	r6, 8012186 <sulp+0x36>
 8012166:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801216a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801216e:	2b00      	cmp	r3, #0
 8012170:	dd09      	ble.n	8012186 <sulp+0x36>
 8012172:	051b      	lsls	r3, r3, #20
 8012174:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8012178:	2400      	movs	r4, #0
 801217a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801217e:	4622      	mov	r2, r4
 8012180:	462b      	mov	r3, r5
 8012182:	f7ee fa69 	bl	8000658 <__aeabi_dmul>
 8012186:	ec41 0b10 	vmov	d0, r0, r1
 801218a:	bd70      	pop	{r4, r5, r6, pc}
 801218c:	0000      	movs	r0, r0
	...

08012190 <_strtod_l>:
 8012190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012194:	b09f      	sub	sp, #124	@ 0x7c
 8012196:	460c      	mov	r4, r1
 8012198:	9217      	str	r2, [sp, #92]	@ 0x5c
 801219a:	2200      	movs	r2, #0
 801219c:	921a      	str	r2, [sp, #104]	@ 0x68
 801219e:	9005      	str	r0, [sp, #20]
 80121a0:	f04f 0a00 	mov.w	sl, #0
 80121a4:	f04f 0b00 	mov.w	fp, #0
 80121a8:	460a      	mov	r2, r1
 80121aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80121ac:	7811      	ldrb	r1, [r2, #0]
 80121ae:	292b      	cmp	r1, #43	@ 0x2b
 80121b0:	d04a      	beq.n	8012248 <_strtod_l+0xb8>
 80121b2:	d838      	bhi.n	8012226 <_strtod_l+0x96>
 80121b4:	290d      	cmp	r1, #13
 80121b6:	d832      	bhi.n	801221e <_strtod_l+0x8e>
 80121b8:	2908      	cmp	r1, #8
 80121ba:	d832      	bhi.n	8012222 <_strtod_l+0x92>
 80121bc:	2900      	cmp	r1, #0
 80121be:	d03b      	beq.n	8012238 <_strtod_l+0xa8>
 80121c0:	2200      	movs	r2, #0
 80121c2:	920b      	str	r2, [sp, #44]	@ 0x2c
 80121c4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80121c6:	782a      	ldrb	r2, [r5, #0]
 80121c8:	2a30      	cmp	r2, #48	@ 0x30
 80121ca:	f040 80b3 	bne.w	8012334 <_strtod_l+0x1a4>
 80121ce:	786a      	ldrb	r2, [r5, #1]
 80121d0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80121d4:	2a58      	cmp	r2, #88	@ 0x58
 80121d6:	d16e      	bne.n	80122b6 <_strtod_l+0x126>
 80121d8:	9302      	str	r3, [sp, #8]
 80121da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80121dc:	9301      	str	r3, [sp, #4]
 80121de:	ab1a      	add	r3, sp, #104	@ 0x68
 80121e0:	9300      	str	r3, [sp, #0]
 80121e2:	4a8e      	ldr	r2, [pc, #568]	@ (801241c <_strtod_l+0x28c>)
 80121e4:	9805      	ldr	r0, [sp, #20]
 80121e6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80121e8:	a919      	add	r1, sp, #100	@ 0x64
 80121ea:	f001 f9bb 	bl	8013564 <__gethex>
 80121ee:	f010 060f 	ands.w	r6, r0, #15
 80121f2:	4604      	mov	r4, r0
 80121f4:	d005      	beq.n	8012202 <_strtod_l+0x72>
 80121f6:	2e06      	cmp	r6, #6
 80121f8:	d128      	bne.n	801224c <_strtod_l+0xbc>
 80121fa:	3501      	adds	r5, #1
 80121fc:	2300      	movs	r3, #0
 80121fe:	9519      	str	r5, [sp, #100]	@ 0x64
 8012200:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012202:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8012204:	2b00      	cmp	r3, #0
 8012206:	f040 858e 	bne.w	8012d26 <_strtod_l+0xb96>
 801220a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801220c:	b1cb      	cbz	r3, 8012242 <_strtod_l+0xb2>
 801220e:	4652      	mov	r2, sl
 8012210:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8012214:	ec43 2b10 	vmov	d0, r2, r3
 8012218:	b01f      	add	sp, #124	@ 0x7c
 801221a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801221e:	2920      	cmp	r1, #32
 8012220:	d1ce      	bne.n	80121c0 <_strtod_l+0x30>
 8012222:	3201      	adds	r2, #1
 8012224:	e7c1      	b.n	80121aa <_strtod_l+0x1a>
 8012226:	292d      	cmp	r1, #45	@ 0x2d
 8012228:	d1ca      	bne.n	80121c0 <_strtod_l+0x30>
 801222a:	2101      	movs	r1, #1
 801222c:	910b      	str	r1, [sp, #44]	@ 0x2c
 801222e:	1c51      	adds	r1, r2, #1
 8012230:	9119      	str	r1, [sp, #100]	@ 0x64
 8012232:	7852      	ldrb	r2, [r2, #1]
 8012234:	2a00      	cmp	r2, #0
 8012236:	d1c5      	bne.n	80121c4 <_strtod_l+0x34>
 8012238:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801223a:	9419      	str	r4, [sp, #100]	@ 0x64
 801223c:	2b00      	cmp	r3, #0
 801223e:	f040 8570 	bne.w	8012d22 <_strtod_l+0xb92>
 8012242:	4652      	mov	r2, sl
 8012244:	465b      	mov	r3, fp
 8012246:	e7e5      	b.n	8012214 <_strtod_l+0x84>
 8012248:	2100      	movs	r1, #0
 801224a:	e7ef      	b.n	801222c <_strtod_l+0x9c>
 801224c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801224e:	b13a      	cbz	r2, 8012260 <_strtod_l+0xd0>
 8012250:	2135      	movs	r1, #53	@ 0x35
 8012252:	a81c      	add	r0, sp, #112	@ 0x70
 8012254:	f002 f8d8 	bl	8014408 <__copybits>
 8012258:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801225a:	9805      	ldr	r0, [sp, #20]
 801225c:	f001 fca6 	bl	8013bac <_Bfree>
 8012260:	3e01      	subs	r6, #1
 8012262:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8012264:	2e04      	cmp	r6, #4
 8012266:	d806      	bhi.n	8012276 <_strtod_l+0xe6>
 8012268:	e8df f006 	tbb	[pc, r6]
 801226c:	201d0314 	.word	0x201d0314
 8012270:	14          	.byte	0x14
 8012271:	00          	.byte	0x00
 8012272:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8012276:	05e1      	lsls	r1, r4, #23
 8012278:	bf48      	it	mi
 801227a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801227e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012282:	0d1b      	lsrs	r3, r3, #20
 8012284:	051b      	lsls	r3, r3, #20
 8012286:	2b00      	cmp	r3, #0
 8012288:	d1bb      	bne.n	8012202 <_strtod_l+0x72>
 801228a:	f001 f875 	bl	8013378 <__errno>
 801228e:	2322      	movs	r3, #34	@ 0x22
 8012290:	6003      	str	r3, [r0, #0]
 8012292:	e7b6      	b.n	8012202 <_strtod_l+0x72>
 8012294:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8012298:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801229c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80122a0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80122a4:	e7e7      	b.n	8012276 <_strtod_l+0xe6>
 80122a6:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8012424 <_strtod_l+0x294>
 80122aa:	e7e4      	b.n	8012276 <_strtod_l+0xe6>
 80122ac:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80122b0:	f04f 3aff 	mov.w	sl, #4294967295
 80122b4:	e7df      	b.n	8012276 <_strtod_l+0xe6>
 80122b6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80122b8:	1c5a      	adds	r2, r3, #1
 80122ba:	9219      	str	r2, [sp, #100]	@ 0x64
 80122bc:	785b      	ldrb	r3, [r3, #1]
 80122be:	2b30      	cmp	r3, #48	@ 0x30
 80122c0:	d0f9      	beq.n	80122b6 <_strtod_l+0x126>
 80122c2:	2b00      	cmp	r3, #0
 80122c4:	d09d      	beq.n	8012202 <_strtod_l+0x72>
 80122c6:	2301      	movs	r3, #1
 80122c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80122ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80122cc:	930c      	str	r3, [sp, #48]	@ 0x30
 80122ce:	2300      	movs	r3, #0
 80122d0:	9308      	str	r3, [sp, #32]
 80122d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80122d4:	461f      	mov	r7, r3
 80122d6:	220a      	movs	r2, #10
 80122d8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80122da:	7805      	ldrb	r5, [r0, #0]
 80122dc:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80122e0:	b2d9      	uxtb	r1, r3
 80122e2:	2909      	cmp	r1, #9
 80122e4:	d928      	bls.n	8012338 <_strtod_l+0x1a8>
 80122e6:	494e      	ldr	r1, [pc, #312]	@ (8012420 <_strtod_l+0x290>)
 80122e8:	2201      	movs	r2, #1
 80122ea:	f000 ff87 	bl	80131fc <strncmp>
 80122ee:	2800      	cmp	r0, #0
 80122f0:	d032      	beq.n	8012358 <_strtod_l+0x1c8>
 80122f2:	2000      	movs	r0, #0
 80122f4:	462a      	mov	r2, r5
 80122f6:	4681      	mov	r9, r0
 80122f8:	463d      	mov	r5, r7
 80122fa:	4603      	mov	r3, r0
 80122fc:	2a65      	cmp	r2, #101	@ 0x65
 80122fe:	d001      	beq.n	8012304 <_strtod_l+0x174>
 8012300:	2a45      	cmp	r2, #69	@ 0x45
 8012302:	d114      	bne.n	801232e <_strtod_l+0x19e>
 8012304:	b91d      	cbnz	r5, 801230e <_strtod_l+0x17e>
 8012306:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012308:	4302      	orrs	r2, r0
 801230a:	d095      	beq.n	8012238 <_strtod_l+0xa8>
 801230c:	2500      	movs	r5, #0
 801230e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8012310:	1c62      	adds	r2, r4, #1
 8012312:	9219      	str	r2, [sp, #100]	@ 0x64
 8012314:	7862      	ldrb	r2, [r4, #1]
 8012316:	2a2b      	cmp	r2, #43	@ 0x2b
 8012318:	d077      	beq.n	801240a <_strtod_l+0x27a>
 801231a:	2a2d      	cmp	r2, #45	@ 0x2d
 801231c:	d07b      	beq.n	8012416 <_strtod_l+0x286>
 801231e:	f04f 0c00 	mov.w	ip, #0
 8012322:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8012326:	2909      	cmp	r1, #9
 8012328:	f240 8082 	bls.w	8012430 <_strtod_l+0x2a0>
 801232c:	9419      	str	r4, [sp, #100]	@ 0x64
 801232e:	f04f 0800 	mov.w	r8, #0
 8012332:	e0a2      	b.n	801247a <_strtod_l+0x2ea>
 8012334:	2300      	movs	r3, #0
 8012336:	e7c7      	b.n	80122c8 <_strtod_l+0x138>
 8012338:	2f08      	cmp	r7, #8
 801233a:	bfd5      	itete	le
 801233c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 801233e:	9908      	ldrgt	r1, [sp, #32]
 8012340:	fb02 3301 	mlale	r3, r2, r1, r3
 8012344:	fb02 3301 	mlagt	r3, r2, r1, r3
 8012348:	f100 0001 	add.w	r0, r0, #1
 801234c:	bfd4      	ite	le
 801234e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8012350:	9308      	strgt	r3, [sp, #32]
 8012352:	3701      	adds	r7, #1
 8012354:	9019      	str	r0, [sp, #100]	@ 0x64
 8012356:	e7bf      	b.n	80122d8 <_strtod_l+0x148>
 8012358:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801235a:	1c5a      	adds	r2, r3, #1
 801235c:	9219      	str	r2, [sp, #100]	@ 0x64
 801235e:	785a      	ldrb	r2, [r3, #1]
 8012360:	b37f      	cbz	r7, 80123c2 <_strtod_l+0x232>
 8012362:	4681      	mov	r9, r0
 8012364:	463d      	mov	r5, r7
 8012366:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 801236a:	2b09      	cmp	r3, #9
 801236c:	d912      	bls.n	8012394 <_strtod_l+0x204>
 801236e:	2301      	movs	r3, #1
 8012370:	e7c4      	b.n	80122fc <_strtod_l+0x16c>
 8012372:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012374:	1c5a      	adds	r2, r3, #1
 8012376:	9219      	str	r2, [sp, #100]	@ 0x64
 8012378:	785a      	ldrb	r2, [r3, #1]
 801237a:	3001      	adds	r0, #1
 801237c:	2a30      	cmp	r2, #48	@ 0x30
 801237e:	d0f8      	beq.n	8012372 <_strtod_l+0x1e2>
 8012380:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8012384:	2b08      	cmp	r3, #8
 8012386:	f200 84d3 	bhi.w	8012d30 <_strtod_l+0xba0>
 801238a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801238c:	930c      	str	r3, [sp, #48]	@ 0x30
 801238e:	4681      	mov	r9, r0
 8012390:	2000      	movs	r0, #0
 8012392:	4605      	mov	r5, r0
 8012394:	3a30      	subs	r2, #48	@ 0x30
 8012396:	f100 0301 	add.w	r3, r0, #1
 801239a:	d02a      	beq.n	80123f2 <_strtod_l+0x262>
 801239c:	4499      	add	r9, r3
 801239e:	eb00 0c05 	add.w	ip, r0, r5
 80123a2:	462b      	mov	r3, r5
 80123a4:	210a      	movs	r1, #10
 80123a6:	4563      	cmp	r3, ip
 80123a8:	d10d      	bne.n	80123c6 <_strtod_l+0x236>
 80123aa:	1c69      	adds	r1, r5, #1
 80123ac:	4401      	add	r1, r0
 80123ae:	4428      	add	r0, r5
 80123b0:	2808      	cmp	r0, #8
 80123b2:	dc16      	bgt.n	80123e2 <_strtod_l+0x252>
 80123b4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80123b6:	230a      	movs	r3, #10
 80123b8:	fb03 2300 	mla	r3, r3, r0, r2
 80123bc:	930a      	str	r3, [sp, #40]	@ 0x28
 80123be:	2300      	movs	r3, #0
 80123c0:	e018      	b.n	80123f4 <_strtod_l+0x264>
 80123c2:	4638      	mov	r0, r7
 80123c4:	e7da      	b.n	801237c <_strtod_l+0x1ec>
 80123c6:	2b08      	cmp	r3, #8
 80123c8:	f103 0301 	add.w	r3, r3, #1
 80123cc:	dc03      	bgt.n	80123d6 <_strtod_l+0x246>
 80123ce:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80123d0:	434e      	muls	r6, r1
 80123d2:	960a      	str	r6, [sp, #40]	@ 0x28
 80123d4:	e7e7      	b.n	80123a6 <_strtod_l+0x216>
 80123d6:	2b10      	cmp	r3, #16
 80123d8:	bfde      	ittt	le
 80123da:	9e08      	ldrle	r6, [sp, #32]
 80123dc:	434e      	mulle	r6, r1
 80123de:	9608      	strle	r6, [sp, #32]
 80123e0:	e7e1      	b.n	80123a6 <_strtod_l+0x216>
 80123e2:	280f      	cmp	r0, #15
 80123e4:	dceb      	bgt.n	80123be <_strtod_l+0x22e>
 80123e6:	9808      	ldr	r0, [sp, #32]
 80123e8:	230a      	movs	r3, #10
 80123ea:	fb03 2300 	mla	r3, r3, r0, r2
 80123ee:	9308      	str	r3, [sp, #32]
 80123f0:	e7e5      	b.n	80123be <_strtod_l+0x22e>
 80123f2:	4629      	mov	r1, r5
 80123f4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80123f6:	1c50      	adds	r0, r2, #1
 80123f8:	9019      	str	r0, [sp, #100]	@ 0x64
 80123fa:	7852      	ldrb	r2, [r2, #1]
 80123fc:	4618      	mov	r0, r3
 80123fe:	460d      	mov	r5, r1
 8012400:	e7b1      	b.n	8012366 <_strtod_l+0x1d6>
 8012402:	f04f 0900 	mov.w	r9, #0
 8012406:	2301      	movs	r3, #1
 8012408:	e77d      	b.n	8012306 <_strtod_l+0x176>
 801240a:	f04f 0c00 	mov.w	ip, #0
 801240e:	1ca2      	adds	r2, r4, #2
 8012410:	9219      	str	r2, [sp, #100]	@ 0x64
 8012412:	78a2      	ldrb	r2, [r4, #2]
 8012414:	e785      	b.n	8012322 <_strtod_l+0x192>
 8012416:	f04f 0c01 	mov.w	ip, #1
 801241a:	e7f8      	b.n	801240e <_strtod_l+0x27e>
 801241c:	0801547c 	.word	0x0801547c
 8012420:	08015458 	.word	0x08015458
 8012424:	7ff00000 	.word	0x7ff00000
 8012428:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801242a:	1c51      	adds	r1, r2, #1
 801242c:	9119      	str	r1, [sp, #100]	@ 0x64
 801242e:	7852      	ldrb	r2, [r2, #1]
 8012430:	2a30      	cmp	r2, #48	@ 0x30
 8012432:	d0f9      	beq.n	8012428 <_strtod_l+0x298>
 8012434:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8012438:	2908      	cmp	r1, #8
 801243a:	f63f af78 	bhi.w	801232e <_strtod_l+0x19e>
 801243e:	3a30      	subs	r2, #48	@ 0x30
 8012440:	920e      	str	r2, [sp, #56]	@ 0x38
 8012442:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8012444:	920f      	str	r2, [sp, #60]	@ 0x3c
 8012446:	f04f 080a 	mov.w	r8, #10
 801244a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801244c:	1c56      	adds	r6, r2, #1
 801244e:	9619      	str	r6, [sp, #100]	@ 0x64
 8012450:	7852      	ldrb	r2, [r2, #1]
 8012452:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8012456:	f1be 0f09 	cmp.w	lr, #9
 801245a:	d939      	bls.n	80124d0 <_strtod_l+0x340>
 801245c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801245e:	1a76      	subs	r6, r6, r1
 8012460:	2e08      	cmp	r6, #8
 8012462:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8012466:	dc03      	bgt.n	8012470 <_strtod_l+0x2e0>
 8012468:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801246a:	4588      	cmp	r8, r1
 801246c:	bfa8      	it	ge
 801246e:	4688      	movge	r8, r1
 8012470:	f1bc 0f00 	cmp.w	ip, #0
 8012474:	d001      	beq.n	801247a <_strtod_l+0x2ea>
 8012476:	f1c8 0800 	rsb	r8, r8, #0
 801247a:	2d00      	cmp	r5, #0
 801247c:	d14e      	bne.n	801251c <_strtod_l+0x38c>
 801247e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012480:	4308      	orrs	r0, r1
 8012482:	f47f aebe 	bne.w	8012202 <_strtod_l+0x72>
 8012486:	2b00      	cmp	r3, #0
 8012488:	f47f aed6 	bne.w	8012238 <_strtod_l+0xa8>
 801248c:	2a69      	cmp	r2, #105	@ 0x69
 801248e:	d028      	beq.n	80124e2 <_strtod_l+0x352>
 8012490:	dc25      	bgt.n	80124de <_strtod_l+0x34e>
 8012492:	2a49      	cmp	r2, #73	@ 0x49
 8012494:	d025      	beq.n	80124e2 <_strtod_l+0x352>
 8012496:	2a4e      	cmp	r2, #78	@ 0x4e
 8012498:	f47f aece 	bne.w	8012238 <_strtod_l+0xa8>
 801249c:	499b      	ldr	r1, [pc, #620]	@ (801270c <_strtod_l+0x57c>)
 801249e:	a819      	add	r0, sp, #100	@ 0x64
 80124a0:	f001 fa82 	bl	80139a8 <__match>
 80124a4:	2800      	cmp	r0, #0
 80124a6:	f43f aec7 	beq.w	8012238 <_strtod_l+0xa8>
 80124aa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80124ac:	781b      	ldrb	r3, [r3, #0]
 80124ae:	2b28      	cmp	r3, #40	@ 0x28
 80124b0:	d12e      	bne.n	8012510 <_strtod_l+0x380>
 80124b2:	4997      	ldr	r1, [pc, #604]	@ (8012710 <_strtod_l+0x580>)
 80124b4:	aa1c      	add	r2, sp, #112	@ 0x70
 80124b6:	a819      	add	r0, sp, #100	@ 0x64
 80124b8:	f001 fa8a 	bl	80139d0 <__hexnan>
 80124bc:	2805      	cmp	r0, #5
 80124be:	d127      	bne.n	8012510 <_strtod_l+0x380>
 80124c0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80124c2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80124c6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80124ca:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80124ce:	e698      	b.n	8012202 <_strtod_l+0x72>
 80124d0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80124d2:	fb08 2101 	mla	r1, r8, r1, r2
 80124d6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80124da:	920e      	str	r2, [sp, #56]	@ 0x38
 80124dc:	e7b5      	b.n	801244a <_strtod_l+0x2ba>
 80124de:	2a6e      	cmp	r2, #110	@ 0x6e
 80124e0:	e7da      	b.n	8012498 <_strtod_l+0x308>
 80124e2:	498c      	ldr	r1, [pc, #560]	@ (8012714 <_strtod_l+0x584>)
 80124e4:	a819      	add	r0, sp, #100	@ 0x64
 80124e6:	f001 fa5f 	bl	80139a8 <__match>
 80124ea:	2800      	cmp	r0, #0
 80124ec:	f43f aea4 	beq.w	8012238 <_strtod_l+0xa8>
 80124f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80124f2:	4989      	ldr	r1, [pc, #548]	@ (8012718 <_strtod_l+0x588>)
 80124f4:	3b01      	subs	r3, #1
 80124f6:	a819      	add	r0, sp, #100	@ 0x64
 80124f8:	9319      	str	r3, [sp, #100]	@ 0x64
 80124fa:	f001 fa55 	bl	80139a8 <__match>
 80124fe:	b910      	cbnz	r0, 8012506 <_strtod_l+0x376>
 8012500:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012502:	3301      	adds	r3, #1
 8012504:	9319      	str	r3, [sp, #100]	@ 0x64
 8012506:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8012728 <_strtod_l+0x598>
 801250a:	f04f 0a00 	mov.w	sl, #0
 801250e:	e678      	b.n	8012202 <_strtod_l+0x72>
 8012510:	4882      	ldr	r0, [pc, #520]	@ (801271c <_strtod_l+0x58c>)
 8012512:	f000 ff6d 	bl	80133f0 <nan>
 8012516:	ec5b ab10 	vmov	sl, fp, d0
 801251a:	e672      	b.n	8012202 <_strtod_l+0x72>
 801251c:	eba8 0309 	sub.w	r3, r8, r9
 8012520:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8012522:	9309      	str	r3, [sp, #36]	@ 0x24
 8012524:	2f00      	cmp	r7, #0
 8012526:	bf08      	it	eq
 8012528:	462f      	moveq	r7, r5
 801252a:	2d10      	cmp	r5, #16
 801252c:	462c      	mov	r4, r5
 801252e:	bfa8      	it	ge
 8012530:	2410      	movge	r4, #16
 8012532:	f7ee f817 	bl	8000564 <__aeabi_ui2d>
 8012536:	2d09      	cmp	r5, #9
 8012538:	4682      	mov	sl, r0
 801253a:	468b      	mov	fp, r1
 801253c:	dc13      	bgt.n	8012566 <_strtod_l+0x3d6>
 801253e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012540:	2b00      	cmp	r3, #0
 8012542:	f43f ae5e 	beq.w	8012202 <_strtod_l+0x72>
 8012546:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012548:	dd78      	ble.n	801263c <_strtod_l+0x4ac>
 801254a:	2b16      	cmp	r3, #22
 801254c:	dc5f      	bgt.n	801260e <_strtod_l+0x47e>
 801254e:	4974      	ldr	r1, [pc, #464]	@ (8012720 <_strtod_l+0x590>)
 8012550:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8012554:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012558:	4652      	mov	r2, sl
 801255a:	465b      	mov	r3, fp
 801255c:	f7ee f87c 	bl	8000658 <__aeabi_dmul>
 8012560:	4682      	mov	sl, r0
 8012562:	468b      	mov	fp, r1
 8012564:	e64d      	b.n	8012202 <_strtod_l+0x72>
 8012566:	4b6e      	ldr	r3, [pc, #440]	@ (8012720 <_strtod_l+0x590>)
 8012568:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801256c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8012570:	f7ee f872 	bl	8000658 <__aeabi_dmul>
 8012574:	4682      	mov	sl, r0
 8012576:	9808      	ldr	r0, [sp, #32]
 8012578:	468b      	mov	fp, r1
 801257a:	f7ed fff3 	bl	8000564 <__aeabi_ui2d>
 801257e:	4602      	mov	r2, r0
 8012580:	460b      	mov	r3, r1
 8012582:	4650      	mov	r0, sl
 8012584:	4659      	mov	r1, fp
 8012586:	f7ed feb1 	bl	80002ec <__adddf3>
 801258a:	2d0f      	cmp	r5, #15
 801258c:	4682      	mov	sl, r0
 801258e:	468b      	mov	fp, r1
 8012590:	ddd5      	ble.n	801253e <_strtod_l+0x3ae>
 8012592:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012594:	1b2c      	subs	r4, r5, r4
 8012596:	441c      	add	r4, r3
 8012598:	2c00      	cmp	r4, #0
 801259a:	f340 8096 	ble.w	80126ca <_strtod_l+0x53a>
 801259e:	f014 030f 	ands.w	r3, r4, #15
 80125a2:	d00a      	beq.n	80125ba <_strtod_l+0x42a>
 80125a4:	495e      	ldr	r1, [pc, #376]	@ (8012720 <_strtod_l+0x590>)
 80125a6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80125aa:	4652      	mov	r2, sl
 80125ac:	465b      	mov	r3, fp
 80125ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80125b2:	f7ee f851 	bl	8000658 <__aeabi_dmul>
 80125b6:	4682      	mov	sl, r0
 80125b8:	468b      	mov	fp, r1
 80125ba:	f034 040f 	bics.w	r4, r4, #15
 80125be:	d073      	beq.n	80126a8 <_strtod_l+0x518>
 80125c0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80125c4:	dd48      	ble.n	8012658 <_strtod_l+0x4c8>
 80125c6:	2400      	movs	r4, #0
 80125c8:	46a0      	mov	r8, r4
 80125ca:	940a      	str	r4, [sp, #40]	@ 0x28
 80125cc:	46a1      	mov	r9, r4
 80125ce:	9a05      	ldr	r2, [sp, #20]
 80125d0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8012728 <_strtod_l+0x598>
 80125d4:	2322      	movs	r3, #34	@ 0x22
 80125d6:	6013      	str	r3, [r2, #0]
 80125d8:	f04f 0a00 	mov.w	sl, #0
 80125dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80125de:	2b00      	cmp	r3, #0
 80125e0:	f43f ae0f 	beq.w	8012202 <_strtod_l+0x72>
 80125e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80125e6:	9805      	ldr	r0, [sp, #20]
 80125e8:	f001 fae0 	bl	8013bac <_Bfree>
 80125ec:	9805      	ldr	r0, [sp, #20]
 80125ee:	4649      	mov	r1, r9
 80125f0:	f001 fadc 	bl	8013bac <_Bfree>
 80125f4:	9805      	ldr	r0, [sp, #20]
 80125f6:	4641      	mov	r1, r8
 80125f8:	f001 fad8 	bl	8013bac <_Bfree>
 80125fc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80125fe:	9805      	ldr	r0, [sp, #20]
 8012600:	f001 fad4 	bl	8013bac <_Bfree>
 8012604:	9805      	ldr	r0, [sp, #20]
 8012606:	4621      	mov	r1, r4
 8012608:	f001 fad0 	bl	8013bac <_Bfree>
 801260c:	e5f9      	b.n	8012202 <_strtod_l+0x72>
 801260e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012610:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8012614:	4293      	cmp	r3, r2
 8012616:	dbbc      	blt.n	8012592 <_strtod_l+0x402>
 8012618:	4c41      	ldr	r4, [pc, #260]	@ (8012720 <_strtod_l+0x590>)
 801261a:	f1c5 050f 	rsb	r5, r5, #15
 801261e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8012622:	4652      	mov	r2, sl
 8012624:	465b      	mov	r3, fp
 8012626:	e9d1 0100 	ldrd	r0, r1, [r1]
 801262a:	f7ee f815 	bl	8000658 <__aeabi_dmul>
 801262e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012630:	1b5d      	subs	r5, r3, r5
 8012632:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8012636:	e9d4 2300 	ldrd	r2, r3, [r4]
 801263a:	e78f      	b.n	801255c <_strtod_l+0x3cc>
 801263c:	3316      	adds	r3, #22
 801263e:	dba8      	blt.n	8012592 <_strtod_l+0x402>
 8012640:	4b37      	ldr	r3, [pc, #220]	@ (8012720 <_strtod_l+0x590>)
 8012642:	eba9 0808 	sub.w	r8, r9, r8
 8012646:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801264a:	e9d8 2300 	ldrd	r2, r3, [r8]
 801264e:	4650      	mov	r0, sl
 8012650:	4659      	mov	r1, fp
 8012652:	f7ee f92b 	bl	80008ac <__aeabi_ddiv>
 8012656:	e783      	b.n	8012560 <_strtod_l+0x3d0>
 8012658:	4b32      	ldr	r3, [pc, #200]	@ (8012724 <_strtod_l+0x594>)
 801265a:	9308      	str	r3, [sp, #32]
 801265c:	2300      	movs	r3, #0
 801265e:	1124      	asrs	r4, r4, #4
 8012660:	4650      	mov	r0, sl
 8012662:	4659      	mov	r1, fp
 8012664:	461e      	mov	r6, r3
 8012666:	2c01      	cmp	r4, #1
 8012668:	dc21      	bgt.n	80126ae <_strtod_l+0x51e>
 801266a:	b10b      	cbz	r3, 8012670 <_strtod_l+0x4e0>
 801266c:	4682      	mov	sl, r0
 801266e:	468b      	mov	fp, r1
 8012670:	492c      	ldr	r1, [pc, #176]	@ (8012724 <_strtod_l+0x594>)
 8012672:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8012676:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801267a:	4652      	mov	r2, sl
 801267c:	465b      	mov	r3, fp
 801267e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012682:	f7ed ffe9 	bl	8000658 <__aeabi_dmul>
 8012686:	4b28      	ldr	r3, [pc, #160]	@ (8012728 <_strtod_l+0x598>)
 8012688:	460a      	mov	r2, r1
 801268a:	400b      	ands	r3, r1
 801268c:	4927      	ldr	r1, [pc, #156]	@ (801272c <_strtod_l+0x59c>)
 801268e:	428b      	cmp	r3, r1
 8012690:	4682      	mov	sl, r0
 8012692:	d898      	bhi.n	80125c6 <_strtod_l+0x436>
 8012694:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8012698:	428b      	cmp	r3, r1
 801269a:	bf86      	itte	hi
 801269c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8012730 <_strtod_l+0x5a0>
 80126a0:	f04f 3aff 	movhi.w	sl, #4294967295
 80126a4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80126a8:	2300      	movs	r3, #0
 80126aa:	9308      	str	r3, [sp, #32]
 80126ac:	e07a      	b.n	80127a4 <_strtod_l+0x614>
 80126ae:	07e2      	lsls	r2, r4, #31
 80126b0:	d505      	bpl.n	80126be <_strtod_l+0x52e>
 80126b2:	9b08      	ldr	r3, [sp, #32]
 80126b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126b8:	f7ed ffce 	bl	8000658 <__aeabi_dmul>
 80126bc:	2301      	movs	r3, #1
 80126be:	9a08      	ldr	r2, [sp, #32]
 80126c0:	3208      	adds	r2, #8
 80126c2:	3601      	adds	r6, #1
 80126c4:	1064      	asrs	r4, r4, #1
 80126c6:	9208      	str	r2, [sp, #32]
 80126c8:	e7cd      	b.n	8012666 <_strtod_l+0x4d6>
 80126ca:	d0ed      	beq.n	80126a8 <_strtod_l+0x518>
 80126cc:	4264      	negs	r4, r4
 80126ce:	f014 020f 	ands.w	r2, r4, #15
 80126d2:	d00a      	beq.n	80126ea <_strtod_l+0x55a>
 80126d4:	4b12      	ldr	r3, [pc, #72]	@ (8012720 <_strtod_l+0x590>)
 80126d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80126da:	4650      	mov	r0, sl
 80126dc:	4659      	mov	r1, fp
 80126de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126e2:	f7ee f8e3 	bl	80008ac <__aeabi_ddiv>
 80126e6:	4682      	mov	sl, r0
 80126e8:	468b      	mov	fp, r1
 80126ea:	1124      	asrs	r4, r4, #4
 80126ec:	d0dc      	beq.n	80126a8 <_strtod_l+0x518>
 80126ee:	2c1f      	cmp	r4, #31
 80126f0:	dd20      	ble.n	8012734 <_strtod_l+0x5a4>
 80126f2:	2400      	movs	r4, #0
 80126f4:	46a0      	mov	r8, r4
 80126f6:	940a      	str	r4, [sp, #40]	@ 0x28
 80126f8:	46a1      	mov	r9, r4
 80126fa:	9a05      	ldr	r2, [sp, #20]
 80126fc:	2322      	movs	r3, #34	@ 0x22
 80126fe:	f04f 0a00 	mov.w	sl, #0
 8012702:	f04f 0b00 	mov.w	fp, #0
 8012706:	6013      	str	r3, [r2, #0]
 8012708:	e768      	b.n	80125dc <_strtod_l+0x44c>
 801270a:	bf00      	nop
 801270c:	08015463 	.word	0x08015463
 8012710:	08015468 	.word	0x08015468
 8012714:	0801545a 	.word	0x0801545a
 8012718:	0801545d 	.word	0x0801545d
 801271c:	0801580e 	.word	0x0801580e
 8012720:	080156d8 	.word	0x080156d8
 8012724:	080156b0 	.word	0x080156b0
 8012728:	7ff00000 	.word	0x7ff00000
 801272c:	7ca00000 	.word	0x7ca00000
 8012730:	7fefffff 	.word	0x7fefffff
 8012734:	f014 0310 	ands.w	r3, r4, #16
 8012738:	bf18      	it	ne
 801273a:	236a      	movne	r3, #106	@ 0x6a
 801273c:	4ea9      	ldr	r6, [pc, #676]	@ (80129e4 <_strtod_l+0x854>)
 801273e:	9308      	str	r3, [sp, #32]
 8012740:	4650      	mov	r0, sl
 8012742:	4659      	mov	r1, fp
 8012744:	2300      	movs	r3, #0
 8012746:	07e2      	lsls	r2, r4, #31
 8012748:	d504      	bpl.n	8012754 <_strtod_l+0x5c4>
 801274a:	e9d6 2300 	ldrd	r2, r3, [r6]
 801274e:	f7ed ff83 	bl	8000658 <__aeabi_dmul>
 8012752:	2301      	movs	r3, #1
 8012754:	1064      	asrs	r4, r4, #1
 8012756:	f106 0608 	add.w	r6, r6, #8
 801275a:	d1f4      	bne.n	8012746 <_strtod_l+0x5b6>
 801275c:	b10b      	cbz	r3, 8012762 <_strtod_l+0x5d2>
 801275e:	4682      	mov	sl, r0
 8012760:	468b      	mov	fp, r1
 8012762:	9b08      	ldr	r3, [sp, #32]
 8012764:	b1b3      	cbz	r3, 8012794 <_strtod_l+0x604>
 8012766:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801276a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801276e:	2b00      	cmp	r3, #0
 8012770:	4659      	mov	r1, fp
 8012772:	dd0f      	ble.n	8012794 <_strtod_l+0x604>
 8012774:	2b1f      	cmp	r3, #31
 8012776:	dd55      	ble.n	8012824 <_strtod_l+0x694>
 8012778:	2b34      	cmp	r3, #52	@ 0x34
 801277a:	bfde      	ittt	le
 801277c:	f04f 33ff 	movle.w	r3, #4294967295
 8012780:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8012784:	4093      	lslle	r3, r2
 8012786:	f04f 0a00 	mov.w	sl, #0
 801278a:	bfcc      	ite	gt
 801278c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8012790:	ea03 0b01 	andle.w	fp, r3, r1
 8012794:	2200      	movs	r2, #0
 8012796:	2300      	movs	r3, #0
 8012798:	4650      	mov	r0, sl
 801279a:	4659      	mov	r1, fp
 801279c:	f7ee f9c4 	bl	8000b28 <__aeabi_dcmpeq>
 80127a0:	2800      	cmp	r0, #0
 80127a2:	d1a6      	bne.n	80126f2 <_strtod_l+0x562>
 80127a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80127a6:	9300      	str	r3, [sp, #0]
 80127a8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80127aa:	9805      	ldr	r0, [sp, #20]
 80127ac:	462b      	mov	r3, r5
 80127ae:	463a      	mov	r2, r7
 80127b0:	f001 fa64 	bl	8013c7c <__s2b>
 80127b4:	900a      	str	r0, [sp, #40]	@ 0x28
 80127b6:	2800      	cmp	r0, #0
 80127b8:	f43f af05 	beq.w	80125c6 <_strtod_l+0x436>
 80127bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80127be:	2a00      	cmp	r2, #0
 80127c0:	eba9 0308 	sub.w	r3, r9, r8
 80127c4:	bfa8      	it	ge
 80127c6:	2300      	movge	r3, #0
 80127c8:	9312      	str	r3, [sp, #72]	@ 0x48
 80127ca:	2400      	movs	r4, #0
 80127cc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80127d0:	9316      	str	r3, [sp, #88]	@ 0x58
 80127d2:	46a0      	mov	r8, r4
 80127d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80127d6:	9805      	ldr	r0, [sp, #20]
 80127d8:	6859      	ldr	r1, [r3, #4]
 80127da:	f001 f9a7 	bl	8013b2c <_Balloc>
 80127de:	4681      	mov	r9, r0
 80127e0:	2800      	cmp	r0, #0
 80127e2:	f43f aef4 	beq.w	80125ce <_strtod_l+0x43e>
 80127e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80127e8:	691a      	ldr	r2, [r3, #16]
 80127ea:	3202      	adds	r2, #2
 80127ec:	f103 010c 	add.w	r1, r3, #12
 80127f0:	0092      	lsls	r2, r2, #2
 80127f2:	300c      	adds	r0, #12
 80127f4:	f000 fded 	bl	80133d2 <memcpy>
 80127f8:	ec4b ab10 	vmov	d0, sl, fp
 80127fc:	9805      	ldr	r0, [sp, #20]
 80127fe:	aa1c      	add	r2, sp, #112	@ 0x70
 8012800:	a91b      	add	r1, sp, #108	@ 0x6c
 8012802:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8012806:	f001 fd75 	bl	80142f4 <__d2b>
 801280a:	901a      	str	r0, [sp, #104]	@ 0x68
 801280c:	2800      	cmp	r0, #0
 801280e:	f43f aede 	beq.w	80125ce <_strtod_l+0x43e>
 8012812:	9805      	ldr	r0, [sp, #20]
 8012814:	2101      	movs	r1, #1
 8012816:	f001 fac7 	bl	8013da8 <__i2b>
 801281a:	4680      	mov	r8, r0
 801281c:	b948      	cbnz	r0, 8012832 <_strtod_l+0x6a2>
 801281e:	f04f 0800 	mov.w	r8, #0
 8012822:	e6d4      	b.n	80125ce <_strtod_l+0x43e>
 8012824:	f04f 32ff 	mov.w	r2, #4294967295
 8012828:	fa02 f303 	lsl.w	r3, r2, r3
 801282c:	ea03 0a0a 	and.w	sl, r3, sl
 8012830:	e7b0      	b.n	8012794 <_strtod_l+0x604>
 8012832:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8012834:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8012836:	2d00      	cmp	r5, #0
 8012838:	bfab      	itete	ge
 801283a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 801283c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 801283e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8012840:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8012842:	bfac      	ite	ge
 8012844:	18ef      	addge	r7, r5, r3
 8012846:	1b5e      	sublt	r6, r3, r5
 8012848:	9b08      	ldr	r3, [sp, #32]
 801284a:	1aed      	subs	r5, r5, r3
 801284c:	4415      	add	r5, r2
 801284e:	4b66      	ldr	r3, [pc, #408]	@ (80129e8 <_strtod_l+0x858>)
 8012850:	3d01      	subs	r5, #1
 8012852:	429d      	cmp	r5, r3
 8012854:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8012858:	da50      	bge.n	80128fc <_strtod_l+0x76c>
 801285a:	1b5b      	subs	r3, r3, r5
 801285c:	2b1f      	cmp	r3, #31
 801285e:	eba2 0203 	sub.w	r2, r2, r3
 8012862:	f04f 0101 	mov.w	r1, #1
 8012866:	dc3d      	bgt.n	80128e4 <_strtod_l+0x754>
 8012868:	fa01 f303 	lsl.w	r3, r1, r3
 801286c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801286e:	2300      	movs	r3, #0
 8012870:	9310      	str	r3, [sp, #64]	@ 0x40
 8012872:	18bd      	adds	r5, r7, r2
 8012874:	9b08      	ldr	r3, [sp, #32]
 8012876:	42af      	cmp	r7, r5
 8012878:	4416      	add	r6, r2
 801287a:	441e      	add	r6, r3
 801287c:	463b      	mov	r3, r7
 801287e:	bfa8      	it	ge
 8012880:	462b      	movge	r3, r5
 8012882:	42b3      	cmp	r3, r6
 8012884:	bfa8      	it	ge
 8012886:	4633      	movge	r3, r6
 8012888:	2b00      	cmp	r3, #0
 801288a:	bfc2      	ittt	gt
 801288c:	1aed      	subgt	r5, r5, r3
 801288e:	1af6      	subgt	r6, r6, r3
 8012890:	1aff      	subgt	r7, r7, r3
 8012892:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8012894:	2b00      	cmp	r3, #0
 8012896:	dd16      	ble.n	80128c6 <_strtod_l+0x736>
 8012898:	4641      	mov	r1, r8
 801289a:	9805      	ldr	r0, [sp, #20]
 801289c:	461a      	mov	r2, r3
 801289e:	f001 fb43 	bl	8013f28 <__pow5mult>
 80128a2:	4680      	mov	r8, r0
 80128a4:	2800      	cmp	r0, #0
 80128a6:	d0ba      	beq.n	801281e <_strtod_l+0x68e>
 80128a8:	4601      	mov	r1, r0
 80128aa:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80128ac:	9805      	ldr	r0, [sp, #20]
 80128ae:	f001 fa91 	bl	8013dd4 <__multiply>
 80128b2:	900e      	str	r0, [sp, #56]	@ 0x38
 80128b4:	2800      	cmp	r0, #0
 80128b6:	f43f ae8a 	beq.w	80125ce <_strtod_l+0x43e>
 80128ba:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80128bc:	9805      	ldr	r0, [sp, #20]
 80128be:	f001 f975 	bl	8013bac <_Bfree>
 80128c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80128c4:	931a      	str	r3, [sp, #104]	@ 0x68
 80128c6:	2d00      	cmp	r5, #0
 80128c8:	dc1d      	bgt.n	8012906 <_strtod_l+0x776>
 80128ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80128cc:	2b00      	cmp	r3, #0
 80128ce:	dd23      	ble.n	8012918 <_strtod_l+0x788>
 80128d0:	4649      	mov	r1, r9
 80128d2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80128d4:	9805      	ldr	r0, [sp, #20]
 80128d6:	f001 fb27 	bl	8013f28 <__pow5mult>
 80128da:	4681      	mov	r9, r0
 80128dc:	b9e0      	cbnz	r0, 8012918 <_strtod_l+0x788>
 80128de:	f04f 0900 	mov.w	r9, #0
 80128e2:	e674      	b.n	80125ce <_strtod_l+0x43e>
 80128e4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80128e8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80128ec:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80128f0:	35e2      	adds	r5, #226	@ 0xe2
 80128f2:	fa01 f305 	lsl.w	r3, r1, r5
 80128f6:	9310      	str	r3, [sp, #64]	@ 0x40
 80128f8:	9113      	str	r1, [sp, #76]	@ 0x4c
 80128fa:	e7ba      	b.n	8012872 <_strtod_l+0x6e2>
 80128fc:	2300      	movs	r3, #0
 80128fe:	9310      	str	r3, [sp, #64]	@ 0x40
 8012900:	2301      	movs	r3, #1
 8012902:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012904:	e7b5      	b.n	8012872 <_strtod_l+0x6e2>
 8012906:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8012908:	9805      	ldr	r0, [sp, #20]
 801290a:	462a      	mov	r2, r5
 801290c:	f001 fb66 	bl	8013fdc <__lshift>
 8012910:	901a      	str	r0, [sp, #104]	@ 0x68
 8012912:	2800      	cmp	r0, #0
 8012914:	d1d9      	bne.n	80128ca <_strtod_l+0x73a>
 8012916:	e65a      	b.n	80125ce <_strtod_l+0x43e>
 8012918:	2e00      	cmp	r6, #0
 801291a:	dd07      	ble.n	801292c <_strtod_l+0x79c>
 801291c:	4649      	mov	r1, r9
 801291e:	9805      	ldr	r0, [sp, #20]
 8012920:	4632      	mov	r2, r6
 8012922:	f001 fb5b 	bl	8013fdc <__lshift>
 8012926:	4681      	mov	r9, r0
 8012928:	2800      	cmp	r0, #0
 801292a:	d0d8      	beq.n	80128de <_strtod_l+0x74e>
 801292c:	2f00      	cmp	r7, #0
 801292e:	dd08      	ble.n	8012942 <_strtod_l+0x7b2>
 8012930:	4641      	mov	r1, r8
 8012932:	9805      	ldr	r0, [sp, #20]
 8012934:	463a      	mov	r2, r7
 8012936:	f001 fb51 	bl	8013fdc <__lshift>
 801293a:	4680      	mov	r8, r0
 801293c:	2800      	cmp	r0, #0
 801293e:	f43f ae46 	beq.w	80125ce <_strtod_l+0x43e>
 8012942:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8012944:	9805      	ldr	r0, [sp, #20]
 8012946:	464a      	mov	r2, r9
 8012948:	f001 fbd0 	bl	80140ec <__mdiff>
 801294c:	4604      	mov	r4, r0
 801294e:	2800      	cmp	r0, #0
 8012950:	f43f ae3d 	beq.w	80125ce <_strtod_l+0x43e>
 8012954:	68c3      	ldr	r3, [r0, #12]
 8012956:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012958:	2300      	movs	r3, #0
 801295a:	60c3      	str	r3, [r0, #12]
 801295c:	4641      	mov	r1, r8
 801295e:	f001 fba9 	bl	80140b4 <__mcmp>
 8012962:	2800      	cmp	r0, #0
 8012964:	da46      	bge.n	80129f4 <_strtod_l+0x864>
 8012966:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012968:	ea53 030a 	orrs.w	r3, r3, sl
 801296c:	d16c      	bne.n	8012a48 <_strtod_l+0x8b8>
 801296e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012972:	2b00      	cmp	r3, #0
 8012974:	d168      	bne.n	8012a48 <_strtod_l+0x8b8>
 8012976:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801297a:	0d1b      	lsrs	r3, r3, #20
 801297c:	051b      	lsls	r3, r3, #20
 801297e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8012982:	d961      	bls.n	8012a48 <_strtod_l+0x8b8>
 8012984:	6963      	ldr	r3, [r4, #20]
 8012986:	b913      	cbnz	r3, 801298e <_strtod_l+0x7fe>
 8012988:	6923      	ldr	r3, [r4, #16]
 801298a:	2b01      	cmp	r3, #1
 801298c:	dd5c      	ble.n	8012a48 <_strtod_l+0x8b8>
 801298e:	4621      	mov	r1, r4
 8012990:	2201      	movs	r2, #1
 8012992:	9805      	ldr	r0, [sp, #20]
 8012994:	f001 fb22 	bl	8013fdc <__lshift>
 8012998:	4641      	mov	r1, r8
 801299a:	4604      	mov	r4, r0
 801299c:	f001 fb8a 	bl	80140b4 <__mcmp>
 80129a0:	2800      	cmp	r0, #0
 80129a2:	dd51      	ble.n	8012a48 <_strtod_l+0x8b8>
 80129a4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80129a8:	9a08      	ldr	r2, [sp, #32]
 80129aa:	0d1b      	lsrs	r3, r3, #20
 80129ac:	051b      	lsls	r3, r3, #20
 80129ae:	2a00      	cmp	r2, #0
 80129b0:	d06b      	beq.n	8012a8a <_strtod_l+0x8fa>
 80129b2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80129b6:	d868      	bhi.n	8012a8a <_strtod_l+0x8fa>
 80129b8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80129bc:	f67f ae9d 	bls.w	80126fa <_strtod_l+0x56a>
 80129c0:	4b0a      	ldr	r3, [pc, #40]	@ (80129ec <_strtod_l+0x85c>)
 80129c2:	4650      	mov	r0, sl
 80129c4:	4659      	mov	r1, fp
 80129c6:	2200      	movs	r2, #0
 80129c8:	f7ed fe46 	bl	8000658 <__aeabi_dmul>
 80129cc:	4b08      	ldr	r3, [pc, #32]	@ (80129f0 <_strtod_l+0x860>)
 80129ce:	400b      	ands	r3, r1
 80129d0:	4682      	mov	sl, r0
 80129d2:	468b      	mov	fp, r1
 80129d4:	2b00      	cmp	r3, #0
 80129d6:	f47f ae05 	bne.w	80125e4 <_strtod_l+0x454>
 80129da:	9a05      	ldr	r2, [sp, #20]
 80129dc:	2322      	movs	r3, #34	@ 0x22
 80129de:	6013      	str	r3, [r2, #0]
 80129e0:	e600      	b.n	80125e4 <_strtod_l+0x454>
 80129e2:	bf00      	nop
 80129e4:	08015490 	.word	0x08015490
 80129e8:	fffffc02 	.word	0xfffffc02
 80129ec:	39500000 	.word	0x39500000
 80129f0:	7ff00000 	.word	0x7ff00000
 80129f4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80129f8:	d165      	bne.n	8012ac6 <_strtod_l+0x936>
 80129fa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80129fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012a00:	b35a      	cbz	r2, 8012a5a <_strtod_l+0x8ca>
 8012a02:	4a9f      	ldr	r2, [pc, #636]	@ (8012c80 <_strtod_l+0xaf0>)
 8012a04:	4293      	cmp	r3, r2
 8012a06:	d12b      	bne.n	8012a60 <_strtod_l+0x8d0>
 8012a08:	9b08      	ldr	r3, [sp, #32]
 8012a0a:	4651      	mov	r1, sl
 8012a0c:	b303      	cbz	r3, 8012a50 <_strtod_l+0x8c0>
 8012a0e:	4b9d      	ldr	r3, [pc, #628]	@ (8012c84 <_strtod_l+0xaf4>)
 8012a10:	465a      	mov	r2, fp
 8012a12:	4013      	ands	r3, r2
 8012a14:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8012a18:	f04f 32ff 	mov.w	r2, #4294967295
 8012a1c:	d81b      	bhi.n	8012a56 <_strtod_l+0x8c6>
 8012a1e:	0d1b      	lsrs	r3, r3, #20
 8012a20:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8012a24:	fa02 f303 	lsl.w	r3, r2, r3
 8012a28:	4299      	cmp	r1, r3
 8012a2a:	d119      	bne.n	8012a60 <_strtod_l+0x8d0>
 8012a2c:	4b96      	ldr	r3, [pc, #600]	@ (8012c88 <_strtod_l+0xaf8>)
 8012a2e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012a30:	429a      	cmp	r2, r3
 8012a32:	d102      	bne.n	8012a3a <_strtod_l+0x8aa>
 8012a34:	3101      	adds	r1, #1
 8012a36:	f43f adca 	beq.w	80125ce <_strtod_l+0x43e>
 8012a3a:	4b92      	ldr	r3, [pc, #584]	@ (8012c84 <_strtod_l+0xaf4>)
 8012a3c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012a3e:	401a      	ands	r2, r3
 8012a40:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8012a44:	f04f 0a00 	mov.w	sl, #0
 8012a48:	9b08      	ldr	r3, [sp, #32]
 8012a4a:	2b00      	cmp	r3, #0
 8012a4c:	d1b8      	bne.n	80129c0 <_strtod_l+0x830>
 8012a4e:	e5c9      	b.n	80125e4 <_strtod_l+0x454>
 8012a50:	f04f 33ff 	mov.w	r3, #4294967295
 8012a54:	e7e8      	b.n	8012a28 <_strtod_l+0x898>
 8012a56:	4613      	mov	r3, r2
 8012a58:	e7e6      	b.n	8012a28 <_strtod_l+0x898>
 8012a5a:	ea53 030a 	orrs.w	r3, r3, sl
 8012a5e:	d0a1      	beq.n	80129a4 <_strtod_l+0x814>
 8012a60:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012a62:	b1db      	cbz	r3, 8012a9c <_strtod_l+0x90c>
 8012a64:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012a66:	4213      	tst	r3, r2
 8012a68:	d0ee      	beq.n	8012a48 <_strtod_l+0x8b8>
 8012a6a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012a6c:	9a08      	ldr	r2, [sp, #32]
 8012a6e:	4650      	mov	r0, sl
 8012a70:	4659      	mov	r1, fp
 8012a72:	b1bb      	cbz	r3, 8012aa4 <_strtod_l+0x914>
 8012a74:	f7ff fb6c 	bl	8012150 <sulp>
 8012a78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012a7c:	ec53 2b10 	vmov	r2, r3, d0
 8012a80:	f7ed fc34 	bl	80002ec <__adddf3>
 8012a84:	4682      	mov	sl, r0
 8012a86:	468b      	mov	fp, r1
 8012a88:	e7de      	b.n	8012a48 <_strtod_l+0x8b8>
 8012a8a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8012a8e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8012a92:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8012a96:	f04f 3aff 	mov.w	sl, #4294967295
 8012a9a:	e7d5      	b.n	8012a48 <_strtod_l+0x8b8>
 8012a9c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012a9e:	ea13 0f0a 	tst.w	r3, sl
 8012aa2:	e7e1      	b.n	8012a68 <_strtod_l+0x8d8>
 8012aa4:	f7ff fb54 	bl	8012150 <sulp>
 8012aa8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012aac:	ec53 2b10 	vmov	r2, r3, d0
 8012ab0:	f7ed fc1a 	bl	80002e8 <__aeabi_dsub>
 8012ab4:	2200      	movs	r2, #0
 8012ab6:	2300      	movs	r3, #0
 8012ab8:	4682      	mov	sl, r0
 8012aba:	468b      	mov	fp, r1
 8012abc:	f7ee f834 	bl	8000b28 <__aeabi_dcmpeq>
 8012ac0:	2800      	cmp	r0, #0
 8012ac2:	d0c1      	beq.n	8012a48 <_strtod_l+0x8b8>
 8012ac4:	e619      	b.n	80126fa <_strtod_l+0x56a>
 8012ac6:	4641      	mov	r1, r8
 8012ac8:	4620      	mov	r0, r4
 8012aca:	f001 fc6b 	bl	80143a4 <__ratio>
 8012ace:	ec57 6b10 	vmov	r6, r7, d0
 8012ad2:	2200      	movs	r2, #0
 8012ad4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8012ad8:	4630      	mov	r0, r6
 8012ada:	4639      	mov	r1, r7
 8012adc:	f7ee f838 	bl	8000b50 <__aeabi_dcmple>
 8012ae0:	2800      	cmp	r0, #0
 8012ae2:	d06f      	beq.n	8012bc4 <_strtod_l+0xa34>
 8012ae4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012ae6:	2b00      	cmp	r3, #0
 8012ae8:	d17a      	bne.n	8012be0 <_strtod_l+0xa50>
 8012aea:	f1ba 0f00 	cmp.w	sl, #0
 8012aee:	d158      	bne.n	8012ba2 <_strtod_l+0xa12>
 8012af0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012af2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012af6:	2b00      	cmp	r3, #0
 8012af8:	d15a      	bne.n	8012bb0 <_strtod_l+0xa20>
 8012afa:	4b64      	ldr	r3, [pc, #400]	@ (8012c8c <_strtod_l+0xafc>)
 8012afc:	2200      	movs	r2, #0
 8012afe:	4630      	mov	r0, r6
 8012b00:	4639      	mov	r1, r7
 8012b02:	f7ee f81b 	bl	8000b3c <__aeabi_dcmplt>
 8012b06:	2800      	cmp	r0, #0
 8012b08:	d159      	bne.n	8012bbe <_strtod_l+0xa2e>
 8012b0a:	4630      	mov	r0, r6
 8012b0c:	4639      	mov	r1, r7
 8012b0e:	4b60      	ldr	r3, [pc, #384]	@ (8012c90 <_strtod_l+0xb00>)
 8012b10:	2200      	movs	r2, #0
 8012b12:	f7ed fda1 	bl	8000658 <__aeabi_dmul>
 8012b16:	4606      	mov	r6, r0
 8012b18:	460f      	mov	r7, r1
 8012b1a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8012b1e:	9606      	str	r6, [sp, #24]
 8012b20:	9307      	str	r3, [sp, #28]
 8012b22:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012b26:	4d57      	ldr	r5, [pc, #348]	@ (8012c84 <_strtod_l+0xaf4>)
 8012b28:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8012b2c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012b2e:	401d      	ands	r5, r3
 8012b30:	4b58      	ldr	r3, [pc, #352]	@ (8012c94 <_strtod_l+0xb04>)
 8012b32:	429d      	cmp	r5, r3
 8012b34:	f040 80b2 	bne.w	8012c9c <_strtod_l+0xb0c>
 8012b38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012b3a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8012b3e:	ec4b ab10 	vmov	d0, sl, fp
 8012b42:	f001 fb67 	bl	8014214 <__ulp>
 8012b46:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012b4a:	ec51 0b10 	vmov	r0, r1, d0
 8012b4e:	f7ed fd83 	bl	8000658 <__aeabi_dmul>
 8012b52:	4652      	mov	r2, sl
 8012b54:	465b      	mov	r3, fp
 8012b56:	f7ed fbc9 	bl	80002ec <__adddf3>
 8012b5a:	460b      	mov	r3, r1
 8012b5c:	4949      	ldr	r1, [pc, #292]	@ (8012c84 <_strtod_l+0xaf4>)
 8012b5e:	4a4e      	ldr	r2, [pc, #312]	@ (8012c98 <_strtod_l+0xb08>)
 8012b60:	4019      	ands	r1, r3
 8012b62:	4291      	cmp	r1, r2
 8012b64:	4682      	mov	sl, r0
 8012b66:	d942      	bls.n	8012bee <_strtod_l+0xa5e>
 8012b68:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012b6a:	4b47      	ldr	r3, [pc, #284]	@ (8012c88 <_strtod_l+0xaf8>)
 8012b6c:	429a      	cmp	r2, r3
 8012b6e:	d103      	bne.n	8012b78 <_strtod_l+0x9e8>
 8012b70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012b72:	3301      	adds	r3, #1
 8012b74:	f43f ad2b 	beq.w	80125ce <_strtod_l+0x43e>
 8012b78:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8012c88 <_strtod_l+0xaf8>
 8012b7c:	f04f 3aff 	mov.w	sl, #4294967295
 8012b80:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8012b82:	9805      	ldr	r0, [sp, #20]
 8012b84:	f001 f812 	bl	8013bac <_Bfree>
 8012b88:	9805      	ldr	r0, [sp, #20]
 8012b8a:	4649      	mov	r1, r9
 8012b8c:	f001 f80e 	bl	8013bac <_Bfree>
 8012b90:	9805      	ldr	r0, [sp, #20]
 8012b92:	4641      	mov	r1, r8
 8012b94:	f001 f80a 	bl	8013bac <_Bfree>
 8012b98:	9805      	ldr	r0, [sp, #20]
 8012b9a:	4621      	mov	r1, r4
 8012b9c:	f001 f806 	bl	8013bac <_Bfree>
 8012ba0:	e618      	b.n	80127d4 <_strtod_l+0x644>
 8012ba2:	f1ba 0f01 	cmp.w	sl, #1
 8012ba6:	d103      	bne.n	8012bb0 <_strtod_l+0xa20>
 8012ba8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012baa:	2b00      	cmp	r3, #0
 8012bac:	f43f ada5 	beq.w	80126fa <_strtod_l+0x56a>
 8012bb0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8012c60 <_strtod_l+0xad0>
 8012bb4:	4f35      	ldr	r7, [pc, #212]	@ (8012c8c <_strtod_l+0xafc>)
 8012bb6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8012bba:	2600      	movs	r6, #0
 8012bbc:	e7b1      	b.n	8012b22 <_strtod_l+0x992>
 8012bbe:	4f34      	ldr	r7, [pc, #208]	@ (8012c90 <_strtod_l+0xb00>)
 8012bc0:	2600      	movs	r6, #0
 8012bc2:	e7aa      	b.n	8012b1a <_strtod_l+0x98a>
 8012bc4:	4b32      	ldr	r3, [pc, #200]	@ (8012c90 <_strtod_l+0xb00>)
 8012bc6:	4630      	mov	r0, r6
 8012bc8:	4639      	mov	r1, r7
 8012bca:	2200      	movs	r2, #0
 8012bcc:	f7ed fd44 	bl	8000658 <__aeabi_dmul>
 8012bd0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012bd2:	4606      	mov	r6, r0
 8012bd4:	460f      	mov	r7, r1
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	d09f      	beq.n	8012b1a <_strtod_l+0x98a>
 8012bda:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8012bde:	e7a0      	b.n	8012b22 <_strtod_l+0x992>
 8012be0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8012c68 <_strtod_l+0xad8>
 8012be4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8012be8:	ec57 6b17 	vmov	r6, r7, d7
 8012bec:	e799      	b.n	8012b22 <_strtod_l+0x992>
 8012bee:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8012bf2:	9b08      	ldr	r3, [sp, #32]
 8012bf4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8012bf8:	2b00      	cmp	r3, #0
 8012bfa:	d1c1      	bne.n	8012b80 <_strtod_l+0x9f0>
 8012bfc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012c00:	0d1b      	lsrs	r3, r3, #20
 8012c02:	051b      	lsls	r3, r3, #20
 8012c04:	429d      	cmp	r5, r3
 8012c06:	d1bb      	bne.n	8012b80 <_strtod_l+0x9f0>
 8012c08:	4630      	mov	r0, r6
 8012c0a:	4639      	mov	r1, r7
 8012c0c:	f7ee f86e 	bl	8000cec <__aeabi_d2lz>
 8012c10:	f7ed fcf4 	bl	80005fc <__aeabi_l2d>
 8012c14:	4602      	mov	r2, r0
 8012c16:	460b      	mov	r3, r1
 8012c18:	4630      	mov	r0, r6
 8012c1a:	4639      	mov	r1, r7
 8012c1c:	f7ed fb64 	bl	80002e8 <__aeabi_dsub>
 8012c20:	460b      	mov	r3, r1
 8012c22:	4602      	mov	r2, r0
 8012c24:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8012c28:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8012c2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012c2e:	ea46 060a 	orr.w	r6, r6, sl
 8012c32:	431e      	orrs	r6, r3
 8012c34:	d06f      	beq.n	8012d16 <_strtod_l+0xb86>
 8012c36:	a30e      	add	r3, pc, #56	@ (adr r3, 8012c70 <_strtod_l+0xae0>)
 8012c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c3c:	f7ed ff7e 	bl	8000b3c <__aeabi_dcmplt>
 8012c40:	2800      	cmp	r0, #0
 8012c42:	f47f accf 	bne.w	80125e4 <_strtod_l+0x454>
 8012c46:	a30c      	add	r3, pc, #48	@ (adr r3, 8012c78 <_strtod_l+0xae8>)
 8012c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c4c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012c50:	f7ed ff92 	bl	8000b78 <__aeabi_dcmpgt>
 8012c54:	2800      	cmp	r0, #0
 8012c56:	d093      	beq.n	8012b80 <_strtod_l+0x9f0>
 8012c58:	e4c4      	b.n	80125e4 <_strtod_l+0x454>
 8012c5a:	bf00      	nop
 8012c5c:	f3af 8000 	nop.w
 8012c60:	00000000 	.word	0x00000000
 8012c64:	bff00000 	.word	0xbff00000
 8012c68:	00000000 	.word	0x00000000
 8012c6c:	3ff00000 	.word	0x3ff00000
 8012c70:	94a03595 	.word	0x94a03595
 8012c74:	3fdfffff 	.word	0x3fdfffff
 8012c78:	35afe535 	.word	0x35afe535
 8012c7c:	3fe00000 	.word	0x3fe00000
 8012c80:	000fffff 	.word	0x000fffff
 8012c84:	7ff00000 	.word	0x7ff00000
 8012c88:	7fefffff 	.word	0x7fefffff
 8012c8c:	3ff00000 	.word	0x3ff00000
 8012c90:	3fe00000 	.word	0x3fe00000
 8012c94:	7fe00000 	.word	0x7fe00000
 8012c98:	7c9fffff 	.word	0x7c9fffff
 8012c9c:	9b08      	ldr	r3, [sp, #32]
 8012c9e:	b323      	cbz	r3, 8012cea <_strtod_l+0xb5a>
 8012ca0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8012ca4:	d821      	bhi.n	8012cea <_strtod_l+0xb5a>
 8012ca6:	a328      	add	r3, pc, #160	@ (adr r3, 8012d48 <_strtod_l+0xbb8>)
 8012ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012cac:	4630      	mov	r0, r6
 8012cae:	4639      	mov	r1, r7
 8012cb0:	f7ed ff4e 	bl	8000b50 <__aeabi_dcmple>
 8012cb4:	b1a0      	cbz	r0, 8012ce0 <_strtod_l+0xb50>
 8012cb6:	4639      	mov	r1, r7
 8012cb8:	4630      	mov	r0, r6
 8012cba:	f7ed ff8f 	bl	8000bdc <__aeabi_d2uiz>
 8012cbe:	2801      	cmp	r0, #1
 8012cc0:	bf38      	it	cc
 8012cc2:	2001      	movcc	r0, #1
 8012cc4:	f7ed fc4e 	bl	8000564 <__aeabi_ui2d>
 8012cc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012cca:	4606      	mov	r6, r0
 8012ccc:	460f      	mov	r7, r1
 8012cce:	b9fb      	cbnz	r3, 8012d10 <_strtod_l+0xb80>
 8012cd0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8012cd4:	9014      	str	r0, [sp, #80]	@ 0x50
 8012cd6:	9315      	str	r3, [sp, #84]	@ 0x54
 8012cd8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8012cdc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8012ce0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012ce2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8012ce6:	1b5b      	subs	r3, r3, r5
 8012ce8:	9311      	str	r3, [sp, #68]	@ 0x44
 8012cea:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8012cee:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8012cf2:	f001 fa8f 	bl	8014214 <__ulp>
 8012cf6:	4650      	mov	r0, sl
 8012cf8:	ec53 2b10 	vmov	r2, r3, d0
 8012cfc:	4659      	mov	r1, fp
 8012cfe:	f7ed fcab 	bl	8000658 <__aeabi_dmul>
 8012d02:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8012d06:	f7ed faf1 	bl	80002ec <__adddf3>
 8012d0a:	4682      	mov	sl, r0
 8012d0c:	468b      	mov	fp, r1
 8012d0e:	e770      	b.n	8012bf2 <_strtod_l+0xa62>
 8012d10:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8012d14:	e7e0      	b.n	8012cd8 <_strtod_l+0xb48>
 8012d16:	a30e      	add	r3, pc, #56	@ (adr r3, 8012d50 <_strtod_l+0xbc0>)
 8012d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d1c:	f7ed ff0e 	bl	8000b3c <__aeabi_dcmplt>
 8012d20:	e798      	b.n	8012c54 <_strtod_l+0xac4>
 8012d22:	2300      	movs	r3, #0
 8012d24:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012d26:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8012d28:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012d2a:	6013      	str	r3, [r2, #0]
 8012d2c:	f7ff ba6d 	b.w	801220a <_strtod_l+0x7a>
 8012d30:	2a65      	cmp	r2, #101	@ 0x65
 8012d32:	f43f ab66 	beq.w	8012402 <_strtod_l+0x272>
 8012d36:	2a45      	cmp	r2, #69	@ 0x45
 8012d38:	f43f ab63 	beq.w	8012402 <_strtod_l+0x272>
 8012d3c:	2301      	movs	r3, #1
 8012d3e:	f7ff bb9e 	b.w	801247e <_strtod_l+0x2ee>
 8012d42:	bf00      	nop
 8012d44:	f3af 8000 	nop.w
 8012d48:	ffc00000 	.word	0xffc00000
 8012d4c:	41dfffff 	.word	0x41dfffff
 8012d50:	94a03595 	.word	0x94a03595
 8012d54:	3fcfffff 	.word	0x3fcfffff

08012d58 <strtod>:
 8012d58:	460a      	mov	r2, r1
 8012d5a:	4601      	mov	r1, r0
 8012d5c:	4802      	ldr	r0, [pc, #8]	@ (8012d68 <strtod+0x10>)
 8012d5e:	4b03      	ldr	r3, [pc, #12]	@ (8012d6c <strtod+0x14>)
 8012d60:	6800      	ldr	r0, [r0, #0]
 8012d62:	f7ff ba15 	b.w	8012190 <_strtod_l>
 8012d66:	bf00      	nop
 8012d68:	20000434 	.word	0x20000434
 8012d6c:	200002c8 	.word	0x200002c8

08012d70 <std>:
 8012d70:	2300      	movs	r3, #0
 8012d72:	b510      	push	{r4, lr}
 8012d74:	4604      	mov	r4, r0
 8012d76:	e9c0 3300 	strd	r3, r3, [r0]
 8012d7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012d7e:	6083      	str	r3, [r0, #8]
 8012d80:	8181      	strh	r1, [r0, #12]
 8012d82:	6643      	str	r3, [r0, #100]	@ 0x64
 8012d84:	81c2      	strh	r2, [r0, #14]
 8012d86:	6183      	str	r3, [r0, #24]
 8012d88:	4619      	mov	r1, r3
 8012d8a:	2208      	movs	r2, #8
 8012d8c:	305c      	adds	r0, #92	@ 0x5c
 8012d8e:	f000 fa2d 	bl	80131ec <memset>
 8012d92:	4b0d      	ldr	r3, [pc, #52]	@ (8012dc8 <std+0x58>)
 8012d94:	6263      	str	r3, [r4, #36]	@ 0x24
 8012d96:	4b0d      	ldr	r3, [pc, #52]	@ (8012dcc <std+0x5c>)
 8012d98:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8012dd0 <std+0x60>)
 8012d9c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8012dd4 <std+0x64>)
 8012da0:	6323      	str	r3, [r4, #48]	@ 0x30
 8012da2:	4b0d      	ldr	r3, [pc, #52]	@ (8012dd8 <std+0x68>)
 8012da4:	6224      	str	r4, [r4, #32]
 8012da6:	429c      	cmp	r4, r3
 8012da8:	d006      	beq.n	8012db8 <std+0x48>
 8012daa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012dae:	4294      	cmp	r4, r2
 8012db0:	d002      	beq.n	8012db8 <std+0x48>
 8012db2:	33d0      	adds	r3, #208	@ 0xd0
 8012db4:	429c      	cmp	r4, r3
 8012db6:	d105      	bne.n	8012dc4 <std+0x54>
 8012db8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012dbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012dc0:	f000 bb04 	b.w	80133cc <__retarget_lock_init_recursive>
 8012dc4:	bd10      	pop	{r4, pc}
 8012dc6:	bf00      	nop
 8012dc8:	0801303d 	.word	0x0801303d
 8012dcc:	0801305f 	.word	0x0801305f
 8012dd0:	08013097 	.word	0x08013097
 8012dd4:	080130bb 	.word	0x080130bb
 8012dd8:	20005764 	.word	0x20005764

08012ddc <stdio_exit_handler>:
 8012ddc:	4a02      	ldr	r2, [pc, #8]	@ (8012de8 <stdio_exit_handler+0xc>)
 8012dde:	4903      	ldr	r1, [pc, #12]	@ (8012dec <stdio_exit_handler+0x10>)
 8012de0:	4803      	ldr	r0, [pc, #12]	@ (8012df0 <stdio_exit_handler+0x14>)
 8012de2:	f000 b869 	b.w	8012eb8 <_fwalk_sglue>
 8012de6:	bf00      	nop
 8012de8:	200002bc 	.word	0x200002bc
 8012dec:	08014e11 	.word	0x08014e11
 8012df0:	20000438 	.word	0x20000438

08012df4 <cleanup_stdio>:
 8012df4:	6841      	ldr	r1, [r0, #4]
 8012df6:	4b0c      	ldr	r3, [pc, #48]	@ (8012e28 <cleanup_stdio+0x34>)
 8012df8:	4299      	cmp	r1, r3
 8012dfa:	b510      	push	{r4, lr}
 8012dfc:	4604      	mov	r4, r0
 8012dfe:	d001      	beq.n	8012e04 <cleanup_stdio+0x10>
 8012e00:	f002 f806 	bl	8014e10 <_fflush_r>
 8012e04:	68a1      	ldr	r1, [r4, #8]
 8012e06:	4b09      	ldr	r3, [pc, #36]	@ (8012e2c <cleanup_stdio+0x38>)
 8012e08:	4299      	cmp	r1, r3
 8012e0a:	d002      	beq.n	8012e12 <cleanup_stdio+0x1e>
 8012e0c:	4620      	mov	r0, r4
 8012e0e:	f001 ffff 	bl	8014e10 <_fflush_r>
 8012e12:	68e1      	ldr	r1, [r4, #12]
 8012e14:	4b06      	ldr	r3, [pc, #24]	@ (8012e30 <cleanup_stdio+0x3c>)
 8012e16:	4299      	cmp	r1, r3
 8012e18:	d004      	beq.n	8012e24 <cleanup_stdio+0x30>
 8012e1a:	4620      	mov	r0, r4
 8012e1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012e20:	f001 bff6 	b.w	8014e10 <_fflush_r>
 8012e24:	bd10      	pop	{r4, pc}
 8012e26:	bf00      	nop
 8012e28:	20005764 	.word	0x20005764
 8012e2c:	200057cc 	.word	0x200057cc
 8012e30:	20005834 	.word	0x20005834

08012e34 <global_stdio_init.part.0>:
 8012e34:	b510      	push	{r4, lr}
 8012e36:	4b0b      	ldr	r3, [pc, #44]	@ (8012e64 <global_stdio_init.part.0+0x30>)
 8012e38:	4c0b      	ldr	r4, [pc, #44]	@ (8012e68 <global_stdio_init.part.0+0x34>)
 8012e3a:	4a0c      	ldr	r2, [pc, #48]	@ (8012e6c <global_stdio_init.part.0+0x38>)
 8012e3c:	601a      	str	r2, [r3, #0]
 8012e3e:	4620      	mov	r0, r4
 8012e40:	2200      	movs	r2, #0
 8012e42:	2104      	movs	r1, #4
 8012e44:	f7ff ff94 	bl	8012d70 <std>
 8012e48:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012e4c:	2201      	movs	r2, #1
 8012e4e:	2109      	movs	r1, #9
 8012e50:	f7ff ff8e 	bl	8012d70 <std>
 8012e54:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012e58:	2202      	movs	r2, #2
 8012e5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012e5e:	2112      	movs	r1, #18
 8012e60:	f7ff bf86 	b.w	8012d70 <std>
 8012e64:	2000589c 	.word	0x2000589c
 8012e68:	20005764 	.word	0x20005764
 8012e6c:	08012ddd 	.word	0x08012ddd

08012e70 <__sfp_lock_acquire>:
 8012e70:	4801      	ldr	r0, [pc, #4]	@ (8012e78 <__sfp_lock_acquire+0x8>)
 8012e72:	f000 baac 	b.w	80133ce <__retarget_lock_acquire_recursive>
 8012e76:	bf00      	nop
 8012e78:	200058a5 	.word	0x200058a5

08012e7c <__sfp_lock_release>:
 8012e7c:	4801      	ldr	r0, [pc, #4]	@ (8012e84 <__sfp_lock_release+0x8>)
 8012e7e:	f000 baa7 	b.w	80133d0 <__retarget_lock_release_recursive>
 8012e82:	bf00      	nop
 8012e84:	200058a5 	.word	0x200058a5

08012e88 <__sinit>:
 8012e88:	b510      	push	{r4, lr}
 8012e8a:	4604      	mov	r4, r0
 8012e8c:	f7ff fff0 	bl	8012e70 <__sfp_lock_acquire>
 8012e90:	6a23      	ldr	r3, [r4, #32]
 8012e92:	b11b      	cbz	r3, 8012e9c <__sinit+0x14>
 8012e94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012e98:	f7ff bff0 	b.w	8012e7c <__sfp_lock_release>
 8012e9c:	4b04      	ldr	r3, [pc, #16]	@ (8012eb0 <__sinit+0x28>)
 8012e9e:	6223      	str	r3, [r4, #32]
 8012ea0:	4b04      	ldr	r3, [pc, #16]	@ (8012eb4 <__sinit+0x2c>)
 8012ea2:	681b      	ldr	r3, [r3, #0]
 8012ea4:	2b00      	cmp	r3, #0
 8012ea6:	d1f5      	bne.n	8012e94 <__sinit+0xc>
 8012ea8:	f7ff ffc4 	bl	8012e34 <global_stdio_init.part.0>
 8012eac:	e7f2      	b.n	8012e94 <__sinit+0xc>
 8012eae:	bf00      	nop
 8012eb0:	08012df5 	.word	0x08012df5
 8012eb4:	2000589c 	.word	0x2000589c

08012eb8 <_fwalk_sglue>:
 8012eb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012ebc:	4607      	mov	r7, r0
 8012ebe:	4688      	mov	r8, r1
 8012ec0:	4614      	mov	r4, r2
 8012ec2:	2600      	movs	r6, #0
 8012ec4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012ec8:	f1b9 0901 	subs.w	r9, r9, #1
 8012ecc:	d505      	bpl.n	8012eda <_fwalk_sglue+0x22>
 8012ece:	6824      	ldr	r4, [r4, #0]
 8012ed0:	2c00      	cmp	r4, #0
 8012ed2:	d1f7      	bne.n	8012ec4 <_fwalk_sglue+0xc>
 8012ed4:	4630      	mov	r0, r6
 8012ed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012eda:	89ab      	ldrh	r3, [r5, #12]
 8012edc:	2b01      	cmp	r3, #1
 8012ede:	d907      	bls.n	8012ef0 <_fwalk_sglue+0x38>
 8012ee0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012ee4:	3301      	adds	r3, #1
 8012ee6:	d003      	beq.n	8012ef0 <_fwalk_sglue+0x38>
 8012ee8:	4629      	mov	r1, r5
 8012eea:	4638      	mov	r0, r7
 8012eec:	47c0      	blx	r8
 8012eee:	4306      	orrs	r6, r0
 8012ef0:	3568      	adds	r5, #104	@ 0x68
 8012ef2:	e7e9      	b.n	8012ec8 <_fwalk_sglue+0x10>

08012ef4 <iprintf>:
 8012ef4:	b40f      	push	{r0, r1, r2, r3}
 8012ef6:	b507      	push	{r0, r1, r2, lr}
 8012ef8:	4906      	ldr	r1, [pc, #24]	@ (8012f14 <iprintf+0x20>)
 8012efa:	ab04      	add	r3, sp, #16
 8012efc:	6808      	ldr	r0, [r1, #0]
 8012efe:	f853 2b04 	ldr.w	r2, [r3], #4
 8012f02:	6881      	ldr	r1, [r0, #8]
 8012f04:	9301      	str	r3, [sp, #4]
 8012f06:	f001 fc59 	bl	80147bc <_vfiprintf_r>
 8012f0a:	b003      	add	sp, #12
 8012f0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012f10:	b004      	add	sp, #16
 8012f12:	4770      	bx	lr
 8012f14:	20000434 	.word	0x20000434

08012f18 <_puts_r>:
 8012f18:	6a03      	ldr	r3, [r0, #32]
 8012f1a:	b570      	push	{r4, r5, r6, lr}
 8012f1c:	6884      	ldr	r4, [r0, #8]
 8012f1e:	4605      	mov	r5, r0
 8012f20:	460e      	mov	r6, r1
 8012f22:	b90b      	cbnz	r3, 8012f28 <_puts_r+0x10>
 8012f24:	f7ff ffb0 	bl	8012e88 <__sinit>
 8012f28:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012f2a:	07db      	lsls	r3, r3, #31
 8012f2c:	d405      	bmi.n	8012f3a <_puts_r+0x22>
 8012f2e:	89a3      	ldrh	r3, [r4, #12]
 8012f30:	0598      	lsls	r0, r3, #22
 8012f32:	d402      	bmi.n	8012f3a <_puts_r+0x22>
 8012f34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012f36:	f000 fa4a 	bl	80133ce <__retarget_lock_acquire_recursive>
 8012f3a:	89a3      	ldrh	r3, [r4, #12]
 8012f3c:	0719      	lsls	r1, r3, #28
 8012f3e:	d502      	bpl.n	8012f46 <_puts_r+0x2e>
 8012f40:	6923      	ldr	r3, [r4, #16]
 8012f42:	2b00      	cmp	r3, #0
 8012f44:	d135      	bne.n	8012fb2 <_puts_r+0x9a>
 8012f46:	4621      	mov	r1, r4
 8012f48:	4628      	mov	r0, r5
 8012f4a:	f000 f8f9 	bl	8013140 <__swsetup_r>
 8012f4e:	b380      	cbz	r0, 8012fb2 <_puts_r+0x9a>
 8012f50:	f04f 35ff 	mov.w	r5, #4294967295
 8012f54:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012f56:	07da      	lsls	r2, r3, #31
 8012f58:	d405      	bmi.n	8012f66 <_puts_r+0x4e>
 8012f5a:	89a3      	ldrh	r3, [r4, #12]
 8012f5c:	059b      	lsls	r3, r3, #22
 8012f5e:	d402      	bmi.n	8012f66 <_puts_r+0x4e>
 8012f60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012f62:	f000 fa35 	bl	80133d0 <__retarget_lock_release_recursive>
 8012f66:	4628      	mov	r0, r5
 8012f68:	bd70      	pop	{r4, r5, r6, pc}
 8012f6a:	2b00      	cmp	r3, #0
 8012f6c:	da04      	bge.n	8012f78 <_puts_r+0x60>
 8012f6e:	69a2      	ldr	r2, [r4, #24]
 8012f70:	429a      	cmp	r2, r3
 8012f72:	dc17      	bgt.n	8012fa4 <_puts_r+0x8c>
 8012f74:	290a      	cmp	r1, #10
 8012f76:	d015      	beq.n	8012fa4 <_puts_r+0x8c>
 8012f78:	6823      	ldr	r3, [r4, #0]
 8012f7a:	1c5a      	adds	r2, r3, #1
 8012f7c:	6022      	str	r2, [r4, #0]
 8012f7e:	7019      	strb	r1, [r3, #0]
 8012f80:	68a3      	ldr	r3, [r4, #8]
 8012f82:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012f86:	3b01      	subs	r3, #1
 8012f88:	60a3      	str	r3, [r4, #8]
 8012f8a:	2900      	cmp	r1, #0
 8012f8c:	d1ed      	bne.n	8012f6a <_puts_r+0x52>
 8012f8e:	2b00      	cmp	r3, #0
 8012f90:	da11      	bge.n	8012fb6 <_puts_r+0x9e>
 8012f92:	4622      	mov	r2, r4
 8012f94:	210a      	movs	r1, #10
 8012f96:	4628      	mov	r0, r5
 8012f98:	f000 f893 	bl	80130c2 <__swbuf_r>
 8012f9c:	3001      	adds	r0, #1
 8012f9e:	d0d7      	beq.n	8012f50 <_puts_r+0x38>
 8012fa0:	250a      	movs	r5, #10
 8012fa2:	e7d7      	b.n	8012f54 <_puts_r+0x3c>
 8012fa4:	4622      	mov	r2, r4
 8012fa6:	4628      	mov	r0, r5
 8012fa8:	f000 f88b 	bl	80130c2 <__swbuf_r>
 8012fac:	3001      	adds	r0, #1
 8012fae:	d1e7      	bne.n	8012f80 <_puts_r+0x68>
 8012fb0:	e7ce      	b.n	8012f50 <_puts_r+0x38>
 8012fb2:	3e01      	subs	r6, #1
 8012fb4:	e7e4      	b.n	8012f80 <_puts_r+0x68>
 8012fb6:	6823      	ldr	r3, [r4, #0]
 8012fb8:	1c5a      	adds	r2, r3, #1
 8012fba:	6022      	str	r2, [r4, #0]
 8012fbc:	220a      	movs	r2, #10
 8012fbe:	701a      	strb	r2, [r3, #0]
 8012fc0:	e7ee      	b.n	8012fa0 <_puts_r+0x88>
	...

08012fc4 <puts>:
 8012fc4:	4b02      	ldr	r3, [pc, #8]	@ (8012fd0 <puts+0xc>)
 8012fc6:	4601      	mov	r1, r0
 8012fc8:	6818      	ldr	r0, [r3, #0]
 8012fca:	f7ff bfa5 	b.w	8012f18 <_puts_r>
 8012fce:	bf00      	nop
 8012fd0:	20000434 	.word	0x20000434

08012fd4 <sniprintf>:
 8012fd4:	b40c      	push	{r2, r3}
 8012fd6:	b530      	push	{r4, r5, lr}
 8012fd8:	4b17      	ldr	r3, [pc, #92]	@ (8013038 <sniprintf+0x64>)
 8012fda:	1e0c      	subs	r4, r1, #0
 8012fdc:	681d      	ldr	r5, [r3, #0]
 8012fde:	b09d      	sub	sp, #116	@ 0x74
 8012fe0:	da08      	bge.n	8012ff4 <sniprintf+0x20>
 8012fe2:	238b      	movs	r3, #139	@ 0x8b
 8012fe4:	602b      	str	r3, [r5, #0]
 8012fe6:	f04f 30ff 	mov.w	r0, #4294967295
 8012fea:	b01d      	add	sp, #116	@ 0x74
 8012fec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012ff0:	b002      	add	sp, #8
 8012ff2:	4770      	bx	lr
 8012ff4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8012ff8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012ffc:	bf14      	ite	ne
 8012ffe:	f104 33ff 	addne.w	r3, r4, #4294967295
 8013002:	4623      	moveq	r3, r4
 8013004:	9304      	str	r3, [sp, #16]
 8013006:	9307      	str	r3, [sp, #28]
 8013008:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801300c:	9002      	str	r0, [sp, #8]
 801300e:	9006      	str	r0, [sp, #24]
 8013010:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013014:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8013016:	ab21      	add	r3, sp, #132	@ 0x84
 8013018:	a902      	add	r1, sp, #8
 801301a:	4628      	mov	r0, r5
 801301c:	9301      	str	r3, [sp, #4]
 801301e:	f001 faa7 	bl	8014570 <_svfiprintf_r>
 8013022:	1c43      	adds	r3, r0, #1
 8013024:	bfbc      	itt	lt
 8013026:	238b      	movlt	r3, #139	@ 0x8b
 8013028:	602b      	strlt	r3, [r5, #0]
 801302a:	2c00      	cmp	r4, #0
 801302c:	d0dd      	beq.n	8012fea <sniprintf+0x16>
 801302e:	9b02      	ldr	r3, [sp, #8]
 8013030:	2200      	movs	r2, #0
 8013032:	701a      	strb	r2, [r3, #0]
 8013034:	e7d9      	b.n	8012fea <sniprintf+0x16>
 8013036:	bf00      	nop
 8013038:	20000434 	.word	0x20000434

0801303c <__sread>:
 801303c:	b510      	push	{r4, lr}
 801303e:	460c      	mov	r4, r1
 8013040:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013044:	f000 f964 	bl	8013310 <_read_r>
 8013048:	2800      	cmp	r0, #0
 801304a:	bfab      	itete	ge
 801304c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801304e:	89a3      	ldrhlt	r3, [r4, #12]
 8013050:	181b      	addge	r3, r3, r0
 8013052:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8013056:	bfac      	ite	ge
 8013058:	6563      	strge	r3, [r4, #84]	@ 0x54
 801305a:	81a3      	strhlt	r3, [r4, #12]
 801305c:	bd10      	pop	{r4, pc}

0801305e <__swrite>:
 801305e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013062:	461f      	mov	r7, r3
 8013064:	898b      	ldrh	r3, [r1, #12]
 8013066:	05db      	lsls	r3, r3, #23
 8013068:	4605      	mov	r5, r0
 801306a:	460c      	mov	r4, r1
 801306c:	4616      	mov	r6, r2
 801306e:	d505      	bpl.n	801307c <__swrite+0x1e>
 8013070:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013074:	2302      	movs	r3, #2
 8013076:	2200      	movs	r2, #0
 8013078:	f000 f938 	bl	80132ec <_lseek_r>
 801307c:	89a3      	ldrh	r3, [r4, #12]
 801307e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013082:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8013086:	81a3      	strh	r3, [r4, #12]
 8013088:	4632      	mov	r2, r6
 801308a:	463b      	mov	r3, r7
 801308c:	4628      	mov	r0, r5
 801308e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013092:	f000 b95f 	b.w	8013354 <_write_r>

08013096 <__sseek>:
 8013096:	b510      	push	{r4, lr}
 8013098:	460c      	mov	r4, r1
 801309a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801309e:	f000 f925 	bl	80132ec <_lseek_r>
 80130a2:	1c43      	adds	r3, r0, #1
 80130a4:	89a3      	ldrh	r3, [r4, #12]
 80130a6:	bf15      	itete	ne
 80130a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80130aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80130ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80130b2:	81a3      	strheq	r3, [r4, #12]
 80130b4:	bf18      	it	ne
 80130b6:	81a3      	strhne	r3, [r4, #12]
 80130b8:	bd10      	pop	{r4, pc}

080130ba <__sclose>:
 80130ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80130be:	f000 b8af 	b.w	8013220 <_close_r>

080130c2 <__swbuf_r>:
 80130c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80130c4:	460e      	mov	r6, r1
 80130c6:	4614      	mov	r4, r2
 80130c8:	4605      	mov	r5, r0
 80130ca:	b118      	cbz	r0, 80130d4 <__swbuf_r+0x12>
 80130cc:	6a03      	ldr	r3, [r0, #32]
 80130ce:	b90b      	cbnz	r3, 80130d4 <__swbuf_r+0x12>
 80130d0:	f7ff feda 	bl	8012e88 <__sinit>
 80130d4:	69a3      	ldr	r3, [r4, #24]
 80130d6:	60a3      	str	r3, [r4, #8]
 80130d8:	89a3      	ldrh	r3, [r4, #12]
 80130da:	071a      	lsls	r2, r3, #28
 80130dc:	d501      	bpl.n	80130e2 <__swbuf_r+0x20>
 80130de:	6923      	ldr	r3, [r4, #16]
 80130e0:	b943      	cbnz	r3, 80130f4 <__swbuf_r+0x32>
 80130e2:	4621      	mov	r1, r4
 80130e4:	4628      	mov	r0, r5
 80130e6:	f000 f82b 	bl	8013140 <__swsetup_r>
 80130ea:	b118      	cbz	r0, 80130f4 <__swbuf_r+0x32>
 80130ec:	f04f 37ff 	mov.w	r7, #4294967295
 80130f0:	4638      	mov	r0, r7
 80130f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80130f4:	6823      	ldr	r3, [r4, #0]
 80130f6:	6922      	ldr	r2, [r4, #16]
 80130f8:	1a98      	subs	r0, r3, r2
 80130fa:	6963      	ldr	r3, [r4, #20]
 80130fc:	b2f6      	uxtb	r6, r6
 80130fe:	4283      	cmp	r3, r0
 8013100:	4637      	mov	r7, r6
 8013102:	dc05      	bgt.n	8013110 <__swbuf_r+0x4e>
 8013104:	4621      	mov	r1, r4
 8013106:	4628      	mov	r0, r5
 8013108:	f001 fe82 	bl	8014e10 <_fflush_r>
 801310c:	2800      	cmp	r0, #0
 801310e:	d1ed      	bne.n	80130ec <__swbuf_r+0x2a>
 8013110:	68a3      	ldr	r3, [r4, #8]
 8013112:	3b01      	subs	r3, #1
 8013114:	60a3      	str	r3, [r4, #8]
 8013116:	6823      	ldr	r3, [r4, #0]
 8013118:	1c5a      	adds	r2, r3, #1
 801311a:	6022      	str	r2, [r4, #0]
 801311c:	701e      	strb	r6, [r3, #0]
 801311e:	6962      	ldr	r2, [r4, #20]
 8013120:	1c43      	adds	r3, r0, #1
 8013122:	429a      	cmp	r2, r3
 8013124:	d004      	beq.n	8013130 <__swbuf_r+0x6e>
 8013126:	89a3      	ldrh	r3, [r4, #12]
 8013128:	07db      	lsls	r3, r3, #31
 801312a:	d5e1      	bpl.n	80130f0 <__swbuf_r+0x2e>
 801312c:	2e0a      	cmp	r6, #10
 801312e:	d1df      	bne.n	80130f0 <__swbuf_r+0x2e>
 8013130:	4621      	mov	r1, r4
 8013132:	4628      	mov	r0, r5
 8013134:	f001 fe6c 	bl	8014e10 <_fflush_r>
 8013138:	2800      	cmp	r0, #0
 801313a:	d0d9      	beq.n	80130f0 <__swbuf_r+0x2e>
 801313c:	e7d6      	b.n	80130ec <__swbuf_r+0x2a>
	...

08013140 <__swsetup_r>:
 8013140:	b538      	push	{r3, r4, r5, lr}
 8013142:	4b29      	ldr	r3, [pc, #164]	@ (80131e8 <__swsetup_r+0xa8>)
 8013144:	4605      	mov	r5, r0
 8013146:	6818      	ldr	r0, [r3, #0]
 8013148:	460c      	mov	r4, r1
 801314a:	b118      	cbz	r0, 8013154 <__swsetup_r+0x14>
 801314c:	6a03      	ldr	r3, [r0, #32]
 801314e:	b90b      	cbnz	r3, 8013154 <__swsetup_r+0x14>
 8013150:	f7ff fe9a 	bl	8012e88 <__sinit>
 8013154:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013158:	0719      	lsls	r1, r3, #28
 801315a:	d422      	bmi.n	80131a2 <__swsetup_r+0x62>
 801315c:	06da      	lsls	r2, r3, #27
 801315e:	d407      	bmi.n	8013170 <__swsetup_r+0x30>
 8013160:	2209      	movs	r2, #9
 8013162:	602a      	str	r2, [r5, #0]
 8013164:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013168:	81a3      	strh	r3, [r4, #12]
 801316a:	f04f 30ff 	mov.w	r0, #4294967295
 801316e:	e033      	b.n	80131d8 <__swsetup_r+0x98>
 8013170:	0758      	lsls	r0, r3, #29
 8013172:	d512      	bpl.n	801319a <__swsetup_r+0x5a>
 8013174:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013176:	b141      	cbz	r1, 801318a <__swsetup_r+0x4a>
 8013178:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801317c:	4299      	cmp	r1, r3
 801317e:	d002      	beq.n	8013186 <__swsetup_r+0x46>
 8013180:	4628      	mov	r0, r5
 8013182:	f000 f93d 	bl	8013400 <_free_r>
 8013186:	2300      	movs	r3, #0
 8013188:	6363      	str	r3, [r4, #52]	@ 0x34
 801318a:	89a3      	ldrh	r3, [r4, #12]
 801318c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013190:	81a3      	strh	r3, [r4, #12]
 8013192:	2300      	movs	r3, #0
 8013194:	6063      	str	r3, [r4, #4]
 8013196:	6923      	ldr	r3, [r4, #16]
 8013198:	6023      	str	r3, [r4, #0]
 801319a:	89a3      	ldrh	r3, [r4, #12]
 801319c:	f043 0308 	orr.w	r3, r3, #8
 80131a0:	81a3      	strh	r3, [r4, #12]
 80131a2:	6923      	ldr	r3, [r4, #16]
 80131a4:	b94b      	cbnz	r3, 80131ba <__swsetup_r+0x7a>
 80131a6:	89a3      	ldrh	r3, [r4, #12]
 80131a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80131ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80131b0:	d003      	beq.n	80131ba <__swsetup_r+0x7a>
 80131b2:	4621      	mov	r1, r4
 80131b4:	4628      	mov	r0, r5
 80131b6:	f001 fe79 	bl	8014eac <__smakebuf_r>
 80131ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80131be:	f013 0201 	ands.w	r2, r3, #1
 80131c2:	d00a      	beq.n	80131da <__swsetup_r+0x9a>
 80131c4:	2200      	movs	r2, #0
 80131c6:	60a2      	str	r2, [r4, #8]
 80131c8:	6962      	ldr	r2, [r4, #20]
 80131ca:	4252      	negs	r2, r2
 80131cc:	61a2      	str	r2, [r4, #24]
 80131ce:	6922      	ldr	r2, [r4, #16]
 80131d0:	b942      	cbnz	r2, 80131e4 <__swsetup_r+0xa4>
 80131d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80131d6:	d1c5      	bne.n	8013164 <__swsetup_r+0x24>
 80131d8:	bd38      	pop	{r3, r4, r5, pc}
 80131da:	0799      	lsls	r1, r3, #30
 80131dc:	bf58      	it	pl
 80131de:	6962      	ldrpl	r2, [r4, #20]
 80131e0:	60a2      	str	r2, [r4, #8]
 80131e2:	e7f4      	b.n	80131ce <__swsetup_r+0x8e>
 80131e4:	2000      	movs	r0, #0
 80131e6:	e7f7      	b.n	80131d8 <__swsetup_r+0x98>
 80131e8:	20000434 	.word	0x20000434

080131ec <memset>:
 80131ec:	4402      	add	r2, r0
 80131ee:	4603      	mov	r3, r0
 80131f0:	4293      	cmp	r3, r2
 80131f2:	d100      	bne.n	80131f6 <memset+0xa>
 80131f4:	4770      	bx	lr
 80131f6:	f803 1b01 	strb.w	r1, [r3], #1
 80131fa:	e7f9      	b.n	80131f0 <memset+0x4>

080131fc <strncmp>:
 80131fc:	b510      	push	{r4, lr}
 80131fe:	b16a      	cbz	r2, 801321c <strncmp+0x20>
 8013200:	3901      	subs	r1, #1
 8013202:	1884      	adds	r4, r0, r2
 8013204:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013208:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801320c:	429a      	cmp	r2, r3
 801320e:	d103      	bne.n	8013218 <strncmp+0x1c>
 8013210:	42a0      	cmp	r0, r4
 8013212:	d001      	beq.n	8013218 <strncmp+0x1c>
 8013214:	2a00      	cmp	r2, #0
 8013216:	d1f5      	bne.n	8013204 <strncmp+0x8>
 8013218:	1ad0      	subs	r0, r2, r3
 801321a:	bd10      	pop	{r4, pc}
 801321c:	4610      	mov	r0, r2
 801321e:	e7fc      	b.n	801321a <strncmp+0x1e>

08013220 <_close_r>:
 8013220:	b538      	push	{r3, r4, r5, lr}
 8013222:	4d06      	ldr	r5, [pc, #24]	@ (801323c <_close_r+0x1c>)
 8013224:	2300      	movs	r3, #0
 8013226:	4604      	mov	r4, r0
 8013228:	4608      	mov	r0, r1
 801322a:	602b      	str	r3, [r5, #0]
 801322c:	f7f0 fcc6 	bl	8003bbc <_close>
 8013230:	1c43      	adds	r3, r0, #1
 8013232:	d102      	bne.n	801323a <_close_r+0x1a>
 8013234:	682b      	ldr	r3, [r5, #0]
 8013236:	b103      	cbz	r3, 801323a <_close_r+0x1a>
 8013238:	6023      	str	r3, [r4, #0]
 801323a:	bd38      	pop	{r3, r4, r5, pc}
 801323c:	200058a0 	.word	0x200058a0

08013240 <_reclaim_reent>:
 8013240:	4b29      	ldr	r3, [pc, #164]	@ (80132e8 <_reclaim_reent+0xa8>)
 8013242:	681b      	ldr	r3, [r3, #0]
 8013244:	4283      	cmp	r3, r0
 8013246:	b570      	push	{r4, r5, r6, lr}
 8013248:	4604      	mov	r4, r0
 801324a:	d04b      	beq.n	80132e4 <_reclaim_reent+0xa4>
 801324c:	69c3      	ldr	r3, [r0, #28]
 801324e:	b1ab      	cbz	r3, 801327c <_reclaim_reent+0x3c>
 8013250:	68db      	ldr	r3, [r3, #12]
 8013252:	b16b      	cbz	r3, 8013270 <_reclaim_reent+0x30>
 8013254:	2500      	movs	r5, #0
 8013256:	69e3      	ldr	r3, [r4, #28]
 8013258:	68db      	ldr	r3, [r3, #12]
 801325a:	5959      	ldr	r1, [r3, r5]
 801325c:	2900      	cmp	r1, #0
 801325e:	d13b      	bne.n	80132d8 <_reclaim_reent+0x98>
 8013260:	3504      	adds	r5, #4
 8013262:	2d80      	cmp	r5, #128	@ 0x80
 8013264:	d1f7      	bne.n	8013256 <_reclaim_reent+0x16>
 8013266:	69e3      	ldr	r3, [r4, #28]
 8013268:	4620      	mov	r0, r4
 801326a:	68d9      	ldr	r1, [r3, #12]
 801326c:	f000 f8c8 	bl	8013400 <_free_r>
 8013270:	69e3      	ldr	r3, [r4, #28]
 8013272:	6819      	ldr	r1, [r3, #0]
 8013274:	b111      	cbz	r1, 801327c <_reclaim_reent+0x3c>
 8013276:	4620      	mov	r0, r4
 8013278:	f000 f8c2 	bl	8013400 <_free_r>
 801327c:	6961      	ldr	r1, [r4, #20]
 801327e:	b111      	cbz	r1, 8013286 <_reclaim_reent+0x46>
 8013280:	4620      	mov	r0, r4
 8013282:	f000 f8bd 	bl	8013400 <_free_r>
 8013286:	69e1      	ldr	r1, [r4, #28]
 8013288:	b111      	cbz	r1, 8013290 <_reclaim_reent+0x50>
 801328a:	4620      	mov	r0, r4
 801328c:	f000 f8b8 	bl	8013400 <_free_r>
 8013290:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8013292:	b111      	cbz	r1, 801329a <_reclaim_reent+0x5a>
 8013294:	4620      	mov	r0, r4
 8013296:	f000 f8b3 	bl	8013400 <_free_r>
 801329a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801329c:	b111      	cbz	r1, 80132a4 <_reclaim_reent+0x64>
 801329e:	4620      	mov	r0, r4
 80132a0:	f000 f8ae 	bl	8013400 <_free_r>
 80132a4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80132a6:	b111      	cbz	r1, 80132ae <_reclaim_reent+0x6e>
 80132a8:	4620      	mov	r0, r4
 80132aa:	f000 f8a9 	bl	8013400 <_free_r>
 80132ae:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80132b0:	b111      	cbz	r1, 80132b8 <_reclaim_reent+0x78>
 80132b2:	4620      	mov	r0, r4
 80132b4:	f000 f8a4 	bl	8013400 <_free_r>
 80132b8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80132ba:	b111      	cbz	r1, 80132c2 <_reclaim_reent+0x82>
 80132bc:	4620      	mov	r0, r4
 80132be:	f000 f89f 	bl	8013400 <_free_r>
 80132c2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80132c4:	b111      	cbz	r1, 80132cc <_reclaim_reent+0x8c>
 80132c6:	4620      	mov	r0, r4
 80132c8:	f000 f89a 	bl	8013400 <_free_r>
 80132cc:	6a23      	ldr	r3, [r4, #32]
 80132ce:	b14b      	cbz	r3, 80132e4 <_reclaim_reent+0xa4>
 80132d0:	4620      	mov	r0, r4
 80132d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80132d6:	4718      	bx	r3
 80132d8:	680e      	ldr	r6, [r1, #0]
 80132da:	4620      	mov	r0, r4
 80132dc:	f000 f890 	bl	8013400 <_free_r>
 80132e0:	4631      	mov	r1, r6
 80132e2:	e7bb      	b.n	801325c <_reclaim_reent+0x1c>
 80132e4:	bd70      	pop	{r4, r5, r6, pc}
 80132e6:	bf00      	nop
 80132e8:	20000434 	.word	0x20000434

080132ec <_lseek_r>:
 80132ec:	b538      	push	{r3, r4, r5, lr}
 80132ee:	4d07      	ldr	r5, [pc, #28]	@ (801330c <_lseek_r+0x20>)
 80132f0:	4604      	mov	r4, r0
 80132f2:	4608      	mov	r0, r1
 80132f4:	4611      	mov	r1, r2
 80132f6:	2200      	movs	r2, #0
 80132f8:	602a      	str	r2, [r5, #0]
 80132fa:	461a      	mov	r2, r3
 80132fc:	f7f0 fc85 	bl	8003c0a <_lseek>
 8013300:	1c43      	adds	r3, r0, #1
 8013302:	d102      	bne.n	801330a <_lseek_r+0x1e>
 8013304:	682b      	ldr	r3, [r5, #0]
 8013306:	b103      	cbz	r3, 801330a <_lseek_r+0x1e>
 8013308:	6023      	str	r3, [r4, #0]
 801330a:	bd38      	pop	{r3, r4, r5, pc}
 801330c:	200058a0 	.word	0x200058a0

08013310 <_read_r>:
 8013310:	b538      	push	{r3, r4, r5, lr}
 8013312:	4d07      	ldr	r5, [pc, #28]	@ (8013330 <_read_r+0x20>)
 8013314:	4604      	mov	r4, r0
 8013316:	4608      	mov	r0, r1
 8013318:	4611      	mov	r1, r2
 801331a:	2200      	movs	r2, #0
 801331c:	602a      	str	r2, [r5, #0]
 801331e:	461a      	mov	r2, r3
 8013320:	f7f0 fc2f 	bl	8003b82 <_read>
 8013324:	1c43      	adds	r3, r0, #1
 8013326:	d102      	bne.n	801332e <_read_r+0x1e>
 8013328:	682b      	ldr	r3, [r5, #0]
 801332a:	b103      	cbz	r3, 801332e <_read_r+0x1e>
 801332c:	6023      	str	r3, [r4, #0]
 801332e:	bd38      	pop	{r3, r4, r5, pc}
 8013330:	200058a0 	.word	0x200058a0

08013334 <_sbrk_r>:
 8013334:	b538      	push	{r3, r4, r5, lr}
 8013336:	4d06      	ldr	r5, [pc, #24]	@ (8013350 <_sbrk_r+0x1c>)
 8013338:	2300      	movs	r3, #0
 801333a:	4604      	mov	r4, r0
 801333c:	4608      	mov	r0, r1
 801333e:	602b      	str	r3, [r5, #0]
 8013340:	f7f0 fc70 	bl	8003c24 <_sbrk>
 8013344:	1c43      	adds	r3, r0, #1
 8013346:	d102      	bne.n	801334e <_sbrk_r+0x1a>
 8013348:	682b      	ldr	r3, [r5, #0]
 801334a:	b103      	cbz	r3, 801334e <_sbrk_r+0x1a>
 801334c:	6023      	str	r3, [r4, #0]
 801334e:	bd38      	pop	{r3, r4, r5, pc}
 8013350:	200058a0 	.word	0x200058a0

08013354 <_write_r>:
 8013354:	b538      	push	{r3, r4, r5, lr}
 8013356:	4d07      	ldr	r5, [pc, #28]	@ (8013374 <_write_r+0x20>)
 8013358:	4604      	mov	r4, r0
 801335a:	4608      	mov	r0, r1
 801335c:	4611      	mov	r1, r2
 801335e:	2200      	movs	r2, #0
 8013360:	602a      	str	r2, [r5, #0]
 8013362:	461a      	mov	r2, r3
 8013364:	f7f0 f826 	bl	80033b4 <_write>
 8013368:	1c43      	adds	r3, r0, #1
 801336a:	d102      	bne.n	8013372 <_write_r+0x1e>
 801336c:	682b      	ldr	r3, [r5, #0]
 801336e:	b103      	cbz	r3, 8013372 <_write_r+0x1e>
 8013370:	6023      	str	r3, [r4, #0]
 8013372:	bd38      	pop	{r3, r4, r5, pc}
 8013374:	200058a0 	.word	0x200058a0

08013378 <__errno>:
 8013378:	4b01      	ldr	r3, [pc, #4]	@ (8013380 <__errno+0x8>)
 801337a:	6818      	ldr	r0, [r3, #0]
 801337c:	4770      	bx	lr
 801337e:	bf00      	nop
 8013380:	20000434 	.word	0x20000434

08013384 <__libc_init_array>:
 8013384:	b570      	push	{r4, r5, r6, lr}
 8013386:	4d0d      	ldr	r5, [pc, #52]	@ (80133bc <__libc_init_array+0x38>)
 8013388:	4c0d      	ldr	r4, [pc, #52]	@ (80133c0 <__libc_init_array+0x3c>)
 801338a:	1b64      	subs	r4, r4, r5
 801338c:	10a4      	asrs	r4, r4, #2
 801338e:	2600      	movs	r6, #0
 8013390:	42a6      	cmp	r6, r4
 8013392:	d109      	bne.n	80133a8 <__libc_init_array+0x24>
 8013394:	4d0b      	ldr	r5, [pc, #44]	@ (80133c4 <__libc_init_array+0x40>)
 8013396:	4c0c      	ldr	r4, [pc, #48]	@ (80133c8 <__libc_init_array+0x44>)
 8013398:	f001 fe90 	bl	80150bc <_init>
 801339c:	1b64      	subs	r4, r4, r5
 801339e:	10a4      	asrs	r4, r4, #2
 80133a0:	2600      	movs	r6, #0
 80133a2:	42a6      	cmp	r6, r4
 80133a4:	d105      	bne.n	80133b2 <__libc_init_array+0x2e>
 80133a6:	bd70      	pop	{r4, r5, r6, pc}
 80133a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80133ac:	4798      	blx	r3
 80133ae:	3601      	adds	r6, #1
 80133b0:	e7ee      	b.n	8013390 <__libc_init_array+0xc>
 80133b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80133b6:	4798      	blx	r3
 80133b8:	3601      	adds	r6, #1
 80133ba:	e7f2      	b.n	80133a2 <__libc_init_array+0x1e>
 80133bc:	08015818 	.word	0x08015818
 80133c0:	08015818 	.word	0x08015818
 80133c4:	08015818 	.word	0x08015818
 80133c8:	0801581c 	.word	0x0801581c

080133cc <__retarget_lock_init_recursive>:
 80133cc:	4770      	bx	lr

080133ce <__retarget_lock_acquire_recursive>:
 80133ce:	4770      	bx	lr

080133d0 <__retarget_lock_release_recursive>:
 80133d0:	4770      	bx	lr

080133d2 <memcpy>:
 80133d2:	440a      	add	r2, r1
 80133d4:	4291      	cmp	r1, r2
 80133d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80133da:	d100      	bne.n	80133de <memcpy+0xc>
 80133dc:	4770      	bx	lr
 80133de:	b510      	push	{r4, lr}
 80133e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80133e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80133e8:	4291      	cmp	r1, r2
 80133ea:	d1f9      	bne.n	80133e0 <memcpy+0xe>
 80133ec:	bd10      	pop	{r4, pc}
	...

080133f0 <nan>:
 80133f0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80133f8 <nan+0x8>
 80133f4:	4770      	bx	lr
 80133f6:	bf00      	nop
 80133f8:	00000000 	.word	0x00000000
 80133fc:	7ff80000 	.word	0x7ff80000

08013400 <_free_r>:
 8013400:	b538      	push	{r3, r4, r5, lr}
 8013402:	4605      	mov	r5, r0
 8013404:	2900      	cmp	r1, #0
 8013406:	d041      	beq.n	801348c <_free_r+0x8c>
 8013408:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801340c:	1f0c      	subs	r4, r1, #4
 801340e:	2b00      	cmp	r3, #0
 8013410:	bfb8      	it	lt
 8013412:	18e4      	addlt	r4, r4, r3
 8013414:	f7fe fe5a 	bl	80120cc <__malloc_lock>
 8013418:	4a1d      	ldr	r2, [pc, #116]	@ (8013490 <_free_r+0x90>)
 801341a:	6813      	ldr	r3, [r2, #0]
 801341c:	b933      	cbnz	r3, 801342c <_free_r+0x2c>
 801341e:	6063      	str	r3, [r4, #4]
 8013420:	6014      	str	r4, [r2, #0]
 8013422:	4628      	mov	r0, r5
 8013424:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013428:	f7fe be56 	b.w	80120d8 <__malloc_unlock>
 801342c:	42a3      	cmp	r3, r4
 801342e:	d908      	bls.n	8013442 <_free_r+0x42>
 8013430:	6820      	ldr	r0, [r4, #0]
 8013432:	1821      	adds	r1, r4, r0
 8013434:	428b      	cmp	r3, r1
 8013436:	bf01      	itttt	eq
 8013438:	6819      	ldreq	r1, [r3, #0]
 801343a:	685b      	ldreq	r3, [r3, #4]
 801343c:	1809      	addeq	r1, r1, r0
 801343e:	6021      	streq	r1, [r4, #0]
 8013440:	e7ed      	b.n	801341e <_free_r+0x1e>
 8013442:	461a      	mov	r2, r3
 8013444:	685b      	ldr	r3, [r3, #4]
 8013446:	b10b      	cbz	r3, 801344c <_free_r+0x4c>
 8013448:	42a3      	cmp	r3, r4
 801344a:	d9fa      	bls.n	8013442 <_free_r+0x42>
 801344c:	6811      	ldr	r1, [r2, #0]
 801344e:	1850      	adds	r0, r2, r1
 8013450:	42a0      	cmp	r0, r4
 8013452:	d10b      	bne.n	801346c <_free_r+0x6c>
 8013454:	6820      	ldr	r0, [r4, #0]
 8013456:	4401      	add	r1, r0
 8013458:	1850      	adds	r0, r2, r1
 801345a:	4283      	cmp	r3, r0
 801345c:	6011      	str	r1, [r2, #0]
 801345e:	d1e0      	bne.n	8013422 <_free_r+0x22>
 8013460:	6818      	ldr	r0, [r3, #0]
 8013462:	685b      	ldr	r3, [r3, #4]
 8013464:	6053      	str	r3, [r2, #4]
 8013466:	4408      	add	r0, r1
 8013468:	6010      	str	r0, [r2, #0]
 801346a:	e7da      	b.n	8013422 <_free_r+0x22>
 801346c:	d902      	bls.n	8013474 <_free_r+0x74>
 801346e:	230c      	movs	r3, #12
 8013470:	602b      	str	r3, [r5, #0]
 8013472:	e7d6      	b.n	8013422 <_free_r+0x22>
 8013474:	6820      	ldr	r0, [r4, #0]
 8013476:	1821      	adds	r1, r4, r0
 8013478:	428b      	cmp	r3, r1
 801347a:	bf04      	itt	eq
 801347c:	6819      	ldreq	r1, [r3, #0]
 801347e:	685b      	ldreq	r3, [r3, #4]
 8013480:	6063      	str	r3, [r4, #4]
 8013482:	bf04      	itt	eq
 8013484:	1809      	addeq	r1, r1, r0
 8013486:	6021      	streq	r1, [r4, #0]
 8013488:	6054      	str	r4, [r2, #4]
 801348a:	e7ca      	b.n	8013422 <_free_r+0x22>
 801348c:	bd38      	pop	{r3, r4, r5, pc}
 801348e:	bf00      	nop
 8013490:	20005760 	.word	0x20005760

08013494 <rshift>:
 8013494:	6903      	ldr	r3, [r0, #16]
 8013496:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801349a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801349e:	ea4f 1261 	mov.w	r2, r1, asr #5
 80134a2:	f100 0414 	add.w	r4, r0, #20
 80134a6:	dd45      	ble.n	8013534 <rshift+0xa0>
 80134a8:	f011 011f 	ands.w	r1, r1, #31
 80134ac:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80134b0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80134b4:	d10c      	bne.n	80134d0 <rshift+0x3c>
 80134b6:	f100 0710 	add.w	r7, r0, #16
 80134ba:	4629      	mov	r1, r5
 80134bc:	42b1      	cmp	r1, r6
 80134be:	d334      	bcc.n	801352a <rshift+0x96>
 80134c0:	1a9b      	subs	r3, r3, r2
 80134c2:	009b      	lsls	r3, r3, #2
 80134c4:	1eea      	subs	r2, r5, #3
 80134c6:	4296      	cmp	r6, r2
 80134c8:	bf38      	it	cc
 80134ca:	2300      	movcc	r3, #0
 80134cc:	4423      	add	r3, r4
 80134ce:	e015      	b.n	80134fc <rshift+0x68>
 80134d0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80134d4:	f1c1 0820 	rsb	r8, r1, #32
 80134d8:	40cf      	lsrs	r7, r1
 80134da:	f105 0e04 	add.w	lr, r5, #4
 80134de:	46a1      	mov	r9, r4
 80134e0:	4576      	cmp	r6, lr
 80134e2:	46f4      	mov	ip, lr
 80134e4:	d815      	bhi.n	8013512 <rshift+0x7e>
 80134e6:	1a9a      	subs	r2, r3, r2
 80134e8:	0092      	lsls	r2, r2, #2
 80134ea:	3a04      	subs	r2, #4
 80134ec:	3501      	adds	r5, #1
 80134ee:	42ae      	cmp	r6, r5
 80134f0:	bf38      	it	cc
 80134f2:	2200      	movcc	r2, #0
 80134f4:	18a3      	adds	r3, r4, r2
 80134f6:	50a7      	str	r7, [r4, r2]
 80134f8:	b107      	cbz	r7, 80134fc <rshift+0x68>
 80134fa:	3304      	adds	r3, #4
 80134fc:	1b1a      	subs	r2, r3, r4
 80134fe:	42a3      	cmp	r3, r4
 8013500:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8013504:	bf08      	it	eq
 8013506:	2300      	moveq	r3, #0
 8013508:	6102      	str	r2, [r0, #16]
 801350a:	bf08      	it	eq
 801350c:	6143      	streq	r3, [r0, #20]
 801350e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013512:	f8dc c000 	ldr.w	ip, [ip]
 8013516:	fa0c fc08 	lsl.w	ip, ip, r8
 801351a:	ea4c 0707 	orr.w	r7, ip, r7
 801351e:	f849 7b04 	str.w	r7, [r9], #4
 8013522:	f85e 7b04 	ldr.w	r7, [lr], #4
 8013526:	40cf      	lsrs	r7, r1
 8013528:	e7da      	b.n	80134e0 <rshift+0x4c>
 801352a:	f851 cb04 	ldr.w	ip, [r1], #4
 801352e:	f847 cf04 	str.w	ip, [r7, #4]!
 8013532:	e7c3      	b.n	80134bc <rshift+0x28>
 8013534:	4623      	mov	r3, r4
 8013536:	e7e1      	b.n	80134fc <rshift+0x68>

08013538 <__hexdig_fun>:
 8013538:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801353c:	2b09      	cmp	r3, #9
 801353e:	d802      	bhi.n	8013546 <__hexdig_fun+0xe>
 8013540:	3820      	subs	r0, #32
 8013542:	b2c0      	uxtb	r0, r0
 8013544:	4770      	bx	lr
 8013546:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801354a:	2b05      	cmp	r3, #5
 801354c:	d801      	bhi.n	8013552 <__hexdig_fun+0x1a>
 801354e:	3847      	subs	r0, #71	@ 0x47
 8013550:	e7f7      	b.n	8013542 <__hexdig_fun+0xa>
 8013552:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8013556:	2b05      	cmp	r3, #5
 8013558:	d801      	bhi.n	801355e <__hexdig_fun+0x26>
 801355a:	3827      	subs	r0, #39	@ 0x27
 801355c:	e7f1      	b.n	8013542 <__hexdig_fun+0xa>
 801355e:	2000      	movs	r0, #0
 8013560:	4770      	bx	lr
	...

08013564 <__gethex>:
 8013564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013568:	b085      	sub	sp, #20
 801356a:	468a      	mov	sl, r1
 801356c:	9302      	str	r3, [sp, #8]
 801356e:	680b      	ldr	r3, [r1, #0]
 8013570:	9001      	str	r0, [sp, #4]
 8013572:	4690      	mov	r8, r2
 8013574:	1c9c      	adds	r4, r3, #2
 8013576:	46a1      	mov	r9, r4
 8013578:	f814 0b01 	ldrb.w	r0, [r4], #1
 801357c:	2830      	cmp	r0, #48	@ 0x30
 801357e:	d0fa      	beq.n	8013576 <__gethex+0x12>
 8013580:	eba9 0303 	sub.w	r3, r9, r3
 8013584:	f1a3 0b02 	sub.w	fp, r3, #2
 8013588:	f7ff ffd6 	bl	8013538 <__hexdig_fun>
 801358c:	4605      	mov	r5, r0
 801358e:	2800      	cmp	r0, #0
 8013590:	d168      	bne.n	8013664 <__gethex+0x100>
 8013592:	49a0      	ldr	r1, [pc, #640]	@ (8013814 <__gethex+0x2b0>)
 8013594:	2201      	movs	r2, #1
 8013596:	4648      	mov	r0, r9
 8013598:	f7ff fe30 	bl	80131fc <strncmp>
 801359c:	4607      	mov	r7, r0
 801359e:	2800      	cmp	r0, #0
 80135a0:	d167      	bne.n	8013672 <__gethex+0x10e>
 80135a2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80135a6:	4626      	mov	r6, r4
 80135a8:	f7ff ffc6 	bl	8013538 <__hexdig_fun>
 80135ac:	2800      	cmp	r0, #0
 80135ae:	d062      	beq.n	8013676 <__gethex+0x112>
 80135b0:	4623      	mov	r3, r4
 80135b2:	7818      	ldrb	r0, [r3, #0]
 80135b4:	2830      	cmp	r0, #48	@ 0x30
 80135b6:	4699      	mov	r9, r3
 80135b8:	f103 0301 	add.w	r3, r3, #1
 80135bc:	d0f9      	beq.n	80135b2 <__gethex+0x4e>
 80135be:	f7ff ffbb 	bl	8013538 <__hexdig_fun>
 80135c2:	fab0 f580 	clz	r5, r0
 80135c6:	096d      	lsrs	r5, r5, #5
 80135c8:	f04f 0b01 	mov.w	fp, #1
 80135cc:	464a      	mov	r2, r9
 80135ce:	4616      	mov	r6, r2
 80135d0:	3201      	adds	r2, #1
 80135d2:	7830      	ldrb	r0, [r6, #0]
 80135d4:	f7ff ffb0 	bl	8013538 <__hexdig_fun>
 80135d8:	2800      	cmp	r0, #0
 80135da:	d1f8      	bne.n	80135ce <__gethex+0x6a>
 80135dc:	498d      	ldr	r1, [pc, #564]	@ (8013814 <__gethex+0x2b0>)
 80135de:	2201      	movs	r2, #1
 80135e0:	4630      	mov	r0, r6
 80135e2:	f7ff fe0b 	bl	80131fc <strncmp>
 80135e6:	2800      	cmp	r0, #0
 80135e8:	d13f      	bne.n	801366a <__gethex+0x106>
 80135ea:	b944      	cbnz	r4, 80135fe <__gethex+0x9a>
 80135ec:	1c74      	adds	r4, r6, #1
 80135ee:	4622      	mov	r2, r4
 80135f0:	4616      	mov	r6, r2
 80135f2:	3201      	adds	r2, #1
 80135f4:	7830      	ldrb	r0, [r6, #0]
 80135f6:	f7ff ff9f 	bl	8013538 <__hexdig_fun>
 80135fa:	2800      	cmp	r0, #0
 80135fc:	d1f8      	bne.n	80135f0 <__gethex+0x8c>
 80135fe:	1ba4      	subs	r4, r4, r6
 8013600:	00a7      	lsls	r7, r4, #2
 8013602:	7833      	ldrb	r3, [r6, #0]
 8013604:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8013608:	2b50      	cmp	r3, #80	@ 0x50
 801360a:	d13e      	bne.n	801368a <__gethex+0x126>
 801360c:	7873      	ldrb	r3, [r6, #1]
 801360e:	2b2b      	cmp	r3, #43	@ 0x2b
 8013610:	d033      	beq.n	801367a <__gethex+0x116>
 8013612:	2b2d      	cmp	r3, #45	@ 0x2d
 8013614:	d034      	beq.n	8013680 <__gethex+0x11c>
 8013616:	1c71      	adds	r1, r6, #1
 8013618:	2400      	movs	r4, #0
 801361a:	7808      	ldrb	r0, [r1, #0]
 801361c:	f7ff ff8c 	bl	8013538 <__hexdig_fun>
 8013620:	1e43      	subs	r3, r0, #1
 8013622:	b2db      	uxtb	r3, r3
 8013624:	2b18      	cmp	r3, #24
 8013626:	d830      	bhi.n	801368a <__gethex+0x126>
 8013628:	f1a0 0210 	sub.w	r2, r0, #16
 801362c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8013630:	f7ff ff82 	bl	8013538 <__hexdig_fun>
 8013634:	f100 3cff 	add.w	ip, r0, #4294967295
 8013638:	fa5f fc8c 	uxtb.w	ip, ip
 801363c:	f1bc 0f18 	cmp.w	ip, #24
 8013640:	f04f 030a 	mov.w	r3, #10
 8013644:	d91e      	bls.n	8013684 <__gethex+0x120>
 8013646:	b104      	cbz	r4, 801364a <__gethex+0xe6>
 8013648:	4252      	negs	r2, r2
 801364a:	4417      	add	r7, r2
 801364c:	f8ca 1000 	str.w	r1, [sl]
 8013650:	b1ed      	cbz	r5, 801368e <__gethex+0x12a>
 8013652:	f1bb 0f00 	cmp.w	fp, #0
 8013656:	bf0c      	ite	eq
 8013658:	2506      	moveq	r5, #6
 801365a:	2500      	movne	r5, #0
 801365c:	4628      	mov	r0, r5
 801365e:	b005      	add	sp, #20
 8013660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013664:	2500      	movs	r5, #0
 8013666:	462c      	mov	r4, r5
 8013668:	e7b0      	b.n	80135cc <__gethex+0x68>
 801366a:	2c00      	cmp	r4, #0
 801366c:	d1c7      	bne.n	80135fe <__gethex+0x9a>
 801366e:	4627      	mov	r7, r4
 8013670:	e7c7      	b.n	8013602 <__gethex+0x9e>
 8013672:	464e      	mov	r6, r9
 8013674:	462f      	mov	r7, r5
 8013676:	2501      	movs	r5, #1
 8013678:	e7c3      	b.n	8013602 <__gethex+0x9e>
 801367a:	2400      	movs	r4, #0
 801367c:	1cb1      	adds	r1, r6, #2
 801367e:	e7cc      	b.n	801361a <__gethex+0xb6>
 8013680:	2401      	movs	r4, #1
 8013682:	e7fb      	b.n	801367c <__gethex+0x118>
 8013684:	fb03 0002 	mla	r0, r3, r2, r0
 8013688:	e7ce      	b.n	8013628 <__gethex+0xc4>
 801368a:	4631      	mov	r1, r6
 801368c:	e7de      	b.n	801364c <__gethex+0xe8>
 801368e:	eba6 0309 	sub.w	r3, r6, r9
 8013692:	3b01      	subs	r3, #1
 8013694:	4629      	mov	r1, r5
 8013696:	2b07      	cmp	r3, #7
 8013698:	dc0a      	bgt.n	80136b0 <__gethex+0x14c>
 801369a:	9801      	ldr	r0, [sp, #4]
 801369c:	f000 fa46 	bl	8013b2c <_Balloc>
 80136a0:	4604      	mov	r4, r0
 80136a2:	b940      	cbnz	r0, 80136b6 <__gethex+0x152>
 80136a4:	4b5c      	ldr	r3, [pc, #368]	@ (8013818 <__gethex+0x2b4>)
 80136a6:	4602      	mov	r2, r0
 80136a8:	21e4      	movs	r1, #228	@ 0xe4
 80136aa:	485c      	ldr	r0, [pc, #368]	@ (801381c <__gethex+0x2b8>)
 80136ac:	f001 fc76 	bl	8014f9c <__assert_func>
 80136b0:	3101      	adds	r1, #1
 80136b2:	105b      	asrs	r3, r3, #1
 80136b4:	e7ef      	b.n	8013696 <__gethex+0x132>
 80136b6:	f100 0a14 	add.w	sl, r0, #20
 80136ba:	2300      	movs	r3, #0
 80136bc:	4655      	mov	r5, sl
 80136be:	469b      	mov	fp, r3
 80136c0:	45b1      	cmp	r9, r6
 80136c2:	d337      	bcc.n	8013734 <__gethex+0x1d0>
 80136c4:	f845 bb04 	str.w	fp, [r5], #4
 80136c8:	eba5 050a 	sub.w	r5, r5, sl
 80136cc:	10ad      	asrs	r5, r5, #2
 80136ce:	6125      	str	r5, [r4, #16]
 80136d0:	4658      	mov	r0, fp
 80136d2:	f000 fb1d 	bl	8013d10 <__hi0bits>
 80136d6:	016d      	lsls	r5, r5, #5
 80136d8:	f8d8 6000 	ldr.w	r6, [r8]
 80136dc:	1a2d      	subs	r5, r5, r0
 80136de:	42b5      	cmp	r5, r6
 80136e0:	dd54      	ble.n	801378c <__gethex+0x228>
 80136e2:	1bad      	subs	r5, r5, r6
 80136e4:	4629      	mov	r1, r5
 80136e6:	4620      	mov	r0, r4
 80136e8:	f000 feb1 	bl	801444e <__any_on>
 80136ec:	4681      	mov	r9, r0
 80136ee:	b178      	cbz	r0, 8013710 <__gethex+0x1ac>
 80136f0:	1e6b      	subs	r3, r5, #1
 80136f2:	1159      	asrs	r1, r3, #5
 80136f4:	f003 021f 	and.w	r2, r3, #31
 80136f8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80136fc:	f04f 0901 	mov.w	r9, #1
 8013700:	fa09 f202 	lsl.w	r2, r9, r2
 8013704:	420a      	tst	r2, r1
 8013706:	d003      	beq.n	8013710 <__gethex+0x1ac>
 8013708:	454b      	cmp	r3, r9
 801370a:	dc36      	bgt.n	801377a <__gethex+0x216>
 801370c:	f04f 0902 	mov.w	r9, #2
 8013710:	4629      	mov	r1, r5
 8013712:	4620      	mov	r0, r4
 8013714:	f7ff febe 	bl	8013494 <rshift>
 8013718:	442f      	add	r7, r5
 801371a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801371e:	42bb      	cmp	r3, r7
 8013720:	da42      	bge.n	80137a8 <__gethex+0x244>
 8013722:	9801      	ldr	r0, [sp, #4]
 8013724:	4621      	mov	r1, r4
 8013726:	f000 fa41 	bl	8013bac <_Bfree>
 801372a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801372c:	2300      	movs	r3, #0
 801372e:	6013      	str	r3, [r2, #0]
 8013730:	25a3      	movs	r5, #163	@ 0xa3
 8013732:	e793      	b.n	801365c <__gethex+0xf8>
 8013734:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8013738:	2a2e      	cmp	r2, #46	@ 0x2e
 801373a:	d012      	beq.n	8013762 <__gethex+0x1fe>
 801373c:	2b20      	cmp	r3, #32
 801373e:	d104      	bne.n	801374a <__gethex+0x1e6>
 8013740:	f845 bb04 	str.w	fp, [r5], #4
 8013744:	f04f 0b00 	mov.w	fp, #0
 8013748:	465b      	mov	r3, fp
 801374a:	7830      	ldrb	r0, [r6, #0]
 801374c:	9303      	str	r3, [sp, #12]
 801374e:	f7ff fef3 	bl	8013538 <__hexdig_fun>
 8013752:	9b03      	ldr	r3, [sp, #12]
 8013754:	f000 000f 	and.w	r0, r0, #15
 8013758:	4098      	lsls	r0, r3
 801375a:	ea4b 0b00 	orr.w	fp, fp, r0
 801375e:	3304      	adds	r3, #4
 8013760:	e7ae      	b.n	80136c0 <__gethex+0x15c>
 8013762:	45b1      	cmp	r9, r6
 8013764:	d8ea      	bhi.n	801373c <__gethex+0x1d8>
 8013766:	492b      	ldr	r1, [pc, #172]	@ (8013814 <__gethex+0x2b0>)
 8013768:	9303      	str	r3, [sp, #12]
 801376a:	2201      	movs	r2, #1
 801376c:	4630      	mov	r0, r6
 801376e:	f7ff fd45 	bl	80131fc <strncmp>
 8013772:	9b03      	ldr	r3, [sp, #12]
 8013774:	2800      	cmp	r0, #0
 8013776:	d1e1      	bne.n	801373c <__gethex+0x1d8>
 8013778:	e7a2      	b.n	80136c0 <__gethex+0x15c>
 801377a:	1ea9      	subs	r1, r5, #2
 801377c:	4620      	mov	r0, r4
 801377e:	f000 fe66 	bl	801444e <__any_on>
 8013782:	2800      	cmp	r0, #0
 8013784:	d0c2      	beq.n	801370c <__gethex+0x1a8>
 8013786:	f04f 0903 	mov.w	r9, #3
 801378a:	e7c1      	b.n	8013710 <__gethex+0x1ac>
 801378c:	da09      	bge.n	80137a2 <__gethex+0x23e>
 801378e:	1b75      	subs	r5, r6, r5
 8013790:	4621      	mov	r1, r4
 8013792:	9801      	ldr	r0, [sp, #4]
 8013794:	462a      	mov	r2, r5
 8013796:	f000 fc21 	bl	8013fdc <__lshift>
 801379a:	1b7f      	subs	r7, r7, r5
 801379c:	4604      	mov	r4, r0
 801379e:	f100 0a14 	add.w	sl, r0, #20
 80137a2:	f04f 0900 	mov.w	r9, #0
 80137a6:	e7b8      	b.n	801371a <__gethex+0x1b6>
 80137a8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80137ac:	42bd      	cmp	r5, r7
 80137ae:	dd6f      	ble.n	8013890 <__gethex+0x32c>
 80137b0:	1bed      	subs	r5, r5, r7
 80137b2:	42ae      	cmp	r6, r5
 80137b4:	dc34      	bgt.n	8013820 <__gethex+0x2bc>
 80137b6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80137ba:	2b02      	cmp	r3, #2
 80137bc:	d022      	beq.n	8013804 <__gethex+0x2a0>
 80137be:	2b03      	cmp	r3, #3
 80137c0:	d024      	beq.n	801380c <__gethex+0x2a8>
 80137c2:	2b01      	cmp	r3, #1
 80137c4:	d115      	bne.n	80137f2 <__gethex+0x28e>
 80137c6:	42ae      	cmp	r6, r5
 80137c8:	d113      	bne.n	80137f2 <__gethex+0x28e>
 80137ca:	2e01      	cmp	r6, #1
 80137cc:	d10b      	bne.n	80137e6 <__gethex+0x282>
 80137ce:	9a02      	ldr	r2, [sp, #8]
 80137d0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80137d4:	6013      	str	r3, [r2, #0]
 80137d6:	2301      	movs	r3, #1
 80137d8:	6123      	str	r3, [r4, #16]
 80137da:	f8ca 3000 	str.w	r3, [sl]
 80137de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80137e0:	2562      	movs	r5, #98	@ 0x62
 80137e2:	601c      	str	r4, [r3, #0]
 80137e4:	e73a      	b.n	801365c <__gethex+0xf8>
 80137e6:	1e71      	subs	r1, r6, #1
 80137e8:	4620      	mov	r0, r4
 80137ea:	f000 fe30 	bl	801444e <__any_on>
 80137ee:	2800      	cmp	r0, #0
 80137f0:	d1ed      	bne.n	80137ce <__gethex+0x26a>
 80137f2:	9801      	ldr	r0, [sp, #4]
 80137f4:	4621      	mov	r1, r4
 80137f6:	f000 f9d9 	bl	8013bac <_Bfree>
 80137fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80137fc:	2300      	movs	r3, #0
 80137fe:	6013      	str	r3, [r2, #0]
 8013800:	2550      	movs	r5, #80	@ 0x50
 8013802:	e72b      	b.n	801365c <__gethex+0xf8>
 8013804:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013806:	2b00      	cmp	r3, #0
 8013808:	d1f3      	bne.n	80137f2 <__gethex+0x28e>
 801380a:	e7e0      	b.n	80137ce <__gethex+0x26a>
 801380c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801380e:	2b00      	cmp	r3, #0
 8013810:	d1dd      	bne.n	80137ce <__gethex+0x26a>
 8013812:	e7ee      	b.n	80137f2 <__gethex+0x28e>
 8013814:	08015458 	.word	0x08015458
 8013818:	080155c1 	.word	0x080155c1
 801381c:	080155d2 	.word	0x080155d2
 8013820:	1e6f      	subs	r7, r5, #1
 8013822:	f1b9 0f00 	cmp.w	r9, #0
 8013826:	d130      	bne.n	801388a <__gethex+0x326>
 8013828:	b127      	cbz	r7, 8013834 <__gethex+0x2d0>
 801382a:	4639      	mov	r1, r7
 801382c:	4620      	mov	r0, r4
 801382e:	f000 fe0e 	bl	801444e <__any_on>
 8013832:	4681      	mov	r9, r0
 8013834:	117a      	asrs	r2, r7, #5
 8013836:	2301      	movs	r3, #1
 8013838:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801383c:	f007 071f 	and.w	r7, r7, #31
 8013840:	40bb      	lsls	r3, r7
 8013842:	4213      	tst	r3, r2
 8013844:	4629      	mov	r1, r5
 8013846:	4620      	mov	r0, r4
 8013848:	bf18      	it	ne
 801384a:	f049 0902 	orrne.w	r9, r9, #2
 801384e:	f7ff fe21 	bl	8013494 <rshift>
 8013852:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8013856:	1b76      	subs	r6, r6, r5
 8013858:	2502      	movs	r5, #2
 801385a:	f1b9 0f00 	cmp.w	r9, #0
 801385e:	d047      	beq.n	80138f0 <__gethex+0x38c>
 8013860:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013864:	2b02      	cmp	r3, #2
 8013866:	d015      	beq.n	8013894 <__gethex+0x330>
 8013868:	2b03      	cmp	r3, #3
 801386a:	d017      	beq.n	801389c <__gethex+0x338>
 801386c:	2b01      	cmp	r3, #1
 801386e:	d109      	bne.n	8013884 <__gethex+0x320>
 8013870:	f019 0f02 	tst.w	r9, #2
 8013874:	d006      	beq.n	8013884 <__gethex+0x320>
 8013876:	f8da 3000 	ldr.w	r3, [sl]
 801387a:	ea49 0903 	orr.w	r9, r9, r3
 801387e:	f019 0f01 	tst.w	r9, #1
 8013882:	d10e      	bne.n	80138a2 <__gethex+0x33e>
 8013884:	f045 0510 	orr.w	r5, r5, #16
 8013888:	e032      	b.n	80138f0 <__gethex+0x38c>
 801388a:	f04f 0901 	mov.w	r9, #1
 801388e:	e7d1      	b.n	8013834 <__gethex+0x2d0>
 8013890:	2501      	movs	r5, #1
 8013892:	e7e2      	b.n	801385a <__gethex+0x2f6>
 8013894:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013896:	f1c3 0301 	rsb	r3, r3, #1
 801389a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801389c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801389e:	2b00      	cmp	r3, #0
 80138a0:	d0f0      	beq.n	8013884 <__gethex+0x320>
 80138a2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80138a6:	f104 0314 	add.w	r3, r4, #20
 80138aa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80138ae:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80138b2:	f04f 0c00 	mov.w	ip, #0
 80138b6:	4618      	mov	r0, r3
 80138b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80138bc:	f1b2 3fff 	cmp.w	r2, #4294967295
 80138c0:	d01b      	beq.n	80138fa <__gethex+0x396>
 80138c2:	3201      	adds	r2, #1
 80138c4:	6002      	str	r2, [r0, #0]
 80138c6:	2d02      	cmp	r5, #2
 80138c8:	f104 0314 	add.w	r3, r4, #20
 80138cc:	d13c      	bne.n	8013948 <__gethex+0x3e4>
 80138ce:	f8d8 2000 	ldr.w	r2, [r8]
 80138d2:	3a01      	subs	r2, #1
 80138d4:	42b2      	cmp	r2, r6
 80138d6:	d109      	bne.n	80138ec <__gethex+0x388>
 80138d8:	1171      	asrs	r1, r6, #5
 80138da:	2201      	movs	r2, #1
 80138dc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80138e0:	f006 061f 	and.w	r6, r6, #31
 80138e4:	fa02 f606 	lsl.w	r6, r2, r6
 80138e8:	421e      	tst	r6, r3
 80138ea:	d13a      	bne.n	8013962 <__gethex+0x3fe>
 80138ec:	f045 0520 	orr.w	r5, r5, #32
 80138f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80138f2:	601c      	str	r4, [r3, #0]
 80138f4:	9b02      	ldr	r3, [sp, #8]
 80138f6:	601f      	str	r7, [r3, #0]
 80138f8:	e6b0      	b.n	801365c <__gethex+0xf8>
 80138fa:	4299      	cmp	r1, r3
 80138fc:	f843 cc04 	str.w	ip, [r3, #-4]
 8013900:	d8d9      	bhi.n	80138b6 <__gethex+0x352>
 8013902:	68a3      	ldr	r3, [r4, #8]
 8013904:	459b      	cmp	fp, r3
 8013906:	db17      	blt.n	8013938 <__gethex+0x3d4>
 8013908:	6861      	ldr	r1, [r4, #4]
 801390a:	9801      	ldr	r0, [sp, #4]
 801390c:	3101      	adds	r1, #1
 801390e:	f000 f90d 	bl	8013b2c <_Balloc>
 8013912:	4681      	mov	r9, r0
 8013914:	b918      	cbnz	r0, 801391e <__gethex+0x3ba>
 8013916:	4b1a      	ldr	r3, [pc, #104]	@ (8013980 <__gethex+0x41c>)
 8013918:	4602      	mov	r2, r0
 801391a:	2184      	movs	r1, #132	@ 0x84
 801391c:	e6c5      	b.n	80136aa <__gethex+0x146>
 801391e:	6922      	ldr	r2, [r4, #16]
 8013920:	3202      	adds	r2, #2
 8013922:	f104 010c 	add.w	r1, r4, #12
 8013926:	0092      	lsls	r2, r2, #2
 8013928:	300c      	adds	r0, #12
 801392a:	f7ff fd52 	bl	80133d2 <memcpy>
 801392e:	4621      	mov	r1, r4
 8013930:	9801      	ldr	r0, [sp, #4]
 8013932:	f000 f93b 	bl	8013bac <_Bfree>
 8013936:	464c      	mov	r4, r9
 8013938:	6923      	ldr	r3, [r4, #16]
 801393a:	1c5a      	adds	r2, r3, #1
 801393c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013940:	6122      	str	r2, [r4, #16]
 8013942:	2201      	movs	r2, #1
 8013944:	615a      	str	r2, [r3, #20]
 8013946:	e7be      	b.n	80138c6 <__gethex+0x362>
 8013948:	6922      	ldr	r2, [r4, #16]
 801394a:	455a      	cmp	r2, fp
 801394c:	dd0b      	ble.n	8013966 <__gethex+0x402>
 801394e:	2101      	movs	r1, #1
 8013950:	4620      	mov	r0, r4
 8013952:	f7ff fd9f 	bl	8013494 <rshift>
 8013956:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801395a:	3701      	adds	r7, #1
 801395c:	42bb      	cmp	r3, r7
 801395e:	f6ff aee0 	blt.w	8013722 <__gethex+0x1be>
 8013962:	2501      	movs	r5, #1
 8013964:	e7c2      	b.n	80138ec <__gethex+0x388>
 8013966:	f016 061f 	ands.w	r6, r6, #31
 801396a:	d0fa      	beq.n	8013962 <__gethex+0x3fe>
 801396c:	4453      	add	r3, sl
 801396e:	f1c6 0620 	rsb	r6, r6, #32
 8013972:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8013976:	f000 f9cb 	bl	8013d10 <__hi0bits>
 801397a:	42b0      	cmp	r0, r6
 801397c:	dbe7      	blt.n	801394e <__gethex+0x3ea>
 801397e:	e7f0      	b.n	8013962 <__gethex+0x3fe>
 8013980:	080155c1 	.word	0x080155c1

08013984 <L_shift>:
 8013984:	f1c2 0208 	rsb	r2, r2, #8
 8013988:	0092      	lsls	r2, r2, #2
 801398a:	b570      	push	{r4, r5, r6, lr}
 801398c:	f1c2 0620 	rsb	r6, r2, #32
 8013990:	6843      	ldr	r3, [r0, #4]
 8013992:	6804      	ldr	r4, [r0, #0]
 8013994:	fa03 f506 	lsl.w	r5, r3, r6
 8013998:	432c      	orrs	r4, r5
 801399a:	40d3      	lsrs	r3, r2
 801399c:	6004      	str	r4, [r0, #0]
 801399e:	f840 3f04 	str.w	r3, [r0, #4]!
 80139a2:	4288      	cmp	r0, r1
 80139a4:	d3f4      	bcc.n	8013990 <L_shift+0xc>
 80139a6:	bd70      	pop	{r4, r5, r6, pc}

080139a8 <__match>:
 80139a8:	b530      	push	{r4, r5, lr}
 80139aa:	6803      	ldr	r3, [r0, #0]
 80139ac:	3301      	adds	r3, #1
 80139ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80139b2:	b914      	cbnz	r4, 80139ba <__match+0x12>
 80139b4:	6003      	str	r3, [r0, #0]
 80139b6:	2001      	movs	r0, #1
 80139b8:	bd30      	pop	{r4, r5, pc}
 80139ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80139be:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80139c2:	2d19      	cmp	r5, #25
 80139c4:	bf98      	it	ls
 80139c6:	3220      	addls	r2, #32
 80139c8:	42a2      	cmp	r2, r4
 80139ca:	d0f0      	beq.n	80139ae <__match+0x6>
 80139cc:	2000      	movs	r0, #0
 80139ce:	e7f3      	b.n	80139b8 <__match+0x10>

080139d0 <__hexnan>:
 80139d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80139d4:	680b      	ldr	r3, [r1, #0]
 80139d6:	6801      	ldr	r1, [r0, #0]
 80139d8:	115e      	asrs	r6, r3, #5
 80139da:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80139de:	f013 031f 	ands.w	r3, r3, #31
 80139e2:	b087      	sub	sp, #28
 80139e4:	bf18      	it	ne
 80139e6:	3604      	addne	r6, #4
 80139e8:	2500      	movs	r5, #0
 80139ea:	1f37      	subs	r7, r6, #4
 80139ec:	4682      	mov	sl, r0
 80139ee:	4690      	mov	r8, r2
 80139f0:	9301      	str	r3, [sp, #4]
 80139f2:	f846 5c04 	str.w	r5, [r6, #-4]
 80139f6:	46b9      	mov	r9, r7
 80139f8:	463c      	mov	r4, r7
 80139fa:	9502      	str	r5, [sp, #8]
 80139fc:	46ab      	mov	fp, r5
 80139fe:	784a      	ldrb	r2, [r1, #1]
 8013a00:	1c4b      	adds	r3, r1, #1
 8013a02:	9303      	str	r3, [sp, #12]
 8013a04:	b342      	cbz	r2, 8013a58 <__hexnan+0x88>
 8013a06:	4610      	mov	r0, r2
 8013a08:	9105      	str	r1, [sp, #20]
 8013a0a:	9204      	str	r2, [sp, #16]
 8013a0c:	f7ff fd94 	bl	8013538 <__hexdig_fun>
 8013a10:	2800      	cmp	r0, #0
 8013a12:	d151      	bne.n	8013ab8 <__hexnan+0xe8>
 8013a14:	9a04      	ldr	r2, [sp, #16]
 8013a16:	9905      	ldr	r1, [sp, #20]
 8013a18:	2a20      	cmp	r2, #32
 8013a1a:	d818      	bhi.n	8013a4e <__hexnan+0x7e>
 8013a1c:	9b02      	ldr	r3, [sp, #8]
 8013a1e:	459b      	cmp	fp, r3
 8013a20:	dd13      	ble.n	8013a4a <__hexnan+0x7a>
 8013a22:	454c      	cmp	r4, r9
 8013a24:	d206      	bcs.n	8013a34 <__hexnan+0x64>
 8013a26:	2d07      	cmp	r5, #7
 8013a28:	dc04      	bgt.n	8013a34 <__hexnan+0x64>
 8013a2a:	462a      	mov	r2, r5
 8013a2c:	4649      	mov	r1, r9
 8013a2e:	4620      	mov	r0, r4
 8013a30:	f7ff ffa8 	bl	8013984 <L_shift>
 8013a34:	4544      	cmp	r4, r8
 8013a36:	d952      	bls.n	8013ade <__hexnan+0x10e>
 8013a38:	2300      	movs	r3, #0
 8013a3a:	f1a4 0904 	sub.w	r9, r4, #4
 8013a3e:	f844 3c04 	str.w	r3, [r4, #-4]
 8013a42:	f8cd b008 	str.w	fp, [sp, #8]
 8013a46:	464c      	mov	r4, r9
 8013a48:	461d      	mov	r5, r3
 8013a4a:	9903      	ldr	r1, [sp, #12]
 8013a4c:	e7d7      	b.n	80139fe <__hexnan+0x2e>
 8013a4e:	2a29      	cmp	r2, #41	@ 0x29
 8013a50:	d157      	bne.n	8013b02 <__hexnan+0x132>
 8013a52:	3102      	adds	r1, #2
 8013a54:	f8ca 1000 	str.w	r1, [sl]
 8013a58:	f1bb 0f00 	cmp.w	fp, #0
 8013a5c:	d051      	beq.n	8013b02 <__hexnan+0x132>
 8013a5e:	454c      	cmp	r4, r9
 8013a60:	d206      	bcs.n	8013a70 <__hexnan+0xa0>
 8013a62:	2d07      	cmp	r5, #7
 8013a64:	dc04      	bgt.n	8013a70 <__hexnan+0xa0>
 8013a66:	462a      	mov	r2, r5
 8013a68:	4649      	mov	r1, r9
 8013a6a:	4620      	mov	r0, r4
 8013a6c:	f7ff ff8a 	bl	8013984 <L_shift>
 8013a70:	4544      	cmp	r4, r8
 8013a72:	d936      	bls.n	8013ae2 <__hexnan+0x112>
 8013a74:	f1a8 0204 	sub.w	r2, r8, #4
 8013a78:	4623      	mov	r3, r4
 8013a7a:	f853 1b04 	ldr.w	r1, [r3], #4
 8013a7e:	f842 1f04 	str.w	r1, [r2, #4]!
 8013a82:	429f      	cmp	r7, r3
 8013a84:	d2f9      	bcs.n	8013a7a <__hexnan+0xaa>
 8013a86:	1b3b      	subs	r3, r7, r4
 8013a88:	f023 0303 	bic.w	r3, r3, #3
 8013a8c:	3304      	adds	r3, #4
 8013a8e:	3401      	adds	r4, #1
 8013a90:	3e03      	subs	r6, #3
 8013a92:	42b4      	cmp	r4, r6
 8013a94:	bf88      	it	hi
 8013a96:	2304      	movhi	r3, #4
 8013a98:	4443      	add	r3, r8
 8013a9a:	2200      	movs	r2, #0
 8013a9c:	f843 2b04 	str.w	r2, [r3], #4
 8013aa0:	429f      	cmp	r7, r3
 8013aa2:	d2fb      	bcs.n	8013a9c <__hexnan+0xcc>
 8013aa4:	683b      	ldr	r3, [r7, #0]
 8013aa6:	b91b      	cbnz	r3, 8013ab0 <__hexnan+0xe0>
 8013aa8:	4547      	cmp	r7, r8
 8013aaa:	d128      	bne.n	8013afe <__hexnan+0x12e>
 8013aac:	2301      	movs	r3, #1
 8013aae:	603b      	str	r3, [r7, #0]
 8013ab0:	2005      	movs	r0, #5
 8013ab2:	b007      	add	sp, #28
 8013ab4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013ab8:	3501      	adds	r5, #1
 8013aba:	2d08      	cmp	r5, #8
 8013abc:	f10b 0b01 	add.w	fp, fp, #1
 8013ac0:	dd06      	ble.n	8013ad0 <__hexnan+0x100>
 8013ac2:	4544      	cmp	r4, r8
 8013ac4:	d9c1      	bls.n	8013a4a <__hexnan+0x7a>
 8013ac6:	2300      	movs	r3, #0
 8013ac8:	f844 3c04 	str.w	r3, [r4, #-4]
 8013acc:	2501      	movs	r5, #1
 8013ace:	3c04      	subs	r4, #4
 8013ad0:	6822      	ldr	r2, [r4, #0]
 8013ad2:	f000 000f 	and.w	r0, r0, #15
 8013ad6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8013ada:	6020      	str	r0, [r4, #0]
 8013adc:	e7b5      	b.n	8013a4a <__hexnan+0x7a>
 8013ade:	2508      	movs	r5, #8
 8013ae0:	e7b3      	b.n	8013a4a <__hexnan+0x7a>
 8013ae2:	9b01      	ldr	r3, [sp, #4]
 8013ae4:	2b00      	cmp	r3, #0
 8013ae6:	d0dd      	beq.n	8013aa4 <__hexnan+0xd4>
 8013ae8:	f1c3 0320 	rsb	r3, r3, #32
 8013aec:	f04f 32ff 	mov.w	r2, #4294967295
 8013af0:	40da      	lsrs	r2, r3
 8013af2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8013af6:	4013      	ands	r3, r2
 8013af8:	f846 3c04 	str.w	r3, [r6, #-4]
 8013afc:	e7d2      	b.n	8013aa4 <__hexnan+0xd4>
 8013afe:	3f04      	subs	r7, #4
 8013b00:	e7d0      	b.n	8013aa4 <__hexnan+0xd4>
 8013b02:	2004      	movs	r0, #4
 8013b04:	e7d5      	b.n	8013ab2 <__hexnan+0xe2>

08013b06 <__ascii_mbtowc>:
 8013b06:	b082      	sub	sp, #8
 8013b08:	b901      	cbnz	r1, 8013b0c <__ascii_mbtowc+0x6>
 8013b0a:	a901      	add	r1, sp, #4
 8013b0c:	b142      	cbz	r2, 8013b20 <__ascii_mbtowc+0x1a>
 8013b0e:	b14b      	cbz	r3, 8013b24 <__ascii_mbtowc+0x1e>
 8013b10:	7813      	ldrb	r3, [r2, #0]
 8013b12:	600b      	str	r3, [r1, #0]
 8013b14:	7812      	ldrb	r2, [r2, #0]
 8013b16:	1e10      	subs	r0, r2, #0
 8013b18:	bf18      	it	ne
 8013b1a:	2001      	movne	r0, #1
 8013b1c:	b002      	add	sp, #8
 8013b1e:	4770      	bx	lr
 8013b20:	4610      	mov	r0, r2
 8013b22:	e7fb      	b.n	8013b1c <__ascii_mbtowc+0x16>
 8013b24:	f06f 0001 	mvn.w	r0, #1
 8013b28:	e7f8      	b.n	8013b1c <__ascii_mbtowc+0x16>
	...

08013b2c <_Balloc>:
 8013b2c:	b570      	push	{r4, r5, r6, lr}
 8013b2e:	69c6      	ldr	r6, [r0, #28]
 8013b30:	4604      	mov	r4, r0
 8013b32:	460d      	mov	r5, r1
 8013b34:	b976      	cbnz	r6, 8013b54 <_Balloc+0x28>
 8013b36:	2010      	movs	r0, #16
 8013b38:	f7fe fa16 	bl	8011f68 <malloc>
 8013b3c:	4602      	mov	r2, r0
 8013b3e:	61e0      	str	r0, [r4, #28]
 8013b40:	b920      	cbnz	r0, 8013b4c <_Balloc+0x20>
 8013b42:	4b18      	ldr	r3, [pc, #96]	@ (8013ba4 <_Balloc+0x78>)
 8013b44:	4818      	ldr	r0, [pc, #96]	@ (8013ba8 <_Balloc+0x7c>)
 8013b46:	216b      	movs	r1, #107	@ 0x6b
 8013b48:	f001 fa28 	bl	8014f9c <__assert_func>
 8013b4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013b50:	6006      	str	r6, [r0, #0]
 8013b52:	60c6      	str	r6, [r0, #12]
 8013b54:	69e6      	ldr	r6, [r4, #28]
 8013b56:	68f3      	ldr	r3, [r6, #12]
 8013b58:	b183      	cbz	r3, 8013b7c <_Balloc+0x50>
 8013b5a:	69e3      	ldr	r3, [r4, #28]
 8013b5c:	68db      	ldr	r3, [r3, #12]
 8013b5e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013b62:	b9b8      	cbnz	r0, 8013b94 <_Balloc+0x68>
 8013b64:	2101      	movs	r1, #1
 8013b66:	fa01 f605 	lsl.w	r6, r1, r5
 8013b6a:	1d72      	adds	r2, r6, #5
 8013b6c:	0092      	lsls	r2, r2, #2
 8013b6e:	4620      	mov	r0, r4
 8013b70:	f001 fa32 	bl	8014fd8 <_calloc_r>
 8013b74:	b160      	cbz	r0, 8013b90 <_Balloc+0x64>
 8013b76:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013b7a:	e00e      	b.n	8013b9a <_Balloc+0x6e>
 8013b7c:	2221      	movs	r2, #33	@ 0x21
 8013b7e:	2104      	movs	r1, #4
 8013b80:	4620      	mov	r0, r4
 8013b82:	f001 fa29 	bl	8014fd8 <_calloc_r>
 8013b86:	69e3      	ldr	r3, [r4, #28]
 8013b88:	60f0      	str	r0, [r6, #12]
 8013b8a:	68db      	ldr	r3, [r3, #12]
 8013b8c:	2b00      	cmp	r3, #0
 8013b8e:	d1e4      	bne.n	8013b5a <_Balloc+0x2e>
 8013b90:	2000      	movs	r0, #0
 8013b92:	bd70      	pop	{r4, r5, r6, pc}
 8013b94:	6802      	ldr	r2, [r0, #0]
 8013b96:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013b9a:	2300      	movs	r3, #0
 8013b9c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013ba0:	e7f7      	b.n	8013b92 <_Balloc+0x66>
 8013ba2:	bf00      	nop
 8013ba4:	08015632 	.word	0x08015632
 8013ba8:	08015649 	.word	0x08015649

08013bac <_Bfree>:
 8013bac:	b570      	push	{r4, r5, r6, lr}
 8013bae:	69c6      	ldr	r6, [r0, #28]
 8013bb0:	4605      	mov	r5, r0
 8013bb2:	460c      	mov	r4, r1
 8013bb4:	b976      	cbnz	r6, 8013bd4 <_Bfree+0x28>
 8013bb6:	2010      	movs	r0, #16
 8013bb8:	f7fe f9d6 	bl	8011f68 <malloc>
 8013bbc:	4602      	mov	r2, r0
 8013bbe:	61e8      	str	r0, [r5, #28]
 8013bc0:	b920      	cbnz	r0, 8013bcc <_Bfree+0x20>
 8013bc2:	4b09      	ldr	r3, [pc, #36]	@ (8013be8 <_Bfree+0x3c>)
 8013bc4:	4809      	ldr	r0, [pc, #36]	@ (8013bec <_Bfree+0x40>)
 8013bc6:	218f      	movs	r1, #143	@ 0x8f
 8013bc8:	f001 f9e8 	bl	8014f9c <__assert_func>
 8013bcc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013bd0:	6006      	str	r6, [r0, #0]
 8013bd2:	60c6      	str	r6, [r0, #12]
 8013bd4:	b13c      	cbz	r4, 8013be6 <_Bfree+0x3a>
 8013bd6:	69eb      	ldr	r3, [r5, #28]
 8013bd8:	6862      	ldr	r2, [r4, #4]
 8013bda:	68db      	ldr	r3, [r3, #12]
 8013bdc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013be0:	6021      	str	r1, [r4, #0]
 8013be2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013be6:	bd70      	pop	{r4, r5, r6, pc}
 8013be8:	08015632 	.word	0x08015632
 8013bec:	08015649 	.word	0x08015649

08013bf0 <__multadd>:
 8013bf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013bf4:	690d      	ldr	r5, [r1, #16]
 8013bf6:	4607      	mov	r7, r0
 8013bf8:	460c      	mov	r4, r1
 8013bfa:	461e      	mov	r6, r3
 8013bfc:	f101 0c14 	add.w	ip, r1, #20
 8013c00:	2000      	movs	r0, #0
 8013c02:	f8dc 3000 	ldr.w	r3, [ip]
 8013c06:	b299      	uxth	r1, r3
 8013c08:	fb02 6101 	mla	r1, r2, r1, r6
 8013c0c:	0c1e      	lsrs	r6, r3, #16
 8013c0e:	0c0b      	lsrs	r3, r1, #16
 8013c10:	fb02 3306 	mla	r3, r2, r6, r3
 8013c14:	b289      	uxth	r1, r1
 8013c16:	3001      	adds	r0, #1
 8013c18:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013c1c:	4285      	cmp	r5, r0
 8013c1e:	f84c 1b04 	str.w	r1, [ip], #4
 8013c22:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013c26:	dcec      	bgt.n	8013c02 <__multadd+0x12>
 8013c28:	b30e      	cbz	r6, 8013c6e <__multadd+0x7e>
 8013c2a:	68a3      	ldr	r3, [r4, #8]
 8013c2c:	42ab      	cmp	r3, r5
 8013c2e:	dc19      	bgt.n	8013c64 <__multadd+0x74>
 8013c30:	6861      	ldr	r1, [r4, #4]
 8013c32:	4638      	mov	r0, r7
 8013c34:	3101      	adds	r1, #1
 8013c36:	f7ff ff79 	bl	8013b2c <_Balloc>
 8013c3a:	4680      	mov	r8, r0
 8013c3c:	b928      	cbnz	r0, 8013c4a <__multadd+0x5a>
 8013c3e:	4602      	mov	r2, r0
 8013c40:	4b0c      	ldr	r3, [pc, #48]	@ (8013c74 <__multadd+0x84>)
 8013c42:	480d      	ldr	r0, [pc, #52]	@ (8013c78 <__multadd+0x88>)
 8013c44:	21ba      	movs	r1, #186	@ 0xba
 8013c46:	f001 f9a9 	bl	8014f9c <__assert_func>
 8013c4a:	6922      	ldr	r2, [r4, #16]
 8013c4c:	3202      	adds	r2, #2
 8013c4e:	f104 010c 	add.w	r1, r4, #12
 8013c52:	0092      	lsls	r2, r2, #2
 8013c54:	300c      	adds	r0, #12
 8013c56:	f7ff fbbc 	bl	80133d2 <memcpy>
 8013c5a:	4621      	mov	r1, r4
 8013c5c:	4638      	mov	r0, r7
 8013c5e:	f7ff ffa5 	bl	8013bac <_Bfree>
 8013c62:	4644      	mov	r4, r8
 8013c64:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013c68:	3501      	adds	r5, #1
 8013c6a:	615e      	str	r6, [r3, #20]
 8013c6c:	6125      	str	r5, [r4, #16]
 8013c6e:	4620      	mov	r0, r4
 8013c70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013c74:	080155c1 	.word	0x080155c1
 8013c78:	08015649 	.word	0x08015649

08013c7c <__s2b>:
 8013c7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013c80:	460c      	mov	r4, r1
 8013c82:	4615      	mov	r5, r2
 8013c84:	461f      	mov	r7, r3
 8013c86:	2209      	movs	r2, #9
 8013c88:	3308      	adds	r3, #8
 8013c8a:	4606      	mov	r6, r0
 8013c8c:	fb93 f3f2 	sdiv	r3, r3, r2
 8013c90:	2100      	movs	r1, #0
 8013c92:	2201      	movs	r2, #1
 8013c94:	429a      	cmp	r2, r3
 8013c96:	db09      	blt.n	8013cac <__s2b+0x30>
 8013c98:	4630      	mov	r0, r6
 8013c9a:	f7ff ff47 	bl	8013b2c <_Balloc>
 8013c9e:	b940      	cbnz	r0, 8013cb2 <__s2b+0x36>
 8013ca0:	4602      	mov	r2, r0
 8013ca2:	4b19      	ldr	r3, [pc, #100]	@ (8013d08 <__s2b+0x8c>)
 8013ca4:	4819      	ldr	r0, [pc, #100]	@ (8013d0c <__s2b+0x90>)
 8013ca6:	21d3      	movs	r1, #211	@ 0xd3
 8013ca8:	f001 f978 	bl	8014f9c <__assert_func>
 8013cac:	0052      	lsls	r2, r2, #1
 8013cae:	3101      	adds	r1, #1
 8013cb0:	e7f0      	b.n	8013c94 <__s2b+0x18>
 8013cb2:	9b08      	ldr	r3, [sp, #32]
 8013cb4:	6143      	str	r3, [r0, #20]
 8013cb6:	2d09      	cmp	r5, #9
 8013cb8:	f04f 0301 	mov.w	r3, #1
 8013cbc:	6103      	str	r3, [r0, #16]
 8013cbe:	dd16      	ble.n	8013cee <__s2b+0x72>
 8013cc0:	f104 0909 	add.w	r9, r4, #9
 8013cc4:	46c8      	mov	r8, r9
 8013cc6:	442c      	add	r4, r5
 8013cc8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013ccc:	4601      	mov	r1, r0
 8013cce:	3b30      	subs	r3, #48	@ 0x30
 8013cd0:	220a      	movs	r2, #10
 8013cd2:	4630      	mov	r0, r6
 8013cd4:	f7ff ff8c 	bl	8013bf0 <__multadd>
 8013cd8:	45a0      	cmp	r8, r4
 8013cda:	d1f5      	bne.n	8013cc8 <__s2b+0x4c>
 8013cdc:	f1a5 0408 	sub.w	r4, r5, #8
 8013ce0:	444c      	add	r4, r9
 8013ce2:	1b2d      	subs	r5, r5, r4
 8013ce4:	1963      	adds	r3, r4, r5
 8013ce6:	42bb      	cmp	r3, r7
 8013ce8:	db04      	blt.n	8013cf4 <__s2b+0x78>
 8013cea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013cee:	340a      	adds	r4, #10
 8013cf0:	2509      	movs	r5, #9
 8013cf2:	e7f6      	b.n	8013ce2 <__s2b+0x66>
 8013cf4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8013cf8:	4601      	mov	r1, r0
 8013cfa:	3b30      	subs	r3, #48	@ 0x30
 8013cfc:	220a      	movs	r2, #10
 8013cfe:	4630      	mov	r0, r6
 8013d00:	f7ff ff76 	bl	8013bf0 <__multadd>
 8013d04:	e7ee      	b.n	8013ce4 <__s2b+0x68>
 8013d06:	bf00      	nop
 8013d08:	080155c1 	.word	0x080155c1
 8013d0c:	08015649 	.word	0x08015649

08013d10 <__hi0bits>:
 8013d10:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013d14:	4603      	mov	r3, r0
 8013d16:	bf36      	itet	cc
 8013d18:	0403      	lslcc	r3, r0, #16
 8013d1a:	2000      	movcs	r0, #0
 8013d1c:	2010      	movcc	r0, #16
 8013d1e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013d22:	bf3c      	itt	cc
 8013d24:	021b      	lslcc	r3, r3, #8
 8013d26:	3008      	addcc	r0, #8
 8013d28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013d2c:	bf3c      	itt	cc
 8013d2e:	011b      	lslcc	r3, r3, #4
 8013d30:	3004      	addcc	r0, #4
 8013d32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013d36:	bf3c      	itt	cc
 8013d38:	009b      	lslcc	r3, r3, #2
 8013d3a:	3002      	addcc	r0, #2
 8013d3c:	2b00      	cmp	r3, #0
 8013d3e:	db05      	blt.n	8013d4c <__hi0bits+0x3c>
 8013d40:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013d44:	f100 0001 	add.w	r0, r0, #1
 8013d48:	bf08      	it	eq
 8013d4a:	2020      	moveq	r0, #32
 8013d4c:	4770      	bx	lr

08013d4e <__lo0bits>:
 8013d4e:	6803      	ldr	r3, [r0, #0]
 8013d50:	4602      	mov	r2, r0
 8013d52:	f013 0007 	ands.w	r0, r3, #7
 8013d56:	d00b      	beq.n	8013d70 <__lo0bits+0x22>
 8013d58:	07d9      	lsls	r1, r3, #31
 8013d5a:	d421      	bmi.n	8013da0 <__lo0bits+0x52>
 8013d5c:	0798      	lsls	r0, r3, #30
 8013d5e:	bf49      	itett	mi
 8013d60:	085b      	lsrmi	r3, r3, #1
 8013d62:	089b      	lsrpl	r3, r3, #2
 8013d64:	2001      	movmi	r0, #1
 8013d66:	6013      	strmi	r3, [r2, #0]
 8013d68:	bf5c      	itt	pl
 8013d6a:	6013      	strpl	r3, [r2, #0]
 8013d6c:	2002      	movpl	r0, #2
 8013d6e:	4770      	bx	lr
 8013d70:	b299      	uxth	r1, r3
 8013d72:	b909      	cbnz	r1, 8013d78 <__lo0bits+0x2a>
 8013d74:	0c1b      	lsrs	r3, r3, #16
 8013d76:	2010      	movs	r0, #16
 8013d78:	b2d9      	uxtb	r1, r3
 8013d7a:	b909      	cbnz	r1, 8013d80 <__lo0bits+0x32>
 8013d7c:	3008      	adds	r0, #8
 8013d7e:	0a1b      	lsrs	r3, r3, #8
 8013d80:	0719      	lsls	r1, r3, #28
 8013d82:	bf04      	itt	eq
 8013d84:	091b      	lsreq	r3, r3, #4
 8013d86:	3004      	addeq	r0, #4
 8013d88:	0799      	lsls	r1, r3, #30
 8013d8a:	bf04      	itt	eq
 8013d8c:	089b      	lsreq	r3, r3, #2
 8013d8e:	3002      	addeq	r0, #2
 8013d90:	07d9      	lsls	r1, r3, #31
 8013d92:	d403      	bmi.n	8013d9c <__lo0bits+0x4e>
 8013d94:	085b      	lsrs	r3, r3, #1
 8013d96:	f100 0001 	add.w	r0, r0, #1
 8013d9a:	d003      	beq.n	8013da4 <__lo0bits+0x56>
 8013d9c:	6013      	str	r3, [r2, #0]
 8013d9e:	4770      	bx	lr
 8013da0:	2000      	movs	r0, #0
 8013da2:	4770      	bx	lr
 8013da4:	2020      	movs	r0, #32
 8013da6:	4770      	bx	lr

08013da8 <__i2b>:
 8013da8:	b510      	push	{r4, lr}
 8013daa:	460c      	mov	r4, r1
 8013dac:	2101      	movs	r1, #1
 8013dae:	f7ff febd 	bl	8013b2c <_Balloc>
 8013db2:	4602      	mov	r2, r0
 8013db4:	b928      	cbnz	r0, 8013dc2 <__i2b+0x1a>
 8013db6:	4b05      	ldr	r3, [pc, #20]	@ (8013dcc <__i2b+0x24>)
 8013db8:	4805      	ldr	r0, [pc, #20]	@ (8013dd0 <__i2b+0x28>)
 8013dba:	f240 1145 	movw	r1, #325	@ 0x145
 8013dbe:	f001 f8ed 	bl	8014f9c <__assert_func>
 8013dc2:	2301      	movs	r3, #1
 8013dc4:	6144      	str	r4, [r0, #20]
 8013dc6:	6103      	str	r3, [r0, #16]
 8013dc8:	bd10      	pop	{r4, pc}
 8013dca:	bf00      	nop
 8013dcc:	080155c1 	.word	0x080155c1
 8013dd0:	08015649 	.word	0x08015649

08013dd4 <__multiply>:
 8013dd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013dd8:	4614      	mov	r4, r2
 8013dda:	690a      	ldr	r2, [r1, #16]
 8013ddc:	6923      	ldr	r3, [r4, #16]
 8013dde:	429a      	cmp	r2, r3
 8013de0:	bfa8      	it	ge
 8013de2:	4623      	movge	r3, r4
 8013de4:	460f      	mov	r7, r1
 8013de6:	bfa4      	itt	ge
 8013de8:	460c      	movge	r4, r1
 8013dea:	461f      	movge	r7, r3
 8013dec:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8013df0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8013df4:	68a3      	ldr	r3, [r4, #8]
 8013df6:	6861      	ldr	r1, [r4, #4]
 8013df8:	eb0a 0609 	add.w	r6, sl, r9
 8013dfc:	42b3      	cmp	r3, r6
 8013dfe:	b085      	sub	sp, #20
 8013e00:	bfb8      	it	lt
 8013e02:	3101      	addlt	r1, #1
 8013e04:	f7ff fe92 	bl	8013b2c <_Balloc>
 8013e08:	b930      	cbnz	r0, 8013e18 <__multiply+0x44>
 8013e0a:	4602      	mov	r2, r0
 8013e0c:	4b44      	ldr	r3, [pc, #272]	@ (8013f20 <__multiply+0x14c>)
 8013e0e:	4845      	ldr	r0, [pc, #276]	@ (8013f24 <__multiply+0x150>)
 8013e10:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013e14:	f001 f8c2 	bl	8014f9c <__assert_func>
 8013e18:	f100 0514 	add.w	r5, r0, #20
 8013e1c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013e20:	462b      	mov	r3, r5
 8013e22:	2200      	movs	r2, #0
 8013e24:	4543      	cmp	r3, r8
 8013e26:	d321      	bcc.n	8013e6c <__multiply+0x98>
 8013e28:	f107 0114 	add.w	r1, r7, #20
 8013e2c:	f104 0214 	add.w	r2, r4, #20
 8013e30:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8013e34:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8013e38:	9302      	str	r3, [sp, #8]
 8013e3a:	1b13      	subs	r3, r2, r4
 8013e3c:	3b15      	subs	r3, #21
 8013e3e:	f023 0303 	bic.w	r3, r3, #3
 8013e42:	3304      	adds	r3, #4
 8013e44:	f104 0715 	add.w	r7, r4, #21
 8013e48:	42ba      	cmp	r2, r7
 8013e4a:	bf38      	it	cc
 8013e4c:	2304      	movcc	r3, #4
 8013e4e:	9301      	str	r3, [sp, #4]
 8013e50:	9b02      	ldr	r3, [sp, #8]
 8013e52:	9103      	str	r1, [sp, #12]
 8013e54:	428b      	cmp	r3, r1
 8013e56:	d80c      	bhi.n	8013e72 <__multiply+0x9e>
 8013e58:	2e00      	cmp	r6, #0
 8013e5a:	dd03      	ble.n	8013e64 <__multiply+0x90>
 8013e5c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013e60:	2b00      	cmp	r3, #0
 8013e62:	d05b      	beq.n	8013f1c <__multiply+0x148>
 8013e64:	6106      	str	r6, [r0, #16]
 8013e66:	b005      	add	sp, #20
 8013e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e6c:	f843 2b04 	str.w	r2, [r3], #4
 8013e70:	e7d8      	b.n	8013e24 <__multiply+0x50>
 8013e72:	f8b1 a000 	ldrh.w	sl, [r1]
 8013e76:	f1ba 0f00 	cmp.w	sl, #0
 8013e7a:	d024      	beq.n	8013ec6 <__multiply+0xf2>
 8013e7c:	f104 0e14 	add.w	lr, r4, #20
 8013e80:	46a9      	mov	r9, r5
 8013e82:	f04f 0c00 	mov.w	ip, #0
 8013e86:	f85e 7b04 	ldr.w	r7, [lr], #4
 8013e8a:	f8d9 3000 	ldr.w	r3, [r9]
 8013e8e:	fa1f fb87 	uxth.w	fp, r7
 8013e92:	b29b      	uxth	r3, r3
 8013e94:	fb0a 330b 	mla	r3, sl, fp, r3
 8013e98:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8013e9c:	f8d9 7000 	ldr.w	r7, [r9]
 8013ea0:	4463      	add	r3, ip
 8013ea2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8013ea6:	fb0a c70b 	mla	r7, sl, fp, ip
 8013eaa:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8013eae:	b29b      	uxth	r3, r3
 8013eb0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8013eb4:	4572      	cmp	r2, lr
 8013eb6:	f849 3b04 	str.w	r3, [r9], #4
 8013eba:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8013ebe:	d8e2      	bhi.n	8013e86 <__multiply+0xb2>
 8013ec0:	9b01      	ldr	r3, [sp, #4]
 8013ec2:	f845 c003 	str.w	ip, [r5, r3]
 8013ec6:	9b03      	ldr	r3, [sp, #12]
 8013ec8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013ecc:	3104      	adds	r1, #4
 8013ece:	f1b9 0f00 	cmp.w	r9, #0
 8013ed2:	d021      	beq.n	8013f18 <__multiply+0x144>
 8013ed4:	682b      	ldr	r3, [r5, #0]
 8013ed6:	f104 0c14 	add.w	ip, r4, #20
 8013eda:	46ae      	mov	lr, r5
 8013edc:	f04f 0a00 	mov.w	sl, #0
 8013ee0:	f8bc b000 	ldrh.w	fp, [ip]
 8013ee4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8013ee8:	fb09 770b 	mla	r7, r9, fp, r7
 8013eec:	4457      	add	r7, sl
 8013eee:	b29b      	uxth	r3, r3
 8013ef0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8013ef4:	f84e 3b04 	str.w	r3, [lr], #4
 8013ef8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8013efc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013f00:	f8be 3000 	ldrh.w	r3, [lr]
 8013f04:	fb09 330a 	mla	r3, r9, sl, r3
 8013f08:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8013f0c:	4562      	cmp	r2, ip
 8013f0e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013f12:	d8e5      	bhi.n	8013ee0 <__multiply+0x10c>
 8013f14:	9f01      	ldr	r7, [sp, #4]
 8013f16:	51eb      	str	r3, [r5, r7]
 8013f18:	3504      	adds	r5, #4
 8013f1a:	e799      	b.n	8013e50 <__multiply+0x7c>
 8013f1c:	3e01      	subs	r6, #1
 8013f1e:	e79b      	b.n	8013e58 <__multiply+0x84>
 8013f20:	080155c1 	.word	0x080155c1
 8013f24:	08015649 	.word	0x08015649

08013f28 <__pow5mult>:
 8013f28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013f2c:	4615      	mov	r5, r2
 8013f2e:	f012 0203 	ands.w	r2, r2, #3
 8013f32:	4607      	mov	r7, r0
 8013f34:	460e      	mov	r6, r1
 8013f36:	d007      	beq.n	8013f48 <__pow5mult+0x20>
 8013f38:	4c25      	ldr	r4, [pc, #148]	@ (8013fd0 <__pow5mult+0xa8>)
 8013f3a:	3a01      	subs	r2, #1
 8013f3c:	2300      	movs	r3, #0
 8013f3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013f42:	f7ff fe55 	bl	8013bf0 <__multadd>
 8013f46:	4606      	mov	r6, r0
 8013f48:	10ad      	asrs	r5, r5, #2
 8013f4a:	d03d      	beq.n	8013fc8 <__pow5mult+0xa0>
 8013f4c:	69fc      	ldr	r4, [r7, #28]
 8013f4e:	b97c      	cbnz	r4, 8013f70 <__pow5mult+0x48>
 8013f50:	2010      	movs	r0, #16
 8013f52:	f7fe f809 	bl	8011f68 <malloc>
 8013f56:	4602      	mov	r2, r0
 8013f58:	61f8      	str	r0, [r7, #28]
 8013f5a:	b928      	cbnz	r0, 8013f68 <__pow5mult+0x40>
 8013f5c:	4b1d      	ldr	r3, [pc, #116]	@ (8013fd4 <__pow5mult+0xac>)
 8013f5e:	481e      	ldr	r0, [pc, #120]	@ (8013fd8 <__pow5mult+0xb0>)
 8013f60:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013f64:	f001 f81a 	bl	8014f9c <__assert_func>
 8013f68:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013f6c:	6004      	str	r4, [r0, #0]
 8013f6e:	60c4      	str	r4, [r0, #12]
 8013f70:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013f74:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013f78:	b94c      	cbnz	r4, 8013f8e <__pow5mult+0x66>
 8013f7a:	f240 2171 	movw	r1, #625	@ 0x271
 8013f7e:	4638      	mov	r0, r7
 8013f80:	f7ff ff12 	bl	8013da8 <__i2b>
 8013f84:	2300      	movs	r3, #0
 8013f86:	f8c8 0008 	str.w	r0, [r8, #8]
 8013f8a:	4604      	mov	r4, r0
 8013f8c:	6003      	str	r3, [r0, #0]
 8013f8e:	f04f 0900 	mov.w	r9, #0
 8013f92:	07eb      	lsls	r3, r5, #31
 8013f94:	d50a      	bpl.n	8013fac <__pow5mult+0x84>
 8013f96:	4631      	mov	r1, r6
 8013f98:	4622      	mov	r2, r4
 8013f9a:	4638      	mov	r0, r7
 8013f9c:	f7ff ff1a 	bl	8013dd4 <__multiply>
 8013fa0:	4631      	mov	r1, r6
 8013fa2:	4680      	mov	r8, r0
 8013fa4:	4638      	mov	r0, r7
 8013fa6:	f7ff fe01 	bl	8013bac <_Bfree>
 8013faa:	4646      	mov	r6, r8
 8013fac:	106d      	asrs	r5, r5, #1
 8013fae:	d00b      	beq.n	8013fc8 <__pow5mult+0xa0>
 8013fb0:	6820      	ldr	r0, [r4, #0]
 8013fb2:	b938      	cbnz	r0, 8013fc4 <__pow5mult+0x9c>
 8013fb4:	4622      	mov	r2, r4
 8013fb6:	4621      	mov	r1, r4
 8013fb8:	4638      	mov	r0, r7
 8013fba:	f7ff ff0b 	bl	8013dd4 <__multiply>
 8013fbe:	6020      	str	r0, [r4, #0]
 8013fc0:	f8c0 9000 	str.w	r9, [r0]
 8013fc4:	4604      	mov	r4, r0
 8013fc6:	e7e4      	b.n	8013f92 <__pow5mult+0x6a>
 8013fc8:	4630      	mov	r0, r6
 8013fca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013fce:	bf00      	nop
 8013fd0:	080156a4 	.word	0x080156a4
 8013fd4:	08015632 	.word	0x08015632
 8013fd8:	08015649 	.word	0x08015649

08013fdc <__lshift>:
 8013fdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013fe0:	460c      	mov	r4, r1
 8013fe2:	6849      	ldr	r1, [r1, #4]
 8013fe4:	6923      	ldr	r3, [r4, #16]
 8013fe6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013fea:	68a3      	ldr	r3, [r4, #8]
 8013fec:	4607      	mov	r7, r0
 8013fee:	4691      	mov	r9, r2
 8013ff0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013ff4:	f108 0601 	add.w	r6, r8, #1
 8013ff8:	42b3      	cmp	r3, r6
 8013ffa:	db0b      	blt.n	8014014 <__lshift+0x38>
 8013ffc:	4638      	mov	r0, r7
 8013ffe:	f7ff fd95 	bl	8013b2c <_Balloc>
 8014002:	4605      	mov	r5, r0
 8014004:	b948      	cbnz	r0, 801401a <__lshift+0x3e>
 8014006:	4602      	mov	r2, r0
 8014008:	4b28      	ldr	r3, [pc, #160]	@ (80140ac <__lshift+0xd0>)
 801400a:	4829      	ldr	r0, [pc, #164]	@ (80140b0 <__lshift+0xd4>)
 801400c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8014010:	f000 ffc4 	bl	8014f9c <__assert_func>
 8014014:	3101      	adds	r1, #1
 8014016:	005b      	lsls	r3, r3, #1
 8014018:	e7ee      	b.n	8013ff8 <__lshift+0x1c>
 801401a:	2300      	movs	r3, #0
 801401c:	f100 0114 	add.w	r1, r0, #20
 8014020:	f100 0210 	add.w	r2, r0, #16
 8014024:	4618      	mov	r0, r3
 8014026:	4553      	cmp	r3, sl
 8014028:	db33      	blt.n	8014092 <__lshift+0xb6>
 801402a:	6920      	ldr	r0, [r4, #16]
 801402c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014030:	f104 0314 	add.w	r3, r4, #20
 8014034:	f019 091f 	ands.w	r9, r9, #31
 8014038:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801403c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014040:	d02b      	beq.n	801409a <__lshift+0xbe>
 8014042:	f1c9 0e20 	rsb	lr, r9, #32
 8014046:	468a      	mov	sl, r1
 8014048:	2200      	movs	r2, #0
 801404a:	6818      	ldr	r0, [r3, #0]
 801404c:	fa00 f009 	lsl.w	r0, r0, r9
 8014050:	4310      	orrs	r0, r2
 8014052:	f84a 0b04 	str.w	r0, [sl], #4
 8014056:	f853 2b04 	ldr.w	r2, [r3], #4
 801405a:	459c      	cmp	ip, r3
 801405c:	fa22 f20e 	lsr.w	r2, r2, lr
 8014060:	d8f3      	bhi.n	801404a <__lshift+0x6e>
 8014062:	ebac 0304 	sub.w	r3, ip, r4
 8014066:	3b15      	subs	r3, #21
 8014068:	f023 0303 	bic.w	r3, r3, #3
 801406c:	3304      	adds	r3, #4
 801406e:	f104 0015 	add.w	r0, r4, #21
 8014072:	4584      	cmp	ip, r0
 8014074:	bf38      	it	cc
 8014076:	2304      	movcc	r3, #4
 8014078:	50ca      	str	r2, [r1, r3]
 801407a:	b10a      	cbz	r2, 8014080 <__lshift+0xa4>
 801407c:	f108 0602 	add.w	r6, r8, #2
 8014080:	3e01      	subs	r6, #1
 8014082:	4638      	mov	r0, r7
 8014084:	612e      	str	r6, [r5, #16]
 8014086:	4621      	mov	r1, r4
 8014088:	f7ff fd90 	bl	8013bac <_Bfree>
 801408c:	4628      	mov	r0, r5
 801408e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014092:	f842 0f04 	str.w	r0, [r2, #4]!
 8014096:	3301      	adds	r3, #1
 8014098:	e7c5      	b.n	8014026 <__lshift+0x4a>
 801409a:	3904      	subs	r1, #4
 801409c:	f853 2b04 	ldr.w	r2, [r3], #4
 80140a0:	f841 2f04 	str.w	r2, [r1, #4]!
 80140a4:	459c      	cmp	ip, r3
 80140a6:	d8f9      	bhi.n	801409c <__lshift+0xc0>
 80140a8:	e7ea      	b.n	8014080 <__lshift+0xa4>
 80140aa:	bf00      	nop
 80140ac:	080155c1 	.word	0x080155c1
 80140b0:	08015649 	.word	0x08015649

080140b4 <__mcmp>:
 80140b4:	690a      	ldr	r2, [r1, #16]
 80140b6:	4603      	mov	r3, r0
 80140b8:	6900      	ldr	r0, [r0, #16]
 80140ba:	1a80      	subs	r0, r0, r2
 80140bc:	b530      	push	{r4, r5, lr}
 80140be:	d10e      	bne.n	80140de <__mcmp+0x2a>
 80140c0:	3314      	adds	r3, #20
 80140c2:	3114      	adds	r1, #20
 80140c4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80140c8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80140cc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80140d0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80140d4:	4295      	cmp	r5, r2
 80140d6:	d003      	beq.n	80140e0 <__mcmp+0x2c>
 80140d8:	d205      	bcs.n	80140e6 <__mcmp+0x32>
 80140da:	f04f 30ff 	mov.w	r0, #4294967295
 80140de:	bd30      	pop	{r4, r5, pc}
 80140e0:	42a3      	cmp	r3, r4
 80140e2:	d3f3      	bcc.n	80140cc <__mcmp+0x18>
 80140e4:	e7fb      	b.n	80140de <__mcmp+0x2a>
 80140e6:	2001      	movs	r0, #1
 80140e8:	e7f9      	b.n	80140de <__mcmp+0x2a>
	...

080140ec <__mdiff>:
 80140ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140f0:	4689      	mov	r9, r1
 80140f2:	4606      	mov	r6, r0
 80140f4:	4611      	mov	r1, r2
 80140f6:	4648      	mov	r0, r9
 80140f8:	4614      	mov	r4, r2
 80140fa:	f7ff ffdb 	bl	80140b4 <__mcmp>
 80140fe:	1e05      	subs	r5, r0, #0
 8014100:	d112      	bne.n	8014128 <__mdiff+0x3c>
 8014102:	4629      	mov	r1, r5
 8014104:	4630      	mov	r0, r6
 8014106:	f7ff fd11 	bl	8013b2c <_Balloc>
 801410a:	4602      	mov	r2, r0
 801410c:	b928      	cbnz	r0, 801411a <__mdiff+0x2e>
 801410e:	4b3f      	ldr	r3, [pc, #252]	@ (801420c <__mdiff+0x120>)
 8014110:	f240 2137 	movw	r1, #567	@ 0x237
 8014114:	483e      	ldr	r0, [pc, #248]	@ (8014210 <__mdiff+0x124>)
 8014116:	f000 ff41 	bl	8014f9c <__assert_func>
 801411a:	2301      	movs	r3, #1
 801411c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014120:	4610      	mov	r0, r2
 8014122:	b003      	add	sp, #12
 8014124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014128:	bfbc      	itt	lt
 801412a:	464b      	movlt	r3, r9
 801412c:	46a1      	movlt	r9, r4
 801412e:	4630      	mov	r0, r6
 8014130:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8014134:	bfba      	itte	lt
 8014136:	461c      	movlt	r4, r3
 8014138:	2501      	movlt	r5, #1
 801413a:	2500      	movge	r5, #0
 801413c:	f7ff fcf6 	bl	8013b2c <_Balloc>
 8014140:	4602      	mov	r2, r0
 8014142:	b918      	cbnz	r0, 801414c <__mdiff+0x60>
 8014144:	4b31      	ldr	r3, [pc, #196]	@ (801420c <__mdiff+0x120>)
 8014146:	f240 2145 	movw	r1, #581	@ 0x245
 801414a:	e7e3      	b.n	8014114 <__mdiff+0x28>
 801414c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8014150:	6926      	ldr	r6, [r4, #16]
 8014152:	60c5      	str	r5, [r0, #12]
 8014154:	f109 0310 	add.w	r3, r9, #16
 8014158:	f109 0514 	add.w	r5, r9, #20
 801415c:	f104 0e14 	add.w	lr, r4, #20
 8014160:	f100 0b14 	add.w	fp, r0, #20
 8014164:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8014168:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801416c:	9301      	str	r3, [sp, #4]
 801416e:	46d9      	mov	r9, fp
 8014170:	f04f 0c00 	mov.w	ip, #0
 8014174:	9b01      	ldr	r3, [sp, #4]
 8014176:	f85e 0b04 	ldr.w	r0, [lr], #4
 801417a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801417e:	9301      	str	r3, [sp, #4]
 8014180:	fa1f f38a 	uxth.w	r3, sl
 8014184:	4619      	mov	r1, r3
 8014186:	b283      	uxth	r3, r0
 8014188:	1acb      	subs	r3, r1, r3
 801418a:	0c00      	lsrs	r0, r0, #16
 801418c:	4463      	add	r3, ip
 801418e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8014192:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8014196:	b29b      	uxth	r3, r3
 8014198:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801419c:	4576      	cmp	r6, lr
 801419e:	f849 3b04 	str.w	r3, [r9], #4
 80141a2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80141a6:	d8e5      	bhi.n	8014174 <__mdiff+0x88>
 80141a8:	1b33      	subs	r3, r6, r4
 80141aa:	3b15      	subs	r3, #21
 80141ac:	f023 0303 	bic.w	r3, r3, #3
 80141b0:	3415      	adds	r4, #21
 80141b2:	3304      	adds	r3, #4
 80141b4:	42a6      	cmp	r6, r4
 80141b6:	bf38      	it	cc
 80141b8:	2304      	movcc	r3, #4
 80141ba:	441d      	add	r5, r3
 80141bc:	445b      	add	r3, fp
 80141be:	461e      	mov	r6, r3
 80141c0:	462c      	mov	r4, r5
 80141c2:	4544      	cmp	r4, r8
 80141c4:	d30e      	bcc.n	80141e4 <__mdiff+0xf8>
 80141c6:	f108 0103 	add.w	r1, r8, #3
 80141ca:	1b49      	subs	r1, r1, r5
 80141cc:	f021 0103 	bic.w	r1, r1, #3
 80141d0:	3d03      	subs	r5, #3
 80141d2:	45a8      	cmp	r8, r5
 80141d4:	bf38      	it	cc
 80141d6:	2100      	movcc	r1, #0
 80141d8:	440b      	add	r3, r1
 80141da:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80141de:	b191      	cbz	r1, 8014206 <__mdiff+0x11a>
 80141e0:	6117      	str	r7, [r2, #16]
 80141e2:	e79d      	b.n	8014120 <__mdiff+0x34>
 80141e4:	f854 1b04 	ldr.w	r1, [r4], #4
 80141e8:	46e6      	mov	lr, ip
 80141ea:	0c08      	lsrs	r0, r1, #16
 80141ec:	fa1c fc81 	uxtah	ip, ip, r1
 80141f0:	4471      	add	r1, lr
 80141f2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80141f6:	b289      	uxth	r1, r1
 80141f8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80141fc:	f846 1b04 	str.w	r1, [r6], #4
 8014200:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014204:	e7dd      	b.n	80141c2 <__mdiff+0xd6>
 8014206:	3f01      	subs	r7, #1
 8014208:	e7e7      	b.n	80141da <__mdiff+0xee>
 801420a:	bf00      	nop
 801420c:	080155c1 	.word	0x080155c1
 8014210:	08015649 	.word	0x08015649

08014214 <__ulp>:
 8014214:	b082      	sub	sp, #8
 8014216:	ed8d 0b00 	vstr	d0, [sp]
 801421a:	9a01      	ldr	r2, [sp, #4]
 801421c:	4b0f      	ldr	r3, [pc, #60]	@ (801425c <__ulp+0x48>)
 801421e:	4013      	ands	r3, r2
 8014220:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8014224:	2b00      	cmp	r3, #0
 8014226:	dc08      	bgt.n	801423a <__ulp+0x26>
 8014228:	425b      	negs	r3, r3
 801422a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801422e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8014232:	da04      	bge.n	801423e <__ulp+0x2a>
 8014234:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8014238:	4113      	asrs	r3, r2
 801423a:	2200      	movs	r2, #0
 801423c:	e008      	b.n	8014250 <__ulp+0x3c>
 801423e:	f1a2 0314 	sub.w	r3, r2, #20
 8014242:	2b1e      	cmp	r3, #30
 8014244:	bfda      	itte	le
 8014246:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801424a:	40da      	lsrle	r2, r3
 801424c:	2201      	movgt	r2, #1
 801424e:	2300      	movs	r3, #0
 8014250:	4619      	mov	r1, r3
 8014252:	4610      	mov	r0, r2
 8014254:	ec41 0b10 	vmov	d0, r0, r1
 8014258:	b002      	add	sp, #8
 801425a:	4770      	bx	lr
 801425c:	7ff00000 	.word	0x7ff00000

08014260 <__b2d>:
 8014260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014264:	6906      	ldr	r6, [r0, #16]
 8014266:	f100 0814 	add.w	r8, r0, #20
 801426a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801426e:	1f37      	subs	r7, r6, #4
 8014270:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8014274:	4610      	mov	r0, r2
 8014276:	f7ff fd4b 	bl	8013d10 <__hi0bits>
 801427a:	f1c0 0320 	rsb	r3, r0, #32
 801427e:	280a      	cmp	r0, #10
 8014280:	600b      	str	r3, [r1, #0]
 8014282:	491b      	ldr	r1, [pc, #108]	@ (80142f0 <__b2d+0x90>)
 8014284:	dc15      	bgt.n	80142b2 <__b2d+0x52>
 8014286:	f1c0 0c0b 	rsb	ip, r0, #11
 801428a:	fa22 f30c 	lsr.w	r3, r2, ip
 801428e:	45b8      	cmp	r8, r7
 8014290:	ea43 0501 	orr.w	r5, r3, r1
 8014294:	bf34      	ite	cc
 8014296:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801429a:	2300      	movcs	r3, #0
 801429c:	3015      	adds	r0, #21
 801429e:	fa02 f000 	lsl.w	r0, r2, r0
 80142a2:	fa23 f30c 	lsr.w	r3, r3, ip
 80142a6:	4303      	orrs	r3, r0
 80142a8:	461c      	mov	r4, r3
 80142aa:	ec45 4b10 	vmov	d0, r4, r5
 80142ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80142b2:	45b8      	cmp	r8, r7
 80142b4:	bf3a      	itte	cc
 80142b6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80142ba:	f1a6 0708 	subcc.w	r7, r6, #8
 80142be:	2300      	movcs	r3, #0
 80142c0:	380b      	subs	r0, #11
 80142c2:	d012      	beq.n	80142ea <__b2d+0x8a>
 80142c4:	f1c0 0120 	rsb	r1, r0, #32
 80142c8:	fa23 f401 	lsr.w	r4, r3, r1
 80142cc:	4082      	lsls	r2, r0
 80142ce:	4322      	orrs	r2, r4
 80142d0:	4547      	cmp	r7, r8
 80142d2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80142d6:	bf8c      	ite	hi
 80142d8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80142dc:	2200      	movls	r2, #0
 80142de:	4083      	lsls	r3, r0
 80142e0:	40ca      	lsrs	r2, r1
 80142e2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80142e6:	4313      	orrs	r3, r2
 80142e8:	e7de      	b.n	80142a8 <__b2d+0x48>
 80142ea:	ea42 0501 	orr.w	r5, r2, r1
 80142ee:	e7db      	b.n	80142a8 <__b2d+0x48>
 80142f0:	3ff00000 	.word	0x3ff00000

080142f4 <__d2b>:
 80142f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80142f8:	460f      	mov	r7, r1
 80142fa:	2101      	movs	r1, #1
 80142fc:	ec59 8b10 	vmov	r8, r9, d0
 8014300:	4616      	mov	r6, r2
 8014302:	f7ff fc13 	bl	8013b2c <_Balloc>
 8014306:	4604      	mov	r4, r0
 8014308:	b930      	cbnz	r0, 8014318 <__d2b+0x24>
 801430a:	4602      	mov	r2, r0
 801430c:	4b23      	ldr	r3, [pc, #140]	@ (801439c <__d2b+0xa8>)
 801430e:	4824      	ldr	r0, [pc, #144]	@ (80143a0 <__d2b+0xac>)
 8014310:	f240 310f 	movw	r1, #783	@ 0x30f
 8014314:	f000 fe42 	bl	8014f9c <__assert_func>
 8014318:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801431c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014320:	b10d      	cbz	r5, 8014326 <__d2b+0x32>
 8014322:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014326:	9301      	str	r3, [sp, #4]
 8014328:	f1b8 0300 	subs.w	r3, r8, #0
 801432c:	d023      	beq.n	8014376 <__d2b+0x82>
 801432e:	4668      	mov	r0, sp
 8014330:	9300      	str	r3, [sp, #0]
 8014332:	f7ff fd0c 	bl	8013d4e <__lo0bits>
 8014336:	e9dd 1200 	ldrd	r1, r2, [sp]
 801433a:	b1d0      	cbz	r0, 8014372 <__d2b+0x7e>
 801433c:	f1c0 0320 	rsb	r3, r0, #32
 8014340:	fa02 f303 	lsl.w	r3, r2, r3
 8014344:	430b      	orrs	r3, r1
 8014346:	40c2      	lsrs	r2, r0
 8014348:	6163      	str	r3, [r4, #20]
 801434a:	9201      	str	r2, [sp, #4]
 801434c:	9b01      	ldr	r3, [sp, #4]
 801434e:	61a3      	str	r3, [r4, #24]
 8014350:	2b00      	cmp	r3, #0
 8014352:	bf0c      	ite	eq
 8014354:	2201      	moveq	r2, #1
 8014356:	2202      	movne	r2, #2
 8014358:	6122      	str	r2, [r4, #16]
 801435a:	b1a5      	cbz	r5, 8014386 <__d2b+0x92>
 801435c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8014360:	4405      	add	r5, r0
 8014362:	603d      	str	r5, [r7, #0]
 8014364:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8014368:	6030      	str	r0, [r6, #0]
 801436a:	4620      	mov	r0, r4
 801436c:	b003      	add	sp, #12
 801436e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014372:	6161      	str	r1, [r4, #20]
 8014374:	e7ea      	b.n	801434c <__d2b+0x58>
 8014376:	a801      	add	r0, sp, #4
 8014378:	f7ff fce9 	bl	8013d4e <__lo0bits>
 801437c:	9b01      	ldr	r3, [sp, #4]
 801437e:	6163      	str	r3, [r4, #20]
 8014380:	3020      	adds	r0, #32
 8014382:	2201      	movs	r2, #1
 8014384:	e7e8      	b.n	8014358 <__d2b+0x64>
 8014386:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801438a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801438e:	6038      	str	r0, [r7, #0]
 8014390:	6918      	ldr	r0, [r3, #16]
 8014392:	f7ff fcbd 	bl	8013d10 <__hi0bits>
 8014396:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801439a:	e7e5      	b.n	8014368 <__d2b+0x74>
 801439c:	080155c1 	.word	0x080155c1
 80143a0:	08015649 	.word	0x08015649

080143a4 <__ratio>:
 80143a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143a8:	b085      	sub	sp, #20
 80143aa:	e9cd 1000 	strd	r1, r0, [sp]
 80143ae:	a902      	add	r1, sp, #8
 80143b0:	f7ff ff56 	bl	8014260 <__b2d>
 80143b4:	9800      	ldr	r0, [sp, #0]
 80143b6:	a903      	add	r1, sp, #12
 80143b8:	ec55 4b10 	vmov	r4, r5, d0
 80143bc:	f7ff ff50 	bl	8014260 <__b2d>
 80143c0:	9b01      	ldr	r3, [sp, #4]
 80143c2:	6919      	ldr	r1, [r3, #16]
 80143c4:	9b00      	ldr	r3, [sp, #0]
 80143c6:	691b      	ldr	r3, [r3, #16]
 80143c8:	1ac9      	subs	r1, r1, r3
 80143ca:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80143ce:	1a9b      	subs	r3, r3, r2
 80143d0:	ec5b ab10 	vmov	sl, fp, d0
 80143d4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80143d8:	2b00      	cmp	r3, #0
 80143da:	bfce      	itee	gt
 80143dc:	462a      	movgt	r2, r5
 80143de:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80143e2:	465a      	movle	r2, fp
 80143e4:	462f      	mov	r7, r5
 80143e6:	46d9      	mov	r9, fp
 80143e8:	bfcc      	ite	gt
 80143ea:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80143ee:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80143f2:	464b      	mov	r3, r9
 80143f4:	4652      	mov	r2, sl
 80143f6:	4620      	mov	r0, r4
 80143f8:	4639      	mov	r1, r7
 80143fa:	f7ec fa57 	bl	80008ac <__aeabi_ddiv>
 80143fe:	ec41 0b10 	vmov	d0, r0, r1
 8014402:	b005      	add	sp, #20
 8014404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014408 <__copybits>:
 8014408:	3901      	subs	r1, #1
 801440a:	b570      	push	{r4, r5, r6, lr}
 801440c:	1149      	asrs	r1, r1, #5
 801440e:	6914      	ldr	r4, [r2, #16]
 8014410:	3101      	adds	r1, #1
 8014412:	f102 0314 	add.w	r3, r2, #20
 8014416:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801441a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801441e:	1f05      	subs	r5, r0, #4
 8014420:	42a3      	cmp	r3, r4
 8014422:	d30c      	bcc.n	801443e <__copybits+0x36>
 8014424:	1aa3      	subs	r3, r4, r2
 8014426:	3b11      	subs	r3, #17
 8014428:	f023 0303 	bic.w	r3, r3, #3
 801442c:	3211      	adds	r2, #17
 801442e:	42a2      	cmp	r2, r4
 8014430:	bf88      	it	hi
 8014432:	2300      	movhi	r3, #0
 8014434:	4418      	add	r0, r3
 8014436:	2300      	movs	r3, #0
 8014438:	4288      	cmp	r0, r1
 801443a:	d305      	bcc.n	8014448 <__copybits+0x40>
 801443c:	bd70      	pop	{r4, r5, r6, pc}
 801443e:	f853 6b04 	ldr.w	r6, [r3], #4
 8014442:	f845 6f04 	str.w	r6, [r5, #4]!
 8014446:	e7eb      	b.n	8014420 <__copybits+0x18>
 8014448:	f840 3b04 	str.w	r3, [r0], #4
 801444c:	e7f4      	b.n	8014438 <__copybits+0x30>

0801444e <__any_on>:
 801444e:	f100 0214 	add.w	r2, r0, #20
 8014452:	6900      	ldr	r0, [r0, #16]
 8014454:	114b      	asrs	r3, r1, #5
 8014456:	4298      	cmp	r0, r3
 8014458:	b510      	push	{r4, lr}
 801445a:	db11      	blt.n	8014480 <__any_on+0x32>
 801445c:	dd0a      	ble.n	8014474 <__any_on+0x26>
 801445e:	f011 011f 	ands.w	r1, r1, #31
 8014462:	d007      	beq.n	8014474 <__any_on+0x26>
 8014464:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8014468:	fa24 f001 	lsr.w	r0, r4, r1
 801446c:	fa00 f101 	lsl.w	r1, r0, r1
 8014470:	428c      	cmp	r4, r1
 8014472:	d10b      	bne.n	801448c <__any_on+0x3e>
 8014474:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8014478:	4293      	cmp	r3, r2
 801447a:	d803      	bhi.n	8014484 <__any_on+0x36>
 801447c:	2000      	movs	r0, #0
 801447e:	bd10      	pop	{r4, pc}
 8014480:	4603      	mov	r3, r0
 8014482:	e7f7      	b.n	8014474 <__any_on+0x26>
 8014484:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014488:	2900      	cmp	r1, #0
 801448a:	d0f5      	beq.n	8014478 <__any_on+0x2a>
 801448c:	2001      	movs	r0, #1
 801448e:	e7f6      	b.n	801447e <__any_on+0x30>

08014490 <_malloc_usable_size_r>:
 8014490:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014494:	1f18      	subs	r0, r3, #4
 8014496:	2b00      	cmp	r3, #0
 8014498:	bfbc      	itt	lt
 801449a:	580b      	ldrlt	r3, [r1, r0]
 801449c:	18c0      	addlt	r0, r0, r3
 801449e:	4770      	bx	lr

080144a0 <__ascii_wctomb>:
 80144a0:	4603      	mov	r3, r0
 80144a2:	4608      	mov	r0, r1
 80144a4:	b141      	cbz	r1, 80144b8 <__ascii_wctomb+0x18>
 80144a6:	2aff      	cmp	r2, #255	@ 0xff
 80144a8:	d904      	bls.n	80144b4 <__ascii_wctomb+0x14>
 80144aa:	228a      	movs	r2, #138	@ 0x8a
 80144ac:	601a      	str	r2, [r3, #0]
 80144ae:	f04f 30ff 	mov.w	r0, #4294967295
 80144b2:	4770      	bx	lr
 80144b4:	700a      	strb	r2, [r1, #0]
 80144b6:	2001      	movs	r0, #1
 80144b8:	4770      	bx	lr

080144ba <__ssputs_r>:
 80144ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80144be:	688e      	ldr	r6, [r1, #8]
 80144c0:	461f      	mov	r7, r3
 80144c2:	42be      	cmp	r6, r7
 80144c4:	680b      	ldr	r3, [r1, #0]
 80144c6:	4682      	mov	sl, r0
 80144c8:	460c      	mov	r4, r1
 80144ca:	4690      	mov	r8, r2
 80144cc:	d82d      	bhi.n	801452a <__ssputs_r+0x70>
 80144ce:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80144d2:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80144d6:	d026      	beq.n	8014526 <__ssputs_r+0x6c>
 80144d8:	6965      	ldr	r5, [r4, #20]
 80144da:	6909      	ldr	r1, [r1, #16]
 80144dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80144e0:	eba3 0901 	sub.w	r9, r3, r1
 80144e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80144e8:	1c7b      	adds	r3, r7, #1
 80144ea:	444b      	add	r3, r9
 80144ec:	106d      	asrs	r5, r5, #1
 80144ee:	429d      	cmp	r5, r3
 80144f0:	bf38      	it	cc
 80144f2:	461d      	movcc	r5, r3
 80144f4:	0553      	lsls	r3, r2, #21
 80144f6:	d527      	bpl.n	8014548 <__ssputs_r+0x8e>
 80144f8:	4629      	mov	r1, r5
 80144fa:	f7fd fd67 	bl	8011fcc <_malloc_r>
 80144fe:	4606      	mov	r6, r0
 8014500:	b360      	cbz	r0, 801455c <__ssputs_r+0xa2>
 8014502:	6921      	ldr	r1, [r4, #16]
 8014504:	464a      	mov	r2, r9
 8014506:	f7fe ff64 	bl	80133d2 <memcpy>
 801450a:	89a3      	ldrh	r3, [r4, #12]
 801450c:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8014510:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014514:	81a3      	strh	r3, [r4, #12]
 8014516:	6126      	str	r6, [r4, #16]
 8014518:	6165      	str	r5, [r4, #20]
 801451a:	444e      	add	r6, r9
 801451c:	eba5 0509 	sub.w	r5, r5, r9
 8014520:	6026      	str	r6, [r4, #0]
 8014522:	60a5      	str	r5, [r4, #8]
 8014524:	463e      	mov	r6, r7
 8014526:	42be      	cmp	r6, r7
 8014528:	d900      	bls.n	801452c <__ssputs_r+0x72>
 801452a:	463e      	mov	r6, r7
 801452c:	6820      	ldr	r0, [r4, #0]
 801452e:	4632      	mov	r2, r6
 8014530:	4641      	mov	r1, r8
 8014532:	f000 fcf7 	bl	8014f24 <memmove>
 8014536:	68a3      	ldr	r3, [r4, #8]
 8014538:	1b9b      	subs	r3, r3, r6
 801453a:	60a3      	str	r3, [r4, #8]
 801453c:	6823      	ldr	r3, [r4, #0]
 801453e:	4433      	add	r3, r6
 8014540:	6023      	str	r3, [r4, #0]
 8014542:	2000      	movs	r0, #0
 8014544:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014548:	462a      	mov	r2, r5
 801454a:	f7fd fdd3 	bl	80120f4 <_realloc_r>
 801454e:	4606      	mov	r6, r0
 8014550:	2800      	cmp	r0, #0
 8014552:	d1e0      	bne.n	8014516 <__ssputs_r+0x5c>
 8014554:	6921      	ldr	r1, [r4, #16]
 8014556:	4650      	mov	r0, sl
 8014558:	f7fe ff52 	bl	8013400 <_free_r>
 801455c:	230c      	movs	r3, #12
 801455e:	f8ca 3000 	str.w	r3, [sl]
 8014562:	89a3      	ldrh	r3, [r4, #12]
 8014564:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014568:	81a3      	strh	r3, [r4, #12]
 801456a:	f04f 30ff 	mov.w	r0, #4294967295
 801456e:	e7e9      	b.n	8014544 <__ssputs_r+0x8a>

08014570 <_svfiprintf_r>:
 8014570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014574:	4698      	mov	r8, r3
 8014576:	898b      	ldrh	r3, [r1, #12]
 8014578:	061b      	lsls	r3, r3, #24
 801457a:	b09d      	sub	sp, #116	@ 0x74
 801457c:	4607      	mov	r7, r0
 801457e:	460d      	mov	r5, r1
 8014580:	4614      	mov	r4, r2
 8014582:	d510      	bpl.n	80145a6 <_svfiprintf_r+0x36>
 8014584:	690b      	ldr	r3, [r1, #16]
 8014586:	b973      	cbnz	r3, 80145a6 <_svfiprintf_r+0x36>
 8014588:	2140      	movs	r1, #64	@ 0x40
 801458a:	f7fd fd1f 	bl	8011fcc <_malloc_r>
 801458e:	6028      	str	r0, [r5, #0]
 8014590:	6128      	str	r0, [r5, #16]
 8014592:	b930      	cbnz	r0, 80145a2 <_svfiprintf_r+0x32>
 8014594:	230c      	movs	r3, #12
 8014596:	603b      	str	r3, [r7, #0]
 8014598:	f04f 30ff 	mov.w	r0, #4294967295
 801459c:	b01d      	add	sp, #116	@ 0x74
 801459e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145a2:	2340      	movs	r3, #64	@ 0x40
 80145a4:	616b      	str	r3, [r5, #20]
 80145a6:	2300      	movs	r3, #0
 80145a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80145aa:	2320      	movs	r3, #32
 80145ac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80145b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80145b4:	2330      	movs	r3, #48	@ 0x30
 80145b6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8014754 <_svfiprintf_r+0x1e4>
 80145ba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80145be:	f04f 0901 	mov.w	r9, #1
 80145c2:	4623      	mov	r3, r4
 80145c4:	469a      	mov	sl, r3
 80145c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80145ca:	b10a      	cbz	r2, 80145d0 <_svfiprintf_r+0x60>
 80145cc:	2a25      	cmp	r2, #37	@ 0x25
 80145ce:	d1f9      	bne.n	80145c4 <_svfiprintf_r+0x54>
 80145d0:	ebba 0b04 	subs.w	fp, sl, r4
 80145d4:	d00b      	beq.n	80145ee <_svfiprintf_r+0x7e>
 80145d6:	465b      	mov	r3, fp
 80145d8:	4622      	mov	r2, r4
 80145da:	4629      	mov	r1, r5
 80145dc:	4638      	mov	r0, r7
 80145de:	f7ff ff6c 	bl	80144ba <__ssputs_r>
 80145e2:	3001      	adds	r0, #1
 80145e4:	f000 80a7 	beq.w	8014736 <_svfiprintf_r+0x1c6>
 80145e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80145ea:	445a      	add	r2, fp
 80145ec:	9209      	str	r2, [sp, #36]	@ 0x24
 80145ee:	f89a 3000 	ldrb.w	r3, [sl]
 80145f2:	2b00      	cmp	r3, #0
 80145f4:	f000 809f 	beq.w	8014736 <_svfiprintf_r+0x1c6>
 80145f8:	2300      	movs	r3, #0
 80145fa:	f04f 32ff 	mov.w	r2, #4294967295
 80145fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014602:	f10a 0a01 	add.w	sl, sl, #1
 8014606:	9304      	str	r3, [sp, #16]
 8014608:	9307      	str	r3, [sp, #28]
 801460a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801460e:	931a      	str	r3, [sp, #104]	@ 0x68
 8014610:	4654      	mov	r4, sl
 8014612:	2205      	movs	r2, #5
 8014614:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014618:	484e      	ldr	r0, [pc, #312]	@ (8014754 <_svfiprintf_r+0x1e4>)
 801461a:	f7eb fe11 	bl	8000240 <memchr>
 801461e:	9a04      	ldr	r2, [sp, #16]
 8014620:	b9d8      	cbnz	r0, 801465a <_svfiprintf_r+0xea>
 8014622:	06d0      	lsls	r0, r2, #27
 8014624:	bf44      	itt	mi
 8014626:	2320      	movmi	r3, #32
 8014628:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801462c:	0711      	lsls	r1, r2, #28
 801462e:	bf44      	itt	mi
 8014630:	232b      	movmi	r3, #43	@ 0x2b
 8014632:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014636:	f89a 3000 	ldrb.w	r3, [sl]
 801463a:	2b2a      	cmp	r3, #42	@ 0x2a
 801463c:	d015      	beq.n	801466a <_svfiprintf_r+0xfa>
 801463e:	9a07      	ldr	r2, [sp, #28]
 8014640:	4654      	mov	r4, sl
 8014642:	2000      	movs	r0, #0
 8014644:	f04f 0c0a 	mov.w	ip, #10
 8014648:	4621      	mov	r1, r4
 801464a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801464e:	3b30      	subs	r3, #48	@ 0x30
 8014650:	2b09      	cmp	r3, #9
 8014652:	d94b      	bls.n	80146ec <_svfiprintf_r+0x17c>
 8014654:	b1b0      	cbz	r0, 8014684 <_svfiprintf_r+0x114>
 8014656:	9207      	str	r2, [sp, #28]
 8014658:	e014      	b.n	8014684 <_svfiprintf_r+0x114>
 801465a:	eba0 0308 	sub.w	r3, r0, r8
 801465e:	fa09 f303 	lsl.w	r3, r9, r3
 8014662:	4313      	orrs	r3, r2
 8014664:	9304      	str	r3, [sp, #16]
 8014666:	46a2      	mov	sl, r4
 8014668:	e7d2      	b.n	8014610 <_svfiprintf_r+0xa0>
 801466a:	9b03      	ldr	r3, [sp, #12]
 801466c:	1d19      	adds	r1, r3, #4
 801466e:	681b      	ldr	r3, [r3, #0]
 8014670:	9103      	str	r1, [sp, #12]
 8014672:	2b00      	cmp	r3, #0
 8014674:	bfbb      	ittet	lt
 8014676:	425b      	neglt	r3, r3
 8014678:	f042 0202 	orrlt.w	r2, r2, #2
 801467c:	9307      	strge	r3, [sp, #28]
 801467e:	9307      	strlt	r3, [sp, #28]
 8014680:	bfb8      	it	lt
 8014682:	9204      	strlt	r2, [sp, #16]
 8014684:	7823      	ldrb	r3, [r4, #0]
 8014686:	2b2e      	cmp	r3, #46	@ 0x2e
 8014688:	d10a      	bne.n	80146a0 <_svfiprintf_r+0x130>
 801468a:	7863      	ldrb	r3, [r4, #1]
 801468c:	2b2a      	cmp	r3, #42	@ 0x2a
 801468e:	d132      	bne.n	80146f6 <_svfiprintf_r+0x186>
 8014690:	9b03      	ldr	r3, [sp, #12]
 8014692:	1d1a      	adds	r2, r3, #4
 8014694:	681b      	ldr	r3, [r3, #0]
 8014696:	9203      	str	r2, [sp, #12]
 8014698:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801469c:	3402      	adds	r4, #2
 801469e:	9305      	str	r3, [sp, #20]
 80146a0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8014764 <_svfiprintf_r+0x1f4>
 80146a4:	7821      	ldrb	r1, [r4, #0]
 80146a6:	2203      	movs	r2, #3
 80146a8:	4650      	mov	r0, sl
 80146aa:	f7eb fdc9 	bl	8000240 <memchr>
 80146ae:	b138      	cbz	r0, 80146c0 <_svfiprintf_r+0x150>
 80146b0:	9b04      	ldr	r3, [sp, #16]
 80146b2:	eba0 000a 	sub.w	r0, r0, sl
 80146b6:	2240      	movs	r2, #64	@ 0x40
 80146b8:	4082      	lsls	r2, r0
 80146ba:	4313      	orrs	r3, r2
 80146bc:	3401      	adds	r4, #1
 80146be:	9304      	str	r3, [sp, #16]
 80146c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80146c4:	4824      	ldr	r0, [pc, #144]	@ (8014758 <_svfiprintf_r+0x1e8>)
 80146c6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80146ca:	2206      	movs	r2, #6
 80146cc:	f7eb fdb8 	bl	8000240 <memchr>
 80146d0:	2800      	cmp	r0, #0
 80146d2:	d036      	beq.n	8014742 <_svfiprintf_r+0x1d2>
 80146d4:	4b21      	ldr	r3, [pc, #132]	@ (801475c <_svfiprintf_r+0x1ec>)
 80146d6:	bb1b      	cbnz	r3, 8014720 <_svfiprintf_r+0x1b0>
 80146d8:	9b03      	ldr	r3, [sp, #12]
 80146da:	3307      	adds	r3, #7
 80146dc:	f023 0307 	bic.w	r3, r3, #7
 80146e0:	3308      	adds	r3, #8
 80146e2:	9303      	str	r3, [sp, #12]
 80146e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80146e6:	4433      	add	r3, r6
 80146e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80146ea:	e76a      	b.n	80145c2 <_svfiprintf_r+0x52>
 80146ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80146f0:	460c      	mov	r4, r1
 80146f2:	2001      	movs	r0, #1
 80146f4:	e7a8      	b.n	8014648 <_svfiprintf_r+0xd8>
 80146f6:	2300      	movs	r3, #0
 80146f8:	3401      	adds	r4, #1
 80146fa:	9305      	str	r3, [sp, #20]
 80146fc:	4619      	mov	r1, r3
 80146fe:	f04f 0c0a 	mov.w	ip, #10
 8014702:	4620      	mov	r0, r4
 8014704:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014708:	3a30      	subs	r2, #48	@ 0x30
 801470a:	2a09      	cmp	r2, #9
 801470c:	d903      	bls.n	8014716 <_svfiprintf_r+0x1a6>
 801470e:	2b00      	cmp	r3, #0
 8014710:	d0c6      	beq.n	80146a0 <_svfiprintf_r+0x130>
 8014712:	9105      	str	r1, [sp, #20]
 8014714:	e7c4      	b.n	80146a0 <_svfiprintf_r+0x130>
 8014716:	fb0c 2101 	mla	r1, ip, r1, r2
 801471a:	4604      	mov	r4, r0
 801471c:	2301      	movs	r3, #1
 801471e:	e7f0      	b.n	8014702 <_svfiprintf_r+0x192>
 8014720:	ab03      	add	r3, sp, #12
 8014722:	9300      	str	r3, [sp, #0]
 8014724:	462a      	mov	r2, r5
 8014726:	4b0e      	ldr	r3, [pc, #56]	@ (8014760 <_svfiprintf_r+0x1f0>)
 8014728:	a904      	add	r1, sp, #16
 801472a:	4638      	mov	r0, r7
 801472c:	f3af 8000 	nop.w
 8014730:	1c42      	adds	r2, r0, #1
 8014732:	4606      	mov	r6, r0
 8014734:	d1d6      	bne.n	80146e4 <_svfiprintf_r+0x174>
 8014736:	89ab      	ldrh	r3, [r5, #12]
 8014738:	065b      	lsls	r3, r3, #25
 801473a:	f53f af2d 	bmi.w	8014598 <_svfiprintf_r+0x28>
 801473e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014740:	e72c      	b.n	801459c <_svfiprintf_r+0x2c>
 8014742:	ab03      	add	r3, sp, #12
 8014744:	9300      	str	r3, [sp, #0]
 8014746:	462a      	mov	r2, r5
 8014748:	4b05      	ldr	r3, [pc, #20]	@ (8014760 <_svfiprintf_r+0x1f0>)
 801474a:	a904      	add	r1, sp, #16
 801474c:	4638      	mov	r0, r7
 801474e:	f000 f9bb 	bl	8014ac8 <_printf_i>
 8014752:	e7ed      	b.n	8014730 <_svfiprintf_r+0x1c0>
 8014754:	080157a0 	.word	0x080157a0
 8014758:	080157aa 	.word	0x080157aa
 801475c:	00000000 	.word	0x00000000
 8014760:	080144bb 	.word	0x080144bb
 8014764:	080157a6 	.word	0x080157a6

08014768 <__sfputc_r>:
 8014768:	6893      	ldr	r3, [r2, #8]
 801476a:	3b01      	subs	r3, #1
 801476c:	2b00      	cmp	r3, #0
 801476e:	b410      	push	{r4}
 8014770:	6093      	str	r3, [r2, #8]
 8014772:	da08      	bge.n	8014786 <__sfputc_r+0x1e>
 8014774:	6994      	ldr	r4, [r2, #24]
 8014776:	42a3      	cmp	r3, r4
 8014778:	db01      	blt.n	801477e <__sfputc_r+0x16>
 801477a:	290a      	cmp	r1, #10
 801477c:	d103      	bne.n	8014786 <__sfputc_r+0x1e>
 801477e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014782:	f7fe bc9e 	b.w	80130c2 <__swbuf_r>
 8014786:	6813      	ldr	r3, [r2, #0]
 8014788:	1c58      	adds	r0, r3, #1
 801478a:	6010      	str	r0, [r2, #0]
 801478c:	7019      	strb	r1, [r3, #0]
 801478e:	4608      	mov	r0, r1
 8014790:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014794:	4770      	bx	lr

08014796 <__sfputs_r>:
 8014796:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014798:	4606      	mov	r6, r0
 801479a:	460f      	mov	r7, r1
 801479c:	4614      	mov	r4, r2
 801479e:	18d5      	adds	r5, r2, r3
 80147a0:	42ac      	cmp	r4, r5
 80147a2:	d101      	bne.n	80147a8 <__sfputs_r+0x12>
 80147a4:	2000      	movs	r0, #0
 80147a6:	e007      	b.n	80147b8 <__sfputs_r+0x22>
 80147a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80147ac:	463a      	mov	r2, r7
 80147ae:	4630      	mov	r0, r6
 80147b0:	f7ff ffda 	bl	8014768 <__sfputc_r>
 80147b4:	1c43      	adds	r3, r0, #1
 80147b6:	d1f3      	bne.n	80147a0 <__sfputs_r+0xa>
 80147b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080147bc <_vfiprintf_r>:
 80147bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80147c0:	460d      	mov	r5, r1
 80147c2:	b09d      	sub	sp, #116	@ 0x74
 80147c4:	4614      	mov	r4, r2
 80147c6:	4698      	mov	r8, r3
 80147c8:	4606      	mov	r6, r0
 80147ca:	b118      	cbz	r0, 80147d4 <_vfiprintf_r+0x18>
 80147cc:	6a03      	ldr	r3, [r0, #32]
 80147ce:	b90b      	cbnz	r3, 80147d4 <_vfiprintf_r+0x18>
 80147d0:	f7fe fb5a 	bl	8012e88 <__sinit>
 80147d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80147d6:	07d9      	lsls	r1, r3, #31
 80147d8:	d405      	bmi.n	80147e6 <_vfiprintf_r+0x2a>
 80147da:	89ab      	ldrh	r3, [r5, #12]
 80147dc:	059a      	lsls	r2, r3, #22
 80147de:	d402      	bmi.n	80147e6 <_vfiprintf_r+0x2a>
 80147e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80147e2:	f7fe fdf4 	bl	80133ce <__retarget_lock_acquire_recursive>
 80147e6:	89ab      	ldrh	r3, [r5, #12]
 80147e8:	071b      	lsls	r3, r3, #28
 80147ea:	d501      	bpl.n	80147f0 <_vfiprintf_r+0x34>
 80147ec:	692b      	ldr	r3, [r5, #16]
 80147ee:	b99b      	cbnz	r3, 8014818 <_vfiprintf_r+0x5c>
 80147f0:	4629      	mov	r1, r5
 80147f2:	4630      	mov	r0, r6
 80147f4:	f7fe fca4 	bl	8013140 <__swsetup_r>
 80147f8:	b170      	cbz	r0, 8014818 <_vfiprintf_r+0x5c>
 80147fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80147fc:	07dc      	lsls	r4, r3, #31
 80147fe:	d504      	bpl.n	801480a <_vfiprintf_r+0x4e>
 8014800:	f04f 30ff 	mov.w	r0, #4294967295
 8014804:	b01d      	add	sp, #116	@ 0x74
 8014806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801480a:	89ab      	ldrh	r3, [r5, #12]
 801480c:	0598      	lsls	r0, r3, #22
 801480e:	d4f7      	bmi.n	8014800 <_vfiprintf_r+0x44>
 8014810:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014812:	f7fe fddd 	bl	80133d0 <__retarget_lock_release_recursive>
 8014816:	e7f3      	b.n	8014800 <_vfiprintf_r+0x44>
 8014818:	2300      	movs	r3, #0
 801481a:	9309      	str	r3, [sp, #36]	@ 0x24
 801481c:	2320      	movs	r3, #32
 801481e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014822:	f8cd 800c 	str.w	r8, [sp, #12]
 8014826:	2330      	movs	r3, #48	@ 0x30
 8014828:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80149d8 <_vfiprintf_r+0x21c>
 801482c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014830:	f04f 0901 	mov.w	r9, #1
 8014834:	4623      	mov	r3, r4
 8014836:	469a      	mov	sl, r3
 8014838:	f813 2b01 	ldrb.w	r2, [r3], #1
 801483c:	b10a      	cbz	r2, 8014842 <_vfiprintf_r+0x86>
 801483e:	2a25      	cmp	r2, #37	@ 0x25
 8014840:	d1f9      	bne.n	8014836 <_vfiprintf_r+0x7a>
 8014842:	ebba 0b04 	subs.w	fp, sl, r4
 8014846:	d00b      	beq.n	8014860 <_vfiprintf_r+0xa4>
 8014848:	465b      	mov	r3, fp
 801484a:	4622      	mov	r2, r4
 801484c:	4629      	mov	r1, r5
 801484e:	4630      	mov	r0, r6
 8014850:	f7ff ffa1 	bl	8014796 <__sfputs_r>
 8014854:	3001      	adds	r0, #1
 8014856:	f000 80a7 	beq.w	80149a8 <_vfiprintf_r+0x1ec>
 801485a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801485c:	445a      	add	r2, fp
 801485e:	9209      	str	r2, [sp, #36]	@ 0x24
 8014860:	f89a 3000 	ldrb.w	r3, [sl]
 8014864:	2b00      	cmp	r3, #0
 8014866:	f000 809f 	beq.w	80149a8 <_vfiprintf_r+0x1ec>
 801486a:	2300      	movs	r3, #0
 801486c:	f04f 32ff 	mov.w	r2, #4294967295
 8014870:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014874:	f10a 0a01 	add.w	sl, sl, #1
 8014878:	9304      	str	r3, [sp, #16]
 801487a:	9307      	str	r3, [sp, #28]
 801487c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014880:	931a      	str	r3, [sp, #104]	@ 0x68
 8014882:	4654      	mov	r4, sl
 8014884:	2205      	movs	r2, #5
 8014886:	f814 1b01 	ldrb.w	r1, [r4], #1
 801488a:	4853      	ldr	r0, [pc, #332]	@ (80149d8 <_vfiprintf_r+0x21c>)
 801488c:	f7eb fcd8 	bl	8000240 <memchr>
 8014890:	9a04      	ldr	r2, [sp, #16]
 8014892:	b9d8      	cbnz	r0, 80148cc <_vfiprintf_r+0x110>
 8014894:	06d1      	lsls	r1, r2, #27
 8014896:	bf44      	itt	mi
 8014898:	2320      	movmi	r3, #32
 801489a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801489e:	0713      	lsls	r3, r2, #28
 80148a0:	bf44      	itt	mi
 80148a2:	232b      	movmi	r3, #43	@ 0x2b
 80148a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80148a8:	f89a 3000 	ldrb.w	r3, [sl]
 80148ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80148ae:	d015      	beq.n	80148dc <_vfiprintf_r+0x120>
 80148b0:	9a07      	ldr	r2, [sp, #28]
 80148b2:	4654      	mov	r4, sl
 80148b4:	2000      	movs	r0, #0
 80148b6:	f04f 0c0a 	mov.w	ip, #10
 80148ba:	4621      	mov	r1, r4
 80148bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80148c0:	3b30      	subs	r3, #48	@ 0x30
 80148c2:	2b09      	cmp	r3, #9
 80148c4:	d94b      	bls.n	801495e <_vfiprintf_r+0x1a2>
 80148c6:	b1b0      	cbz	r0, 80148f6 <_vfiprintf_r+0x13a>
 80148c8:	9207      	str	r2, [sp, #28]
 80148ca:	e014      	b.n	80148f6 <_vfiprintf_r+0x13a>
 80148cc:	eba0 0308 	sub.w	r3, r0, r8
 80148d0:	fa09 f303 	lsl.w	r3, r9, r3
 80148d4:	4313      	orrs	r3, r2
 80148d6:	9304      	str	r3, [sp, #16]
 80148d8:	46a2      	mov	sl, r4
 80148da:	e7d2      	b.n	8014882 <_vfiprintf_r+0xc6>
 80148dc:	9b03      	ldr	r3, [sp, #12]
 80148de:	1d19      	adds	r1, r3, #4
 80148e0:	681b      	ldr	r3, [r3, #0]
 80148e2:	9103      	str	r1, [sp, #12]
 80148e4:	2b00      	cmp	r3, #0
 80148e6:	bfbb      	ittet	lt
 80148e8:	425b      	neglt	r3, r3
 80148ea:	f042 0202 	orrlt.w	r2, r2, #2
 80148ee:	9307      	strge	r3, [sp, #28]
 80148f0:	9307      	strlt	r3, [sp, #28]
 80148f2:	bfb8      	it	lt
 80148f4:	9204      	strlt	r2, [sp, #16]
 80148f6:	7823      	ldrb	r3, [r4, #0]
 80148f8:	2b2e      	cmp	r3, #46	@ 0x2e
 80148fa:	d10a      	bne.n	8014912 <_vfiprintf_r+0x156>
 80148fc:	7863      	ldrb	r3, [r4, #1]
 80148fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8014900:	d132      	bne.n	8014968 <_vfiprintf_r+0x1ac>
 8014902:	9b03      	ldr	r3, [sp, #12]
 8014904:	1d1a      	adds	r2, r3, #4
 8014906:	681b      	ldr	r3, [r3, #0]
 8014908:	9203      	str	r2, [sp, #12]
 801490a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801490e:	3402      	adds	r4, #2
 8014910:	9305      	str	r3, [sp, #20]
 8014912:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80149e8 <_vfiprintf_r+0x22c>
 8014916:	7821      	ldrb	r1, [r4, #0]
 8014918:	2203      	movs	r2, #3
 801491a:	4650      	mov	r0, sl
 801491c:	f7eb fc90 	bl	8000240 <memchr>
 8014920:	b138      	cbz	r0, 8014932 <_vfiprintf_r+0x176>
 8014922:	9b04      	ldr	r3, [sp, #16]
 8014924:	eba0 000a 	sub.w	r0, r0, sl
 8014928:	2240      	movs	r2, #64	@ 0x40
 801492a:	4082      	lsls	r2, r0
 801492c:	4313      	orrs	r3, r2
 801492e:	3401      	adds	r4, #1
 8014930:	9304      	str	r3, [sp, #16]
 8014932:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014936:	4829      	ldr	r0, [pc, #164]	@ (80149dc <_vfiprintf_r+0x220>)
 8014938:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801493c:	2206      	movs	r2, #6
 801493e:	f7eb fc7f 	bl	8000240 <memchr>
 8014942:	2800      	cmp	r0, #0
 8014944:	d03f      	beq.n	80149c6 <_vfiprintf_r+0x20a>
 8014946:	4b26      	ldr	r3, [pc, #152]	@ (80149e0 <_vfiprintf_r+0x224>)
 8014948:	bb1b      	cbnz	r3, 8014992 <_vfiprintf_r+0x1d6>
 801494a:	9b03      	ldr	r3, [sp, #12]
 801494c:	3307      	adds	r3, #7
 801494e:	f023 0307 	bic.w	r3, r3, #7
 8014952:	3308      	adds	r3, #8
 8014954:	9303      	str	r3, [sp, #12]
 8014956:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014958:	443b      	add	r3, r7
 801495a:	9309      	str	r3, [sp, #36]	@ 0x24
 801495c:	e76a      	b.n	8014834 <_vfiprintf_r+0x78>
 801495e:	fb0c 3202 	mla	r2, ip, r2, r3
 8014962:	460c      	mov	r4, r1
 8014964:	2001      	movs	r0, #1
 8014966:	e7a8      	b.n	80148ba <_vfiprintf_r+0xfe>
 8014968:	2300      	movs	r3, #0
 801496a:	3401      	adds	r4, #1
 801496c:	9305      	str	r3, [sp, #20]
 801496e:	4619      	mov	r1, r3
 8014970:	f04f 0c0a 	mov.w	ip, #10
 8014974:	4620      	mov	r0, r4
 8014976:	f810 2b01 	ldrb.w	r2, [r0], #1
 801497a:	3a30      	subs	r2, #48	@ 0x30
 801497c:	2a09      	cmp	r2, #9
 801497e:	d903      	bls.n	8014988 <_vfiprintf_r+0x1cc>
 8014980:	2b00      	cmp	r3, #0
 8014982:	d0c6      	beq.n	8014912 <_vfiprintf_r+0x156>
 8014984:	9105      	str	r1, [sp, #20]
 8014986:	e7c4      	b.n	8014912 <_vfiprintf_r+0x156>
 8014988:	fb0c 2101 	mla	r1, ip, r1, r2
 801498c:	4604      	mov	r4, r0
 801498e:	2301      	movs	r3, #1
 8014990:	e7f0      	b.n	8014974 <_vfiprintf_r+0x1b8>
 8014992:	ab03      	add	r3, sp, #12
 8014994:	9300      	str	r3, [sp, #0]
 8014996:	462a      	mov	r2, r5
 8014998:	4b12      	ldr	r3, [pc, #72]	@ (80149e4 <_vfiprintf_r+0x228>)
 801499a:	a904      	add	r1, sp, #16
 801499c:	4630      	mov	r0, r6
 801499e:	f3af 8000 	nop.w
 80149a2:	4607      	mov	r7, r0
 80149a4:	1c78      	adds	r0, r7, #1
 80149a6:	d1d6      	bne.n	8014956 <_vfiprintf_r+0x19a>
 80149a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80149aa:	07d9      	lsls	r1, r3, #31
 80149ac:	d405      	bmi.n	80149ba <_vfiprintf_r+0x1fe>
 80149ae:	89ab      	ldrh	r3, [r5, #12]
 80149b0:	059a      	lsls	r2, r3, #22
 80149b2:	d402      	bmi.n	80149ba <_vfiprintf_r+0x1fe>
 80149b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80149b6:	f7fe fd0b 	bl	80133d0 <__retarget_lock_release_recursive>
 80149ba:	89ab      	ldrh	r3, [r5, #12]
 80149bc:	065b      	lsls	r3, r3, #25
 80149be:	f53f af1f 	bmi.w	8014800 <_vfiprintf_r+0x44>
 80149c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80149c4:	e71e      	b.n	8014804 <_vfiprintf_r+0x48>
 80149c6:	ab03      	add	r3, sp, #12
 80149c8:	9300      	str	r3, [sp, #0]
 80149ca:	462a      	mov	r2, r5
 80149cc:	4b05      	ldr	r3, [pc, #20]	@ (80149e4 <_vfiprintf_r+0x228>)
 80149ce:	a904      	add	r1, sp, #16
 80149d0:	4630      	mov	r0, r6
 80149d2:	f000 f879 	bl	8014ac8 <_printf_i>
 80149d6:	e7e4      	b.n	80149a2 <_vfiprintf_r+0x1e6>
 80149d8:	080157a0 	.word	0x080157a0
 80149dc:	080157aa 	.word	0x080157aa
 80149e0:	00000000 	.word	0x00000000
 80149e4:	08014797 	.word	0x08014797
 80149e8:	080157a6 	.word	0x080157a6

080149ec <_printf_common>:
 80149ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80149f0:	4616      	mov	r6, r2
 80149f2:	4698      	mov	r8, r3
 80149f4:	688a      	ldr	r2, [r1, #8]
 80149f6:	690b      	ldr	r3, [r1, #16]
 80149f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80149fc:	4293      	cmp	r3, r2
 80149fe:	bfb8      	it	lt
 8014a00:	4613      	movlt	r3, r2
 8014a02:	6033      	str	r3, [r6, #0]
 8014a04:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8014a08:	4607      	mov	r7, r0
 8014a0a:	460c      	mov	r4, r1
 8014a0c:	b10a      	cbz	r2, 8014a12 <_printf_common+0x26>
 8014a0e:	3301      	adds	r3, #1
 8014a10:	6033      	str	r3, [r6, #0]
 8014a12:	6823      	ldr	r3, [r4, #0]
 8014a14:	0699      	lsls	r1, r3, #26
 8014a16:	bf42      	ittt	mi
 8014a18:	6833      	ldrmi	r3, [r6, #0]
 8014a1a:	3302      	addmi	r3, #2
 8014a1c:	6033      	strmi	r3, [r6, #0]
 8014a1e:	6825      	ldr	r5, [r4, #0]
 8014a20:	f015 0506 	ands.w	r5, r5, #6
 8014a24:	d106      	bne.n	8014a34 <_printf_common+0x48>
 8014a26:	f104 0a19 	add.w	sl, r4, #25
 8014a2a:	68e3      	ldr	r3, [r4, #12]
 8014a2c:	6832      	ldr	r2, [r6, #0]
 8014a2e:	1a9b      	subs	r3, r3, r2
 8014a30:	42ab      	cmp	r3, r5
 8014a32:	dc26      	bgt.n	8014a82 <_printf_common+0x96>
 8014a34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8014a38:	6822      	ldr	r2, [r4, #0]
 8014a3a:	3b00      	subs	r3, #0
 8014a3c:	bf18      	it	ne
 8014a3e:	2301      	movne	r3, #1
 8014a40:	0692      	lsls	r2, r2, #26
 8014a42:	d42b      	bmi.n	8014a9c <_printf_common+0xb0>
 8014a44:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8014a48:	4641      	mov	r1, r8
 8014a4a:	4638      	mov	r0, r7
 8014a4c:	47c8      	blx	r9
 8014a4e:	3001      	adds	r0, #1
 8014a50:	d01e      	beq.n	8014a90 <_printf_common+0xa4>
 8014a52:	6823      	ldr	r3, [r4, #0]
 8014a54:	6922      	ldr	r2, [r4, #16]
 8014a56:	f003 0306 	and.w	r3, r3, #6
 8014a5a:	2b04      	cmp	r3, #4
 8014a5c:	bf02      	ittt	eq
 8014a5e:	68e5      	ldreq	r5, [r4, #12]
 8014a60:	6833      	ldreq	r3, [r6, #0]
 8014a62:	1aed      	subeq	r5, r5, r3
 8014a64:	68a3      	ldr	r3, [r4, #8]
 8014a66:	bf0c      	ite	eq
 8014a68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014a6c:	2500      	movne	r5, #0
 8014a6e:	4293      	cmp	r3, r2
 8014a70:	bfc4      	itt	gt
 8014a72:	1a9b      	subgt	r3, r3, r2
 8014a74:	18ed      	addgt	r5, r5, r3
 8014a76:	2600      	movs	r6, #0
 8014a78:	341a      	adds	r4, #26
 8014a7a:	42b5      	cmp	r5, r6
 8014a7c:	d11a      	bne.n	8014ab4 <_printf_common+0xc8>
 8014a7e:	2000      	movs	r0, #0
 8014a80:	e008      	b.n	8014a94 <_printf_common+0xa8>
 8014a82:	2301      	movs	r3, #1
 8014a84:	4652      	mov	r2, sl
 8014a86:	4641      	mov	r1, r8
 8014a88:	4638      	mov	r0, r7
 8014a8a:	47c8      	blx	r9
 8014a8c:	3001      	adds	r0, #1
 8014a8e:	d103      	bne.n	8014a98 <_printf_common+0xac>
 8014a90:	f04f 30ff 	mov.w	r0, #4294967295
 8014a94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014a98:	3501      	adds	r5, #1
 8014a9a:	e7c6      	b.n	8014a2a <_printf_common+0x3e>
 8014a9c:	18e1      	adds	r1, r4, r3
 8014a9e:	1c5a      	adds	r2, r3, #1
 8014aa0:	2030      	movs	r0, #48	@ 0x30
 8014aa2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8014aa6:	4422      	add	r2, r4
 8014aa8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8014aac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8014ab0:	3302      	adds	r3, #2
 8014ab2:	e7c7      	b.n	8014a44 <_printf_common+0x58>
 8014ab4:	2301      	movs	r3, #1
 8014ab6:	4622      	mov	r2, r4
 8014ab8:	4641      	mov	r1, r8
 8014aba:	4638      	mov	r0, r7
 8014abc:	47c8      	blx	r9
 8014abe:	3001      	adds	r0, #1
 8014ac0:	d0e6      	beq.n	8014a90 <_printf_common+0xa4>
 8014ac2:	3601      	adds	r6, #1
 8014ac4:	e7d9      	b.n	8014a7a <_printf_common+0x8e>
	...

08014ac8 <_printf_i>:
 8014ac8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014acc:	7e0f      	ldrb	r7, [r1, #24]
 8014ace:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8014ad0:	2f78      	cmp	r7, #120	@ 0x78
 8014ad2:	4691      	mov	r9, r2
 8014ad4:	4680      	mov	r8, r0
 8014ad6:	460c      	mov	r4, r1
 8014ad8:	469a      	mov	sl, r3
 8014ada:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8014ade:	d807      	bhi.n	8014af0 <_printf_i+0x28>
 8014ae0:	2f62      	cmp	r7, #98	@ 0x62
 8014ae2:	d80a      	bhi.n	8014afa <_printf_i+0x32>
 8014ae4:	2f00      	cmp	r7, #0
 8014ae6:	f000 80d2 	beq.w	8014c8e <_printf_i+0x1c6>
 8014aea:	2f58      	cmp	r7, #88	@ 0x58
 8014aec:	f000 80b9 	beq.w	8014c62 <_printf_i+0x19a>
 8014af0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014af4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8014af8:	e03a      	b.n	8014b70 <_printf_i+0xa8>
 8014afa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8014afe:	2b15      	cmp	r3, #21
 8014b00:	d8f6      	bhi.n	8014af0 <_printf_i+0x28>
 8014b02:	a101      	add	r1, pc, #4	@ (adr r1, 8014b08 <_printf_i+0x40>)
 8014b04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014b08:	08014b61 	.word	0x08014b61
 8014b0c:	08014b75 	.word	0x08014b75
 8014b10:	08014af1 	.word	0x08014af1
 8014b14:	08014af1 	.word	0x08014af1
 8014b18:	08014af1 	.word	0x08014af1
 8014b1c:	08014af1 	.word	0x08014af1
 8014b20:	08014b75 	.word	0x08014b75
 8014b24:	08014af1 	.word	0x08014af1
 8014b28:	08014af1 	.word	0x08014af1
 8014b2c:	08014af1 	.word	0x08014af1
 8014b30:	08014af1 	.word	0x08014af1
 8014b34:	08014c75 	.word	0x08014c75
 8014b38:	08014b9f 	.word	0x08014b9f
 8014b3c:	08014c2f 	.word	0x08014c2f
 8014b40:	08014af1 	.word	0x08014af1
 8014b44:	08014af1 	.word	0x08014af1
 8014b48:	08014c97 	.word	0x08014c97
 8014b4c:	08014af1 	.word	0x08014af1
 8014b50:	08014b9f 	.word	0x08014b9f
 8014b54:	08014af1 	.word	0x08014af1
 8014b58:	08014af1 	.word	0x08014af1
 8014b5c:	08014c37 	.word	0x08014c37
 8014b60:	6833      	ldr	r3, [r6, #0]
 8014b62:	1d1a      	adds	r2, r3, #4
 8014b64:	681b      	ldr	r3, [r3, #0]
 8014b66:	6032      	str	r2, [r6, #0]
 8014b68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014b6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8014b70:	2301      	movs	r3, #1
 8014b72:	e09d      	b.n	8014cb0 <_printf_i+0x1e8>
 8014b74:	6833      	ldr	r3, [r6, #0]
 8014b76:	6820      	ldr	r0, [r4, #0]
 8014b78:	1d19      	adds	r1, r3, #4
 8014b7a:	6031      	str	r1, [r6, #0]
 8014b7c:	0606      	lsls	r6, r0, #24
 8014b7e:	d501      	bpl.n	8014b84 <_printf_i+0xbc>
 8014b80:	681d      	ldr	r5, [r3, #0]
 8014b82:	e003      	b.n	8014b8c <_printf_i+0xc4>
 8014b84:	0645      	lsls	r5, r0, #25
 8014b86:	d5fb      	bpl.n	8014b80 <_printf_i+0xb8>
 8014b88:	f9b3 5000 	ldrsh.w	r5, [r3]
 8014b8c:	2d00      	cmp	r5, #0
 8014b8e:	da03      	bge.n	8014b98 <_printf_i+0xd0>
 8014b90:	232d      	movs	r3, #45	@ 0x2d
 8014b92:	426d      	negs	r5, r5
 8014b94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014b98:	4859      	ldr	r0, [pc, #356]	@ (8014d00 <_printf_i+0x238>)
 8014b9a:	230a      	movs	r3, #10
 8014b9c:	e011      	b.n	8014bc2 <_printf_i+0xfa>
 8014b9e:	6821      	ldr	r1, [r4, #0]
 8014ba0:	6833      	ldr	r3, [r6, #0]
 8014ba2:	0608      	lsls	r0, r1, #24
 8014ba4:	f853 5b04 	ldr.w	r5, [r3], #4
 8014ba8:	d402      	bmi.n	8014bb0 <_printf_i+0xe8>
 8014baa:	0649      	lsls	r1, r1, #25
 8014bac:	bf48      	it	mi
 8014bae:	b2ad      	uxthmi	r5, r5
 8014bb0:	2f6f      	cmp	r7, #111	@ 0x6f
 8014bb2:	4853      	ldr	r0, [pc, #332]	@ (8014d00 <_printf_i+0x238>)
 8014bb4:	6033      	str	r3, [r6, #0]
 8014bb6:	bf14      	ite	ne
 8014bb8:	230a      	movne	r3, #10
 8014bba:	2308      	moveq	r3, #8
 8014bbc:	2100      	movs	r1, #0
 8014bbe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8014bc2:	6866      	ldr	r6, [r4, #4]
 8014bc4:	60a6      	str	r6, [r4, #8]
 8014bc6:	2e00      	cmp	r6, #0
 8014bc8:	bfa2      	ittt	ge
 8014bca:	6821      	ldrge	r1, [r4, #0]
 8014bcc:	f021 0104 	bicge.w	r1, r1, #4
 8014bd0:	6021      	strge	r1, [r4, #0]
 8014bd2:	b90d      	cbnz	r5, 8014bd8 <_printf_i+0x110>
 8014bd4:	2e00      	cmp	r6, #0
 8014bd6:	d04b      	beq.n	8014c70 <_printf_i+0x1a8>
 8014bd8:	4616      	mov	r6, r2
 8014bda:	fbb5 f1f3 	udiv	r1, r5, r3
 8014bde:	fb03 5711 	mls	r7, r3, r1, r5
 8014be2:	5dc7      	ldrb	r7, [r0, r7]
 8014be4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8014be8:	462f      	mov	r7, r5
 8014bea:	42bb      	cmp	r3, r7
 8014bec:	460d      	mov	r5, r1
 8014bee:	d9f4      	bls.n	8014bda <_printf_i+0x112>
 8014bf0:	2b08      	cmp	r3, #8
 8014bf2:	d10b      	bne.n	8014c0c <_printf_i+0x144>
 8014bf4:	6823      	ldr	r3, [r4, #0]
 8014bf6:	07df      	lsls	r7, r3, #31
 8014bf8:	d508      	bpl.n	8014c0c <_printf_i+0x144>
 8014bfa:	6923      	ldr	r3, [r4, #16]
 8014bfc:	6861      	ldr	r1, [r4, #4]
 8014bfe:	4299      	cmp	r1, r3
 8014c00:	bfde      	ittt	le
 8014c02:	2330      	movle	r3, #48	@ 0x30
 8014c04:	f806 3c01 	strble.w	r3, [r6, #-1]
 8014c08:	f106 36ff 	addle.w	r6, r6, #4294967295
 8014c0c:	1b92      	subs	r2, r2, r6
 8014c0e:	6122      	str	r2, [r4, #16]
 8014c10:	f8cd a000 	str.w	sl, [sp]
 8014c14:	464b      	mov	r3, r9
 8014c16:	aa03      	add	r2, sp, #12
 8014c18:	4621      	mov	r1, r4
 8014c1a:	4640      	mov	r0, r8
 8014c1c:	f7ff fee6 	bl	80149ec <_printf_common>
 8014c20:	3001      	adds	r0, #1
 8014c22:	d14a      	bne.n	8014cba <_printf_i+0x1f2>
 8014c24:	f04f 30ff 	mov.w	r0, #4294967295
 8014c28:	b004      	add	sp, #16
 8014c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014c2e:	6823      	ldr	r3, [r4, #0]
 8014c30:	f043 0320 	orr.w	r3, r3, #32
 8014c34:	6023      	str	r3, [r4, #0]
 8014c36:	4833      	ldr	r0, [pc, #204]	@ (8014d04 <_printf_i+0x23c>)
 8014c38:	2778      	movs	r7, #120	@ 0x78
 8014c3a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8014c3e:	6823      	ldr	r3, [r4, #0]
 8014c40:	6831      	ldr	r1, [r6, #0]
 8014c42:	061f      	lsls	r7, r3, #24
 8014c44:	f851 5b04 	ldr.w	r5, [r1], #4
 8014c48:	d402      	bmi.n	8014c50 <_printf_i+0x188>
 8014c4a:	065f      	lsls	r7, r3, #25
 8014c4c:	bf48      	it	mi
 8014c4e:	b2ad      	uxthmi	r5, r5
 8014c50:	6031      	str	r1, [r6, #0]
 8014c52:	07d9      	lsls	r1, r3, #31
 8014c54:	bf44      	itt	mi
 8014c56:	f043 0320 	orrmi.w	r3, r3, #32
 8014c5a:	6023      	strmi	r3, [r4, #0]
 8014c5c:	b11d      	cbz	r5, 8014c66 <_printf_i+0x19e>
 8014c5e:	2310      	movs	r3, #16
 8014c60:	e7ac      	b.n	8014bbc <_printf_i+0xf4>
 8014c62:	4827      	ldr	r0, [pc, #156]	@ (8014d00 <_printf_i+0x238>)
 8014c64:	e7e9      	b.n	8014c3a <_printf_i+0x172>
 8014c66:	6823      	ldr	r3, [r4, #0]
 8014c68:	f023 0320 	bic.w	r3, r3, #32
 8014c6c:	6023      	str	r3, [r4, #0]
 8014c6e:	e7f6      	b.n	8014c5e <_printf_i+0x196>
 8014c70:	4616      	mov	r6, r2
 8014c72:	e7bd      	b.n	8014bf0 <_printf_i+0x128>
 8014c74:	6833      	ldr	r3, [r6, #0]
 8014c76:	6825      	ldr	r5, [r4, #0]
 8014c78:	6961      	ldr	r1, [r4, #20]
 8014c7a:	1d18      	adds	r0, r3, #4
 8014c7c:	6030      	str	r0, [r6, #0]
 8014c7e:	062e      	lsls	r6, r5, #24
 8014c80:	681b      	ldr	r3, [r3, #0]
 8014c82:	d501      	bpl.n	8014c88 <_printf_i+0x1c0>
 8014c84:	6019      	str	r1, [r3, #0]
 8014c86:	e002      	b.n	8014c8e <_printf_i+0x1c6>
 8014c88:	0668      	lsls	r0, r5, #25
 8014c8a:	d5fb      	bpl.n	8014c84 <_printf_i+0x1bc>
 8014c8c:	8019      	strh	r1, [r3, #0]
 8014c8e:	2300      	movs	r3, #0
 8014c90:	6123      	str	r3, [r4, #16]
 8014c92:	4616      	mov	r6, r2
 8014c94:	e7bc      	b.n	8014c10 <_printf_i+0x148>
 8014c96:	6833      	ldr	r3, [r6, #0]
 8014c98:	1d1a      	adds	r2, r3, #4
 8014c9a:	6032      	str	r2, [r6, #0]
 8014c9c:	681e      	ldr	r6, [r3, #0]
 8014c9e:	6862      	ldr	r2, [r4, #4]
 8014ca0:	2100      	movs	r1, #0
 8014ca2:	4630      	mov	r0, r6
 8014ca4:	f7eb facc 	bl	8000240 <memchr>
 8014ca8:	b108      	cbz	r0, 8014cae <_printf_i+0x1e6>
 8014caa:	1b80      	subs	r0, r0, r6
 8014cac:	6060      	str	r0, [r4, #4]
 8014cae:	6863      	ldr	r3, [r4, #4]
 8014cb0:	6123      	str	r3, [r4, #16]
 8014cb2:	2300      	movs	r3, #0
 8014cb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014cb8:	e7aa      	b.n	8014c10 <_printf_i+0x148>
 8014cba:	6923      	ldr	r3, [r4, #16]
 8014cbc:	4632      	mov	r2, r6
 8014cbe:	4649      	mov	r1, r9
 8014cc0:	4640      	mov	r0, r8
 8014cc2:	47d0      	blx	sl
 8014cc4:	3001      	adds	r0, #1
 8014cc6:	d0ad      	beq.n	8014c24 <_printf_i+0x15c>
 8014cc8:	6823      	ldr	r3, [r4, #0]
 8014cca:	079b      	lsls	r3, r3, #30
 8014ccc:	d413      	bmi.n	8014cf6 <_printf_i+0x22e>
 8014cce:	68e0      	ldr	r0, [r4, #12]
 8014cd0:	9b03      	ldr	r3, [sp, #12]
 8014cd2:	4298      	cmp	r0, r3
 8014cd4:	bfb8      	it	lt
 8014cd6:	4618      	movlt	r0, r3
 8014cd8:	e7a6      	b.n	8014c28 <_printf_i+0x160>
 8014cda:	2301      	movs	r3, #1
 8014cdc:	4632      	mov	r2, r6
 8014cde:	4649      	mov	r1, r9
 8014ce0:	4640      	mov	r0, r8
 8014ce2:	47d0      	blx	sl
 8014ce4:	3001      	adds	r0, #1
 8014ce6:	d09d      	beq.n	8014c24 <_printf_i+0x15c>
 8014ce8:	3501      	adds	r5, #1
 8014cea:	68e3      	ldr	r3, [r4, #12]
 8014cec:	9903      	ldr	r1, [sp, #12]
 8014cee:	1a5b      	subs	r3, r3, r1
 8014cf0:	42ab      	cmp	r3, r5
 8014cf2:	dcf2      	bgt.n	8014cda <_printf_i+0x212>
 8014cf4:	e7eb      	b.n	8014cce <_printf_i+0x206>
 8014cf6:	2500      	movs	r5, #0
 8014cf8:	f104 0619 	add.w	r6, r4, #25
 8014cfc:	e7f5      	b.n	8014cea <_printf_i+0x222>
 8014cfe:	bf00      	nop
 8014d00:	080157b1 	.word	0x080157b1
 8014d04:	080157c2 	.word	0x080157c2

08014d08 <__sflush_r>:
 8014d08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014d0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014d10:	0716      	lsls	r6, r2, #28
 8014d12:	4605      	mov	r5, r0
 8014d14:	460c      	mov	r4, r1
 8014d16:	d454      	bmi.n	8014dc2 <__sflush_r+0xba>
 8014d18:	684b      	ldr	r3, [r1, #4]
 8014d1a:	2b00      	cmp	r3, #0
 8014d1c:	dc02      	bgt.n	8014d24 <__sflush_r+0x1c>
 8014d1e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8014d20:	2b00      	cmp	r3, #0
 8014d22:	dd48      	ble.n	8014db6 <__sflush_r+0xae>
 8014d24:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014d26:	2e00      	cmp	r6, #0
 8014d28:	d045      	beq.n	8014db6 <__sflush_r+0xae>
 8014d2a:	2300      	movs	r3, #0
 8014d2c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8014d30:	682f      	ldr	r7, [r5, #0]
 8014d32:	6a21      	ldr	r1, [r4, #32]
 8014d34:	602b      	str	r3, [r5, #0]
 8014d36:	d030      	beq.n	8014d9a <__sflush_r+0x92>
 8014d38:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014d3a:	89a3      	ldrh	r3, [r4, #12]
 8014d3c:	0759      	lsls	r1, r3, #29
 8014d3e:	d505      	bpl.n	8014d4c <__sflush_r+0x44>
 8014d40:	6863      	ldr	r3, [r4, #4]
 8014d42:	1ad2      	subs	r2, r2, r3
 8014d44:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014d46:	b10b      	cbz	r3, 8014d4c <__sflush_r+0x44>
 8014d48:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014d4a:	1ad2      	subs	r2, r2, r3
 8014d4c:	2300      	movs	r3, #0
 8014d4e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014d50:	6a21      	ldr	r1, [r4, #32]
 8014d52:	4628      	mov	r0, r5
 8014d54:	47b0      	blx	r6
 8014d56:	1c43      	adds	r3, r0, #1
 8014d58:	89a3      	ldrh	r3, [r4, #12]
 8014d5a:	d106      	bne.n	8014d6a <__sflush_r+0x62>
 8014d5c:	6829      	ldr	r1, [r5, #0]
 8014d5e:	291d      	cmp	r1, #29
 8014d60:	d82b      	bhi.n	8014dba <__sflush_r+0xb2>
 8014d62:	4a2a      	ldr	r2, [pc, #168]	@ (8014e0c <__sflush_r+0x104>)
 8014d64:	410a      	asrs	r2, r1
 8014d66:	07d6      	lsls	r6, r2, #31
 8014d68:	d427      	bmi.n	8014dba <__sflush_r+0xb2>
 8014d6a:	2200      	movs	r2, #0
 8014d6c:	6062      	str	r2, [r4, #4]
 8014d6e:	04d9      	lsls	r1, r3, #19
 8014d70:	6922      	ldr	r2, [r4, #16]
 8014d72:	6022      	str	r2, [r4, #0]
 8014d74:	d504      	bpl.n	8014d80 <__sflush_r+0x78>
 8014d76:	1c42      	adds	r2, r0, #1
 8014d78:	d101      	bne.n	8014d7e <__sflush_r+0x76>
 8014d7a:	682b      	ldr	r3, [r5, #0]
 8014d7c:	b903      	cbnz	r3, 8014d80 <__sflush_r+0x78>
 8014d7e:	6560      	str	r0, [r4, #84]	@ 0x54
 8014d80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014d82:	602f      	str	r7, [r5, #0]
 8014d84:	b1b9      	cbz	r1, 8014db6 <__sflush_r+0xae>
 8014d86:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014d8a:	4299      	cmp	r1, r3
 8014d8c:	d002      	beq.n	8014d94 <__sflush_r+0x8c>
 8014d8e:	4628      	mov	r0, r5
 8014d90:	f7fe fb36 	bl	8013400 <_free_r>
 8014d94:	2300      	movs	r3, #0
 8014d96:	6363      	str	r3, [r4, #52]	@ 0x34
 8014d98:	e00d      	b.n	8014db6 <__sflush_r+0xae>
 8014d9a:	2301      	movs	r3, #1
 8014d9c:	4628      	mov	r0, r5
 8014d9e:	47b0      	blx	r6
 8014da0:	4602      	mov	r2, r0
 8014da2:	1c50      	adds	r0, r2, #1
 8014da4:	d1c9      	bne.n	8014d3a <__sflush_r+0x32>
 8014da6:	682b      	ldr	r3, [r5, #0]
 8014da8:	2b00      	cmp	r3, #0
 8014daa:	d0c6      	beq.n	8014d3a <__sflush_r+0x32>
 8014dac:	2b1d      	cmp	r3, #29
 8014dae:	d001      	beq.n	8014db4 <__sflush_r+0xac>
 8014db0:	2b16      	cmp	r3, #22
 8014db2:	d11e      	bne.n	8014df2 <__sflush_r+0xea>
 8014db4:	602f      	str	r7, [r5, #0]
 8014db6:	2000      	movs	r0, #0
 8014db8:	e022      	b.n	8014e00 <__sflush_r+0xf8>
 8014dba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014dbe:	b21b      	sxth	r3, r3
 8014dc0:	e01b      	b.n	8014dfa <__sflush_r+0xf2>
 8014dc2:	690f      	ldr	r7, [r1, #16]
 8014dc4:	2f00      	cmp	r7, #0
 8014dc6:	d0f6      	beq.n	8014db6 <__sflush_r+0xae>
 8014dc8:	0793      	lsls	r3, r2, #30
 8014dca:	680e      	ldr	r6, [r1, #0]
 8014dcc:	bf08      	it	eq
 8014dce:	694b      	ldreq	r3, [r1, #20]
 8014dd0:	600f      	str	r7, [r1, #0]
 8014dd2:	bf18      	it	ne
 8014dd4:	2300      	movne	r3, #0
 8014dd6:	eba6 0807 	sub.w	r8, r6, r7
 8014dda:	608b      	str	r3, [r1, #8]
 8014ddc:	f1b8 0f00 	cmp.w	r8, #0
 8014de0:	dde9      	ble.n	8014db6 <__sflush_r+0xae>
 8014de2:	6a21      	ldr	r1, [r4, #32]
 8014de4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014de6:	4643      	mov	r3, r8
 8014de8:	463a      	mov	r2, r7
 8014dea:	4628      	mov	r0, r5
 8014dec:	47b0      	blx	r6
 8014dee:	2800      	cmp	r0, #0
 8014df0:	dc08      	bgt.n	8014e04 <__sflush_r+0xfc>
 8014df2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014df6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014dfa:	81a3      	strh	r3, [r4, #12]
 8014dfc:	f04f 30ff 	mov.w	r0, #4294967295
 8014e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014e04:	4407      	add	r7, r0
 8014e06:	eba8 0800 	sub.w	r8, r8, r0
 8014e0a:	e7e7      	b.n	8014ddc <__sflush_r+0xd4>
 8014e0c:	dfbffffe 	.word	0xdfbffffe

08014e10 <_fflush_r>:
 8014e10:	b538      	push	{r3, r4, r5, lr}
 8014e12:	690b      	ldr	r3, [r1, #16]
 8014e14:	4605      	mov	r5, r0
 8014e16:	460c      	mov	r4, r1
 8014e18:	b913      	cbnz	r3, 8014e20 <_fflush_r+0x10>
 8014e1a:	2500      	movs	r5, #0
 8014e1c:	4628      	mov	r0, r5
 8014e1e:	bd38      	pop	{r3, r4, r5, pc}
 8014e20:	b118      	cbz	r0, 8014e2a <_fflush_r+0x1a>
 8014e22:	6a03      	ldr	r3, [r0, #32]
 8014e24:	b90b      	cbnz	r3, 8014e2a <_fflush_r+0x1a>
 8014e26:	f7fe f82f 	bl	8012e88 <__sinit>
 8014e2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014e2e:	2b00      	cmp	r3, #0
 8014e30:	d0f3      	beq.n	8014e1a <_fflush_r+0xa>
 8014e32:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014e34:	07d0      	lsls	r0, r2, #31
 8014e36:	d404      	bmi.n	8014e42 <_fflush_r+0x32>
 8014e38:	0599      	lsls	r1, r3, #22
 8014e3a:	d402      	bmi.n	8014e42 <_fflush_r+0x32>
 8014e3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014e3e:	f7fe fac6 	bl	80133ce <__retarget_lock_acquire_recursive>
 8014e42:	4628      	mov	r0, r5
 8014e44:	4621      	mov	r1, r4
 8014e46:	f7ff ff5f 	bl	8014d08 <__sflush_r>
 8014e4a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014e4c:	07da      	lsls	r2, r3, #31
 8014e4e:	4605      	mov	r5, r0
 8014e50:	d4e4      	bmi.n	8014e1c <_fflush_r+0xc>
 8014e52:	89a3      	ldrh	r3, [r4, #12]
 8014e54:	059b      	lsls	r3, r3, #22
 8014e56:	d4e1      	bmi.n	8014e1c <_fflush_r+0xc>
 8014e58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014e5a:	f7fe fab9 	bl	80133d0 <__retarget_lock_release_recursive>
 8014e5e:	e7dd      	b.n	8014e1c <_fflush_r+0xc>

08014e60 <__swhatbuf_r>:
 8014e60:	b570      	push	{r4, r5, r6, lr}
 8014e62:	460c      	mov	r4, r1
 8014e64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014e68:	2900      	cmp	r1, #0
 8014e6a:	b096      	sub	sp, #88	@ 0x58
 8014e6c:	4615      	mov	r5, r2
 8014e6e:	461e      	mov	r6, r3
 8014e70:	da0d      	bge.n	8014e8e <__swhatbuf_r+0x2e>
 8014e72:	89a3      	ldrh	r3, [r4, #12]
 8014e74:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014e78:	f04f 0100 	mov.w	r1, #0
 8014e7c:	bf14      	ite	ne
 8014e7e:	2340      	movne	r3, #64	@ 0x40
 8014e80:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014e84:	2000      	movs	r0, #0
 8014e86:	6031      	str	r1, [r6, #0]
 8014e88:	602b      	str	r3, [r5, #0]
 8014e8a:	b016      	add	sp, #88	@ 0x58
 8014e8c:	bd70      	pop	{r4, r5, r6, pc}
 8014e8e:	466a      	mov	r2, sp
 8014e90:	f000 f862 	bl	8014f58 <_fstat_r>
 8014e94:	2800      	cmp	r0, #0
 8014e96:	dbec      	blt.n	8014e72 <__swhatbuf_r+0x12>
 8014e98:	9901      	ldr	r1, [sp, #4]
 8014e9a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014e9e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014ea2:	4259      	negs	r1, r3
 8014ea4:	4159      	adcs	r1, r3
 8014ea6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014eaa:	e7eb      	b.n	8014e84 <__swhatbuf_r+0x24>

08014eac <__smakebuf_r>:
 8014eac:	898b      	ldrh	r3, [r1, #12]
 8014eae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014eb0:	079d      	lsls	r5, r3, #30
 8014eb2:	4606      	mov	r6, r0
 8014eb4:	460c      	mov	r4, r1
 8014eb6:	d507      	bpl.n	8014ec8 <__smakebuf_r+0x1c>
 8014eb8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014ebc:	6023      	str	r3, [r4, #0]
 8014ebe:	6123      	str	r3, [r4, #16]
 8014ec0:	2301      	movs	r3, #1
 8014ec2:	6163      	str	r3, [r4, #20]
 8014ec4:	b003      	add	sp, #12
 8014ec6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014ec8:	ab01      	add	r3, sp, #4
 8014eca:	466a      	mov	r2, sp
 8014ecc:	f7ff ffc8 	bl	8014e60 <__swhatbuf_r>
 8014ed0:	9f00      	ldr	r7, [sp, #0]
 8014ed2:	4605      	mov	r5, r0
 8014ed4:	4639      	mov	r1, r7
 8014ed6:	4630      	mov	r0, r6
 8014ed8:	f7fd f878 	bl	8011fcc <_malloc_r>
 8014edc:	b948      	cbnz	r0, 8014ef2 <__smakebuf_r+0x46>
 8014ede:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014ee2:	059a      	lsls	r2, r3, #22
 8014ee4:	d4ee      	bmi.n	8014ec4 <__smakebuf_r+0x18>
 8014ee6:	f023 0303 	bic.w	r3, r3, #3
 8014eea:	f043 0302 	orr.w	r3, r3, #2
 8014eee:	81a3      	strh	r3, [r4, #12]
 8014ef0:	e7e2      	b.n	8014eb8 <__smakebuf_r+0xc>
 8014ef2:	89a3      	ldrh	r3, [r4, #12]
 8014ef4:	6020      	str	r0, [r4, #0]
 8014ef6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014efa:	81a3      	strh	r3, [r4, #12]
 8014efc:	9b01      	ldr	r3, [sp, #4]
 8014efe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014f02:	b15b      	cbz	r3, 8014f1c <__smakebuf_r+0x70>
 8014f04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014f08:	4630      	mov	r0, r6
 8014f0a:	f000 f837 	bl	8014f7c <_isatty_r>
 8014f0e:	b128      	cbz	r0, 8014f1c <__smakebuf_r+0x70>
 8014f10:	89a3      	ldrh	r3, [r4, #12]
 8014f12:	f023 0303 	bic.w	r3, r3, #3
 8014f16:	f043 0301 	orr.w	r3, r3, #1
 8014f1a:	81a3      	strh	r3, [r4, #12]
 8014f1c:	89a3      	ldrh	r3, [r4, #12]
 8014f1e:	431d      	orrs	r5, r3
 8014f20:	81a5      	strh	r5, [r4, #12]
 8014f22:	e7cf      	b.n	8014ec4 <__smakebuf_r+0x18>

08014f24 <memmove>:
 8014f24:	4288      	cmp	r0, r1
 8014f26:	b510      	push	{r4, lr}
 8014f28:	eb01 0402 	add.w	r4, r1, r2
 8014f2c:	d902      	bls.n	8014f34 <memmove+0x10>
 8014f2e:	4284      	cmp	r4, r0
 8014f30:	4623      	mov	r3, r4
 8014f32:	d807      	bhi.n	8014f44 <memmove+0x20>
 8014f34:	1e43      	subs	r3, r0, #1
 8014f36:	42a1      	cmp	r1, r4
 8014f38:	d008      	beq.n	8014f4c <memmove+0x28>
 8014f3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014f3e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8014f42:	e7f8      	b.n	8014f36 <memmove+0x12>
 8014f44:	4402      	add	r2, r0
 8014f46:	4601      	mov	r1, r0
 8014f48:	428a      	cmp	r2, r1
 8014f4a:	d100      	bne.n	8014f4e <memmove+0x2a>
 8014f4c:	bd10      	pop	{r4, pc}
 8014f4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014f52:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014f56:	e7f7      	b.n	8014f48 <memmove+0x24>

08014f58 <_fstat_r>:
 8014f58:	b538      	push	{r3, r4, r5, lr}
 8014f5a:	4d07      	ldr	r5, [pc, #28]	@ (8014f78 <_fstat_r+0x20>)
 8014f5c:	2300      	movs	r3, #0
 8014f5e:	4604      	mov	r4, r0
 8014f60:	4608      	mov	r0, r1
 8014f62:	4611      	mov	r1, r2
 8014f64:	602b      	str	r3, [r5, #0]
 8014f66:	f7ee fe35 	bl	8003bd4 <_fstat>
 8014f6a:	1c43      	adds	r3, r0, #1
 8014f6c:	d102      	bne.n	8014f74 <_fstat_r+0x1c>
 8014f6e:	682b      	ldr	r3, [r5, #0]
 8014f70:	b103      	cbz	r3, 8014f74 <_fstat_r+0x1c>
 8014f72:	6023      	str	r3, [r4, #0]
 8014f74:	bd38      	pop	{r3, r4, r5, pc}
 8014f76:	bf00      	nop
 8014f78:	200058a0 	.word	0x200058a0

08014f7c <_isatty_r>:
 8014f7c:	b538      	push	{r3, r4, r5, lr}
 8014f7e:	4d06      	ldr	r5, [pc, #24]	@ (8014f98 <_isatty_r+0x1c>)
 8014f80:	2300      	movs	r3, #0
 8014f82:	4604      	mov	r4, r0
 8014f84:	4608      	mov	r0, r1
 8014f86:	602b      	str	r3, [r5, #0]
 8014f88:	f7ee fe34 	bl	8003bf4 <_isatty>
 8014f8c:	1c43      	adds	r3, r0, #1
 8014f8e:	d102      	bne.n	8014f96 <_isatty_r+0x1a>
 8014f90:	682b      	ldr	r3, [r5, #0]
 8014f92:	b103      	cbz	r3, 8014f96 <_isatty_r+0x1a>
 8014f94:	6023      	str	r3, [r4, #0]
 8014f96:	bd38      	pop	{r3, r4, r5, pc}
 8014f98:	200058a0 	.word	0x200058a0

08014f9c <__assert_func>:
 8014f9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014f9e:	4614      	mov	r4, r2
 8014fa0:	461a      	mov	r2, r3
 8014fa2:	4b09      	ldr	r3, [pc, #36]	@ (8014fc8 <__assert_func+0x2c>)
 8014fa4:	681b      	ldr	r3, [r3, #0]
 8014fa6:	4605      	mov	r5, r0
 8014fa8:	68d8      	ldr	r0, [r3, #12]
 8014faa:	b954      	cbnz	r4, 8014fc2 <__assert_func+0x26>
 8014fac:	4b07      	ldr	r3, [pc, #28]	@ (8014fcc <__assert_func+0x30>)
 8014fae:	461c      	mov	r4, r3
 8014fb0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014fb4:	9100      	str	r1, [sp, #0]
 8014fb6:	462b      	mov	r3, r5
 8014fb8:	4905      	ldr	r1, [pc, #20]	@ (8014fd0 <__assert_func+0x34>)
 8014fba:	f000 f821 	bl	8015000 <fiprintf>
 8014fbe:	f000 f831 	bl	8015024 <abort>
 8014fc2:	4b04      	ldr	r3, [pc, #16]	@ (8014fd4 <__assert_func+0x38>)
 8014fc4:	e7f4      	b.n	8014fb0 <__assert_func+0x14>
 8014fc6:	bf00      	nop
 8014fc8:	20000434 	.word	0x20000434
 8014fcc:	0801580e 	.word	0x0801580e
 8014fd0:	080157e0 	.word	0x080157e0
 8014fd4:	080157d3 	.word	0x080157d3

08014fd8 <_calloc_r>:
 8014fd8:	b570      	push	{r4, r5, r6, lr}
 8014fda:	fba1 5402 	umull	r5, r4, r1, r2
 8014fde:	b93c      	cbnz	r4, 8014ff0 <_calloc_r+0x18>
 8014fe0:	4629      	mov	r1, r5
 8014fe2:	f7fc fff3 	bl	8011fcc <_malloc_r>
 8014fe6:	4606      	mov	r6, r0
 8014fe8:	b928      	cbnz	r0, 8014ff6 <_calloc_r+0x1e>
 8014fea:	2600      	movs	r6, #0
 8014fec:	4630      	mov	r0, r6
 8014fee:	bd70      	pop	{r4, r5, r6, pc}
 8014ff0:	220c      	movs	r2, #12
 8014ff2:	6002      	str	r2, [r0, #0]
 8014ff4:	e7f9      	b.n	8014fea <_calloc_r+0x12>
 8014ff6:	462a      	mov	r2, r5
 8014ff8:	4621      	mov	r1, r4
 8014ffa:	f7fe f8f7 	bl	80131ec <memset>
 8014ffe:	e7f5      	b.n	8014fec <_calloc_r+0x14>

08015000 <fiprintf>:
 8015000:	b40e      	push	{r1, r2, r3}
 8015002:	b503      	push	{r0, r1, lr}
 8015004:	4601      	mov	r1, r0
 8015006:	ab03      	add	r3, sp, #12
 8015008:	4805      	ldr	r0, [pc, #20]	@ (8015020 <fiprintf+0x20>)
 801500a:	f853 2b04 	ldr.w	r2, [r3], #4
 801500e:	6800      	ldr	r0, [r0, #0]
 8015010:	9301      	str	r3, [sp, #4]
 8015012:	f7ff fbd3 	bl	80147bc <_vfiprintf_r>
 8015016:	b002      	add	sp, #8
 8015018:	f85d eb04 	ldr.w	lr, [sp], #4
 801501c:	b003      	add	sp, #12
 801501e:	4770      	bx	lr
 8015020:	20000434 	.word	0x20000434

08015024 <abort>:
 8015024:	b508      	push	{r3, lr}
 8015026:	2006      	movs	r0, #6
 8015028:	f000 f82c 	bl	8015084 <raise>
 801502c:	2001      	movs	r0, #1
 801502e:	f7ee fd9d 	bl	8003b6c <_exit>

08015032 <_raise_r>:
 8015032:	291f      	cmp	r1, #31
 8015034:	b538      	push	{r3, r4, r5, lr}
 8015036:	4605      	mov	r5, r0
 8015038:	460c      	mov	r4, r1
 801503a:	d904      	bls.n	8015046 <_raise_r+0x14>
 801503c:	2316      	movs	r3, #22
 801503e:	6003      	str	r3, [r0, #0]
 8015040:	f04f 30ff 	mov.w	r0, #4294967295
 8015044:	bd38      	pop	{r3, r4, r5, pc}
 8015046:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015048:	b112      	cbz	r2, 8015050 <_raise_r+0x1e>
 801504a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801504e:	b94b      	cbnz	r3, 8015064 <_raise_r+0x32>
 8015050:	4628      	mov	r0, r5
 8015052:	f000 f831 	bl	80150b8 <_getpid_r>
 8015056:	4622      	mov	r2, r4
 8015058:	4601      	mov	r1, r0
 801505a:	4628      	mov	r0, r5
 801505c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015060:	f000 b818 	b.w	8015094 <_kill_r>
 8015064:	2b01      	cmp	r3, #1
 8015066:	d00a      	beq.n	801507e <_raise_r+0x4c>
 8015068:	1c59      	adds	r1, r3, #1
 801506a:	d103      	bne.n	8015074 <_raise_r+0x42>
 801506c:	2316      	movs	r3, #22
 801506e:	6003      	str	r3, [r0, #0]
 8015070:	2001      	movs	r0, #1
 8015072:	e7e7      	b.n	8015044 <_raise_r+0x12>
 8015074:	2100      	movs	r1, #0
 8015076:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801507a:	4620      	mov	r0, r4
 801507c:	4798      	blx	r3
 801507e:	2000      	movs	r0, #0
 8015080:	e7e0      	b.n	8015044 <_raise_r+0x12>
	...

08015084 <raise>:
 8015084:	4b02      	ldr	r3, [pc, #8]	@ (8015090 <raise+0xc>)
 8015086:	4601      	mov	r1, r0
 8015088:	6818      	ldr	r0, [r3, #0]
 801508a:	f7ff bfd2 	b.w	8015032 <_raise_r>
 801508e:	bf00      	nop
 8015090:	20000434 	.word	0x20000434

08015094 <_kill_r>:
 8015094:	b538      	push	{r3, r4, r5, lr}
 8015096:	4d07      	ldr	r5, [pc, #28]	@ (80150b4 <_kill_r+0x20>)
 8015098:	2300      	movs	r3, #0
 801509a:	4604      	mov	r4, r0
 801509c:	4608      	mov	r0, r1
 801509e:	4611      	mov	r1, r2
 80150a0:	602b      	str	r3, [r5, #0]
 80150a2:	f7ee fd53 	bl	8003b4c <_kill>
 80150a6:	1c43      	adds	r3, r0, #1
 80150a8:	d102      	bne.n	80150b0 <_kill_r+0x1c>
 80150aa:	682b      	ldr	r3, [r5, #0]
 80150ac:	b103      	cbz	r3, 80150b0 <_kill_r+0x1c>
 80150ae:	6023      	str	r3, [r4, #0]
 80150b0:	bd38      	pop	{r3, r4, r5, pc}
 80150b2:	bf00      	nop
 80150b4:	200058a0 	.word	0x200058a0

080150b8 <_getpid_r>:
 80150b8:	f7ee bd40 	b.w	8003b3c <_getpid>

080150bc <_init>:
 80150bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80150be:	bf00      	nop
 80150c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80150c2:	bc08      	pop	{r3}
 80150c4:	469e      	mov	lr, r3
 80150c6:	4770      	bx	lr

080150c8 <_fini>:
 80150c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80150ca:	bf00      	nop
 80150cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80150ce:	bc08      	pop	{r3}
 80150d0:	469e      	mov	lr, r3
 80150d2:	4770      	bx	lr
