<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: PLL, PLLI2S and PLLSAI division factor</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">PLL, PLLI2S and PLLSAI division factor<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___l_l___driver.html">STM32F4xx_LL_Driver</a> &raquo; <a class="el" href="group___r_c_c___l_l.html">RCC</a> &raquo; <a class="el" href="group___r_c_c___l_l___exported___constants.html">RCC Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac24f9fd7bd4b98cfd66e6439d8ea6468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gac24f9fd7bd4b98cfd66e6439d8ea6468">LL_RCC_PLLM_DIV_2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:gac24f9fd7bd4b98cfd66e6439d8ea6468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c779907aef2a45b744187bfaa5a7ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga84c779907aef2a45b744187bfaa5a7ac">LL_RCC_PLLM_DIV_3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga84c779907aef2a45b744187bfaa5a7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c370c08ce98f8025cc122d3453ba72e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga0c370c08ce98f8025cc122d3453ba72e">LL_RCC_PLLM_DIV_4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td></tr>
<tr class="separator:ga0c370c08ce98f8025cc122d3453ba72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2bc0d39cf3bf69c75be87bf94c68fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gad2bc0d39cf3bf69c75be87bf94c68fb9">LL_RCC_PLLM_DIV_5</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gad2bc0d39cf3bf69c75be87bf94c68fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29223ad8f6ab1fbcda8cc303b4d22f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga29223ad8f6ab1fbcda8cc303b4d22f37">LL_RCC_PLLM_DIV_6</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:ga29223ad8f6ab1fbcda8cc303b4d22f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d3200118b71984e365f868a9ecf4fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf7d3200118b71984e365f868a9ecf4fe">LL_RCC_PLLM_DIV_7</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gaf7d3200118b71984e365f868a9ecf4fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc20d37373e295e42048a50f71f5d337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gacc20d37373e295e42048a50f71f5d337">LL_RCC_PLLM_DIV_8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a>)</td></tr>
<tr class="separator:gacc20d37373e295e42048a50f71f5d337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa13233eefc6d1f17cc8e7c9093362026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaa13233eefc6d1f17cc8e7c9093362026">LL_RCC_PLLM_DIV_9</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gaa13233eefc6d1f17cc8e7c9093362026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c363b53c77ffec11cab0dfe3b4d163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga94c363b53c77ffec11cab0dfe3b4d163">LL_RCC_PLLM_DIV_10</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:ga94c363b53c77ffec11cab0dfe3b4d163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1499bff2e796ed9791f2a1882d6edde7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga1499bff2e796ed9791f2a1882d6edde7">LL_RCC_PLLM_DIV_11</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga1499bff2e796ed9791f2a1882d6edde7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf714b0704e3a58639f7a22adcca0255d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf714b0704e3a58639f7a22adcca0255d">LL_RCC_PLLM_DIV_12</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td></tr>
<tr class="separator:gaf714b0704e3a58639f7a22adcca0255d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8acbd833732976d12555631478208ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga8acbd833732976d12555631478208ec4">LL_RCC_PLLM_DIV_13</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga8acbd833732976d12555631478208ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeec81f5619ee987139148bed80eee61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaeec81f5619ee987139148bed80eee61a">LL_RCC_PLLM_DIV_14</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:gaeec81f5619ee987139148bed80eee61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab48bc188d9a40159a287bc14d05c5dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gab48bc188d9a40159a287bc14d05c5dc9">LL_RCC_PLLM_DIV_15</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gab48bc188d9a40159a287bc14d05c5dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d0c0f311ad441943661a8cf2f354a24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga0d0c0f311ad441943661a8cf2f354a24">LL_RCC_PLLM_DIV_16</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a>)</td></tr>
<tr class="separator:ga0d0c0f311ad441943661a8cf2f354a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98affec67af4e64cc1c2ce50b669e074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga98affec67af4e64cc1c2ce50b669e074">LL_RCC_PLLM_DIV_17</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga98affec67af4e64cc1c2ce50b669e074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb473ba4f4d9e221cd9b7accceeccf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga6fb473ba4f4d9e221cd9b7accceeccf7">LL_RCC_PLLM_DIV_18</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:ga6fb473ba4f4d9e221cd9b7accceeccf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32d4074e78f69454101bdc6b5d7de607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga32d4074e78f69454101bdc6b5d7de607">LL_RCC_PLLM_DIV_19</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga32d4074e78f69454101bdc6b5d7de607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1181606d17f74cdb1a2f8e512b959614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga1181606d17f74cdb1a2f8e512b959614">LL_RCC_PLLM_DIV_20</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td></tr>
<tr class="separator:ga1181606d17f74cdb1a2f8e512b959614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62fae8e8d4809047a4c6583cba4081b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaa62fae8e8d4809047a4c6583cba4081b">LL_RCC_PLLM_DIV_21</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gaa62fae8e8d4809047a4c6583cba4081b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaab59874086dd817e2830da43a1b7fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gadaab59874086dd817e2830da43a1b7fc">LL_RCC_PLLM_DIV_22</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:gadaab59874086dd817e2830da43a1b7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5746d5d6826fade1993ff184f4d41f60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga5746d5d6826fade1993ff184f4d41f60">LL_RCC_PLLM_DIV_23</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga5746d5d6826fade1993ff184f4d41f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03fcf5ab03da850b5d86e109b0133976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga03fcf5ab03da850b5d86e109b0133976">LL_RCC_PLLM_DIV_24</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a>)</td></tr>
<tr class="separator:ga03fcf5ab03da850b5d86e109b0133976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace4ebde7cc9dd7013c1f9effa586a4b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gace4ebde7cc9dd7013c1f9effa586a4b6">LL_RCC_PLLM_DIV_25</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gace4ebde7cc9dd7013c1f9effa586a4b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a0013a6b47a7bace091db0df6d2a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf2a0013a6b47a7bace091db0df6d2a04">LL_RCC_PLLM_DIV_26</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:gaf2a0013a6b47a7bace091db0df6d2a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfdeb066924503d20b84df8af75b4a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gacfdeb066924503d20b84df8af75b4a4f">LL_RCC_PLLM_DIV_27</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gacfdeb066924503d20b84df8af75b4a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c4c1b1b08c77719548146790b6f5920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga5c4c1b1b08c77719548146790b6f5920">LL_RCC_PLLM_DIV_28</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td></tr>
<tr class="separator:ga5c4c1b1b08c77719548146790b6f5920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906835f3d6ed280716b1a50ac68538ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga906835f3d6ed280716b1a50ac68538ac">LL_RCC_PLLM_DIV_29</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga906835f3d6ed280716b1a50ac68538ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a34d3c3da0c392ac312086fa8df0fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga46a34d3c3da0c392ac312086fa8df0fb">LL_RCC_PLLM_DIV_30</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:ga46a34d3c3da0c392ac312086fa8df0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga271a0446898b32f78ae95f79f6fbdeba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga271a0446898b32f78ae95f79f6fbdeba">LL_RCC_PLLM_DIV_31</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga271a0446898b32f78ae95f79f6fbdeba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeabefd688c970659c9e28097ff385194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaeabefd688c970659c9e28097ff385194">LL_RCC_PLLM_DIV_32</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a>)</td></tr>
<tr class="separator:gaeabefd688c970659c9e28097ff385194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95f07f9485aceabd5925c74c5f6ae89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gae95f07f9485aceabd5925c74c5f6ae89">LL_RCC_PLLM_DIV_33</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gae95f07f9485aceabd5925c74c5f6ae89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8627db6d34b9ac87cd5c47a7db5023d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaa8627db6d34b9ac87cd5c47a7db5023d">LL_RCC_PLLM_DIV_34</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:gaa8627db6d34b9ac87cd5c47a7db5023d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb721452f870fa7ec94a9b0d2a6c358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga1fb721452f870fa7ec94a9b0d2a6c358">LL_RCC_PLLM_DIV_35</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga1fb721452f870fa7ec94a9b0d2a6c358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8008650d3a1e9f18f82428a68664ce87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga8008650d3a1e9f18f82428a68664ce87">LL_RCC_PLLM_DIV_36</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td></tr>
<tr class="separator:ga8008650d3a1e9f18f82428a68664ce87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36ccd0b41afcd61db56bd4aed44fc358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga36ccd0b41afcd61db56bd4aed44fc358">LL_RCC_PLLM_DIV_37</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga36ccd0b41afcd61db56bd4aed44fc358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb7676684d10036bea47116e09a372f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaafb7676684d10036bea47116e09a372f">LL_RCC_PLLM_DIV_38</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:gaafb7676684d10036bea47116e09a372f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eee547f653ca23e8da30e133d474458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga7eee547f653ca23e8da30e133d474458">LL_RCC_PLLM_DIV_39</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga7eee547f653ca23e8da30e133d474458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae42e07056376130d44558d345c45a835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gae42e07056376130d44558d345c45a835">LL_RCC_PLLM_DIV_40</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a>)</td></tr>
<tr class="separator:gae42e07056376130d44558d345c45a835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8127533a4d3255009fb28d1f9a2ef59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf8127533a4d3255009fb28d1f9a2ef59">LL_RCC_PLLM_DIV_41</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gaf8127533a4d3255009fb28d1f9a2ef59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad5660a0c7e5bc5afbfee20b1e75d55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaad5660a0c7e5bc5afbfee20b1e75d55c">LL_RCC_PLLM_DIV_42</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:gaad5660a0c7e5bc5afbfee20b1e75d55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5e84dc05e2463141022522166f43a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaea5e84dc05e2463141022522166f43a4">LL_RCC_PLLM_DIV_43</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gaea5e84dc05e2463141022522166f43a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7cb0273e69f721593db2928cea1ba59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaa7cb0273e69f721593db2928cea1ba59">LL_RCC_PLLM_DIV_44</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td></tr>
<tr class="separator:gaa7cb0273e69f721593db2928cea1ba59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7bc7bee430d6a1b3184a00b08a27e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaa7bc7bee430d6a1b3184a00b08a27e9b">LL_RCC_PLLM_DIV_45</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gaa7bc7bee430d6a1b3184a00b08a27e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ffc117f816c7528365e280201776d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gad2ffc117f816c7528365e280201776d3">LL_RCC_PLLM_DIV_46</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:gad2ffc117f816c7528365e280201776d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9ff6ff366d543b1fa8b8f9b751e329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga4b9ff6ff366d543b1fa8b8f9b751e329">LL_RCC_PLLM_DIV_47</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga4b9ff6ff366d543b1fa8b8f9b751e329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96b5fdcb7db13163a4c9f1afaddd128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf96b5fdcb7db13163a4c9f1afaddd128">LL_RCC_PLLM_DIV_48</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a>)</td></tr>
<tr class="separator:gaf96b5fdcb7db13163a4c9f1afaddd128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601e72d77f20acc12bb84a8a240fd947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga601e72d77f20acc12bb84a8a240fd947">LL_RCC_PLLM_DIV_49</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga601e72d77f20acc12bb84a8a240fd947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea2427c34b1593287d0df3aa9862215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gafea2427c34b1593287d0df3aa9862215">LL_RCC_PLLM_DIV_50</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:gafea2427c34b1593287d0df3aa9862215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef897658a18a34466e6d5a3b7facd41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga7ef897658a18a34466e6d5a3b7facd41">LL_RCC_PLLM_DIV_51</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga7ef897658a18a34466e6d5a3b7facd41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d1b4610f541b0eff180fdd84d4c4753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga3d1b4610f541b0eff180fdd84d4c4753">LL_RCC_PLLM_DIV_52</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td></tr>
<tr class="separator:ga3d1b4610f541b0eff180fdd84d4c4753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga207c883325c68cfe80f7e9698f389fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga207c883325c68cfe80f7e9698f389fdc">LL_RCC_PLLM_DIV_53</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga207c883325c68cfe80f7e9698f389fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ecd5eb1afdc3c5c9d4ef05ab98fe39b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga7ecd5eb1afdc3c5c9d4ef05ab98fe39b">LL_RCC_PLLM_DIV_54</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:ga7ecd5eb1afdc3c5c9d4ef05ab98fe39b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c04392512a2d4f9b3398096e307b97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gac4c04392512a2d4f9b3398096e307b97">LL_RCC_PLLM_DIV_55</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gac4c04392512a2d4f9b3398096e307b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacebb959af9bfcca4a33fa5abdf75ad2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gacebb959af9bfcca4a33fa5abdf75ad2a">LL_RCC_PLLM_DIV_56</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a>)</td></tr>
<tr class="separator:gacebb959af9bfcca4a33fa5abdf75ad2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3994bdc54df2d14775e665aeac63bb3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga3994bdc54df2d14775e665aeac63bb3f">LL_RCC_PLLM_DIV_57</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga3994bdc54df2d14775e665aeac63bb3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3f18e8bcb73215b089b90b90655e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaee3f18e8bcb73215b089b90b90655e54">LL_RCC_PLLM_DIV_58</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:gaee3f18e8bcb73215b089b90b90655e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga273d909b9553baaa3a4e17945d6151f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga273d909b9553baaa3a4e17945d6151f7">LL_RCC_PLLM_DIV_59</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga273d909b9553baaa3a4e17945d6151f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb9c6c4044cfc69c24ba47e22c5ef0e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gadb9c6c4044cfc69c24ba47e22c5ef0e0">LL_RCC_PLLM_DIV_60</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td></tr>
<tr class="separator:gadb9c6c4044cfc69c24ba47e22c5ef0e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5393a212731fc7250d2ba7f8529ac19a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga5393a212731fc7250d2ba7f8529ac19a">LL_RCC_PLLM_DIV_61</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga5393a212731fc7250d2ba7f8529ac19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292c0125d78229e55e035a440e489bc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga292c0125d78229e55e035a440e489bc1">LL_RCC_PLLM_DIV_62</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:ga292c0125d78229e55e035a440e489bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga100be046b8b073b23deba64257a7a6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga100be046b8b073b23deba64257a7a6b6">LL_RCC_PLLM_DIV_63</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga100be046b8b073b23deba64257a7a6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga94c363b53c77ffec11cab0dfe3b4d163" name="ga94c363b53c77ffec11cab0dfe3b4d163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94c363b53c77ffec11cab0dfe3b4d163">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_10&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 10 </p>

</div>
</div>
<a id="ga1499bff2e796ed9791f2a1882d6edde7" name="ga1499bff2e796ed9791f2a1882d6edde7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1499bff2e796ed9791f2a1882d6edde7">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_11&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 11 </p>

</div>
</div>
<a id="gaf714b0704e3a58639f7a22adcca0255d" name="gaf714b0704e3a58639f7a22adcca0255d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf714b0704e3a58639f7a22adcca0255d">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_12&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 12 </p>

</div>
</div>
<a id="ga8acbd833732976d12555631478208ec4" name="ga8acbd833732976d12555631478208ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8acbd833732976d12555631478208ec4">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_13&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 13 </p>

</div>
</div>
<a id="gaeec81f5619ee987139148bed80eee61a" name="gaeec81f5619ee987139148bed80eee61a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeec81f5619ee987139148bed80eee61a">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_14&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 14 </p>

</div>
</div>
<a id="gab48bc188d9a40159a287bc14d05c5dc9" name="gab48bc188d9a40159a287bc14d05c5dc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab48bc188d9a40159a287bc14d05c5dc9">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_15&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 15 </p>

</div>
</div>
<a id="ga0d0c0f311ad441943661a8cf2f354a24" name="ga0d0c0f311ad441943661a8cf2f354a24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d0c0f311ad441943661a8cf2f354a24">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_16&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 16 </p>

</div>
</div>
<a id="ga98affec67af4e64cc1c2ce50b669e074" name="ga98affec67af4e64cc1c2ce50b669e074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98affec67af4e64cc1c2ce50b669e074">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_17&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 17 </p>

</div>
</div>
<a id="ga6fb473ba4f4d9e221cd9b7accceeccf7" name="ga6fb473ba4f4d9e221cd9b7accceeccf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fb473ba4f4d9e221cd9b7accceeccf7">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_18&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 18 </p>

</div>
</div>
<a id="ga32d4074e78f69454101bdc6b5d7de607" name="ga32d4074e78f69454101bdc6b5d7de607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32d4074e78f69454101bdc6b5d7de607">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_19&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 19 </p>

</div>
</div>
<a id="gac24f9fd7bd4b98cfd66e6439d8ea6468" name="gac24f9fd7bd4b98cfd66e6439d8ea6468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac24f9fd7bd4b98cfd66e6439d8ea6468">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_2&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 2 </p>

</div>
</div>
<a id="ga1181606d17f74cdb1a2f8e512b959614" name="ga1181606d17f74cdb1a2f8e512b959614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1181606d17f74cdb1a2f8e512b959614">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_20&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 20 </p>

</div>
</div>
<a id="gaa62fae8e8d4809047a4c6583cba4081b" name="gaa62fae8e8d4809047a4c6583cba4081b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa62fae8e8d4809047a4c6583cba4081b">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_21&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 21 </p>

</div>
</div>
<a id="gadaab59874086dd817e2830da43a1b7fc" name="gadaab59874086dd817e2830da43a1b7fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadaab59874086dd817e2830da43a1b7fc">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_22&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 22 </p>

</div>
</div>
<a id="ga5746d5d6826fade1993ff184f4d41f60" name="ga5746d5d6826fade1993ff184f4d41f60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5746d5d6826fade1993ff184f4d41f60">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_23&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 23 </p>

</div>
</div>
<a id="ga03fcf5ab03da850b5d86e109b0133976" name="ga03fcf5ab03da850b5d86e109b0133976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03fcf5ab03da850b5d86e109b0133976">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_24&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 24 </p>

</div>
</div>
<a id="gace4ebde7cc9dd7013c1f9effa586a4b6" name="gace4ebde7cc9dd7013c1f9effa586a4b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace4ebde7cc9dd7013c1f9effa586a4b6">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_25&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 25 </p>

</div>
</div>
<a id="gaf2a0013a6b47a7bace091db0df6d2a04" name="gaf2a0013a6b47a7bace091db0df6d2a04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2a0013a6b47a7bace091db0df6d2a04">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_26&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 26 </p>

</div>
</div>
<a id="gacfdeb066924503d20b84df8af75b4a4f" name="gacfdeb066924503d20b84df8af75b4a4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfdeb066924503d20b84df8af75b4a4f">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_27&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 27 </p>

</div>
</div>
<a id="ga5c4c1b1b08c77719548146790b6f5920" name="ga5c4c1b1b08c77719548146790b6f5920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c4c1b1b08c77719548146790b6f5920">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_28&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 28 </p>

</div>
</div>
<a id="ga906835f3d6ed280716b1a50ac68538ac" name="ga906835f3d6ed280716b1a50ac68538ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga906835f3d6ed280716b1a50ac68538ac">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_29&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 29 </p>

</div>
</div>
<a id="ga84c779907aef2a45b744187bfaa5a7ac" name="ga84c779907aef2a45b744187bfaa5a7ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84c779907aef2a45b744187bfaa5a7ac">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_3&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 3 </p>

</div>
</div>
<a id="ga46a34d3c3da0c392ac312086fa8df0fb" name="ga46a34d3c3da0c392ac312086fa8df0fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46a34d3c3da0c392ac312086fa8df0fb">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_30&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 30 </p>

</div>
</div>
<a id="ga271a0446898b32f78ae95f79f6fbdeba" name="ga271a0446898b32f78ae95f79f6fbdeba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga271a0446898b32f78ae95f79f6fbdeba">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_31&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 31 </p>

</div>
</div>
<a id="gaeabefd688c970659c9e28097ff385194" name="gaeabefd688c970659c9e28097ff385194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeabefd688c970659c9e28097ff385194">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_32&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 32 </p>

</div>
</div>
<a id="gae95f07f9485aceabd5925c74c5f6ae89" name="gae95f07f9485aceabd5925c74c5f6ae89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae95f07f9485aceabd5925c74c5f6ae89">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_33&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 33 </p>

</div>
</div>
<a id="gaa8627db6d34b9ac87cd5c47a7db5023d" name="gaa8627db6d34b9ac87cd5c47a7db5023d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8627db6d34b9ac87cd5c47a7db5023d">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_34&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 34 </p>

</div>
</div>
<a id="ga1fb721452f870fa7ec94a9b0d2a6c358" name="ga1fb721452f870fa7ec94a9b0d2a6c358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fb721452f870fa7ec94a9b0d2a6c358">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_35&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 35 </p>

</div>
</div>
<a id="ga8008650d3a1e9f18f82428a68664ce87" name="ga8008650d3a1e9f18f82428a68664ce87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8008650d3a1e9f18f82428a68664ce87">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_36&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 36 </p>

</div>
</div>
<a id="ga36ccd0b41afcd61db56bd4aed44fc358" name="ga36ccd0b41afcd61db56bd4aed44fc358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36ccd0b41afcd61db56bd4aed44fc358">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_37&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 37 </p>

</div>
</div>
<a id="gaafb7676684d10036bea47116e09a372f" name="gaafb7676684d10036bea47116e09a372f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafb7676684d10036bea47116e09a372f">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_38&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 38 </p>

</div>
</div>
<a id="ga7eee547f653ca23e8da30e133d474458" name="ga7eee547f653ca23e8da30e133d474458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7eee547f653ca23e8da30e133d474458">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_39&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 39 </p>

</div>
</div>
<a id="ga0c370c08ce98f8025cc122d3453ba72e" name="ga0c370c08ce98f8025cc122d3453ba72e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c370c08ce98f8025cc122d3453ba72e">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_4&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 4 </p>

</div>
</div>
<a id="gae42e07056376130d44558d345c45a835" name="gae42e07056376130d44558d345c45a835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae42e07056376130d44558d345c45a835">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_40&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 40 </p>

</div>
</div>
<a id="gaf8127533a4d3255009fb28d1f9a2ef59" name="gaf8127533a4d3255009fb28d1f9a2ef59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8127533a4d3255009fb28d1f9a2ef59">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_41&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 41 </p>

</div>
</div>
<a id="gaad5660a0c7e5bc5afbfee20b1e75d55c" name="gaad5660a0c7e5bc5afbfee20b1e75d55c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad5660a0c7e5bc5afbfee20b1e75d55c">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_42&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 42 </p>

</div>
</div>
<a id="gaea5e84dc05e2463141022522166f43a4" name="gaea5e84dc05e2463141022522166f43a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea5e84dc05e2463141022522166f43a4">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_43&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 43 </p>

</div>
</div>
<a id="gaa7cb0273e69f721593db2928cea1ba59" name="gaa7cb0273e69f721593db2928cea1ba59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7cb0273e69f721593db2928cea1ba59">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_44&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 44 </p>

</div>
</div>
<a id="gaa7bc7bee430d6a1b3184a00b08a27e9b" name="gaa7bc7bee430d6a1b3184a00b08a27e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7bc7bee430d6a1b3184a00b08a27e9b">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_45&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 45 </p>

</div>
</div>
<a id="gad2ffc117f816c7528365e280201776d3" name="gad2ffc117f816c7528365e280201776d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2ffc117f816c7528365e280201776d3">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_46&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 46 </p>

</div>
</div>
<a id="ga4b9ff6ff366d543b1fa8b8f9b751e329" name="ga4b9ff6ff366d543b1fa8b8f9b751e329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b9ff6ff366d543b1fa8b8f9b751e329">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_47&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 47 </p>

</div>
</div>
<a id="gaf96b5fdcb7db13163a4c9f1afaddd128" name="gaf96b5fdcb7db13163a4c9f1afaddd128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf96b5fdcb7db13163a4c9f1afaddd128">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_48&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 48 </p>

</div>
</div>
<a id="ga601e72d77f20acc12bb84a8a240fd947" name="ga601e72d77f20acc12bb84a8a240fd947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga601e72d77f20acc12bb84a8a240fd947">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_49&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 49 </p>

</div>
</div>
<a id="gad2bc0d39cf3bf69c75be87bf94c68fb9" name="gad2bc0d39cf3bf69c75be87bf94c68fb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2bc0d39cf3bf69c75be87bf94c68fb9">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_5&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 5 </p>

</div>
</div>
<a id="gafea2427c34b1593287d0df3aa9862215" name="gafea2427c34b1593287d0df3aa9862215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafea2427c34b1593287d0df3aa9862215">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_50&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 50 </p>

</div>
</div>
<a id="ga7ef897658a18a34466e6d5a3b7facd41" name="ga7ef897658a18a34466e6d5a3b7facd41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ef897658a18a34466e6d5a3b7facd41">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_51&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 51 </p>

</div>
</div>
<a id="ga3d1b4610f541b0eff180fdd84d4c4753" name="ga3d1b4610f541b0eff180fdd84d4c4753"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d1b4610f541b0eff180fdd84d4c4753">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_52&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 52 </p>

</div>
</div>
<a id="ga207c883325c68cfe80f7e9698f389fdc" name="ga207c883325c68cfe80f7e9698f389fdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga207c883325c68cfe80f7e9698f389fdc">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_53&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 53 </p>

</div>
</div>
<a id="ga7ecd5eb1afdc3c5c9d4ef05ab98fe39b" name="ga7ecd5eb1afdc3c5c9d4ef05ab98fe39b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ecd5eb1afdc3c5c9d4ef05ab98fe39b">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_54&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 54 </p>

</div>
</div>
<a id="gac4c04392512a2d4f9b3398096e307b97" name="gac4c04392512a2d4f9b3398096e307b97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4c04392512a2d4f9b3398096e307b97">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_55&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 55 </p>

</div>
</div>
<a id="gacebb959af9bfcca4a33fa5abdf75ad2a" name="gacebb959af9bfcca4a33fa5abdf75ad2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacebb959af9bfcca4a33fa5abdf75ad2a">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_56&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 56 </p>

</div>
</div>
<a id="ga3994bdc54df2d14775e665aeac63bb3f" name="ga3994bdc54df2d14775e665aeac63bb3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3994bdc54df2d14775e665aeac63bb3f">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_57&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 57 </p>

</div>
</div>
<a id="gaee3f18e8bcb73215b089b90b90655e54" name="gaee3f18e8bcb73215b089b90b90655e54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee3f18e8bcb73215b089b90b90655e54">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_58&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 58 </p>

</div>
</div>
<a id="ga273d909b9553baaa3a4e17945d6151f7" name="ga273d909b9553baaa3a4e17945d6151f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga273d909b9553baaa3a4e17945d6151f7">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_59&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 59 </p>

</div>
</div>
<a id="ga29223ad8f6ab1fbcda8cc303b4d22f37" name="ga29223ad8f6ab1fbcda8cc303b4d22f37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29223ad8f6ab1fbcda8cc303b4d22f37">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_6&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 6 </p>

</div>
</div>
<a id="gadb9c6c4044cfc69c24ba47e22c5ef0e0" name="gadb9c6c4044cfc69c24ba47e22c5ef0e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb9c6c4044cfc69c24ba47e22c5ef0e0">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_60&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 60 </p>

</div>
</div>
<a id="ga5393a212731fc7250d2ba7f8529ac19a" name="ga5393a212731fc7250d2ba7f8529ac19a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5393a212731fc7250d2ba7f8529ac19a">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_61&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 61 </p>

</div>
</div>
<a id="ga292c0125d78229e55e035a440e489bc1" name="ga292c0125d78229e55e035a440e489bc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga292c0125d78229e55e035a440e489bc1">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_62&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 62 </p>

</div>
</div>
<a id="ga100be046b8b073b23deba64257a7a6b6" name="ga100be046b8b073b23deba64257a7a6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga100be046b8b073b23deba64257a7a6b6">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_63&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 63 </p>

</div>
</div>
<a id="gaf7d3200118b71984e365f868a9ecf4fe" name="gaf7d3200118b71984e365f868a9ecf4fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7d3200118b71984e365f868a9ecf4fe">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_7&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 7 </p>

</div>
</div>
<a id="gacc20d37373e295e42048a50f71f5d337" name="gacc20d37373e295e42048a50f71f5d337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc20d37373e295e42048a50f71f5d337">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_8&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 8 </p>

</div>
</div>
<a id="gaa13233eefc6d1f17cc8e7c9093362026" name="gaa13233eefc6d1f17cc8e7c9093362026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa13233eefc6d1f17cc8e7c9093362026">&#9670;&nbsp;</a></span>LL_RCC_PLLM_DIV_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLM_DIV_9&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PLL, PLLI2S and PLLSAI division factor by 9 </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
