# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# Date created = 15:15:57  October 25, 2016
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		demo_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY demo
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:15:57  OCTOBER 25, 2016"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_video_vga_controller_0.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_video_rgb_resampler_0.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_video_pixel_buffer_dma_0.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_video_dual_clock_buffer_0.v
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_tristate_conduit_bridge_0.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_004.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_performance_counter_0.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_nios2_qsys_0_test_bench.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_nios2_qsys_0_oci_test_bench.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_tck.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_sysclk.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_new_sdram_controller_0_test_component.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_jtag_uart_0.v
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_irq_mapper.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_id_router_004.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_id_router_003.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_id_router_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_id_router_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_id_router.sv
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_generic_tristate_controller_0.v
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_addr_router_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_addr_router_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_addr_router.sv
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/altera_tristate_controller_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/altera_tristate_controller_aggregator.sv
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/altera_reset_synchronizer.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/altera_reset_controller.v
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/altera_merlin_width_adapter.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/altera_merlin_slave_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/altera_merlin_slave_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/altera_merlin_master_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/altera_merlin_master_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/nios_system.v
set_global_assignment -name VERILOG_FILE demo.v
set_global_assignment -name QIP_FILE pll.qip
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"