# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do Delay_Direction_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work gate_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {Delay_Direction.vo}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 06:03:35 on Mar 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." Delay_Direction.vo 
# -- Compiling module Delay_Direction
# 
# Top level modules:
# 	Delay_Direction
# End time: 06:03:35 on Mar 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Load canceled
