# j21_project

* input.j21 : input file for compilation
* output : terminal output
* j21.futil : Calyx IR after compilation
* j21.v : generated Verilog
* j21.data : input file for Verilator simulation
* result.json : Verilator simulation result
