<profile>

<section name = "Vitis HLS Report for 'subT1_pipl'" level="0">
<item name = "Date">Sun Jan 24 08:16:23 2021
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_subT1_lev_stage_4_fu_422">subT1_lev_stage_4, 1, 1, 3.333 ns, 3.333 ns, 1, 1, no</column>
<column name="grp_subT1_lev_stage_3_fu_436">subT1_lev_stage_3, 1, 1, 3.333 ns, 3.333 ns, 1, 1, no</column>
<column name="grp_subT1_lev_stage_2_fu_450">subT1_lev_stage_2, 4, 8, 13.332 ns, 26.664 ns, 4, 8, no</column>
<column name="grp_subT1_lev_stage_1_fu_468">subT1_lev_stage_1, 4, 8, 13.332 ns, 26.664 ns, 4, 8, no</column>
<column name="grp_subT1_lev_stage_fu_486">subT1_lev_stage, 4, 8, 13.332 ns, 26.664 ns, 4, 8, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_304_1">?, ?, 2 ~ 39, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 148, -</column>
<column name="FIFO">-, -, 1644, 936, -</column>
<column name="Instance">-, -, 1308, 1643, 6</column>
<column name="Memory">0, -, 170, 180, 0</column>
<column name="Multiplexer">-, -, -, 732, -</column>
<column name="Register">-, -, 84, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 1</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_532_32_1_1_U58">mux_532_32_1_1, 0, 0, 0, 26, 0</column>
<column name="mux_532_32_1_1_U59">mux_532_32_1_1, 0, 0, 0, 26, 0</column>
<column name="grp_subT1_lev_stage_fu_486">subT1_lev_stage, 0, 0, 330, 399, 2</column>
<column name="grp_subT1_lev_stage_1_fu_468">subT1_lev_stage_1, 0, 0, 328, 397, 2</column>
<column name="grp_subT1_lev_stage_2_fu_450">subT1_lev_stage_2, 0, 0, 324, 393, 2</column>
<column name="grp_subT1_lev_stage_3_fu_436">subT1_lev_stage_3, 0, 0, 163, 201, 0</column>
<column name="grp_subT1_lev_stage_4_fu_422">subT1_lev_stage_4, 0, 0, 163, 201, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_U">subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupbkb, 0, 32, 33, 0, 32, 32, 1, 1024</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1_U">subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupbkb, 0, 32, 33, 0, 32, 32, 1, 1024</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2_U">subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupbkb, 0, 32, 33, 0, 32, 32, 1, 1024</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3_U">subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupbkb, 0, 32, 33, 0, 32, 32, 1, 1024</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4_U">subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupbkb, 0, 32, 33, 0, 32, 32, 1, 1024</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5_U">subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupcud, 0, 2, 3, 0, 32, 1, 1, 32</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6_U">subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupcud, 0, 2, 3, 0, 32, 1, 1, 32</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7_U">subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupcud, 0, 2, 3, 0, 32, 1, 1, 32</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8_U">subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupcud, 0, 2, 3, 0, 32, 1, 1, 32</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9_U">subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupcud, 0, 2, 3, 0, 32, 1, 1, 32</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="IDRpipes_10_fifo_U">0, 133, 0, -, 1, 64, 64</column>
<column name="IDRpipes_6_fifo_U">0, 133, 0, -, 1, 64, 64</column>
<column name="IDRpipes_7_fifo_U">0, 133, 0, -, 1, 64, 64</column>
<column name="IDRpipes_8_fifo_U">0, 133, 0, -, 1, 64, 64</column>
<column name="IDRpipes_9_fifo_U">0, 133, 0, -, 1, 64, 64</column>
<column name="IDRpipes_fifo_U">0, 133, 0, -, 1, 64, 64</column>
<column name="childindexpipe_10_fifo_U">0, 133, 0, -, 1, 64, 64</column>
<column name="childindexpipe_6_fifo_U">0, 133, 0, -, 1, 64, 64</column>
<column name="childindexpipe_7_fifo_U">0, 133, 0, -, 1, 64, 64</column>
<column name="childindexpipe_8_fifo_U">0, 133, 0, -, 1, 64, 64</column>
<column name="childindexpipe_9_fifo_U">0, 133, 0, -, 1, 64, 64</column>
<column name="childindexpipe_fifo_U">0, 133, 0, -, 1, 64, 64</column>
<column name="lev_retpipe_10_fifo_U">0, 8, 0, -, 1, 1, 1</column>
<column name="lev_retpipe_6_fifo_U">0, 8, 0, -, 1, 1, 1</column>
<column name="lev_retpipe_7_fifo_U">0, 8, 0, -, 1, 1, 1</column>
<column name="lev_retpipe_8_fifo_U">0, 8, 0, -, 1, 1, 1</column>
<column name="lev_retpipe_9_fifo_U">0, 8, 0, -, 1, 1, 1</column>
<column name="lev_retpipe_fifo_U">0, 8, 0, -, 1, 1, 1</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state14">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_int_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op111_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="grp_nbreadreq_fu_222_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_1_nbreadreq_fu_230_p3">and, 0, 0, 2, 1, 0</column>
<column name="OutTuppipe1_din">or, 0, 0, 128, 128, 65</column>
<column name="ap_block_state13">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="IDRpipe1_blk_n">9, 2, 1, 2</column>
<column name="IDRpipes_10_write">9, 2, 1, 2</column>
<column name="IDRpipes_6_read">9, 2, 1, 2</column>
<column name="IDRpipes_6_write">9, 2, 1, 2</column>
<column name="IDRpipes_7_read">9, 2, 1, 2</column>
<column name="IDRpipes_7_write">9, 2, 1, 2</column>
<column name="IDRpipes_8_read">9, 2, 1, 2</column>
<column name="IDRpipes_8_write">9, 2, 1, 2</column>
<column name="IDRpipes_9_read">9, 2, 1, 2</column>
<column name="IDRpipes_9_write">9, 2, 1, 2</column>
<column name="IDRpipes_read">9, 2, 1, 2</column>
<column name="OutTuppipe1_blk_n">9, 2, 1, 2</column>
<column name="Wsigpipe1161_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">65, 15, 1, 15</column>
<column name="childindexpipe_10_write">9, 2, 1, 2</column>
<column name="childindexpipe_6_read">9, 2, 1, 2</column>
<column name="childindexpipe_6_write">9, 2, 1, 2</column>
<column name="childindexpipe_7_read">9, 2, 1, 2</column>
<column name="childindexpipe_7_write">9, 2, 1, 2</column>
<column name="childindexpipe_8_read">9, 2, 1, 2</column>
<column name="childindexpipe_8_write">9, 2, 1, 2</column>
<column name="childindexpipe_9_read">9, 2, 1, 2</column>
<column name="childindexpipe_9_write">9, 2, 1, 2</column>
<column name="childindexpipe_read">9, 2, 1, 2</column>
<column name="lev_retpipe_10_write">9, 2, 1, 2</column>
<column name="lev_retpipe_6_read">9, 2, 1, 2</column>
<column name="lev_retpipe_6_write">9, 2, 1, 2</column>
<column name="lev_retpipe_7_read">9, 2, 1, 2</column>
<column name="lev_retpipe_7_write">9, 2, 1, 2</column>
<column name="lev_retpipe_8_read">9, 2, 1, 2</column>
<column name="lev_retpipe_8_write">9, 2, 1, 2</column>
<column name="lev_retpipe_9_read">9, 2, 1, 2</column>
<column name="lev_retpipe_9_write">9, 2, 1, 2</column>
<column name="lev_retpipe_read">9, 2, 1, 2</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1_address0">14, 3, 5, 15</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1_ce0">14, 3, 1, 3</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1_we0">9, 2, 1, 2</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2_address0">14, 3, 5, 15</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2_ce0">14, 3, 1, 3</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2_we0">9, 2, 1, 2</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3_address0">14, 3, 5, 15</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3_ce0">14, 3, 1, 3</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3_we0">9, 2, 1, 2</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4_address0">14, 3, 5, 15</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4_ce0">14, 3, 1, 3</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4_we0">9, 2, 1, 2</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5_address0">14, 3, 5, 15</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5_ce0">14, 3, 1, 3</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5_we0">9, 2, 1, 2</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6_address0">14, 3, 5, 15</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6_ce0">14, 3, 1, 3</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6_we0">9, 2, 1, 2</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7_address0">14, 3, 5, 15</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7_ce0">14, 3, 1, 3</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7_we0">9, 2, 1, 2</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8_address0">14, 3, 5, 15</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8_ce0">14, 3, 1, 3</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8_we0">9, 2, 1, 2</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9_address0">14, 3, 5, 15</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9_ce0">14, 3, 1, 3</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9_we0">9, 2, 1, 2</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_address0">14, 3, 5, 15</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_ce0">14, 3, 1, 3</column>
<column name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="IDRobject_wind_reg_716">32, 0, 32, 0</column>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="grp_subT1_lev_stage_1_fu_468_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_subT1_lev_stage_2_fu_450_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_subT1_lev_stage_3_fu_436_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_subT1_lev_stage_4_fu_422_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_subT1_lev_stage_fu_486_ap_start_reg">1, 0, 1, 0</column>
<column name="resultIndDepth_depth_reg_721">32, 0, 32, 0</column>
<column name="tmp_reg_706">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, subT1_pipl, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, subT1_pipl, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, subT1_pipl, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, subT1_pipl, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, subT1_pipl, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, subT1_pipl, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, subT1_pipl, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, subT1_pipl, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, subT1_pipl, return value</column>
<column name="IDRpipe1_dout">in, 52, ap_fifo, IDRpipe1, pointer</column>
<column name="IDRpipe1_empty_n">in, 1, ap_fifo, IDRpipe1, pointer</column>
<column name="IDRpipe1_read">out, 1, ap_fifo, IDRpipe1, pointer</column>
<column name="Wsigpipe1161_dout">in, 1, ap_fifo, Wsigpipe1161, pointer</column>
<column name="Wsigpipe1161_empty_n">in, 1, ap_fifo, Wsigpipe1161, pointer</column>
<column name="Wsigpipe1161_read">out, 1, ap_fifo, Wsigpipe1161, pointer</column>
<column name="OutTuppipe1_din">out, 128, ap_fifo, OutTuppipe1, pointer</column>
<column name="OutTuppipe1_full_n">in, 1, ap_fifo, OutTuppipe1, pointer</column>
<column name="OutTuppipe1_write">out, 1, ap_fifo, OutTuppipe1, pointer</column>
</table>
</item>
</section>
</profile>
