--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf elbertv2.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 29135 paths analyzed, 963 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.168ns.
--------------------------------------------------------------------------------

Paths for end point caracter2<1>_0 (SLICE_X0Y27.BY), 800 paths
--------------------------------------------------------------------------------
Slack (setup path):     73.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_28 (FF)
  Destination:          caracter2<1>_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      10.046ns (Levels of Logic = 6)
  Clock Path Skew:      -0.122ns (0.263 - 0.385)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_28 to caracter2<1>_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y30.XQ       Tcko                  0.521   conteo_caracteres<28>
                                                       conteo_caracteres_28
    SLICE_X3Y24.G3       net (fanout=3)        1.605   conteo_caracteres<28>
    SLICE_X3Y24.COUT     Topcyg                1.009   conteo_caracteres_cmp_eq00001_wg_cy<5>
                                                       conteo_caracteres_cmp_eq00001_wg_lut<5>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<5>
    SLICE_X3Y25.CIN      net (fanout=1)        0.000   conteo_caracteres_cmp_eq00001_wg_cy<5>
    SLICE_X3Y25.XB       Tcinxb                0.216   conteo_caracteres_cmp_eq00001_wg_cy<6>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<6>
    SLICE_X3Y30.G1       net (fanout=40)       0.768   conteo_caracteres_cmp_eq00001_wg_cy<6>
    SLICE_X3Y30.Y        Tilo                  0.561   mux0001_cmp_eq0018
                                                       mux0001_cmp_eq000211
    SLICE_X6Y21.F3       net (fanout=9)        1.779   N107
    SLICE_X6Y21.X        Tilo                  0.601   mux0001_cmp_eq0030
                                                       mux0001_cmp_eq00301
    SLICE_X0Y26.F4       net (fanout=10)       0.850   mux0001_cmp_eq0030
    SLICE_X0Y26.COUT     Topcyf                1.133   _mux0012_wg_cy<5>
                                                       _mux0012_wg_lut<4>
                                                       _mux0012_wg_cy<4>
                                                       _mux0012_wg_cy<5>
    SLICE_X0Y27.CIN      net (fanout=1)        0.000   _mux0012_wg_cy<5>
    SLICE_X0Y27.XB       Tcinxb                0.313   caracter2<1><0>
                                                       _mux0012_wg_cy<6>
    SLICE_X0Y27.BY       net (fanout=1)        0.410   _mux0012
    SLICE_X0Y27.CLK      Tdick                 0.280   caracter2<1><0>
                                                       caracter2<1>_0
    -------------------------------------------------  ---------------------------
    Total                                     10.046ns (4.634ns logic, 5.412ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     73.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_28 (FF)
  Destination:          caracter2<1>_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      9.926ns (Levels of Logic = 6)
  Clock Path Skew:      -0.122ns (0.263 - 0.385)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_28 to caracter2<1>_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y30.XQ       Tcko                  0.521   conteo_caracteres<28>
                                                       conteo_caracteres_28
    SLICE_X3Y24.G3       net (fanout=3)        1.605   conteo_caracteres<28>
    SLICE_X3Y24.COUT     Topcyg                1.009   conteo_caracteres_cmp_eq00001_wg_cy<5>
                                                       conteo_caracteres_cmp_eq00001_wg_lut<5>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<5>
    SLICE_X3Y25.CIN      net (fanout=1)        0.000   conteo_caracteres_cmp_eq00001_wg_cy<5>
    SLICE_X3Y25.XB       Tcinxb                0.216   conteo_caracteres_cmp_eq00001_wg_cy<6>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<6>
    SLICE_X0Y21.G1       net (fanout=40)       0.791   conteo_caracteres_cmp_eq00001_wg_cy<6>
    SLICE_X0Y21.Y        Tilo                  0.616   mux0001_cmp_eq0015
                                                       mux0001_cmp_eq000311
    SLICE_X8Y18.G1       net (fanout=12)       1.057   N105
    SLICE_X8Y18.Y        Tilo                  0.616   N236
                                                       mux0001_cmp_eq00032
    SLICE_X0Y26.G3       net (fanout=14)       1.365   mux0001_cmp_eq0003
    SLICE_X0Y26.COUT     Topcyg                1.127   _mux0012_wg_cy<5>
                                                       _mux0012_wg_lut<5>
                                                       _mux0012_wg_cy<5>
    SLICE_X0Y27.CIN      net (fanout=1)        0.000   _mux0012_wg_cy<5>
    SLICE_X0Y27.XB       Tcinxb                0.313   caracter2<1><0>
                                                       _mux0012_wg_cy<6>
    SLICE_X0Y27.BY       net (fanout=1)        0.410   _mux0012
    SLICE_X0Y27.CLK      Tdick                 0.280   caracter2<1><0>
                                                       caracter2<1>_0
    -------------------------------------------------  ---------------------------
    Total                                      9.926ns (4.698ns logic, 5.228ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     73.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_21 (FF)
  Destination:          caracter2<1>_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      9.617ns (Levels of Logic = 8)
  Clock Path Skew:      -0.109ns (0.263 - 0.372)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_21 to caracter2<1>_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y26.YQ       Tcko                  0.596   conteo_caracteres<20>
                                                       conteo_caracteres_21
    SLICE_X3Y22.F3       net (fanout=3)        0.824   conteo_caracteres<21>
    SLICE_X3Y22.COUT     Topcyf                1.026   conteo_caracteres_cmp_eq00001_wg_cy<1>
                                                       conteo_caracteres_cmp_eq00001_wg_lut<0>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<0>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<1>
    SLICE_X3Y23.CIN      net (fanout=1)        0.000   conteo_caracteres_cmp_eq00001_wg_cy<1>
    SLICE_X3Y23.COUT     Tbyp                  0.130   conteo_caracteres_cmp_eq00001_wg_cy<3>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<2>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<3>
    SLICE_X3Y24.CIN      net (fanout=1)        0.000   conteo_caracteres_cmp_eq00001_wg_cy<3>
    SLICE_X3Y24.COUT     Tbyp                  0.130   conteo_caracteres_cmp_eq00001_wg_cy<5>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<4>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<5>
    SLICE_X3Y25.CIN      net (fanout=1)        0.000   conteo_caracteres_cmp_eq00001_wg_cy<5>
    SLICE_X3Y25.XB       Tcinxb                0.216   conteo_caracteres_cmp_eq00001_wg_cy<6>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<6>
    SLICE_X3Y30.G1       net (fanout=40)       0.768   conteo_caracteres_cmp_eq00001_wg_cy<6>
    SLICE_X3Y30.Y        Tilo                  0.561   mux0001_cmp_eq0018
                                                       mux0001_cmp_eq000211
    SLICE_X6Y21.F3       net (fanout=9)        1.779   N107
    SLICE_X6Y21.X        Tilo                  0.601   mux0001_cmp_eq0030
                                                       mux0001_cmp_eq00301
    SLICE_X0Y26.F4       net (fanout=10)       0.850   mux0001_cmp_eq0030
    SLICE_X0Y26.COUT     Topcyf                1.133   _mux0012_wg_cy<5>
                                                       _mux0012_wg_lut<4>
                                                       _mux0012_wg_cy<4>
                                                       _mux0012_wg_cy<5>
    SLICE_X0Y27.CIN      net (fanout=1)        0.000   _mux0012_wg_cy<5>
    SLICE_X0Y27.XB       Tcinxb                0.313   caracter2<1><0>
                                                       _mux0012_wg_cy<6>
    SLICE_X0Y27.BY       net (fanout=1)        0.410   _mux0012
    SLICE_X0Y27.CLK      Tdick                 0.280   caracter2<1><0>
                                                       caracter2<1>_0
    -------------------------------------------------  ---------------------------
    Total                                      9.617ns (4.986ns logic, 4.631ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point caracter2<0>_3 (SLICE_X0Y31.CIN), 703 paths
--------------------------------------------------------------------------------
Slack (setup path):     73.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_28 (FF)
  Destination:          caracter2<0>_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      9.967ns (Levels of Logic = 7)
  Clock Path Skew:      -0.117ns (0.268 - 0.385)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_28 to caracter2<0>_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y30.XQ       Tcko                  0.521   conteo_caracteres<28>
                                                       conteo_caracteres_28
    SLICE_X3Y24.G3       net (fanout=3)        1.605   conteo_caracteres<28>
    SLICE_X3Y24.COUT     Topcyg                1.009   conteo_caracteres_cmp_eq00001_wg_cy<5>
                                                       conteo_caracteres_cmp_eq00001_wg_lut<5>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<5>
    SLICE_X3Y25.CIN      net (fanout=1)        0.000   conteo_caracteres_cmp_eq00001_wg_cy<5>
    SLICE_X3Y25.XB       Tcinxb                0.216   conteo_caracteres_cmp_eq00001_wg_cy<6>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<6>
    SLICE_X3Y30.G1       net (fanout=40)       0.768   conteo_caracteres_cmp_eq00001_wg_cy<6>
    SLICE_X3Y30.Y        Tilo                  0.561   mux0001_cmp_eq0018
                                                       mux0001_cmp_eq000211
    SLICE_X6Y21.F3       net (fanout=9)        1.779   N107
    SLICE_X6Y21.X        Tilo                  0.601   mux0001_cmp_eq0030
                                                       mux0001_cmp_eq00301
    SLICE_X0Y29.G4       net (fanout=10)       1.115   mux0001_cmp_eq0030
    SLICE_X0Y29.COUT     Topcyg                1.127   _mux0003_wg_cy<3>
                                                       _mux0003_wg_lut<3>
                                                       _mux0003_wg_cy<3>
    SLICE_X0Y30.CIN      net (fanout=1)        0.000   _mux0003_wg_cy<3>
    SLICE_X0Y30.COUT     Tbyp                  0.156   _mux0003
                                                       _mux0003_wg_cy<4>
                                                       _mux0003_wg_cy<5>
    SLICE_X0Y31.CIN      net (fanout=1)        0.000   _mux0003
    SLICE_X0Y31.CLK      Tcinck                0.509   caracter2<0><3>
                                                       _mux0003_rt
                                                       caracter2<0>_3
    -------------------------------------------------  ---------------------------
    Total                                      9.967ns (4.700ns logic, 5.267ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     73.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_28 (FF)
  Destination:          caracter2<0>_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      9.681ns (Levels of Logic = 7)
  Clock Path Skew:      -0.117ns (0.268 - 0.385)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_28 to caracter2<0>_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y30.XQ       Tcko                  0.521   conteo_caracteres<28>
                                                       conteo_caracteres_28
    SLICE_X3Y24.G3       net (fanout=3)        1.605   conteo_caracteres<28>
    SLICE_X3Y24.COUT     Topcyg                1.009   conteo_caracteres_cmp_eq00001_wg_cy<5>
                                                       conteo_caracteres_cmp_eq00001_wg_lut<5>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<5>
    SLICE_X3Y25.CIN      net (fanout=1)        0.000   conteo_caracteres_cmp_eq00001_wg_cy<5>
    SLICE_X3Y25.XB       Tcinxb                0.216   conteo_caracteres_cmp_eq00001_wg_cy<6>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<6>
    SLICE_X0Y21.G1       net (fanout=40)       0.791   conteo_caracteres_cmp_eq00001_wg_cy<6>
    SLICE_X0Y21.Y        Tilo                  0.616   mux0001_cmp_eq0015
                                                       mux0001_cmp_eq000311
    SLICE_X8Y18.G1       net (fanout=12)       1.057   N105
    SLICE_X8Y18.Y        Tilo                  0.616   N236
                                                       mux0001_cmp_eq00032
    SLICE_X0Y29.G1       net (fanout=14)       1.458   mux0001_cmp_eq0003
    SLICE_X0Y29.COUT     Topcyg                1.127   _mux0003_wg_cy<3>
                                                       _mux0003_wg_lut<3>
                                                       _mux0003_wg_cy<3>
    SLICE_X0Y30.CIN      net (fanout=1)        0.000   _mux0003_wg_cy<3>
    SLICE_X0Y30.COUT     Tbyp                  0.156   _mux0003
                                                       _mux0003_wg_cy<4>
                                                       _mux0003_wg_cy<5>
    SLICE_X0Y31.CIN      net (fanout=1)        0.000   _mux0003
    SLICE_X0Y31.CLK      Tcinck                0.509   caracter2<0><3>
                                                       _mux0003_rt
                                                       caracter2<0>_3
    -------------------------------------------------  ---------------------------
    Total                                      9.681ns (4.770ns logic, 4.911ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     73.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_21 (FF)
  Destination:          caracter2<0>_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      9.538ns (Levels of Logic = 9)
  Clock Path Skew:      -0.104ns (0.268 - 0.372)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_21 to caracter2<0>_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y26.YQ       Tcko                  0.596   conteo_caracteres<20>
                                                       conteo_caracteres_21
    SLICE_X3Y22.F3       net (fanout=3)        0.824   conteo_caracteres<21>
    SLICE_X3Y22.COUT     Topcyf                1.026   conteo_caracteres_cmp_eq00001_wg_cy<1>
                                                       conteo_caracteres_cmp_eq00001_wg_lut<0>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<0>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<1>
    SLICE_X3Y23.CIN      net (fanout=1)        0.000   conteo_caracteres_cmp_eq00001_wg_cy<1>
    SLICE_X3Y23.COUT     Tbyp                  0.130   conteo_caracteres_cmp_eq00001_wg_cy<3>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<2>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<3>
    SLICE_X3Y24.CIN      net (fanout=1)        0.000   conteo_caracteres_cmp_eq00001_wg_cy<3>
    SLICE_X3Y24.COUT     Tbyp                  0.130   conteo_caracteres_cmp_eq00001_wg_cy<5>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<4>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<5>
    SLICE_X3Y25.CIN      net (fanout=1)        0.000   conteo_caracteres_cmp_eq00001_wg_cy<5>
    SLICE_X3Y25.XB       Tcinxb                0.216   conteo_caracteres_cmp_eq00001_wg_cy<6>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<6>
    SLICE_X3Y30.G1       net (fanout=40)       0.768   conteo_caracteres_cmp_eq00001_wg_cy<6>
    SLICE_X3Y30.Y        Tilo                  0.561   mux0001_cmp_eq0018
                                                       mux0001_cmp_eq000211
    SLICE_X6Y21.F3       net (fanout=9)        1.779   N107
    SLICE_X6Y21.X        Tilo                  0.601   mux0001_cmp_eq0030
                                                       mux0001_cmp_eq00301
    SLICE_X0Y29.G4       net (fanout=10)       1.115   mux0001_cmp_eq0030
    SLICE_X0Y29.COUT     Topcyg                1.127   _mux0003_wg_cy<3>
                                                       _mux0003_wg_lut<3>
                                                       _mux0003_wg_cy<3>
    SLICE_X0Y30.CIN      net (fanout=1)        0.000   _mux0003_wg_cy<3>
    SLICE_X0Y30.COUT     Tbyp                  0.156   _mux0003
                                                       _mux0003_wg_cy<4>
                                                       _mux0003_wg_cy<5>
    SLICE_X0Y31.CIN      net (fanout=1)        0.000   _mux0003
    SLICE_X0Y31.CLK      Tcinck                0.509   caracter2<0><3>
                                                       _mux0003_rt
                                                       caracter2<0>_3
    -------------------------------------------------  ---------------------------
    Total                                      9.538ns (5.052ns logic, 4.486ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point caracter2<0>_0 (SLICE_X14Y22.CIN), 768 paths
--------------------------------------------------------------------------------
Slack (setup path):     73.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_28 (FF)
  Destination:          caracter2<0>_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      9.772ns (Levels of Logic = 7)
  Clock Path Skew:      -0.174ns (0.211 - 0.385)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_28 to caracter2<0>_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y30.XQ       Tcko                  0.521   conteo_caracteres<28>
                                                       conteo_caracteres_28
    SLICE_X3Y24.G3       net (fanout=3)        1.605   conteo_caracteres<28>
    SLICE_X3Y24.COUT     Topcyg                1.009   conteo_caracteres_cmp_eq00001_wg_cy<5>
                                                       conteo_caracteres_cmp_eq00001_wg_lut<5>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<5>
    SLICE_X3Y25.CIN      net (fanout=1)        0.000   conteo_caracteres_cmp_eq00001_wg_cy<5>
    SLICE_X3Y25.XB       Tcinxb                0.216   conteo_caracteres_cmp_eq00001_wg_cy<6>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<6>
    SLICE_X3Y30.G1       net (fanout=40)       0.768   conteo_caracteres_cmp_eq00001_wg_cy<6>
    SLICE_X3Y30.Y        Tilo                  0.561   mux0001_cmp_eq0018
                                                       mux0001_cmp_eq000211
    SLICE_X6Y21.F3       net (fanout=9)        1.779   N107
    SLICE_X6Y21.X        Tilo                  0.601   mux0001_cmp_eq0030
                                                       mux0001_cmp_eq00301
    SLICE_X14Y20.G1      net (fanout=10)       0.920   mux0001_cmp_eq0030
    SLICE_X14Y20.COUT    Topcyg                1.127   _mux0006_wg_cy<3>
                                                       _mux0006_wg_lut<3>
                                                       _mux0006_wg_cy<3>
    SLICE_X14Y21.CIN     net (fanout=1)        0.000   _mux0006_wg_cy<3>
    SLICE_X14Y21.COUT    Tbyp                  0.156   _mux0006
                                                       _mux0006_wg_cy<4>
                                                       _mux0006_wg_cy<5>
    SLICE_X14Y22.CIN     net (fanout=1)        0.000   _mux0006
    SLICE_X14Y22.CLK     Tcinck                0.509   caracter2<0><0>
                                                       _mux0006_rt
                                                       caracter2<0>_0
    -------------------------------------------------  ---------------------------
    Total                                      9.772ns (4.700ns logic, 5.072ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     73.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_28 (FF)
  Destination:          caracter2<0>_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      9.575ns (Levels of Logic = 7)
  Clock Path Skew:      -0.174ns (0.211 - 0.385)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_28 to caracter2<0>_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y30.XQ       Tcko                  0.521   conteo_caracteres<28>
                                                       conteo_caracteres_28
    SLICE_X3Y24.G3       net (fanout=3)        1.605   conteo_caracteres<28>
    SLICE_X3Y24.COUT     Topcyg                1.009   conteo_caracteres_cmp_eq00001_wg_cy<5>
                                                       conteo_caracteres_cmp_eq00001_wg_lut<5>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<5>
    SLICE_X3Y25.CIN      net (fanout=1)        0.000   conteo_caracteres_cmp_eq00001_wg_cy<5>
    SLICE_X3Y25.XB       Tcinxb                0.216   conteo_caracteres_cmp_eq00001_wg_cy<6>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<6>
    SLICE_X0Y21.G1       net (fanout=40)       0.791   conteo_caracteres_cmp_eq00001_wg_cy<6>
    SLICE_X0Y21.Y        Tilo                  0.616   mux0001_cmp_eq0015
                                                       mux0001_cmp_eq000311
    SLICE_X0Y23.G3       net (fanout=12)       0.827   N105
    SLICE_X0Y23.Y        Tilo                  0.616   mux0001_cmp_eq0027
                                                       mux0001_cmp_eq00231
    SLICE_X14Y20.F4      net (fanout=14)       1.576   mux0001_cmp_eq0023
    SLICE_X14Y20.COUT    Topcyf                1.133   _mux0006_wg_cy<3>
                                                       _mux0006_wg_lut<2>
                                                       _mux0006_wg_cy<2>
                                                       _mux0006_wg_cy<3>
    SLICE_X14Y21.CIN     net (fanout=1)        0.000   _mux0006_wg_cy<3>
    SLICE_X14Y21.COUT    Tbyp                  0.156   _mux0006
                                                       _mux0006_wg_cy<4>
                                                       _mux0006_wg_cy<5>
    SLICE_X14Y22.CIN     net (fanout=1)        0.000   _mux0006
    SLICE_X14Y22.CLK     Tcinck                0.509   caracter2<0><0>
                                                       _mux0006_rt
                                                       caracter2<0>_0
    -------------------------------------------------  ---------------------------
    Total                                      9.575ns (4.776ns logic, 4.799ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     73.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_21 (FF)
  Destination:          caracter2<0>_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      9.343ns (Levels of Logic = 9)
  Clock Path Skew:      -0.161ns (0.211 - 0.372)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_21 to caracter2<0>_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y26.YQ       Tcko                  0.596   conteo_caracteres<20>
                                                       conteo_caracteres_21
    SLICE_X3Y22.F3       net (fanout=3)        0.824   conteo_caracteres<21>
    SLICE_X3Y22.COUT     Topcyf                1.026   conteo_caracteres_cmp_eq00001_wg_cy<1>
                                                       conteo_caracteres_cmp_eq00001_wg_lut<0>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<0>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<1>
    SLICE_X3Y23.CIN      net (fanout=1)        0.000   conteo_caracteres_cmp_eq00001_wg_cy<1>
    SLICE_X3Y23.COUT     Tbyp                  0.130   conteo_caracteres_cmp_eq00001_wg_cy<3>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<2>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<3>
    SLICE_X3Y24.CIN      net (fanout=1)        0.000   conteo_caracteres_cmp_eq00001_wg_cy<3>
    SLICE_X3Y24.COUT     Tbyp                  0.130   conteo_caracteres_cmp_eq00001_wg_cy<5>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<4>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<5>
    SLICE_X3Y25.CIN      net (fanout=1)        0.000   conteo_caracteres_cmp_eq00001_wg_cy<5>
    SLICE_X3Y25.XB       Tcinxb                0.216   conteo_caracteres_cmp_eq00001_wg_cy<6>
                                                       conteo_caracteres_cmp_eq00001_wg_cy<6>
    SLICE_X3Y30.G1       net (fanout=40)       0.768   conteo_caracteres_cmp_eq00001_wg_cy<6>
    SLICE_X3Y30.Y        Tilo                  0.561   mux0001_cmp_eq0018
                                                       mux0001_cmp_eq000211
    SLICE_X6Y21.F3       net (fanout=9)        1.779   N107
    SLICE_X6Y21.X        Tilo                  0.601   mux0001_cmp_eq0030
                                                       mux0001_cmp_eq00301
    SLICE_X14Y20.G1      net (fanout=10)       0.920   mux0001_cmp_eq0030
    SLICE_X14Y20.COUT    Topcyg                1.127   _mux0006_wg_cy<3>
                                                       _mux0006_wg_lut<3>
                                                       _mux0006_wg_cy<3>
    SLICE_X14Y21.CIN     net (fanout=1)        0.000   _mux0006_wg_cy<3>
    SLICE_X14Y21.COUT    Tbyp                  0.156   _mux0006
                                                       _mux0006_wg_cy<4>
                                                       _mux0006_wg_cy<5>
    SLICE_X14Y22.CIN     net (fanout=1)        0.000   _mux0006
    SLICE_X14Y22.CLK     Tcinck                0.509   caracter2<0><0>
                                                       _mux0006_rt
                                                       caracter2<0>_0
    -------------------------------------------------  ---------------------------
    Total                                      9.343ns (5.052ns logic, 4.291ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point salida_color_1 (SLICE_X1Y2.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conteo_color_2 (FF)
  Destination:          salida_color_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.092ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (0.097 - 0.078)
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: conteo_color_2 to salida_color_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.XQ        Tcko                  0.417   conteo_color<2>
                                                       conteo_color_2
    SLICE_X1Y2.F3        net (fanout=4)        0.269   conteo_color<2>
    SLICE_X1Y2.CLK       Tckf        (-Th)    -0.406   salida_color_1
                                                       Mrom_salida_color_mux0000111
                                                       salida_color_1
    -------------------------------------------------  ---------------------------
    Total                                      1.092ns (0.823ns logic, 0.269ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------

Paths for end point salida_color_1 (SLICE_X1Y2.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conteo_color_0 (FF)
  Destination:          salida_color_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.097 - 0.082)
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: conteo_color_0 to salida_color_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y3.XQ        Tcko                  0.417   conteo_color<0>
                                                       conteo_color_0
    SLICE_X1Y2.F4        net (fanout=3)        0.293   conteo_color<0>
    SLICE_X1Y2.CLK       Tckf        (-Th)    -0.406   salida_color_1
                                                       Mrom_salida_color_mux0000111
                                                       salida_color_1
    -------------------------------------------------  ---------------------------
    Total                                      1.116ns (0.823ns logic, 0.293ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------

Paths for end point salida_color_0 (SLICE_X1Y2.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conteo_color_0 (FF)
  Destination:          salida_color_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.097 - 0.082)
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: conteo_color_0 to salida_color_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y3.XQ        Tcko                  0.417   conteo_color<0>
                                                       conteo_color_0
    SLICE_X1Y2.G4        net (fanout=3)        0.293   conteo_color<0>
    SLICE_X1Y2.CLK       Tckg        (-Th)    -0.406   salida_color_1
                                                       Mrom_salida_color_mux000012
                                                       salida_color_0
    -------------------------------------------------  ---------------------------
    Total                                      1.116ns (0.823ns logic, 0.293ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: conteo_color<0>/CLK
  Logical resource: conteo_color_0/CK
  Location pin: SLICE_X0Y3.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: conteo_color<0>/CLK
  Logical resource: conteo_color_0/CK
  Location pin: SLICE_X0Y3.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: conteo_color<0>/CLK
  Logical resource: conteo_color_1/CK
  Location pin: SLICE_X0Y3.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   10.168|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 29135 paths, 0 nets, and 2190 connections

Design statistics:
   Minimum period:  10.168ns{1}   (Maximum frequency:  98.348MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 17 12:49:48 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4522 MB



