Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Jul 11 15:08:41 2025
| Host         : DESKTOP-S15BKKL running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : xa7z010-clg225
| Speed File   : -1I  PRODUCTION 1.09 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  61          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (61)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (157)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (55)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (61)
-------------------------
 There are 61 register/latch pins with no clock driven by root clock pin: ap_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (157)
--------------------------------------------------
 There are 157 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (55)
-------------------------------------
 There are 55 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  172          inf        0.000                      0                  172           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           172 Endpoints
Min Delay           172 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.402ns  (logic 1.810ns (53.199%)  route 1.592ns (46.801%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[1]/C
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[1]/Q
                         net (fo=4, routed)           1.290     1.709    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/b[1]
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.327     2.036 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_3/O
                         net (fo=2, routed)           0.302     2.338    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_3_n_0
    SLICE_X2Y51          LUT4 (Prop_lut4_I3_O)        0.332     2.670 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_6/O
                         net (fo=1, routed)           0.000     2.670    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_6_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.068 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.068    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.402 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.402    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[5]
    SLICE_X2Y52          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.381ns  (logic 1.789ns (52.908%)  route 1.592ns (47.092%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[1]/C
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[1]/Q
                         net (fo=4, routed)           1.290     1.709    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/b[1]
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.327     2.036 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_3/O
                         net (fo=2, routed)           0.302     2.338    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_3_n_0
    SLICE_X2Y51          LUT4 (Prop_lut4_I3_O)        0.332     2.670 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_6/O
                         net (fo=1, routed)           0.000     2.670    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_6_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.068 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.068    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.381 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.381    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[7]
    SLICE_X2Y52          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.307ns  (logic 1.715ns (51.855%)  route 1.592ns (48.145%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[1]/C
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[1]/Q
                         net (fo=4, routed)           1.290     1.709    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/b[1]
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.327     2.036 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_3/O
                         net (fo=2, routed)           0.302     2.338    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_3_n_0
    SLICE_X2Y51          LUT4 (Prop_lut4_I3_O)        0.332     2.670 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_6/O
                         net (fo=1, routed)           0.000     2.670    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_6_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.068 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.068    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.307 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.307    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[6]
    SLICE_X2Y52          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.291ns  (logic 1.699ns (51.621%)  route 1.592ns (48.379%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[1]/C
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[1]/Q
                         net (fo=4, routed)           1.290     1.709    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/b[1]
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.327     2.036 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_3/O
                         net (fo=2, routed)           0.302     2.338    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_3_n_0
    SLICE_X2Y51          LUT4 (Prop_lut4_I3_O)        0.332     2.670 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_6/O
                         net (fo=1, routed)           0.000     2.670    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_6_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.068 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.068    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.291 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.291    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[4]
    SLICE_X2Y52          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.085ns  (logic 1.393ns (45.154%)  route 1.692ns (54.846%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[1]/C
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[1]/Q
                         net (fo=4, routed)           1.290     1.709    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/b[1]
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.327     2.036 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_3/O
                         net (fo=2, routed)           0.402     2.438    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_3_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.647     3.085 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.085    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[3]
    SLICE_X2Y51          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.918ns  (logic 1.326ns (45.437%)  route 1.592ns (54.563%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[1]/C
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[1]/Q
                         net (fo=4, routed)           1.290     1.709    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/b[1]
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.327     2.036 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_3/O
                         net (fo=2, routed)           0.302     2.338    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_3_n_0
    SLICE_X2Y51          LUT4 (Prop_lut4_I3_O)        0.332     2.670 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_6/O
                         net (fo=1, routed)           0.000     2.670    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_6_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     2.918 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.918    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[2]
    SLICE_X2Y51          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.756ns  (logic 0.580ns (21.046%)  route 2.176ns (78.954%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]/C
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=6, routed)           1.219     1.675    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]_0
    SLICE_X0Y52          LUT2 (Prop_lut2_I0_O)        0.124     1.799 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata[9]_i_1/O
                         net (fo=10, routed)          0.957     2.756    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ar_hs
    SLICE_X4Y50          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.756ns  (logic 0.580ns (21.046%)  route 2.176ns (78.954%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]/C
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=6, routed)           1.219     1.675    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]_0
    SLICE_X0Y52          LUT2 (Prop_lut2_I0_O)        0.124     1.799 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata[9]_i_1/O
                         net (fo=10, routed)          0.957     2.756    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ar_hs
    SLICE_X4Y50          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_gie_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.672ns  (logic 0.934ns (34.951%)  route 1.738ns (65.049%))
  Logic Levels:           3  (FDRE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/waddr_reg[4]/C
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/waddr_reg[4]/Q
                         net (fo=5, routed)           0.888     1.344    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/waddr_reg_n_0_[4]
    SLICE_X1Y53          LUT5 (Prop_lut5_I0_O)        0.152     1.496 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_i_2/O
                         net (fo=3, routed)           0.850     2.346    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_i_2_n_0
    SLICE_X2Y53          LUT5 (Prop_lut5_I2_O)        0.326     2.672 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_gie_i_1/O
                         net (fo=1, routed)           0.000     2.672    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_gie_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_gie_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.661ns  (logic 0.580ns (21.795%)  route 2.081ns (78.205%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]/C
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=6, routed)           1.219     1.675    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]_0
    SLICE_X0Y52          LUT2 (Prop_lut2_I0_O)        0.124     1.799 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata[9]_i_1/O
                         net (fo=10, routed)          0.862     2.661    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ar_hs
    SLICE_X4Y53          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_auto_restart_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/auto_restart_status_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.141ns (48.499%)  route 0.150ns (51.501%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_auto_restart_reg/C
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_auto_restart_reg/Q
                         net (fo=5, routed)           0.150     0.291    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/p_5_in[7]
    SLICE_X0Y52          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/auto_restart_status_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.265%)  route 0.108ns (36.735%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]/C
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[7]
    SLICE_X3Y52          LUT6 (Prop_lut6_I3_O)        0.045     0.294 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata[7]_i_2/O
                         net (fo=1, routed)           0.000     0.294    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata[7]_i_2_n_0
    SLICE_X3Y52          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_auto_restart_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_auto_restart_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.953%)  route 0.130ns (41.047%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_auto_restart_reg/C
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_auto_restart_reg/Q
                         net (fo=5, routed)           0.130     0.271    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/p_5_in[7]
    SLICE_X1Y54          LUT5 (Prop_lut5_I4_O)        0.045     0.316 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_auto_restart_i_1/O
                         net (fo=1, routed)           0.000     0.316    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_auto_restart_i_1_n_0
    SLICE_X1Y54          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_auto_restart_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ier_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ier_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.500%)  route 0.143ns (43.500%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ier_reg/C
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ier_reg/Q
                         net (fo=3, routed)           0.143     0.284    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ier
    SLICE_X2Y53          LUT5 (Prop_lut5_I4_O)        0.045     0.329 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ier_i_1/O
                         net (fo=1, routed)           0.000     0.329    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ier_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ier_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.168%)  route 0.210ns (59.832%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.210     0.351    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_done
    SLICE_X2Y51          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.168%)  route 0.210ns (59.832%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.210     0.351    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_done
    SLICE_X2Y51          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.168%)  route 0.210ns (59.832%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.210     0.351    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_done
    SLICE_X2Y51          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.168%)  route 0.210ns (59.832%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.210     0.351    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_done
    SLICE_X2Y51          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.141ns (39.871%)  route 0.213ns (60.129%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.213     0.354    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_done
    SLICE_X2Y52          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.141ns (39.871%)  route 0.213ns (60.129%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.213     0.354    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_done
    SLICE_X2Y52          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------





