<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub Verilog Weekly Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2022-07-17T02:27:48Z</updated>
  <subtitle>Weekly Trending of Verilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>badgeteam/mch2022-fpga-test-psram-passthrough</title>
    <updated>2022-07-17T02:27:48Z</updated>
    <id>tag:github.com,2022-07-17:/badgeteam/mch2022-fpga-test-psram-passthrough</id>
    <link href="https://github.com/badgeteam/mch2022-fpga-test-psram-passthrough" rel="alternate"></link>
    <summary type="html">&lt;p&gt;&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>ucb-bar/nvdla-wrapper</title>
    <updated>2022-07-17T02:27:48Z</updated>
    <id>tag:github.com,2022-07-17:/ucb-bar/nvdla-wrapper</id>
    <link href="https://github.com/ucb-bar/nvdla-wrapper" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Wraps the NVDLA project for Chipyard integration&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>sifive/block-nvdla-sifive</title>
    <updated>2022-07-17T02:27:48Z</updated>
    <id>tag:github.com,2022-07-17:/sifive/block-nvdla-sifive</id>
    <link href="https://github.com/sifive/block-nvdla-sifive" rel="alternate"></link>
    <summary type="html">&lt;p&gt;&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>