// Seed: 3545418220
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_13;
  assign id_6 = id_9;
  logic id_14;
  ;
  assign id_1 = id_2;
  wire id_15;
endmodule
module module_1 #(
    parameter id_1  = 32'd21,
    parameter id_16 = 32'd37,
    parameter id_4  = 32'd40
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5[id_4-id_1 : id_16],
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17[1 :-1],
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  input wire id_31;
  inout wire id_30;
  inout wire id_29;
  output wire id_28;
  input wire id_27;
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  inout logic [7:0] id_17;
  output wire _id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  module_0 modCall_1 (
      id_8,
      id_25,
      id_19,
      id_11,
      id_13,
      id_24,
      id_30,
      id_23,
      id_20,
      id_29,
      id_19,
      id_26
  );
  inout wire _id_4;
  output wire id_3;
  output wire id_2;
  inout wire _id_1;
endmodule
