// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VysyxSoCFull__Syms.h"


void VysyxSoCFull::traceChgSub1(void* userp, VerilatedVcd* tracep) {
    VysyxSoCFull__Syms* __restrict vlSymsp = static_cast<VysyxSoCFull__Syms*>(userp);
    VysyxSoCFull* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* const oldp = tracep->oldp(vlSymsp->__Vm_baseCode + 4286);
    if (false && oldp) {}  // Prevent unused
    // Variables
    VlWide<4>/*127:0*/ __Vtemp8073;
    VlWide<4>/*127:0*/ __Vtemp8074;
    VlWide<4>/*127:0*/ __Vtemp8077;
    VlWide<4>/*127:0*/ __Vtemp8078;
    VlWide<4>/*127:0*/ __Vtemp8079;
    VlWide<4>/*127:0*/ __Vtemp8082;
    VlWide<16>/*511:0*/ __Vtemp8085;
    VlWide<16>/*511:0*/ __Vtemp8086;
    VlWide<16>/*511:0*/ __Vtemp8087;
    VlWide<16>/*511:0*/ __Vtemp8090;
    VlWide<16>/*511:0*/ __Vtemp8091;
    VlWide<16>/*511:0*/ __Vtemp8092;
    VlWide<4>/*127:0*/ __Vtemp8093;
    VlWide<4>/*127:0*/ __Vtemp8094;
    VlWide<4>/*127:0*/ __Vtemp8097;
    VlWide<4>/*127:0*/ __Vtemp8098;
    VlWide<4>/*127:0*/ __Vtemp8099;
    VlWide<4>/*127:0*/ __Vtemp8102;
    VlWide<16>/*511:0*/ __Vtemp8103;
    VlWide<16>/*511:0*/ __Vtemp8106;
    VlWide<16>/*511:0*/ __Vtemp8107;
    VlWide<33>/*1055:0*/ __Vtemp8108;
    VlWide<16>/*511:0*/ __Vtemp8112;
    VlWide<4>/*127:0*/ __Vtemp8113;
    VlWide<4>/*127:0*/ __Vtemp8114;
    VlWide<4>/*127:0*/ __Vtemp8117;
    VlWide<4>/*127:0*/ __Vtemp8118;
    VlWide<4>/*127:0*/ __Vtemp8119;
    VlWide<4>/*127:0*/ __Vtemp8122;
    VlWide<16>/*511:0*/ __Vtemp8125;
    VlWide<16>/*511:0*/ __Vtemp8126;
    VlWide<16>/*511:0*/ __Vtemp8127;
    VlWide<16>/*511:0*/ __Vtemp8130;
    VlWide<16>/*511:0*/ __Vtemp8131;
    VlWide<16>/*511:0*/ __Vtemp8132;
    VlWide<4>/*127:0*/ __Vtemp8133;
    VlWide<4>/*127:0*/ __Vtemp8134;
    VlWide<4>/*127:0*/ __Vtemp8137;
    VlWide<4>/*127:0*/ __Vtemp8138;
    VlWide<4>/*127:0*/ __Vtemp8139;
    VlWide<4>/*127:0*/ __Vtemp8142;
    VlWide<16>/*511:0*/ __Vtemp8143;
    VlWide<16>/*511:0*/ __Vtemp8146;
    VlWide<16>/*511:0*/ __Vtemp8147;
    VlWide<33>/*1055:0*/ __Vtemp8148;
    VlWide<16>/*511:0*/ __Vtemp8152;
    VlWide<8>/*255:0*/ __Vtemp8155;
    VlWide<8>/*255:0*/ __Vtemp8156;
    VlWide<8>/*255:0*/ __Vtemp8157;
    VlWide<8>/*255:0*/ __Vtemp8160;
    VlWide<8>/*255:0*/ __Vtemp8161;
    VlWide<8>/*255:0*/ __Vtemp8162;
    VlWide<8>/*255:0*/ __Vtemp8163;
    VlWide<8>/*255:0*/ __Vtemp8166;
    VlWide<8>/*255:0*/ __Vtemp8167;
    VlWide<17>/*543:0*/ __Vtemp8168;
    VlWide<8>/*255:0*/ __Vtemp8172;
    VlWide<8>/*255:0*/ __Vtemp8175;
    VlWide<8>/*255:0*/ __Vtemp8176;
    VlWide<8>/*255:0*/ __Vtemp8177;
    VlWide<8>/*255:0*/ __Vtemp8180;
    VlWide<8>/*255:0*/ __Vtemp8181;
    VlWide<8>/*255:0*/ __Vtemp8182;
    VlWide<8>/*255:0*/ __Vtemp8183;
    VlWide<8>/*255:0*/ __Vtemp8186;
    VlWide<8>/*255:0*/ __Vtemp8187;
    VlWide<17>/*543:0*/ __Vtemp8188;
    VlWide<8>/*255:0*/ __Vtemp8192;
    VlWide<4>/*127:0*/ __Vtemp8193;
    VlWide<4>/*127:0*/ __Vtemp8194;
    VlWide<4>/*127:0*/ __Vtemp8197;
    VlWide<4>/*127:0*/ __Vtemp8198;
    VlWide<4>/*127:0*/ __Vtemp8199;
    VlWide<4>/*127:0*/ __Vtemp8202;
    VlWide<16>/*511:0*/ __Vtemp8205;
    VlWide<16>/*511:0*/ __Vtemp8206;
    VlWide<16>/*511:0*/ __Vtemp8207;
    VlWide<16>/*511:0*/ __Vtemp8210;
    VlWide<16>/*511:0*/ __Vtemp8211;
    VlWide<16>/*511:0*/ __Vtemp8212;
    VlWide<4>/*127:0*/ __Vtemp8213;
    VlWide<4>/*127:0*/ __Vtemp8214;
    VlWide<4>/*127:0*/ __Vtemp8217;
    VlWide<4>/*127:0*/ __Vtemp8218;
    VlWide<4>/*127:0*/ __Vtemp8219;
    VlWide<4>/*127:0*/ __Vtemp8222;
    VlWide<16>/*511:0*/ __Vtemp8223;
    VlWide<16>/*511:0*/ __Vtemp8226;
    VlWide<16>/*511:0*/ __Vtemp8227;
    VlWide<33>/*1055:0*/ __Vtemp8228;
    VlWide<16>/*511:0*/ __Vtemp8232;
    VlWide<4>/*127:0*/ __Vtemp8233;
    VlWide<4>/*127:0*/ __Vtemp8234;
    VlWide<4>/*127:0*/ __Vtemp8237;
    VlWide<4>/*127:0*/ __Vtemp8238;
    VlWide<4>/*127:0*/ __Vtemp8239;
    VlWide<4>/*127:0*/ __Vtemp8242;
    VlWide<16>/*511:0*/ __Vtemp8245;
    VlWide<16>/*511:0*/ __Vtemp8246;
    VlWide<32>/*1023:0*/ __Vtemp8247;
    VlWide<32>/*1023:0*/ __Vtemp8250;
    VlWide<32>/*1023:0*/ __Vtemp8251;
    VlWide<33>/*1055:0*/ __Vtemp8252;
    VlWide<16>/*511:0*/ __Vtemp8256;
    VlWide<33>/*1055:0*/ __Vtemp8257;
    VlWide<32>/*1023:0*/ __Vtemp8261;
    VlWide<4>/*127:0*/ __Vtemp8262;
    VlWide<4>/*127:0*/ __Vtemp8263;
    VlWide<4>/*127:0*/ __Vtemp8266;
    VlWide<4>/*127:0*/ __Vtemp8267;
    VlWide<4>/*127:0*/ __Vtemp8268;
    VlWide<4>/*127:0*/ __Vtemp8271;
    VlWide<32>/*1023:0*/ __Vtemp8272;
    VlWide<32>/*1023:0*/ __Vtemp8275;
    VlWide<32>/*1023:0*/ __Vtemp8276;
    VlWide<33>/*1055:0*/ __Vtemp8277;
    VlWide<32>/*1023:0*/ __Vtemp8281;
    VlWide<5>/*159:0*/ __Vtemp8283;
    VlWide<5>/*159:0*/ __Vtemp8284;
    VlWide<5>/*159:0*/ __Vtemp8290;
    VlWide<5>/*159:0*/ __Vtemp8291;
    VlWide<4>/*127:0*/ __Vtemp8296;
    VlWide<4>/*127:0*/ __Vtemp8298;
    VlWide<4>/*127:0*/ __Vtemp8299;
    VlWide<4>/*127:0*/ __Vtemp8301;
    VlWide<4>/*127:0*/ __Vtemp8302;
    VlWide<4>/*127:0*/ __Vtemp8303;
    VlWide<4>/*127:0*/ __Vtemp8304;
    VlWide<4>/*127:0*/ __Vtemp8305;
    VlWide<4>/*127:0*/ __Vtemp8306;
    VlWide<4>/*127:0*/ __Vtemp8307;
    VlWide<4>/*127:0*/ __Vtemp8308;
    VlWide<4>/*127:0*/ __Vtemp8309;
    VlWide<4>/*127:0*/ __Vtemp8310;
    VlWide<4>/*127:0*/ __Vtemp8311;
    VlWide<4>/*127:0*/ __Vtemp8312;
    VlWide<4>/*127:0*/ __Vtemp8313;
    VlWide<4>/*127:0*/ __Vtemp8314;
    VlWide<4>/*127:0*/ __Vtemp8315;
    VlWide<4>/*127:0*/ __Vtemp8316;
    VlWide<4>/*127:0*/ __Vtemp8317;
    VlWide<4>/*127:0*/ __Vtemp8318;
    VlWide<4>/*127:0*/ __Vtemp8319;
    VlWide<4>/*127:0*/ __Vtemp8320;
    VlWide<8>/*255:0*/ __Vtemp8323;
    VlWide<8>/*255:0*/ __Vtemp8324;
    VlWide<16>/*511:0*/ __Vtemp8325;
    VlWide<16>/*511:0*/ __Vtemp8328;
    VlWide<16>/*511:0*/ __Vtemp8329;
    VlWide<17>/*543:0*/ __Vtemp8330;
    VlWide<8>/*255:0*/ __Vtemp8334;
    VlWide<17>/*543:0*/ __Vtemp8335;
    VlWide<16>/*511:0*/ __Vtemp8339;
    VlWide<16>/*511:0*/ __Vtemp8340;
    VlWide<16>/*511:0*/ __Vtemp8343;
    VlWide<16>/*511:0*/ __Vtemp8344;
    VlWide<17>/*543:0*/ __Vtemp8345;
    VlWide<16>/*511:0*/ __Vtemp8349;
    VlWide<4>/*127:0*/ __Vtemp8350;
    VlWide<3>/*95:0*/ __Vtemp8355;
    VlWide<3>/*95:0*/ __Vtemp8359;
    VlWide<3>/*95:0*/ __Vtemp8363;
    VlWide<3>/*95:0*/ __Vtemp8367;
    VlWide<3>/*95:0*/ __Vtemp8371;
    VlWide<3>/*95:0*/ __Vtemp8375;
    VlWide<3>/*95:0*/ __Vtemp8379;
    VlWide<3>/*95:0*/ __Vtemp8383;
    VlWide<3>/*95:0*/ __Vtemp8387;
    VlWide<3>/*95:0*/ __Vtemp8391;
    VlWide<3>/*95:0*/ __Vtemp8395;
    VlWide<3>/*95:0*/ __Vtemp8399;
    VlWide<3>/*95:0*/ __Vtemp8403;
    VlWide<3>/*95:0*/ __Vtemp8407;
    VlWide<3>/*95:0*/ __Vtemp8411;
    VlWide<3>/*95:0*/ __Vtemp8415;
    VlWide<3>/*95:0*/ __Vtemp8419;
    VlWide<3>/*95:0*/ __Vtemp8423;
    VlWide<3>/*95:0*/ __Vtemp8427;
    VlWide<3>/*95:0*/ __Vtemp8431;
    VlWide<3>/*95:0*/ __Vtemp8435;
    VlWide<3>/*95:0*/ __Vtemp8439;
    VlWide<3>/*95:0*/ __Vtemp8443;
    VlWide<3>/*95:0*/ __Vtemp8447;
    VlWide<4>/*127:0*/ __Vtemp8449;
    VlWide<4>/*127:0*/ __Vtemp8450;
    // Body
    {
        if (VL_UNLIKELY(vlTOPp->__Vm_traceActivity[2U])) {
            tracep->chgBit(oldp+0,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                          >> ((2U & 
                                               ((IData)(
                                                        (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                         >> 0x22U)) 
                                                << 1U)) 
                                              | (1U 
                                                 & (IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                            >> 0x22U))))))));
            tracep->chgBit(oldp+1,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                          >> ((2U & 
                                               ((IData)(
                                                        (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                         >> 0x23U)) 
                                                << 1U)) 
                                              | (1U 
                                                 & (IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                            >> 0x23U))))))));
            tracep->chgBit(oldp+2,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                          >> ((2U & 
                                               ((IData)(
                                                        (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                         >> 0x24U)) 
                                                << 1U)) 
                                              | (1U 
                                                 & (IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                            >> 0x24U))))))));
            tracep->chgBit(oldp+3,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                          >> ((2U & 
                                               ((IData)(
                                                        (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                         >> 0x25U)) 
                                                << 1U)) 
                                              | (1U 
                                                 & (IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                            >> 0x25U))))))));
            tracep->chgBit(oldp+4,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                          >> ((2U & 
                                               ((IData)(
                                                        (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                         >> 0x26U)) 
                                                << 1U)) 
                                              | (1U 
                                                 & (IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                            >> 0x26U))))))));
            tracep->chgBit(oldp+5,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                          >> ((2U & 
                                               ((IData)(
                                                        (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                         >> 0x27U)) 
                                                << 1U)) 
                                              | (1U 
                                                 & (IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                            >> 0x27U))))))));
            tracep->chgBit(oldp+6,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                          >> ((2U & 
                                               ((IData)(
                                                        (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                         >> 0x28U)) 
                                                << 1U)) 
                                              | (1U 
                                                 & (IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                            >> 0x28U))))))));
            tracep->chgBit(oldp+7,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                          >> ((2U & 
                                               ((IData)(
                                                        (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                         >> 0x29U)) 
                                                << 1U)) 
                                              | (1U 
                                                 & (IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                            >> 0x29U))))))));
            tracep->chgBit(oldp+8,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                          >> ((2U & 
                                               ((IData)(
                                                        (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                         >> 0x2aU)) 
                                                << 1U)) 
                                              | (1U 
                                                 & (IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                            >> 0x2aU))))))));
            tracep->chgBit(oldp+9,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                          >> ((2U & 
                                               ((IData)(
                                                        (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                         >> 0x2bU)) 
                                                << 1U)) 
                                              | (1U 
                                                 & (IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                            >> 0x2bU))))))));
            tracep->chgBit(oldp+10,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                           >> ((2U 
                                                & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                            >> 0x2cU)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (IData)(
                                                            (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                             >> 0x2cU))))))));
            tracep->chgBit(oldp+11,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                           >> ((2U 
                                                & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                            >> 0x2dU)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (IData)(
                                                            (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                             >> 0x2dU))))))));
            tracep->chgBit(oldp+12,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                           >> ((2U 
                                                & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                            >> 0x2eU)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (IData)(
                                                            (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                             >> 0x2eU))))))));
            tracep->chgBit(oldp+13,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                           >> ((2U 
                                                & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                            >> 0x2fU)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (IData)(
                                                            (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                             >> 0x2fU))))))));
            tracep->chgBit(oldp+14,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                           >> ((2U 
                                                & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                            >> 0x30U)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (IData)(
                                                            (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                             >> 0x30U))))))));
            tracep->chgBit(oldp+15,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                           >> ((2U 
                                                & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                            >> 0x31U)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (IData)(
                                                            (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                             >> 0x31U))))))));
            tracep->chgBit(oldp+16,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                           >> ((2U 
                                                & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                            >> 0x32U)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (IData)(
                                                            (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                             >> 0x32U))))))));
            tracep->chgBit(oldp+17,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                           >> ((2U 
                                                & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                            >> 0x33U)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (IData)(
                                                            (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                             >> 0x33U))))))));
            tracep->chgBit(oldp+18,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                           >> ((2U 
                                                & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                            >> 0x34U)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (IData)(
                                                            (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                             >> 0x34U))))))));
            tracep->chgBit(oldp+19,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                           >> ((2U 
                                                & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                            >> 0x35U)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (IData)(
                                                            (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                             >> 0x35U))))))));
            tracep->chgBit(oldp+20,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                           >> ((2U 
                                                & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                            >> 0x36U)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (IData)(
                                                            (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                             >> 0x36U))))))));
            tracep->chgBit(oldp+21,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                           >> ((2U 
                                                & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                            >> 0x37U)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (IData)(
                                                            (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                             >> 0x37U))))))));
            tracep->chgBit(oldp+22,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                           >> ((2U 
                                                & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                            >> 0x38U)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (IData)(
                                                            (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                             >> 0x38U))))))));
            tracep->chgBit(oldp+23,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                           >> ((2U 
                                                & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                            >> 0x39U)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (IData)(
                                                            (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                             >> 0x39U))))))));
            tracep->chgBit(oldp+24,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                           >> ((2U 
                                                & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                            >> 0x3aU)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (IData)(
                                                            (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                             >> 0x3aU))))))));
            tracep->chgBit(oldp+25,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                           >> ((2U 
                                                & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                            >> 0x3bU)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (IData)(
                                                            (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                             >> 0x3bU))))))));
            tracep->chgBit(oldp+26,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                           >> ((2U 
                                                & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                            >> 0x3cU)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (IData)(
                                                            (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                             >> 0x3cU))))))));
            tracep->chgBit(oldp+27,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                           >> ((2U 
                                                & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                            >> 0x3dU)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (IData)(
                                                            (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                             >> 0x3dU))))))));
            tracep->chgBit(oldp+28,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                           >> ((2U 
                                                & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                            >> 0x3eU)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (IData)(
                                                            (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                             >> 0x3eU))))))));
            tracep->chgBit(oldp+29,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_lut) 
                                           >> ((2U 
                                                & ((IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                            >> 0x3fU)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (IData)(
                                                            (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                             >> 0x3fU))))))));
            tracep->chgCData(oldp+30,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__logic_out_lo_lo_lo),8);
            tracep->chgSData(oldp+31,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__logic_out_lo_lo),16);
            tracep->chgCData(oldp+32,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__logic_out_lo_hi_lo),8);
            tracep->chgIData(oldp+33,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__logic_out_lo),32);
            tracep->chgCData(oldp+34,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__logic_out_hi_lo_lo),8);
            tracep->chgSData(oldp+35,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__logic_out_hi_lo),16);
            tracep->chgCData(oldp+36,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__logic_out_hi_hi_lo),8);
            tracep->chgIData(oldp+37,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__logic_out_hi),32);
            tracep->chgQData(oldp+38,((((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__logic_out_hi)) 
                                        << 0x20U) | (QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__logic_out_lo)))),64);
            tracep->chgBit(oldp+40,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_param) 
                                           >> 1U))));
            tracep->chgBit(oldp+41,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_param))));
            tracep->chgBit(oldp+42,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_param) 
                                           >> 2U))));
            tracep->chgCData(oldp+43,((0xffU & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signSel_T_2)))),8);
            tracep->chgCData(oldp+44,(((0x80U & ((IData)(
                                                         (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                          >> 0x3fU)) 
                                                 << 7U)) 
                                       | ((0x40U & 
                                           ((IData)(
                                                    (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                     >> 0x37U)) 
                                            << 6U)) 
                                          | ((0x20U 
                                              & ((IData)(
                                                         (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                          >> 0x2fU)) 
                                                 << 5U)) 
                                             | ((0x10U 
                                                 & ((IData)(
                                                            (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                             >> 0x27U)) 
                                                    << 4U)) 
                                                | ((8U 
                                                    & ((IData)(
                                                               (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                                >> 0x1fU)) 
                                                       << 3U)) 
                                                   | ((4U 
                                                       & ((IData)(
                                                                  (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                                   >> 0x17U)) 
                                                          << 2U)) 
                                                      | ((2U 
                                                          & ((IData)(
                                                                     (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                                      >> 0xfU)) 
                                                             << 1U)) 
                                                         | (1U 
                                                            & (IData)(
                                                                      (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data 
                                                                       >> 7U))))))))))),8);
            tracep->chgCData(oldp+45,(((0x80U & ((IData)(
                                                         (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                          >> 0x3fU)) 
                                                 << 7U)) 
                                       | ((0x40U & 
                                           ((IData)(
                                                    (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                     >> 0x37U)) 
                                            << 6U)) 
                                          | ((0x20U 
                                              & ((IData)(
                                                         (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                          >> 0x2fU)) 
                                                 << 5U)) 
                                             | ((0x10U 
                                                 & ((IData)(
                                                            (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                             >> 0x27U)) 
                                                    << 4U)) 
                                                | ((8U 
                                                    & ((IData)(
                                                               (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                                >> 0x1fU)) 
                                                       << 3U)) 
                                                   | ((4U 
                                                       & ((IData)(
                                                                  (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                                   >> 0x17U)) 
                                                          << 2U)) 
                                                      | ((2U 
                                                          & ((IData)(
                                                                     (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                                      >> 0xfU)) 
                                                             << 1U)) 
                                                         | (1U 
                                                            & (IData)(
                                                                      (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data 
                                                                       >> 7U))))))))))),8);
            tracep->chgCData(oldp+46,((0xfeU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signbit_a_T) 
                                                << 1U))),8);
            tracep->chgCData(oldp+47,((0xfeU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signbit_d_T) 
                                                << 1U))),8);
            tracep->chgCData(oldp+48,(((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_a_T_8))
                                        ? 0xffU : 0U)),8);
            tracep->chgCData(oldp+49,(((2U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_a_T_8))
                                        ? 0xffU : 0U)),8);
            tracep->chgCData(oldp+50,(((4U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_a_T_8))
                                        ? 0xffU : 0U)),8);
            tracep->chgCData(oldp+51,(((8U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_a_T_8))
                                        ? 0xffU : 0U)),8);
            tracep->chgCData(oldp+52,(((0x10U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_a_T_8))
                                        ? 0xffU : 0U)),8);
            tracep->chgCData(oldp+53,(((0x20U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_a_T_8))
                                        ? 0xffU : 0U)),8);
            tracep->chgCData(oldp+54,(((0x40U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_a_T_8))
                                        ? 0xffU : 0U)),8);
            tracep->chgCData(oldp+55,(((0x80U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_a_T_8))
                                        ? 0xffU : 0U)),8);
            tracep->chgQData(oldp+56,((((QData)((IData)(
                                                        ((((0x80U 
                                                            & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_a_T_8))
                                                            ? 0xffU
                                                            : 0U) 
                                                          << 0x18U) 
                                                         | ((((0x40U 
                                                               & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_a_T_8))
                                                               ? 0xffU
                                                               : 0U) 
                                                             << 0x10U) 
                                                            | ((((0x20U 
                                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_a_T_8))
                                                                  ? 0xffU
                                                                  : 0U) 
                                                                << 8U) 
                                                               | ((0x10U 
                                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_a_T_8))
                                                                   ? 0xffU
                                                                   : 0U)))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    ((((8U 
                                                                        & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_a_T_8))
                                                                        ? 0xffU
                                                                        : 0U) 
                                                                      << 0x18U) 
                                                                     | ((((4U 
                                                                           & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_a_T_8))
                                                                           ? 0xffU
                                                                           : 0U) 
                                                                         << 0x10U) 
                                                                        | ((((2U 
                                                                              & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_a_T_8))
                                                                              ? 0xffU
                                                                              : 0U) 
                                                                            << 8U) 
                                                                           | ((1U 
                                                                               & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_a_T_8))
                                                                               ? 0xffU
                                                                               : 0U)))))))),64);
            tracep->chgCData(oldp+58,(((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_d_T_8))
                                        ? 0xffU : 0U)),8);
            tracep->chgCData(oldp+59,(((2U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_d_T_8))
                                        ? 0xffU : 0U)),8);
            tracep->chgCData(oldp+60,(((4U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_d_T_8))
                                        ? 0xffU : 0U)),8);
            tracep->chgCData(oldp+61,(((8U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_d_T_8))
                                        ? 0xffU : 0U)),8);
            tracep->chgCData(oldp+62,(((0x10U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_d_T_8))
                                        ? 0xffU : 0U)),8);
            tracep->chgCData(oldp+63,(((0x20U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_d_T_8))
                                        ? 0xffU : 0U)),8);
            tracep->chgCData(oldp+64,(((0x40U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_d_T_8))
                                        ? 0xffU : 0U)),8);
            tracep->chgCData(oldp+65,(((0x80U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_d_T_8))
                                        ? 0xffU : 0U)),8);
            tracep->chgQData(oldp+66,((((QData)((IData)(
                                                        ((((0x80U 
                                                            & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_d_T_8))
                                                            ? 0xffU
                                                            : 0U) 
                                                          << 0x18U) 
                                                         | ((((0x40U 
                                                               & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_d_T_8))
                                                               ? 0xffU
                                                               : 0U) 
                                                             << 0x10U) 
                                                            | ((((0x20U 
                                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_d_T_8))
                                                                  ? 0xffU
                                                                  : 0U) 
                                                                << 8U) 
                                                               | ((0x10U 
                                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_d_T_8))
                                                                   ? 0xffU
                                                                   : 0U)))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    ((((8U 
                                                                        & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_d_T_8))
                                                                        ? 0xffU
                                                                        : 0U) 
                                                                      << 0x18U) 
                                                                     | ((((4U 
                                                                           & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_d_T_8))
                                                                           ? 0xffU
                                                                           : 0U) 
                                                                         << 0x10U) 
                                                                        | ((((2U 
                                                                              & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_d_T_8))
                                                                              ? 0xffU
                                                                              : 0U) 
                                                                            << 8U) 
                                                                           | ((1U 
                                                                               & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___signext_d_T_8))
                                                                               ? 0xffU
                                                                               : 0U)))))))),64);
            tracep->chgCData(oldp+68,(((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_mask))
                                        ? 0xffU : 0U)),8);
            tracep->chgCData(oldp+69,(((2U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_mask))
                                        ? 0xffU : 0U)),8);
            tracep->chgCData(oldp+70,(((4U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_mask))
                                        ? 0xffU : 0U)),8);
            tracep->chgCData(oldp+71,(((8U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_mask))
                                        ? 0xffU : 0U)),8);
            tracep->chgCData(oldp+72,(((0x10U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_mask))
                                        ? 0xffU : 0U)),8);
            tracep->chgCData(oldp+73,(((0x20U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_mask))
                                        ? 0xffU : 0U)),8);
            tracep->chgCData(oldp+74,(((0x40U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_mask))
                                        ? 0xffU : 0U)),8);
            tracep->chgCData(oldp+75,(((0x80U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_mask))
                                        ? 0xffU : 0U)),8);
            tracep->chgQData(oldp+76,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__wide_mask),64);
            tracep->chgQData(oldp+78,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_a_ext),64);
            tracep->chgQData(oldp+80,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_d_ext),64);
            tracep->chgQData(oldp+82,(((4U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_param))
                                        ? vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_d_ext
                                        : (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_d_ext))),64);
            tracep->chgQData(oldp+84,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__adder_out),64);
            tracep->chgBit(oldp+86,(((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_param) 
                                            >> 1U)) 
                                     == (1U & (IData)(
                                                      (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_a_ext 
                                                       >> 0x3fU))))));
            tracep->chgBit(oldp+87,((1U & (((1U & (IData)(
                                                          (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_a_ext 
                                                           >> 0x3fU))) 
                                            == (1U 
                                                & (IData)(
                                                          (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_d_ext 
                                                           >> 0x3fU))))
                                            ? (~ (IData)(
                                                         (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__adder_out 
                                                          >> 0x3fU)))
                                            : ((1U 
                                                & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_param) 
                                                   >> 1U)) 
                                               == (1U 
                                                   & (IData)(
                                                             (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_a_ext 
                                                              >> 0x3fU))))))));
            tracep->chgBit(oldp+88,(((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_param)) 
                                     == (1U & (((1U 
                                                 & (IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_a_ext 
                                                            >> 0x3fU))) 
                                                == 
                                                (1U 
                                                 & (IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_d_ext 
                                                            >> 0x3fU))))
                                                ? (~ (IData)(
                                                             (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__adder_out 
                                                              >> 0x3fU)))
                                                : (
                                                   (1U 
                                                    & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_param) 
                                                       >> 1U)) 
                                                   == 
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_a_ext 
                                                               >> 0x3fU)))))))));
            tracep->chgQData(oldp+89,(((4U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_param))
                                        ? vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__adder_out
                                        : (((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_param)) 
                                            == (1U 
                                                & (((1U 
                                                     & (IData)(
                                                               (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_a_ext 
                                                                >> 0x3fU))) 
                                                    == 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_d_ext 
                                                                >> 0x3fU))))
                                                    ? 
                                                   (~ (IData)(
                                                              (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__adder_out 
                                                               >> 0x3fU)))
                                                    : 
                                                   ((1U 
                                                     & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_param) 
                                                        >> 1U)) 
                                                    == 
                                                    (1U 
                                                     & (IData)(
                                                               (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_a_ext 
                                                                >> 0x3fU)))))))
                                            ? vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data
                                            : vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data))),64);
            tracep->chgQData(oldp+91,(((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_opcode))
                                        ? (((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__logic_out_hi)) 
                                            << 0x20U) 
                                           | (QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__logic_out_lo)))
                                        : ((4U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_param))
                                            ? vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__adder_out
                                            : (((1U 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_param)) 
                                                == 
                                                (1U 
                                                 & (((1U 
                                                      & (IData)(
                                                                (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_a_ext 
                                                                 >> 0x3fU))) 
                                                     == 
                                                     (1U 
                                                      & (IData)(
                                                                (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_d_ext 
                                                                 >> 0x3fU))))
                                                     ? 
                                                    (~ (IData)(
                                                               (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__adder_out 
                                                                >> 0x3fU)))
                                                     : 
                                                    ((1U 
                                                      & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_param) 
                                                         >> 1U)) 
                                                     == 
                                                     (1U 
                                                      & (IData)(
                                                                (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_a_ext 
                                                                 >> 0x3fU)))))))
                                                ? vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_data
                                                : vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_d_0_data)))),64);
            tracep->chgBit(oldp+93,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_allow));
            tracep->chgCData(oldp+94,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__beatsLeft),3);
            tracep->chgBit(oldp+95,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__beatsLeft))));
            tracep->chgBit(oldp+96,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__state_1));
            tracep->chgCData(oldp+97,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_isSupported)
                                        ? (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints_auto_out_a_bits_opcode)
                                        : 4U)),3);
            tracep->chgCData(oldp+98,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__a_isSupported)
                                        ? (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints_auto_out_a_bits_param)
                                        : 0U)),3);
            tracep->chgCData(oldp+99,((3U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_size))),2);
            tracep->chgCData(oldp+100,((7U & (1U | 
                                              (0xfU 
                                               & ((IData)(1U) 
                                                  << 
                                                  (3U 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_size))))))),3);
            tracep->chgBit(oldp+101,((1U & (((IData)(1U) 
                                             << (3U 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_size))) 
                                            >> 2U))));
            tracep->chgBit(oldp+102,((1U & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address 
                                            >> 2U))));
            tracep->chgBit(oldp+103,((1U & (~ (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address 
                                               >> 2U)))));
            tracep->chgBit(oldp+104,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc));
            tracep->chgBit(oldp+105,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_1));
            tracep->chgBit(oldp+106,((1U & (((IData)(1U) 
                                             << (3U 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_size))) 
                                            >> 1U))));
            tracep->chgBit(oldp+107,((1U & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address 
                                            >> 1U))));
            tracep->chgBit(oldp+108,((1U & (~ (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address 
                                               >> 1U)))));
            tracep->chgBit(oldp+109,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_2));
            tracep->chgBit(oldp+110,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_2));
            tracep->chgBit(oldp+111,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_3));
            tracep->chgBit(oldp+112,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_3));
            tracep->chgBit(oldp+113,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_4));
            tracep->chgBit(oldp+114,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_4));
            tracep->chgBit(oldp+115,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_5));
            tracep->chgBit(oldp+116,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_5));
            tracep->chgBit(oldp+117,((1U & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address)));
            tracep->chgBit(oldp+118,((1U & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address))));
            tracep->chgBit(oldp+119,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_2) 
                                      & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address))));
            tracep->chgBit(oldp+120,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_2) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_2) 
                                         & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address)))));
            tracep->chgBit(oldp+121,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_2) 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address)));
            tracep->chgBit(oldp+122,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_2) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_2) 
                                         & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address))));
            tracep->chgBit(oldp+123,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_3) 
                                      & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address))));
            tracep->chgBit(oldp+124,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_3) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_3) 
                                         & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address)))));
            tracep->chgBit(oldp+125,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_3) 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address)));
            tracep->chgBit(oldp+126,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_3) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_3) 
                                         & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address))));
            tracep->chgBit(oldp+127,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_4) 
                                      & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address))));
            tracep->chgBit(oldp+128,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_4) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_4) 
                                         & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address)))));
            tracep->chgBit(oldp+129,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_4) 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address)));
            tracep->chgBit(oldp+130,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_4) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_4) 
                                         & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address))));
            tracep->chgBit(oldp+131,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_5) 
                                      & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address))));
            tracep->chgBit(oldp+132,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_5) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_5) 
                                         & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address)))));
            tracep->chgBit(oldp+133,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_5) 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address)));
            tracep->chgBit(oldp+134,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_5) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_5) 
                                         & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address))));
            tracep->chgCData(oldp+135,(((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_5) 
                                          | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_5) 
                                             & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address)) 
                                         << 7U) | (
                                                   (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_5) 
                                                     | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_5) 
                                                        & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address))) 
                                                    << 6U) 
                                                   | ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_4) 
                                                        | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_4) 
                                                           & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address)) 
                                                       << 5U) 
                                                      | ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_4) 
                                                           | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_4) 
                                                              & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address))) 
                                                          << 4U) 
                                                         | ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_3) 
                                                              | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_3) 
                                                                 & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address)) 
                                                             << 3U) 
                                                            | ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_3) 
                                                                 | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_3) 
                                                                    & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address))) 
                                                                << 2U) 
                                                               | ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_2) 
                                                                    | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_2) 
                                                                       & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address)) 
                                                                   << 1U) 
                                                                  | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_acc_2) 
                                                                     | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_c_bits_a_mask_eq_2) 
                                                                        & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_address))))))))))),8);
            tracep->chgCData(oldp+136,((7U & (~ (0x3ffU 
                                                 & (((IData)(0x3fU) 
                                                     << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_size)) 
                                                    >> 3U))))),3);
            tracep->chgBit(oldp+137,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints_auto_out_a_bits_opcode) 
                                               >> 2U)))));
            tracep->chgBit(oldp+138,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__state_0));
            tracep->chgBit(oldp+139,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__muxStateEarly_0));
            tracep->chgBit(oldp+140,(((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__beatsLeft)) 
                                      | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__state_0))));
            tracep->chgCData(oldp+141,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__d_first_counter),3);
            tracep->chgBit(oldp+142,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__d_first_counter))));
            tracep->chgBit(oldp+143,((1U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_opcode))));
            tracep->chgBit(oldp+144,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__cam_a_0_bits_source) 
                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source))));
            tracep->chgBit(oldp+145,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__d_cam_sel_match_0));
            tracep->chgBit(oldp+146,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__d_drop));
            tracep->chgBit(oldp+147,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_enq_ready) 
                                      | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__d_drop))));
            tracep->chgCData(oldp+148,((7U & (~ (0x3ffU 
                                                 & (((IData)(0x3fU) 
                                                     << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_size)) 
                                                    >> 3U))))),3);
            tracep->chgBit(oldp+149,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_opcode))));
            tracep->chgCData(oldp+150,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__d_first_counter) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+151,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_opcode))));
            tracep->chgBit(oldp+152,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__d_replace));
            tracep->chgBit(oldp+153,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__source_ok));
            tracep->chgCData(oldp+154,((0x3fU & (~ 
                                                 (0x1fffU 
                                                  & ((IData)(0x3fU) 
                                                     << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_size)))))),6);
            tracep->chgBit(oldp+155,((0U == (0x3fU 
                                             & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address 
                                                & (~ 
                                                   (0x1fffU 
                                                    & ((IData)(0x3fU) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_size)))))))));
            tracep->chgCData(oldp+156,((3U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_size))),2);
            tracep->chgCData(oldp+157,((7U & (1U | 
                                              (0xfU 
                                               & ((IData)(1U) 
                                                  << 
                                                  (3U 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_size))))))),3);
            tracep->chgBit(oldp+158,((1U & (((IData)(1U) 
                                             << (3U 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_size))) 
                                            >> 2U))));
            tracep->chgBit(oldp+159,((1U & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address 
                                            >> 2U))));
            tracep->chgBit(oldp+160,((1U & (~ (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address 
                                               >> 2U)))));
            tracep->chgBit(oldp+161,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_acc));
            tracep->chgBit(oldp+162,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_acc_1));
            tracep->chgBit(oldp+163,((1U & (((IData)(1U) 
                                             << (3U 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_size))) 
                                            >> 1U))));
            tracep->chgBit(oldp+164,((1U & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address 
                                            >> 1U))));
            tracep->chgBit(oldp+165,((1U & (~ (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address 
                                               >> 1U)))));
            tracep->chgBit(oldp+166,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_2));
            tracep->chgBit(oldp+167,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_acc_2));
            tracep->chgBit(oldp+168,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_3));
            tracep->chgBit(oldp+169,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_acc_3));
            tracep->chgBit(oldp+170,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_4));
            tracep->chgBit(oldp+171,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_acc_4));
            tracep->chgBit(oldp+172,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_5));
            tracep->chgBit(oldp+173,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_acc_5));
            tracep->chgBit(oldp+174,((1U & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address)));
            tracep->chgBit(oldp+175,((1U & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address))));
            tracep->chgBit(oldp+176,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_2) 
                                      & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address))));
            tracep->chgBit(oldp+177,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_acc_2) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_2) 
                                         & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address)))));
            tracep->chgBit(oldp+178,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_2) 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address)));
            tracep->chgBit(oldp+179,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_acc_2) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_2) 
                                         & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address))));
            tracep->chgBit(oldp+180,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_3) 
                                      & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address))));
            tracep->chgBit(oldp+181,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_acc_3) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_3) 
                                         & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address)))));
            tracep->chgBit(oldp+182,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_3) 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address)));
            tracep->chgBit(oldp+183,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_acc_3) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_3) 
                                         & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address))));
            tracep->chgBit(oldp+184,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_4) 
                                      & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address))));
            tracep->chgBit(oldp+185,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_acc_4) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_4) 
                                         & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address)))));
            tracep->chgBit(oldp+186,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_4) 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address)));
            tracep->chgBit(oldp+187,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_acc_4) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_4) 
                                         & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address))));
            tracep->chgBit(oldp+188,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_5) 
                                      & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address))));
            tracep->chgBit(oldp+189,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_acc_5) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_5) 
                                         & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address)))));
            tracep->chgBit(oldp+190,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_5) 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address)));
            tracep->chgBit(oldp+191,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_acc_5) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask_eq_5) 
                                         & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address))));
            tracep->chgCData(oldp+192,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__mask),8);
            tracep->chgBit(oldp+193,(((((((((0U == 
                                             (7U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                                               >> 4U))) 
                                            | (1U == 
                                               (7U 
                                                & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                                                   >> 4U)))) 
                                           | (2U == 
                                              (7U & 
                                               ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                                                >> 4U)))) 
                                          | (3U == 
                                             (7U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                                               >> 4U)))) 
                                         | (4U == (7U 
                                                   & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                                                      >> 4U)))) 
                                        | (5U == (7U 
                                                  & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                                                     >> 4U)))) 
                                       | (6U == (7U 
                                                 & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                                                    >> 4U)))) 
                                      | (7U == (7U 
                                                & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                                                   >> 4U))))));
            tracep->chgCData(oldp+194,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__a_first_counter),3);
            tracep->chgCData(oldp+195,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__a_first_counter) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+196,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__a_first_counter))));
            tracep->chgCData(oldp+197,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__opcode),3);
            tracep->chgCData(oldp+198,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__param),3);
            tracep->chgCData(oldp+199,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__size),3);
            tracep->chgCData(oldp+200,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__source),7);
            tracep->chgIData(oldp+201,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__address),32);
            tracep->chgBit(oldp+202,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_bits_opcode))));
            tracep->chgCData(oldp+203,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter),3);
            tracep->chgCData(oldp+204,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+205,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter))));
            tracep->chgCData(oldp+206,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__opcode_1),3);
            tracep->chgCData(oldp+207,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__param_1),2);
            tracep->chgCData(oldp+208,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__size_1),3);
            tracep->chgCData(oldp+209,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__source_1),7);
            tracep->chgBit(oldp+210,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__denied));
            tracep->chgCData(oldp+211,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__c_first_counter),3);
            tracep->chgCData(oldp+212,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__c_first_counter) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+213,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__c_first_counter))));
            tracep->chgCData(oldp+214,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__opcode_3),3);
            tracep->chgCData(oldp+215,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__param_3),3);
            tracep->chgCData(oldp+216,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__size_3),3);
            tracep->chgCData(oldp+217,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__source_3),7);
            tracep->chgIData(oldp+218,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__address_2),32);
            tracep->chgWData(oldp+219,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__inflight),128);
            tracep->chgWData(oldp+223,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__inflight_opcodes),512);
            tracep->chgWData(oldp+239,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__inflight_sizes),512);
            tracep->chgCData(oldp+255,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__a_first_counter_1),3);
            tracep->chgCData(oldp+256,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__a_first_counter_1) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+257,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__a_first_counter_1))));
            tracep->chgCData(oldp+258,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_1),3);
            tracep->chgCData(oldp+259,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_1) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+260,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_1))));
            __Vtemp8073[0U] = 1U;
            __Vtemp8073[1U] = 0U;
            __Vtemp8073[2U] = 0U;
            __Vtemp8073[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp8074, __Vtemp8073, (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source));
            if ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_valid) 
                  & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_1))) 
                 & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)))) {
                __Vtemp8077[0U] = __Vtemp8074[0U];
                __Vtemp8077[1U] = __Vtemp8074[1U];
                __Vtemp8077[2U] = __Vtemp8074[2U];
                __Vtemp8077[3U] = __Vtemp8074[3U];
            } else {
                __Vtemp8077[0U] = 0U;
                __Vtemp8077[1U] = 0U;
                __Vtemp8077[2U] = 0U;
                __Vtemp8077[3U] = 0U;
            }
            tracep->chgWData(oldp+261,(__Vtemp8077),128);
            __Vtemp8078[0U] = 1U;
            __Vtemp8078[1U] = 0U;
            __Vtemp8078[2U] = 0U;
            __Vtemp8078[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp8079, __Vtemp8078, (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source));
            if ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___d_first_T) 
                  & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_1))) 
                 & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)))) {
                __Vtemp8082[0U] = __Vtemp8079[0U];
                __Vtemp8082[1U] = __Vtemp8079[1U];
                __Vtemp8082[2U] = __Vtemp8079[2U];
                __Vtemp8082[3U] = __Vtemp8079[3U];
            } else {
                __Vtemp8082[0U] = 0U;
                __Vtemp8082[1U] = 0U;
                __Vtemp8082[2U] = 0U;
                __Vtemp8082[3U] = 0U;
            }
            tracep->chgWData(oldp+265,(__Vtemp8082),128);
            __Vtemp8085[0U] = (__Vconst141[0U] & ((
                                                   (__Vconst142[1U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[1U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[0U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[0U]) 
                                                     >> 1U)));
            __Vtemp8085[1U] = (__Vconst141[1U] & ((
                                                   (__Vconst142[2U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[2U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[1U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[1U]) 
                                                     >> 1U)));
            __Vtemp8085[2U] = (__Vconst141[2U] & ((
                                                   (__Vconst142[3U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[3U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[2U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[2U]) 
                                                     >> 1U)));
            __Vtemp8085[3U] = (__Vconst141[3U] & ((
                                                   (__Vconst142[4U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[4U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[3U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[3U]) 
                                                     >> 1U)));
            __Vtemp8085[4U] = (__Vconst141[4U] & ((
                                                   (__Vconst142[5U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[5U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[4U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[4U]) 
                                                     >> 1U)));
            __Vtemp8085[5U] = (__Vconst141[5U] & ((
                                                   (__Vconst142[6U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[6U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[5U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[5U]) 
                                                     >> 1U)));
            __Vtemp8085[6U] = (__Vconst141[6U] & ((
                                                   (__Vconst142[7U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[7U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[6U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[6U]) 
                                                     >> 1U)));
            __Vtemp8085[7U] = (__Vconst141[7U] & ((
                                                   (__Vconst142[8U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[8U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[7U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[7U]) 
                                                     >> 1U)));
            __Vtemp8085[8U] = (__Vconst141[8U] & ((
                                                   (__Vconst142[9U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[9U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[8U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[8U]) 
                                                     >> 1U)));
            __Vtemp8085[9U] = (__Vconst141[9U] & ((
                                                   (__Vconst142[0xaU] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[0xaU]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[9U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[9U]) 
                                                     >> 1U)));
            __Vtemp8085[0xaU] = (__Vconst141[0xaU] 
                                 & (((__Vconst142[0xbU] 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[0xbU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xaU] 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[0xaU]) 
                                                  >> 1U)));
            __Vtemp8085[0xbU] = (__Vconst141[0xbU] 
                                 & (((__Vconst142[0xcU] 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[0xcU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xbU] 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[0xbU]) 
                                                  >> 1U)));
            __Vtemp8085[0xcU] = (__Vconst141[0xcU] 
                                 & (((__Vconst142[0xdU] 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[0xdU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xcU] 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[0xcU]) 
                                                  >> 1U)));
            __Vtemp8085[0xdU] = (__Vconst141[0xdU] 
                                 & (((__Vconst142[0xeU] 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[0xeU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xdU] 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[0xdU]) 
                                                  >> 1U)));
            __Vtemp8085[0xeU] = (__Vconst141[0xeU] 
                                 & (((__Vconst142[0xfU] 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[0xfU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xeU] 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[0xeU]) 
                                                  >> 1U)));
            __Vtemp8085[0xfU] = (__Vconst141[0xfU] 
                                 & ((__Vconst142[0xfU] 
                                     & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___a_opcode_lookup_T_1[0xfU]) 
                                    >> 1U));
            VL_EXTEND_WW(512,511, __Vtemp8086, __Vtemp8085);
            tracep->chgCData(oldp+269,((0xfU & __Vtemp8086[0U])),4);
            VL_SHIFTR_WWI(512,512,10, __Vtemp8087, vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__inflight_sizes, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                           << 2U));
            __Vtemp8090[0U] = (__Vconst141[0U] & ((
                                                   (__Vconst142[1U] 
                                                    & __Vtemp8087[1U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[0U] 
                                                      & __Vtemp8087[0U]) 
                                                     >> 1U)));
            __Vtemp8090[1U] = (__Vconst141[1U] & ((
                                                   (__Vconst142[2U] 
                                                    & __Vtemp8087[2U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[1U] 
                                                      & __Vtemp8087[1U]) 
                                                     >> 1U)));
            __Vtemp8090[2U] = (__Vconst141[2U] & ((
                                                   (__Vconst142[3U] 
                                                    & __Vtemp8087[3U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[2U] 
                                                      & __Vtemp8087[2U]) 
                                                     >> 1U)));
            __Vtemp8090[3U] = (__Vconst141[3U] & ((
                                                   (__Vconst142[4U] 
                                                    & __Vtemp8087[4U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[3U] 
                                                      & __Vtemp8087[3U]) 
                                                     >> 1U)));
            __Vtemp8090[4U] = (__Vconst141[4U] & ((
                                                   (__Vconst142[5U] 
                                                    & __Vtemp8087[5U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[4U] 
                                                      & __Vtemp8087[4U]) 
                                                     >> 1U)));
            __Vtemp8090[5U] = (__Vconst141[5U] & ((
                                                   (__Vconst142[6U] 
                                                    & __Vtemp8087[6U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[5U] 
                                                      & __Vtemp8087[5U]) 
                                                     >> 1U)));
            __Vtemp8090[6U] = (__Vconst141[6U] & ((
                                                   (__Vconst142[7U] 
                                                    & __Vtemp8087[7U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[6U] 
                                                      & __Vtemp8087[6U]) 
                                                     >> 1U)));
            __Vtemp8090[7U] = (__Vconst141[7U] & ((
                                                   (__Vconst142[8U] 
                                                    & __Vtemp8087[8U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[7U] 
                                                      & __Vtemp8087[7U]) 
                                                     >> 1U)));
            __Vtemp8090[8U] = (__Vconst141[8U] & ((
                                                   (__Vconst142[9U] 
                                                    & __Vtemp8087[9U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[8U] 
                                                      & __Vtemp8087[8U]) 
                                                     >> 1U)));
            __Vtemp8090[9U] = (__Vconst141[9U] & ((
                                                   (__Vconst142[0xaU] 
                                                    & __Vtemp8087[0xaU]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[9U] 
                                                      & __Vtemp8087[9U]) 
                                                     >> 1U)));
            __Vtemp8090[0xaU] = (__Vconst141[0xaU] 
                                 & (((__Vconst142[0xbU] 
                                      & __Vtemp8087[0xbU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xaU] 
                                                   & __Vtemp8087[0xaU]) 
                                                  >> 1U)));
            __Vtemp8090[0xbU] = (__Vconst141[0xbU] 
                                 & (((__Vconst142[0xcU] 
                                      & __Vtemp8087[0xcU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xbU] 
                                                   & __Vtemp8087[0xbU]) 
                                                  >> 1U)));
            __Vtemp8090[0xcU] = (__Vconst141[0xcU] 
                                 & (((__Vconst142[0xdU] 
                                      & __Vtemp8087[0xdU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xcU] 
                                                   & __Vtemp8087[0xcU]) 
                                                  >> 1U)));
            __Vtemp8090[0xdU] = (__Vconst141[0xdU] 
                                 & (((__Vconst142[0xeU] 
                                      & __Vtemp8087[0xeU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xdU] 
                                                   & __Vtemp8087[0xdU]) 
                                                  >> 1U)));
            __Vtemp8090[0xeU] = (__Vconst141[0xeU] 
                                 & (((__Vconst142[0xfU] 
                                      & __Vtemp8087[0xfU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xeU] 
                                                   & __Vtemp8087[0xeU]) 
                                                  >> 1U)));
            __Vtemp8090[0xfU] = (__Vconst141[0xfU] 
                                 & ((__Vconst142[0xfU] 
                                     & __Vtemp8087[0xfU]) 
                                    >> 1U));
            VL_EXTEND_WW(512,511, __Vtemp8091, __Vtemp8090);
            tracep->chgCData(oldp+270,((0xfU & __Vtemp8091[0U])),4);
            __Vtemp8092[0U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___GEN_35[0U];
            __Vtemp8092[1U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___GEN_35[1U];
            __Vtemp8092[2U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___GEN_35[2U];
            __Vtemp8092[3U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___GEN_35[3U];
            __Vtemp8092[4U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___GEN_35[4U];
            __Vtemp8092[5U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___GEN_35[5U];
            __Vtemp8092[6U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___GEN_35[6U];
            __Vtemp8092[7U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___GEN_35[7U];
            __Vtemp8092[8U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___GEN_35[8U];
            __Vtemp8092[9U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___GEN_35[9U];
            __Vtemp8092[0xaU] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___GEN_35[0xaU];
            __Vtemp8092[0xbU] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___GEN_35[0xbU];
            __Vtemp8092[0xcU] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___GEN_35[0xcU];
            __Vtemp8092[0xdU] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___GEN_35[0xdU];
            __Vtemp8092[0xeU] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___GEN_35[0xeU];
            __Vtemp8092[0xfU] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___GEN_35[0xfU];
            tracep->chgWData(oldp+271,(__Vtemp8092),512);
            tracep->chgIData(oldp+287,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__watchdog),32);
            tracep->chgWData(oldp+288,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__inflight_1),128);
            tracep->chgWData(oldp+292,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__inflight_sizes_1),512);
            tracep->chgCData(oldp+308,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__c_first_counter_1),3);
            tracep->chgCData(oldp+309,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__c_first_counter_1) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+310,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__c_first_counter_1))));
            tracep->chgCData(oldp+311,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_2),3);
            tracep->chgCData(oldp+312,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_2) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+313,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_2))));
            __Vtemp8093[0U] = 1U;
            __Vtemp8093[1U] = 0U;
            __Vtemp8093[2U] = 0U;
            __Vtemp8093[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp8094, __Vtemp8093, (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source));
            if ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_valid) 
                  & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_2))) 
                 & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)))) {
                __Vtemp8097[0U] = __Vtemp8094[0U];
                __Vtemp8097[1U] = __Vtemp8094[1U];
                __Vtemp8097[2U] = __Vtemp8094[2U];
                __Vtemp8097[3U] = __Vtemp8094[3U];
            } else {
                __Vtemp8097[0U] = 0U;
                __Vtemp8097[1U] = 0U;
                __Vtemp8097[2U] = 0U;
                __Vtemp8097[3U] = 0U;
            }
            tracep->chgWData(oldp+314,(__Vtemp8097),128);
            __Vtemp8098[0U] = 1U;
            __Vtemp8098[1U] = 0U;
            __Vtemp8098[2U] = 0U;
            __Vtemp8098[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp8099, __Vtemp8098, (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source));
            if ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___d_first_T) 
                  & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_2))) 
                 & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)))) {
                __Vtemp8102[0U] = __Vtemp8099[0U];
                __Vtemp8102[1U] = __Vtemp8099[1U];
                __Vtemp8102[2U] = __Vtemp8099[2U];
                __Vtemp8102[3U] = __Vtemp8099[3U];
            } else {
                __Vtemp8102[0U] = 0U;
                __Vtemp8102[1U] = 0U;
                __Vtemp8102[2U] = 0U;
                __Vtemp8102[3U] = 0U;
            }
            tracep->chgWData(oldp+318,(__Vtemp8102),128);
            VL_SHIFTR_WWI(512,512,10, __Vtemp8103, vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__inflight_sizes_1, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                           << 2U));
            __Vtemp8106[0U] = (__Vconst141[0U] & ((
                                                   (__Vconst142[1U] 
                                                    & __Vtemp8103[1U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[0U] 
                                                      & __Vtemp8103[0U]) 
                                                     >> 1U)));
            __Vtemp8106[1U] = (__Vconst141[1U] & ((
                                                   (__Vconst142[2U] 
                                                    & __Vtemp8103[2U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[1U] 
                                                      & __Vtemp8103[1U]) 
                                                     >> 1U)));
            __Vtemp8106[2U] = (__Vconst141[2U] & ((
                                                   (__Vconst142[3U] 
                                                    & __Vtemp8103[3U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[2U] 
                                                      & __Vtemp8103[2U]) 
                                                     >> 1U)));
            __Vtemp8106[3U] = (__Vconst141[3U] & ((
                                                   (__Vconst142[4U] 
                                                    & __Vtemp8103[4U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[3U] 
                                                      & __Vtemp8103[3U]) 
                                                     >> 1U)));
            __Vtemp8106[4U] = (__Vconst141[4U] & ((
                                                   (__Vconst142[5U] 
                                                    & __Vtemp8103[5U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[4U] 
                                                      & __Vtemp8103[4U]) 
                                                     >> 1U)));
            __Vtemp8106[5U] = (__Vconst141[5U] & ((
                                                   (__Vconst142[6U] 
                                                    & __Vtemp8103[6U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[5U] 
                                                      & __Vtemp8103[5U]) 
                                                     >> 1U)));
            __Vtemp8106[6U] = (__Vconst141[6U] & ((
                                                   (__Vconst142[7U] 
                                                    & __Vtemp8103[7U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[6U] 
                                                      & __Vtemp8103[6U]) 
                                                     >> 1U)));
            __Vtemp8106[7U] = (__Vconst141[7U] & ((
                                                   (__Vconst142[8U] 
                                                    & __Vtemp8103[8U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[7U] 
                                                      & __Vtemp8103[7U]) 
                                                     >> 1U)));
            __Vtemp8106[8U] = (__Vconst141[8U] & ((
                                                   (__Vconst142[9U] 
                                                    & __Vtemp8103[9U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[8U] 
                                                      & __Vtemp8103[8U]) 
                                                     >> 1U)));
            __Vtemp8106[9U] = (__Vconst141[9U] & ((
                                                   (__Vconst142[0xaU] 
                                                    & __Vtemp8103[0xaU]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[9U] 
                                                      & __Vtemp8103[9U]) 
                                                     >> 1U)));
            __Vtemp8106[0xaU] = (__Vconst141[0xaU] 
                                 & (((__Vconst142[0xbU] 
                                      & __Vtemp8103[0xbU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xaU] 
                                                   & __Vtemp8103[0xaU]) 
                                                  >> 1U)));
            __Vtemp8106[0xbU] = (__Vconst141[0xbU] 
                                 & (((__Vconst142[0xcU] 
                                      & __Vtemp8103[0xcU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xbU] 
                                                   & __Vtemp8103[0xbU]) 
                                                  >> 1U)));
            __Vtemp8106[0xcU] = (__Vconst141[0xcU] 
                                 & (((__Vconst142[0xdU] 
                                      & __Vtemp8103[0xdU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xcU] 
                                                   & __Vtemp8103[0xcU]) 
                                                  >> 1U)));
            __Vtemp8106[0xdU] = (__Vconst141[0xdU] 
                                 & (((__Vconst142[0xeU] 
                                      & __Vtemp8103[0xeU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xdU] 
                                                   & __Vtemp8103[0xdU]) 
                                                  >> 1U)));
            __Vtemp8106[0xeU] = (__Vconst141[0xeU] 
                                 & (((__Vconst142[0xfU] 
                                      & __Vtemp8103[0xfU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xeU] 
                                                   & __Vtemp8103[0xeU]) 
                                                  >> 1U)));
            __Vtemp8106[0xfU] = (__Vconst141[0xfU] 
                                 & ((__Vconst142[0xfU] 
                                     & __Vtemp8103[0xfU]) 
                                    >> 1U));
            VL_EXTEND_WW(512,511, __Vtemp8107, __Vtemp8106);
            tracep->chgCData(oldp+322,((0xfU & __Vtemp8107[0U])),4);
            VL_SHIFTL_WWI(1039,1039,10, __Vtemp8108, __Vconst536, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                           << 2U));
            __Vtemp8112[0U] = (__Vconst535[0U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8108[0U]
                                                   : 
                                                  __Vconst538[0U]));
            __Vtemp8112[1U] = (__Vconst535[1U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8108[1U]
                                                   : 
                                                  __Vconst538[1U]));
            __Vtemp8112[2U] = (__Vconst535[2U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8108[2U]
                                                   : 
                                                  __Vconst538[2U]));
            __Vtemp8112[3U] = (__Vconst535[3U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8108[3U]
                                                   : 
                                                  __Vconst538[3U]));
            __Vtemp8112[4U] = (__Vconst535[4U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8108[4U]
                                                   : 
                                                  __Vconst538[4U]));
            __Vtemp8112[5U] = (__Vconst535[5U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8108[5U]
                                                   : 
                                                  __Vconst538[5U]));
            __Vtemp8112[6U] = (__Vconst535[6U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8108[6U]
                                                   : 
                                                  __Vconst538[6U]));
            __Vtemp8112[7U] = (__Vconst535[7U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8108[7U]
                                                   : 
                                                  __Vconst538[7U]));
            __Vtemp8112[8U] = (__Vconst535[8U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8108[8U]
                                                   : 
                                                  __Vconst538[8U]));
            __Vtemp8112[9U] = (__Vconst535[9U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8108[9U]
                                                   : 
                                                  __Vconst538[9U]));
            __Vtemp8112[0xaU] = (__Vconst535[0xaU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8108[0xaU]
                                     : __Vconst538[0xaU]));
            __Vtemp8112[0xbU] = (__Vconst535[0xbU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8108[0xbU]
                                     : __Vconst538[0xbU]));
            __Vtemp8112[0xcU] = (__Vconst535[0xcU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8108[0xcU]
                                     : __Vconst538[0xcU]));
            __Vtemp8112[0xdU] = (__Vconst535[0xdU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8108[0xdU]
                                     : __Vconst538[0xdU]));
            __Vtemp8112[0xeU] = (__Vconst535[0xeU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8108[0xeU]
                                     : __Vconst538[0xeU]));
            __Vtemp8112[0xfU] = (__Vconst535[0xfU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8108[0xfU]
                                     : __Vconst538[0xfU]));
            tracep->chgWData(oldp+323,(__Vtemp8112),512);
            tracep->chgIData(oldp+339,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__watchdog_1),32);
            tracep->chgBit(oldp+340,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__inflight_2));
            tracep->chgCData(oldp+341,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_3),3);
            tracep->chgCData(oldp+342,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_3) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+343,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__d_first_counter_3))));
            tracep->chgBit(oldp+344,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___GEN_84))));
            tracep->chgCData(oldp+345,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_id),2);
            tracep->chgBit(oldp+346,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_id))));
            tracep->chgBit(oldp+347,((1U == (7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints_auto_out_a_bits_source) 
                                                   >> 4U)))));
            tracep->chgCData(oldp+348,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_first_counter),3);
            tracep->chgBit(oldp+349,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_first_counter))));
            tracep->chgBit(oldp+350,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_16));
            tracep->chgBit(oldp+351,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_17));
            tracep->chgBit(oldp+352,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_18));
            tracep->chgBit(oldp+353,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_19));
            tracep->chgBit(oldp+354,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_20));
            tracep->chgBit(oldp+355,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_21));
            tracep->chgBit(oldp+356,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_22));
            tracep->chgBit(oldp+357,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_23));
            tracep->chgBit(oldp+358,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_24));
            tracep->chgBit(oldp+359,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_25));
            tracep->chgBit(oldp+360,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_26));
            tracep->chgBit(oldp+361,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_27));
            tracep->chgBit(oldp+362,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_28));
            tracep->chgBit(oldp+363,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_29));
            tracep->chgBit(oldp+364,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_30));
            tracep->chgBit(oldp+365,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_31));
            tracep->chgCData(oldp+366,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__stalls_id),2);
            tracep->chgBit(oldp+367,(((((1U == (7U 
                                                & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints_auto_out_a_bits_source) 
                                                   >> 4U))) 
                                        & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_first_counter))) 
                                       & ((((((((((((((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_16) 
                                                        | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_17)) 
                                                       | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_18)) 
                                                      | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_19)) 
                                                     | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_20)) 
                                                    | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_21)) 
                                                   | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_22)) 
                                                  | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_23)) 
                                                 | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_24)) 
                                                | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_25)) 
                                               | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_26)) 
                                              | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_27)) 
                                             | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_28)) 
                                            | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_29)) 
                                           | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_30)) 
                                          | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_31))) 
                                      & ((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_id)) 
                                         | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__stalls_id) 
                                            != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_id))))));
            tracep->chgBit(oldp+368,((2U == (7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints_auto_out_a_bits_source) 
                                                   >> 4U)))));
            tracep->chgBit(oldp+369,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_32));
            tracep->chgBit(oldp+370,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_33));
            tracep->chgBit(oldp+371,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_34));
            tracep->chgBit(oldp+372,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_35));
            tracep->chgBit(oldp+373,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_36));
            tracep->chgBit(oldp+374,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_37));
            tracep->chgBit(oldp+375,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_38));
            tracep->chgBit(oldp+376,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_39));
            tracep->chgBit(oldp+377,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_40));
            tracep->chgBit(oldp+378,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_41));
            tracep->chgBit(oldp+379,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_42));
            tracep->chgBit(oldp+380,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_43));
            tracep->chgBit(oldp+381,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_44));
            tracep->chgBit(oldp+382,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_45));
            tracep->chgBit(oldp+383,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_46));
            tracep->chgBit(oldp+384,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_47));
            tracep->chgCData(oldp+385,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__stalls_id_1),2);
            tracep->chgBit(oldp+386,(((((2U == (7U 
                                                & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints_auto_out_a_bits_source) 
                                                   >> 4U))) 
                                        & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_first_counter))) 
                                       & ((((((((((((((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_32) 
                                                        | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_33)) 
                                                       | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_34)) 
                                                      | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_35)) 
                                                     | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_36)) 
                                                    | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_37)) 
                                                   | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_38)) 
                                                  | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_39)) 
                                                 | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_40)) 
                                                | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_41)) 
                                               | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_42)) 
                                              | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_43)) 
                                             | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_44)) 
                                            | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_45)) 
                                           | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_46)) 
                                          | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_47))) 
                                      & ((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_id)) 
                                         | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__stalls_id_1) 
                                            != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_id))))));
            tracep->chgBit(oldp+387,((3U == (7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints_auto_out_a_bits_source) 
                                                   >> 4U)))));
            tracep->chgBit(oldp+388,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_48));
            tracep->chgBit(oldp+389,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_49));
            tracep->chgBit(oldp+390,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_50));
            tracep->chgBit(oldp+391,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_51));
            tracep->chgBit(oldp+392,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_52));
            tracep->chgBit(oldp+393,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_53));
            tracep->chgBit(oldp+394,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_54));
            tracep->chgBit(oldp+395,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_55));
            tracep->chgBit(oldp+396,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_56));
            tracep->chgBit(oldp+397,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_57));
            tracep->chgBit(oldp+398,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_58));
            tracep->chgBit(oldp+399,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_59));
            tracep->chgBit(oldp+400,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_60));
            tracep->chgBit(oldp+401,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_61));
            tracep->chgBit(oldp+402,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_62));
            tracep->chgBit(oldp+403,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_63));
            tracep->chgCData(oldp+404,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__stalls_id_2),2);
            tracep->chgBit(oldp+405,(((((3U == (7U 
                                                & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints_auto_out_a_bits_source) 
                                                   >> 4U))) 
                                        & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_first_counter))) 
                                       & ((((((((((((((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_48) 
                                                        | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_49)) 
                                                       | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_50)) 
                                                      | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_51)) 
                                                     | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_52)) 
                                                    | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_53)) 
                                                   | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_54)) 
                                                  | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_55)) 
                                                 | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_56)) 
                                                | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_57)) 
                                               | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_58)) 
                                              | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_59)) 
                                             | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_60)) 
                                            | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_61)) 
                                           | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_62)) 
                                          | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_63))) 
                                      & ((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_id)) 
                                         | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__stalls_id_2) 
                                            != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_id))))));
            tracep->chgBit(oldp+406,((4U == (7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints_auto_out_a_bits_source) 
                                                   >> 4U)))));
            tracep->chgBit(oldp+407,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_64));
            tracep->chgBit(oldp+408,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_65));
            tracep->chgBit(oldp+409,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_66));
            tracep->chgBit(oldp+410,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_67));
            tracep->chgBit(oldp+411,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_68));
            tracep->chgBit(oldp+412,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_69));
            tracep->chgBit(oldp+413,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_70));
            tracep->chgBit(oldp+414,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_71));
            tracep->chgBit(oldp+415,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_72));
            tracep->chgBit(oldp+416,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_73));
            tracep->chgBit(oldp+417,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_74));
            tracep->chgBit(oldp+418,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_75));
            tracep->chgBit(oldp+419,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_76));
            tracep->chgBit(oldp+420,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_77));
            tracep->chgBit(oldp+421,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_78));
            tracep->chgBit(oldp+422,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_79));
            tracep->chgCData(oldp+423,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__stalls_id_3),2);
            tracep->chgBit(oldp+424,(((((4U == (7U 
                                                & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints_auto_out_a_bits_source) 
                                                   >> 4U))) 
                                        & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_first_counter))) 
                                       & ((((((((((((((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_64) 
                                                        | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_65)) 
                                                       | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_66)) 
                                                      | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_67)) 
                                                     | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_68)) 
                                                    | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_69)) 
                                                   | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_70)) 
                                                  | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_71)) 
                                                 | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_72)) 
                                                | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_73)) 
                                               | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_74)) 
                                              | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_75)) 
                                             | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_76)) 
                                            | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_77)) 
                                           | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_78)) 
                                          | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_79))) 
                                      & ((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_id)) 
                                         | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__stalls_id_3) 
                                            != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_id))))));
            tracep->chgBit(oldp+425,((5U == (7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints_auto_out_a_bits_source) 
                                                   >> 4U)))));
            tracep->chgBit(oldp+426,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_80));
            tracep->chgBit(oldp+427,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_81));
            tracep->chgBit(oldp+428,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_82));
            tracep->chgBit(oldp+429,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_83));
            tracep->chgBit(oldp+430,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_84));
            tracep->chgBit(oldp+431,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_85));
            tracep->chgBit(oldp+432,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_86));
            tracep->chgBit(oldp+433,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_87));
            tracep->chgBit(oldp+434,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_88));
            tracep->chgBit(oldp+435,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_89));
            tracep->chgBit(oldp+436,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_90));
            tracep->chgBit(oldp+437,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_91));
            tracep->chgBit(oldp+438,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_92));
            tracep->chgBit(oldp+439,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_93));
            tracep->chgBit(oldp+440,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_94));
            tracep->chgBit(oldp+441,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_95));
            tracep->chgCData(oldp+442,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__stalls_id_4),2);
            tracep->chgBit(oldp+443,(((((5U == (7U 
                                                & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints_auto_out_a_bits_source) 
                                                   >> 4U))) 
                                        & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_first_counter))) 
                                       & ((((((((((((((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_80) 
                                                        | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_81)) 
                                                       | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_82)) 
                                                      | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_83)) 
                                                     | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_84)) 
                                                    | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_85)) 
                                                   | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_86)) 
                                                  | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_87)) 
                                                 | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_88)) 
                                                | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_89)) 
                                               | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_90)) 
                                              | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_91)) 
                                             | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_92)) 
                                            | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_93)) 
                                           | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_94)) 
                                          | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_95))) 
                                      & ((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_id)) 
                                         | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__stalls_id_4) 
                                            != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_id))))));
            tracep->chgBit(oldp+444,((6U == (7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints_auto_out_a_bits_source) 
                                                   >> 4U)))));
            tracep->chgBit(oldp+445,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_96));
            tracep->chgBit(oldp+446,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_97));
            tracep->chgBit(oldp+447,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_98));
            tracep->chgBit(oldp+448,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_99));
            tracep->chgBit(oldp+449,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_100));
            tracep->chgBit(oldp+450,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_101));
            tracep->chgBit(oldp+451,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_102));
            tracep->chgBit(oldp+452,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_103));
            tracep->chgBit(oldp+453,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_104));
            tracep->chgBit(oldp+454,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_105));
            tracep->chgBit(oldp+455,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_106));
            tracep->chgBit(oldp+456,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_107));
            tracep->chgBit(oldp+457,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_108));
            tracep->chgBit(oldp+458,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_109));
            tracep->chgBit(oldp+459,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_110));
            tracep->chgBit(oldp+460,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_111));
            tracep->chgCData(oldp+461,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__stalls_id_5),2);
            tracep->chgBit(oldp+462,(((((6U == (7U 
                                                & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints_auto_out_a_bits_source) 
                                                   >> 4U))) 
                                        & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_first_counter))) 
                                       & ((((((((((((((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_96) 
                                                        | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_97)) 
                                                       | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_98)) 
                                                      | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_99)) 
                                                     | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_100)) 
                                                    | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_101)) 
                                                   | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_102)) 
                                                  | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_103)) 
                                                 | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_104)) 
                                                | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_105)) 
                                               | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_106)) 
                                              | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_107)) 
                                             | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_108)) 
                                            | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_109)) 
                                           | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_110)) 
                                          | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_111))) 
                                      & ((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_id)) 
                                         | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__stalls_id_5) 
                                            != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_id))))));
            tracep->chgBit(oldp+463,((7U == (7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints_auto_out_a_bits_source) 
                                                   >> 4U)))));
            tracep->chgBit(oldp+464,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_112));
            tracep->chgBit(oldp+465,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_113));
            tracep->chgBit(oldp+466,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_114));
            tracep->chgBit(oldp+467,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_115));
            tracep->chgBit(oldp+468,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_116));
            tracep->chgBit(oldp+469,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_117));
            tracep->chgBit(oldp+470,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_118));
            tracep->chgBit(oldp+471,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_119));
            tracep->chgBit(oldp+472,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_120));
            tracep->chgBit(oldp+473,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_121));
            tracep->chgBit(oldp+474,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_122));
            tracep->chgBit(oldp+475,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_123));
            tracep->chgBit(oldp+476,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_124));
            tracep->chgBit(oldp+477,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_125));
            tracep->chgBit(oldp+478,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_126));
            tracep->chgBit(oldp+479,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_127));
            tracep->chgCData(oldp+480,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__stalls_id_6),2);
            tracep->chgBit(oldp+481,(((((7U == (7U 
                                                & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints_auto_out_a_bits_source) 
                                                   >> 4U))) 
                                        & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_first_counter))) 
                                       & ((((((((((((((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_112) 
                                                        | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_113)) 
                                                       | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_114)) 
                                                      | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_115)) 
                                                     | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_116)) 
                                                    | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_117)) 
                                                   | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_118)) 
                                                  | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_119)) 
                                                 | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_120)) 
                                                | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_121)) 
                                               | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_122)) 
                                              | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_123)) 
                                             | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_124)) 
                                            | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_125)) 
                                           | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_126)) 
                                          | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__flight_127))) 
                                      & ((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_id)) 
                                         | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__stalls_id_6) 
                                            != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_id))))));
            tracep->chgBit(oldp+482,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__stall));
            tracep->chgCData(oldp+483,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__a_first_counter) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+484,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_opcode))));
            tracep->chgCData(oldp+485,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__d_first_counter),3);
            tracep->chgCData(oldp+486,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__d_first_counter) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+487,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__d_first_counter))));
            tracep->chgBit(oldp+488,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__d_first));
            tracep->chgBit(oldp+489,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__source_ok));
            tracep->chgBit(oldp+490,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_acc));
            tracep->chgBit(oldp+491,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_acc_1));
            tracep->chgBit(oldp+492,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_2));
            tracep->chgBit(oldp+493,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_acc_2));
            tracep->chgBit(oldp+494,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_3));
            tracep->chgBit(oldp+495,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_acc_3));
            tracep->chgBit(oldp+496,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_4));
            tracep->chgBit(oldp+497,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_acc_4));
            tracep->chgBit(oldp+498,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_5));
            tracep->chgBit(oldp+499,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_acc_5));
            tracep->chgBit(oldp+500,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_2) 
                                      & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address))));
            tracep->chgBit(oldp+501,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_acc_2) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_2) 
                                         & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address)))));
            tracep->chgBit(oldp+502,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_2) 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address)));
            tracep->chgBit(oldp+503,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_acc_2) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_2) 
                                         & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address))));
            tracep->chgBit(oldp+504,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_3) 
                                      & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address))));
            tracep->chgBit(oldp+505,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_acc_3) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_3) 
                                         & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address)))));
            tracep->chgBit(oldp+506,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_3) 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address)));
            tracep->chgBit(oldp+507,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_acc_3) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_3) 
                                         & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address))));
            tracep->chgBit(oldp+508,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_4) 
                                      & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address))));
            tracep->chgBit(oldp+509,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_acc_4) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_4) 
                                         & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address)))));
            tracep->chgBit(oldp+510,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_4) 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address)));
            tracep->chgBit(oldp+511,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_acc_4) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_4) 
                                         & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address))));
            tracep->chgBit(oldp+512,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_5) 
                                      & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address))));
            tracep->chgBit(oldp+513,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_acc_5) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_5) 
                                         & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address)))));
            tracep->chgBit(oldp+514,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_5) 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address)));
            tracep->chgBit(oldp+515,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_acc_5) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask_eq_5) 
                                         & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_address))));
            tracep->chgCData(oldp+516,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__mask),8);
            tracep->chgCData(oldp+517,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__a_first_counter),3);
            tracep->chgCData(oldp+518,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__a_first_counter) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+519,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__a_first_counter))));
            tracep->chgCData(oldp+520,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__opcode),3);
            tracep->chgCData(oldp+521,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__param),3);
            tracep->chgCData(oldp+522,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__size),3);
            tracep->chgCData(oldp+523,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__source),7);
            tracep->chgIData(oldp+524,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__address),32);
            tracep->chgCData(oldp+525,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter),3);
            tracep->chgCData(oldp+526,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+527,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter))));
            tracep->chgCData(oldp+528,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__opcode_1),3);
            tracep->chgCData(oldp+529,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__param_1),2);
            tracep->chgCData(oldp+530,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__size_1),3);
            tracep->chgCData(oldp+531,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__source_1),7);
            tracep->chgBit(oldp+532,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__denied));
            tracep->chgCData(oldp+533,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__c_first_counter),3);
            tracep->chgCData(oldp+534,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__c_first_counter) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+535,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__c_first_counter))));
            tracep->chgCData(oldp+536,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__opcode_3),3);
            tracep->chgCData(oldp+537,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__param_3),3);
            tracep->chgCData(oldp+538,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__size_3),3);
            tracep->chgCData(oldp+539,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__source_3),7);
            tracep->chgIData(oldp+540,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__address_2),32);
            tracep->chgWData(oldp+541,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__inflight),128);
            tracep->chgWData(oldp+545,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__inflight_opcodes),512);
            tracep->chgWData(oldp+561,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__inflight_sizes),512);
            tracep->chgCData(oldp+577,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__a_first_counter_1),3);
            tracep->chgCData(oldp+578,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__a_first_counter_1) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+579,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__a_first_counter_1))));
            tracep->chgCData(oldp+580,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_1),3);
            tracep->chgCData(oldp+581,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_1) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+582,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_1))));
            __Vtemp8113[0U] = 1U;
            __Vtemp8113[1U] = 0U;
            __Vtemp8113[2U] = 0U;
            __Vtemp8113[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp8114, __Vtemp8113, (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source));
            if ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_valid) 
                  & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_1))) 
                 & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_opcode)))) {
                __Vtemp8117[0U] = __Vtemp8114[0U];
                __Vtemp8117[1U] = __Vtemp8114[1U];
                __Vtemp8117[2U] = __Vtemp8114[2U];
                __Vtemp8117[3U] = __Vtemp8114[3U];
            } else {
                __Vtemp8117[0U] = 0U;
                __Vtemp8117[1U] = 0U;
                __Vtemp8117[2U] = 0U;
                __Vtemp8117[3U] = 0U;
            }
            tracep->chgWData(oldp+583,(__Vtemp8117),128);
            __Vtemp8118[0U] = 1U;
            __Vtemp8118[1U] = 0U;
            __Vtemp8118[2U] = 0U;
            __Vtemp8118[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp8119, __Vtemp8118, (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source));
            if ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___d_first_T) 
                  & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_1))) 
                 & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_opcode)))) {
                __Vtemp8122[0U] = __Vtemp8119[0U];
                __Vtemp8122[1U] = __Vtemp8119[1U];
                __Vtemp8122[2U] = __Vtemp8119[2U];
                __Vtemp8122[3U] = __Vtemp8119[3U];
            } else {
                __Vtemp8122[0U] = 0U;
                __Vtemp8122[1U] = 0U;
                __Vtemp8122[2U] = 0U;
                __Vtemp8122[3U] = 0U;
            }
            tracep->chgWData(oldp+587,(__Vtemp8122),128);
            __Vtemp8125[0U] = (__Vconst141[0U] & ((
                                                   (__Vconst142[1U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[1U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[0U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[0U]) 
                                                     >> 1U)));
            __Vtemp8125[1U] = (__Vconst141[1U] & ((
                                                   (__Vconst142[2U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[2U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[1U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[1U]) 
                                                     >> 1U)));
            __Vtemp8125[2U] = (__Vconst141[2U] & ((
                                                   (__Vconst142[3U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[3U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[2U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[2U]) 
                                                     >> 1U)));
            __Vtemp8125[3U] = (__Vconst141[3U] & ((
                                                   (__Vconst142[4U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[4U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[3U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[3U]) 
                                                     >> 1U)));
            __Vtemp8125[4U] = (__Vconst141[4U] & ((
                                                   (__Vconst142[5U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[5U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[4U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[4U]) 
                                                     >> 1U)));
            __Vtemp8125[5U] = (__Vconst141[5U] & ((
                                                   (__Vconst142[6U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[6U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[5U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[5U]) 
                                                     >> 1U)));
            __Vtemp8125[6U] = (__Vconst141[6U] & ((
                                                   (__Vconst142[7U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[7U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[6U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[6U]) 
                                                     >> 1U)));
            __Vtemp8125[7U] = (__Vconst141[7U] & ((
                                                   (__Vconst142[8U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[8U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[7U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[7U]) 
                                                     >> 1U)));
            __Vtemp8125[8U] = (__Vconst141[8U] & ((
                                                   (__Vconst142[9U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[9U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[8U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[8U]) 
                                                     >> 1U)));
            __Vtemp8125[9U] = (__Vconst141[9U] & ((
                                                   (__Vconst142[0xaU] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[0xaU]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[9U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[9U]) 
                                                     >> 1U)));
            __Vtemp8125[0xaU] = (__Vconst141[0xaU] 
                                 & (((__Vconst142[0xbU] 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[0xbU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xaU] 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[0xaU]) 
                                                  >> 1U)));
            __Vtemp8125[0xbU] = (__Vconst141[0xbU] 
                                 & (((__Vconst142[0xcU] 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[0xcU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xbU] 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[0xbU]) 
                                                  >> 1U)));
            __Vtemp8125[0xcU] = (__Vconst141[0xcU] 
                                 & (((__Vconst142[0xdU] 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[0xdU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xcU] 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[0xcU]) 
                                                  >> 1U)));
            __Vtemp8125[0xdU] = (__Vconst141[0xdU] 
                                 & (((__Vconst142[0xeU] 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[0xeU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xdU] 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[0xdU]) 
                                                  >> 1U)));
            __Vtemp8125[0xeU] = (__Vconst141[0xeU] 
                                 & (((__Vconst142[0xfU] 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[0xfU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xeU] 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[0xeU]) 
                                                  >> 1U)));
            __Vtemp8125[0xfU] = (__Vconst141[0xfU] 
                                 & ((__Vconst142[0xfU] 
                                     & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[0xfU]) 
                                    >> 1U));
            VL_EXTEND_WW(512,511, __Vtemp8126, __Vtemp8125);
            tracep->chgCData(oldp+591,((0xfU & __Vtemp8126[0U])),4);
            VL_SHIFTR_WWI(512,512,10, __Vtemp8127, vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__inflight_sizes, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                           << 2U));
            __Vtemp8130[0U] = (__Vconst141[0U] & ((
                                                   (__Vconst142[1U] 
                                                    & __Vtemp8127[1U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[0U] 
                                                      & __Vtemp8127[0U]) 
                                                     >> 1U)));
            __Vtemp8130[1U] = (__Vconst141[1U] & ((
                                                   (__Vconst142[2U] 
                                                    & __Vtemp8127[2U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[1U] 
                                                      & __Vtemp8127[1U]) 
                                                     >> 1U)));
            __Vtemp8130[2U] = (__Vconst141[2U] & ((
                                                   (__Vconst142[3U] 
                                                    & __Vtemp8127[3U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[2U] 
                                                      & __Vtemp8127[2U]) 
                                                     >> 1U)));
            __Vtemp8130[3U] = (__Vconst141[3U] & ((
                                                   (__Vconst142[4U] 
                                                    & __Vtemp8127[4U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[3U] 
                                                      & __Vtemp8127[3U]) 
                                                     >> 1U)));
            __Vtemp8130[4U] = (__Vconst141[4U] & ((
                                                   (__Vconst142[5U] 
                                                    & __Vtemp8127[5U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[4U] 
                                                      & __Vtemp8127[4U]) 
                                                     >> 1U)));
            __Vtemp8130[5U] = (__Vconst141[5U] & ((
                                                   (__Vconst142[6U] 
                                                    & __Vtemp8127[6U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[5U] 
                                                      & __Vtemp8127[5U]) 
                                                     >> 1U)));
            __Vtemp8130[6U] = (__Vconst141[6U] & ((
                                                   (__Vconst142[7U] 
                                                    & __Vtemp8127[7U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[6U] 
                                                      & __Vtemp8127[6U]) 
                                                     >> 1U)));
            __Vtemp8130[7U] = (__Vconst141[7U] & ((
                                                   (__Vconst142[8U] 
                                                    & __Vtemp8127[8U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[7U] 
                                                      & __Vtemp8127[7U]) 
                                                     >> 1U)));
            __Vtemp8130[8U] = (__Vconst141[8U] & ((
                                                   (__Vconst142[9U] 
                                                    & __Vtemp8127[9U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[8U] 
                                                      & __Vtemp8127[8U]) 
                                                     >> 1U)));
            __Vtemp8130[9U] = (__Vconst141[9U] & ((
                                                   (__Vconst142[0xaU] 
                                                    & __Vtemp8127[0xaU]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[9U] 
                                                      & __Vtemp8127[9U]) 
                                                     >> 1U)));
            __Vtemp8130[0xaU] = (__Vconst141[0xaU] 
                                 & (((__Vconst142[0xbU] 
                                      & __Vtemp8127[0xbU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xaU] 
                                                   & __Vtemp8127[0xaU]) 
                                                  >> 1U)));
            __Vtemp8130[0xbU] = (__Vconst141[0xbU] 
                                 & (((__Vconst142[0xcU] 
                                      & __Vtemp8127[0xcU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xbU] 
                                                   & __Vtemp8127[0xbU]) 
                                                  >> 1U)));
            __Vtemp8130[0xcU] = (__Vconst141[0xcU] 
                                 & (((__Vconst142[0xdU] 
                                      & __Vtemp8127[0xdU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xcU] 
                                                   & __Vtemp8127[0xcU]) 
                                                  >> 1U)));
            __Vtemp8130[0xdU] = (__Vconst141[0xdU] 
                                 & (((__Vconst142[0xeU] 
                                      & __Vtemp8127[0xeU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xdU] 
                                                   & __Vtemp8127[0xdU]) 
                                                  >> 1U)));
            __Vtemp8130[0xeU] = (__Vconst141[0xeU] 
                                 & (((__Vconst142[0xfU] 
                                      & __Vtemp8127[0xfU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xeU] 
                                                   & __Vtemp8127[0xeU]) 
                                                  >> 1U)));
            __Vtemp8130[0xfU] = (__Vconst141[0xfU] 
                                 & ((__Vconst142[0xfU] 
                                     & __Vtemp8127[0xfU]) 
                                    >> 1U));
            VL_EXTEND_WW(512,511, __Vtemp8131, __Vtemp8130);
            tracep->chgCData(oldp+592,((0xfU & __Vtemp8131[0U])),4);
            __Vtemp8132[0U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___GEN_35[0U];
            __Vtemp8132[1U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___GEN_35[1U];
            __Vtemp8132[2U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___GEN_35[2U];
            __Vtemp8132[3U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___GEN_35[3U];
            __Vtemp8132[4U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___GEN_35[4U];
            __Vtemp8132[5U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___GEN_35[5U];
            __Vtemp8132[6U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___GEN_35[6U];
            __Vtemp8132[7U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___GEN_35[7U];
            __Vtemp8132[8U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___GEN_35[8U];
            __Vtemp8132[9U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___GEN_35[9U];
            __Vtemp8132[0xaU] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___GEN_35[0xaU];
            __Vtemp8132[0xbU] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___GEN_35[0xbU];
            __Vtemp8132[0xcU] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___GEN_35[0xcU];
            __Vtemp8132[0xdU] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___GEN_35[0xdU];
            __Vtemp8132[0xeU] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___GEN_35[0xeU];
            __Vtemp8132[0xfU] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___GEN_35[0xfU];
            tracep->chgWData(oldp+593,(__Vtemp8132),512);
            tracep->chgIData(oldp+609,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__watchdog),32);
            tracep->chgWData(oldp+610,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__inflight_1),128);
            tracep->chgWData(oldp+614,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__inflight_sizes_1),512);
            tracep->chgCData(oldp+630,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__c_first_counter_1),3);
            tracep->chgCData(oldp+631,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__c_first_counter_1) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+632,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__c_first_counter_1))));
            tracep->chgCData(oldp+633,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2),3);
            tracep->chgCData(oldp+634,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+635,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2))));
            __Vtemp8133[0U] = 1U;
            __Vtemp8133[1U] = 0U;
            __Vtemp8133[2U] = 0U;
            __Vtemp8133[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp8134, __Vtemp8133, (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source));
            if ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_valid) 
                  & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2))) 
                 & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_opcode)))) {
                __Vtemp8137[0U] = __Vtemp8134[0U];
                __Vtemp8137[1U] = __Vtemp8134[1U];
                __Vtemp8137[2U] = __Vtemp8134[2U];
                __Vtemp8137[3U] = __Vtemp8134[3U];
            } else {
                __Vtemp8137[0U] = 0U;
                __Vtemp8137[1U] = 0U;
                __Vtemp8137[2U] = 0U;
                __Vtemp8137[3U] = 0U;
            }
            tracep->chgWData(oldp+636,(__Vtemp8137),128);
            __Vtemp8138[0U] = 1U;
            __Vtemp8138[1U] = 0U;
            __Vtemp8138[2U] = 0U;
            __Vtemp8138[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp8139, __Vtemp8138, (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source));
            if ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___d_first_T) 
                  & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2))) 
                 & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_opcode)))) {
                __Vtemp8142[0U] = __Vtemp8139[0U];
                __Vtemp8142[1U] = __Vtemp8139[1U];
                __Vtemp8142[2U] = __Vtemp8139[2U];
                __Vtemp8142[3U] = __Vtemp8139[3U];
            } else {
                __Vtemp8142[0U] = 0U;
                __Vtemp8142[1U] = 0U;
                __Vtemp8142[2U] = 0U;
                __Vtemp8142[3U] = 0U;
            }
            tracep->chgWData(oldp+640,(__Vtemp8142),128);
            VL_SHIFTR_WWI(512,512,10, __Vtemp8143, vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__inflight_sizes_1, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                           << 2U));
            __Vtemp8146[0U] = (__Vconst141[0U] & ((
                                                   (__Vconst142[1U] 
                                                    & __Vtemp8143[1U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[0U] 
                                                      & __Vtemp8143[0U]) 
                                                     >> 1U)));
            __Vtemp8146[1U] = (__Vconst141[1U] & ((
                                                   (__Vconst142[2U] 
                                                    & __Vtemp8143[2U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[1U] 
                                                      & __Vtemp8143[1U]) 
                                                     >> 1U)));
            __Vtemp8146[2U] = (__Vconst141[2U] & ((
                                                   (__Vconst142[3U] 
                                                    & __Vtemp8143[3U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[2U] 
                                                      & __Vtemp8143[2U]) 
                                                     >> 1U)));
            __Vtemp8146[3U] = (__Vconst141[3U] & ((
                                                   (__Vconst142[4U] 
                                                    & __Vtemp8143[4U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[3U] 
                                                      & __Vtemp8143[3U]) 
                                                     >> 1U)));
            __Vtemp8146[4U] = (__Vconst141[4U] & ((
                                                   (__Vconst142[5U] 
                                                    & __Vtemp8143[5U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[4U] 
                                                      & __Vtemp8143[4U]) 
                                                     >> 1U)));
            __Vtemp8146[5U] = (__Vconst141[5U] & ((
                                                   (__Vconst142[6U] 
                                                    & __Vtemp8143[6U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[5U] 
                                                      & __Vtemp8143[5U]) 
                                                     >> 1U)));
            __Vtemp8146[6U] = (__Vconst141[6U] & ((
                                                   (__Vconst142[7U] 
                                                    & __Vtemp8143[7U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[6U] 
                                                      & __Vtemp8143[6U]) 
                                                     >> 1U)));
            __Vtemp8146[7U] = (__Vconst141[7U] & ((
                                                   (__Vconst142[8U] 
                                                    & __Vtemp8143[8U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[7U] 
                                                      & __Vtemp8143[7U]) 
                                                     >> 1U)));
            __Vtemp8146[8U] = (__Vconst141[8U] & ((
                                                   (__Vconst142[9U] 
                                                    & __Vtemp8143[9U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[8U] 
                                                      & __Vtemp8143[8U]) 
                                                     >> 1U)));
            __Vtemp8146[9U] = (__Vconst141[9U] & ((
                                                   (__Vconst142[0xaU] 
                                                    & __Vtemp8143[0xaU]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[9U] 
                                                      & __Vtemp8143[9U]) 
                                                     >> 1U)));
            __Vtemp8146[0xaU] = (__Vconst141[0xaU] 
                                 & (((__Vconst142[0xbU] 
                                      & __Vtemp8143[0xbU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xaU] 
                                                   & __Vtemp8143[0xaU]) 
                                                  >> 1U)));
            __Vtemp8146[0xbU] = (__Vconst141[0xbU] 
                                 & (((__Vconst142[0xcU] 
                                      & __Vtemp8143[0xcU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xbU] 
                                                   & __Vtemp8143[0xbU]) 
                                                  >> 1U)));
            __Vtemp8146[0xcU] = (__Vconst141[0xcU] 
                                 & (((__Vconst142[0xdU] 
                                      & __Vtemp8143[0xdU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xcU] 
                                                   & __Vtemp8143[0xcU]) 
                                                  >> 1U)));
            __Vtemp8146[0xdU] = (__Vconst141[0xdU] 
                                 & (((__Vconst142[0xeU] 
                                      & __Vtemp8143[0xeU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xdU] 
                                                   & __Vtemp8143[0xdU]) 
                                                  >> 1U)));
            __Vtemp8146[0xeU] = (__Vconst141[0xeU] 
                                 & (((__Vconst142[0xfU] 
                                      & __Vtemp8143[0xfU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xeU] 
                                                   & __Vtemp8143[0xeU]) 
                                                  >> 1U)));
            __Vtemp8146[0xfU] = (__Vconst141[0xfU] 
                                 & ((__Vconst142[0xfU] 
                                     & __Vtemp8143[0xfU]) 
                                    >> 1U));
            VL_EXTEND_WW(512,511, __Vtemp8147, __Vtemp8146);
            tracep->chgCData(oldp+644,((0xfU & __Vtemp8147[0U])),4);
            VL_SHIFTL_WWI(1039,1039,10, __Vtemp8148, __Vconst536, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                           << 2U));
            __Vtemp8152[0U] = (__Vconst535[0U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8148[0U]
                                                   : 
                                                  __Vconst538[0U]));
            __Vtemp8152[1U] = (__Vconst535[1U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8148[1U]
                                                   : 
                                                  __Vconst538[1U]));
            __Vtemp8152[2U] = (__Vconst535[2U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8148[2U]
                                                   : 
                                                  __Vconst538[2U]));
            __Vtemp8152[3U] = (__Vconst535[3U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8148[3U]
                                                   : 
                                                  __Vconst538[3U]));
            __Vtemp8152[4U] = (__Vconst535[4U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8148[4U]
                                                   : 
                                                  __Vconst538[4U]));
            __Vtemp8152[5U] = (__Vconst535[5U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8148[5U]
                                                   : 
                                                  __Vconst538[5U]));
            __Vtemp8152[6U] = (__Vconst535[6U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8148[6U]
                                                   : 
                                                  __Vconst538[6U]));
            __Vtemp8152[7U] = (__Vconst535[7U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8148[7U]
                                                   : 
                                                  __Vconst538[7U]));
            __Vtemp8152[8U] = (__Vconst535[8U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8148[8U]
                                                   : 
                                                  __Vconst538[8U]));
            __Vtemp8152[9U] = (__Vconst535[9U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8148[9U]
                                                   : 
                                                  __Vconst538[9U]));
            __Vtemp8152[0xaU] = (__Vconst535[0xaU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_opcode)))
                                     ? __Vtemp8148[0xaU]
                                     : __Vconst538[0xaU]));
            __Vtemp8152[0xbU] = (__Vconst535[0xbU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_opcode)))
                                     ? __Vtemp8148[0xbU]
                                     : __Vconst538[0xbU]));
            __Vtemp8152[0xcU] = (__Vconst535[0xcU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_opcode)))
                                     ? __Vtemp8148[0xcU]
                                     : __Vconst538[0xcU]));
            __Vtemp8152[0xdU] = (__Vconst535[0xdU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_opcode)))
                                     ? __Vtemp8148[0xdU]
                                     : __Vconst538[0xdU]));
            __Vtemp8152[0xeU] = (__Vconst535[0xeU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_opcode)))
                                     ? __Vtemp8148[0xeU]
                                     : __Vconst538[0xeU]));
            __Vtemp8152[0xfU] = (__Vconst535[0xfU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_opcode)))
                                     ? __Vtemp8148[0xfU]
                                     : __Vconst538[0xfU]));
            tracep->chgWData(oldp+645,(__Vtemp8152),512);
            tracep->chgIData(oldp+661,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__watchdog_1),32);
            tracep->chgBit(oldp+662,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__inflight_2));
            tracep->chgCData(oldp+663,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_3),3);
            tracep->chgCData(oldp+664,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_3) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+665,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_3))));
            tracep->chgBit(oldp+666,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___GEN_84))));
            tracep->chgCData(oldp+667,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor_io_in_d_bits_opcode),3);
            tracep->chgBit(oldp+668,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_repeat));
            tracep->chgBit(oldp+669,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater__DOT__full));
            tracep->chgCData(oldp+670,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater__DOT__full)
                                         ? (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater__DOT__saved_source)
                                         : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source))),6);
            tracep->chgBit(oldp+671,((5U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_opcode))));
            tracep->chgBit(oldp+672,(((5U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_opcode)) 
                                      & (0ULL == (0x80000000ULL 
                                                  & (QData)((IData)(
                                                                    (0x80000000U 
                                                                     ^ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address))))))));
            tracep->chgBit(oldp+673,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__mapPP));
            tracep->chgCData(oldp+674,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__bundleOut_0_a_bits_opcode),3);
            tracep->chgBit(oldp+675,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__bundleOut_0_a_bits_opcode) 
                                               >> 2U)))));
            tracep->chgCData(oldp+676,(((4U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__bundleOut_0_a_bits_opcode))
                                         ? 0U : (7U 
                                                 & (~ 
                                                    (0x3ffU 
                                                     & (((IData)(0x3fU) 
                                                         << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_size)) 
                                                        >> 3U)))))),3);
            tracep->chgCData(oldp+677,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_repeat_counter),3);
            tracep->chgCData(oldp+678,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_repeat_counter) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+679,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_repeat_counter))));
            tracep->chgBit(oldp+680,(((1U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_repeat_counter)) 
                                      | (0U == ((4U 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__bundleOut_0_a_bits_opcode))
                                                 ? 0U
                                                 : 
                                                (7U 
                                                 & (~ 
                                                    (0x3ffU 
                                                     & (((IData)(0x3fU) 
                                                         << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater_io_deq_bits_size)) 
                                                        >> 3U)))))))));
            tracep->chgBit(oldp+681,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source))));
            tracep->chgBit(oldp+682,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__source_ok));
            tracep->chgCData(oldp+683,((0x3fU & (~ 
                                                 (0x1fffU 
                                                  & ((IData)(0x3fU) 
                                                     << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_size)))))),6);
            tracep->chgBit(oldp+684,((0U == (0x3fU 
                                             & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address 
                                                & (~ 
                                                   (0x1fffU 
                                                    & ((IData)(0x3fU) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_size)))))))));
            tracep->chgCData(oldp+685,((3U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_size))),2);
            tracep->chgCData(oldp+686,((7U & (1U | 
                                              (0xfU 
                                               & ((IData)(1U) 
                                                  << 
                                                  (3U 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_size))))))),3);
            tracep->chgBit(oldp+687,((1U & (((IData)(1U) 
                                             << (3U 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_size))) 
                                            >> 2U))));
            tracep->chgBit(oldp+688,((1U & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address 
                                            >> 2U))));
            tracep->chgBit(oldp+689,((1U & (~ (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address 
                                               >> 2U)))));
            tracep->chgBit(oldp+690,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_acc));
            tracep->chgBit(oldp+691,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_acc_1));
            tracep->chgBit(oldp+692,((1U & (((IData)(1U) 
                                             << (3U 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_size))) 
                                            >> 1U))));
            tracep->chgBit(oldp+693,((1U & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address 
                                            >> 1U))));
            tracep->chgBit(oldp+694,((1U & (~ (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address 
                                               >> 1U)))));
            tracep->chgBit(oldp+695,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_2));
            tracep->chgBit(oldp+696,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_acc_2));
            tracep->chgBit(oldp+697,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_3));
            tracep->chgBit(oldp+698,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_acc_3));
            tracep->chgBit(oldp+699,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_4));
            tracep->chgBit(oldp+700,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_acc_4));
            tracep->chgBit(oldp+701,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_5));
            tracep->chgBit(oldp+702,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_acc_5));
            tracep->chgBit(oldp+703,((1U & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)));
            tracep->chgBit(oldp+704,((1U & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address))));
            tracep->chgBit(oldp+705,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_2) 
                                      & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address))));
            tracep->chgBit(oldp+706,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_acc_2) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_2) 
                                         & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)))));
            tracep->chgBit(oldp+707,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_2) 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)));
            tracep->chgBit(oldp+708,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_acc_2) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_2) 
                                         & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address))));
            tracep->chgBit(oldp+709,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_3) 
                                      & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address))));
            tracep->chgBit(oldp+710,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_acc_3) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_3) 
                                         & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)))));
            tracep->chgBit(oldp+711,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_3) 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)));
            tracep->chgBit(oldp+712,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_acc_3) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_3) 
                                         & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address))));
            tracep->chgBit(oldp+713,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_4) 
                                      & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address))));
            tracep->chgBit(oldp+714,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_acc_4) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_4) 
                                         & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)))));
            tracep->chgBit(oldp+715,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_4) 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)));
            tracep->chgBit(oldp+716,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_acc_4) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_4) 
                                         & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address))));
            tracep->chgBit(oldp+717,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_5) 
                                      & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address))));
            tracep->chgBit(oldp+718,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_acc_5) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_5) 
                                         & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)))));
            tracep->chgBit(oldp+719,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_5) 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)));
            tracep->chgBit(oldp+720,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_acc_5) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask_eq_5) 
                                         & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address))));
            tracep->chgCData(oldp+721,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__mask),8);
            tracep->chgBit(oldp+722,(((((((((0U == 
                                             (7U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                                               >> 4U))) 
                                            | (1U == 
                                               (7U 
                                                & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                                                   >> 4U)))) 
                                           | (2U == 
                                              (7U & 
                                               ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                                                >> 4U)))) 
                                          | (3U == 
                                             (7U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                                               >> 4U)))) 
                                         | (4U == (7U 
                                                   & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                                                      >> 4U)))) 
                                        | (5U == (7U 
                                                  & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                                                     >> 4U)))) 
                                       | (6U == (7U 
                                                 & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                                                    >> 4U)))) 
                                      | (7U == (7U 
                                                & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                                                   >> 4U))))));
            tracep->chgBit(oldp+723,(((((((((0U == 
                                             (7U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                               >> 3U))) 
                                            | (1U == 
                                               (7U 
                                                & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                                   >> 3U)))) 
                                           | (2U == 
                                              (7U & 
                                               ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                                >> 3U)))) 
                                          | (3U == 
                                             (7U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                               >> 3U)))) 
                                         | (4U == (7U 
                                                   & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                                      >> 3U)))) 
                                        | (5U == (7U 
                                                  & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                                     >> 3U)))) 
                                       | (6U == (7U 
                                                 & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                                    >> 3U)))) 
                                      | (7U == (7U 
                                                & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                                   >> 3U))))));
            tracep->chgCData(oldp+724,((7U & (~ (0x3ffU 
                                                 & (((IData)(0x3fU) 
                                                     << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_size)) 
                                                    >> 3U))))),3);
            tracep->chgBit(oldp+725,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_opcode) 
                                               >> 2U)))));
            tracep->chgCData(oldp+726,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__a_first_counter),3);
            tracep->chgCData(oldp+727,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__a_first_counter) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+728,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__a_first_counter))));
            tracep->chgCData(oldp+729,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__opcode),3);
            tracep->chgCData(oldp+730,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__param),3);
            tracep->chgCData(oldp+731,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__size),3);
            tracep->chgCData(oldp+732,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__source),6);
            tracep->chgIData(oldp+733,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__address),32);
            tracep->chgBit(oldp+734,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor_io_in_d_bits_opcode))));
            tracep->chgCData(oldp+735,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter),3);
            tracep->chgCData(oldp+736,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+737,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter))));
            tracep->chgCData(oldp+738,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__opcode_1),3);
            tracep->chgCData(oldp+739,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__param_1),2);
            tracep->chgCData(oldp+740,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__size_1),3);
            tracep->chgCData(oldp+741,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__source_1),6);
            tracep->chgBit(oldp+742,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__denied));
            tracep->chgCData(oldp+743,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__c_first_counter),3);
            tracep->chgCData(oldp+744,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__c_first_counter) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+745,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__c_first_counter))));
            tracep->chgCData(oldp+746,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__opcode_3),3);
            tracep->chgCData(oldp+747,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__param_3),3);
            tracep->chgCData(oldp+748,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__size_3),3);
            tracep->chgCData(oldp+749,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__source_3),6);
            tracep->chgIData(oldp+750,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__address_2),32);
            tracep->chgQData(oldp+751,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__inflight),64);
            tracep->chgWData(oldp+753,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__inflight_opcodes),256);
            tracep->chgWData(oldp+761,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__inflight_sizes),256);
            tracep->chgCData(oldp+769,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__a_first_counter_1),3);
            tracep->chgCData(oldp+770,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__a_first_counter_1) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+771,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__a_first_counter_1))));
            tracep->chgCData(oldp+772,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_1),3);
            tracep->chgCData(oldp+773,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_1) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+774,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_1))));
            tracep->chgQData(oldp+775,(((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_valid) 
                                          & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_1))) 
                                         & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor_io_in_d_bits_opcode)))
                                         ? (1ULL << 
                                            (0x3fU 
                                             & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                                                >> 1U)))
                                         : 0ULL)),64);
            tracep->chgQData(oldp+777,(((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___d_first_T) 
                                          & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_1))) 
                                         & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor_io_in_d_bits_opcode)))
                                         ? (1ULL << 
                                            (0x3fU 
                                             & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                                                >> 1U)))
                                         : 0ULL)),64);
            __Vtemp8155[0U] = (__Vconst345[0U] & ((
                                                   (__Vconst346[1U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___a_opcode_lookup_T_1[1U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[0U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___a_opcode_lookup_T_1[0U]) 
                                                     >> 1U)));
            __Vtemp8155[1U] = (__Vconst345[1U] & ((
                                                   (__Vconst346[2U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___a_opcode_lookup_T_1[2U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[1U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___a_opcode_lookup_T_1[1U]) 
                                                     >> 1U)));
            __Vtemp8155[2U] = (__Vconst345[2U] & ((
                                                   (__Vconst346[3U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___a_opcode_lookup_T_1[3U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[2U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___a_opcode_lookup_T_1[2U]) 
                                                     >> 1U)));
            __Vtemp8155[3U] = (__Vconst345[3U] & ((
                                                   (__Vconst346[4U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___a_opcode_lookup_T_1[4U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[3U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___a_opcode_lookup_T_1[3U]) 
                                                     >> 1U)));
            __Vtemp8155[4U] = (__Vconst345[4U] & ((
                                                   (__Vconst346[5U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___a_opcode_lookup_T_1[5U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[4U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___a_opcode_lookup_T_1[4U]) 
                                                     >> 1U)));
            __Vtemp8155[5U] = (__Vconst345[5U] & ((
                                                   (__Vconst346[6U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___a_opcode_lookup_T_1[6U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[5U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___a_opcode_lookup_T_1[5U]) 
                                                     >> 1U)));
            __Vtemp8155[6U] = (__Vconst345[6U] & ((
                                                   (__Vconst346[7U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___a_opcode_lookup_T_1[7U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[6U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___a_opcode_lookup_T_1[6U]) 
                                                     >> 1U)));
            __Vtemp8155[7U] = (__Vconst345[7U] & ((
                                                   __Vconst346[7U] 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___a_opcode_lookup_T_1[7U]) 
                                                  >> 1U));
            VL_EXTEND_WW(256,255, __Vtemp8156, __Vtemp8155);
            tracep->chgCData(oldp+779,((0xfU & __Vtemp8156[0U])),4);
            VL_SHIFTR_WWI(256,256,9, __Vtemp8157, vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__inflight_sizes, 
                          (0xfcU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                                    << 1U)));
            __Vtemp8160[0U] = (__Vconst345[0U] & ((
                                                   (__Vconst346[1U] 
                                                    & __Vtemp8157[1U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[0U] 
                                                      & __Vtemp8157[0U]) 
                                                     >> 1U)));
            __Vtemp8160[1U] = (__Vconst345[1U] & ((
                                                   (__Vconst346[2U] 
                                                    & __Vtemp8157[2U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[1U] 
                                                      & __Vtemp8157[1U]) 
                                                     >> 1U)));
            __Vtemp8160[2U] = (__Vconst345[2U] & ((
                                                   (__Vconst346[3U] 
                                                    & __Vtemp8157[3U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[2U] 
                                                      & __Vtemp8157[2U]) 
                                                     >> 1U)));
            __Vtemp8160[3U] = (__Vconst345[3U] & ((
                                                   (__Vconst346[4U] 
                                                    & __Vtemp8157[4U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[3U] 
                                                      & __Vtemp8157[3U]) 
                                                     >> 1U)));
            __Vtemp8160[4U] = (__Vconst345[4U] & ((
                                                   (__Vconst346[5U] 
                                                    & __Vtemp8157[5U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[4U] 
                                                      & __Vtemp8157[4U]) 
                                                     >> 1U)));
            __Vtemp8160[5U] = (__Vconst345[5U] & ((
                                                   (__Vconst346[6U] 
                                                    & __Vtemp8157[6U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[5U] 
                                                      & __Vtemp8157[5U]) 
                                                     >> 1U)));
            __Vtemp8160[6U] = (__Vconst345[6U] & ((
                                                   (__Vconst346[7U] 
                                                    & __Vtemp8157[7U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[6U] 
                                                      & __Vtemp8157[6U]) 
                                                     >> 1U)));
            __Vtemp8160[7U] = (__Vconst345[7U] & ((
                                                   __Vconst346[7U] 
                                                   & __Vtemp8157[7U]) 
                                                  >> 1U));
            VL_EXTEND_WW(256,255, __Vtemp8161, __Vtemp8160);
            tracep->chgCData(oldp+780,((0xfU & __Vtemp8161[0U])),4);
            __Vtemp8162[0U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___GEN_35[0U];
            __Vtemp8162[1U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___GEN_35[1U];
            __Vtemp8162[2U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___GEN_35[2U];
            __Vtemp8162[3U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___GEN_35[3U];
            __Vtemp8162[4U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___GEN_35[4U];
            __Vtemp8162[5U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___GEN_35[5U];
            __Vtemp8162[6U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___GEN_35[6U];
            __Vtemp8162[7U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___GEN_35[7U];
            tracep->chgWData(oldp+781,(__Vtemp8162),256);
            tracep->chgIData(oldp+789,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__watchdog),32);
            tracep->chgQData(oldp+790,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__inflight_1),64);
            tracep->chgWData(oldp+792,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__inflight_sizes_1),256);
            tracep->chgCData(oldp+800,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__c_first_counter_1),3);
            tracep->chgCData(oldp+801,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__c_first_counter_1) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+802,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__c_first_counter_1))));
            tracep->chgCData(oldp+803,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_2),3);
            tracep->chgCData(oldp+804,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_2) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+805,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_2))));
            tracep->chgQData(oldp+806,(((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_valid) 
                                          & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_2))) 
                                         & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor_io_in_d_bits_opcode)))
                                         ? (1ULL << 
                                            (0x3fU 
                                             & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                                                >> 1U)))
                                         : 0ULL)),64);
            tracep->chgQData(oldp+808,(((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___d_first_T) 
                                          & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_2))) 
                                         & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor_io_in_d_bits_opcode)))
                                         ? (1ULL << 
                                            (0x3fU 
                                             & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                                                >> 1U)))
                                         : 0ULL)),64);
            VL_SHIFTR_WWI(256,256,9, __Vtemp8163, vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__inflight_sizes_1, 
                          (0xfcU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                                    << 1U)));
            __Vtemp8166[0U] = (__Vconst345[0U] & ((
                                                   (__Vconst346[1U] 
                                                    & __Vtemp8163[1U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[0U] 
                                                      & __Vtemp8163[0U]) 
                                                     >> 1U)));
            __Vtemp8166[1U] = (__Vconst345[1U] & ((
                                                   (__Vconst346[2U] 
                                                    & __Vtemp8163[2U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[1U] 
                                                      & __Vtemp8163[1U]) 
                                                     >> 1U)));
            __Vtemp8166[2U] = (__Vconst345[2U] & ((
                                                   (__Vconst346[3U] 
                                                    & __Vtemp8163[3U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[2U] 
                                                      & __Vtemp8163[2U]) 
                                                     >> 1U)));
            __Vtemp8166[3U] = (__Vconst345[3U] & ((
                                                   (__Vconst346[4U] 
                                                    & __Vtemp8163[4U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[3U] 
                                                      & __Vtemp8163[3U]) 
                                                     >> 1U)));
            __Vtemp8166[4U] = (__Vconst345[4U] & ((
                                                   (__Vconst346[5U] 
                                                    & __Vtemp8163[5U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[4U] 
                                                      & __Vtemp8163[4U]) 
                                                     >> 1U)));
            __Vtemp8166[5U] = (__Vconst345[5U] & ((
                                                   (__Vconst346[6U] 
                                                    & __Vtemp8163[6U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[5U] 
                                                      & __Vtemp8163[5U]) 
                                                     >> 1U)));
            __Vtemp8166[6U] = (__Vconst345[6U] & ((
                                                   (__Vconst346[7U] 
                                                    & __Vtemp8163[7U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[6U] 
                                                      & __Vtemp8163[6U]) 
                                                     >> 1U)));
            __Vtemp8166[7U] = (__Vconst345[7U] & ((
                                                   __Vconst346[7U] 
                                                   & __Vtemp8163[7U]) 
                                                  >> 1U));
            VL_EXTEND_WW(256,255, __Vtemp8167, __Vtemp8166);
            tracep->chgCData(oldp+810,((0xfU & __Vtemp8167[0U])),4);
            VL_SHIFTL_WWI(527,527,9, __Vtemp8168, __Vconst621, 
                          (0xfcU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_in_d_bits_source) 
                                    << 1U)));
            __Vtemp8172[0U] = (__Vconst620[0U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8168[0U]
                                                   : 
                                                  __Vconst623[0U]));
            __Vtemp8172[1U] = (__Vconst620[1U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8168[1U]
                                                   : 
                                                  __Vconst623[1U]));
            __Vtemp8172[2U] = (__Vconst620[2U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8168[2U]
                                                   : 
                                                  __Vconst623[2U]));
            __Vtemp8172[3U] = (__Vconst620[3U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8168[3U]
                                                   : 
                                                  __Vconst623[3U]));
            __Vtemp8172[4U] = (__Vconst620[4U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8168[4U]
                                                   : 
                                                  __Vconst623[4U]));
            __Vtemp8172[5U] = (__Vconst620[5U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8168[5U]
                                                   : 
                                                  __Vconst623[5U]));
            __Vtemp8172[6U] = (__Vconst620[6U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8168[6U]
                                                   : 
                                                  __Vconst623[6U]));
            __Vtemp8172[7U] = (__Vconst620[7U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8168[7U]
                                                   : 
                                                  __Vconst623[7U]));
            tracep->chgWData(oldp+811,(__Vtemp8172),256);
            tracep->chgIData(oldp+819,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__watchdog_1),32);
            tracep->chgBit(oldp+820,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__inflight_2));
            tracep->chgCData(oldp+821,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_3),3);
            tracep->chgCData(oldp+822,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_3) 
                                              - (IData)(1U)))),3);
            tracep->chgBit(oldp+823,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__d_first_counter_3))));
            tracep->chgBit(oldp+824,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___GEN_84))));
            tracep->chgCData(oldp+825,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater__DOT__saved_size),3);
            tracep->chgCData(oldp+826,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater__DOT__saved_source),6);
            tracep->chgIData(oldp+827,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__hints__DOT__a_repeater__DOT__saved_address),32);
            tracep->chgBit(oldp+828,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor_io_in_c_ready));
            tracep->chgBit(oldp+829,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_last)))));
            tracep->chgQData(oldp+830,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater__DOT__full)
                                         ? vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater__DOT__saved_data
                                         : vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_data)),64);
            tracep->chgBit(oldp+832,((1U & (~ (0xffU 
                                               & (((IData)(7U) 
                                                   << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_size)) 
                                                  >> 2U))))));
            tracep->chgBit(oldp+833,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__count));
            tracep->chgBit(oldp+834,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__last));
            tracep->chgBit(oldp+835,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__enable_0));
            tracep->chgBit(oldp+836,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_data_rdata_written_once));
            tracep->chgBit(oldp+837,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_data_masked_enable_0));
            tracep->chgIData(oldp+838,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_data_rdata_0),32);
            tracep->chgIData(oldp+839,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_data_masked_enable_0)
                                         ? vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_data
                                         : vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_data_rdata_0)),32);
            tracep->chgBit(oldp+840,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc));
            tracep->chgBit(oldp+841,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc_1));
            tracep->chgBit(oldp+842,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_2));
            tracep->chgBit(oldp+843,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc_2));
            tracep->chgBit(oldp+844,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_3));
            tracep->chgBit(oldp+845,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc_3));
            tracep->chgBit(oldp+846,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_4));
            tracep->chgBit(oldp+847,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc_4));
            tracep->chgBit(oldp+848,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_5));
            tracep->chgBit(oldp+849,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc_5));
            tracep->chgBit(oldp+850,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_2) 
                                      & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address))));
            tracep->chgBit(oldp+851,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc_2) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_2) 
                                         & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)))));
            tracep->chgBit(oldp+852,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_2) 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)));
            tracep->chgBit(oldp+853,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc_2) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_2) 
                                         & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address))));
            tracep->chgBit(oldp+854,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_3) 
                                      & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address))));
            tracep->chgBit(oldp+855,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc_3) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_3) 
                                         & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)))));
            tracep->chgBit(oldp+856,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_3) 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)));
            tracep->chgBit(oldp+857,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc_3) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_3) 
                                         & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address))));
            tracep->chgBit(oldp+858,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_4) 
                                      & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address))));
            tracep->chgBit(oldp+859,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc_4) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_4) 
                                         & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)))));
            tracep->chgBit(oldp+860,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_4) 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)));
            tracep->chgBit(oldp+861,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc_4) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_4) 
                                         & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address))));
            tracep->chgBit(oldp+862,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_5) 
                                      & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address))));
            tracep->chgBit(oldp+863,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc_5) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_5) 
                                         & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)))));
            tracep->chgBit(oldp+864,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_5) 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)));
            tracep->chgBit(oldp+865,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_acc_5) 
                                      | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_eq_5) 
                                         & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address))));
            tracep->chgBit(oldp+866,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_rdata_written_once));
            tracep->chgBit(oldp+867,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_masked_enable_0));
            tracep->chgCData(oldp+868,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_rdata_0),4);
            tracep->chgCData(oldp+869,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_masked_enable_0)
                                         ? (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_mask)
                                         : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_rdata_0))),4);
            tracep->chgIData(oldp+870,((IData)((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater__DOT__full)
                                                  ? vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater__DOT__saved_data
                                                  : vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_data) 
                                                >> 0x20U))),32);
            tracep->chgIData(oldp+871,((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__atomics_auto_in_d_bits_data)),32);
            tracep->chgQData(oldp+872,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__cated_bits_data),64);
            tracep->chgBit(oldp+874,((1U & (~ (0xffU 
                                               & (((IData)(7U) 
                                                   << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_size)) 
                                                  >> 2U))))));
            tracep->chgBit(oldp+875,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_count));
            tracep->chgBit(oldp+876,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_count)))));
            tracep->chgBit(oldp+877,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_last));
            tracep->chgBit(oldp+878,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_0));
            tracep->chgBit(oldp+879,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_1));
            tracep->chgBit(oldp+880,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_2));
            tracep->chgBit(oldp+881,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_3));
            tracep->chgBit(oldp+882,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_4));
            tracep->chgBit(oldp+883,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_5));
            tracep->chgBit(oldp+884,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_6));
            tracep->chgBit(oldp+885,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_7));
            tracep->chgBit(oldp+886,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_8));
            tracep->chgBit(oldp+887,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_9));
            tracep->chgBit(oldp+888,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_10));
            tracep->chgBit(oldp+889,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_11));
            tracep->chgBit(oldp+890,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_12));
            tracep->chgBit(oldp+891,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_13));
            tracep->chgBit(oldp+892,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_14));
            tracep->chgBit(oldp+893,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_15));
            tracep->chgBit(oldp+894,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_16));
            tracep->chgBit(oldp+895,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_17));
            tracep->chgBit(oldp+896,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_18));
            tracep->chgBit(oldp+897,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_19));
            tracep->chgBit(oldp+898,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_20));
            tracep->chgBit(oldp+899,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_21));
            tracep->chgBit(oldp+900,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_22));
            tracep->chgBit(oldp+901,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_23));
            tracep->chgBit(oldp+902,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_24));
            tracep->chgBit(oldp+903,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_25));
            tracep->chgBit(oldp+904,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_26));
            tracep->chgBit(oldp+905,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_27));
            tracep->chgBit(oldp+906,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_28));
            tracep->chgBit(oldp+907,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_29));
            tracep->chgBit(oldp+908,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_30));
            tracep->chgBit(oldp+909,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_31));
            tracep->chgBit(oldp+910,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_32));
            tracep->chgBit(oldp+911,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_33));
            tracep->chgBit(oldp+912,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_34));
            tracep->chgBit(oldp+913,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_35));
            tracep->chgBit(oldp+914,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_36));
            tracep->chgBit(oldp+915,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_37));
            tracep->chgBit(oldp+916,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_38));
            tracep->chgBit(oldp+917,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_39));
            tracep->chgBit(oldp+918,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_40));
            tracep->chgBit(oldp+919,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_41));
            tracep->chgBit(oldp+920,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_42));
            tracep->chgBit(oldp+921,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_43));
            tracep->chgBit(oldp+922,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_44));
            tracep->chgBit(oldp+923,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_45));
            tracep->chgBit(oldp+924,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_46));
            tracep->chgBit(oldp+925,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_47));
            tracep->chgBit(oldp+926,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_48));
            tracep->chgBit(oldp+927,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_49));
            tracep->chgBit(oldp+928,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_50));
            tracep->chgBit(oldp+929,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_51));
            tracep->chgBit(oldp+930,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_52));
            tracep->chgBit(oldp+931,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_53));
            tracep->chgBit(oldp+932,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_54));
            tracep->chgBit(oldp+933,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_55));
            tracep->chgBit(oldp+934,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_56));
            tracep->chgBit(oldp+935,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_57));
            tracep->chgBit(oldp+936,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_58));
            tracep->chgBit(oldp+937,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_59));
            tracep->chgBit(oldp+938,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_60));
            tracep->chgBit(oldp+939,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_61));
            tracep->chgBit(oldp+940,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_62));
            tracep->chgBit(oldp+941,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_63));
            tracep->chgBit(oldp+942,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_hold_r));
            tracep->chgBit(oldp+943,((0xffU & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_count)
                                                 ? (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_hold_r)
                                                 : 
                                                ((0x3fU 
                                                  == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source))
                                                  ? (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_63)
                                                  : 
                                                 ((0x3eU 
                                                   == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source))
                                                   ? (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_62)
                                                   : 
                                                  ((0x3dU 
                                                    == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source))
                                                    ? (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_61)
                                                    : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT___GEN_198))))) 
                                               & (((IData)(7U) 
                                                   << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_size)) 
                                                  >> 2U)))));
            tracep->chgBit(oldp+944,(((0xffU & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_count)
                                                  ? (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_hold_r)
                                                  : 
                                                 ((0x3fU 
                                                   == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source))
                                                   ? (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_63)
                                                   : 
                                                  ((0x3eU 
                                                    == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source))
                                                    ? (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_62)
                                                    : 
                                                   ((0x3dU 
                                                     == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source))
                                                     ? (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_sel_sel_sources_61)
                                                     : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT___GEN_198))))) 
                                                & (((IData)(7U) 
                                                    << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_size)) 
                                                   >> 2U))) 
                                      | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeat_count))));
            tracep->chgIData(oldp+945,((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__cated_bits_data)),32);
            tracep->chgIData(oldp+946,((IData)((vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__cated_bits_data 
                                                >> 0x20U))),32);
            tracep->chgBit(oldp+947,((1U & (~ (0xffU 
                                               & (((IData)(7U) 
                                                   << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_size)) 
                                                  >> 2U))))));
            tracep->chgBit(oldp+948,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__count_1));
            tracep->chgBit(oldp+949,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__last_1));
            tracep->chgBit(oldp+950,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_1_io_enq_ready) 
                                            | (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__last_1))))));
            tracep->chgBit(oldp+951,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__source_ok));
            tracep->chgBit(oldp+952,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_size))));
            tracep->chgCData(oldp+953,((3U & (1U | 
                                              ((IData)(1U) 
                                               << (1U 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_size)))))),2);
            tracep->chgBit(oldp+954,((1U & (((IData)(1U) 
                                             << (1U 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_size))) 
                                            >> 1U))));
            tracep->chgBit(oldp+955,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__mask_acc));
            tracep->chgBit(oldp+956,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__mask_acc_1));
            tracep->chgBit(oldp+957,((IData)((0U == 
                                              (3U & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)))));
            tracep->chgBit(oldp+958,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__mask_acc) 
                                            | (IData)(
                                                      (0U 
                                                       == 
                                                       (3U 
                                                        & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)))))));
            tracep->chgBit(oldp+959,((IData)((1U == 
                                              (3U & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)))));
            tracep->chgBit(oldp+960,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__mask_acc) 
                                            | (IData)(
                                                      (1U 
                                                       == 
                                                       (3U 
                                                        & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)))))));
            tracep->chgBit(oldp+961,((IData)((2U == 
                                              (3U & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)))));
            tracep->chgBit(oldp+962,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__mask_acc_1) 
                                            | (IData)(
                                                      (2U 
                                                       == 
                                                       (3U 
                                                        & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)))))));
            tracep->chgBit(oldp+963,((IData)((3U == 
                                              (3U & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)))));
            tracep->chgBit(oldp+964,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__mask_acc_1) 
                                            | ((vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address 
                                                >> 1U) 
                                               & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address)))));
            tracep->chgCData(oldp+965,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__mask),4);
            tracep->chgCData(oldp+966,((0xfU & (~ (0x7ffU 
                                                   & (((IData)(0x3fU) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_size)) 
                                                      >> 2U))))),4);
            tracep->chgCData(oldp+967,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__a_first_counter),4);
            tracep->chgCData(oldp+968,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__a_first_counter) 
                                                - (IData)(1U)))),4);
            tracep->chgBit(oldp+969,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__a_first_counter))));
            tracep->chgCData(oldp+970,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__opcode),3);
            tracep->chgCData(oldp+971,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__param),3);
            tracep->chgCData(oldp+972,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__size),3);
            tracep->chgCData(oldp+973,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__source),6);
            tracep->chgIData(oldp+974,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__address),32);
            tracep->chgCData(oldp+975,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter),4);
            tracep->chgCData(oldp+976,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter) 
                                                - (IData)(1U)))),4);
            tracep->chgBit(oldp+977,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter))));
            tracep->chgCData(oldp+978,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__opcode_1),3);
            tracep->chgCData(oldp+979,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__param_1),2);
            tracep->chgCData(oldp+980,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__size_1),3);
            tracep->chgCData(oldp+981,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__source_1),6);
            tracep->chgBit(oldp+982,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__denied));
            tracep->chgCData(oldp+983,((0xfU & (~ (0x7ffU 
                                                   & (((IData)(0x3fU) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_size)) 
                                                      >> 2U))))),4);
            tracep->chgCData(oldp+984,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__c_first_counter),4);
            tracep->chgCData(oldp+985,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__c_first_counter) 
                                                - (IData)(1U)))),4);
            tracep->chgBit(oldp+986,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__c_first_counter))));
            tracep->chgCData(oldp+987,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__opcode_3),3);
            tracep->chgCData(oldp+988,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__param_3),3);
            tracep->chgCData(oldp+989,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__size_3),3);
            tracep->chgCData(oldp+990,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__source_3),6);
            tracep->chgIData(oldp+991,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__address_2),32);
            tracep->chgQData(oldp+992,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__inflight),64);
            tracep->chgWData(oldp+994,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__inflight_opcodes),256);
            tracep->chgWData(oldp+1002,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__inflight_sizes),256);
            tracep->chgCData(oldp+1010,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__a_first_counter_1),4);
            tracep->chgCData(oldp+1011,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__a_first_counter_1) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+1012,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__a_first_counter_1))));
            tracep->chgCData(oldp+1013,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_1),4);
            tracep->chgCData(oldp+1014,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_1) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+1015,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_1))));
            tracep->chgQData(oldp+1016,(((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_valid) 
                                           & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_1))) 
                                          & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                          ? (1ULL << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source))
                                          : 0ULL)),64);
            tracep->chgQData(oldp+1018,(((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___d_first_T) 
                                           & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_1))) 
                                          & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                          ? (1ULL << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source))
                                          : 0ULL)),64);
            __Vtemp8175[0U] = (__Vconst345[0U] & ((
                                                   (__Vconst346[1U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___a_opcode_lookup_T_1[1U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[0U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___a_opcode_lookup_T_1[0U]) 
                                                     >> 1U)));
            __Vtemp8175[1U] = (__Vconst345[1U] & ((
                                                   (__Vconst346[2U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___a_opcode_lookup_T_1[2U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[1U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___a_opcode_lookup_T_1[1U]) 
                                                     >> 1U)));
            __Vtemp8175[2U] = (__Vconst345[2U] & ((
                                                   (__Vconst346[3U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___a_opcode_lookup_T_1[3U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[2U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___a_opcode_lookup_T_1[2U]) 
                                                     >> 1U)));
            __Vtemp8175[3U] = (__Vconst345[3U] & ((
                                                   (__Vconst346[4U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___a_opcode_lookup_T_1[4U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[3U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___a_opcode_lookup_T_1[3U]) 
                                                     >> 1U)));
            __Vtemp8175[4U] = (__Vconst345[4U] & ((
                                                   (__Vconst346[5U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___a_opcode_lookup_T_1[5U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[4U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___a_opcode_lookup_T_1[4U]) 
                                                     >> 1U)));
            __Vtemp8175[5U] = (__Vconst345[5U] & ((
                                                   (__Vconst346[6U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___a_opcode_lookup_T_1[6U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[5U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___a_opcode_lookup_T_1[5U]) 
                                                     >> 1U)));
            __Vtemp8175[6U] = (__Vconst345[6U] & ((
                                                   (__Vconst346[7U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___a_opcode_lookup_T_1[7U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[6U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___a_opcode_lookup_T_1[6U]) 
                                                     >> 1U)));
            __Vtemp8175[7U] = (__Vconst345[7U] & ((
                                                   __Vconst346[7U] 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___a_opcode_lookup_T_1[7U]) 
                                                  >> 1U));
            VL_EXTEND_WW(256,255, __Vtemp8176, __Vtemp8175);
            tracep->chgCData(oldp+1020,((0xfU & __Vtemp8176[0U])),4);
            VL_SHIFTR_WWI(256,256,9, __Vtemp8177, vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__inflight_sizes, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source) 
                           << 2U));
            __Vtemp8180[0U] = (__Vconst345[0U] & ((
                                                   (__Vconst346[1U] 
                                                    & __Vtemp8177[1U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[0U] 
                                                      & __Vtemp8177[0U]) 
                                                     >> 1U)));
            __Vtemp8180[1U] = (__Vconst345[1U] & ((
                                                   (__Vconst346[2U] 
                                                    & __Vtemp8177[2U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[1U] 
                                                      & __Vtemp8177[1U]) 
                                                     >> 1U)));
            __Vtemp8180[2U] = (__Vconst345[2U] & ((
                                                   (__Vconst346[3U] 
                                                    & __Vtemp8177[3U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[2U] 
                                                      & __Vtemp8177[2U]) 
                                                     >> 1U)));
            __Vtemp8180[3U] = (__Vconst345[3U] & ((
                                                   (__Vconst346[4U] 
                                                    & __Vtemp8177[4U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[3U] 
                                                      & __Vtemp8177[3U]) 
                                                     >> 1U)));
            __Vtemp8180[4U] = (__Vconst345[4U] & ((
                                                   (__Vconst346[5U] 
                                                    & __Vtemp8177[5U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[4U] 
                                                      & __Vtemp8177[4U]) 
                                                     >> 1U)));
            __Vtemp8180[5U] = (__Vconst345[5U] & ((
                                                   (__Vconst346[6U] 
                                                    & __Vtemp8177[6U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[5U] 
                                                      & __Vtemp8177[5U]) 
                                                     >> 1U)));
            __Vtemp8180[6U] = (__Vconst345[6U] & ((
                                                   (__Vconst346[7U] 
                                                    & __Vtemp8177[7U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[6U] 
                                                      & __Vtemp8177[6U]) 
                                                     >> 1U)));
            __Vtemp8180[7U] = (__Vconst345[7U] & ((
                                                   __Vconst346[7U] 
                                                   & __Vtemp8177[7U]) 
                                                  >> 1U));
            VL_EXTEND_WW(256,255, __Vtemp8181, __Vtemp8180);
            tracep->chgCData(oldp+1021,((0xfU & __Vtemp8181[0U])),4);
            __Vtemp8182[0U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___GEN_35[0U];
            __Vtemp8182[1U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___GEN_35[1U];
            __Vtemp8182[2U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___GEN_35[2U];
            __Vtemp8182[3U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___GEN_35[3U];
            __Vtemp8182[4U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___GEN_35[4U];
            __Vtemp8182[5U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___GEN_35[5U];
            __Vtemp8182[6U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___GEN_35[6U];
            __Vtemp8182[7U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___GEN_35[7U];
            tracep->chgWData(oldp+1022,(__Vtemp8182),256);
            tracep->chgIData(oldp+1030,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__watchdog),32);
            tracep->chgQData(oldp+1031,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__inflight_1),64);
            tracep->chgWData(oldp+1033,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__inflight_sizes_1),256);
            tracep->chgCData(oldp+1041,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__c_first_counter_1),4);
            tracep->chgCData(oldp+1042,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__c_first_counter_1) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+1043,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__c_first_counter_1))));
            tracep->chgCData(oldp+1044,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_2),4);
            tracep->chgCData(oldp+1045,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_2) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+1046,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_2))));
            tracep->chgQData(oldp+1047,(((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_valid) 
                                           & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_2))) 
                                          & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                          ? (1ULL << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source))
                                          : 0ULL)),64);
            tracep->chgQData(oldp+1049,(((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___d_first_T) 
                                           & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_2))) 
                                          & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                          ? (1ULL << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source))
                                          : 0ULL)),64);
            VL_SHIFTR_WWI(256,256,9, __Vtemp8183, vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__inflight_sizes_1, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source) 
                           << 2U));
            __Vtemp8186[0U] = (__Vconst345[0U] & ((
                                                   (__Vconst346[1U] 
                                                    & __Vtemp8183[1U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[0U] 
                                                      & __Vtemp8183[0U]) 
                                                     >> 1U)));
            __Vtemp8186[1U] = (__Vconst345[1U] & ((
                                                   (__Vconst346[2U] 
                                                    & __Vtemp8183[2U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[1U] 
                                                      & __Vtemp8183[1U]) 
                                                     >> 1U)));
            __Vtemp8186[2U] = (__Vconst345[2U] & ((
                                                   (__Vconst346[3U] 
                                                    & __Vtemp8183[3U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[2U] 
                                                      & __Vtemp8183[2U]) 
                                                     >> 1U)));
            __Vtemp8186[3U] = (__Vconst345[3U] & ((
                                                   (__Vconst346[4U] 
                                                    & __Vtemp8183[4U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[3U] 
                                                      & __Vtemp8183[3U]) 
                                                     >> 1U)));
            __Vtemp8186[4U] = (__Vconst345[4U] & ((
                                                   (__Vconst346[5U] 
                                                    & __Vtemp8183[5U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[4U] 
                                                      & __Vtemp8183[4U]) 
                                                     >> 1U)));
            __Vtemp8186[5U] = (__Vconst345[5U] & ((
                                                   (__Vconst346[6U] 
                                                    & __Vtemp8183[6U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[5U] 
                                                      & __Vtemp8183[5U]) 
                                                     >> 1U)));
            __Vtemp8186[6U] = (__Vconst345[6U] & ((
                                                   (__Vconst346[7U] 
                                                    & __Vtemp8183[7U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[6U] 
                                                      & __Vtemp8183[6U]) 
                                                     >> 1U)));
            __Vtemp8186[7U] = (__Vconst345[7U] & ((
                                                   __Vconst346[7U] 
                                                   & __Vtemp8183[7U]) 
                                                  >> 1U));
            VL_EXTEND_WW(256,255, __Vtemp8187, __Vtemp8186);
            tracep->chgCData(oldp+1051,((0xfU & __Vtemp8187[0U])),4);
            VL_SHIFTL_WWI(527,527,9, __Vtemp8188, __Vconst621, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source) 
                           << 2U));
            __Vtemp8192[0U] = (__Vconst620[0U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8188[0U]
                                                   : 
                                                  __Vconst623[0U]));
            __Vtemp8192[1U] = (__Vconst620[1U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8188[1U]
                                                   : 
                                                  __Vconst623[1U]));
            __Vtemp8192[2U] = (__Vconst620[2U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8188[2U]
                                                   : 
                                                  __Vconst623[2U]));
            __Vtemp8192[3U] = (__Vconst620[3U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8188[3U]
                                                   : 
                                                  __Vconst623[3U]));
            __Vtemp8192[4U] = (__Vconst620[4U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8188[4U]
                                                   : 
                                                  __Vconst623[4U]));
            __Vtemp8192[5U] = (__Vconst620[5U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8188[5U]
                                                   : 
                                                  __Vconst623[5U]));
            __Vtemp8192[6U] = (__Vconst620[6U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8188[6U]
                                                   : 
                                                  __Vconst623[6U]));
            __Vtemp8192[7U] = (__Vconst620[7U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8188[7U]
                                                   : 
                                                  __Vconst623[7U]));
            tracep->chgWData(oldp+1052,(__Vtemp8192),256);
            tracep->chgIData(oldp+1060,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__watchdog_1),32);
            tracep->chgBit(oldp+1061,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__inflight_2));
            tracep->chgCData(oldp+1062,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_3),4);
            tracep->chgCData(oldp+1063,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_3) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+1064,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__d_first_counter_3))));
            tracep->chgBit(oldp+1065,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___GEN_84))));
            tracep->chgBit(oldp+1066,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater__DOT__full));
            tracep->chgCData(oldp+1067,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater__DOT__saved_opcode),3);
            tracep->chgCData(oldp+1068,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater__DOT__saved_param),2);
            tracep->chgCData(oldp+1069,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater__DOT__saved_size),3);
            tracep->chgCData(oldp+1070,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater__DOT__saved_source),6);
            tracep->chgBit(oldp+1071,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater__DOT__saved_denied));
            tracep->chgQData(oldp+1072,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater__DOT__saved_data),64);
            tracep->chgBit(oldp+1074,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__repeated_repeater__DOT__saved_corrupt));
            tracep->chgBit(oldp+1075,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor_io_in_d_valid));
            tracep->chgBit(oldp+1076,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_corrupt) 
                                       | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__corrupt_reg))));
            tracep->chgBit(oldp+1077,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeat_last_1)))));
            tracep->chgBit(oldp+1078,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeat_count));
            tracep->chgBit(oldp+1079,((1U & (~ (0xffU 
                                                & (((IData)(7U) 
                                                    << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_size)) 
                                                   >> 2U))))));
            tracep->chgBit(oldp+1080,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__count));
            tracep->chgBit(oldp+1081,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__last));
            tracep->chgBit(oldp+1082,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__corrupt_reg));
            tracep->chgBit(oldp+1083,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__xbar_auto_out_1_d_ready) 
                                             | (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__last))))));
            tracep->chgBit(oldp+1084,((1U & (~ (0xffU 
                                                & (((IData)(7U) 
                                                    << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_1_io_deq_bits_size)) 
                                                   >> 2U))))));
            tracep->chgBit(oldp+1085,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeat_count_1));
            tracep->chgBit(oldp+1086,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeat_last_1));
            tracep->chgBit(oldp+1087,(((((((((0U == 
                                              (7U & 
                                               ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_source) 
                                                >> 4U))) 
                                             | (1U 
                                                == 
                                                (7U 
                                                 & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_source) 
                                                    >> 4U)))) 
                                            | (2U == 
                                               (7U 
                                                & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_source) 
                                                   >> 4U)))) 
                                           | (3U == 
                                              (7U & 
                                               ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_source) 
                                                >> 4U)))) 
                                          | (4U == 
                                             (7U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_source) 
                                               >> 4U)))) 
                                         | (5U == (7U 
                                                   & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_source) 
                                                      >> 4U)))) 
                                        | (6U == (7U 
                                                  & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_source) 
                                                     >> 4U)))) 
                                       | (7U == (7U 
                                                 & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_source) 
                                                    >> 4U))))));
            tracep->chgBit(oldp+1088,((0U == (0x3fU 
                                              & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_address 
                                                 & (~ 
                                                    (0x1fffU 
                                                     & ((IData)(0x3fU) 
                                                        << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_size)))))))));
            tracep->chgCData(oldp+1089,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__a_first_counter),3);
            tracep->chgCData(oldp+1090,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__a_first_counter) 
                                               - (IData)(1U)))),3);
            tracep->chgBit(oldp+1091,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__a_first_counter))));
            tracep->chgCData(oldp+1092,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__opcode),3);
            tracep->chgCData(oldp+1093,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__param),3);
            tracep->chgCData(oldp+1094,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__size),3);
            tracep->chgCData(oldp+1095,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__source),7);
            tracep->chgSData(oldp+1096,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__address),13);
            tracep->chgCData(oldp+1097,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter),3);
            tracep->chgCData(oldp+1098,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter) 
                                               - (IData)(1U)))),3);
            tracep->chgBit(oldp+1099,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter))));
            tracep->chgCData(oldp+1100,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__opcode_1),3);
            tracep->chgCData(oldp+1101,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__param_1),2);
            tracep->chgCData(oldp+1102,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__size_1),3);
            tracep->chgCData(oldp+1103,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__source_1),7);
            tracep->chgBit(oldp+1104,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__denied));
            tracep->chgCData(oldp+1105,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__c_first_counter),3);
            tracep->chgCData(oldp+1106,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__c_first_counter) 
                                               - (IData)(1U)))),3);
            tracep->chgBit(oldp+1107,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__c_first_counter))));
            tracep->chgCData(oldp+1108,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__opcode_3),3);
            tracep->chgCData(oldp+1109,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__param_3),3);
            tracep->chgCData(oldp+1110,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__size_3),3);
            tracep->chgCData(oldp+1111,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__source_3),7);
            tracep->chgSData(oldp+1112,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__address_2),13);
            tracep->chgWData(oldp+1113,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__inflight),128);
            tracep->chgWData(oldp+1117,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__inflight_opcodes),512);
            tracep->chgWData(oldp+1133,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__inflight_sizes),512);
            tracep->chgCData(oldp+1149,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__a_first_counter_1),3);
            tracep->chgCData(oldp+1150,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__a_first_counter_1) 
                                               - (IData)(1U)))),3);
            tracep->chgBit(oldp+1151,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__a_first_counter_1))));
            tracep->chgCData(oldp+1152,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_1),3);
            tracep->chgCData(oldp+1153,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_1) 
                                               - (IData)(1U)))),3);
            tracep->chgBit(oldp+1154,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_1))));
            __Vtemp8193[0U] = 1U;
            __Vtemp8193[1U] = 0U;
            __Vtemp8193[2U] = 0U;
            __Vtemp8193[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp8194, __Vtemp8193, (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_source));
            if ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor_io_in_d_valid) 
                  & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_1))) 
                 & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_opcode)))) {
                __Vtemp8197[0U] = __Vtemp8194[0U];
                __Vtemp8197[1U] = __Vtemp8194[1U];
                __Vtemp8197[2U] = __Vtemp8194[2U];
                __Vtemp8197[3U] = __Vtemp8194[3U];
            } else {
                __Vtemp8197[0U] = 0U;
                __Vtemp8197[1U] = 0U;
                __Vtemp8197[2U] = 0U;
                __Vtemp8197[3U] = 0U;
            }
            tracep->chgWData(oldp+1155,(__Vtemp8197),128);
            __Vtemp8198[0U] = 1U;
            __Vtemp8198[1U] = 0U;
            __Vtemp8198[2U] = 0U;
            __Vtemp8198[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp8199, __Vtemp8198, (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_source));
            if ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___d_first_T) 
                  & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_1))) 
                 & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_opcode)))) {
                __Vtemp8202[0U] = __Vtemp8199[0U];
                __Vtemp8202[1U] = __Vtemp8199[1U];
                __Vtemp8202[2U] = __Vtemp8199[2U];
                __Vtemp8202[3U] = __Vtemp8199[3U];
            } else {
                __Vtemp8202[0U] = 0U;
                __Vtemp8202[1U] = 0U;
                __Vtemp8202[2U] = 0U;
                __Vtemp8202[3U] = 0U;
            }
            tracep->chgWData(oldp+1159,(__Vtemp8202),128);
            __Vtemp8205[0U] = (__Vconst141[0U] & ((
                                                   (__Vconst142[1U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[1U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[0U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[0U]) 
                                                     >> 1U)));
            __Vtemp8205[1U] = (__Vconst141[1U] & ((
                                                   (__Vconst142[2U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[2U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[1U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[1U]) 
                                                     >> 1U)));
            __Vtemp8205[2U] = (__Vconst141[2U] & ((
                                                   (__Vconst142[3U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[3U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[2U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[2U]) 
                                                     >> 1U)));
            __Vtemp8205[3U] = (__Vconst141[3U] & ((
                                                   (__Vconst142[4U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[4U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[3U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[3U]) 
                                                     >> 1U)));
            __Vtemp8205[4U] = (__Vconst141[4U] & ((
                                                   (__Vconst142[5U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[5U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[4U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[4U]) 
                                                     >> 1U)));
            __Vtemp8205[5U] = (__Vconst141[5U] & ((
                                                   (__Vconst142[6U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[6U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[5U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[5U]) 
                                                     >> 1U)));
            __Vtemp8205[6U] = (__Vconst141[6U] & ((
                                                   (__Vconst142[7U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[7U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[6U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[6U]) 
                                                     >> 1U)));
            __Vtemp8205[7U] = (__Vconst141[7U] & ((
                                                   (__Vconst142[8U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[8U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[7U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[7U]) 
                                                     >> 1U)));
            __Vtemp8205[8U] = (__Vconst141[8U] & ((
                                                   (__Vconst142[9U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[9U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[8U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[8U]) 
                                                     >> 1U)));
            __Vtemp8205[9U] = (__Vconst141[9U] & ((
                                                   (__Vconst142[0xaU] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[0xaU]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[9U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[9U]) 
                                                     >> 1U)));
            __Vtemp8205[0xaU] = (__Vconst141[0xaU] 
                                 & (((__Vconst142[0xbU] 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[0xbU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xaU] 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[0xaU]) 
                                                  >> 1U)));
            __Vtemp8205[0xbU] = (__Vconst141[0xbU] 
                                 & (((__Vconst142[0xcU] 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[0xcU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xbU] 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[0xbU]) 
                                                  >> 1U)));
            __Vtemp8205[0xcU] = (__Vconst141[0xcU] 
                                 & (((__Vconst142[0xdU] 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[0xdU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xcU] 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[0xcU]) 
                                                  >> 1U)));
            __Vtemp8205[0xdU] = (__Vconst141[0xdU] 
                                 & (((__Vconst142[0xeU] 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[0xeU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xdU] 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[0xdU]) 
                                                  >> 1U)));
            __Vtemp8205[0xeU] = (__Vconst141[0xeU] 
                                 & (((__Vconst142[0xfU] 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[0xfU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xeU] 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[0xeU]) 
                                                  >> 1U)));
            __Vtemp8205[0xfU] = (__Vconst141[0xfU] 
                                 & ((__Vconst142[0xfU] 
                                     & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[0xfU]) 
                                    >> 1U));
            VL_EXTEND_WW(512,511, __Vtemp8206, __Vtemp8205);
            tracep->chgCData(oldp+1163,((0xfU & __Vtemp8206[0U])),4);
            VL_SHIFTR_WWI(512,512,10, __Vtemp8207, vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__inflight_sizes, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_source) 
                           << 2U));
            __Vtemp8210[0U] = (__Vconst141[0U] & ((
                                                   (__Vconst142[1U] 
                                                    & __Vtemp8207[1U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[0U] 
                                                      & __Vtemp8207[0U]) 
                                                     >> 1U)));
            __Vtemp8210[1U] = (__Vconst141[1U] & ((
                                                   (__Vconst142[2U] 
                                                    & __Vtemp8207[2U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[1U] 
                                                      & __Vtemp8207[1U]) 
                                                     >> 1U)));
            __Vtemp8210[2U] = (__Vconst141[2U] & ((
                                                   (__Vconst142[3U] 
                                                    & __Vtemp8207[3U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[2U] 
                                                      & __Vtemp8207[2U]) 
                                                     >> 1U)));
            __Vtemp8210[3U] = (__Vconst141[3U] & ((
                                                   (__Vconst142[4U] 
                                                    & __Vtemp8207[4U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[3U] 
                                                      & __Vtemp8207[3U]) 
                                                     >> 1U)));
            __Vtemp8210[4U] = (__Vconst141[4U] & ((
                                                   (__Vconst142[5U] 
                                                    & __Vtemp8207[5U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[4U] 
                                                      & __Vtemp8207[4U]) 
                                                     >> 1U)));
            __Vtemp8210[5U] = (__Vconst141[5U] & ((
                                                   (__Vconst142[6U] 
                                                    & __Vtemp8207[6U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[5U] 
                                                      & __Vtemp8207[5U]) 
                                                     >> 1U)));
            __Vtemp8210[6U] = (__Vconst141[6U] & ((
                                                   (__Vconst142[7U] 
                                                    & __Vtemp8207[7U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[6U] 
                                                      & __Vtemp8207[6U]) 
                                                     >> 1U)));
            __Vtemp8210[7U] = (__Vconst141[7U] & ((
                                                   (__Vconst142[8U] 
                                                    & __Vtemp8207[8U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[7U] 
                                                      & __Vtemp8207[7U]) 
                                                     >> 1U)));
            __Vtemp8210[8U] = (__Vconst141[8U] & ((
                                                   (__Vconst142[9U] 
                                                    & __Vtemp8207[9U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[8U] 
                                                      & __Vtemp8207[8U]) 
                                                     >> 1U)));
            __Vtemp8210[9U] = (__Vconst141[9U] & ((
                                                   (__Vconst142[0xaU] 
                                                    & __Vtemp8207[0xaU]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[9U] 
                                                      & __Vtemp8207[9U]) 
                                                     >> 1U)));
            __Vtemp8210[0xaU] = (__Vconst141[0xaU] 
                                 & (((__Vconst142[0xbU] 
                                      & __Vtemp8207[0xbU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xaU] 
                                                   & __Vtemp8207[0xaU]) 
                                                  >> 1U)));
            __Vtemp8210[0xbU] = (__Vconst141[0xbU] 
                                 & (((__Vconst142[0xcU] 
                                      & __Vtemp8207[0xcU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xbU] 
                                                   & __Vtemp8207[0xbU]) 
                                                  >> 1U)));
            __Vtemp8210[0xcU] = (__Vconst141[0xcU] 
                                 & (((__Vconst142[0xdU] 
                                      & __Vtemp8207[0xdU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xcU] 
                                                   & __Vtemp8207[0xcU]) 
                                                  >> 1U)));
            __Vtemp8210[0xdU] = (__Vconst141[0xdU] 
                                 & (((__Vconst142[0xeU] 
                                      & __Vtemp8207[0xeU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xdU] 
                                                   & __Vtemp8207[0xdU]) 
                                                  >> 1U)));
            __Vtemp8210[0xeU] = (__Vconst141[0xeU] 
                                 & (((__Vconst142[0xfU] 
                                      & __Vtemp8207[0xfU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xeU] 
                                                   & __Vtemp8207[0xeU]) 
                                                  >> 1U)));
            __Vtemp8210[0xfU] = (__Vconst141[0xfU] 
                                 & ((__Vconst142[0xfU] 
                                     & __Vtemp8207[0xfU]) 
                                    >> 1U));
            VL_EXTEND_WW(512,511, __Vtemp8211, __Vtemp8210);
            tracep->chgCData(oldp+1164,((0xfU & __Vtemp8211[0U])),4);
            __Vtemp8212[0U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___GEN_35[0U];
            __Vtemp8212[1U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___GEN_35[1U];
            __Vtemp8212[2U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___GEN_35[2U];
            __Vtemp8212[3U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___GEN_35[3U];
            __Vtemp8212[4U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___GEN_35[4U];
            __Vtemp8212[5U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___GEN_35[5U];
            __Vtemp8212[6U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___GEN_35[6U];
            __Vtemp8212[7U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___GEN_35[7U];
            __Vtemp8212[8U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___GEN_35[8U];
            __Vtemp8212[9U] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___GEN_35[9U];
            __Vtemp8212[0xaU] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___GEN_35[0xaU];
            __Vtemp8212[0xbU] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___GEN_35[0xbU];
            __Vtemp8212[0xcU] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___GEN_35[0xcU];
            __Vtemp8212[0xdU] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___GEN_35[0xdU];
            __Vtemp8212[0xeU] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___GEN_35[0xeU];
            __Vtemp8212[0xfU] = vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___GEN_35[0xfU];
            tracep->chgWData(oldp+1165,(__Vtemp8212),512);
            tracep->chgIData(oldp+1181,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__watchdog),32);
            tracep->chgWData(oldp+1182,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__inflight_1),128);
            tracep->chgWData(oldp+1186,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__inflight_sizes_1),512);
            tracep->chgCData(oldp+1202,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__c_first_counter_1),3);
            tracep->chgCData(oldp+1203,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__c_first_counter_1) 
                                               - (IData)(1U)))),3);
            tracep->chgBit(oldp+1204,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__c_first_counter_1))));
            tracep->chgCData(oldp+1205,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2),3);
            tracep->chgCData(oldp+1206,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2) 
                                               - (IData)(1U)))),3);
            tracep->chgBit(oldp+1207,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2))));
            __Vtemp8213[0U] = 1U;
            __Vtemp8213[1U] = 0U;
            __Vtemp8213[2U] = 0U;
            __Vtemp8213[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp8214, __Vtemp8213, (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_source));
            if ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor_io_in_d_valid) 
                  & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2))) 
                 & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_opcode)))) {
                __Vtemp8217[0U] = __Vtemp8214[0U];
                __Vtemp8217[1U] = __Vtemp8214[1U];
                __Vtemp8217[2U] = __Vtemp8214[2U];
                __Vtemp8217[3U] = __Vtemp8214[3U];
            } else {
                __Vtemp8217[0U] = 0U;
                __Vtemp8217[1U] = 0U;
                __Vtemp8217[2U] = 0U;
                __Vtemp8217[3U] = 0U;
            }
            tracep->chgWData(oldp+1208,(__Vtemp8217),128);
            __Vtemp8218[0U] = 1U;
            __Vtemp8218[1U] = 0U;
            __Vtemp8218[2U] = 0U;
            __Vtemp8218[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp8219, __Vtemp8218, (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_source));
            if ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___d_first_T) 
                  & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2))) 
                 & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_opcode)))) {
                __Vtemp8222[0U] = __Vtemp8219[0U];
                __Vtemp8222[1U] = __Vtemp8219[1U];
                __Vtemp8222[2U] = __Vtemp8219[2U];
                __Vtemp8222[3U] = __Vtemp8219[3U];
            } else {
                __Vtemp8222[0U] = 0U;
                __Vtemp8222[1U] = 0U;
                __Vtemp8222[2U] = 0U;
                __Vtemp8222[3U] = 0U;
            }
            tracep->chgWData(oldp+1212,(__Vtemp8222),128);
            VL_SHIFTR_WWI(512,512,10, __Vtemp8223, vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__inflight_sizes_1, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_source) 
                           << 2U));
            __Vtemp8226[0U] = (__Vconst141[0U] & ((
                                                   (__Vconst142[1U] 
                                                    & __Vtemp8223[1U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[0U] 
                                                      & __Vtemp8223[0U]) 
                                                     >> 1U)));
            __Vtemp8226[1U] = (__Vconst141[1U] & ((
                                                   (__Vconst142[2U] 
                                                    & __Vtemp8223[2U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[1U] 
                                                      & __Vtemp8223[1U]) 
                                                     >> 1U)));
            __Vtemp8226[2U] = (__Vconst141[2U] & ((
                                                   (__Vconst142[3U] 
                                                    & __Vtemp8223[3U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[2U] 
                                                      & __Vtemp8223[2U]) 
                                                     >> 1U)));
            __Vtemp8226[3U] = (__Vconst141[3U] & ((
                                                   (__Vconst142[4U] 
                                                    & __Vtemp8223[4U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[3U] 
                                                      & __Vtemp8223[3U]) 
                                                     >> 1U)));
            __Vtemp8226[4U] = (__Vconst141[4U] & ((
                                                   (__Vconst142[5U] 
                                                    & __Vtemp8223[5U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[4U] 
                                                      & __Vtemp8223[4U]) 
                                                     >> 1U)));
            __Vtemp8226[5U] = (__Vconst141[5U] & ((
                                                   (__Vconst142[6U] 
                                                    & __Vtemp8223[6U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[5U] 
                                                      & __Vtemp8223[5U]) 
                                                     >> 1U)));
            __Vtemp8226[6U] = (__Vconst141[6U] & ((
                                                   (__Vconst142[7U] 
                                                    & __Vtemp8223[7U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[6U] 
                                                      & __Vtemp8223[6U]) 
                                                     >> 1U)));
            __Vtemp8226[7U] = (__Vconst141[7U] & ((
                                                   (__Vconst142[8U] 
                                                    & __Vtemp8223[8U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[7U] 
                                                      & __Vtemp8223[7U]) 
                                                     >> 1U)));
            __Vtemp8226[8U] = (__Vconst141[8U] & ((
                                                   (__Vconst142[9U] 
                                                    & __Vtemp8223[9U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[8U] 
                                                      & __Vtemp8223[8U]) 
                                                     >> 1U)));
            __Vtemp8226[9U] = (__Vconst141[9U] & ((
                                                   (__Vconst142[0xaU] 
                                                    & __Vtemp8223[0xaU]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[9U] 
                                                      & __Vtemp8223[9U]) 
                                                     >> 1U)));
            __Vtemp8226[0xaU] = (__Vconst141[0xaU] 
                                 & (((__Vconst142[0xbU] 
                                      & __Vtemp8223[0xbU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xaU] 
                                                   & __Vtemp8223[0xaU]) 
                                                  >> 1U)));
            __Vtemp8226[0xbU] = (__Vconst141[0xbU] 
                                 & (((__Vconst142[0xcU] 
                                      & __Vtemp8223[0xcU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xbU] 
                                                   & __Vtemp8223[0xbU]) 
                                                  >> 1U)));
            __Vtemp8226[0xcU] = (__Vconst141[0xcU] 
                                 & (((__Vconst142[0xdU] 
                                      & __Vtemp8223[0xdU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xcU] 
                                                   & __Vtemp8223[0xcU]) 
                                                  >> 1U)));
            __Vtemp8226[0xdU] = (__Vconst141[0xdU] 
                                 & (((__Vconst142[0xeU] 
                                      & __Vtemp8223[0xeU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xdU] 
                                                   & __Vtemp8223[0xdU]) 
                                                  >> 1U)));
            __Vtemp8226[0xeU] = (__Vconst141[0xeU] 
                                 & (((__Vconst142[0xfU] 
                                      & __Vtemp8223[0xfU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xeU] 
                                                   & __Vtemp8223[0xeU]) 
                                                  >> 1U)));
            __Vtemp8226[0xfU] = (__Vconst141[0xfU] 
                                 & ((__Vconst142[0xfU] 
                                     & __Vtemp8223[0xfU]) 
                                    >> 1U));
            VL_EXTEND_WW(512,511, __Vtemp8227, __Vtemp8226);
            tracep->chgCData(oldp+1216,((0xfU & __Vtemp8227[0U])),4);
            VL_SHIFTL_WWI(1039,1039,10, __Vtemp8228, __Vconst536, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_source) 
                           << 2U));
            __Vtemp8232[0U] = (__Vconst535[0U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8228[0U]
                                                   : 
                                                  __Vconst538[0U]));
            __Vtemp8232[1U] = (__Vconst535[1U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8228[1U]
                                                   : 
                                                  __Vconst538[1U]));
            __Vtemp8232[2U] = (__Vconst535[2U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8228[2U]
                                                   : 
                                                  __Vconst538[2U]));
            __Vtemp8232[3U] = (__Vconst535[3U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8228[3U]
                                                   : 
                                                  __Vconst538[3U]));
            __Vtemp8232[4U] = (__Vconst535[4U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8228[4U]
                                                   : 
                                                  __Vconst538[4U]));
            __Vtemp8232[5U] = (__Vconst535[5U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8228[5U]
                                                   : 
                                                  __Vconst538[5U]));
            __Vtemp8232[6U] = (__Vconst535[6U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8228[6U]
                                                   : 
                                                  __Vconst538[6U]));
            __Vtemp8232[7U] = (__Vconst535[7U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8228[7U]
                                                   : 
                                                  __Vconst538[7U]));
            __Vtemp8232[8U] = (__Vconst535[8U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8228[8U]
                                                   : 
                                                  __Vconst538[8U]));
            __Vtemp8232[9U] = (__Vconst535[9U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8228[9U]
                                                   : 
                                                  __Vconst538[9U]));
            __Vtemp8232[0xaU] = (__Vconst535[0xaU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_opcode)))
                                     ? __Vtemp8228[0xaU]
                                     : __Vconst538[0xaU]));
            __Vtemp8232[0xbU] = (__Vconst535[0xbU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_opcode)))
                                     ? __Vtemp8228[0xbU]
                                     : __Vconst538[0xbU]));
            __Vtemp8232[0xcU] = (__Vconst535[0xcU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_opcode)))
                                     ? __Vtemp8228[0xcU]
                                     : __Vconst538[0xcU]));
            __Vtemp8232[0xdU] = (__Vconst535[0xdU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_opcode)))
                                     ? __Vtemp8228[0xdU]
                                     : __Vconst538[0xdU]));
            __Vtemp8232[0xeU] = (__Vconst535[0xeU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_opcode)))
                                     ? __Vtemp8228[0xeU]
                                     : __Vconst538[0xeU]));
            __Vtemp8232[0xfU] = (__Vconst535[0xfU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__err_auto_in_d_bits_opcode)))
                                     ? __Vtemp8228[0xfU]
                                     : __Vconst538[0xfU]));
            tracep->chgWData(oldp+1217,(__Vtemp8232),512);
            tracep->chgIData(oldp+1233,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__watchdog_1),32);
            tracep->chgBit(oldp+1234,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__inflight_2));
            tracep->chgCData(oldp+1235,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_3),3);
            tracep->chgCData(oldp+1236,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_3) 
                                               - (IData)(1U)))),3);
            tracep->chgBit(oldp+1237,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__d_first_counter_3))));
            tracep->chgBit(oldp+1238,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___GEN_84))));
            tracep->chgBit(oldp+1239,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater__DOT__full));
            tracep->chgCData(oldp+1240,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater__DOT__saved_opcode),3);
            tracep->chgCData(oldp+1241,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater__DOT__saved_param),3);
            tracep->chgCData(oldp+1242,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater__DOT__saved_size),3);
            tracep->chgCData(oldp+1243,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater__DOT__saved_source),7);
            tracep->chgSData(oldp+1244,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater__DOT__saved_address),13);
            tracep->chgCData(oldp+1245,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater__DOT__saved_mask),8);
            tracep->chgBit(oldp+1246,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater__DOT__saved_corrupt));
            tracep->chgBit(oldp+1247,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_1__DOT__full));
            tracep->chgCData(oldp+1248,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_opcode),3);
            tracep->chgCData(oldp+1249,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_param),3);
            tracep->chgCData(oldp+1250,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_size),3);
            tracep->chgCData(oldp+1251,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_source),7);
            tracep->chgSData(oldp+1252,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_address),13);
            tracep->chgBit(oldp+1253,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__full)))));
            tracep->chgBit(oldp+1254,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0_io_enq_valid));
            tracep->chgBit(oldp+1255,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0_io_deq_valid));
            tracep->chgBit(oldp+1256,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__idle_2));
            tracep->chgCData(oldp+1257,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__readys_mask),2);
            tracep->chgBit(oldp+1258,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__state_2_0));
            tracep->chgBit(oldp+1259,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__state_2_1));
            tracep->chgBit(oldp+1260,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__idle_3));
            tracep->chgCData(oldp+1261,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__readys_mask_1),2);
            tracep->chgBit(oldp+1262,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__state_3_0));
            tracep->chgBit(oldp+1263,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__state_3_1));
            tracep->chgCData(oldp+1264,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_15_count),3);
            tracep->chgCData(oldp+1265,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_14_count),3);
            tracep->chgCData(oldp+1266,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_13_count),3);
            tracep->chgCData(oldp+1267,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_12_count),3);
            tracep->chgCData(oldp+1268,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_11_count),3);
            tracep->chgCData(oldp+1269,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_10_count),3);
            tracep->chgCData(oldp+1270,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_9_count),3);
            tracep->chgCData(oldp+1271,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_8_count),3);
            tracep->chgCData(oldp+1272,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_7_count),3);
            tracep->chgCData(oldp+1273,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_6_count),3);
            tracep->chgCData(oldp+1274,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_5_count),3);
            tracep->chgCData(oldp+1275,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_4_count),3);
            tracep->chgCData(oldp+1276,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_3_count),3);
            tracep->chgCData(oldp+1277,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_2_count),3);
            tracep->chgCData(oldp+1278,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_1_count),3);
            tracep->chgCData(oldp+1279,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_0_count),3);
            tracep->chgBit(oldp+1280,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__arFIFOMap_0_last));
            tracep->chgBit(oldp+1281,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__latched));
            tracep->chgCData(oldp+1282,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_15_count),3);
            tracep->chgCData(oldp+1283,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_14_count),3);
            tracep->chgCData(oldp+1284,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_13_count),3);
            tracep->chgCData(oldp+1285,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_12_count),3);
            tracep->chgCData(oldp+1286,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_11_count),3);
            tracep->chgCData(oldp+1287,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_10_count),3);
            tracep->chgCData(oldp+1288,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_9_count),3);
            tracep->chgCData(oldp+1289,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_8_count),3);
            tracep->chgCData(oldp+1290,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_7_count),3);
            tracep->chgCData(oldp+1291,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_6_count),3);
            tracep->chgCData(oldp+1292,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_5_count),3);
            tracep->chgCData(oldp+1293,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_4_count),3);
            tracep->chgCData(oldp+1294,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_3_count),3);
            tracep->chgCData(oldp+1295,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_2_count),3);
            tracep->chgCData(oldp+1296,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_1_count),3);
            tracep->chgCData(oldp+1297,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_0_count),3);
            tracep->chgBit(oldp+1298,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awFIFOMap_0_last));
            tracep->chgBit(oldp+1299,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__in_0_wvalid));
            tracep->chgCData(oldp+1300,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__ram[0]),2);
            tracep->chgCData(oldp+1301,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__ram[1]),2);
            tracep->chgCData(oldp+1302,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__ram
                                        [vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__deq_ptr_value]),2);
            tracep->chgBit(oldp+1303,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__deq_ptr_value));
            tracep->chgBit(oldp+1304,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__enq_ptr_value));
            tracep->chgBit(oldp+1305,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__maybe_full));
            tracep->chgBit(oldp+1306,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__ptr_match));
            tracep->chgBit(oldp+1307,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__empty));
            tracep->chgBit(oldp+1308,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi4xbar__DOT__awIn_0__DOT__full));
            tracep->chgBit(oldp+1309,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__rw_ready));
            tracep->chgQData(oldp+1310,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__if_data_read),64);
            tracep->chgCData(oldp+1312,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__rw_resp),2);
            tracep->chgCData(oldp+1313,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__w_state),2);
            tracep->chgCData(oldp+1314,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state),2);
            tracep->chgBit(oldp+1315,((2U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_axi__DOT__r_state))));
            tracep->chgBit(oldp+1316,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__CoreLock));
            tracep->chgQData(oldp+1317,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__jumpAddr_dff__DOT__qout_r),64);
            tracep->chgIData(oldp+1319,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r),32);
            tracep->chgQData(oldp+1320,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__pcD_dff__DOT__qout_r),64);
            tracep->chgSData(oldp+1322,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__memFuncE_dff__DOT__qout_r),11);
            tracep->chgQData(oldp+1323,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__pcE_dff__DOT__qout_r),64);
            tracep->chgSData(oldp+1325,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__instTypeE_dff__DOT__qout_r),12);
            tracep->chgSData(oldp+1326,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__instFuncE_dff__DOT__qout_r),14);
            tracep->chgCData(oldp+1327,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__csrFuncE_dff__DOT__qout_r),6);
            tracep->chgQData(oldp+1328,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__csrReadDataE_dff__DOT__qout_r),64);
            tracep->chgSData(oldp+1330,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__csrWriteAddrE_dff__DOT__qout_r),12);
            tracep->chgQData(oldp+1331,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__rs1DataE_dff__DOT__qout_r),64);
            tracep->chgQData(oldp+1333,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__rs2DataE_dff__DOT__qout_r),64);
            tracep->chgQData(oldp+1335,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__imm_dff__DOT__qout_r),64);
            tracep->chgBit(oldp+1337,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__rs1ReadEnable));
            tracep->chgBit(oldp+1338,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__rs2ReadEnable));
            tracep->chgBit(oldp+1339,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__rd_dff__DOT__qout_r) 
                                             >> 5U))));
            tracep->chgCData(oldp+1340,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__rs1ReadAddr),5);
            tracep->chgCData(oldp+1341,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__rs2ReadAddr),5);
            tracep->chgCData(oldp+1342,((0x1fU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__rd_dff__DOT__qout_r))),5);
            tracep->chgBit(oldp+1343,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__BusReadEnableE_dff__DOT__qout_r));
            tracep->chgBit(oldp+1344,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__BusWriteEnableE_dff__DOT__qout_r));
            tracep->chgBit(oldp+1345,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__rd_r_clk_diff__DOT__qout_r) 
                                             >> 5U))));
            tracep->chgCData(oldp+1346,((0x1fU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__rd_r_clk_diff__DOT__qout_r))),5);
            tracep->chgQData(oldp+1347,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__rdWriteDataE_clk_diff__DOT__qout_r),64);
            tracep->chgSData(oldp+1349,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__memFuncM_clk_diff__DOT__qout_r),11);
            tracep->chgQData(oldp+1350,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusWriteAddrM_clk_diff__DOT__qout_r),64);
            tracep->chgQData(oldp+1352,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusWriteDataM_clk_diff__DOT__qout_r),64);
            tracep->chgQData(oldp+1354,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusReadAddrM_clk_diff__DOT__qout_r),64);
            tracep->chgBit(oldp+1356,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusWriteEnableM_clk_diff__DOT__qout_r));
            tracep->chgBit(oldp+1357,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusReadEnableM_clk_diff__DOT__qout_r));
            tracep->chgQData(oldp+1358,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__pcM_dff__DOT__qout_r),64);
            tracep->chgSData(oldp+1360,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__csrWriteAddrM_clk_diff__DOT__qout_r),12);
            tracep->chgBit(oldp+1361,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__csrWriteEnableM_clk_diff__DOT__qout_r));
            tracep->chgQData(oldp+1362,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__csrWriteDataM_clk_diff__DOT__qout_r),64);
            tracep->chgBit(oldp+1364,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__rdWriteEnableW_clk_diff__DOT__qout_r));
            tracep->chgCData(oldp+1365,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__rdWriteAddrW_clk_diff__DOT__qout_r),5);
            tracep->chgQData(oldp+1366,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__rdWriteDataW_clk_diff__DOT__qout_r),64);
            tracep->chgQData(oldp+1368,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__pcW_dff__DOT__qout_r),64);
            tracep->chgSData(oldp+1370,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteAddrW_clk_diff__DOT__qout_r),12);
            tracep->chgBit(oldp+1371,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteEnableW_clk_diff__DOT__qout_r));
            tracep->chgQData(oldp+1372,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteDataW_clk_diff__DOT__qout_r),64);
            tracep->chgBit(oldp+1374,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__LoadStoreE));
            tracep->chgCData(oldp+1375,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__Redirect1_dff__DOT__qout_r),2);
            tracep->chgCData(oldp+1376,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__Redirect2_dff__DOT__qout_r),2);
            tracep->chgBit(oldp+1377,((0x73U == (0x7fU 
                                                 & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r))));
            tracep->chgSData(oldp+1378,((0xfffU & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                   >> 0x14U))),12);
            tracep->chgCData(oldp+1379,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__IRQtypeW_dff__DOT__qout_r),2);
            tracep->chgBit(oldp+1380,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__IRQretW_dff__DOT__qout_r));
            tracep->chgQData(oldp+1381,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__mepcWriteDataW_dff__DOT__qout_r),64);
            tracep->chgQData(oldp+1383,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mtvec_dff__DOT__qout_r),64);
            tracep->chgBit(oldp+1385,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__ITtime_dff__DOT__qout_r));
            tracep->chgQData(oldp+1386,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mepc_dff__DOT__qout_r),64);
            tracep->chgBit(oldp+1388,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__instTypeE_dff__DOT__qout_r) 
                                             >> 0xbU))));
            tracep->chgBit(oldp+1389,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__instTypeE_dff__DOT__qout_r) 
                                             >> 0xaU))));
            tracep->chgBit(oldp+1390,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__jalbranch_dff__DOT__qout_r));
            tracep->chgCData(oldp+1391,(((IData)((0U 
                                                  != 
                                                  (0x608U 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__memFuncM_clk_diff__DOT__qout_r))))
                                          ? 0U : ((IData)(
                                                          (0U 
                                                           != 
                                                           (0x184U 
                                                            & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__memFuncM_clk_diff__DOT__qout_r))))
                                                   ? 1U
                                                   : 
                                                  ((IData)(
                                                           (0U 
                                                            != 
                                                            (0x62U 
                                                             & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__memFuncM_clk_diff__DOT__qout_r))))
                                                    ? 2U
                                                    : 
                                                   ((IData)(
                                                            (0U 
                                                             != 
                                                             (0x11U 
                                                              & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__memFuncM_clk_diff__DOT__qout_r))))
                                                     ? 3U
                                                     : 0U))))),3);
            tracep->chgQData(oldp+1392,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__pc),64);
            tracep->chgCData(oldp+1394,((0x7fU & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)),7);
            tracep->chgCData(oldp+1395,((0x1fU & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                  >> 7U))),5);
            tracep->chgCData(oldp+1396,((7U & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                               >> 0xcU))),3);
            tracep->chgCData(oldp+1397,((0x7fU & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                  >> 0x19U))),7);
            tracep->chgCData(oldp+1398,((0x3fU & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                  >> 0x1aU))),6);
            tracep->chgCData(oldp+1399,((0x1fU & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                  >> 0xfU))),5);
            tracep->chgCData(oldp+1400,((0x1fU & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                  >> 0x14U))),5);
            tracep->chgQData(oldp+1401,(((0xfffffffffffff000ULL 
                                          & ((- (QData)((IData)(
                                                                (1U 
                                                                 & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                                    >> 0x1fU))))) 
                                             << 0xcU)) 
                                         | (QData)((IData)(
                                                           (0xfffU 
                                                            & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                               >> 0x14U)))))),64);
            tracep->chgQData(oldp+1403,(((0xfffffffffffff000ULL 
                                          & ((- (QData)((IData)(
                                                                (1U 
                                                                 & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                                    >> 0x1fU))))) 
                                             << 0xcU)) 
                                         | (QData)((IData)(
                                                           ((0xfe0U 
                                                             & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                                >> 0x14U)) 
                                                            | (0x1fU 
                                                               & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                                  >> 7U))))))),64);
            tracep->chgQData(oldp+1405,(((0xffffffffffffe000ULL 
                                          & ((- (QData)((IData)(
                                                                (1U 
                                                                 & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                                    >> 0x1fU))))) 
                                             << 0xdU)) 
                                         | (QData)((IData)(
                                                           ((0x1000U 
                                                             & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                                >> 0x13U)) 
                                                            | ((0x800U 
                                                                & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                                   << 4U)) 
                                                               | ((0x7e0U 
                                                                   & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                                      >> 0x14U)) 
                                                                  | (0x1eU 
                                                                     & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                                        >> 7U))))))))),64);
            tracep->chgQData(oldp+1407,((((QData)((IData)(
                                                          (- (IData)(
                                                                     (1U 
                                                                      & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                                         >> 0x1fU)))))) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           (0xfffff000U 
                                                            & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r))))),64);
            tracep->chgQData(oldp+1409,(((0xffffffffffe00000ULL 
                                          & ((- (QData)((IData)(
                                                                (1U 
                                                                 & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                                    >> 0x1fU))))) 
                                             << 0x15U)) 
                                         | (QData)((IData)(
                                                           ((0x100000U 
                                                             & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                                >> 0xbU)) 
                                                            | ((0xff000U 
                                                                & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r) 
                                                               | ((0x800U 
                                                                   & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                                      >> 9U)) 
                                                                  | (0x7feU 
                                                                     & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                                        >> 0x14U))))))))),64);
            tracep->chgQData(oldp+1411,((QData)((IData)(
                                                        (0x1fU 
                                                         & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                            >> 0xfU))))),64);
            tracep->chgBit(oldp+1413,((0U == (7U & 
                                              (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                               >> 0xcU)))));
            tracep->chgBit(oldp+1414,((1U == (7U & 
                                              (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                               >> 0xcU)))));
            tracep->chgBit(oldp+1415,((2U == (7U & 
                                              (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                               >> 0xcU)))));
            tracep->chgBit(oldp+1416,((3U == (7U & 
                                              (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                               >> 0xcU)))));
            tracep->chgBit(oldp+1417,((4U == (7U & 
                                              (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                               >> 0xcU)))));
            tracep->chgBit(oldp+1418,((5U == (7U & 
                                              (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                               >> 0xcU)))));
            tracep->chgBit(oldp+1419,((6U == (7U & 
                                              (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                               >> 0xcU)))));
            tracep->chgBit(oldp+1420,((7U == (7U & 
                                              (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                               >> 0xcU)))));
            tracep->chgBit(oldp+1421,((0U == (0x7fU 
                                              & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                 >> 0x19U)))));
            tracep->chgBit(oldp+1422,((0x20U == (0x7fU 
                                                 & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                    >> 0x19U)))));
            tracep->chgBit(oldp+1423,((0U == (0x3fU 
                                              & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                 >> 0x1aU)))));
            tracep->chgBit(oldp+1424,((0x10U == (0x3fU 
                                                 & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                    >> 0x1aU)))));
            tracep->chgBit(oldp+1425,((3U == (0x7fU 
                                              & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r))));
            tracep->chgBit(oldp+1426,((0xfU == (0x7fU 
                                                & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r))));
            tracep->chgBit(oldp+1427,((0x13U == (0x7fU 
                                                 & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r))));
            tracep->chgBit(oldp+1428,((0x17U == (0x7fU 
                                                 & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r))));
            tracep->chgBit(oldp+1429,((0x1bU == (0x7fU 
                                                 & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r))));
            tracep->chgBit(oldp+1430,((0x23U == (0x7fU 
                                                 & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r))));
            tracep->chgBit(oldp+1431,((0x33U == (0x7fU 
                                                 & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r))));
            tracep->chgBit(oldp+1432,((0x37U == (0x7fU 
                                                 & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r))));
            tracep->chgBit(oldp+1433,((0x3bU == (0x7fU 
                                                 & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r))));
            tracep->chgBit(oldp+1434,((0x63U == (0x7fU 
                                                 & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r))));
            tracep->chgBit(oldp+1435,((0x67U == (0x7fU 
                                                 & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r))));
            tracep->chgBit(oldp+1436,((0x6fU == (0x7fU 
                                                 & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r))));
            tracep->chgBit(oldp+1437,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__Rtype));
            tracep->chgBit(oldp+1438,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__Itype));
            tracep->chgBit(oldp+1439,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__Utype));
            tracep->chgBit(oldp+1440,(((0x13U == (0x7fU 
                                                  & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)) 
                                       | (0x1bU == 
                                          (0x7fU & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1441,(((0x33U == (0x7fU 
                                                  & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)) 
                                       | (0x3bU == 
                                          (0x7fU & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1442,(((0x1bU == (0x7fU 
                                                  & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)) 
                                       | (0x3bU == 
                                          (0x7fU & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1443,((IData)((0x13U 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1444,((IData)((0x2013U 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1445,((IData)((0x3013U 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1446,((IData)((0x4013U 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1447,((IData)((0x6013U 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1448,((IData)((0x7013U 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1449,((IData)((0x1013U 
                                               == (0xfc00707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1450,((IData)((0x5013U 
                                               == (0xfc00707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1451,((IData)((0x40005013U 
                                               == (0xfc00707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1452,((IData)((0x1bU 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1453,((IData)((0x101bU 
                                               == (0xfe00707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1454,((IData)((0x501bU 
                                               == (0xfe00707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1455,((IData)((0x4000501bU 
                                               == (0xfe00707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1456,((IData)((0x67U 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1457,((IData)((0x33U 
                                               == (0xfe00707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1458,((IData)((0x40000033U 
                                               == (0xfe00707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1459,((IData)((0x1033U 
                                               == (0xfe00707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1460,((IData)((0x2033U 
                                               == (0xfe00707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1461,((IData)((0x3033U 
                                               == (0xfe00707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1462,((IData)((0x4033U 
                                               == (0xfe00707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1463,((IData)((0x5033U 
                                               == (0xfe00707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1464,((IData)((0x40005033U 
                                               == (0xfe00707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1465,((IData)((0x6033U 
                                               == (0xfe00707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1466,((IData)((0x7033U 
                                               == (0xfe00707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1467,((IData)((0x3bU 
                                               == (0xfe00707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1468,((IData)((0x4000003bU 
                                               == (0xfe00707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1469,((IData)((0x103bU 
                                               == (0xfe00707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1470,((IData)((0x503bU 
                                               == (0xfe00707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1471,((IData)((0x4000503bU 
                                               == (0xfe00707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1472,((IData)((0x63U 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1473,((IData)((0x1063U 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1474,((IData)((0x4063U 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1475,((IData)((0x6063U 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1476,((IData)((0x5063U 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1477,((IData)((0x7063U 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1478,((IData)((3U == 
                                               (0x707fU 
                                                & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1479,((IData)((0x4003U 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1480,((IData)((0x1003U 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1481,((IData)((0x5003U 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1482,((IData)((0x2003U 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1483,((IData)((0x6003U 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1484,((IData)((0x3003U 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1485,((IData)((0x23U 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1486,((IData)((0x1023U 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1487,((IData)((0x2023U 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1488,((IData)((0x3023U 
                                               == (0x707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgSData(oldp+1489,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__memFuncE_r),11);
            tracep->chgSData(oldp+1490,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__instFuncE_r),14);
            tracep->chgBit(oldp+1491,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__CSRRW));
            tracep->chgBit(oldp+1492,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__CSRRS));
            tracep->chgBit(oldp+1493,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__CSRRC));
            tracep->chgBit(oldp+1494,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__CSRRWI));
            tracep->chgBit(oldp+1495,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__CSRRSI));
            tracep->chgBit(oldp+1496,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__CSRRCI));
            tracep->chgBit(oldp+1497,((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__CSRRWI) 
                                        | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__CSRRSI)) 
                                       | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__CSRRCI))));
            tracep->chgBit(oldp+1498,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__csr));
            tracep->chgCData(oldp+1499,((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__CSRRW) 
                                          << 5U) | 
                                         (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__CSRRS) 
                                           << 4U) | 
                                          (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__CSRRC) 
                                            << 3U) 
                                           | (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__CSRRWI) 
                                               << 2U) 
                                              | (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__CSRRSI) 
                                                  << 1U) 
                                                 | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__CSRRCI))))))),6);
            tracep->chgBit(oldp+1500,((IData)((0x73U 
                                               == (0xfff0707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgBit(oldp+1501,((IData)((0x30200073U 
                                               == (0xfff0707fU 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r)))));
            tracep->chgSData(oldp+1502,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__instTypeE_r),12);
            tracep->chgBit(oldp+1503,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__rdWriteEnableE_r));
            tracep->chgCData(oldp+1504,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__rdWriteEnableE_r)
                                          ? (0x1fU 
                                             & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                >> 7U))
                                          : 0U)),5);
            tracep->chgQData(oldp+1505,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__imm_r),64);
            tracep->chgCData(oldp+1507,((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__rdWriteEnableE_r) 
                                          << 5U) | 
                                         ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__rdWriteEnableE_r)
                                           ? (0x1fU 
                                              & (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_if_stage__DOT__instD_dff__DOT__qout_r 
                                                 >> 7U))
                                           : 0U))),6);
            tracep->chgCData(oldp+1508,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__rd_dff__DOT__qout_r),6);
            tracep->chgQData(oldp+1509,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__rs1Data),64);
            tracep->chgQData(oldp+1511,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__rs2Data),64);
            tracep->chgQData(oldp+1513,(((IData)((0U 
                                                  != 
                                                  (0x68U 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__instTypeE_dff__DOT__qout_r))))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__pcE_dff__DOT__qout_r
                                          : vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__rs1Data)),64);
            tracep->chgQData(oldp+1515,(((2U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__instTypeE_dff__DOT__qout_r))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__rs2Data
                                          : vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__imm_dff__DOT__qout_r)),64);
            tracep->chgQData(oldp+1517,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__csrop2),64);
            tracep->chgQData(oldp+1519,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__resADD),64);
            tracep->chgQData(oldp+1521,((vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__csrReadDataE_dff__DOT__qout_r 
                                         | vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__csrop2)),64);
            tracep->chgQData(oldp+1523,((vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__csrReadDataE_dff__DOT__qout_r 
                                         & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__csrop2))),64);
            tracep->chgQData(oldp+1525,(((IData)((0U 
                                                  != 
                                                  (0x24U 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__csrFuncE_dff__DOT__qout_r))))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__csrop2
                                          : ((IData)(
                                                     (0U 
                                                      != 
                                                      (0x12U 
                                                       & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__csrFuncE_dff__DOT__qout_r))))
                                              ? (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__csrReadDataE_dff__DOT__qout_r 
                                                 | vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__csrop2)
                                              : ((IData)(
                                                         (0U 
                                                          != 
                                                          (9U 
                                                           & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__csrFuncE_dff__DOT__qout_r))))
                                                  ? 
                                                 (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__csrReadDataE_dff__DOT__qout_r 
                                                  & (~ vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__csrop2))
                                                  : 0ULL)))),64);
            tracep->chgBit(oldp+1527,((IData)((0U != 
                                               (0x300U 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__instTypeE_dff__DOT__qout_r))))));
            tracep->chgQData(oldp+1528,((4ULL + vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_id_stage__DOT__pcE_dff__DOT__qout_r)),64);
            tracep->chgCData(oldp+1530,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__rd_r_clk_diff__DOT__qout_r),6);
            tracep->chgCData(oldp+1531,((0x38U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusReadAddrM_clk_diff__DOT__qout_r) 
                                                  << 3U))),6);
            tracep->chgCData(oldp+1532,((0x38U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusWriteAddrM_clk_diff__DOT__qout_r) 
                                                  << 3U))),6);
            tracep->chgCData(oldp+1533,((7U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusWriteAddrM_clk_diff__DOT__qout_r))),3);
            tracep->chgQData(oldp+1534,((vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusWriteDataM_clk_diff__DOT__qout_r 
                                         << (0x38U 
                                             & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusWriteAddrM_clk_diff__DOT__qout_r) 
                                                << 3U)))),64);
            tracep->chgCData(oldp+1536,((0xffU & ((IData)(1U) 
                                                  << 
                                                  (7U 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusWriteAddrM_clk_diff__DOT__qout_r))))),8);
            tracep->chgCData(oldp+1537,((0xffU & ((IData)(3U) 
                                                  << 
                                                  (7U 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusWriteAddrM_clk_diff__DOT__qout_r))))),8);
            tracep->chgCData(oldp+1538,((0xffU & ((IData)(0xfU) 
                                                  << 
                                                  (7U 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusWriteAddrM_clk_diff__DOT__qout_r))))),8);
            tracep->chgCData(oldp+1539,(((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__memFuncM_clk_diff__DOT__qout_r))
                                          ? 0xffU : 
                                         (0xffU & (
                                                   (2U 
                                                    & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__memFuncM_clk_diff__DOT__qout_r))
                                                    ? 
                                                   ((IData)(0xfU) 
                                                    << 
                                                    (7U 
                                                     & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusWriteAddrM_clk_diff__DOT__qout_r)))
                                                    : 
                                                   ((4U 
                                                     & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__memFuncM_clk_diff__DOT__qout_r))
                                                     ? 
                                                    ((IData)(3U) 
                                                     << 
                                                     (7U 
                                                      & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusWriteAddrM_clk_diff__DOT__qout_r)))
                                                     : 
                                                    ((8U 
                                                      & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__memFuncM_clk_diff__DOT__qout_r))
                                                      ? 
                                                     ((IData)(1U) 
                                                      << 
                                                      (7U 
                                                       & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusWriteAddrM_clk_diff__DOT__qout_r)))
                                                      : 0U)))))),8);
            tracep->chgQData(oldp+1540,(((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__memFuncM_clk_diff__DOT__qout_r))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusWriteDataM_clk_diff__DOT__qout_r
                                          : ((2U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__memFuncM_clk_diff__DOT__qout_r))
                                              ? (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusWriteDataM_clk_diff__DOT__qout_r 
                                                 << 
                                                 (0x38U 
                                                  & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusWriteAddrM_clk_diff__DOT__qout_r) 
                                                     << 3U)))
                                              : ((4U 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__memFuncM_clk_diff__DOT__qout_r))
                                                  ? 
                                                 (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusWriteDataM_clk_diff__DOT__qout_r 
                                                  << 
                                                  (0x38U 
                                                   & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusWriteAddrM_clk_diff__DOT__qout_r) 
                                                      << 3U)))
                                                  : 
                                                 ((8U 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__memFuncM_clk_diff__DOT__qout_r))
                                                   ? 
                                                  (vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusWriteDataM_clk_diff__DOT__qout_r 
                                                   << 
                                                   (0x38U 
                                                    & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__BusWriteAddrM_clk_diff__DOT__qout_r) 
                                                       << 3U)))
                                                   : 0ULL))))),64);
            tracep->chgQData(oldp+1542,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[0]),64);
            tracep->chgQData(oldp+1544,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[1]),64);
            tracep->chgQData(oldp+1546,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[2]),64);
            tracep->chgQData(oldp+1548,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[3]),64);
            tracep->chgQData(oldp+1550,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[4]),64);
            tracep->chgQData(oldp+1552,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[5]),64);
            tracep->chgQData(oldp+1554,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[6]),64);
            tracep->chgQData(oldp+1556,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[7]),64);
            tracep->chgQData(oldp+1558,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[8]),64);
            tracep->chgQData(oldp+1560,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[9]),64);
            tracep->chgQData(oldp+1562,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[10]),64);
            tracep->chgQData(oldp+1564,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[11]),64);
            tracep->chgQData(oldp+1566,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[12]),64);
            tracep->chgQData(oldp+1568,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[13]),64);
            tracep->chgQData(oldp+1570,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[14]),64);
            tracep->chgQData(oldp+1572,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[15]),64);
            tracep->chgQData(oldp+1574,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[16]),64);
            tracep->chgQData(oldp+1576,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[17]),64);
            tracep->chgQData(oldp+1578,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[18]),64);
            tracep->chgQData(oldp+1580,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[19]),64);
            tracep->chgQData(oldp+1582,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[20]),64);
            tracep->chgQData(oldp+1584,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[21]),64);
            tracep->chgQData(oldp+1586,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[22]),64);
            tracep->chgQData(oldp+1588,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[23]),64);
            tracep->chgQData(oldp+1590,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[24]),64);
            tracep->chgQData(oldp+1592,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[25]),64);
            tracep->chgQData(oldp+1594,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[26]),64);
            tracep->chgQData(oldp+1596,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[27]),64);
            tracep->chgQData(oldp+1598,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[28]),64);
            tracep->chgQData(oldp+1600,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[29]),64);
            tracep->chgQData(oldp+1602,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[30]),64);
            tracep->chgQData(oldp+1604,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_regfile__DOT__regs[31]),64);
            tracep->chgQData(oldp+1606,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mstatus_dff__DOT__qout_r),64);
            tracep->chgQData(oldp+1608,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__medeleg_dff__DOT__qout_r),64);
            tracep->chgQData(oldp+1610,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mideleg_dff__DOT__qout_r),64);
            tracep->chgQData(oldp+1612,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mie_dff__DOT__qout_r),64);
            tracep->chgQData(oldp+1614,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mip_dff__DOT__qout_r),64);
            tracep->chgQData(oldp+1616,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mcause_dff__DOT__qout_r),64);
            tracep->chgQData(oldp+1618,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mscratch_dff__DOT__qout_r),64);
            tracep->chgQData(oldp+1620,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mcycle_dff__DOT__qout_r),64);
            tracep->chgQData(oldp+1622,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__minstret_dff__DOT__qout_r),64);
            tracep->chgQData(oldp+1624,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__sstatus_dff__DOT__qout_r),64);
            tracep->chgQData(oldp+1626,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mstatus_t),64);
            tracep->chgQData(oldp+1628,((((0x100U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteAddrW_clk_diff__DOT__qout_r)) 
                                          & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteEnableW_clk_diff__DOT__qout_r))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteDataW_clk_diff__DOT__qout_r
                                          : vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__sstatus_dff__DOT__qout_r)),64);
            tracep->chgQData(oldp+1630,((((0x305U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteAddrW_clk_diff__DOT__qout_r)) 
                                          & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteEnableW_clk_diff__DOT__qout_r))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteDataW_clk_diff__DOT__qout_r
                                          : vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mtvec_dff__DOT__qout_r)),64);
            tracep->chgQData(oldp+1632,((0xfffffffffffffffcULL 
                                         & (((0x305U 
                                              == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteAddrW_clk_diff__DOT__qout_r)) 
                                             & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteEnableW_clk_diff__DOT__qout_r))
                                             ? vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteDataW_clk_diff__DOT__qout_r
                                             : vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mtvec_dff__DOT__qout_r))),64);
            tracep->chgQData(oldp+1634,((((0x304U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteAddrW_clk_diff__DOT__qout_r)) 
                                          & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteEnableW_clk_diff__DOT__qout_r))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteDataW_clk_diff__DOT__qout_r
                                          : vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mie_dff__DOT__qout_r)),64);
            tracep->chgQData(oldp+1636,((((0x344U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteAddrW_clk_diff__DOT__qout_r)) 
                                          & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteEnableW_clk_diff__DOT__qout_r))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteDataW_clk_diff__DOT__qout_r
                                          : vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mip_dff__DOT__qout_r)),64);
            tracep->chgQData(oldp+1638,((((0x341U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteAddrW_clk_diff__DOT__qout_r)) 
                                          & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteEnableW_clk_diff__DOT__qout_r))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteDataW_clk_diff__DOT__qout_r
                                          : vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mepc_dff__DOT__qout_r)),64);
            tracep->chgQData(oldp+1640,(((0U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__IRQtypeW_dff__DOT__qout_r))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__mepcWriteDataW_dff__DOT__qout_r
                                          : (((0x341U 
                                               == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteAddrW_clk_diff__DOT__qout_r)) 
                                              & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteEnableW_clk_diff__DOT__qout_r))
                                              ? vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteDataW_clk_diff__DOT__qout_r
                                              : vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mepc_dff__DOT__qout_r))),64);
            tracep->chgQData(oldp+1642,((((0x340U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteAddrW_clk_diff__DOT__qout_r)) 
                                          & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteEnableW_clk_diff__DOT__qout_r))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_me_stage__DOT__csrWriteDataW_clk_diff__DOT__qout_r
                                          : vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mscratch_dff__DOT__qout_r)),64);
            tracep->chgQData(oldp+1644,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mcause_t),64);
            tracep->chgQData(oldp+1646,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mcause_r),64);
            tracep->chgQData(oldp+1648,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mtime),64);
            tracep->chgCData(oldp+1650,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__timediv),3);
            tracep->chgQData(oldp+1651,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_csrfile__DOT__mtimecmp),64);
            tracep->chgBit(oldp+1653,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__CoreLock)))));
            tracep->chgCData(oldp+1654,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__IRQtype_dff__DOT__qout_r),2);
            tracep->chgBit(oldp+1655,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__IRQret_dff__DOT__qout_r));
            tracep->chgQData(oldp+1656,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__mepcWriteData_dff__DOT__qout_r),64);
            tracep->chgCData(oldp+1658,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__Redirect1_r),2);
            tracep->chgCData(oldp+1659,((((~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__Redirect1_r)) 
                                          & (((0U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__rs2ReadAddr)) 
                                              << 1U) 
                                             | (0U 
                                                != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__rs1ReadAddr)))) 
                                         & (((((0x1fU 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__rd_r_clk_diff__DOT__qout_r)) 
                                               == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__rs2ReadAddr)) 
                                              & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__rs2ReadEnable)) 
                                             << 1U) 
                                            | (((0x1fU 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ex_stage__DOT__rd_r_clk_diff__DOT__qout_r)) 
                                                == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__rs1ReadAddr)) 
                                               & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__rs1ReadEnable))))),2);
            tracep->chgBit(oldp+1660,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu__DOT__cpu__DOT__u_ysyx_210407_rvcpu__DOT__u_ysyx_210407_ctrl__DOT__itWhit));
            tracep->chgCData(oldp+1661,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_w_reg),8);
            tracep->chgCData(oldp+1662,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram[0]),8);
            tracep->chgCData(oldp+1663,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram[1]),8);
            tracep->chgCData(oldp+1664,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram[2]),8);
            tracep->chgCData(oldp+1665,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram[3]),8);
            tracep->chgCData(oldp+1666,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram[4]),8);
            tracep->chgCData(oldp+1667,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram[5]),8);
            tracep->chgCData(oldp+1668,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram[6]),8);
            tracep->chgCData(oldp+1669,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram[7]),8);
            tracep->chgCData(oldp+1670,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram[8]),8);
            tracep->chgCData(oldp+1671,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram[9]),8);
            tracep->chgCData(oldp+1672,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram[10]),8);
            tracep->chgCData(oldp+1673,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram[11]),8);
            tracep->chgCData(oldp+1674,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram[12]),8);
            tracep->chgCData(oldp+1675,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram[13]),8);
            tracep->chgCData(oldp+1676,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram[14]),8);
            tracep->chgCData(oldp+1677,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram[15]),8);
            tracep->chgCData(oldp+1678,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram[0]),8);
            tracep->chgCData(oldp+1679,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram[1]),8);
            tracep->chgCData(oldp+1680,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram[2]),8);
            tracep->chgCData(oldp+1681,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram[3]),8);
            tracep->chgCData(oldp+1682,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram[4]),8);
            tracep->chgCData(oldp+1683,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram[5]),8);
            tracep->chgCData(oldp+1684,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram[6]),8);
            tracep->chgCData(oldp+1685,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram[7]),8);
            tracep->chgCData(oldp+1686,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram[8]),8);
            tracep->chgCData(oldp+1687,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram[9]),8);
            tracep->chgCData(oldp+1688,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram[10]),8);
            tracep->chgCData(oldp+1689,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram[11]),8);
            tracep->chgCData(oldp+1690,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram[12]),8);
            tracep->chgCData(oldp+1691,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram[13]),8);
            tracep->chgCData(oldp+1692,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram[14]),8);
            tracep->chgCData(oldp+1693,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram[15]),8);
            tracep->chgQData(oldp+1694,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__lspi__DOT__mspi__DOT__data),64);
            tracep->chgCData(oldp+1696,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__state),3);
            tracep->chgBit(oldp+1697,((2U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__state))));
            tracep->chgBit(oldp+1698,((3U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__state))));
            tracep->chgBit(oldp+1699,((4U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__state))));
            tracep->chgBit(oldp+1700,((((3U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__state)) 
                                        | (4U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__state))) 
                                       | (5U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__state)))));
            tracep->chgBit(oldp+1701,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__bundleIn_0_awready_REG));
            tracep->chgIData(oldp+1702,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__araddr_reg),30);
            tracep->chgIData(oldp+1703,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__awaddr_reg),30);
            tracep->chgBit(oldp+1704,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__bundleIn_0_wready_REG));
            tracep->chgQData(oldp+1705,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__wdata_reg),64);
            tracep->chgCData(oldp+1707,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__wstrb_reg),8);
            tracep->chgBit(oldp+1708,(((2U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__state)) 
                                       | (4U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__state)))));
            tracep->chgBit(oldp+1709,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__axi42apb__DOT__bundleOut_0_penable_REG));
            tracep->chgBit(oldp+1710,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_1));
            tracep->chgBit(oldp+1711,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_2));
            tracep->chgBit(oldp+1712,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_3));
            tracep->chgBit(oldp+1713,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_4));
            tracep->chgBit(oldp+1714,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_5));
            tracep->chgBit(oldp+1715,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_6));
            tracep->chgBit(oldp+1716,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_7));
            tracep->chgBit(oldp+1717,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_8));
            tracep->chgBit(oldp+1718,(vlTOPp->TestHarness__DOT__ldut__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_9));
            tracep->chgBit(oldp+1719,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_out_a_bits_corrupt));
            tracep->chgBit(oldp+1720,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1_io_enq_ready));
            tracep->chgCData(oldp+1721,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_opcode),3);
            tracep->chgCData(oldp+1722,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_param),3);
            tracep->chgCData(oldp+1723,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_size),4);
            tracep->chgCData(oldp+1724,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                         << 1U)),7);
            tracep->chgIData(oldp+1725,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_address),32);
            tracep->chgBit(oldp+1726,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_out_d_ready));
            tracep->chgBit(oldp+1727,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_in_d_valid));
            tracep->chgCData(oldp+1728,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_in_d_bits_opcode),3);
            tracep->chgCData(oldp+1729,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_in_d_bits_param),2);
            tracep->chgCData(oldp+1730,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_in_d_bits_size),4);
            tracep->chgCData(oldp+1731,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_in_d_bits_source),7);
            tracep->chgBit(oldp+1732,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_in_d_bits_denied));
            tracep->chgQData(oldp+1733,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_in_d_bits_data),64);
            tracep->chgBit(oldp+1735,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_in_d_bits_corrupt));
            tracep->chgBit(oldp+1736,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_e_bits_sink)))));
            tracep->chgBit(oldp+1737,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_e_bits_sink));
            tracep->chgBit(oldp+1738,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_io_enq_ready));
            tracep->chgCData(oldp+1739,((7U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_size))),3);
            tracep->chgSData(oldp+1740,((0x1fffU & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_address)),13);
            tracep->chgBit(oldp+1741,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_out_2_d_ready));
            tracep->chgBit(oldp+1742,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2_auto_in_d_valid));
            tracep->chgCData(oldp+1743,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__err_auto_in_d_bits_opcode),3);
            tracep->chgCData(oldp+1744,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__err_auto_in_d_bits_param),2);
            tracep->chgCData(oldp+1745,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__err_auto_in_d_bits_size),3);
            tracep->chgCData(oldp+1746,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__err_auto_in_d_bits_source),7);
            tracep->chgBit(oldp+1747,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__err_auto_in_d_bits_denied));
            tracep->chgBit(oldp+1748,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2_auto_in_d_bits_corrupt));
            tracep->chgBit(oldp+1749,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_out_1_d_ready));
            tracep->chgBit(oldp+1750,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1_auto_in_d_valid));
            tracep->chgCData(oldp+1751,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__r_wins)
                                          ? 1U : 0U)),3);
            tracep->chgCData(oldp+1752,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1_auto_in_d_bits_size),4);
            tracep->chgCData(oldp+1753,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__r_wins)
                                          ? (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint_auto_in_recho_tl_state_source)
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1_auto_in_becho_tl_state_source))),7);
            tracep->chgBit(oldp+1754,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1_auto_in_d_bits_denied));
            tracep->chgQData(oldp+1755,(((0xfU == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_data
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__deq_ptr_value]
                                          : ((0xeU 
                                              == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                              ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_data
                                             [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__deq_ptr_value]
                                              : ((0xdU 
                                                  == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                  ? 
                                                 vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_data
                                                 [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__deq_ptr_value]
                                                  : 
                                                 ((0xcU 
                                                   == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                   ? 
                                                  vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_data
                                                  [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__deq_ptr_value]
                                                   : 
                                                  ((0xbU 
                                                    == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                    ? 
                                                   vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_data
                                                   [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__deq_ptr_value]
                                                    : 
                                                   ((0xaU 
                                                     == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                     ? 
                                                    vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_data
                                                    [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__deq_ptr_value]
                                                     : 
                                                    ((9U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                      ? 
                                                     vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_data
                                                     [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__deq_ptr_value]
                                                      : 
                                                     ((8U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                       ? 
                                                      vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_data
                                                      [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__deq_ptr_value]
                                                       : 
                                                      ((7U 
                                                        == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                        ? 
                                                       vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_data
                                                       [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__deq_ptr_value]
                                                        : 
                                                       ((6U 
                                                         == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                         ? 
                                                        vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_data
                                                        [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__deq_ptr_value]
                                                         : 
                                                        ((5U 
                                                          == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                          ? 
                                                         vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_data
                                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__deq_ptr_value]
                                                          : 
                                                         ((4U 
                                                           == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                           ? 
                                                          vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_data
                                                          [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__deq_ptr_value]
                                                           : 
                                                          ((3U 
                                                            == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                            ? 
                                                           vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_data
                                                           [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__deq_ptr_value]
                                                            : 
                                                           ((2U 
                                                             == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                             ? 
                                                            vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_data
                                                            [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__deq_ptr_value]
                                                             : 
                                                            ((1U 
                                                              == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                              ? 
                                                             vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_data
                                                             [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__deq_ptr_value]
                                                              : 
                                                             vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_data
                                                             [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__deq_ptr_value])))))))))))))))),64);
            tracep->chgBit(oldp+1757,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1_auto_in_d_bits_corrupt));
            tracep->chgBit(oldp+1758,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_out_0_d_ready));
            tracep->chgBit(oldp+1759,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_in_d_valid));
            tracep->chgCData(oldp+1760,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__r_wins)
                                          ? 1U : 0U)),3);
            tracep->chgCData(oldp+1761,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_in_d_bits_size),3);
            tracep->chgCData(oldp+1762,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__r_wins)
                                          ? (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_auto_in_recho_tl_state_source)
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_auto_in_becho_tl_state_source))),7);
            tracep->chgBit(oldp+1763,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_in_d_bits_denied));
            tracep->chgBit(oldp+1764,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_in_d_bits_corrupt));
            tracep->chgBit(oldp+1765,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__fixer_auto_out_a_valid));
            tracep->chgCData(oldp+1766,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_opcode),3);
            tracep->chgCData(oldp+1767,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_size),3);
            tracep->chgCData(oldp+1768,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_source),4);
            tracep->chgIData(oldp+1769,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address),32);
            tracep->chgCData(oldp+1770,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_auto_out_a_bits_mask),4);
            tracep->chgIData(oldp+1771,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_auto_out_a_bits_data),32);
            tracep->chgBit(oldp+1772,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__maybe_full)))));
            tracep->chgBit(oldp+1773,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1_auto_out_1_a_valid));
            tracep->chgSData(oldp+1774,((0x1fffU & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)),13);
            tracep->chgBit(oldp+1775,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr_auto_in_d_valid));
            tracep->chgCData(oldp+1776,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr_auto_in_d_bits_opcode),3);
            tracep->chgCData(oldp+1777,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr_auto_in_d_bits_size),3);
            tracep->chgCData(oldp+1778,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__muxStateEarly_1)
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_source
                                         [0U] : 0U)),4);
            tracep->chgBit(oldp+1779,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr_auto_in_d_bits_denied));
            tracep->chgBit(oldp+1780,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr_auto_in_d_bits_corrupt));
            tracep->chgBit(oldp+1781,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1_auto_out_0_a_valid));
            tracep->chgCData(oldp+1782,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_opcode),3);
            tracep->chgCData(oldp+1783,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_param),3);
            tracep->chgCData(oldp+1784,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_size),4);
            tracep->chgCData(oldp+1785,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source),6);
            tracep->chgIData(oldp+1786,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address),32);
            tracep->chgCData(oldp+1787,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_mask),4);
            tracep->chgIData(oldp+1788,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_data),32);
            tracep->chgBit(oldp+1789,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1_auto_in_c_ready));
            tracep->chgCData(oldp+1790,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source),6);
            tracep->chgBit(oldp+1791,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_d_ready));
            tracep->chgBit(oldp+1792,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_valid));
            tracep->chgCData(oldp+1793,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode),3);
            tracep->chgCData(oldp+1794,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_param),2);
            tracep->chgCData(oldp+1795,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_size),4);
            tracep->chgCData(oldp+1796,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source),6);
            tracep->chgBit(oldp+1797,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_denied));
            tracep->chgIData(oldp+1798,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1_auto_in_d_bits_data),32);
            tracep->chgBit(oldp+1799,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__full)
                                        ? (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__saved_corrupt)
                                        : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_in_d_bits_corrupt))));
            tracep->chgCData(oldp+1800,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_auto_in_becho_tl_state_size),4);
            tracep->chgCData(oldp+1801,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_auto_in_becho_tl_state_source),7);
            tracep->chgBit(oldp+1802,(((0xfU == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                        ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_31__DOT__ram_extra_id
                                       [0U] : ((0xeU 
                                                == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_30__DOT__ram_extra_id
                                               [0U]
                                                : (
                                                   (0xdU 
                                                    == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                    ? 
                                                   vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_29__DOT__ram_extra_id
                                                   [0U]
                                                    : 
                                                   ((0xcU 
                                                     == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                     ? 
                                                    vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_28__DOT__ram_extra_id
                                                    [0U]
                                                     : 
                                                    ((0xbU 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                      ? 
                                                     vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_27__DOT__ram_extra_id
                                                     [0U]
                                                      : 
                                                     ((0xaU 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                       ? 
                                                      vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_26__DOT__ram_extra_id
                                                      [0U]
                                                       : 
                                                      ((9U 
                                                        == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                        ? 
                                                       vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_25__DOT__ram_extra_id
                                                       [0U]
                                                        : 
                                                       ((8U 
                                                         == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                         ? 
                                                        vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24__DOT__ram_extra_id
                                                        [0U]
                                                         : 
                                                        ((7U 
                                                          == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                          ? 
                                                         vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23__DOT__ram_extra_id
                                                         [0U]
                                                          : 
                                                         ((6U 
                                                           == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                           ? 
                                                          ((0x10U 
                                                            >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__deq_ptr_value))
                                                            ? 
                                                           vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id
                                                           [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__deq_ptr_value]
                                                            : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT____Vxrand3))
                                                           : 
                                                          ((5U 
                                                            == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                            ? 
                                                           ((0x10U 
                                                             >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__deq_ptr_value))
                                                             ? 
                                                            vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id
                                                            [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__deq_ptr_value]
                                                             : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT____Vxrand3))
                                                            : 
                                                           ((4U 
                                                             == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                             ? 
                                                            ((0x10U 
                                                              >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__deq_ptr_value))
                                                              ? 
                                                             vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id
                                                             [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__deq_ptr_value]
                                                              : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT____Vxrand3))
                                                             : 
                                                            ((3U 
                                                              == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                              ? 
                                                             ((0x10U 
                                                               >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__deq_ptr_value))
                                                               ? 
                                                              vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id
                                                              [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__deq_ptr_value]
                                                               : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT____Vxrand3))
                                                              : 
                                                             ((2U 
                                                               == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                               ? 
                                                              ((0x10U 
                                                                >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__deq_ptr_value))
                                                                ? 
                                                               vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id
                                                               [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__deq_ptr_value]
                                                                : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT____Vxrand3))
                                                               : 
                                                              ((1U 
                                                                == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                ? 
                                                               ((0x10U 
                                                                 >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__deq_ptr_value))
                                                                 ? 
                                                                vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id
                                                                [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__deq_ptr_value]
                                                                 : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT____Vxrand3))
                                                                : 
                                                               ((0x10U 
                                                                 >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__deq_ptr_value))
                                                                 ? 
                                                                vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id
                                                                [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__deq_ptr_value]
                                                                 : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT____Vxrand3)))))))))))))))))));
            tracep->chgCData(oldp+1803,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_auto_in_recho_tl_state_size),4);
            tracep->chgCData(oldp+1804,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_auto_in_recho_tl_state_source),7);
            tracep->chgBit(oldp+1805,(((0xfU == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                        ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__ram_extra_id
                                       [0U] : ((0xeU 
                                                == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__ram_extra_id
                                               [0U]
                                                : (
                                                   (0xdU 
                                                    == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                    ? 
                                                   vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__ram_extra_id
                                                   [0U]
                                                    : 
                                                   ((0xcU 
                                                     == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                     ? 
                                                    vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__ram_extra_id
                                                    [0U]
                                                     : 
                                                    ((0xbU 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                      ? 
                                                     vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__ram_extra_id
                                                     [0U]
                                                      : 
                                                     ((0xaU 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                       ? 
                                                      vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__ram_extra_id
                                                      [0U]
                                                       : 
                                                      ((9U 
                                                        == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                        ? 
                                                       vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9__DOT__ram_extra_id
                                                       [0U]
                                                        : 
                                                       ((8U 
                                                         == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                         ? 
                                                        vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8__DOT__ram_extra_id
                                                        [0U]
                                                         : 
                                                        ((7U 
                                                          == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                          ? 
                                                         vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7__DOT__ram_extra_id
                                                         [0U]
                                                          : 
                                                         ((6U 
                                                           == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                           ? 
                                                          ((0x10U 
                                                            >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__deq_ptr_value))
                                                            ? 
                                                           vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id
                                                           [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__deq_ptr_value]
                                                            : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT____Vxrand3))
                                                           : 
                                                          ((5U 
                                                            == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                            ? 
                                                           ((0x10U 
                                                             >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__deq_ptr_value))
                                                             ? 
                                                            vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id
                                                            [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__deq_ptr_value]
                                                             : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT____Vxrand3))
                                                            : 
                                                           ((4U 
                                                             == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                             ? 
                                                            ((0x10U 
                                                              >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__deq_ptr_value))
                                                              ? 
                                                             vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id
                                                             [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__deq_ptr_value]
                                                              : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT____Vxrand3))
                                                             : 
                                                            ((3U 
                                                              == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                              ? 
                                                             ((0x10U 
                                                               >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__deq_ptr_value))
                                                               ? 
                                                              vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id
                                                              [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__deq_ptr_value]
                                                               : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT____Vxrand3))
                                                              : 
                                                             ((2U 
                                                               == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                               ? 
                                                              ((0x10U 
                                                                >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__deq_ptr_value))
                                                                ? 
                                                               vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id
                                                               [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__deq_ptr_value]
                                                                : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT____Vxrand3))
                                                               : 
                                                              ((1U 
                                                                == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                ? 
                                                               ((0x10U 
                                                                 >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__deq_ptr_value))
                                                                 ? 
                                                                vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id
                                                                [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__deq_ptr_value]
                                                                 : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT____Vxrand3))
                                                                : 
                                                               ((0x10U 
                                                                 >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__deq_ptr_value))
                                                                 ? 
                                                                vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id
                                                                [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__deq_ptr_value]
                                                                 : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT____Vxrand3)))))))))))))))))));
            tracep->chgCData(oldp+1806,(((((0xfU == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                            ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_31__DOT__ram_extra_id
                                           [0U] : (
                                                   (0xeU 
                                                    == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                    ? 
                                                   vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_30__DOT__ram_extra_id
                                                   [0U]
                                                    : 
                                                   ((0xdU 
                                                     == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                     ? 
                                                    vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_29__DOT__ram_extra_id
                                                    [0U]
                                                     : 
                                                    ((0xcU 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                      ? 
                                                     vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_28__DOT__ram_extra_id
                                                     [0U]
                                                      : 
                                                     ((0xbU 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                       ? 
                                                      vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_27__DOT__ram_extra_id
                                                      [0U]
                                                       : 
                                                      ((0xaU 
                                                        == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                        ? 
                                                       vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_26__DOT__ram_extra_id
                                                       [0U]
                                                        : 
                                                       ((9U 
                                                         == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                         ? 
                                                        vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_25__DOT__ram_extra_id
                                                        [0U]
                                                         : 
                                                        ((8U 
                                                          == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                          ? 
                                                         vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24__DOT__ram_extra_id
                                                         [0U]
                                                          : 
                                                         ((7U 
                                                           == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                           ? 
                                                          vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23__DOT__ram_extra_id
                                                          [0U]
                                                           : 
                                                          ((6U 
                                                            == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                            ? 
                                                           ((0x10U 
                                                             >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__deq_ptr_value))
                                                             ? 
                                                            vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id
                                                            [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__deq_ptr_value]
                                                             : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT____Vxrand3))
                                                            : 
                                                           ((5U 
                                                             == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                             ? 
                                                            ((0x10U 
                                                              >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__deq_ptr_value))
                                                              ? 
                                                             vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id
                                                             [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__deq_ptr_value]
                                                              : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT____Vxrand3))
                                                             : 
                                                            ((4U 
                                                              == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                              ? 
                                                             ((0x10U 
                                                               >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__deq_ptr_value))
                                                               ? 
                                                              vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id
                                                              [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__deq_ptr_value]
                                                               : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT____Vxrand3))
                                                              : 
                                                             ((3U 
                                                               == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                               ? 
                                                              ((0x10U 
                                                                >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__deq_ptr_value))
                                                                ? 
                                                               vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id
                                                               [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__deq_ptr_value]
                                                                : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT____Vxrand3))
                                                               : 
                                                              ((2U 
                                                                == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                ? 
                                                               ((0x10U 
                                                                 >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__deq_ptr_value))
                                                                 ? 
                                                                vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id
                                                                [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__deq_ptr_value]
                                                                 : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT____Vxrand3))
                                                                : 
                                                               ((1U 
                                                                 == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                 ? 
                                                                ((0x10U 
                                                                  >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__deq_ptr_value))
                                                                  ? 
                                                                 vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id
                                                                 [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__deq_ptr_value]
                                                                  : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT____Vxrand3))
                                                                 : 
                                                                ((0x10U 
                                                                  >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__deq_ptr_value))
                                                                  ? 
                                                                 vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id
                                                                 [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__deq_ptr_value]
                                                                  : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT____Vxrand3))))))))))))))))) 
                                          << 4U) | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))),5);
            tracep->chgCData(oldp+1807,(((((0xfU == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                            ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__ram_extra_id
                                           [0U] : (
                                                   (0xeU 
                                                    == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                    ? 
                                                   vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__ram_extra_id
                                                   [0U]
                                                    : 
                                                   ((0xdU 
                                                     == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                     ? 
                                                    vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__ram_extra_id
                                                    [0U]
                                                     : 
                                                    ((0xcU 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                      ? 
                                                     vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__ram_extra_id
                                                     [0U]
                                                      : 
                                                     ((0xbU 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                       ? 
                                                      vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__ram_extra_id
                                                      [0U]
                                                       : 
                                                      ((0xaU 
                                                        == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                        ? 
                                                       vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__ram_extra_id
                                                       [0U]
                                                        : 
                                                       ((9U 
                                                         == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                         ? 
                                                        vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9__DOT__ram_extra_id
                                                        [0U]
                                                         : 
                                                        ((8U 
                                                          == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                          ? 
                                                         vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8__DOT__ram_extra_id
                                                         [0U]
                                                          : 
                                                         ((7U 
                                                           == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                           ? 
                                                          vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7__DOT__ram_extra_id
                                                          [0U]
                                                           : 
                                                          ((6U 
                                                            == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                            ? 
                                                           ((0x10U 
                                                             >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__deq_ptr_value))
                                                             ? 
                                                            vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id
                                                            [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__deq_ptr_value]
                                                             : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT____Vxrand3))
                                                            : 
                                                           ((5U 
                                                             == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                             ? 
                                                            ((0x10U 
                                                              >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__deq_ptr_value))
                                                              ? 
                                                             vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id
                                                             [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__deq_ptr_value]
                                                              : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT____Vxrand3))
                                                             : 
                                                            ((4U 
                                                              == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                              ? 
                                                             ((0x10U 
                                                               >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__deq_ptr_value))
                                                               ? 
                                                              vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id
                                                              [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__deq_ptr_value]
                                                               : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT____Vxrand3))
                                                              : 
                                                             ((3U 
                                                               == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                               ? 
                                                              ((0x10U 
                                                                >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__deq_ptr_value))
                                                                ? 
                                                               vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id
                                                               [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__deq_ptr_value]
                                                                : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT____Vxrand3))
                                                               : 
                                                              ((2U 
                                                                == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                ? 
                                                               ((0x10U 
                                                                 >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__deq_ptr_value))
                                                                 ? 
                                                                vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id
                                                                [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__deq_ptr_value]
                                                                 : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT____Vxrand3))
                                                                : 
                                                               ((1U 
                                                                 == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                 ? 
                                                                ((0x10U 
                                                                  >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__deq_ptr_value))
                                                                  ? 
                                                                 vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id
                                                                 [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__deq_ptr_value]
                                                                  : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT____Vxrand3))
                                                                 : 
                                                                ((0x10U 
                                                                  >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__deq_ptr_value))
                                                                  ? 
                                                                 vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id
                                                                 [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__deq_ptr_value]
                                                                  : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT____Vxrand3))))))))))))))))) 
                                          << 4U) | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))),5);
            tracep->chgBit(oldp+1808,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__full)))));
            tracep->chgBit(oldp+1809,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__full)))));
            tracep->chgBit(oldp+1810,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1_auto_out_bready));
            tracep->chgBit(oldp+1811,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__value_1));
            tracep->chgCData(oldp+1812,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data),4);
            tracep->chgCData(oldp+1813,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_resp_io_deq_bits_MPORT_data),2);
            tracep->chgBit(oldp+1814,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__full)))));
            tracep->chgBit(oldp+1815,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint_auto_out_rready));
            tracep->chgBit(oldp+1816,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__value_1));
            tracep->chgCData(oldp+1817,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data),4);
            tracep->chgQData(oldp+1818,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_data_io_deq_bits_MPORT_data),64);
            tracep->chgCData(oldp+1820,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_resp_io_deq_bits_MPORT_data),2);
            tracep->chgBit(oldp+1821,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_last_io_deq_bits_MPORT_data));
            tracep->chgCData(oldp+1822,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1_auto_in_becho_tl_state_size),4);
            tracep->chgCData(oldp+1823,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1_auto_in_becho_tl_state_source),7);
            tracep->chgBit(oldp+1824,(((0xfU == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                        ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__ram_extra_id
                                       [0U] : ((0xeU 
                                                == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__ram_extra_id
                                               [0U]
                                                : (
                                                   (0xdU 
                                                    == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                    ? 
                                                   vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__ram_extra_id
                                                   [0U]
                                                    : 
                                                   ((0xcU 
                                                     == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                     ? 
                                                    vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__ram_extra_id
                                                    [0U]
                                                     : 
                                                    ((0xbU 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                      ? 
                                                     vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__ram_extra_id
                                                     [0U]
                                                      : 
                                                     ((0xaU 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                       ? 
                                                      vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__ram_extra_id
                                                      [0U]
                                                       : 
                                                      ((9U 
                                                        == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                        ? 
                                                       vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__ram_extra_id
                                                       [0U]
                                                        : 
                                                       ((8U 
                                                         == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                         ? 
                                                        vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__ram_extra_id
                                                        [0U]
                                                         : 
                                                        ((7U 
                                                          == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                          ? 
                                                         vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__ram_extra_id
                                                         [0U]
                                                          : 
                                                         ((6U 
                                                           == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                           ? 
                                                          ((0x10U 
                                                            >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__deq_ptr_value))
                                                            ? 
                                                           vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id
                                                           [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__deq_ptr_value]
                                                            : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT____Vxrand3))
                                                           : 
                                                          ((5U 
                                                            == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                            ? 
                                                           ((0x10U 
                                                             >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__deq_ptr_value))
                                                             ? 
                                                            vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id
                                                            [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__deq_ptr_value]
                                                             : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT____Vxrand3))
                                                            : 
                                                           ((4U 
                                                             == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                             ? 
                                                            ((0x10U 
                                                              >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__deq_ptr_value))
                                                              ? 
                                                             vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id
                                                             [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__deq_ptr_value]
                                                              : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT____Vxrand3))
                                                             : 
                                                            ((3U 
                                                              == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                              ? 
                                                             ((0x10U 
                                                               >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__deq_ptr_value))
                                                               ? 
                                                              vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id
                                                              [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__deq_ptr_value]
                                                               : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT____Vxrand3))
                                                              : 
                                                             ((2U 
                                                               == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                               ? 
                                                              ((0x10U 
                                                                >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__deq_ptr_value))
                                                                ? 
                                                               vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id
                                                               [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__deq_ptr_value]
                                                                : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT____Vxrand3))
                                                               : 
                                                              ((1U 
                                                                == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                ? 
                                                               ((0x10U 
                                                                 >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__deq_ptr_value))
                                                                 ? 
                                                                vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__ram_extra_id
                                                                [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__deq_ptr_value]
                                                                 : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT____Vxrand3))
                                                                : 
                                                               ((0x10U 
                                                                 >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__deq_ptr_value))
                                                                 ? 
                                                                vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__ram_extra_id
                                                                [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__deq_ptr_value]
                                                                 : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT____Vxrand3)))))))))))))))))));
            tracep->chgCData(oldp+1825,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1_auto_in_recho_tl_state_size),4);
            tracep->chgCData(oldp+1826,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1_auto_in_recho_tl_state_source),7);
            tracep->chgBit(oldp+1827,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1_auto_in_recho_extra_id));
            tracep->chgBit(oldp+1828,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_out_1_d_ready) 
                                       & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__r_wins))));
            tracep->chgBit(oldp+1829,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__locked));
            tracep->chgCData(oldp+1830,(((0xfU == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_id
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__deq_ptr_value]
                                          : ((0xeU 
                                              == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                              ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_id
                                             [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__deq_ptr_value]
                                              : ((0xdU 
                                                  == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                  ? 
                                                 vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_id
                                                 [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__deq_ptr_value]
                                                  : 
                                                 ((0xcU 
                                                   == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                   ? 
                                                  vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_id
                                                  [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__deq_ptr_value]
                                                   : 
                                                  ((0xbU 
                                                    == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                    ? 
                                                   vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_id
                                                   [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__deq_ptr_value]
                                                    : 
                                                   ((0xaU 
                                                     == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                     ? 
                                                    vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_id
                                                    [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__deq_ptr_value]
                                                     : 
                                                    ((9U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                      ? 
                                                     vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_id
                                                     [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__deq_ptr_value]
                                                      : 
                                                     ((8U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                       ? 
                                                      vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_id
                                                      [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__deq_ptr_value]
                                                       : 
                                                      ((7U 
                                                        == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                        ? 
                                                       vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_id
                                                       [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__deq_ptr_value]
                                                        : 
                                                       ((6U 
                                                         == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                         ? 
                                                        vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_id
                                                        [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__deq_ptr_value]
                                                         : 
                                                        ((5U 
                                                          == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                          ? 
                                                         vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_id
                                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__deq_ptr_value]
                                                          : 
                                                         ((4U 
                                                           == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                           ? 
                                                          vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_id
                                                          [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__deq_ptr_value]
                                                           : 
                                                          ((3U 
                                                            == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                            ? 
                                                           vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_id
                                                           [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__deq_ptr_value]
                                                            : 
                                                           ((2U 
                                                             == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                             ? 
                                                            vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_id
                                                            [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__deq_ptr_value]
                                                             : 
                                                            ((1U 
                                                              == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                              ? 
                                                             vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_id
                                                             [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__deq_ptr_value]
                                                              : 
                                                             vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_id
                                                             [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__deq_ptr_value])))))))))))))))),4);
            tracep->chgCData(oldp+1831,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint_auto_in_rresp),2);
            tracep->chgCData(oldp+1832,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint_auto_in_recho_tl_state_size),4);
            tracep->chgCData(oldp+1833,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint_auto_in_recho_tl_state_source),7);
            tracep->chgBit(oldp+1834,(((0xfU == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                        ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_echo_extra_id
                                       [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__deq_ptr_value]
                                        : ((0xeU == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                            ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_echo_extra_id
                                           [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__deq_ptr_value]
                                            : ((0xdU 
                                                == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_echo_extra_id
                                               [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__deq_ptr_value]
                                                : (
                                                   (0xcU 
                                                    == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                    ? 
                                                   vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_echo_extra_id
                                                   [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__deq_ptr_value]
                                                    : 
                                                   ((0xbU 
                                                     == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                     ? 
                                                    vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_echo_extra_id
                                                    [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__deq_ptr_value]
                                                     : 
                                                    ((0xaU 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                      ? 
                                                     vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_echo_extra_id
                                                     [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__deq_ptr_value]
                                                      : 
                                                     ((9U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                       ? 
                                                      vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_echo_extra_id
                                                      [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__deq_ptr_value]
                                                       : 
                                                      ((8U 
                                                        == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                        ? 
                                                       vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_echo_extra_id
                                                       [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__deq_ptr_value]
                                                        : 
                                                       ((7U 
                                                         == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                         ? 
                                                        vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_echo_extra_id
                                                        [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__deq_ptr_value]
                                                         : 
                                                        ((6U 
                                                          == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                          ? 
                                                         vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_echo_extra_id
                                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__deq_ptr_value]
                                                          : 
                                                         ((5U 
                                                           == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                           ? 
                                                          vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_echo_extra_id
                                                          [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__deq_ptr_value]
                                                           : 
                                                          ((4U 
                                                            == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                            ? 
                                                           vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_echo_extra_id
                                                           [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__deq_ptr_value]
                                                            : 
                                                           ((3U 
                                                             == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                             ? 
                                                            vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_echo_extra_id
                                                            [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__deq_ptr_value]
                                                             : 
                                                            ((2U 
                                                              == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                              ? 
                                                             vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_echo_extra_id
                                                             [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__deq_ptr_value]
                                                              : 
                                                             ((1U 
                                                               == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                               ? 
                                                              vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_echo_extra_id
                                                              [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__deq_ptr_value]
                                                               : 
                                                              vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_echo_extra_id
                                                              [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__deq_ptr_value])))))))))))))))));
            tracep->chgBit(oldp+1835,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint_auto_in_rlast));
            tracep->chgCData(oldp+1836,(((((0xfU == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                            ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__ram_extra_id
                                           [0U] : (
                                                   (0xeU 
                                                    == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                    ? 
                                                   vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__ram_extra_id
                                                   [0U]
                                                    : 
                                                   ((0xdU 
                                                     == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                     ? 
                                                    vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__ram_extra_id
                                                    [0U]
                                                     : 
                                                    ((0xcU 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                      ? 
                                                     vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__ram_extra_id
                                                     [0U]
                                                      : 
                                                     ((0xbU 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                       ? 
                                                      vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__ram_extra_id
                                                      [0U]
                                                       : 
                                                      ((0xaU 
                                                        == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                        ? 
                                                       vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__ram_extra_id
                                                       [0U]
                                                        : 
                                                       ((9U 
                                                         == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                         ? 
                                                        vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__ram_extra_id
                                                        [0U]
                                                         : 
                                                        ((8U 
                                                          == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                          ? 
                                                         vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__ram_extra_id
                                                         [0U]
                                                          : 
                                                         ((7U 
                                                           == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                           ? 
                                                          vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__ram_extra_id
                                                          [0U]
                                                           : 
                                                          ((6U 
                                                            == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                            ? 
                                                           ((0x10U 
                                                             >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__deq_ptr_value))
                                                             ? 
                                                            vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id
                                                            [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__deq_ptr_value]
                                                             : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT____Vxrand3))
                                                            : 
                                                           ((5U 
                                                             == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                             ? 
                                                            ((0x10U 
                                                              >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__deq_ptr_value))
                                                              ? 
                                                             vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id
                                                             [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__deq_ptr_value]
                                                              : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT____Vxrand3))
                                                             : 
                                                            ((4U 
                                                              == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                              ? 
                                                             ((0x10U 
                                                               >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__deq_ptr_value))
                                                               ? 
                                                              vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id
                                                              [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__deq_ptr_value]
                                                               : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT____Vxrand3))
                                                              : 
                                                             ((3U 
                                                               == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                               ? 
                                                              ((0x10U 
                                                                >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__deq_ptr_value))
                                                                ? 
                                                               vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_extra_id
                                                               [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__deq_ptr_value]
                                                                : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT____Vxrand3))
                                                               : 
                                                              ((2U 
                                                                == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                ? 
                                                               ((0x10U 
                                                                 >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__deq_ptr_value))
                                                                 ? 
                                                                vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_extra_id
                                                                [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__deq_ptr_value]
                                                                 : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT____Vxrand3))
                                                                : 
                                                               ((1U 
                                                                 == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                 ? 
                                                                ((0x10U 
                                                                  >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__deq_ptr_value))
                                                                  ? 
                                                                 vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__ram_extra_id
                                                                 [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__deq_ptr_value]
                                                                  : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT____Vxrand3))
                                                                 : 
                                                                ((0x10U 
                                                                  >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__deq_ptr_value))
                                                                  ? 
                                                                 vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__ram_extra_id
                                                                 [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__deq_ptr_value]
                                                                  : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT____Vxrand3))))))))))))))))) 
                                          << 4U) | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))),5);
            tracep->chgCData(oldp+1837,(((((0xfU == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                            ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_echo_extra_id
                                           [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__deq_ptr_value]
                                            : ((0xeU 
                                                == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_echo_extra_id
                                               [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__deq_ptr_value]
                                                : (
                                                   (0xdU 
                                                    == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                    ? 
                                                   vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_echo_extra_id
                                                   [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__deq_ptr_value]
                                                    : 
                                                   ((0xcU 
                                                     == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                     ? 
                                                    vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_echo_extra_id
                                                    [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__deq_ptr_value]
                                                     : 
                                                    ((0xbU 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                      ? 
                                                     vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_echo_extra_id
                                                     [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__deq_ptr_value]
                                                      : 
                                                     ((0xaU 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                       ? 
                                                      vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_echo_extra_id
                                                      [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__deq_ptr_value]
                                                       : 
                                                      ((9U 
                                                        == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                        ? 
                                                       vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_echo_extra_id
                                                       [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__deq_ptr_value]
                                                        : 
                                                       ((8U 
                                                         == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                         ? 
                                                        vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_echo_extra_id
                                                        [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__deq_ptr_value]
                                                         : 
                                                        ((7U 
                                                          == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                          ? 
                                                         vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_echo_extra_id
                                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__deq_ptr_value]
                                                          : 
                                                         ((6U 
                                                           == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                           ? 
                                                          vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_echo_extra_id
                                                          [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__deq_ptr_value]
                                                           : 
                                                          ((5U 
                                                            == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                            ? 
                                                           vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_echo_extra_id
                                                           [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__deq_ptr_value]
                                                            : 
                                                           ((4U 
                                                             == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                             ? 
                                                            vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_echo_extra_id
                                                            [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__deq_ptr_value]
                                                             : 
                                                            ((3U 
                                                              == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                              ? 
                                                             vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_echo_extra_id
                                                             [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__deq_ptr_value]
                                                              : 
                                                             ((2U 
                                                               == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                               ? 
                                                              vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_echo_extra_id
                                                              [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__deq_ptr_value]
                                                               : 
                                                              ((1U 
                                                                == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                                ? 
                                                               vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_echo_extra_id
                                                               [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__deq_ptr_value]
                                                                : 
                                                               vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_echo_extra_id
                                                               [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__deq_ptr_value]))))))))))))))) 
                                          << 4U) | 
                                         ((0xfU == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                           ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__ram_id
                                          [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_15__DOT__deq_ptr_value]
                                           : ((0xeU 
                                               == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                               ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__ram_id
                                              [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_14__DOT__deq_ptr_value]
                                               : ((0xdU 
                                                   == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                   ? 
                                                  vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__ram_id
                                                  [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_13__DOT__deq_ptr_value]
                                                   : 
                                                  ((0xcU 
                                                    == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                    ? 
                                                   vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__ram_id
                                                   [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_12__DOT__deq_ptr_value]
                                                    : 
                                                   ((0xbU 
                                                     == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                     ? 
                                                    vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__ram_id
                                                    [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_11__DOT__deq_ptr_value]
                                                     : 
                                                    ((0xaU 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                      ? 
                                                     vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__ram_id
                                                     [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_10__DOT__deq_ptr_value]
                                                      : 
                                                     ((9U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                       ? 
                                                      vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__ram_id
                                                      [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_9__DOT__deq_ptr_value]
                                                       : 
                                                      ((8U 
                                                        == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                        ? 
                                                       vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__ram_id
                                                       [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_8__DOT__deq_ptr_value]
                                                        : 
                                                       ((7U 
                                                         == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                         ? 
                                                        vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__ram_id
                                                        [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_7__DOT__deq_ptr_value]
                                                         : 
                                                        ((6U 
                                                          == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                          ? 
                                                         vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__ram_id
                                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_6__DOT__deq_ptr_value]
                                                          : 
                                                         ((5U 
                                                           == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                           ? 
                                                          vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__ram_id
                                                          [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_5__DOT__deq_ptr_value]
                                                           : 
                                                          ((4U 
                                                            == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                            ? 
                                                           vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__ram_id
                                                           [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_4__DOT__deq_ptr_value]
                                                            : 
                                                           ((3U 
                                                             == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                             ? 
                                                            vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__ram_id
                                                            [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_3__DOT__deq_ptr_value]
                                                             : 
                                                            ((2U 
                                                              == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                              ? 
                                                             vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__ram_id
                                                             [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_2__DOT__deq_ptr_value]
                                                              : 
                                                             ((1U 
                                                               == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__deq_id))
                                                               ? 
                                                              vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__ram_id
                                                              [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_1__DOT__deq_ptr_value]
                                                               : 
                                                              vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__ram_id
                                                              [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4deint__DOT__qs_queue_0__DOT__deq_ptr_value]))))))))))))))))),5);
            tracep->chgBit(oldp+1838,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_valid));
            tracep->chgBit(oldp+1839,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl_auto_out_a_valid));
            tracep->chgCData(oldp+1840,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl_auto_out_a_bits_opcode),3);
            tracep->chgCData(oldp+1841,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl_auto_out_a_bits_size),3);
            tracep->chgCData(oldp+1842,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl_auto_out_a_bits_source),4);
            tracep->chgIData(oldp+1843,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl_auto_out_a_bits_address),32);
            tracep->chgCData(oldp+1844,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl_auto_out_a_bits_mask),8);
            tracep->chgQData(oldp+1845,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi42tl_auto_out_a_bits_data),64);
            tracep->chgBit(oldp+1847,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2_auto_out_awvalid));
            tracep->chgBit(oldp+1848,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_1_io_deq_bits_id));
            tracep->chgIData(oldp+1849,((~ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___out_bits_addr_T_12)),32);
            tracep->chgCData(oldp+1850,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag_auto_out_awlen),8);
            tracep->chgCData(oldp+1851,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_1_io_deq_bits_size),3);
            tracep->chgBit(oldp+1852,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag_auto_out_wvalid));
            tracep->chgQData(oldp+1853,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__in_wdeq__DOT__maybe_full)
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__in_wdeq__DOT__ram_data
                                         [0U] : 0ULL)),64);
            tracep->chgCData(oldp+1855,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__in_wdeq__DOT__maybe_full)
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__in_wdeq__DOT__ram_strb
                                         [0U] : 0U)),8);
            tracep->chgBit(oldp+1856,((1U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__w_todo))));
            tracep->chgBit(oldp+1857,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank_2_auto_out_arvalid));
            tracep->chgBit(oldp+1858,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_io_deq_bits_id));
            tracep->chgIData(oldp+1859,((~ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___out_bits_addr_T_5)),32);
            tracep->chgCData(oldp+1860,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__bad)
                                          ? 0U : (7U 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT___maxSupported1_T)))),8);
            tracep->chgCData(oldp+1861,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_io_deq_bits_size),3);
            tracep->chgBit(oldp+1862,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag_auto_out_awvalid));
            tracep->chgCData(oldp+1863,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_1_io_deq_bits_echo_extra_id),3);
            tracep->chgBit(oldp+1864,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag_auto_out_awecho_real_last));
            tracep->chgBit(oldp+1865,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq__DOT__maybe_full));
            tracep->chgCData(oldp+1866,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_io_deq_bits_echo_extra_id),3);
            tracep->chgBit(oldp+1867,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag_auto_out_arecho_real_last));
            tracep->chgBit(oldp+1868,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq_1__DOT__maybe_full)))));
            tracep->chgBit(oldp+1869,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__in_wdeq__DOT__maybe_full)))));
            tracep->chgBit(oldp+1870,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4frag__DOT__deq__DOT__maybe_full)))));
            tracep->chgBit(oldp+1871,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__a__DOT__maybe_full)))));
            tracep->chgBit(oldp+1872,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__full)
                                        ? (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_corrupt)
                                        : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_out_a_bits_corrupt))));
            tracep->chgBit(oldp+1873,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__err__DOT__c__DOT__maybe_full)))));
            tracep->chgCData(oldp+1874,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1_io_deq_bits_opcode),3);
            tracep->chgCData(oldp+1875,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1_io_deq_bits_param),3);
            tracep->chgCData(oldp+1876,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1_io_deq_bits_size),3);
            tracep->chgCData(oldp+1877,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1_io_deq_bits_source),7);
            tracep->chgSData(oldp+1878,((0x1fffU & 
                                         ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1__DOT__full)
                                           ? (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_address)
                                           : vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_address))),13);
            tracep->chgBit(oldp+1879,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2_auto_out_d_ready));
            tracep->chgBit(oldp+1880,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__err_auto_in_d_valid));
            tracep->chgBit(oldp+1881,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__err_auto_in_d_bits_corrupt));
            tracep->chgCData(oldp+1882,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__hints_auto_out_a_bits_opcode),3);
            tracep->chgCData(oldp+1883,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__hints_auto_out_a_bits_param),3);
            tracep->chgCData(oldp+1884,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_size),4);
            tracep->chgCData(oldp+1885,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__hints_auto_out_a_bits_source),7);
            tracep->chgIData(oldp+1886,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_address),32);
            tracep->chgCData(oldp+1887,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__hints_auto_out_a_bits_mask),8);
            tracep->chgQData(oldp+1888,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1_auto_out_a_bits_data),64);
            tracep->chgBit(oldp+1890,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_enq_ready));
            tracep->chgBit(oldp+1891,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_in_d_valid));
            tracep->chgCData(oldp+1892,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_in_d_bits_opcode),3);
            tracep->chgBit(oldp+1893,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_in_d_bits_denied));
            tracep->chgQData(oldp+1894,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_in_d_bits_data),64);
            tracep->chgBit(oldp+1896,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__atomics_auto_in_d_bits_corrupt));
            tracep->chgCData(oldp+1897,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1_auto_out_a_bits_mask),8);
            tracep->chgCData(oldp+1898,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__hints_auto_in_d_bits_opcode),3);
            tracep->chgCData(oldp+1899,((0x3fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_auto_in_d_bits_source) 
                                                  >> 1U))),6);
            tracep->chgBit(oldp+1900,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_valid));
            tracep->chgCData(oldp+1901,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode),3);
            tracep->chgCData(oldp+1902,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_param),2);
            tracep->chgCData(oldp+1903,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_size),4);
            tracep->chgCData(oldp+1904,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source),7);
            tracep->chgBit(oldp+1905,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_denied));
            tracep->chgBit(oldp+1906,(((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__muxStateEarly_0) 
                                         & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_in_d_bits_corrupt)) 
                                        | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__muxStateEarly_1) 
                                           & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1_auto_in_d_bits_corrupt))) 
                                       | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__muxStateEarly_2) 
                                          & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_2_auto_in_d_bits_corrupt)))));
            tracep->chgCData(oldp+1907,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__beatsLeft),5);
            tracep->chgBit(oldp+1908,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__beatsLeft))));
            tracep->chgCData(oldp+1909,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__readys_filter_lo),3);
            tracep->chgCData(oldp+1910,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__readys_mask),3);
            tracep->chgCData(oldp+1911,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__readys_filter_lo) 
                                         & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__readys_mask)))),3);
            tracep->chgCData(oldp+1912,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__readys_filter),6);
            tracep->chgCData(oldp+1913,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__readys_unready),6);
            tracep->chgCData(oldp+1914,((7U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT___readys_readys_T_2)))),3);
            tracep->chgBit(oldp+1915,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT___readys_readys_T_2)))));
            tracep->chgBit(oldp+1916,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__earlyWinner_0));
            tracep->chgBit(oldp+1917,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__state_0));
            tracep->chgBit(oldp+1918,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__muxStateEarly_0));
            tracep->chgBit(oldp+1919,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT___readys_readys_T_2) 
                                                >> 1U)))));
            tracep->chgBit(oldp+1920,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__earlyWinner_1));
            tracep->chgBit(oldp+1921,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__state_1));
            tracep->chgBit(oldp+1922,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__muxStateEarly_1));
            tracep->chgBit(oldp+1923,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT___readys_readys_T_2) 
                                                >> 2U)))));
            tracep->chgBit(oldp+1924,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__earlyWinner_2));
            tracep->chgBit(oldp+1925,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__state_2));
            tracep->chgBit(oldp+1926,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__muxStateEarly_2));
            tracep->chgCData(oldp+1927,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_in_d_bits_size),4);
            tracep->chgCData(oldp+1928,((7U & (~ (0x3ffffU 
                                                  & (((IData)(0x3fU) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_in_d_bits_size)) 
                                                     >> 3U))))),3);
            tracep->chgBit(oldp+1929,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__r_wins)
                                        ? 1U : 0U)));
            tracep->chgCData(oldp+1930,((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__r_wins)
                                           ? 1U : 0U)
                                          ? (7U & (~ 
                                                   (0x3ffffU 
                                                    & (((IData)(0x3fU) 
                                                        << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_in_d_bits_size)) 
                                                       >> 3U))))
                                          : 0U)),3);
            tracep->chgCData(oldp+1931,((0x1fU & (~ 
                                                  (0xfffffU 
                                                   & (((IData)(0xffU) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1_auto_in_d_bits_size)) 
                                                      >> 3U))))),5);
            tracep->chgBit(oldp+1932,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__r_wins)
                                        ? 1U : 0U)));
            tracep->chgCData(oldp+1933,((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__r_wins)
                                           ? 1U : 0U)
                                          ? (0x1fU 
                                             & (~ (0xfffffU 
                                                   & (((IData)(0xffU) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1_auto_in_d_bits_size)) 
                                                      >> 3U))))
                                          : 0U)),5);
            tracep->chgCData(oldp+1934,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__err_auto_in_d_bits_size),4);
            tracep->chgCData(oldp+1935,((7U & (~ (0x3ffffU 
                                                  & (((IData)(0x3fU) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__err_auto_in_d_bits_size)) 
                                                     >> 3U))))),3);
            tracep->chgBit(oldp+1936,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__err_auto_in_d_bits_opcode))));
            tracep->chgCData(oldp+1937,(((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__err_auto_in_d_bits_opcode))
                                          ? (7U & (~ 
                                                   (0x3ffffU 
                                                    & (((IData)(0x3fU) 
                                                        << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__err_auto_in_d_bits_size)) 
                                                       >> 3U))))
                                          : 0U)),3);
            tracep->chgBit(oldp+1938,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__latch));
            tracep->chgBit(oldp+1939,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__earlyWinner_0) 
                                       | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__earlyWinner_1))));
            tracep->chgCData(oldp+1940,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__earlyWinner_0)
                                          ? (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__r_wins)
                                               ? 1U
                                               : 0U)
                                              ? (7U 
                                                 & (~ 
                                                    (0x3ffffU 
                                                     & (((IData)(0x3fU) 
                                                         << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_in_d_bits_size)) 
                                                        >> 3U))))
                                              : 0U)
                                          : 0U)),3);
            tracep->chgCData(oldp+1941,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__earlyWinner_1)
                                          ? (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__r_wins)
                                               ? 1U
                                               : 0U)
                                              ? (0x1fU 
                                                 & (~ 
                                                    (0xfffffU 
                                                     & (((IData)(0xffU) 
                                                         << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1_auto_in_d_bits_size)) 
                                                        >> 3U))))
                                              : 0U)
                                          : 0U)),5);
            tracep->chgCData(oldp+1942,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__earlyWinner_2)
                                          ? ((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__err_auto_in_d_bits_opcode))
                                              ? (7U 
                                                 & (~ 
                                                    (0x3ffffU 
                                                     & (((IData)(0x3fU) 
                                                         << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__err_auto_in_d_bits_size)) 
                                                        >> 3U))))
                                              : 0U)
                                          : 0U)),3);
            tracep->chgCData(oldp+1943,((0x1fU & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__earlyWinner_0)
                                                     ? 
                                                    (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4__DOT__r_wins)
                                                       ? 1U
                                                       : 0U)
                                                      ? 
                                                     (7U 
                                                      & (~ 
                                                         (0x3ffffU 
                                                          & (((IData)(0x3fU) 
                                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_in_d_bits_size)) 
                                                             >> 3U))))
                                                      : 0U)
                                                     : 0U) 
                                                   | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__earlyWinner_1)
                                                       ? 
                                                      (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1__DOT__r_wins)
                                                         ? 1U
                                                         : 0U)
                                                        ? 
                                                       (~ 
                                                        (0xfffffU 
                                                         & (((IData)(0xffU) 
                                                             << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_1_auto_in_d_bits_size)) 
                                                            >> 3U)))
                                                        : 0U)
                                                       : 0U)) 
                                                  | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__earlyWinner_2)
                                                      ? 
                                                     ((1U 
                                                       & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__err_auto_in_d_bits_opcode))
                                                       ? 
                                                      (7U 
                                                       & (~ 
                                                          (0x3ffffU 
                                                           & (((IData)(0x3fU) 
                                                               << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__err_auto_in_d_bits_size)) 
                                                              >> 3U))))
                                                       : 0U)
                                                      : 0U)))),5);
            tracep->chgBit(oldp+1944,(((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__beatsLeft))
                                        ? (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT___T_15)
                                        : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT___sink_ACancel_earlyValid_T_6))));
            tracep->chgBit(oldp+1945,((1U & ((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__beatsLeft))
                                              ? (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT___readys_readys_T_2))
                                              : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__state_0)))));
            tracep->chgBit(oldp+1946,((1U & ((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__beatsLeft))
                                              ? (~ 
                                                 ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT___readys_readys_T_2) 
                                                  >> 1U))
                                              : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__state_1)))));
            tracep->chgBit(oldp+1947,((1U & ((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__beatsLeft))
                                              ? (~ 
                                                 ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT___readys_readys_T_2) 
                                                  >> 2U))
                                              : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__state_2)))));
            tracep->chgBit(oldp+1948,(((((((((0U == 
                                              (7U & 
                                               ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                                >> 4U))) 
                                             | (1U 
                                                == 
                                                (7U 
                                                 & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                                    >> 4U)))) 
                                            | (2U == 
                                               (7U 
                                                & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                                   >> 4U)))) 
                                           | (3U == 
                                              (7U & 
                                               ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                                >> 4U)))) 
                                          | (4U == 
                                             (7U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                               >> 4U)))) 
                                         | (5U == (7U 
                                                   & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                                      >> 4U)))) 
                                        | (6U == (7U 
                                                  & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                                     >> 4U)))) 
                                       | (7U == (7U 
                                                 & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                                    >> 4U))))));
            tracep->chgBit(oldp+1949,(((((((((0U == 
                                              (7U & 
                                               ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                                >> 3U))) 
                                             | (1U 
                                                == 
                                                (7U 
                                                 & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                                    >> 3U)))) 
                                            | (2U == 
                                               (7U 
                                                & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                                   >> 3U)))) 
                                           | (3U == 
                                              (7U & 
                                               ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                                >> 3U)))) 
                                          | (4U == 
                                             (7U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                               >> 3U)))) 
                                         | (5U == (7U 
                                                   & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                                      >> 3U)))) 
                                        | (6U == (7U 
                                                  & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                                     >> 3U)))) 
                                       | (7U == (7U 
                                                 & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                                    >> 3U))))));
            tracep->chgCData(oldp+1950,((0xffU & (~ 
                                                  (0x7fffffU 
                                                   & ((IData)(0xffU) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_size)))))),8);
            tracep->chgBit(oldp+1951,((0U == (0xffU 
                                              & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_address 
                                                 & (~ 
                                                    (0x7fffffU 
                                                     & ((IData)(0xffU) 
                                                        << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_size)))))))));
            tracep->chgBit(oldp+1952,((((0ULL == (0x180000000ULL 
                                                  & (QData)((IData)(
                                                                    (0x80000000U 
                                                                     ^ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_address))))) 
                                        | (0ULL == 
                                           (0x1c0000000ULL 
                                            & (QData)((IData)(
                                                              (0x40000000U 
                                                               ^ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_address)))))) 
                                       | (0ULL == (0x1fffff000ULL 
                                                   & (QData)((IData)(
                                                                     (0x1000U 
                                                                      ^ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_address))))))));
            tracep->chgBit(oldp+1953,((1U > (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_e_bits_sink))));
            tracep->chgCData(oldp+1954,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first_counter),5);
            tracep->chgCData(oldp+1955,((0x1fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first_counter) 
                                                  - (IData)(1U)))),5);
            tracep->chgBit(oldp+1956,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first_counter))));
            tracep->chgCData(oldp+1957,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__opcode),3);
            tracep->chgCData(oldp+1958,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__param),3);
            tracep->chgCData(oldp+1959,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__size),4);
            tracep->chgCData(oldp+1960,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__source),7);
            tracep->chgIData(oldp+1961,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__address),32);
            tracep->chgCData(oldp+1962,((0x1fU & (~ 
                                                  (0xfffffU 
                                                   & (((IData)(0xffU) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_size)) 
                                                      >> 3U))))),5);
            tracep->chgBit(oldp+1963,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode))));
            tracep->chgCData(oldp+1964,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter),5);
            tracep->chgCData(oldp+1965,((0x1fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter) 
                                                  - (IData)(1U)))),5);
            tracep->chgBit(oldp+1966,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter))));
            tracep->chgCData(oldp+1967,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__opcode_1),3);
            tracep->chgCData(oldp+1968,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__param_1),2);
            tracep->chgCData(oldp+1969,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__size_1),4);
            tracep->chgCData(oldp+1970,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__source_1),7);
            tracep->chgBit(oldp+1971,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__denied));
            tracep->chgCData(oldp+1972,((0x1fU & (~ 
                                                  (0xfffffU 
                                                   & (((IData)(0xffU) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_size)) 
                                                      >> 3U))))),5);
            tracep->chgBit(oldp+1973,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_opcode))));
            tracep->chgCData(oldp+1974,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_counter),5);
            tracep->chgCData(oldp+1975,((0x1fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_counter) 
                                                  - (IData)(1U)))),5);
            tracep->chgBit(oldp+1976,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_counter))));
            tracep->chgCData(oldp+1977,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__opcode_3),3);
            tracep->chgCData(oldp+1978,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__param_3),3);
            tracep->chgCData(oldp+1979,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__size_3),4);
            tracep->chgCData(oldp+1980,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__source_3),7);
            tracep->chgIData(oldp+1981,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__address_2),32);
            tracep->chgWData(oldp+1982,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight),128);
            tracep->chgWData(oldp+1986,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_opcodes),512);
            tracep->chgWData(oldp+2002,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_sizes),1024);
            tracep->chgCData(oldp+2034,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first_counter_1),5);
            tracep->chgCData(oldp+2035,((0x1fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first_counter_1) 
                                                  - (IData)(1U)))),5);
            tracep->chgBit(oldp+2036,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first_counter_1))));
            tracep->chgCData(oldp+2037,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1),5);
            tracep->chgCData(oldp+2038,((0x1fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1) 
                                                  - (IData)(1U)))),5);
            tracep->chgBit(oldp+2039,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))));
            __Vtemp8233[0U] = 1U;
            __Vtemp8233[1U] = 0U;
            __Vtemp8233[2U] = 0U;
            __Vtemp8233[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp8234, __Vtemp8233, (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source));
            if ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_valid) 
                  & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                 & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))) {
                __Vtemp8237[0U] = __Vtemp8234[0U];
                __Vtemp8237[1U] = __Vtemp8234[1U];
                __Vtemp8237[2U] = __Vtemp8234[2U];
                __Vtemp8237[3U] = __Vtemp8234[3U];
            } else {
                __Vtemp8237[0U] = 0U;
                __Vtemp8237[1U] = 0U;
                __Vtemp8237[2U] = 0U;
                __Vtemp8237[3U] = 0U;
            }
            tracep->chgWData(oldp+2040,(__Vtemp8237),128);
            __Vtemp8238[0U] = 1U;
            __Vtemp8238[1U] = 0U;
            __Vtemp8238[2U] = 0U;
            __Vtemp8238[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp8239, __Vtemp8238, (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source));
            if ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                  & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                 & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))) {
                __Vtemp8242[0U] = __Vtemp8239[0U];
                __Vtemp8242[1U] = __Vtemp8239[1U];
                __Vtemp8242[2U] = __Vtemp8239[2U];
                __Vtemp8242[3U] = __Vtemp8239[3U];
            } else {
                __Vtemp8242[0U] = 0U;
                __Vtemp8242[1U] = 0U;
                __Vtemp8242[2U] = 0U;
                __Vtemp8242[3U] = 0U;
            }
            tracep->chgWData(oldp+2044,(__Vtemp8242),128);
            __Vtemp8245[0U] = (__Vconst141[0U] & ((
                                                   (__Vconst142[1U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[1U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[0U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[0U]) 
                                                     >> 1U)));
            __Vtemp8245[1U] = (__Vconst141[1U] & ((
                                                   (__Vconst142[2U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[2U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[1U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[1U]) 
                                                     >> 1U)));
            __Vtemp8245[2U] = (__Vconst141[2U] & ((
                                                   (__Vconst142[3U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[3U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[2U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[2U]) 
                                                     >> 1U)));
            __Vtemp8245[3U] = (__Vconst141[3U] & ((
                                                   (__Vconst142[4U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[4U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[3U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[3U]) 
                                                     >> 1U)));
            __Vtemp8245[4U] = (__Vconst141[4U] & ((
                                                   (__Vconst142[5U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[5U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[4U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[4U]) 
                                                     >> 1U)));
            __Vtemp8245[5U] = (__Vconst141[5U] & ((
                                                   (__Vconst142[6U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[6U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[5U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[5U]) 
                                                     >> 1U)));
            __Vtemp8245[6U] = (__Vconst141[6U] & ((
                                                   (__Vconst142[7U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[7U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[6U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[6U]) 
                                                     >> 1U)));
            __Vtemp8245[7U] = (__Vconst141[7U] & ((
                                                   (__Vconst142[8U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[8U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[7U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[7U]) 
                                                     >> 1U)));
            __Vtemp8245[8U] = (__Vconst141[8U] & ((
                                                   (__Vconst142[9U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[9U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[8U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[8U]) 
                                                     >> 1U)));
            __Vtemp8245[9U] = (__Vconst141[9U] & ((
                                                   (__Vconst142[0xaU] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[0xaU]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst142[9U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[9U]) 
                                                     >> 1U)));
            __Vtemp8245[0xaU] = (__Vconst141[0xaU] 
                                 & (((__Vconst142[0xbU] 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[0xbU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xaU] 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[0xaU]) 
                                                  >> 1U)));
            __Vtemp8245[0xbU] = (__Vconst141[0xbU] 
                                 & (((__Vconst142[0xcU] 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[0xcU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xbU] 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[0xbU]) 
                                                  >> 1U)));
            __Vtemp8245[0xcU] = (__Vconst141[0xcU] 
                                 & (((__Vconst142[0xdU] 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[0xdU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xcU] 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[0xcU]) 
                                                  >> 1U)));
            __Vtemp8245[0xdU] = (__Vconst141[0xdU] 
                                 & (((__Vconst142[0xeU] 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[0xeU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xdU] 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[0xdU]) 
                                                  >> 1U)));
            __Vtemp8245[0xeU] = (__Vconst141[0xeU] 
                                 & (((__Vconst142[0xfU] 
                                      & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[0xfU]) 
                                     << 0x1fU) | ((
                                                   __Vconst142[0xeU] 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[0xeU]) 
                                                  >> 1U)));
            __Vtemp8245[0xfU] = (__Vconst141[0xfU] 
                                 & ((__Vconst142[0xfU] 
                                     & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[0xfU]) 
                                    >> 1U));
            VL_EXTEND_WW(512,511, __Vtemp8246, __Vtemp8245);
            tracep->chgCData(oldp+2048,((0xfU & __Vtemp8246[0U])),4);
            VL_SHIFTR_WWI(1024,1024,10, __Vtemp8247, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_sizes, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                           << 3U));
            __Vtemp8250[0U] = (__Vconst2271[0U] & (
                                                   ((__Vconst2272[1U] 
                                                     & __Vtemp8247[1U]) 
                                                    << 0x1fU) 
                                                   | ((__Vconst2272[0U] 
                                                       & __Vtemp8247[0U]) 
                                                      >> 1U)));
            __Vtemp8250[1U] = (__Vconst2271[1U] & (
                                                   ((__Vconst2272[2U] 
                                                     & __Vtemp8247[2U]) 
                                                    << 0x1fU) 
                                                   | ((__Vconst2272[1U] 
                                                       & __Vtemp8247[1U]) 
                                                      >> 1U)));
            __Vtemp8250[2U] = (__Vconst2271[2U] & (
                                                   ((__Vconst2272[3U] 
                                                     & __Vtemp8247[3U]) 
                                                    << 0x1fU) 
                                                   | ((__Vconst2272[2U] 
                                                       & __Vtemp8247[2U]) 
                                                      >> 1U)));
            __Vtemp8250[3U] = (__Vconst2271[3U] & (
                                                   ((__Vconst2272[4U] 
                                                     & __Vtemp8247[4U]) 
                                                    << 0x1fU) 
                                                   | ((__Vconst2272[3U] 
                                                       & __Vtemp8247[3U]) 
                                                      >> 1U)));
            __Vtemp8250[4U] = (__Vconst2271[4U] & (
                                                   ((__Vconst2272[5U] 
                                                     & __Vtemp8247[5U]) 
                                                    << 0x1fU) 
                                                   | ((__Vconst2272[4U] 
                                                       & __Vtemp8247[4U]) 
                                                      >> 1U)));
            __Vtemp8250[5U] = (__Vconst2271[5U] & (
                                                   ((__Vconst2272[6U] 
                                                     & __Vtemp8247[6U]) 
                                                    << 0x1fU) 
                                                   | ((__Vconst2272[5U] 
                                                       & __Vtemp8247[5U]) 
                                                      >> 1U)));
            __Vtemp8250[6U] = (__Vconst2271[6U] & (
                                                   ((__Vconst2272[7U] 
                                                     & __Vtemp8247[7U]) 
                                                    << 0x1fU) 
                                                   | ((__Vconst2272[6U] 
                                                       & __Vtemp8247[6U]) 
                                                      >> 1U)));
            __Vtemp8250[7U] = (__Vconst2271[7U] & (
                                                   ((__Vconst2272[8U] 
                                                     & __Vtemp8247[8U]) 
                                                    << 0x1fU) 
                                                   | ((__Vconst2272[7U] 
                                                       & __Vtemp8247[7U]) 
                                                      >> 1U)));
            __Vtemp8250[8U] = (__Vconst2271[8U] & (
                                                   ((__Vconst2272[9U] 
                                                     & __Vtemp8247[9U]) 
                                                    << 0x1fU) 
                                                   | ((__Vconst2272[8U] 
                                                       & __Vtemp8247[8U]) 
                                                      >> 1U)));
            __Vtemp8250[9U] = (__Vconst2271[9U] & (
                                                   ((__Vconst2272[0xaU] 
                                                     & __Vtemp8247[0xaU]) 
                                                    << 0x1fU) 
                                                   | ((__Vconst2272[9U] 
                                                       & __Vtemp8247[9U]) 
                                                      >> 1U)));
            __Vtemp8250[0xaU] = (__Vconst2271[0xaU] 
                                 & (((__Vconst2272[0xbU] 
                                      & __Vtemp8247[0xbU]) 
                                     << 0x1fU) | ((
                                                   __Vconst2272[0xaU] 
                                                   & __Vtemp8247[0xaU]) 
                                                  >> 1U)));
            __Vtemp8250[0xbU] = (__Vconst2271[0xbU] 
                                 & (((__Vconst2272[0xcU] 
                                      & __Vtemp8247[0xcU]) 
                                     << 0x1fU) | ((
                                                   __Vconst2272[0xbU] 
                                                   & __Vtemp8247[0xbU]) 
                                                  >> 1U)));
            __Vtemp8250[0xcU] = (__Vconst2271[0xcU] 
                                 & (((__Vconst2272[0xdU] 
                                      & __Vtemp8247[0xdU]) 
                                     << 0x1fU) | ((
                                                   __Vconst2272[0xcU] 
                                                   & __Vtemp8247[0xcU]) 
                                                  >> 1U)));
            __Vtemp8250[0xdU] = (__Vconst2271[0xdU] 
                                 & (((__Vconst2272[0xeU] 
                                      & __Vtemp8247[0xeU]) 
                                     << 0x1fU) | ((
                                                   __Vconst2272[0xdU] 
                                                   & __Vtemp8247[0xdU]) 
                                                  >> 1U)));
            __Vtemp8250[0xeU] = (__Vconst2271[0xeU] 
                                 & (((__Vconst2272[0xfU] 
                                      & __Vtemp8247[0xfU]) 
                                     << 0x1fU) | ((
                                                   __Vconst2272[0xeU] 
                                                   & __Vtemp8247[0xeU]) 
                                                  >> 1U)));
            __Vtemp8250[0xfU] = (__Vconst2271[0xfU] 
                                 & (((__Vconst2272[0x10U] 
                                      & __Vtemp8247[0x10U]) 
                                     << 0x1fU) | ((
                                                   __Vconst2272[0xfU] 
                                                   & __Vtemp8247[0xfU]) 
                                                  >> 1U)));
            __Vtemp8250[0x10U] = (__Vconst2271[0x10U] 
                                  & (((__Vconst2272[0x11U] 
                                       & __Vtemp8247[0x11U]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x10U] 
                                                    & __Vtemp8247[0x10U]) 
                                                   >> 1U)));
            __Vtemp8250[0x11U] = (__Vconst2271[0x11U] 
                                  & (((__Vconst2272[0x12U] 
                                       & __Vtemp8247[0x12U]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x11U] 
                                                    & __Vtemp8247[0x11U]) 
                                                   >> 1U)));
            __Vtemp8250[0x12U] = (__Vconst2271[0x12U] 
                                  & (((__Vconst2272[0x13U] 
                                       & __Vtemp8247[0x13U]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x12U] 
                                                    & __Vtemp8247[0x12U]) 
                                                   >> 1U)));
            __Vtemp8250[0x13U] = (__Vconst2271[0x13U] 
                                  & (((__Vconst2272[0x14U] 
                                       & __Vtemp8247[0x14U]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x13U] 
                                                    & __Vtemp8247[0x13U]) 
                                                   >> 1U)));
            __Vtemp8250[0x14U] = (__Vconst2271[0x14U] 
                                  & (((__Vconst2272[0x15U] 
                                       & __Vtemp8247[0x15U]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x14U] 
                                                    & __Vtemp8247[0x14U]) 
                                                   >> 1U)));
            __Vtemp8250[0x15U] = (__Vconst2271[0x15U] 
                                  & (((__Vconst2272[0x16U] 
                                       & __Vtemp8247[0x16U]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x15U] 
                                                    & __Vtemp8247[0x15U]) 
                                                   >> 1U)));
            __Vtemp8250[0x16U] = (__Vconst2271[0x16U] 
                                  & (((__Vconst2272[0x17U] 
                                       & __Vtemp8247[0x17U]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x16U] 
                                                    & __Vtemp8247[0x16U]) 
                                                   >> 1U)));
            __Vtemp8250[0x17U] = (__Vconst2271[0x17U] 
                                  & (((__Vconst2272[0x18U] 
                                       & __Vtemp8247[0x18U]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x17U] 
                                                    & __Vtemp8247[0x17U]) 
                                                   >> 1U)));
            __Vtemp8250[0x18U] = (__Vconst2271[0x18U] 
                                  & (((__Vconst2272[0x19U] 
                                       & __Vtemp8247[0x19U]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x18U] 
                                                    & __Vtemp8247[0x18U]) 
                                                   >> 1U)));
            __Vtemp8250[0x19U] = (__Vconst2271[0x19U] 
                                  & (((__Vconst2272[0x1aU] 
                                       & __Vtemp8247[0x1aU]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x19U] 
                                                    & __Vtemp8247[0x19U]) 
                                                   >> 1U)));
            __Vtemp8250[0x1aU] = (__Vconst2271[0x1aU] 
                                  & (((__Vconst2272[0x1bU] 
                                       & __Vtemp8247[0x1bU]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x1aU] 
                                                    & __Vtemp8247[0x1aU]) 
                                                   >> 1U)));
            __Vtemp8250[0x1bU] = (__Vconst2271[0x1bU] 
                                  & (((__Vconst2272[0x1cU] 
                                       & __Vtemp8247[0x1cU]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x1bU] 
                                                    & __Vtemp8247[0x1bU]) 
                                                   >> 1U)));
            __Vtemp8250[0x1cU] = (__Vconst2271[0x1cU] 
                                  & (((__Vconst2272[0x1dU] 
                                       & __Vtemp8247[0x1dU]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x1cU] 
                                                    & __Vtemp8247[0x1cU]) 
                                                   >> 1U)));
            __Vtemp8250[0x1dU] = (__Vconst2271[0x1dU] 
                                  & (((__Vconst2272[0x1eU] 
                                       & __Vtemp8247[0x1eU]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x1dU] 
                                                    & __Vtemp8247[0x1dU]) 
                                                   >> 1U)));
            __Vtemp8250[0x1eU] = (__Vconst2271[0x1eU] 
                                  & (((__Vconst2272[0x1fU] 
                                       & __Vtemp8247[0x1fU]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x1eU] 
                                                    & __Vtemp8247[0x1eU]) 
                                                   >> 1U)));
            __Vtemp8250[0x1fU] = (__Vconst2271[0x1fU] 
                                  & ((__Vconst2272[0x1fU] 
                                      & __Vtemp8247[0x1fU]) 
                                     >> 1U));
            VL_EXTEND_WW(1024,1023, __Vtemp8251, __Vtemp8250);
            tracep->chgCData(oldp+2049,((0xffU & __Vtemp8251[0U])),8);
            VL_SHIFTL_WWI(1039,1039,10, __Vtemp8252, __Vconst536, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                           << 2U));
            __Vtemp8256[0U] = (__Vconst535[0U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8252[0U]
                                                   : 
                                                  __Vconst538[0U]));
            __Vtemp8256[1U] = (__Vconst535[1U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8252[1U]
                                                   : 
                                                  __Vconst538[1U]));
            __Vtemp8256[2U] = (__Vconst535[2U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8252[2U]
                                                   : 
                                                  __Vconst538[2U]));
            __Vtemp8256[3U] = (__Vconst535[3U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8252[3U]
                                                   : 
                                                  __Vconst538[3U]));
            __Vtemp8256[4U] = (__Vconst535[4U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8252[4U]
                                                   : 
                                                  __Vconst538[4U]));
            __Vtemp8256[5U] = (__Vconst535[5U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8252[5U]
                                                   : 
                                                  __Vconst538[5U]));
            __Vtemp8256[6U] = (__Vconst535[6U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8252[6U]
                                                   : 
                                                  __Vconst538[6U]));
            __Vtemp8256[7U] = (__Vconst535[7U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8252[7U]
                                                   : 
                                                  __Vconst538[7U]));
            __Vtemp8256[8U] = (__Vconst535[8U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8252[8U]
                                                   : 
                                                  __Vconst538[8U]));
            __Vtemp8256[9U] = (__Vconst535[9U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8252[9U]
                                                   : 
                                                  __Vconst538[9U]));
            __Vtemp8256[0xaU] = (__Vconst535[0xaU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                     & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8252[0xaU]
                                     : __Vconst538[0xaU]));
            __Vtemp8256[0xbU] = (__Vconst535[0xbU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                     & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8252[0xbU]
                                     : __Vconst538[0xbU]));
            __Vtemp8256[0xcU] = (__Vconst535[0xcU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                     & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8252[0xcU]
                                     : __Vconst538[0xcU]));
            __Vtemp8256[0xdU] = (__Vconst535[0xdU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                     & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8252[0xdU]
                                     : __Vconst538[0xdU]));
            __Vtemp8256[0xeU] = (__Vconst535[0xeU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                     & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8252[0xeU]
                                     : __Vconst538[0xeU]));
            __Vtemp8256[0xfU] = (__Vconst535[0xfU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                     & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8252[0xfU]
                                     : __Vconst538[0xfU]));
            tracep->chgWData(oldp+2050,(__Vtemp8256),512);
            VL_SHIFTL_WWI(1039,1039,10, __Vtemp8257, __Vconst834, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                           << 3U));
            __Vtemp8261[0U] = (__Vconst535[0U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8257[0U]
                                                   : 
                                                  __Vconst538[0U]));
            __Vtemp8261[1U] = (__Vconst535[1U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8257[1U]
                                                   : 
                                                  __Vconst538[1U]));
            __Vtemp8261[2U] = (__Vconst535[2U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8257[2U]
                                                   : 
                                                  __Vconst538[2U]));
            __Vtemp8261[3U] = (__Vconst535[3U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8257[3U]
                                                   : 
                                                  __Vconst538[3U]));
            __Vtemp8261[4U] = (__Vconst535[4U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8257[4U]
                                                   : 
                                                  __Vconst538[4U]));
            __Vtemp8261[5U] = (__Vconst535[5U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8257[5U]
                                                   : 
                                                  __Vconst538[5U]));
            __Vtemp8261[6U] = (__Vconst535[6U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8257[6U]
                                                   : 
                                                  __Vconst538[6U]));
            __Vtemp8261[7U] = (__Vconst535[7U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8257[7U]
                                                   : 
                                                  __Vconst538[7U]));
            __Vtemp8261[8U] = (__Vconst535[8U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8257[8U]
                                                   : 
                                                  __Vconst538[8U]));
            __Vtemp8261[9U] = (__Vconst535[9U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8257[9U]
                                                   : 
                                                  __Vconst538[9U]));
            __Vtemp8261[0xaU] = (__Vconst535[0xaU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                     & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8257[0xaU]
                                     : __Vconst538[0xaU]));
            __Vtemp8261[0xbU] = (__Vconst535[0xbU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                     & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8257[0xbU]
                                     : __Vconst538[0xbU]));
            __Vtemp8261[0xcU] = (__Vconst535[0xcU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                     & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8257[0xcU]
                                     : __Vconst538[0xcU]));
            __Vtemp8261[0xdU] = (__Vconst535[0xdU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                     & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8257[0xdU]
                                     : __Vconst538[0xdU]));
            __Vtemp8261[0xeU] = (__Vconst535[0xeU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                     & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8257[0xeU]
                                     : __Vconst538[0xeU]));
            __Vtemp8261[0xfU] = (__Vconst535[0xfU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                     & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8257[0xfU]
                                     : __Vconst538[0xfU]));
            __Vtemp8261[0x10U] = (__Vconst535[0x10U] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                      & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8257[0x10U]
                                      : __Vconst538[0x10U]));
            __Vtemp8261[0x11U] = (__Vconst535[0x11U] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                      & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8257[0x11U]
                                      : __Vconst538[0x11U]));
            __Vtemp8261[0x12U] = (__Vconst535[0x12U] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                      & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8257[0x12U]
                                      : __Vconst538[0x12U]));
            __Vtemp8261[0x13U] = (__Vconst535[0x13U] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                      & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8257[0x13U]
                                      : __Vconst538[0x13U]));
            __Vtemp8261[0x14U] = (__Vconst535[0x14U] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                      & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8257[0x14U]
                                      : __Vconst538[0x14U]));
            __Vtemp8261[0x15U] = (__Vconst535[0x15U] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                      & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8257[0x15U]
                                      : __Vconst538[0x15U]));
            __Vtemp8261[0x16U] = (__Vconst535[0x16U] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                      & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8257[0x16U]
                                      : __Vconst538[0x16U]));
            __Vtemp8261[0x17U] = (__Vconst535[0x17U] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                      & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8257[0x17U]
                                      : __Vconst538[0x17U]));
            __Vtemp8261[0x18U] = (__Vconst535[0x18U] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                      & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8257[0x18U]
                                      : __Vconst538[0x18U]));
            __Vtemp8261[0x19U] = (__Vconst535[0x19U] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                      & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8257[0x19U]
                                      : __Vconst538[0x19U]));
            __Vtemp8261[0x1aU] = (__Vconst535[0x1aU] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                      & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8257[0x1aU]
                                      : __Vconst538[0x1aU]));
            __Vtemp8261[0x1bU] = (__Vconst535[0x1bU] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                      & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8257[0x1bU]
                                      : __Vconst538[0x1bU]));
            __Vtemp8261[0x1cU] = (__Vconst535[0x1cU] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                      & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8257[0x1cU]
                                      : __Vconst538[0x1cU]));
            __Vtemp8261[0x1dU] = (__Vconst535[0x1dU] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                      & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8257[0x1dU]
                                      : __Vconst538[0x1dU]));
            __Vtemp8261[0x1eU] = (__Vconst535[0x1eU] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                      & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8257[0x1eU]
                                      : __Vconst538[0x1eU]));
            __Vtemp8261[0x1fU] = (__Vconst535[0x1fU] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))) 
                                      & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8257[0x1fU]
                                      : __Vconst538[0x1fU]));
            tracep->chgWData(oldp+2066,(__Vtemp8261),1024);
            tracep->chgIData(oldp+2098,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__watchdog),32);
            tracep->chgWData(oldp+2099,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_1),128);
            tracep->chgWData(oldp+2103,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_sizes_1),1024);
            tracep->chgCData(oldp+2135,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_counter_1),5);
            tracep->chgCData(oldp+2136,((0x1fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_counter_1) 
                                                  - (IData)(1U)))),5);
            tracep->chgBit(oldp+2137,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_counter_1))));
            tracep->chgCData(oldp+2138,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2),5);
            tracep->chgCData(oldp+2139,((0x1fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2) 
                                                  - (IData)(1U)))),5);
            tracep->chgBit(oldp+2140,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))));
            __Vtemp8262[0U] = 1U;
            __Vtemp8262[1U] = 0U;
            __Vtemp8262[2U] = 0U;
            __Vtemp8262[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp8263, __Vtemp8262, (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source));
            if ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_valid) 
                  & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                 & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))) {
                __Vtemp8266[0U] = __Vtemp8263[0U];
                __Vtemp8266[1U] = __Vtemp8263[1U];
                __Vtemp8266[2U] = __Vtemp8263[2U];
                __Vtemp8266[3U] = __Vtemp8263[3U];
            } else {
                __Vtemp8266[0U] = 0U;
                __Vtemp8266[1U] = 0U;
                __Vtemp8266[2U] = 0U;
                __Vtemp8266[3U] = 0U;
            }
            tracep->chgWData(oldp+2141,(__Vtemp8266),128);
            __Vtemp8267[0U] = 1U;
            __Vtemp8267[1U] = 0U;
            __Vtemp8267[2U] = 0U;
            __Vtemp8267[3U] = 0U;
            VL_SHIFTL_WWI(128,128,7, __Vtemp8268, __Vtemp8267, (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source));
            if ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                  & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                 & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))) {
                __Vtemp8271[0U] = __Vtemp8268[0U];
                __Vtemp8271[1U] = __Vtemp8268[1U];
                __Vtemp8271[2U] = __Vtemp8268[2U];
                __Vtemp8271[3U] = __Vtemp8268[3U];
            } else {
                __Vtemp8271[0U] = 0U;
                __Vtemp8271[1U] = 0U;
                __Vtemp8271[2U] = 0U;
                __Vtemp8271[3U] = 0U;
            }
            tracep->chgWData(oldp+2145,(__Vtemp8271),128);
            VL_SHIFTR_WWI(1024,1024,10, __Vtemp8272, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_sizes_1, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                           << 3U));
            __Vtemp8275[0U] = (__Vconst2271[0U] & (
                                                   ((__Vconst2272[1U] 
                                                     & __Vtemp8272[1U]) 
                                                    << 0x1fU) 
                                                   | ((__Vconst2272[0U] 
                                                       & __Vtemp8272[0U]) 
                                                      >> 1U)));
            __Vtemp8275[1U] = (__Vconst2271[1U] & (
                                                   ((__Vconst2272[2U] 
                                                     & __Vtemp8272[2U]) 
                                                    << 0x1fU) 
                                                   | ((__Vconst2272[1U] 
                                                       & __Vtemp8272[1U]) 
                                                      >> 1U)));
            __Vtemp8275[2U] = (__Vconst2271[2U] & (
                                                   ((__Vconst2272[3U] 
                                                     & __Vtemp8272[3U]) 
                                                    << 0x1fU) 
                                                   | ((__Vconst2272[2U] 
                                                       & __Vtemp8272[2U]) 
                                                      >> 1U)));
            __Vtemp8275[3U] = (__Vconst2271[3U] & (
                                                   ((__Vconst2272[4U] 
                                                     & __Vtemp8272[4U]) 
                                                    << 0x1fU) 
                                                   | ((__Vconst2272[3U] 
                                                       & __Vtemp8272[3U]) 
                                                      >> 1U)));
            __Vtemp8275[4U] = (__Vconst2271[4U] & (
                                                   ((__Vconst2272[5U] 
                                                     & __Vtemp8272[5U]) 
                                                    << 0x1fU) 
                                                   | ((__Vconst2272[4U] 
                                                       & __Vtemp8272[4U]) 
                                                      >> 1U)));
            __Vtemp8275[5U] = (__Vconst2271[5U] & (
                                                   ((__Vconst2272[6U] 
                                                     & __Vtemp8272[6U]) 
                                                    << 0x1fU) 
                                                   | ((__Vconst2272[5U] 
                                                       & __Vtemp8272[5U]) 
                                                      >> 1U)));
            __Vtemp8275[6U] = (__Vconst2271[6U] & (
                                                   ((__Vconst2272[7U] 
                                                     & __Vtemp8272[7U]) 
                                                    << 0x1fU) 
                                                   | ((__Vconst2272[6U] 
                                                       & __Vtemp8272[6U]) 
                                                      >> 1U)));
            __Vtemp8275[7U] = (__Vconst2271[7U] & (
                                                   ((__Vconst2272[8U] 
                                                     & __Vtemp8272[8U]) 
                                                    << 0x1fU) 
                                                   | ((__Vconst2272[7U] 
                                                       & __Vtemp8272[7U]) 
                                                      >> 1U)));
            __Vtemp8275[8U] = (__Vconst2271[8U] & (
                                                   ((__Vconst2272[9U] 
                                                     & __Vtemp8272[9U]) 
                                                    << 0x1fU) 
                                                   | ((__Vconst2272[8U] 
                                                       & __Vtemp8272[8U]) 
                                                      >> 1U)));
            __Vtemp8275[9U] = (__Vconst2271[9U] & (
                                                   ((__Vconst2272[0xaU] 
                                                     & __Vtemp8272[0xaU]) 
                                                    << 0x1fU) 
                                                   | ((__Vconst2272[9U] 
                                                       & __Vtemp8272[9U]) 
                                                      >> 1U)));
            __Vtemp8275[0xaU] = (__Vconst2271[0xaU] 
                                 & (((__Vconst2272[0xbU] 
                                      & __Vtemp8272[0xbU]) 
                                     << 0x1fU) | ((
                                                   __Vconst2272[0xaU] 
                                                   & __Vtemp8272[0xaU]) 
                                                  >> 1U)));
            __Vtemp8275[0xbU] = (__Vconst2271[0xbU] 
                                 & (((__Vconst2272[0xcU] 
                                      & __Vtemp8272[0xcU]) 
                                     << 0x1fU) | ((
                                                   __Vconst2272[0xbU] 
                                                   & __Vtemp8272[0xbU]) 
                                                  >> 1U)));
            __Vtemp8275[0xcU] = (__Vconst2271[0xcU] 
                                 & (((__Vconst2272[0xdU] 
                                      & __Vtemp8272[0xdU]) 
                                     << 0x1fU) | ((
                                                   __Vconst2272[0xcU] 
                                                   & __Vtemp8272[0xcU]) 
                                                  >> 1U)));
            __Vtemp8275[0xdU] = (__Vconst2271[0xdU] 
                                 & (((__Vconst2272[0xeU] 
                                      & __Vtemp8272[0xeU]) 
                                     << 0x1fU) | ((
                                                   __Vconst2272[0xdU] 
                                                   & __Vtemp8272[0xdU]) 
                                                  >> 1U)));
            __Vtemp8275[0xeU] = (__Vconst2271[0xeU] 
                                 & (((__Vconst2272[0xfU] 
                                      & __Vtemp8272[0xfU]) 
                                     << 0x1fU) | ((
                                                   __Vconst2272[0xeU] 
                                                   & __Vtemp8272[0xeU]) 
                                                  >> 1U)));
            __Vtemp8275[0xfU] = (__Vconst2271[0xfU] 
                                 & (((__Vconst2272[0x10U] 
                                      & __Vtemp8272[0x10U]) 
                                     << 0x1fU) | ((
                                                   __Vconst2272[0xfU] 
                                                   & __Vtemp8272[0xfU]) 
                                                  >> 1U)));
            __Vtemp8275[0x10U] = (__Vconst2271[0x10U] 
                                  & (((__Vconst2272[0x11U] 
                                       & __Vtemp8272[0x11U]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x10U] 
                                                    & __Vtemp8272[0x10U]) 
                                                   >> 1U)));
            __Vtemp8275[0x11U] = (__Vconst2271[0x11U] 
                                  & (((__Vconst2272[0x12U] 
                                       & __Vtemp8272[0x12U]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x11U] 
                                                    & __Vtemp8272[0x11U]) 
                                                   >> 1U)));
            __Vtemp8275[0x12U] = (__Vconst2271[0x12U] 
                                  & (((__Vconst2272[0x13U] 
                                       & __Vtemp8272[0x13U]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x12U] 
                                                    & __Vtemp8272[0x12U]) 
                                                   >> 1U)));
            __Vtemp8275[0x13U] = (__Vconst2271[0x13U] 
                                  & (((__Vconst2272[0x14U] 
                                       & __Vtemp8272[0x14U]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x13U] 
                                                    & __Vtemp8272[0x13U]) 
                                                   >> 1U)));
            __Vtemp8275[0x14U] = (__Vconst2271[0x14U] 
                                  & (((__Vconst2272[0x15U] 
                                       & __Vtemp8272[0x15U]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x14U] 
                                                    & __Vtemp8272[0x14U]) 
                                                   >> 1U)));
            __Vtemp8275[0x15U] = (__Vconst2271[0x15U] 
                                  & (((__Vconst2272[0x16U] 
                                       & __Vtemp8272[0x16U]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x15U] 
                                                    & __Vtemp8272[0x15U]) 
                                                   >> 1U)));
            __Vtemp8275[0x16U] = (__Vconst2271[0x16U] 
                                  & (((__Vconst2272[0x17U] 
                                       & __Vtemp8272[0x17U]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x16U] 
                                                    & __Vtemp8272[0x16U]) 
                                                   >> 1U)));
            __Vtemp8275[0x17U] = (__Vconst2271[0x17U] 
                                  & (((__Vconst2272[0x18U] 
                                       & __Vtemp8272[0x18U]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x17U] 
                                                    & __Vtemp8272[0x17U]) 
                                                   >> 1U)));
            __Vtemp8275[0x18U] = (__Vconst2271[0x18U] 
                                  & (((__Vconst2272[0x19U] 
                                       & __Vtemp8272[0x19U]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x18U] 
                                                    & __Vtemp8272[0x18U]) 
                                                   >> 1U)));
            __Vtemp8275[0x19U] = (__Vconst2271[0x19U] 
                                  & (((__Vconst2272[0x1aU] 
                                       & __Vtemp8272[0x1aU]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x19U] 
                                                    & __Vtemp8272[0x19U]) 
                                                   >> 1U)));
            __Vtemp8275[0x1aU] = (__Vconst2271[0x1aU] 
                                  & (((__Vconst2272[0x1bU] 
                                       & __Vtemp8272[0x1bU]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x1aU] 
                                                    & __Vtemp8272[0x1aU]) 
                                                   >> 1U)));
            __Vtemp8275[0x1bU] = (__Vconst2271[0x1bU] 
                                  & (((__Vconst2272[0x1cU] 
                                       & __Vtemp8272[0x1cU]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x1bU] 
                                                    & __Vtemp8272[0x1bU]) 
                                                   >> 1U)));
            __Vtemp8275[0x1cU] = (__Vconst2271[0x1cU] 
                                  & (((__Vconst2272[0x1dU] 
                                       & __Vtemp8272[0x1dU]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x1cU] 
                                                    & __Vtemp8272[0x1cU]) 
                                                   >> 1U)));
            __Vtemp8275[0x1dU] = (__Vconst2271[0x1dU] 
                                  & (((__Vconst2272[0x1eU] 
                                       & __Vtemp8272[0x1eU]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x1dU] 
                                                    & __Vtemp8272[0x1dU]) 
                                                   >> 1U)));
            __Vtemp8275[0x1eU] = (__Vconst2271[0x1eU] 
                                  & (((__Vconst2272[0x1fU] 
                                       & __Vtemp8272[0x1fU]) 
                                      << 0x1fU) | (
                                                   (__Vconst2272[0x1eU] 
                                                    & __Vtemp8272[0x1eU]) 
                                                   >> 1U)));
            __Vtemp8275[0x1fU] = (__Vconst2271[0x1fU] 
                                  & ((__Vconst2272[0x1fU] 
                                      & __Vtemp8272[0x1fU]) 
                                     >> 1U));
            VL_EXTEND_WW(1024,1023, __Vtemp8276, __Vtemp8275);
            tracep->chgCData(oldp+2149,((0xffU & __Vtemp8276[0U])),8);
            VL_SHIFTL_WWI(1039,1039,10, __Vtemp8277, __Vconst834, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                           << 3U));
            __Vtemp8281[0U] = (__Vconst535[0U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8277[0U]
                                                   : 
                                                  __Vconst538[0U]));
            __Vtemp8281[1U] = (__Vconst535[1U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8277[1U]
                                                   : 
                                                  __Vconst538[1U]));
            __Vtemp8281[2U] = (__Vconst535[2U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8277[2U]
                                                   : 
                                                  __Vconst538[2U]));
            __Vtemp8281[3U] = (__Vconst535[3U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8277[3U]
                                                   : 
                                                  __Vconst538[3U]));
            __Vtemp8281[4U] = (__Vconst535[4U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8277[4U]
                                                   : 
                                                  __Vconst538[4U]));
            __Vtemp8281[5U] = (__Vconst535[5U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8277[5U]
                                                   : 
                                                  __Vconst538[5U]));
            __Vtemp8281[6U] = (__Vconst535[6U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8277[6U]
                                                   : 
                                                  __Vconst538[6U]));
            __Vtemp8281[7U] = (__Vconst535[7U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8277[7U]
                                                   : 
                                                  __Vconst538[7U]));
            __Vtemp8281[8U] = (__Vconst535[8U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8277[8U]
                                                   : 
                                                  __Vconst538[8U]));
            __Vtemp8281[9U] = (__Vconst535[9U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                                   ? 
                                                  __Vtemp8277[9U]
                                                   : 
                                                  __Vconst538[9U]));
            __Vtemp8281[0xaU] = (__Vconst535[0xaU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8277[0xaU]
                                     : __Vconst538[0xaU]));
            __Vtemp8281[0xbU] = (__Vconst535[0xbU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8277[0xbU]
                                     : __Vconst538[0xbU]));
            __Vtemp8281[0xcU] = (__Vconst535[0xcU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8277[0xcU]
                                     : __Vconst538[0xcU]));
            __Vtemp8281[0xdU] = (__Vconst535[0xdU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8277[0xdU]
                                     : __Vconst538[0xdU]));
            __Vtemp8281[0xeU] = (__Vconst535[0xeU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8277[0xeU]
                                     : __Vconst538[0xeU]));
            __Vtemp8281[0xfU] = (__Vconst535[0xfU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                     ? __Vtemp8277[0xfU]
                                     : __Vconst538[0xfU]));
            __Vtemp8281[0x10U] = (__Vconst535[0x10U] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                      & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8277[0x10U]
                                      : __Vconst538[0x10U]));
            __Vtemp8281[0x11U] = (__Vconst535[0x11U] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                      & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8277[0x11U]
                                      : __Vconst538[0x11U]));
            __Vtemp8281[0x12U] = (__Vconst535[0x12U] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                      & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8277[0x12U]
                                      : __Vconst538[0x12U]));
            __Vtemp8281[0x13U] = (__Vconst535[0x13U] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                      & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8277[0x13U]
                                      : __Vconst538[0x13U]));
            __Vtemp8281[0x14U] = (__Vconst535[0x14U] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                      & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8277[0x14U]
                                      : __Vconst538[0x14U]));
            __Vtemp8281[0x15U] = (__Vconst535[0x15U] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                      & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8277[0x15U]
                                      : __Vconst538[0x15U]));
            __Vtemp8281[0x16U] = (__Vconst535[0x16U] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                      & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8277[0x16U]
                                      : __Vconst538[0x16U]));
            __Vtemp8281[0x17U] = (__Vconst535[0x17U] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                      & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8277[0x17U]
                                      : __Vconst538[0x17U]));
            __Vtemp8281[0x18U] = (__Vconst535[0x18U] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                      & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8277[0x18U]
                                      : __Vconst538[0x18U]));
            __Vtemp8281[0x19U] = (__Vconst535[0x19U] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                      & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8277[0x19U]
                                      : __Vconst538[0x19U]));
            __Vtemp8281[0x1aU] = (__Vconst535[0x1aU] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                      & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8277[0x1aU]
                                      : __Vconst538[0x1aU]));
            __Vtemp8281[0x1bU] = (__Vconst535[0x1bU] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                      & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8277[0x1bU]
                                      : __Vconst538[0x1bU]));
            __Vtemp8281[0x1cU] = (__Vconst535[0x1cU] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                      & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8277[0x1cU]
                                      : __Vconst538[0x1cU]));
            __Vtemp8281[0x1dU] = (__Vconst535[0x1dU] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                      & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8277[0x1dU]
                                      : __Vconst538[0x1dU]));
            __Vtemp8281[0x1eU] = (__Vconst535[0x1eU] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                      & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8277[0x1eU]
                                      : __Vconst538[0x1eU]));
            __Vtemp8281[0x1fU] = (__Vconst535[0x1fU] 
                                  & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___d_first_T) 
                                       & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))) 
                                      & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))
                                      ? __Vtemp8277[0x1fU]
                                      : __Vconst538[0x1fU]));
            tracep->chgWData(oldp+2150,(__Vtemp8281),1024);
            tracep->chgIData(oldp+2182,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__watchdog_1),32);
            tracep->chgBit(oldp+2183,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_2));
            tracep->chgCData(oldp+2184,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_3),5);
            tracep->chgCData(oldp+2185,((0x1fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_3) 
                                                  - (IData)(1U)))),5);
            tracep->chgBit(oldp+2186,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_3))));
            tracep->chgBit(oldp+2187,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar__DOT__monitor__DOT___GEN_84))));
            tracep->chgCData(oldp+2188,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__beatsLeft),4);
            tracep->chgBit(oldp+2189,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__beatsLeft))));
            tracep->chgCData(oldp+2190,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__readys_mask),2);
            tracep->chgBit(oldp+2191,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__state_0));
            tracep->chgBit(oldp+2192,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__state_1));
            tracep->chgBit(oldp+2193,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__requestAIO_0_0));
            tracep->chgBit(oldp+2194,((0ULL == (0xc0000000ULL 
                                                & (QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address))))));
            tracep->chgCData(oldp+2195,((0xfU & (~ 
                                                 (0x7ffU 
                                                  & (((IData)(0x3fU) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr_auto_in_d_bits_size)) 
                                                     >> 2U))))),4);
            tracep->chgBit(oldp+2196,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr_auto_in_d_bits_opcode))));
            tracep->chgCData(oldp+2197,(((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr_auto_in_d_bits_opcode))
                                          ? (0xfU & 
                                             (~ (0x7ffU 
                                                 & (((IData)(0x3fU) 
                                                     << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr_auto_in_d_bits_size)) 
                                                    >> 2U))))
                                          : 0U)),4);
            tracep->chgBit(oldp+2198,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__source_ok));
            tracep->chgCData(oldp+2199,((0x3fU & (~ 
                                                  (0x1fffU 
                                                   & ((IData)(0x3fU) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_size)))))),6);
            tracep->chgBit(oldp+2200,((0U == (0x3fU 
                                              & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address 
                                                 & (~ 
                                                    (0x1fffU 
                                                     & ((IData)(0x3fU) 
                                                        << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_size)))))))));
            tracep->chgBit(oldp+2201,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_size))));
            tracep->chgCData(oldp+2202,((3U & (1U | 
                                               ((IData)(1U) 
                                                << 
                                                (1U 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_size)))))),2);
            tracep->chgBit(oldp+2203,((1U & (((IData)(1U) 
                                              << (1U 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_size))) 
                                             >> 1U))));
            tracep->chgBit(oldp+2204,((1U & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address 
                                             >> 1U))));
            tracep->chgBit(oldp+2205,((1U & (~ (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address 
                                                >> 1U)))));
            tracep->chgBit(oldp+2206,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_acc));
            tracep->chgBit(oldp+2207,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_acc_1));
            tracep->chgBit(oldp+2208,((1U & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)));
            tracep->chgBit(oldp+2209,((1U & (~ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address))));
            tracep->chgBit(oldp+2210,((IData)((0U == 
                                               (3U 
                                                & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))));
            tracep->chgBit(oldp+2211,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_acc) 
                                             | (IData)(
                                                       (0U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))))));
            tracep->chgBit(oldp+2212,((IData)((1U == 
                                               (3U 
                                                & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))));
            tracep->chgBit(oldp+2213,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_acc) 
                                             | (IData)(
                                                       (1U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))))));
            tracep->chgBit(oldp+2214,((IData)((2U == 
                                               (3U 
                                                & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))));
            tracep->chgBit(oldp+2215,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_acc_1) 
                                             | (IData)(
                                                       (2U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))))));
            tracep->chgBit(oldp+2216,((IData)((3U == 
                                               (3U 
                                                & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))));
            tracep->chgBit(oldp+2217,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_acc_1) 
                                             | ((vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address 
                                                 >> 1U) 
                                                & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))));
            tracep->chgCData(oldp+2218,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask),4);
            tracep->chgCData(oldp+2219,((0xfU & (~ 
                                                 (0x7ffU 
                                                  & (((IData)(0x3fU) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_size)) 
                                                     >> 2U))))),4);
            tracep->chgBit(oldp+2220,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_opcode) 
                                                >> 2U)))));
            tracep->chgCData(oldp+2221,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter),4);
            tracep->chgCData(oldp+2222,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2223,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter))));
            tracep->chgCData(oldp+2224,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__opcode),3);
            tracep->chgCData(oldp+2225,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__size),3);
            tracep->chgCData(oldp+2226,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__source),4);
            tracep->chgIData(oldp+2227,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__address),32);
            tracep->chgCData(oldp+2228,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter),4);
            tracep->chgCData(oldp+2229,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2230,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter))));
            tracep->chgCData(oldp+2231,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__opcode_1),3);
            tracep->chgCData(oldp+2232,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__param_1),2);
            tracep->chgCData(oldp+2233,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__size_1),3);
            tracep->chgCData(oldp+2234,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__source_1),4);
            tracep->chgCData(oldp+2235,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__sink),6);
            tracep->chgBit(oldp+2236,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__denied));
            tracep->chgSData(oldp+2237,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight),16);
            tracep->chgQData(oldp+2238,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight_opcodes),64);
            tracep->chgQData(oldp+2240,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight_sizes),64);
            tracep->chgCData(oldp+2242,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter_1),4);
            tracep->chgCData(oldp+2243,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter_1) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2244,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter_1))));
            tracep->chgCData(oldp+2245,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter_1),4);
            tracep->chgCData(oldp+2246,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter_1) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2247,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter_1))));
            tracep->chgIData(oldp+2248,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__watchdog),32);
            tracep->chgSData(oldp+2249,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight_1),16);
            tracep->chgQData(oldp+2250,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight_sizes_1),64);
            tracep->chgCData(oldp+2252,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter_2),4);
            tracep->chgCData(oldp+2253,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter_2) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2254,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter_2))));
            tracep->chgIData(oldp+2255,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__watchdog_1),32);
            tracep->chgBit(oldp+2256,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_valid));
            tracep->chgCData(oldp+2257,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_opcode),3);
            tracep->chgCData(oldp+2258,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_size),3);
            tracep->chgCData(oldp+2259,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source),4);
            tracep->chgBit(oldp+2260,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_denied));
            tracep->chgBit(oldp+2261,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__muxStateEarly_1) 
                                       & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__da_bits_opcode))));
            tracep->chgBit(oldp+2262,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__maybe_full));
            tracep->chgCData(oldp+2263,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_opcode
                                        [0U]),3);
            tracep->chgCData(oldp+2264,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_size
                                        [0U]),3);
            tracep->chgCData(oldp+2265,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_source
                                        [0U]),4);
            tracep->chgBit(oldp+2266,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__idle));
            tracep->chgCData(oldp+2267,((0xfU & (~ 
                                                 (0x7ffU 
                                                  & (((IData)(0x3fU) 
                                                      << 
                                                      vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_size
                                                      [0U]) 
                                                     >> 2U))))),4);
            tracep->chgBit(oldp+2268,((1U & (~ (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_opcode
                                                [0U] 
                                                >> 2U)))));
            tracep->chgCData(oldp+2269,(((4U & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_opcode
                                          [0U]) ? 0U
                                          : (0xfU & 
                                             (~ (0x7ffU 
                                                 & (((IData)(0x3fU) 
                                                     << 
                                                     vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_size
                                                     [0U]) 
                                                    >> 2U)))))),4);
            tracep->chgCData(oldp+2270,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a_last_counter),4);
            tracep->chgCData(oldp+2271,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a_last_counter) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2272,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a_last_counter))));
            tracep->chgBit(oldp+2273,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a_last));
            tracep->chgCData(oldp+2274,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__beatsLeft),4);
            tracep->chgBit(oldp+2275,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__beatsLeft))));
            tracep->chgBit(oldp+2276,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__da_valid));
            tracep->chgBit(oldp+2277,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__state_1));
            tracep->chgBit(oldp+2278,(((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__beatsLeft)) 
                                       | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__state_1))));
            tracep->chgCData(oldp+2279,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__da_bits_opcode),3);
            tracep->chgBit(oldp+2280,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__da_bits_opcode))));
            tracep->chgCData(oldp+2281,(((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__da_bits_opcode))
                                          ? (0xfU & 
                                             (~ (0x7ffU 
                                                 & (((IData)(0x3fU) 
                                                     << 
                                                     vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_size
                                                     [0U]) 
                                                    >> 2U))))
                                          : 0U)),4);
            tracep->chgCData(oldp+2282,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__counter),4);
            tracep->chgCData(oldp+2283,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__counter) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2284,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__counter))));
            tracep->chgBit(oldp+2285,(((1U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__counter)) 
                                       | (0U == ((1U 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__da_bits_opcode))
                                                  ? 
                                                 (0xfU 
                                                  & (~ 
                                                     (0x7ffU 
                                                      & (((IData)(0x3fU) 
                                                          << 
                                                          vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_size
                                                          [0U]) 
                                                         >> 2U))))
                                                  : 0U)))));
            tracep->chgBit(oldp+2286,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__muxStateEarly_1));
            tracep->chgBit(oldp+2287,(((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__beatsLeft))
                                        ? (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__da_valid)
                                        : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT___sink_ACancel_earlyValid_T_2))));
            tracep->chgBit(oldp+2288,(1U));
            tracep->chgBit(oldp+2289,((0U == (0x3fU 
                                              & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address 
                                                 & (~ 
                                                    (0x1fffU 
                                                     & ((IData)(0x3fU) 
                                                        << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_size)))))))));
            tracep->chgBit(oldp+2290,((1U & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address 
                                             >> 1U))));
            tracep->chgBit(oldp+2291,((1U & (~ (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address 
                                                >> 1U)))));
            tracep->chgBit(oldp+2292,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__mask_acc));
            tracep->chgBit(oldp+2293,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__mask_acc_1));
            tracep->chgBit(oldp+2294,((1U & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)));
            tracep->chgBit(oldp+2295,((1U & (~ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address))));
            tracep->chgBit(oldp+2296,((IData)((0U == 
                                               (3U 
                                                & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))));
            tracep->chgBit(oldp+2297,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__mask_acc) 
                                             | (IData)(
                                                       (0U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))))));
            tracep->chgBit(oldp+2298,((IData)((1U == 
                                               (3U 
                                                & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))));
            tracep->chgBit(oldp+2299,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__mask_acc) 
                                             | (IData)(
                                                       (1U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))))));
            tracep->chgBit(oldp+2300,((IData)((2U == 
                                               (3U 
                                                & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))));
            tracep->chgBit(oldp+2301,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__mask_acc_1) 
                                             | (IData)(
                                                       (2U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))))));
            tracep->chgBit(oldp+2302,((IData)((3U == 
                                               (3U 
                                                & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))));
            tracep->chgBit(oldp+2303,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__mask_acc_1) 
                                             | ((vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address 
                                                 >> 1U) 
                                                & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))));
            tracep->chgCData(oldp+2304,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__mask),4);
            tracep->chgBit(oldp+2305,(1U));
            tracep->chgCData(oldp+2306,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter),4);
            tracep->chgCData(oldp+2307,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2308,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter))));
            tracep->chgCData(oldp+2309,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__opcode),3);
            tracep->chgCData(oldp+2310,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__size),3);
            tracep->chgCData(oldp+2311,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__source),4);
            tracep->chgSData(oldp+2312,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__address),13);
            tracep->chgCData(oldp+2313,((0xfU & (~ 
                                                 (0x7ffU 
                                                  & (((IData)(0x3fU) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_size)) 
                                                     >> 2U))))),4);
            tracep->chgBit(oldp+2314,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_opcode))));
            tracep->chgCData(oldp+2315,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter),4);
            tracep->chgCData(oldp+2316,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2317,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter))));
            tracep->chgCData(oldp+2318,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__opcode_1),3);
            tracep->chgCData(oldp+2319,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__size_1),3);
            tracep->chgCData(oldp+2320,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__source_1),4);
            tracep->chgBit(oldp+2321,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__denied));
            tracep->chgSData(oldp+2322,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight),16);
            tracep->chgQData(oldp+2323,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight_opcodes),64);
            tracep->chgQData(oldp+2325,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight_sizes),64);
            tracep->chgCData(oldp+2327,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter_1),4);
            tracep->chgCData(oldp+2328,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter_1) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2329,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter_1))));
            tracep->chgCData(oldp+2330,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter_1),4);
            tracep->chgCData(oldp+2331,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter_1) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2332,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter_1))));
            tracep->chgSData(oldp+2333,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_set_wo_ready),16);
            tracep->chgCData(oldp+2334,((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT___a_first_T) 
                                          & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter_1)))
                                          ? (1U | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_opcode) 
                                                   << 1U))
                                          : 0U)),4);
            tracep->chgCData(oldp+2335,((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT___a_first_T) 
                                          & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter_1)))
                                          ? (1U | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_size) 
                                                   << 1U))
                                          : 0U)),4);
            tracep->chgSData(oldp+2336,((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT___a_first_T) 
                                          & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter_1)))
                                          ? (0xffffU 
                                             & ((IData)(1U) 
                                                << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_source)))
                                          : 0U)),16);
            tracep->chgSData(oldp+2337,(((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_valid) 
                                           & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter_1))) 
                                          & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_opcode)))
                                          ? (0xffffU 
                                             & ((IData)(1U) 
                                                << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source)))
                                          : 0U)),16);
            tracep->chgBit(oldp+2338,((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1_auto_out_1_a_valid) 
                                        & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter_1))) 
                                       & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_source) 
                                          == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source)))));
            tracep->chgCData(oldp+2339,((0xfU & (IData)(
                                                        (7ULL 
                                                         & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT___a_opcode_lookup_T_1 
                                                            >> 1U))))),4);
            tracep->chgCData(oldp+2340,((0xfU & (IData)(
                                                        (0x7fffffffffffffffULL 
                                                         & (((0x3fU 
                                                              >= 
                                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source) 
                                                               << 2U))
                                                              ? 
                                                             (0xfULL 
                                                              & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight_sizes 
                                                                 >> 
                                                                 ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source) 
                                                                  << 2U)))
                                                              : 0ULL) 
                                                            >> 1U))))),4);
            VL_EXTEND_WI(131,4, __Vtemp8283, (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT___a_first_T) 
                                               & (0U 
                                                  == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter_1)))
                                               ? (1U 
                                                  | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_opcode) 
                                                     << 1U))
                                               : 0U));
            VL_SHIFTL_WWI(131,131,7, __Vtemp8284, __Vtemp8283, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_source) 
                           << 2U));
            tracep->chgQData(oldp+2341,((((QData)((IData)(
                                                          (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT___a_first_T) 
                                                            & (0U 
                                                               == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter_1)))
                                                            ? 
                                                           __Vtemp8284[1U]
                                                            : 0U))) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT___a_first_T) 
                                                             & (0U 
                                                                == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter_1)))
                                                             ? 
                                                            __Vtemp8284[0U]
                                                             : 0U))))),64);
            VL_EXTEND_WI(131,4, __Vtemp8290, (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT___a_first_T) 
                                               & (0U 
                                                  == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter_1)))
                                               ? (1U 
                                                  | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_size) 
                                                     << 1U))
                                               : 0U));
            VL_SHIFTL_WWI(131,131,7, __Vtemp8291, __Vtemp8290, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_source) 
                           << 2U));
            tracep->chgQData(oldp+2343,((((QData)((IData)(
                                                          (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT___a_first_T) 
                                                            & (0U 
                                                               == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter_1)))
                                                            ? 
                                                           __Vtemp8291[1U]
                                                            : 0U))) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT___a_first_T) 
                                                             & (0U 
                                                                == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter_1)))
                                                             ? 
                                                            __Vtemp8291[0U]
                                                             : 0U))))),64);
            tracep->chgIData(oldp+2345,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__watchdog),32);
            tracep->chgSData(oldp+2346,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight_1),16);
            tracep->chgQData(oldp+2347,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight_sizes_1),64);
            tracep->chgCData(oldp+2349,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter_2),4);
            tracep->chgCData(oldp+2350,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter_2) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2351,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter_2))));
            tracep->chgCData(oldp+2352,((0xfU & (IData)(
                                                        (0x7fffffffffffffffULL 
                                                         & (((0x3fU 
                                                              >= 
                                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source) 
                                                               << 2U))
                                                              ? 
                                                             (0xfULL 
                                                              & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight_sizes_1 
                                                                 >> 
                                                                 ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source) 
                                                                  << 2U)))
                                                              : 0ULL) 
                                                            >> 1U))))),4);
            tracep->chgIData(oldp+2353,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__monitor__DOT__watchdog_1),32);
            tracep->chgCData(oldp+2354,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_opcode[0]),3);
            tracep->chgBit(oldp+2355,(((~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__maybe_full)) 
                                       & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__xbar_1_auto_out_1_a_valid))));
            tracep->chgCData(oldp+2356,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_size[0]),3);
            tracep->chgCData(oldp+2357,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_source[0]),4);
            tracep->chgBit(oldp+2358,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__ferr__DOT__a__DOT__do_enq));
            tracep->chgBit(oldp+2359,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__maybe_full)))));
            tracep->chgCData(oldp+2360,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_d_bits_opcode),3);
            tracep->chgCData(oldp+2361,((3U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT___GEN_2))),2);
            tracep->chgCData(oldp+2362,((7U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT___GEN_3))),3);
            tracep->chgCData(oldp+2363,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_d_bits_source),4);
            tracep->chgCData(oldp+2364,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_d_bits_sink),5);
            tracep->chgBit(oldp+2365,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT___GEN_2) 
                                             >> 2U))));
            tracep->chgIData(oldp+2366,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg),32);
            tracep->chgBit(oldp+2367,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_d_bits_corrupt));
            tracep->chgCData(oldp+2368,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_opcode),3);
            tracep->chgCData(oldp+2369,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_param),3);
            tracep->chgCData(oldp+2370,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_size),4);
            tracep->chgCData(oldp+2371,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_source),6);
            tracep->chgIData(oldp+2372,((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___extract_io_i_bits_address_T_1)),32);
            tracep->chgCData(oldp+2373,(((1U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_opcode))
                                          ? ((8U & 
                                              (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide[0U] 
                                               >> 0x18U)) 
                                             | ((4U 
                                                 & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide[0U] 
                                                    >> 0x10U)) 
                                                | ((2U 
                                                    & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide[0U] 
                                                       >> 8U)) 
                                                   | (1U 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide[0U]))))
                                          : (((8U & 
                                               (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_acc_1) 
                                                 << 3U) 
                                                | (0xfffffff8U 
                                                   & ((vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6 
                                                       << 2U) 
                                                      & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6 
                                                         << 3U))))) 
                                              | (4U 
                                                 & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_acc_1) 
                                                     | (IData)(
                                                               (2U 
                                                                == 
                                                                (3U 
                                                                 & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))) 
                                                    << 2U))) 
                                             | ((2U 
                                                 & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_acc) 
                                                     | (IData)(
                                                               (1U 
                                                                == 
                                                                (3U 
                                                                 & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))) 
                                                    << 1U)) 
                                                | (1U 
                                                   & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_acc) 
                                                      | (IData)(
                                                                (0U 
                                                                 == 
                                                                 (3U 
                                                                  & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6))))))))),4);
            tracep->chgIData(oldp+2374,(((1U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_opcode))
                                          ? ((0xff000000U 
                                              & ((vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide[1U] 
                                                  << 0x1cU) 
                                                 | (0xf000000U 
                                                    & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide[0U] 
                                                       >> 4U)))) 
                                             | ((0xff0000U 
                                                 & ((vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide[1U] 
                                                     << 0x1dU) 
                                                    | (0x1fff0000U 
                                                       & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide[0U] 
                                                          >> 3U)))) 
                                                | ((0xff00U 
                                                    & ((vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide[1U] 
                                                        << 0x1eU) 
                                                       | (0x3fffff00U 
                                                          & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide[0U] 
                                                             >> 2U)))) 
                                                   | (0xffU 
                                                      & ((vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide[1U] 
                                                          << 0x1fU) 
                                                         | (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide[0U] 
                                                            >> 1U))))))
                                          : vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg)),32);
            tracep->chgBit(oldp+2375,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_in_1_c_ready));
            tracep->chgCData(oldp+2376,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_c_bits_opcode),3);
            tracep->chgCData(oldp+2377,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_c_bits_param),3);
            tracep->chgCData(oldp+2378,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_c_bits_size),4);
            tracep->chgCData(oldp+2379,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T),6);
            tracep->chgIData(oldp+2380,((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_address_T_1)),32);
            tracep->chgBit(oldp+2381,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full)))));
            tracep->chgBit(oldp+2382,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_in_1_d_valid));
            tracep->chgBit(oldp+2383,((1U & ((~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_e_bits_sink)) 
                                             & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__bypass_c))))));
            tracep->chgBit(oldp+2384,((1U & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                             >> 0x10U))));
            tracep->chgBit(oldp+2385,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__valid_1)))));
            tracep->chgIData(oldp+2386,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA_io_q_bits_data),32);
            tracep->chgBit(oldp+2387,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA_io_q_bits_last));
            tracep->chgCData(oldp+2388,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT___io_q_bits_beats_T_13),7);
            tracep->chgBit(oldp+2389,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__valid_1)))));
            tracep->chgIData(oldp+2390,(((3U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkB__DOT__state))
                                          ? 0U : ((2U 
                                                   == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkB__DOT__state))
                                                   ? 0U
                                                   : 
                                                  ((1U 
                                                    == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkB__DOT__state))
                                                    ? 0U
                                                    : 1U)))),32);
            tracep->chgBit(oldp+2391,((2U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkB__DOT__state))));
            tracep->chgBit(oldp+2392,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__valid_1)))));
            tracep->chgIData(oldp+2393,(((3U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkC__DOT__state))
                                          ? 0U : ((2U 
                                                   == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkC__DOT__state))
                                                   ? 0U
                                                   : 
                                                  ((1U 
                                                    == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkC__DOT__state))
                                                    ? 0U
                                                    : 2U)))),32);
            tracep->chgBit(oldp+2394,((2U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkC__DOT__state))));
            tracep->chgBit(oldp+2395,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__valid_1)))));
            tracep->chgBit(oldp+2396,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_valid));
            tracep->chgBit(oldp+2397,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD_io_q_bits_last));
            tracep->chgCData(oldp+2398,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT___io_q_bits_beats_T_8),7);
            tracep->chgBit(oldp+2399,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid));
            tracep->chgCData(oldp+2400,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source),6);
            tracep->chgBit(oldp+2401,((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT___T) 
                                        & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__state))) 
                                       & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode)))));
            tracep->chgIData(oldp+2402,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg),32);
            tracep->chgBit(oldp+2403,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_ready));
            tracep->chgIData(oldp+2404,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg),32);
            tracep->chgBit(oldp+2405,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_ready));
            tracep->chgIData(oldp+2406,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg),32);
            tracep->chgIData(oldp+2407,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg),32);
            tracep->chgIData(oldp+2408,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_0),32);
            tracep->chgIData(oldp+2409,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_1),32);
            tracep->chgIData(oldp+2410,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_2),32);
            tracep->chgIData(oldp+2411,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_3),32);
            tracep->chgIData(oldp+2412,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_4),32);
            tracep->chgIData(oldp+2413,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_5),32);
            tracep->chgIData(oldp+2414,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_6),32);
            tracep->chgIData(oldp+2415,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_7),32);
            tracep->chgIData(oldp+2416,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_0),32);
            tracep->chgIData(oldp+2417,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_1),32);
            tracep->chgIData(oldp+2418,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_2),32);
            tracep->chgIData(oldp+2419,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_3),32);
            tracep->chgIData(oldp+2420,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_4),32);
            tracep->chgIData(oldp+2421,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_5),32);
            tracep->chgIData(oldp+2422,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_6),32);
            tracep->chgIData(oldp+2423,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_7),32);
            tracep->chgIData(oldp+2424,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_0),32);
            tracep->chgIData(oldp+2425,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_1),32);
            tracep->chgIData(oldp+2426,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_2),32);
            tracep->chgIData(oldp+2427,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_3),32);
            tracep->chgIData(oldp+2428,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_4),32);
            tracep->chgIData(oldp+2429,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_5),32);
            tracep->chgIData(oldp+2430,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_6),32);
            tracep->chgIData(oldp+2431,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_7),32);
            tracep->chgIData(oldp+2432,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_0),32);
            tracep->chgIData(oldp+2433,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_1),32);
            tracep->chgIData(oldp+2434,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_2),32);
            tracep->chgIData(oldp+2435,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_3),32);
            tracep->chgIData(oldp+2436,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_4),32);
            tracep->chgIData(oldp+2437,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_5),32);
            tracep->chgIData(oldp+2438,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_6),32);
            tracep->chgIData(oldp+2439,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_7),32);
            tracep->chgIData(oldp+2440,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_0),32);
            tracep->chgIData(oldp+2441,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_1),32);
            tracep->chgIData(oldp+2442,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_2),32);
            tracep->chgIData(oldp+2443,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_3),32);
            tracep->chgIData(oldp+2444,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_4),32);
            tracep->chgIData(oldp+2445,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_5),32);
            tracep->chgIData(oldp+2446,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_6),32);
            tracep->chgIData(oldp+2447,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_7),32);
            tracep->chgIData(oldp+2448,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_a),20);
            tracep->chgIData(oldp+2449,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_b),20);
            tracep->chgIData(oldp+2450,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_c),20);
            tracep->chgIData(oldp+2451,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_d),20);
            tracep->chgIData(oldp+2452,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_e),20);
            tracep->chgIData(oldp+2453,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_a),20);
            tracep->chgIData(oldp+2454,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_b),20);
            tracep->chgIData(oldp+2455,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_c),20);
            tracep->chgIData(oldp+2456,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_d),20);
            tracep->chgIData(oldp+2457,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_e),20);
            tracep->chgCData(oldp+2458,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_size),4);
            VL_EXTEND_WI(128,32, __Vtemp8296, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address);
            tracep->chgWData(oldp+2459,(__Vtemp8296),128);
            tracep->chgBit(oldp+2463,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__in_reset));
            tracep->chgBit(oldp+2464,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__bypass_reg));
            tracep->chgCData(oldp+2465,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__flight),6);
            tracep->chgCData(oldp+2466,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__stall_counter),4);
            tracep->chgBit(oldp+2467,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__stall_counter))));
            tracep->chgCData(oldp+2468,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter),4);
            tracep->chgCData(oldp+2469,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2470,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter))));
            tracep->chgCData(oldp+2471,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter_3),4);
            tracep->chgCData(oldp+2472,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter_3) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2473,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter_3))));
            tracep->chgCData(oldp+2474,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__stall_counter) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2475,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__source_ok));
            tracep->chgBit(oldp+2476,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__mask_acc));
            tracep->chgBit(oldp+2477,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__mask_acc_1));
            tracep->chgBit(oldp+2478,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__mask_acc) 
                                             | (IData)(
                                                       (0U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))))));
            tracep->chgBit(oldp+2479,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__mask_acc) 
                                             | (IData)(
                                                       (1U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))))));
            tracep->chgBit(oldp+2480,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__mask_acc_1) 
                                             | (IData)(
                                                       (2U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))))));
            tracep->chgBit(oldp+2481,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__mask_acc_1) 
                                             | ((vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address 
                                                 >> 1U) 
                                                & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))));
            tracep->chgCData(oldp+2482,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__mask),4);
            tracep->chgCData(oldp+2483,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter),4);
            tracep->chgCData(oldp+2484,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2485,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter))));
            tracep->chgCData(oldp+2486,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__opcode),3);
            tracep->chgCData(oldp+2487,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__size),3);
            tracep->chgCData(oldp+2488,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__source),4);
            tracep->chgIData(oldp+2489,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__address),32);
            tracep->chgCData(oldp+2490,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter),4);
            tracep->chgCData(oldp+2491,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2492,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter))));
            tracep->chgCData(oldp+2493,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__opcode_1),3);
            tracep->chgCData(oldp+2494,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__param_1),2);
            tracep->chgCData(oldp+2495,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__size_1),3);
            tracep->chgCData(oldp+2496,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__source_1),4);
            tracep->chgCData(oldp+2497,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__sink),5);
            tracep->chgBit(oldp+2498,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__denied));
            tracep->chgSData(oldp+2499,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight),16);
            tracep->chgQData(oldp+2500,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_opcodes),64);
            tracep->chgQData(oldp+2502,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_sizes),64);
            tracep->chgCData(oldp+2504,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter_1),4);
            tracep->chgCData(oldp+2505,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter_1) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2506,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter_1))));
            tracep->chgCData(oldp+2507,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter_1),4);
            tracep->chgCData(oldp+2508,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter_1) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2509,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter_1))));
            tracep->chgIData(oldp+2510,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__watchdog),32);
            tracep->chgSData(oldp+2511,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_1),16);
            tracep->chgQData(oldp+2512,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_sizes_1),64);
            tracep->chgCData(oldp+2514,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter_2),4);
            tracep->chgCData(oldp+2515,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter_2) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2516,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter_2))));
            tracep->chgIData(oldp+2517,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__watchdog_1),32);
            tracep->chgBit(oldp+2518,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__idle));
            tracep->chgSData(oldp+2519,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__beatsLeft),10);
            tracep->chgBit(oldp+2520,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__beatsLeft))));
            tracep->chgSData(oldp+2521,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__a_last_counter),10);
            tracep->chgSData(oldp+2522,((0x3ffU & (~ 
                                                   (0x1ffffffU 
                                                    & (((IData)(0xfffU) 
                                                        << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_size)) 
                                                       >> 2U))))),10);
            tracep->chgSData(oldp+2523,(((4U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_opcode))
                                          ? 0U : (0x3ffU 
                                                  & (~ 
                                                     (0x1ffffffU 
                                                      & (((IData)(0xfffU) 
                                                          << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_size)) 
                                                         >> 2U)))))),10);
            tracep->chgBit(oldp+2524,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__a_last));
            tracep->chgBit(oldp+2525,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__state_1));
            tracep->chgBit(oldp+2526,(((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__beatsLeft)) 
                                       | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__state_1))));
            tracep->chgSData(oldp+2527,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__counter),10);
            tracep->chgCData(oldp+2528,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__da_bits_opcode),3);
            tracep->chgBit(oldp+2529,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__da_bits_opcode))));
            tracep->chgSData(oldp+2530,(((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__da_bits_opcode))
                                          ? (0x3ffU 
                                             & (~ (0x1ffffffU 
                                                   & (((IData)(0xfffU) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_size)) 
                                                      >> 2U))))
                                          : 0U)),10);
            tracep->chgBit(oldp+2531,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__da_last));
            tracep->chgSData(oldp+2532,((0x3ffU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__a_last_counter) 
                                                   - (IData)(1U)))),10);
            tracep->chgBit(oldp+2533,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__a_last_counter))));
            tracep->chgSData(oldp+2534,((0x3ffU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__counter) 
                                                   - (IData)(1U)))),10);
            tracep->chgBit(oldp+2535,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__counter))));
            tracep->chgBit(oldp+2536,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__source_ok));
            tracep->chgSData(oldp+2537,((0xfffU & (~ 
                                                   (0x7ffffffU 
                                                    & ((IData)(0xfffU) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_size)))))),12);
            VL_EXTEND_WI(128,32, __Vtemp8298, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address);
            VL_EXTEND_WI(128,12, __Vtemp8299, (0xfffU 
                                               & (~ 
                                                  (0x7ffffffU 
                                                   & ((IData)(0xfffU) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_size))))));
            tracep->chgBit(oldp+2538,((0U == ((((__Vtemp8298[0U] 
                                                 & __Vtemp8299[0U]) 
                                                | (__Vtemp8298[1U] 
                                                   & __Vtemp8299[1U])) 
                                               | (__Vtemp8298[2U] 
                                                  & __Vtemp8299[2U])) 
                                              | (__Vtemp8298[3U] 
                                                 & __Vtemp8299[3U])))));
            tracep->chgBit(oldp+2539,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_size))));
            tracep->chgCData(oldp+2540,((3U & (1U | 
                                               ((IData)(1U) 
                                                << 
                                                (1U 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_size)))))),2);
            tracep->chgBit(oldp+2541,((1U & (((IData)(1U) 
                                              << (1U 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_size))) 
                                             >> 1U))));
            VL_EXTEND_WI(128,32, __Vtemp8301, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address);
            tracep->chgBit(oldp+2542,((1U & (__Vtemp8301[0U] 
                                             >> 1U))));
            VL_EXTEND_WI(128,32, __Vtemp8302, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address);
            tracep->chgBit(oldp+2543,((1U & (~ (__Vtemp8302[0U] 
                                                >> 1U)))));
            tracep->chgBit(oldp+2544,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask_acc));
            tracep->chgBit(oldp+2545,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask_acc_1));
            VL_EXTEND_WI(128,32, __Vtemp8303, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address);
            tracep->chgBit(oldp+2546,((1U & __Vtemp8303[0U])));
            VL_EXTEND_WI(128,32, __Vtemp8304, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address);
            tracep->chgBit(oldp+2547,((1U & (~ __Vtemp8304[0U]))));
            VL_EXTEND_WI(128,32, __Vtemp8305, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address);
            VL_EXTEND_WI(128,32, __Vtemp8306, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address);
            tracep->chgBit(oldp+2548,((1U & ((~ (__Vtemp8305[0U] 
                                                 >> 1U)) 
                                             & (~ __Vtemp8306[0U])))));
            VL_EXTEND_WI(128,32, __Vtemp8307, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address);
            VL_EXTEND_WI(128,32, __Vtemp8308, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address);
            tracep->chgBit(oldp+2549,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask_acc) 
                                             | ((~ 
                                                 (__Vtemp8307[0U] 
                                                  >> 1U)) 
                                                & (~ 
                                                   __Vtemp8308[0U]))))));
            VL_EXTEND_WI(128,32, __Vtemp8309, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address);
            VL_EXTEND_WI(128,32, __Vtemp8310, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address);
            tracep->chgBit(oldp+2550,((1U & ((~ (__Vtemp8309[0U] 
                                                 >> 1U)) 
                                             & __Vtemp8310[0U]))));
            VL_EXTEND_WI(128,32, __Vtemp8311, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address);
            VL_EXTEND_WI(128,32, __Vtemp8312, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address);
            tracep->chgBit(oldp+2551,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask_acc) 
                                             | ((~ 
                                                 (__Vtemp8311[0U] 
                                                  >> 1U)) 
                                                & __Vtemp8312[0U])))));
            VL_EXTEND_WI(128,32, __Vtemp8313, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address);
            VL_EXTEND_WI(128,32, __Vtemp8314, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address);
            tracep->chgBit(oldp+2552,((1U & ((__Vtemp8313[0U] 
                                              >> 1U) 
                                             & (~ __Vtemp8314[0U])))));
            VL_EXTEND_WI(128,32, __Vtemp8315, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address);
            VL_EXTEND_WI(128,32, __Vtemp8316, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address);
            tracep->chgBit(oldp+2553,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask_acc_1) 
                                             | ((__Vtemp8315[0U] 
                                                 >> 1U) 
                                                & (~ 
                                                   __Vtemp8316[0U]))))));
            VL_EXTEND_WI(128,32, __Vtemp8317, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address);
            VL_EXTEND_WI(128,32, __Vtemp8318, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address);
            tracep->chgBit(oldp+2554,((1U & ((__Vtemp8317[0U] 
                                              >> 1U) 
                                             & __Vtemp8318[0U]))));
            VL_EXTEND_WI(128,32, __Vtemp8319, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address);
            VL_EXTEND_WI(128,32, __Vtemp8320, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address);
            tracep->chgBit(oldp+2555,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask_acc_1) 
                                             | ((__Vtemp8319[0U] 
                                                 >> 1U) 
                                                & __Vtemp8320[0U])))));
            tracep->chgCData(oldp+2556,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask),4);
            tracep->chgSData(oldp+2557,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter),10);
            tracep->chgSData(oldp+2558,((0x3ffU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter) 
                                                   - (IData)(1U)))),10);
            tracep->chgBit(oldp+2559,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter))));
            tracep->chgCData(oldp+2560,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__opcode),3);
            tracep->chgCData(oldp+2561,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__size),4);
            tracep->chgCData(oldp+2562,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__source),4);
            tracep->chgWData(oldp+2563,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__address),128);
            tracep->chgSData(oldp+2567,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter),10);
            tracep->chgSData(oldp+2568,((0x3ffU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter) 
                                                   - (IData)(1U)))),10);
            tracep->chgBit(oldp+2569,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter))));
            tracep->chgCData(oldp+2570,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__opcode_1),3);
            tracep->chgCData(oldp+2571,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__size_1),4);
            tracep->chgCData(oldp+2572,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__source_1),4);
            tracep->chgBit(oldp+2573,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__denied));
            tracep->chgSData(oldp+2574,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight),16);
            tracep->chgQData(oldp+2575,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_opcodes),64);
            tracep->chgWData(oldp+2577,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_sizes),128);
            tracep->chgSData(oldp+2581,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter_1),10);
            tracep->chgSData(oldp+2582,((0x3ffU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter_1) 
                                                   - (IData)(1U)))),10);
            tracep->chgBit(oldp+2583,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter_1))));
            tracep->chgSData(oldp+2584,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter_1),10);
            tracep->chgSData(oldp+2585,((0x3ffU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter_1) 
                                                   - (IData)(1U)))),10);
            tracep->chgBit(oldp+2586,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter_1))));
            tracep->chgIData(oldp+2587,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__watchdog),32);
            tracep->chgSData(oldp+2588,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_1),16);
            tracep->chgWData(oldp+2589,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_sizes_1),128);
            tracep->chgSData(oldp+2593,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter_2),10);
            tracep->chgSData(oldp+2594,((0x3ffU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter_2) 
                                                   - (IData)(1U)))),10);
            tracep->chgBit(oldp+2595,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter_2))));
            tracep->chgIData(oldp+2596,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__watchdog_1),32);
            tracep->chgBit(oldp+2597,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_valid));
            tracep->chgBit(oldp+2598,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source))));
            tracep->chgBit(oldp+2599,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_ready));
            tracep->chgBit(oldp+2600,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_valid));
            tracep->chgBit(oldp+2601,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__bypass));
            tracep->chgCData(oldp+2602,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__flight),8);
            tracep->chgCData(oldp+2603,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__stall_counter),6);
            tracep->chgBit(oldp+2604,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__stall_counter))));
            tracep->chgCData(oldp+2605,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_a_bits_size),4);
            tracep->chgCData(oldp+2606,((0x3fU & (~ 
                                                  (0x1fffffU 
                                                   & (((IData)(0xffU) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_a_bits_size)) 
                                                      >> 2U))))),6);
            tracep->chgCData(oldp+2607,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_a_bits_opcode),3);
            tracep->chgBit(oldp+2608,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_a_bits_opcode) 
                                                >> 2U)))));
            tracep->chgCData(oldp+2609,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter),6);
            tracep->chgCData(oldp+2610,((0x3fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter) 
                                                  - (IData)(1U)))),6);
            tracep->chgBit(oldp+2611,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter))));
            tracep->chgBit(oldp+2612,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__divertprobes));
            tracep->chgBit(oldp+2613,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__bypass_c));
            tracep->chgCData(oldp+2614,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_c_bits_size),4);
            tracep->chgCData(oldp+2615,((0x3fU & (~ 
                                                  (0x1fffffU 
                                                   & (((IData)(0xffU) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_c_bits_size)) 
                                                      >> 2U))))),6);
            tracep->chgCData(oldp+2616,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_c_bits_opcode),3);
            tracep->chgBit(oldp+2617,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_c_bits_opcode))));
            tracep->chgCData(oldp+2618,(((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_c_bits_opcode))
                                          ? (0x3fU 
                                             & (~ (0x1fffffU 
                                                   & (((IData)(0xffU) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_c_bits_size)) 
                                                      >> 2U))))
                                          : 0U)),6);
            tracep->chgCData(oldp+2619,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_2),6);
            tracep->chgCData(oldp+2620,((0x3fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_2) 
                                                  - (IData)(1U)))),6);
            tracep->chgBit(oldp+2621,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_2))));
            tracep->chgBit(oldp+2622,(((1U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_2)) 
                                       | (0U == ((1U 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_c_bits_opcode))
                                                  ? 
                                                 (0x3fU 
                                                  & (~ 
                                                     (0x1fffffU 
                                                      & (((IData)(0xffU) 
                                                          << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_c_bits_size)) 
                                                         >> 2U))))
                                                  : 0U)))));
            tracep->chgBit(oldp+2623,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__bypass) 
                                             | (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full))))));
            tracep->chgCData(oldp+2624,((0x3fU & (~ 
                                                  (0x1fffffU 
                                                   & (((IData)(0xffU) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_size)) 
                                                      >> 2U))))),6);
            tracep->chgBit(oldp+2625,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode))));
            tracep->chgCData(oldp+2626,(((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode))
                                          ? (0x3fU 
                                             & (~ (0x1fffffU 
                                                   & (((IData)(0xffU) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_size)) 
                                                      >> 2U))))
                                          : 0U)),6);
            tracep->chgCData(oldp+2627,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_3),6);
            tracep->chgCData(oldp+2628,((0x3fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_3) 
                                                  - (IData)(1U)))),6);
            tracep->chgBit(oldp+2629,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_3))));
            tracep->chgBit(oldp+2630,(((1U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_3)) 
                                       | (0U == ((1U 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode))
                                                  ? 
                                                 (0x3fU 
                                                  & (~ 
                                                     (0x1fffffU 
                                                      & (((IData)(0xffU) 
                                                          << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_size)) 
                                                         >> 2U))))
                                                  : 0U)))));
            tracep->chgBit(oldp+2631,((IData)((6U == 
                                               (6U 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_c_bits_opcode))))));
            tracep->chgBit(oldp+2632,((IData)((6U != 
                                               (6U 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_c_bits_opcode))))));
            tracep->chgBit(oldp+2633,((IData)((4U == 
                                               (6U 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode))))));
            tracep->chgBit(oldp+2634,((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT___T_3) 
                                        & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_3))) 
                                       & (IData)((4U 
                                                  == 
                                                  (6U 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))))));
            tracep->chgBit(oldp+2635,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT___T_3) 
                                       & ((1U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_3)) 
                                          | (0U == 
                                             ((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode))
                                               ? (0x3fU 
                                                  & (~ 
                                                     (0x1fffffU 
                                                      & (((IData)(0xffU) 
                                                          << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_size)) 
                                                         >> 2U))))
                                               : 0U))))));
            tracep->chgCData(oldp+2636,((0x3fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__stall_counter) 
                                                  - (IData)(1U)))),6);
            tracep->chgCData(oldp+2637,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter),6);
            tracep->chgCData(oldp+2638,((0x3fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter) 
                                                  - (IData)(1U)))),6);
            tracep->chgBit(oldp+2639,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter))));
            tracep->chgCData(oldp+2640,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__opcode_1),3);
            tracep->chgCData(oldp+2641,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__param_1),2);
            tracep->chgCData(oldp+2642,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__size_1),4);
            tracep->chgBit(oldp+2643,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__source_1));
            tracep->chgBit(oldp+2644,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__denied));
            tracep->chgCData(oldp+2645,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_opcodes),4);
            tracep->chgCData(oldp+2646,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_sizes),8);
            tracep->chgCData(oldp+2647,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_1),6);
            tracep->chgCData(oldp+2648,((0x3fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_1) 
                                                  - (IData)(1U)))),6);
            tracep->chgBit(oldp+2649,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_1))));
            tracep->chgCData(oldp+2650,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___a_opcode_lookup_T_1) 
                                               >> 1U))),4);
            tracep->chgCData(oldp+2651,((0x7fU & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_sizes) 
                                                   >> 
                                                   (8U 
                                                    & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source) 
                                                       << 3U))) 
                                                  >> 1U))),8);
            tracep->chgCData(oldp+2652,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___T_1374)
                                          ? (0xfU & 
                                             ((IData)(0xfU) 
                                              << (4U 
                                                  & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source) 
                                                     << 2U))))
                                          : 0U)),4);
            tracep->chgCData(oldp+2653,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___T_1374)
                                          ? (0xffU 
                                             & ((IData)(0xffU) 
                                                << 
                                                (8U 
                                                 & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source) 
                                                    << 3U))))
                                          : 0U)),8);
            tracep->chgCData(oldp+2654,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_sizes_1),8);
            tracep->chgCData(oldp+2655,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_2),6);
            tracep->chgCData(oldp+2656,((0x3fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_2) 
                                                  - (IData)(1U)))),6);
            tracep->chgBit(oldp+2657,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_2))));
            tracep->chgCData(oldp+2658,((0x7fU & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_sizes_1) 
                                                   >> 
                                                   (8U 
                                                    & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source) 
                                                       << 3U))) 
                                                  >> 1U))),8);
            tracep->chgCData(oldp+2659,(((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_valid) 
                                           & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_2))) 
                                          & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                          ? (0xffU 
                                             & ((IData)(0xffU) 
                                                << 
                                                (8U 
                                                 & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source) 
                                                    << 3U))))
                                          : 0U)),8);
            tracep->chgBit(oldp+2660,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_2));
            tracep->chgCData(oldp+2661,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_3),6);
            tracep->chgCData(oldp+2662,((0x3fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_3) 
                                                  - (IData)(1U)))),6);
            tracep->chgBit(oldp+2663,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_3))));
            tracep->chgBit(oldp+2664,(((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_valid) 
                                         & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_3))) 
                                        & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___T_1517))
                                        ? 1U : 0U)));
            tracep->chgBit(oldp+2665,(((((((((0U == 
                                              (7U & 
                                               ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_source) 
                                                >> 3U))) 
                                             | (1U 
                                                == 
                                                (7U 
                                                 & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_source) 
                                                    >> 3U)))) 
                                            | (2U == 
                                               (7U 
                                                & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_source) 
                                                   >> 3U)))) 
                                           | (3U == 
                                              (7U & 
                                               ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_source) 
                                                >> 3U)))) 
                                          | (4U == 
                                             (7U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_source) 
                                               >> 3U)))) 
                                         | (5U == (7U 
                                                   & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_source) 
                                                      >> 3U)))) 
                                        | (6U == (7U 
                                                  & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_source) 
                                                     >> 3U)))) 
                                       | (7U == (7U 
                                                 & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_source) 
                                                    >> 3U))))));
            tracep->chgCData(oldp+2666,((0xffU & (~ 
                                                  (0x7fffffU 
                                                   & ((IData)(0xffU) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_size)))))),8);
            tracep->chgBit(oldp+2667,((0U == (0xffU 
                                              & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___extract_io_i_bits_address_T_1) 
                                                 & (~ 
                                                    (0x7fffffU 
                                                     & ((IData)(0xffU) 
                                                        << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_size)))))))));
            tracep->chgBit(oldp+2668,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_size))));
            tracep->chgCData(oldp+2669,((3U & (1U | 
                                               ((IData)(1U) 
                                                << 
                                                (1U 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_size)))))),2);
            tracep->chgBit(oldp+2670,((1U & (((IData)(1U) 
                                              << (1U 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_size))) 
                                             >> 1U))));
            tracep->chgBit(oldp+2671,((1U & (IData)(
                                                    (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___extract_io_i_bits_address_T_1 
                                                     >> 1U)))));
            tracep->chgBit(oldp+2672,((1U & (~ (IData)(
                                                       (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___extract_io_i_bits_address_T_1 
                                                        >> 1U))))));
            tracep->chgBit(oldp+2673,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_acc));
            tracep->chgBit(oldp+2674,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_acc_1));
            tracep->chgBit(oldp+2675,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___extract_io_i_bits_address_T_1))));
            tracep->chgBit(oldp+2676,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___extract_io_i_bits_address_T_1)))));
            tracep->chgBit(oldp+2677,((IData)((0ULL 
                                               == (3ULL 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___extract_io_i_bits_address_T_1)))));
            tracep->chgBit(oldp+2678,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_acc) 
                                             | (IData)(
                                                       (0ULL 
                                                        == 
                                                        (3ULL 
                                                         & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___extract_io_i_bits_address_T_1)))))));
            tracep->chgBit(oldp+2679,((IData)((1ULL 
                                               == (3ULL 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___extract_io_i_bits_address_T_1)))));
            tracep->chgBit(oldp+2680,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_acc) 
                                             | (IData)(
                                                       (1ULL 
                                                        == 
                                                        (3ULL 
                                                         & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___extract_io_i_bits_address_T_1)))))));
            tracep->chgBit(oldp+2681,((IData)((2ULL 
                                               == (3ULL 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___extract_io_i_bits_address_T_1)))));
            tracep->chgBit(oldp+2682,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_acc_1) 
                                             | (IData)(
                                                       (2ULL 
                                                        == 
                                                        (3ULL 
                                                         & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___extract_io_i_bits_address_T_1)))))));
            tracep->chgBit(oldp+2683,((IData)((3ULL 
                                               == (3ULL 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___extract_io_i_bits_address_T_1)))));
            tracep->chgBit(oldp+2684,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_acc_1) 
                                             | ((IData)(
                                                        (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___extract_io_i_bits_address_T_1 
                                                         >> 1U)) 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___extract_io_i_bits_address_T_1))))));
            tracep->chgCData(oldp+2685,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask),4);
            tracep->chgBit(oldp+2686,(((((((((0U == 
                                              (7U & 
                                               ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source) 
                                                >> 3U))) 
                                             | (1U 
                                                == 
                                                (7U 
                                                 & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source) 
                                                    >> 3U)))) 
                                            | (2U == 
                                               (7U 
                                                & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source) 
                                                   >> 3U)))) 
                                           | (3U == 
                                              (7U & 
                                               ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source) 
                                                >> 3U)))) 
                                          | (4U == 
                                             (7U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source) 
                                               >> 3U)))) 
                                         | (5U == (7U 
                                                   & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source) 
                                                      >> 3U)))) 
                                        | (6U == (7U 
                                                  & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source) 
                                                     >> 3U)))) 
                                       | (7U == (7U 
                                                 & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source) 
                                                    >> 3U))))));
            tracep->chgBit(oldp+2687,(((((((((0U == 
                                              (7U & 
                                               ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T) 
                                                >> 3U))) 
                                             | (1U 
                                                == 
                                                (7U 
                                                 & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T) 
                                                    >> 3U)))) 
                                            | (2U == 
                                               (7U 
                                                & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T) 
                                                   >> 3U)))) 
                                           | (3U == 
                                              (7U & 
                                               ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T) 
                                                >> 3U)))) 
                                          | (4U == 
                                             (7U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T) 
                                               >> 3U)))) 
                                         | (5U == (7U 
                                                   & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T) 
                                                      >> 3U)))) 
                                        | (6U == (7U 
                                                  & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T) 
                                                     >> 3U)))) 
                                       | (7U == (7U 
                                                 & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T) 
                                                    >> 3U))))));
            tracep->chgCData(oldp+2688,((0xffU & (~ 
                                                  (0x7fffffU 
                                                   & ((IData)(0xffU) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_c_bits_size)))))),8);
            tracep->chgBit(oldp+2689,((0U == (0xffU 
                                              & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_address_T_1) 
                                                 & (~ 
                                                    (0x7fffffU 
                                                     & ((IData)(0xffU) 
                                                        << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_c_bits_size)))))))));
            tracep->chgBit(oldp+2690,((((0ULL == (0x180000000ULL 
                                                  & (QData)((IData)(
                                                                    (0x80000000U 
                                                                     ^ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_address_T_1)))))) 
                                        | (0ULL == 
                                           (0x1c0000000ULL 
                                            & (QData)((IData)(
                                                              (0x40000000U 
                                                               ^ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_address_T_1))))))) 
                                       | (0ULL == (0x1fffff000ULL 
                                                   & (QData)((IData)(
                                                                     (0x1000U 
                                                                      ^ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_address_T_1)))))))));
            tracep->chgBit(oldp+2691,((1U > (1U & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                   >> 0x10U)))));
            tracep->chgCData(oldp+2692,((0x3fU & (~ 
                                                  (0x1fffffU 
                                                   & (((IData)(0xffU) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_size)) 
                                                      >> 2U))))),6);
            tracep->chgBit(oldp+2693,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_opcode) 
                                                >> 2U)))));
            tracep->chgCData(oldp+2694,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter),6);
            tracep->chgCData(oldp+2695,((0x3fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter) 
                                                  - (IData)(1U)))),6);
            tracep->chgBit(oldp+2696,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter))));
            tracep->chgCData(oldp+2697,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__opcode),3);
            tracep->chgCData(oldp+2698,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__param),3);
            tracep->chgCData(oldp+2699,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__size),4);
            tracep->chgCData(oldp+2700,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__source),6);
            tracep->chgIData(oldp+2701,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__address),32);
            tracep->chgCData(oldp+2702,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter),6);
            tracep->chgCData(oldp+2703,((0x3fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter) 
                                                  - (IData)(1U)))),6);
            tracep->chgBit(oldp+2704,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter))));
            tracep->chgCData(oldp+2705,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__opcode_1),3);
            tracep->chgCData(oldp+2706,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__param_1),2);
            tracep->chgCData(oldp+2707,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__size_1),4);
            tracep->chgCData(oldp+2708,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__source_1),6);
            tracep->chgBit(oldp+2709,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__denied));
            tracep->chgCData(oldp+2710,((0x3fU & (~ 
                                                  (0x1fffffU 
                                                   & (((IData)(0xffU) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_c_bits_size)) 
                                                      >> 2U))))),6);
            tracep->chgBit(oldp+2711,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_c_bits_opcode))));
            tracep->chgCData(oldp+2712,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter),6);
            tracep->chgCData(oldp+2713,((0x3fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter) 
                                                  - (IData)(1U)))),6);
            tracep->chgBit(oldp+2714,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter))));
            tracep->chgCData(oldp+2715,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__opcode_3),3);
            tracep->chgCData(oldp+2716,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__param_3),3);
            tracep->chgCData(oldp+2717,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__size_3),4);
            tracep->chgCData(oldp+2718,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__source_3),6);
            tracep->chgIData(oldp+2719,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__address_2),32);
            tracep->chgQData(oldp+2720,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight),64);
            tracep->chgWData(oldp+2722,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_opcodes),256);
            tracep->chgWData(oldp+2730,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_sizes),512);
            tracep->chgCData(oldp+2746,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter_1),6);
            tracep->chgCData(oldp+2747,((0x3fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter_1) 
                                                  - (IData)(1U)))),6);
            tracep->chgBit(oldp+2748,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter_1))));
            tracep->chgCData(oldp+2749,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1),6);
            tracep->chgCData(oldp+2750,((0x3fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1) 
                                                  - (IData)(1U)))),6);
            tracep->chgBit(oldp+2751,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))));
            tracep->chgQData(oldp+2752,(((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_valid) 
                                           & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                          & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                          ? (1ULL << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source))
                                          : 0ULL)),64);
            tracep->chgQData(oldp+2754,(((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                           & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                          & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                          ? (1ULL << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source))
                                          : 0ULL)),64);
            __Vtemp8323[0U] = (__Vconst345[0U] & ((
                                                   (__Vconst346[1U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___a_opcode_lookup_T_1[1U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[0U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___a_opcode_lookup_T_1[0U]) 
                                                     >> 1U)));
            __Vtemp8323[1U] = (__Vconst345[1U] & ((
                                                   (__Vconst346[2U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___a_opcode_lookup_T_1[2U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[1U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___a_opcode_lookup_T_1[1U]) 
                                                     >> 1U)));
            __Vtemp8323[2U] = (__Vconst345[2U] & ((
                                                   (__Vconst346[3U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___a_opcode_lookup_T_1[3U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[2U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___a_opcode_lookup_T_1[2U]) 
                                                     >> 1U)));
            __Vtemp8323[3U] = (__Vconst345[3U] & ((
                                                   (__Vconst346[4U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___a_opcode_lookup_T_1[4U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[3U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___a_opcode_lookup_T_1[3U]) 
                                                     >> 1U)));
            __Vtemp8323[4U] = (__Vconst345[4U] & ((
                                                   (__Vconst346[5U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___a_opcode_lookup_T_1[5U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[4U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___a_opcode_lookup_T_1[4U]) 
                                                     >> 1U)));
            __Vtemp8323[5U] = (__Vconst345[5U] & ((
                                                   (__Vconst346[6U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___a_opcode_lookup_T_1[6U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[5U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___a_opcode_lookup_T_1[5U]) 
                                                     >> 1U)));
            __Vtemp8323[6U] = (__Vconst345[6U] & ((
                                                   (__Vconst346[7U] 
                                                    & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___a_opcode_lookup_T_1[7U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst346[6U] 
                                                      & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___a_opcode_lookup_T_1[6U]) 
                                                     >> 1U)));
            __Vtemp8323[7U] = (__Vconst345[7U] & ((
                                                   __Vconst346[7U] 
                                                   & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___a_opcode_lookup_T_1[7U]) 
                                                  >> 1U));
            VL_EXTEND_WW(256,255, __Vtemp8324, __Vtemp8323);
            tracep->chgCData(oldp+2756,((0xfU & __Vtemp8324[0U])),4);
            VL_SHIFTR_WWI(512,512,9, __Vtemp8325, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_sizes, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source) 
                           << 3U));
            __Vtemp8328[0U] = (__Vconst141[0U] & ((
                                                   (__Vconst3625[1U] 
                                                    & __Vtemp8325[1U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst3625[0U] 
                                                      & __Vtemp8325[0U]) 
                                                     >> 1U)));
            __Vtemp8328[1U] = (__Vconst141[1U] & ((
                                                   (__Vconst3625[2U] 
                                                    & __Vtemp8325[2U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst3625[1U] 
                                                      & __Vtemp8325[1U]) 
                                                     >> 1U)));
            __Vtemp8328[2U] = (__Vconst141[2U] & ((
                                                   (__Vconst3625[3U] 
                                                    & __Vtemp8325[3U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst3625[2U] 
                                                      & __Vtemp8325[2U]) 
                                                     >> 1U)));
            __Vtemp8328[3U] = (__Vconst141[3U] & ((
                                                   (__Vconst3625[4U] 
                                                    & __Vtemp8325[4U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst3625[3U] 
                                                      & __Vtemp8325[3U]) 
                                                     >> 1U)));
            __Vtemp8328[4U] = (__Vconst141[4U] & ((
                                                   (__Vconst3625[5U] 
                                                    & __Vtemp8325[5U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst3625[4U] 
                                                      & __Vtemp8325[4U]) 
                                                     >> 1U)));
            __Vtemp8328[5U] = (__Vconst141[5U] & ((
                                                   (__Vconst3625[6U] 
                                                    & __Vtemp8325[6U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst3625[5U] 
                                                      & __Vtemp8325[5U]) 
                                                     >> 1U)));
            __Vtemp8328[6U] = (__Vconst141[6U] & ((
                                                   (__Vconst3625[7U] 
                                                    & __Vtemp8325[7U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst3625[6U] 
                                                      & __Vtemp8325[6U]) 
                                                     >> 1U)));
            __Vtemp8328[7U] = (__Vconst141[7U] & ((
                                                   (__Vconst3625[8U] 
                                                    & __Vtemp8325[8U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst3625[7U] 
                                                      & __Vtemp8325[7U]) 
                                                     >> 1U)));
            __Vtemp8328[8U] = (__Vconst141[8U] & ((
                                                   (__Vconst3625[9U] 
                                                    & __Vtemp8325[9U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst3625[8U] 
                                                      & __Vtemp8325[8U]) 
                                                     >> 1U)));
            __Vtemp8328[9U] = (__Vconst141[9U] & ((
                                                   (__Vconst3625[0xaU] 
                                                    & __Vtemp8325[0xaU]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst3625[9U] 
                                                      & __Vtemp8325[9U]) 
                                                     >> 1U)));
            __Vtemp8328[0xaU] = (__Vconst141[0xaU] 
                                 & (((__Vconst3625[0xbU] 
                                      & __Vtemp8325[0xbU]) 
                                     << 0x1fU) | ((
                                                   __Vconst3625[0xaU] 
                                                   & __Vtemp8325[0xaU]) 
                                                  >> 1U)));
            __Vtemp8328[0xbU] = (__Vconst141[0xbU] 
                                 & (((__Vconst3625[0xcU] 
                                      & __Vtemp8325[0xcU]) 
                                     << 0x1fU) | ((
                                                   __Vconst3625[0xbU] 
                                                   & __Vtemp8325[0xbU]) 
                                                  >> 1U)));
            __Vtemp8328[0xcU] = (__Vconst141[0xcU] 
                                 & (((__Vconst3625[0xdU] 
                                      & __Vtemp8325[0xdU]) 
                                     << 0x1fU) | ((
                                                   __Vconst3625[0xcU] 
                                                   & __Vtemp8325[0xcU]) 
                                                  >> 1U)));
            __Vtemp8328[0xdU] = (__Vconst141[0xdU] 
                                 & (((__Vconst3625[0xeU] 
                                      & __Vtemp8325[0xeU]) 
                                     << 0x1fU) | ((
                                                   __Vconst3625[0xdU] 
                                                   & __Vtemp8325[0xdU]) 
                                                  >> 1U)));
            __Vtemp8328[0xeU] = (__Vconst141[0xeU] 
                                 & (((__Vconst3625[0xfU] 
                                      & __Vtemp8325[0xfU]) 
                                     << 0x1fU) | ((
                                                   __Vconst3625[0xeU] 
                                                   & __Vtemp8325[0xeU]) 
                                                  >> 1U)));
            __Vtemp8328[0xfU] = (__Vconst141[0xfU] 
                                 & ((__Vconst3625[0xfU] 
                                     & __Vtemp8325[0xfU]) 
                                    >> 1U));
            VL_EXTEND_WW(512,511, __Vtemp8329, __Vtemp8328);
            tracep->chgCData(oldp+2757,((0xffU & __Vtemp8329[0U])),8);
            VL_SHIFTL_WWI(527,527,9, __Vtemp8330, __Vconst621, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source) 
                           << 2U));
            __Vtemp8334[0U] = (__Vconst620[0U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8330[0U]
                                                   : 
                                                  __Vconst623[0U]));
            __Vtemp8334[1U] = (__Vconst620[1U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8330[1U]
                                                   : 
                                                  __Vconst623[1U]));
            __Vtemp8334[2U] = (__Vconst620[2U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8330[2U]
                                                   : 
                                                  __Vconst623[2U]));
            __Vtemp8334[3U] = (__Vconst620[3U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8330[3U]
                                                   : 
                                                  __Vconst623[3U]));
            __Vtemp8334[4U] = (__Vconst620[4U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8330[4U]
                                                   : 
                                                  __Vconst623[4U]));
            __Vtemp8334[5U] = (__Vconst620[5U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8330[5U]
                                                   : 
                                                  __Vconst623[5U]));
            __Vtemp8334[6U] = (__Vconst620[6U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8330[6U]
                                                   : 
                                                  __Vconst623[6U]));
            __Vtemp8334[7U] = (__Vconst620[7U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8330[7U]
                                                   : 
                                                  __Vconst623[7U]));
            tracep->chgWData(oldp+2758,(__Vtemp8334),256);
            VL_SHIFTL_WWI(527,527,9, __Vtemp8335, __Vconst878, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source) 
                           << 3U));
            __Vtemp8339[0U] = (__Vconst620[0U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8335[0U]
                                                   : 
                                                  __Vconst623[0U]));
            __Vtemp8339[1U] = (__Vconst620[1U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8335[1U]
                                                   : 
                                                  __Vconst623[1U]));
            __Vtemp8339[2U] = (__Vconst620[2U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8335[2U]
                                                   : 
                                                  __Vconst623[2U]));
            __Vtemp8339[3U] = (__Vconst620[3U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8335[3U]
                                                   : 
                                                  __Vconst623[3U]));
            __Vtemp8339[4U] = (__Vconst620[4U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8335[4U]
                                                   : 
                                                  __Vconst623[4U]));
            __Vtemp8339[5U] = (__Vconst620[5U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8335[5U]
                                                   : 
                                                  __Vconst623[5U]));
            __Vtemp8339[6U] = (__Vconst620[6U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8335[6U]
                                                   : 
                                                  __Vconst623[6U]));
            __Vtemp8339[7U] = (__Vconst620[7U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8335[7U]
                                                   : 
                                                  __Vconst623[7U]));
            __Vtemp8339[8U] = (__Vconst620[8U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8335[8U]
                                                   : 
                                                  __Vconst623[8U]));
            __Vtemp8339[9U] = (__Vconst620[9U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                                   & (6U 
                                                      != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8335[9U]
                                                   : 
                                                  __Vconst623[9U]));
            __Vtemp8339[0xaU] = (__Vconst620[0xaU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                     & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                     ? __Vtemp8335[0xaU]
                                     : __Vconst623[0xaU]));
            __Vtemp8339[0xbU] = (__Vconst620[0xbU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                     & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                     ? __Vtemp8335[0xbU]
                                     : __Vconst623[0xbU]));
            __Vtemp8339[0xcU] = (__Vconst620[0xcU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                     & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                     ? __Vtemp8335[0xcU]
                                     : __Vconst623[0xcU]));
            __Vtemp8339[0xdU] = (__Vconst620[0xdU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                     & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                     ? __Vtemp8335[0xdU]
                                     : __Vconst623[0xdU]));
            __Vtemp8339[0xeU] = (__Vconst620[0xeU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                     & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                     ? __Vtemp8335[0xeU]
                                     : __Vconst623[0xeU]));
            __Vtemp8339[0xfU] = (__Vconst620[0xfU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))) 
                                     & (6U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                     ? __Vtemp8335[0xfU]
                                     : __Vconst623[0xfU]));
            tracep->chgWData(oldp+2766,(__Vtemp8339),512);
            tracep->chgIData(oldp+2782,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__watchdog),32);
            tracep->chgQData(oldp+2783,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_1),64);
            tracep->chgWData(oldp+2785,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_sizes_1),512);
            tracep->chgCData(oldp+2801,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter_1),6);
            tracep->chgCData(oldp+2802,((0x3fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter_1) 
                                                  - (IData)(1U)))),6);
            tracep->chgBit(oldp+2803,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter_1))));
            tracep->chgCData(oldp+2804,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2),6);
            tracep->chgCData(oldp+2805,((0x3fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2) 
                                                  - (IData)(1U)))),6);
            tracep->chgBit(oldp+2806,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2))));
            tracep->chgQData(oldp+2807,(((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_valid) 
                                           & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2))) 
                                          & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                          ? (1ULL << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source))
                                          : 0ULL)),64);
            tracep->chgQData(oldp+2809,(((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                           & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2))) 
                                          & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                          ? (1ULL << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source))
                                          : 0ULL)),64);
            VL_SHIFTR_WWI(512,512,9, __Vtemp8340, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_sizes_1, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source) 
                           << 3U));
            __Vtemp8343[0U] = (__Vconst141[0U] & ((
                                                   (__Vconst3625[1U] 
                                                    & __Vtemp8340[1U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst3625[0U] 
                                                      & __Vtemp8340[0U]) 
                                                     >> 1U)));
            __Vtemp8343[1U] = (__Vconst141[1U] & ((
                                                   (__Vconst3625[2U] 
                                                    & __Vtemp8340[2U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst3625[1U] 
                                                      & __Vtemp8340[1U]) 
                                                     >> 1U)));
            __Vtemp8343[2U] = (__Vconst141[2U] & ((
                                                   (__Vconst3625[3U] 
                                                    & __Vtemp8340[3U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst3625[2U] 
                                                      & __Vtemp8340[2U]) 
                                                     >> 1U)));
            __Vtemp8343[3U] = (__Vconst141[3U] & ((
                                                   (__Vconst3625[4U] 
                                                    & __Vtemp8340[4U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst3625[3U] 
                                                      & __Vtemp8340[3U]) 
                                                     >> 1U)));
            __Vtemp8343[4U] = (__Vconst141[4U] & ((
                                                   (__Vconst3625[5U] 
                                                    & __Vtemp8340[5U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst3625[4U] 
                                                      & __Vtemp8340[4U]) 
                                                     >> 1U)));
            __Vtemp8343[5U] = (__Vconst141[5U] & ((
                                                   (__Vconst3625[6U] 
                                                    & __Vtemp8340[6U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst3625[5U] 
                                                      & __Vtemp8340[5U]) 
                                                     >> 1U)));
            __Vtemp8343[6U] = (__Vconst141[6U] & ((
                                                   (__Vconst3625[7U] 
                                                    & __Vtemp8340[7U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst3625[6U] 
                                                      & __Vtemp8340[6U]) 
                                                     >> 1U)));
            __Vtemp8343[7U] = (__Vconst141[7U] & ((
                                                   (__Vconst3625[8U] 
                                                    & __Vtemp8340[8U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst3625[7U] 
                                                      & __Vtemp8340[7U]) 
                                                     >> 1U)));
            __Vtemp8343[8U] = (__Vconst141[8U] & ((
                                                   (__Vconst3625[9U] 
                                                    & __Vtemp8340[9U]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst3625[8U] 
                                                      & __Vtemp8340[8U]) 
                                                     >> 1U)));
            __Vtemp8343[9U] = (__Vconst141[9U] & ((
                                                   (__Vconst3625[0xaU] 
                                                    & __Vtemp8340[0xaU]) 
                                                   << 0x1fU) 
                                                  | ((__Vconst3625[9U] 
                                                      & __Vtemp8340[9U]) 
                                                     >> 1U)));
            __Vtemp8343[0xaU] = (__Vconst141[0xaU] 
                                 & (((__Vconst3625[0xbU] 
                                      & __Vtemp8340[0xbU]) 
                                     << 0x1fU) | ((
                                                   __Vconst3625[0xaU] 
                                                   & __Vtemp8340[0xaU]) 
                                                  >> 1U)));
            __Vtemp8343[0xbU] = (__Vconst141[0xbU] 
                                 & (((__Vconst3625[0xcU] 
                                      & __Vtemp8340[0xcU]) 
                                     << 0x1fU) | ((
                                                   __Vconst3625[0xbU] 
                                                   & __Vtemp8340[0xbU]) 
                                                  >> 1U)));
            __Vtemp8343[0xcU] = (__Vconst141[0xcU] 
                                 & (((__Vconst3625[0xdU] 
                                      & __Vtemp8340[0xdU]) 
                                     << 0x1fU) | ((
                                                   __Vconst3625[0xcU] 
                                                   & __Vtemp8340[0xcU]) 
                                                  >> 1U)));
            __Vtemp8343[0xdU] = (__Vconst141[0xdU] 
                                 & (((__Vconst3625[0xeU] 
                                      & __Vtemp8340[0xeU]) 
                                     << 0x1fU) | ((
                                                   __Vconst3625[0xdU] 
                                                   & __Vtemp8340[0xdU]) 
                                                  >> 1U)));
            __Vtemp8343[0xeU] = (__Vconst141[0xeU] 
                                 & (((__Vconst3625[0xfU] 
                                      & __Vtemp8340[0xfU]) 
                                     << 0x1fU) | ((
                                                   __Vconst3625[0xeU] 
                                                   & __Vtemp8340[0xeU]) 
                                                  >> 1U)));
            __Vtemp8343[0xfU] = (__Vconst141[0xfU] 
                                 & ((__Vconst3625[0xfU] 
                                     & __Vtemp8340[0xfU]) 
                                    >> 1U));
            VL_EXTEND_WW(512,511, __Vtemp8344, __Vtemp8343);
            tracep->chgCData(oldp+2811,((0xffU & __Vtemp8344[0U])),8);
            VL_SHIFTL_WWI(527,527,9, __Vtemp8345, __Vconst878, 
                          ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_source) 
                           << 3U));
            __Vtemp8349[0U] = (__Vconst620[0U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8345[0U]
                                                   : 
                                                  __Vconst623[0U]));
            __Vtemp8349[1U] = (__Vconst620[1U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8345[1U]
                                                   : 
                                                  __Vconst623[1U]));
            __Vtemp8349[2U] = (__Vconst620[2U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8345[2U]
                                                   : 
                                                  __Vconst623[2U]));
            __Vtemp8349[3U] = (__Vconst620[3U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8345[3U]
                                                   : 
                                                  __Vconst623[3U]));
            __Vtemp8349[4U] = (__Vconst620[4U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8345[4U]
                                                   : 
                                                  __Vconst623[4U]));
            __Vtemp8349[5U] = (__Vconst620[5U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8345[5U]
                                                   : 
                                                  __Vconst623[5U]));
            __Vtemp8349[6U] = (__Vconst620[6U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8345[6U]
                                                   : 
                                                  __Vconst623[6U]));
            __Vtemp8349[7U] = (__Vconst620[7U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8345[7U]
                                                   : 
                                                  __Vconst623[7U]));
            __Vtemp8349[8U] = (__Vconst620[8U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8345[8U]
                                                   : 
                                                  __Vconst623[8U]));
            __Vtemp8349[9U] = (__Vconst620[9U] & ((
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                                    & (0U 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2))) 
                                                   & (6U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                                   ? 
                                                  __Vtemp8345[9U]
                                                   : 
                                                  __Vconst623[9U]));
            __Vtemp8349[0xaU] = (__Vconst620[0xaU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                     ? __Vtemp8345[0xaU]
                                     : __Vconst623[0xaU]));
            __Vtemp8349[0xbU] = (__Vconst620[0xbU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                     ? __Vtemp8345[0xbU]
                                     : __Vconst623[0xbU]));
            __Vtemp8349[0xcU] = (__Vconst620[0xcU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                     ? __Vtemp8345[0xcU]
                                     : __Vconst623[0xcU]));
            __Vtemp8349[0xdU] = (__Vconst620[0xdU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                     ? __Vtemp8345[0xdU]
                                     : __Vconst623[0xdU]));
            __Vtemp8349[0xeU] = (__Vconst620[0xeU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                     ? __Vtemp8345[0xeU]
                                     : __Vconst623[0xeU]));
            __Vtemp8349[0xfU] = (__Vconst620[0xfU] 
                                 & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___d_first_T) 
                                      & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2))) 
                                     & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_opcode)))
                                     ? __Vtemp8345[0xfU]
                                     : __Vconst623[0xfU]));
            tracep->chgWData(oldp+2812,(__Vtemp8349),512);
            tracep->chgIData(oldp+2828,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__watchdog_1),32);
            tracep->chgBit(oldp+2829,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_2));
            tracep->chgCData(oldp+2830,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_3),6);
            tracep->chgCData(oldp+2831,((0x3fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_3) 
                                                  - (IData)(1U)))),6);
            tracep->chgBit(oldp+2832,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_3))));
            tracep->chgBit(oldp+2833,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___GEN_84))));
            tracep->chgBit(oldp+2834,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__source_ok));
            tracep->chgBit(oldp+2835,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__mask_acc));
            tracep->chgBit(oldp+2836,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__mask_acc_1));
            tracep->chgBit(oldp+2837,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__mask_acc) 
                                             | (IData)(
                                                       (0U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))))));
            tracep->chgBit(oldp+2838,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__mask_acc) 
                                             | (IData)(
                                                       (1U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))))));
            tracep->chgBit(oldp+2839,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__mask_acc_1) 
                                             | (IData)(
                                                       (2U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))))));
            tracep->chgBit(oldp+2840,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__mask_acc_1) 
                                             | ((vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address 
                                                 >> 1U) 
                                                & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)))));
            tracep->chgCData(oldp+2841,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__mask),4);
            tracep->chgBit(oldp+2842,(1U));
            tracep->chgCData(oldp+2843,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first_counter),4);
            tracep->chgCData(oldp+2844,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first_counter) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2845,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first_counter))));
            tracep->chgCData(oldp+2846,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__opcode),3);
            tracep->chgCData(oldp+2847,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__size),3);
            tracep->chgCData(oldp+2848,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__source),4);
            tracep->chgIData(oldp+2849,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__address),32);
            tracep->chgCData(oldp+2850,((0xfU & (~ 
                                                 (0x7ffU 
                                                  & (((IData)(0x3fU) 
                                                      << 
                                                      (7U 
                                                       & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT___GEN_3))) 
                                                     >> 2U))))),4);
            tracep->chgBit(oldp+2851,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_d_bits_opcode))));
            tracep->chgCData(oldp+2852,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter),4);
            tracep->chgCData(oldp+2853,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2854,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter))));
            tracep->chgCData(oldp+2855,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__opcode_1),3);
            tracep->chgCData(oldp+2856,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__param_1),2);
            tracep->chgCData(oldp+2857,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__size_1),3);
            tracep->chgCData(oldp+2858,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__source_1),4);
            tracep->chgCData(oldp+2859,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__sink),5);
            tracep->chgBit(oldp+2860,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__denied));
            tracep->chgSData(oldp+2861,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight),16);
            tracep->chgQData(oldp+2862,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight_opcodes),64);
            tracep->chgQData(oldp+2864,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight_sizes),64);
            tracep->chgCData(oldp+2866,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first_counter_1),4);
            tracep->chgCData(oldp+2867,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first_counter_1) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2868,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first_counter_1))));
            tracep->chgCData(oldp+2869,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter_1),4);
            tracep->chgCData(oldp+2870,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter_1) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2871,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter_1))));
            tracep->chgCData(oldp+2872,((0xfU & (IData)(
                                                        (7ULL 
                                                         & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___a_opcode_lookup_T_1 
                                                            >> 1U))))),4);
            tracep->chgCData(oldp+2873,((0xfU & (IData)(
                                                        (0x7fffffffffffffffULL 
                                                         & (((0x3fU 
                                                              >= 
                                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_d_bits_source) 
                                                               << 2U))
                                                              ? 
                                                             (0xfULL 
                                                              & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight_sizes 
                                                                 >> 
                                                                 ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_d_bits_source) 
                                                                  << 2U)))
                                                              : 0ULL) 
                                                            >> 1U))))),4);
            tracep->chgIData(oldp+2874,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__watchdog),32);
            tracep->chgSData(oldp+2875,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight_1),16);
            tracep->chgQData(oldp+2876,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight_sizes_1),64);
            tracep->chgCData(oldp+2878,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter_2),4);
            tracep->chgCData(oldp+2879,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter_2) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2880,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter_2))));
            tracep->chgCData(oldp+2881,((0xfU & (IData)(
                                                        (0x7fffffffffffffffULL 
                                                         & (((0x3fU 
                                                              >= 
                                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_d_bits_source) 
                                                               << 2U))
                                                              ? 
                                                             (0xfULL 
                                                              & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight_sizes_1 
                                                                 >> 
                                                                 ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_d_bits_source) 
                                                                  << 2U)))
                                                              : 0ULL) 
                                                            >> 1U))))),4);
            tracep->chgIData(oldp+2882,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__watchdog_1),32);
            tracep->chgBit(oldp+2883,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_last));
            tracep->chgBit(oldp+2884,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_o_last));
            tracep->chgBit(oldp+2885,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_ready));
            tracep->chgCData(oldp+2886,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_opcode),3);
            tracep->chgCData(oldp+2887,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__maybe_full)
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_param
                                         [0U] : 0U)),3);
            tracep->chgCData(oldp+2888,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_size),3);
            tracep->chgCData(oldp+2889,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source),4);
            tracep->chgIData(oldp+2890,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__maybe_full)
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_address
                                         [0U] : vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_address)),32);
            tracep->chgCData(oldp+2891,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_mask),4);
            tracep->chgIData(oldp+2892,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_data),32);
            tracep->chgBit(oldp+2893,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_o_ready));
            VL_EXTEND_WI(99,32, __Vtemp8350, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_data);
            tracep->chgIData(oldp+2894,(((1U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_opcode))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__wide[0U]
                                          : __Vtemp8350[0U])),32);
            tracep->chgCData(oldp+2895,((0xfU & (~ 
                                                 (0x7ffU 
                                                  & (((IData)(0x3fU) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_size)) 
                                                     >> 2U))))),4);
            tracep->chgBit(oldp+2896,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_opcode) 
                                                >> 2U)))));
            tracep->chgCData(oldp+2897,(((4U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_opcode))
                                          ? 0U : (0xfU 
                                                  & (~ 
                                                     (0x7ffU 
                                                      & (((IData)(0x3fU) 
                                                          << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_size)) 
                                                         >> 2U)))))),4);
            tracep->chgCData(oldp+2898,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_last_counter),4);
            tracep->chgCData(oldp+2899,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_last_counter) 
                                                 - (IData)(1U)))),4);
            tracep->chgBit(oldp+2900,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_last_counter))));
            tracep->chgBit(oldp+2901,((1U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_opcode))));
            tracep->chgCData(oldp+2902,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__state),2);
            tracep->chgSData(oldp+2903,(((0xfU == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source))
                                          ? 7U : ((0xeU 
                                                   == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source))
                                                   ? 6U
                                                   : 
                                                  ((0xdU 
                                                    == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source))
                                                    ? 5U
                                                    : 
                                                   ((0xcU 
                                                     == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source))
                                                     ? 4U
                                                     : 
                                                    ((0xbU 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source))
                                                      ? 3U
                                                      : 
                                                     ((0xaU 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source))
                                                       ? 2U
                                                       : 
                                                      ((9U 
                                                        == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source))
                                                        ? 1U
                                                        : 
                                                       ((8U 
                                                         == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source))
                                                         ? 0U
                                                         : 
                                                        ((7U 
                                                          == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source))
                                                          ? 7U
                                                          : 
                                                         ((6U 
                                                           == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source))
                                                           ? 6U
                                                           : 
                                                          ((5U 
                                                            == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source))
                                                            ? 5U
                                                            : 
                                                           ((4U 
                                                             == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source))
                                                             ? 4U
                                                             : 
                                                            ((3U 
                                                              == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source))
                                                              ? 3U
                                                              : 
                                                             ((2U 
                                                               == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source))
                                                               ? 2U
                                                               : 
                                                              ((1U 
                                                                == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source))
                                                                ? 1U
                                                                : 0U)))))))))))))))),16);
            tracep->chgCData(oldp+2904,(((0xfU == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source))
                                          ? 2U : ((0xeU 
                                                   == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source))
                                                   ? 2U
                                                   : 
                                                  ((0xdU 
                                                    == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source))
                                                    ? 2U
                                                    : 
                                                   ((0xcU 
                                                     == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source))
                                                     ? 2U
                                                     : 
                                                    ((0xbU 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source))
                                                      ? 2U
                                                      : 
                                                     ((0xaU 
                                                       == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source))
                                                       ? 2U
                                                       : 
                                                      ((9U 
                                                        == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source))
                                                        ? 2U
                                                        : 
                                                       ((8U 
                                                         == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_source))
                                                         ? 2U
                                                         : 1U))))))))),3);
            tracep->chgCData(oldp+2905,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_size),4);
            tracep->chgIData(oldp+2906,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__header),32);
            tracep->chgBit(oldp+2907,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__isLastState));
            tracep->chgCData(oldp+2908,((0xfU & (((IData)(1U) 
                                                  << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_size)) 
                                                 >> 3U))),4);
            tracep->chgBit(oldp+2909,((2U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_size))));
            tracep->chgBit(oldp+2910,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_size)) 
                                             >> 6U))));
            tracep->chgBit(oldp+2911,((5U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_size))));
            tracep->chgCData(oldp+2912,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__state),4);
            tracep->chgIData(oldp+2913,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__shift),32);
            tracep->chgBit(oldp+2914,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__state) 
                                             >> 3U))));
            tracep->chgBit(oldp+2915,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__last));
            tracep->chgCData(oldp+2916,((0xffU & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_data)),8);
            tracep->chgCData(oldp+2917,((0xffU & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_data 
                                                  >> 8U))),8);
            tracep->chgCData(oldp+2918,((0xffU & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_data 
                                                  >> 0x10U))),8);
            tracep->chgCData(oldp+2919,((0xffU & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_data 
                                                  >> 0x18U))),8);
            tracep->chgBit(oldp+2920,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_mask))));
            tracep->chgBit(oldp+2921,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_mask) 
                                             >> 1U))));
            tracep->chgBit(oldp+2922,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_mask) 
                                             >> 2U))));
            tracep->chgBit(oldp+2923,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_mask) 
                                             >> 3U))));
            tracep->chgQData(oldp+2924,((((QData)((IData)(
                                                          (0xffU 
                                                           & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_data 
                                                              >> 0x18U)))) 
                                          << 0x1cU) 
                                         | (QData)((IData)(
                                                           ((0x8000000U 
                                                             & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_mask) 
                                                                << 0x18U)) 
                                                            | ((0x7f80000U 
                                                                & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_data 
                                                                   << 3U)) 
                                                               | ((0x40000U 
                                                                   & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_mask) 
                                                                      << 0x10U)) 
                                                                  | ((0x3fc00U 
                                                                      & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_data 
                                                                         << 2U)) 
                                                                     | ((0x200U 
                                                                         & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_mask) 
                                                                            << 8U)) 
                                                                        | ((0x1feU 
                                                                            & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_data 
                                                                               << 1U)) 
                                                                           | (1U 
                                                                              & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q_io_deq_bits_mask)))))))))))),36);
            tracep->chgWData(oldp+2926,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__wide),99);
            tracep->chgCData(oldp+2930,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_opcode[0]),3);
            tracep->chgCData(oldp+2931,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_opcode
                                        [0U]),3);
            tracep->chgCData(oldp+2932,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_param[0]),3);
            tracep->chgCData(oldp+2933,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_param
                                        [0U]),3);
            tracep->chgCData(oldp+2934,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_size[0]),3);
            tracep->chgCData(oldp+2935,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_size
                                        [0U]),3);
            tracep->chgCData(oldp+2936,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_source[0]),4);
            tracep->chgCData(oldp+2937,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_source
                                        [0U]),4);
            tracep->chgIData(oldp+2938,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_address[0]),32);
            tracep->chgIData(oldp+2939,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_address
                                        [0U]),32);
            tracep->chgCData(oldp+2940,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_mask[0]),4);
            tracep->chgCData(oldp+2941,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_mask
                                        [0U]),4);
            tracep->chgIData(oldp+2942,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_data[0]),32);
            tracep->chgIData(oldp+2943,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_data
                                        [0U]),32);
            tracep->chgBit(oldp+2944,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__maybe_full));
            tracep->chgCData(oldp+2945,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkB__DOT__state),2);
            tracep->chgCData(oldp+2946,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkC__DOT__state),2);
            tracep->chgBit(oldp+2947,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_ready));
            tracep->chgCData(oldp+2948,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode),3);
            tracep->chgCData(oldp+2949,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full)
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_param
                                         [0U] : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_param))),2);
            tracep->chgCData(oldp+2950,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_size),4);
            tracep->chgBit(oldp+2951,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full) 
                                       & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_sink
                                       [0U])));
            tracep->chgBit(oldp+2952,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full)
                                        ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_denied
                                       [0U] : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_denied))));
            tracep->chgIData(oldp+2953,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full)
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_data
                                         [0U] : vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__widget_1_auto_in_d_bits_data)),32);
            tracep->chgCData(oldp+2954,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__state),2);
            tracep->chgCData(oldp+2955,((0x3fU & (~ 
                                                  (0x1fffffU 
                                                   & (((IData)(0xffU) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_size)) 
                                                      >> 2U))))),6);
            tracep->chgBit(oldp+2956,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode))));
            tracep->chgCData(oldp+2957,(((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode))
                                          ? (0x3fU 
                                             & (~ (0x1fffffU 
                                                   & (((IData)(0xffU) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_size)) 
                                                      >> 2U))))
                                          : 0U)),6);
            tracep->chgCData(oldp+2958,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_last_counter),6);
            tracep->chgCData(oldp+2959,((0x3fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_last_counter) 
                                                  - (IData)(1U)))),6);
            tracep->chgBit(oldp+2960,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_last_counter))));
            tracep->chgBit(oldp+2961,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_last));
            tracep->chgBit(oldp+2962,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_grant));
            tracep->chgBit(oldp+2963,((6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode))));
            tracep->chgCData(oldp+2964,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                               >> 3U))),3);
            tracep->chgBit(oldp+2965,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__isLastState));
            tracep->chgCData(oldp+2966,((7U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_size))),3);
            tracep->chgCData(oldp+2967,((0xfU & (((IData)(1U) 
                                                  << 
                                                  (7U 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_size))) 
                                                 >> 3U))),4);
            tracep->chgBit(oldp+2968,((2U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_size))));
            tracep->chgCData(oldp+2969,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_opcode[0]),3);
            tracep->chgCData(oldp+2970,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_opcode
                                        [0U]),3);
            tracep->chgBit(oldp+2971,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full)
                                        ? (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT___do_enq_T)
                                        : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT___GEN_14))));
            tracep->chgCData(oldp+2972,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_param[0]),2);
            tracep->chgCData(oldp+2973,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_param
                                        [0U]),2);
            tracep->chgCData(oldp+2974,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_size[0]),4);
            tracep->chgCData(oldp+2975,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_size
                                        [0U]),4);
            tracep->chgCData(oldp+2976,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_source[0]),6);
            tracep->chgCData(oldp+2977,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_source
                                        [0U]),6);
            tracep->chgBit(oldp+2978,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_sink[0]));
            tracep->chgBit(oldp+2979,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_sink
                                      [0U]));
            tracep->chgBit(oldp+2980,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_denied[0]));
            tracep->chgBit(oldp+2981,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_denied
                                      [0U]));
            tracep->chgIData(oldp+2982,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_data[0]),32);
            tracep->chgIData(oldp+2983,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_data
                                        [0U]),32);
            tracep->chgBit(oldp+2984,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full));
            tracep->chgBit(oldp+2985,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full) 
                                       & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_ready) 
                                          & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_valid)))));
            tracep->chgBit(oldp+2986,((0U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free))));
            tracep->chgSData(oldp+2987,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0_io_alloc_bits),16);
            tracep->chgCData(oldp+2988,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0_io_key),3);
            tracep->chgBit(oldp+2989,((0xffU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                                & ((IData)(1U) 
                                                   << 
                                                   (7U 
                                                    & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                       >> 3U)))))));
            tracep->chgCData(oldp+2990,((7U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))),3);
            tracep->chgBit(oldp+2991,((0U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free))));
            tracep->chgSData(oldp+2992,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1_io_alloc_bits),16);
            tracep->chgCData(oldp+2993,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1_io_key),3);
            tracep->chgBit(oldp+2994,((0x7fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                                & (((IData)(1U) 
                                                    << 
                                                    (7U 
                                                     & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                        >> 3U))) 
                                                   >> 1U)))));
            tracep->chgBit(oldp+2995,((0U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free))));
            tracep->chgSData(oldp+2996,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2_io_alloc_bits),16);
            tracep->chgCData(oldp+2997,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2_io_key),3);
            tracep->chgBit(oldp+2998,((0x3fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                                & (((IData)(1U) 
                                                    << 
                                                    (7U 
                                                     & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                        >> 3U))) 
                                                   >> 2U)))));
            tracep->chgBit(oldp+2999,((0U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free))));
            tracep->chgSData(oldp+3000,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3_io_alloc_bits),16);
            tracep->chgCData(oldp+3001,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3_io_key),3);
            tracep->chgBit(oldp+3002,((0x1fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                                & (((IData)(1U) 
                                                    << 
                                                    (7U 
                                                     & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                        >> 3U))) 
                                                   >> 3U)))));
            tracep->chgBit(oldp+3003,((0U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free))));
            tracep->chgSData(oldp+3004,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4_io_alloc_bits),16);
            tracep->chgCData(oldp+3005,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4_io_key),3);
            tracep->chgBit(oldp+3006,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                               & (((IData)(1U) 
                                                   << 
                                                   (7U 
                                                    & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                       >> 3U))) 
                                                  >> 4U)))));
            tracep->chgBit(oldp+3007,((0U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free))));
            tracep->chgSData(oldp+3008,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5_io_alloc_bits),16);
            tracep->chgCData(oldp+3009,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5_io_key),3);
            tracep->chgBit(oldp+3010,((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                             & (((IData)(1U) 
                                                 << 
                                                 (7U 
                                                  & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                     >> 3U))) 
                                                >> 5U)))));
            tracep->chgBit(oldp+3011,((0U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free))));
            tracep->chgSData(oldp+3012,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6_io_alloc_bits),16);
            tracep->chgCData(oldp+3013,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6_io_key),3);
            tracep->chgBit(oldp+3014,((3U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                             & (((IData)(1U) 
                                                 << 
                                                 (7U 
                                                  & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                     >> 3U))) 
                                                >> 6U)))));
            tracep->chgBit(oldp+3015,((0U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free))));
            tracep->chgSData(oldp+3016,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7_io_alloc_bits),16);
            tracep->chgCData(oldp+3017,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7_io_key),3);
            tracep->chgBit(oldp+3018,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                             & (((IData)(1U) 
                                                 << 
                                                 (7U 
                                                  & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                     >> 3U))) 
                                                >> 7U)))));
            tracep->chgBit(oldp+3019,(((1U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_last_count)) 
                                       | ((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_last_count)) 
                                          & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_last_beats_a))))));
            tracep->chgCData(oldp+3020,((((8U & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_acc_1) 
                                                  << 3U) 
                                                 | (0xfffffff8U 
                                                    & ((vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6 
                                                        << 2U) 
                                                       & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6 
                                                          << 3U))))) 
                                          | (4U & (
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_acc_1) 
                                                    | (IData)(
                                                              (2U 
                                                               == 
                                                               (3U 
                                                                & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))) 
                                                   << 2U))) 
                                         | ((2U & (
                                                   ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_acc) 
                                                    | (IData)(
                                                              (1U 
                                                               == 
                                                               (3U 
                                                                & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))) 
                                                   << 1U)) 
                                            | (1U & 
                                               ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_acc) 
                                                | (IData)(
                                                          (0U 
                                                           == 
                                                           (3U 
                                                            & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))))))),4);
            tracep->chgCData(oldp+3021,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__state),2);
            tracep->chgCData(oldp+3022,((7U & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                               >> 3U))),3);
            tracep->chgCData(oldp+3023,((7U & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                               >> 6U))),3);
            tracep->chgCData(oldp+3024,((0xfU & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                 >> 9U))),4);
            tracep->chgCData(oldp+3025,((7U & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                               >> 0xdU))),3);
            tracep->chgSData(oldp+3026,((0xffffU & 
                                         (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                          >> 0x10U))),16);
            tracep->chgBit(oldp+3027,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__state))));
            tracep->chgCData(oldp+3028,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__r_1),3);
            tracep->chgCData(oldp+3029,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__r_2),3);
            tracep->chgCData(oldp+3030,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__r_3),4);
            tracep->chgCData(oldp+3031,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__r_4),3);
            tracep->chgSData(oldp+3032,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__r_5),16);
            tracep->chgBit(oldp+3033,((1U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__state))));
            tracep->chgIData(oldp+3034,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address0_r),32);
            tracep->chgBit(oldp+3035,((2U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__state))));
            tracep->chgIData(oldp+3036,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address1_r),32);
            tracep->chgCData(oldp+3037,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_last_count),5);
            tracep->chgCData(oldp+3038,((7U & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                               >> 9U))),3);
            tracep->chgCData(oldp+3039,((0xfU & (((IData)(1U) 
                                                  << 
                                                  (7U 
                                                   & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                      >> 9U))) 
                                                 >> 3U))),4);
            tracep->chgBit(oldp+3040,((2U >= (0xfU 
                                              & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                 >> 9U)))));
            tracep->chgCData(oldp+3041,(((0x1eU & (
                                                   ((IData)(1U) 
                                                    << 
                                                    (7U 
                                                     & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                        >> 9U))) 
                                                   >> 2U)) 
                                         | (2U >= (0xfU 
                                                   & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                      >> 9U))))),5);
            tracep->chgBit(oldp+3042,((1U & (((IData)(1U) 
                                              << (7U 
                                                  & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                     >> 9U))) 
                                             >> 6U))));
            tracep->chgBit(oldp+3043,((5U >= (0xfU 
                                              & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                 >> 9U)))));
            tracep->chgCData(oldp+3044,(((2U & (((IData)(1U) 
                                                 << 
                                                 (7U 
                                                  & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                     >> 9U))) 
                                                >> 5U)) 
                                         | (5U >= (0xfU 
                                                   & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                      >> 9U))))),2);
            tracep->chgBit(oldp+3045,((1U == (7U & 
                                              (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                               >> 3U)))));
            tracep->chgCData(oldp+3046,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_last_beats_a),5);
            tracep->chgBit(oldp+3047,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_last_count))));
            tracep->chgBit(oldp+3048,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_last));
            tracep->chgBit(oldp+3049,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_1) 
                                                >> 2U)))));
            tracep->chgBit(oldp+3050,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__a_first));
            tracep->chgQData(oldp+3051,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address),64);
            tracep->chgBit(oldp+3053,(((6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_1)) 
                                       | (7U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_1)))));
            VL_EXTEND_WQ(65,64, __Vtemp8355, (0x80000000ULL 
                                              ^ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address));
            VL_EXTEND_WQ(65,64, __Vtemp8359, (0x40000000ULL 
                                              ^ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address));
            VL_EXTEND_WQ(65,64, __Vtemp8363, (0x1000ULL 
                                              ^ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address));
            tracep->chgBit(oldp+3054,((((0U == (((0x80000000U 
                                                  & __Vtemp8355[0U]) 
                                                 | __Vtemp8355[1U]) 
                                                | (1U 
                                                   & __Vtemp8355[2U]))) 
                                        | (0U == ((
                                                   (0xc0000000U 
                                                    & __Vtemp8359[0U]) 
                                                   | __Vtemp8359[1U]) 
                                                  | (1U 
                                                     & __Vtemp8359[2U])))) 
                                       | (0U == (((0xfffff000U 
                                                   & __Vtemp8363[0U]) 
                                                  | __Vtemp8363[1U]) 
                                                 | (1U 
                                                    & __Vtemp8363[2U]))))));
            VL_EXTEND_WQ(65,64, __Vtemp8367, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address);
            tracep->chgBit(oldp+3055,((0U == (0xc0000000U 
                                              & __Vtemp8367[0U]))));
            VL_EXTEND_WQ(65,64, __Vtemp8371, (0x80000000ULL 
                                              ^ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address));
            VL_EXTEND_WQ(65,64, __Vtemp8375, (0x40000000ULL 
                                              ^ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address));
            VL_EXTEND_WQ(65,64, __Vtemp8379, (0x1000ULL 
                                              ^ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address));
            VL_EXTEND_WQ(65,64, __Vtemp8383, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address);
            tracep->chgBit(oldp+3056,(((((0U == (((0x80000000U 
                                                   & __Vtemp8371[0U]) 
                                                  | __Vtemp8371[1U]) 
                                                 | (1U 
                                                    & __Vtemp8371[2U]))) 
                                         | (0U == (
                                                   ((0xc0000000U 
                                                     & __Vtemp8375[0U]) 
                                                    | __Vtemp8375[1U]) 
                                                   | (1U 
                                                      & __Vtemp8375[2U])))) 
                                        | (0U == ((
                                                   (0xfffff000U 
                                                    & __Vtemp8379[0U]) 
                                                   | __Vtemp8379[1U]) 
                                                  | (1U 
                                                     & __Vtemp8379[2U])))) 
                                       & ((~ ((6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_1)) 
                                              | (7U 
                                                 == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_1)))) 
                                          | (0U == 
                                             (0xc0000000U 
                                              & __Vtemp8383[0U]))))));
            tracep->chgCData(oldp+3057,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__source_r),3);
            tracep->chgCData(oldp+3058,((0xffU & ((IData)(1U) 
                                                  << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_4)))),8);
            VL_EXTEND_WQ(65,64, __Vtemp8387, (0x80000000ULL 
                                              ^ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address));
            VL_EXTEND_WQ(65,64, __Vtemp8391, (0x40000000ULL 
                                              ^ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address));
            VL_EXTEND_WQ(65,64, __Vtemp8395, (0x1000ULL 
                                              ^ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address));
            VL_EXTEND_WQ(65,64, __Vtemp8399, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address);
            tracep->chgQData(oldp+3059,((0xfffffffffffffULL 
                                         & ((((((0U 
                                                 == 
                                                 (((0x80000000U 
                                                    & __Vtemp8387[0U]) 
                                                   | __Vtemp8387[1U]) 
                                                  | (1U 
                                                     & __Vtemp8387[2U]))) 
                                                | (0U 
                                                   == 
                                                   (((0xc0000000U 
                                                      & __Vtemp8391[0U]) 
                                                     | __Vtemp8391[1U]) 
                                                    | (1U 
                                                       & __Vtemp8391[2U])))) 
                                               | (0U 
                                                  == 
                                                  (((0xfffff000U 
                                                     & __Vtemp8395[0U]) 
                                                    | __Vtemp8395[1U]) 
                                                   | (1U 
                                                      & __Vtemp8395[2U])))) 
                                              & ((~ 
                                                  ((6U 
                                                    == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_1)) 
                                                   | (7U 
                                                      == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_1)))) 
                                                 | (0U 
                                                    == 
                                                    (0xc0000000U 
                                                     & __Vtemp8399[0U]))))
                                              ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address
                                              : 0x1000ULL) 
                                            >> 0xcU))),52);
            tracep->chgSData(oldp+3061,((0xfffU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address))),12);
            tracep->chgBit(oldp+3062,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_3))));
            tracep->chgCData(oldp+3063,((3U & (1U | 
                                               ((IData)(1U) 
                                                << 
                                                (1U 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_3)))))),2);
            tracep->chgBit(oldp+3064,((1U & (((IData)(1U) 
                                              << (1U 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_3))) 
                                             >> 1U))));
            tracep->chgBit(oldp+3065,((1U & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6 
                                             >> 1U))));
            tracep->chgBit(oldp+3066,((1U & (~ (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6 
                                                >> 1U)))));
            tracep->chgBit(oldp+3067,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_acc));
            tracep->chgBit(oldp+3068,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_acc_1));
            tracep->chgBit(oldp+3069,((1U & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)));
            tracep->chgBit(oldp+3070,((1U & (~ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6))));
            tracep->chgBit(oldp+3071,((IData)((0U == 
                                               (3U 
                                                & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))));
            tracep->chgBit(oldp+3072,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_acc) 
                                             | (IData)(
                                                       (0U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))))));
            tracep->chgBit(oldp+3073,((IData)((1U == 
                                               (3U 
                                                & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))));
            tracep->chgBit(oldp+3074,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_acc) 
                                             | (IData)(
                                                       (1U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))))));
            tracep->chgBit(oldp+3075,((IData)((2U == 
                                               (3U 
                                                & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))));
            tracep->chgBit(oldp+3076,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_acc_1) 
                                             | (IData)(
                                                       (2U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))))));
            tracep->chgBit(oldp+3077,((IData)((3U == 
                                               (3U 
                                                & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))));
            tracep->chgBit(oldp+3078,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_acc_1) 
                                             | ((vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6 
                                                 >> 1U) 
                                                & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))));
            tracep->chgCData(oldp+3079,(((2U & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_acc) 
                                                 | (IData)(
                                                           (1U 
                                                            == 
                                                            (3U 
                                                             & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))) 
                                                << 1U)) 
                                         | (1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_acc) 
                                                  | (IData)(
                                                            (0U 
                                                             == 
                                                             (3U 
                                                              & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6))))))),2);
            tracep->chgCData(oldp+3080,(((2U & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_acc_1) 
                                                 << 1U) 
                                                | (0xfffffffeU 
                                                   & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6 
                                                      & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6 
                                                         << 1U))))) 
                                         | (1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_acc_1) 
                                                  | (IData)(
                                                            (2U 
                                                             == 
                                                             (3U 
                                                              & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6))))))),2);
            tracep->chgBit(oldp+3081,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__stall));
            tracep->chgBit(oldp+3082,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__xmit));
            tracep->chgCData(oldp+3083,((0xffU & ((IData)(1U) 
                                                  << 
                                                  (7U 
                                                   & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                      >> 3U))))),8);
            tracep->chgSData(oldp+3084,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[0]),16);
            tracep->chgSData(oldp+3085,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[1]),16);
            tracep->chgSData(oldp+3086,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[2]),16);
            tracep->chgSData(oldp+3087,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[3]),16);
            tracep->chgSData(oldp+3088,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[4]),16);
            tracep->chgSData(oldp+3089,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[5]),16);
            tracep->chgSData(oldp+3090,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[6]),16);
            tracep->chgSData(oldp+3091,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[7]),16);
            tracep->chgSData(oldp+3092,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data
                                        [(7U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
            tracep->chgCData(oldp+3093,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free),8);
            tracep->chgSData(oldp+3094,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free_sel),9);
            tracep->chgCData(oldp+3095,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free_sel) 
                                                 >> 4U))),4);
            tracep->chgCData(oldp+3096,((0xfU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free_sel))),4);
            tracep->chgBit(oldp+3097,((0U != (0xfU 
                                              & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free_sel) 
                                                 >> 4U)))));
            tracep->chgCData(oldp+3098,((3U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___io_key_T) 
                                               >> 2U))),2);
            tracep->chgCData(oldp+3099,((3U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___io_key_T))),2);
            tracep->chgBit(oldp+3100,((0U != (3U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___io_key_T) 
                                               >> 2U)))));
            tracep->chgBit(oldp+3101,((IData)((0U != 
                                               (0xaU 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___io_key_T))))));
            tracep->chgCData(oldp+3102,((((IData)((0U 
                                                   != 
                                                   (3U 
                                                    & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___io_key_T) 
                                                       >> 2U)))) 
                                          << 1U) | (IData)(
                                                           (0U 
                                                            != 
                                                            (0xaU 
                                                             & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___io_key_T)))))),2);
            tracep->chgCData(oldp+3103,(((0xffU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                                   & ((IData)(1U) 
                                                      << 
                                                      (7U 
                                                       & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                          >> 3U)))))
                                          ? (0xffU 
                                             & ((IData)(1U) 
                                                << 
                                                (7U 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                          : 0U)),8);
            tracep->chgSData(oldp+3104,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[0]),16);
            tracep->chgSData(oldp+3105,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[1]),16);
            tracep->chgSData(oldp+3106,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[2]),16);
            tracep->chgSData(oldp+3107,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[3]),16);
            tracep->chgSData(oldp+3108,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[4]),16);
            tracep->chgSData(oldp+3109,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[5]),16);
            tracep->chgSData(oldp+3110,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[6]),16);
            tracep->chgSData(oldp+3111,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[7]),16);
            tracep->chgSData(oldp+3112,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data
                                        [(7U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
            tracep->chgCData(oldp+3113,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free),8);
            tracep->chgSData(oldp+3114,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free_sel),9);
            tracep->chgCData(oldp+3115,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free_sel) 
                                                 >> 4U))),4);
            tracep->chgCData(oldp+3116,((0xfU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free_sel))),4);
            tracep->chgBit(oldp+3117,((0U != (0xfU 
                                              & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free_sel) 
                                                 >> 4U)))));
            tracep->chgCData(oldp+3118,((3U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___io_key_T) 
                                               >> 2U))),2);
            tracep->chgCData(oldp+3119,((3U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___io_key_T))),2);
            tracep->chgBit(oldp+3120,((0U != (3U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___io_key_T) 
                                               >> 2U)))));
            tracep->chgBit(oldp+3121,((IData)((0U != 
                                               (0xaU 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___io_key_T))))));
            tracep->chgCData(oldp+3122,((((IData)((0U 
                                                   != 
                                                   (3U 
                                                    & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___io_key_T) 
                                                       >> 2U)))) 
                                          << 1U) | (IData)(
                                                           (0U 
                                                            != 
                                                            (0xaU 
                                                             & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___io_key_T)))))),2);
            tracep->chgCData(oldp+3123,(((0x7fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                                   & (((IData)(1U) 
                                                       << 
                                                       (7U 
                                                        & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                           >> 3U))) 
                                                      >> 1U)))
                                          ? (0xffU 
                                             & ((IData)(1U) 
                                                << 
                                                (7U 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                          : 0U)),8);
            tracep->chgSData(oldp+3124,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[0]),16);
            tracep->chgSData(oldp+3125,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[1]),16);
            tracep->chgSData(oldp+3126,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[2]),16);
            tracep->chgSData(oldp+3127,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[3]),16);
            tracep->chgSData(oldp+3128,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[4]),16);
            tracep->chgSData(oldp+3129,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[5]),16);
            tracep->chgSData(oldp+3130,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[6]),16);
            tracep->chgSData(oldp+3131,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[7]),16);
            tracep->chgSData(oldp+3132,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data
                                        [(7U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
            tracep->chgCData(oldp+3133,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free),8);
            tracep->chgSData(oldp+3134,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free_sel),9);
            tracep->chgCData(oldp+3135,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free_sel) 
                                                 >> 4U))),4);
            tracep->chgCData(oldp+3136,((0xfU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free_sel))),4);
            tracep->chgBit(oldp+3137,((0U != (0xfU 
                                              & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free_sel) 
                                                 >> 4U)))));
            tracep->chgCData(oldp+3138,((3U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___io_key_T) 
                                               >> 2U))),2);
            tracep->chgCData(oldp+3139,((3U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___io_key_T))),2);
            tracep->chgBit(oldp+3140,((0U != (3U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___io_key_T) 
                                               >> 2U)))));
            tracep->chgBit(oldp+3141,((IData)((0U != 
                                               (0xaU 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___io_key_T))))));
            tracep->chgCData(oldp+3142,((((IData)((0U 
                                                   != 
                                                   (3U 
                                                    & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___io_key_T) 
                                                       >> 2U)))) 
                                          << 1U) | (IData)(
                                                           (0U 
                                                            != 
                                                            (0xaU 
                                                             & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___io_key_T)))))),2);
            tracep->chgCData(oldp+3143,(((0x3fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                                   & (((IData)(1U) 
                                                       << 
                                                       (7U 
                                                        & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                           >> 3U))) 
                                                      >> 2U)))
                                          ? (0xffU 
                                             & ((IData)(1U) 
                                                << 
                                                (7U 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                          : 0U)),8);
            tracep->chgSData(oldp+3144,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[0]),16);
            tracep->chgSData(oldp+3145,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[1]),16);
            tracep->chgSData(oldp+3146,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[2]),16);
            tracep->chgSData(oldp+3147,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[3]),16);
            tracep->chgSData(oldp+3148,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[4]),16);
            tracep->chgSData(oldp+3149,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[5]),16);
            tracep->chgSData(oldp+3150,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[6]),16);
            tracep->chgSData(oldp+3151,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[7]),16);
            tracep->chgSData(oldp+3152,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data
                                        [(7U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
            tracep->chgCData(oldp+3153,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free),8);
            tracep->chgSData(oldp+3154,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free_sel),9);
            tracep->chgCData(oldp+3155,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free_sel) 
                                                 >> 4U))),4);
            tracep->chgCData(oldp+3156,((0xfU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free_sel))),4);
            tracep->chgBit(oldp+3157,((0U != (0xfU 
                                              & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free_sel) 
                                                 >> 4U)))));
            tracep->chgCData(oldp+3158,((3U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___io_key_T) 
                                               >> 2U))),2);
            tracep->chgCData(oldp+3159,((3U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___io_key_T))),2);
            tracep->chgBit(oldp+3160,((0U != (3U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___io_key_T) 
                                               >> 2U)))));
            tracep->chgBit(oldp+3161,((IData)((0U != 
                                               (0xaU 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___io_key_T))))));
            tracep->chgCData(oldp+3162,((((IData)((0U 
                                                   != 
                                                   (3U 
                                                    & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___io_key_T) 
                                                       >> 2U)))) 
                                          << 1U) | (IData)(
                                                           (0U 
                                                            != 
                                                            (0xaU 
                                                             & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___io_key_T)))))),2);
            tracep->chgCData(oldp+3163,(((0x1fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                                   & (((IData)(1U) 
                                                       << 
                                                       (7U 
                                                        & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                           >> 3U))) 
                                                      >> 3U)))
                                          ? (0xffU 
                                             & ((IData)(1U) 
                                                << 
                                                (7U 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                          : 0U)),8);
            tracep->chgSData(oldp+3164,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[0]),16);
            tracep->chgSData(oldp+3165,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[1]),16);
            tracep->chgSData(oldp+3166,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[2]),16);
            tracep->chgSData(oldp+3167,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[3]),16);
            tracep->chgSData(oldp+3168,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[4]),16);
            tracep->chgSData(oldp+3169,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[5]),16);
            tracep->chgSData(oldp+3170,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[6]),16);
            tracep->chgSData(oldp+3171,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[7]),16);
            tracep->chgSData(oldp+3172,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data
                                        [(7U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
            tracep->chgCData(oldp+3173,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free),8);
            tracep->chgSData(oldp+3174,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free_sel),9);
            tracep->chgCData(oldp+3175,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free_sel) 
                                                 >> 4U))),4);
            tracep->chgCData(oldp+3176,((0xfU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free_sel))),4);
            tracep->chgBit(oldp+3177,((0U != (0xfU 
                                              & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free_sel) 
                                                 >> 4U)))));
            tracep->chgCData(oldp+3178,((3U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___io_key_T) 
                                               >> 2U))),2);
            tracep->chgCData(oldp+3179,((3U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___io_key_T))),2);
            tracep->chgBit(oldp+3180,((0U != (3U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___io_key_T) 
                                               >> 2U)))));
            tracep->chgBit(oldp+3181,((IData)((0U != 
                                               (0xaU 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___io_key_T))))));
            tracep->chgCData(oldp+3182,((((IData)((0U 
                                                   != 
                                                   (3U 
                                                    & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___io_key_T) 
                                                       >> 2U)))) 
                                          << 1U) | (IData)(
                                                           (0U 
                                                            != 
                                                            (0xaU 
                                                             & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___io_key_T)))))),2);
            tracep->chgCData(oldp+3183,(((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                                  & (((IData)(1U) 
                                                      << 
                                                      (7U 
                                                       & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                          >> 3U))) 
                                                     >> 4U)))
                                          ? (0xffU 
                                             & ((IData)(1U) 
                                                << 
                                                (7U 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                          : 0U)),8);
            tracep->chgSData(oldp+3184,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[0]),16);
            tracep->chgSData(oldp+3185,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[1]),16);
            tracep->chgSData(oldp+3186,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[2]),16);
            tracep->chgSData(oldp+3187,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[3]),16);
            tracep->chgSData(oldp+3188,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[4]),16);
            tracep->chgSData(oldp+3189,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[5]),16);
            tracep->chgSData(oldp+3190,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[6]),16);
            tracep->chgSData(oldp+3191,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[7]),16);
            tracep->chgSData(oldp+3192,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data
                                        [(7U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
            tracep->chgCData(oldp+3193,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free),8);
            tracep->chgSData(oldp+3194,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free_sel),9);
            tracep->chgCData(oldp+3195,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free_sel) 
                                                 >> 4U))),4);
            tracep->chgCData(oldp+3196,((0xfU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free_sel))),4);
            tracep->chgBit(oldp+3197,((0U != (0xfU 
                                              & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free_sel) 
                                                 >> 4U)))));
            tracep->chgCData(oldp+3198,((3U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___io_key_T) 
                                               >> 2U))),2);
            tracep->chgCData(oldp+3199,((3U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___io_key_T))),2);
            tracep->chgBit(oldp+3200,((0U != (3U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___io_key_T) 
                                               >> 2U)))));
            tracep->chgBit(oldp+3201,((IData)((0U != 
                                               (0xaU 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___io_key_T))))));
            tracep->chgCData(oldp+3202,((((IData)((0U 
                                                   != 
                                                   (3U 
                                                    & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___io_key_T) 
                                                       >> 2U)))) 
                                          << 1U) | (IData)(
                                                           (0U 
                                                            != 
                                                            (0xaU 
                                                             & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___io_key_T)))))),2);
            tracep->chgCData(oldp+3203,(((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                                & (((IData)(1U) 
                                                    << 
                                                    (7U 
                                                     & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                        >> 3U))) 
                                                   >> 5U)))
                                          ? (0xffU 
                                             & ((IData)(1U) 
                                                << 
                                                (7U 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                          : 0U)),8);
            tracep->chgSData(oldp+3204,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[0]),16);
            tracep->chgSData(oldp+3205,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[1]),16);
            tracep->chgSData(oldp+3206,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[2]),16);
            tracep->chgSData(oldp+3207,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[3]),16);
            tracep->chgSData(oldp+3208,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[4]),16);
            tracep->chgSData(oldp+3209,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[5]),16);
            tracep->chgSData(oldp+3210,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[6]),16);
            tracep->chgSData(oldp+3211,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[7]),16);
            tracep->chgSData(oldp+3212,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data
                                        [(7U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
            tracep->chgCData(oldp+3213,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free),8);
            tracep->chgSData(oldp+3214,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free_sel),9);
            tracep->chgCData(oldp+3215,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free_sel) 
                                                 >> 4U))),4);
            tracep->chgCData(oldp+3216,((0xfU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free_sel))),4);
            tracep->chgBit(oldp+3217,((0U != (0xfU 
                                              & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free_sel) 
                                                 >> 4U)))));
            tracep->chgCData(oldp+3218,((3U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___io_key_T) 
                                               >> 2U))),2);
            tracep->chgCData(oldp+3219,((3U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___io_key_T))),2);
            tracep->chgBit(oldp+3220,((0U != (3U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___io_key_T) 
                                               >> 2U)))));
            tracep->chgBit(oldp+3221,((IData)((0U != 
                                               (0xaU 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___io_key_T))))));
            tracep->chgCData(oldp+3222,((((IData)((0U 
                                                   != 
                                                   (3U 
                                                    & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___io_key_T) 
                                                       >> 2U)))) 
                                          << 1U) | (IData)(
                                                           (0U 
                                                            != 
                                                            (0xaU 
                                                             & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___io_key_T)))))),2);
            tracep->chgCData(oldp+3223,(((3U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                                & (((IData)(1U) 
                                                    << 
                                                    (7U 
                                                     & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                        >> 3U))) 
                                                   >> 6U)))
                                          ? (0xffU 
                                             & ((IData)(1U) 
                                                << 
                                                (7U 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                          : 0U)),8);
            tracep->chgSData(oldp+3224,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[0]),16);
            tracep->chgSData(oldp+3225,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[1]),16);
            tracep->chgSData(oldp+3226,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[2]),16);
            tracep->chgSData(oldp+3227,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[3]),16);
            tracep->chgSData(oldp+3228,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[4]),16);
            tracep->chgSData(oldp+3229,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[5]),16);
            tracep->chgSData(oldp+3230,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[6]),16);
            tracep->chgSData(oldp+3231,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[7]),16);
            tracep->chgSData(oldp+3232,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data
                                        [(7U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
            tracep->chgCData(oldp+3233,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free),8);
            tracep->chgSData(oldp+3234,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free_sel),9);
            tracep->chgCData(oldp+3235,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free_sel) 
                                                 >> 4U))),4);
            tracep->chgCData(oldp+3236,((0xfU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free_sel))),4);
            tracep->chgBit(oldp+3237,((0U != (0xfU 
                                              & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free_sel) 
                                                 >> 4U)))));
            tracep->chgCData(oldp+3238,((3U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___io_key_T) 
                                               >> 2U))),2);
            tracep->chgCData(oldp+3239,((3U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___io_key_T))),2);
            tracep->chgBit(oldp+3240,((0U != (3U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___io_key_T) 
                                               >> 2U)))));
            tracep->chgBit(oldp+3241,((IData)((0U != 
                                               (0xaU 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___io_key_T))))));
            tracep->chgCData(oldp+3242,((((IData)((0U 
                                                   != 
                                                   (3U 
                                                    & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___io_key_T) 
                                                       >> 2U)))) 
                                          << 1U) | (IData)(
                                                           (0U 
                                                            != 
                                                            (0xaU 
                                                             & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___io_key_T)))))),2);
            tracep->chgCData(oldp+3243,(((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                                & (((IData)(1U) 
                                                    << 
                                                    (7U 
                                                     & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                        >> 3U))) 
                                                   >> 7U)))
                                          ? (0xffU 
                                             & ((IData)(1U) 
                                                << 
                                                (7U 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                          : 0U)),8);
            tracep->chgCData(oldp+3244,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__state),4);
            tracep->chgIData(oldp+3245,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__shift),32);
            tracep->chgBit(oldp+3246,((1U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_opcode))));
            tracep->chgBit(oldp+3247,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__state))));
            tracep->chgWData(oldp+3248,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide),95);
            tracep->chgBit(oldp+3251,(((1U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__q_last_count)) 
                                       | ((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__q_last_count)) 
                                          & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__q_last_beats_a))))));
            tracep->chgBit(oldp+3252,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract_io_i_ready));
            tracep->chgCData(oldp+3253,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract_io_i_bits_opcode),3);
            tracep->chgCData(oldp+3254,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__state),2);
            tracep->chgCData(oldp+3255,((7U & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                               >> 3U))),3);
            tracep->chgCData(oldp+3256,((0xfU & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                 >> 9U))),4);
            tracep->chgBit(oldp+3257,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__state))));
            tracep->chgCData(oldp+3258,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__r_1),3);
            tracep->chgCData(oldp+3259,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__q_last_count),5);
            tracep->chgCData(oldp+3260,((7U & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                               >> 9U))),3);
            tracep->chgCData(oldp+3261,((0xfU & (((IData)(1U) 
                                                  << 
                                                  (7U 
                                                   & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                      >> 9U))) 
                                                 >> 3U))),4);
            tracep->chgBit(oldp+3262,((2U >= (0xfU 
                                              & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                 >> 9U)))));
            tracep->chgCData(oldp+3263,(((0x1eU & (
                                                   ((IData)(1U) 
                                                    << 
                                                    (7U 
                                                     & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                        >> 9U))) 
                                                   >> 2U)) 
                                         | (2U >= (0xfU 
                                                   & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                      >> 9U))))),5);
            tracep->chgBit(oldp+3264,((1U & (((IData)(1U) 
                                              << (7U 
                                                  & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                     >> 9U))) 
                                             >> 6U))));
            tracep->chgBit(oldp+3265,((5U >= (0xfU 
                                              & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                 >> 9U)))));
            tracep->chgCData(oldp+3266,(((2U & (((IData)(1U) 
                                                 << 
                                                 (7U 
                                                  & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                     >> 9U))) 
                                                >> 5U)) 
                                         | (5U >= (0xfU 
                                                   & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                      >> 9U))))),2);
            tracep->chgBit(oldp+3267,((1U == (7U & 
                                              (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                               >> 3U)))));
            tracep->chgCData(oldp+3268,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__q_last_beats_a),5);
            tracep->chgBit(oldp+3269,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__q_last_count))));
            tracep->chgBit(oldp+3270,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__q_last));
            tracep->chgBit(oldp+3271,((1U & (~ (1U 
                                                & (((0U 
                                                     == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__state))
                                                     ? 
                                                    (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                     >> 3U)
                                                     : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__r_1)) 
                                                   >> 2U))))));
            tracep->chgBit(oldp+3272,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__xmit));
            tracep->chgCData(oldp+3273,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract__DOT__state),4);
            tracep->chgBit(oldp+3274,((1U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract_io_i_bits_opcode))));
            tracep->chgBit(oldp+3275,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract__DOT__state))));
            tracep->chgBit(oldp+3276,((0U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free))));
            tracep->chgSData(oldp+3277,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam_io_alloc_bits),16);
            tracep->chgCData(oldp+3278,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam_io_key),3);
            tracep->chgCData(oldp+3279,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__state),2);
            tracep->chgCData(oldp+3280,((7U & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                               >> 3U))),3);
            tracep->chgCData(oldp+3281,((7U & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                               >> 6U))),3);
            tracep->chgCData(oldp+3282,((0xfU & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                 >> 9U))),4);
            tracep->chgSData(oldp+3283,((0xffffU & 
                                         (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                          >> 0x10U))),16);
            tracep->chgBit(oldp+3284,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__state))));
            tracep->chgCData(oldp+3285,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__r_1),3);
            tracep->chgCData(oldp+3286,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__r_2),3);
            tracep->chgCData(oldp+3287,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__r_3),4);
            tracep->chgSData(oldp+3288,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__r_5),16);
            tracep->chgBit(oldp+3289,((1U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__state))));
            tracep->chgIData(oldp+3290,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address0_r),32);
            tracep->chgBit(oldp+3291,((2U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__state))));
            tracep->chgIData(oldp+3292,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address1_r),32);
            tracep->chgCData(oldp+3293,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_last_count),5);
            tracep->chgCData(oldp+3294,((7U & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                               >> 9U))),3);
            tracep->chgCData(oldp+3295,((0xfU & (((IData)(1U) 
                                                  << 
                                                  (7U 
                                                   & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                      >> 9U))) 
                                                 >> 3U))),4);
            tracep->chgBit(oldp+3296,((2U >= (0xfU 
                                              & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                 >> 9U)))));
            tracep->chgCData(oldp+3297,(((0x1eU & (
                                                   ((IData)(1U) 
                                                    << 
                                                    (7U 
                                                     & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                        >> 9U))) 
                                                   >> 2U)) 
                                         | (2U >= (0xfU 
                                                   & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                      >> 9U))))),5);
            tracep->chgCData(oldp+3298,((0x1fU & ((IData)(2U) 
                                                  + (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___q_last_beats_c_T_1)))),5);
            tracep->chgBit(oldp+3299,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_last_count))));
            tracep->chgBit(oldp+3300,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_last));
            tracep->chgBit(oldp+3301,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___GEN_1))));
            tracep->chgBit(oldp+3302,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__c_first));
            tracep->chgQData(oldp+3303,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address),64);
            VL_EXTEND_WQ(65,64, __Vtemp8403, (0x80000000ULL 
                                              ^ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address));
            VL_EXTEND_WQ(65,64, __Vtemp8407, (0x40000000ULL 
                                              ^ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address));
            VL_EXTEND_WQ(65,64, __Vtemp8411, (0x1000ULL 
                                              ^ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address));
            tracep->chgBit(oldp+3305,((((0U == (((0x80000000U 
                                                  & __Vtemp8403[0U]) 
                                                 | __Vtemp8403[1U]) 
                                                | (1U 
                                                   & __Vtemp8403[2U]))) 
                                        | (0U == ((
                                                   (0xc0000000U 
                                                    & __Vtemp8407[0U]) 
                                                   | __Vtemp8407[1U]) 
                                                  | (1U 
                                                     & __Vtemp8407[2U])))) 
                                       | (0U == (((0xfffff000U 
                                                   & __Vtemp8411[0U]) 
                                                  | __Vtemp8411[1U]) 
                                                 | (1U 
                                                    & __Vtemp8411[2U]))))));
            VL_EXTEND_WQ(65,64, __Vtemp8415, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address);
            tracep->chgBit(oldp+3306,((0U == (0xc0000000U 
                                              & __Vtemp8415[0U]))));
            VL_EXTEND_WQ(65,64, __Vtemp8419, (0x80000000ULL 
                                              ^ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address));
            VL_EXTEND_WQ(65,64, __Vtemp8423, (0x40000000ULL 
                                              ^ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address));
            VL_EXTEND_WQ(65,64, __Vtemp8427, (0x1000ULL 
                                              ^ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address));
            VL_EXTEND_WQ(65,64, __Vtemp8431, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address);
            tracep->chgBit(oldp+3307,(((((0U == (((0x80000000U 
                                                   & __Vtemp8419[0U]) 
                                                  | __Vtemp8419[1U]) 
                                                 | (1U 
                                                    & __Vtemp8419[2U]))) 
                                         | (0U == (
                                                   ((0xc0000000U 
                                                     & __Vtemp8423[0U]) 
                                                    | __Vtemp8423[1U]) 
                                                   | (1U 
                                                      & __Vtemp8423[2U])))) 
                                        | (0U == ((
                                                   (0xfffff000U 
                                                    & __Vtemp8427[0U]) 
                                                   | __Vtemp8427[1U]) 
                                                  | (1U 
                                                     & __Vtemp8427[2U])))) 
                                       & (0U == (0xc0000000U 
                                                 & __Vtemp8431[0U])))));
            tracep->chgBit(oldp+3308,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_release));
            tracep->chgBit(oldp+3309,((1U & ((~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_release)) 
                                             | (0U 
                                                != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free))))));
            tracep->chgCData(oldp+3310,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__source_r),3);
            VL_EXTEND_WQ(65,64, __Vtemp8435, (0x80000000ULL 
                                              ^ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address));
            VL_EXTEND_WQ(65,64, __Vtemp8439, (0x40000000ULL 
                                              ^ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address));
            VL_EXTEND_WQ(65,64, __Vtemp8443, (0x1000ULL 
                                              ^ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address));
            VL_EXTEND_WQ(65,64, __Vtemp8447, vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address);
            tracep->chgQData(oldp+3311,((0xfffffffffffffULL 
                                         & ((((((0U 
                                                 == 
                                                 (((0x80000000U 
                                                    & __Vtemp8435[0U]) 
                                                   | __Vtemp8435[1U]) 
                                                  | (1U 
                                                     & __Vtemp8435[2U]))) 
                                                | (0U 
                                                   == 
                                                   (((0xc0000000U 
                                                      & __Vtemp8439[0U]) 
                                                     | __Vtemp8439[1U]) 
                                                    | (1U 
                                                       & __Vtemp8439[2U])))) 
                                               | (0U 
                                                  == 
                                                  (((0xfffff000U 
                                                     & __Vtemp8443[0U]) 
                                                    | __Vtemp8443[1U]) 
                                                   | (1U 
                                                      & __Vtemp8443[2U])))) 
                                              & (0U 
                                                 == 
                                                 (0xc0000000U 
                                                  & __Vtemp8447[0U])))
                                              ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address
                                              : 0x1000ULL) 
                                            >> 0xcU))),52);
            tracep->chgSData(oldp+3313,((0xfffU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address))),12);
            tracep->chgBit(oldp+3314,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__stall));
            tracep->chgBit(oldp+3315,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__xmit));
            tracep->chgSData(oldp+3316,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[0]),16);
            tracep->chgSData(oldp+3317,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[1]),16);
            tracep->chgSData(oldp+3318,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[2]),16);
            tracep->chgSData(oldp+3319,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[3]),16);
            tracep->chgSData(oldp+3320,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[4]),16);
            tracep->chgSData(oldp+3321,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[5]),16);
            tracep->chgSData(oldp+3322,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[6]),16);
            tracep->chgSData(oldp+3323,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[7]),16);
            tracep->chgSData(oldp+3324,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data
                                        [(7U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
            tracep->chgCData(oldp+3325,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free),8);
            tracep->chgSData(oldp+3326,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free_sel),9);
            tracep->chgCData(oldp+3327,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free_sel) 
                                                 >> 4U))),4);
            tracep->chgCData(oldp+3328,((0xfU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free_sel))),4);
            tracep->chgBit(oldp+3329,((0U != (0xfU 
                                              & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free_sel) 
                                                 >> 4U)))));
            tracep->chgCData(oldp+3330,((3U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___io_key_T) 
                                               >> 2U))),2);
            tracep->chgCData(oldp+3331,((3U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___io_key_T))),2);
            tracep->chgBit(oldp+3332,((0U != (3U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___io_key_T) 
                                               >> 2U)))));
            tracep->chgBit(oldp+3333,((IData)((0U != 
                                               (0xaU 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___io_key_T))))));
            tracep->chgCData(oldp+3334,((((IData)((0U 
                                                   != 
                                                   (3U 
                                                    & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___io_key_T) 
                                                       >> 2U)))) 
                                          << 1U) | (IData)(
                                                           (0U 
                                                            != 
                                                            (0xaU 
                                                             & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___io_key_T)))))),2);
            tracep->chgCData(oldp+3335,(((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT___T) 
                                           & (0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__state))) 
                                          & (6U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode)))
                                          ? (0xffU 
                                             & ((IData)(1U) 
                                                << 
                                                (7U 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                          : 0U)),8);
            tracep->chgBit(oldp+3336,((0U != vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free)));
            tracep->chgSData(oldp+3337,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam_io_alloc_bits),16);
            tracep->chgCData(oldp+3338,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam_io_key),5);
            tracep->chgCData(oldp+3339,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__state),2);
            tracep->chgCData(oldp+3340,((7U & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                               >> 3U))),3);
            tracep->chgCData(oldp+3341,((7U & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                               >> 6U))),3);
            tracep->chgCData(oldp+3342,((0xfU & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                 >> 9U))),4);
            tracep->chgCData(oldp+3343,((7U & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                               >> 0xdU))),3);
            tracep->chgSData(oldp+3344,((0xffffU & 
                                         (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                          >> 0x10U))),16);
            tracep->chgBit(oldp+3345,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__state))));
            tracep->chgCData(oldp+3346,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__r_1),3);
            tracep->chgCData(oldp+3347,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__r_2),3);
            tracep->chgCData(oldp+3348,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__r_3),4);
            tracep->chgCData(oldp+3349,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__r_4),3);
            tracep->chgSData(oldp+3350,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__r_5),16);
            tracep->chgBit(oldp+3351,((1U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__state))));
            tracep->chgSData(oldp+3352,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_sink_r),16);
            tracep->chgBit(oldp+3353,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_grant));
            tracep->chgCData(oldp+3354,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_last_count),5);
            tracep->chgCData(oldp+3355,((7U & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                               >> 9U))),3);
            tracep->chgCData(oldp+3356,((0xfU & (((IData)(1U) 
                                                  << 
                                                  (7U 
                                                   & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                      >> 9U))) 
                                                 >> 3U))),4);
            tracep->chgBit(oldp+3357,((2U >= (0xfU 
                                              & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                 >> 9U)))));
            tracep->chgCData(oldp+3358,(((0x1eU & (
                                                   ((IData)(1U) 
                                                    << 
                                                    (7U 
                                                     & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                        >> 9U))) 
                                                   >> 2U)) 
                                         | (2U >= (0xfU 
                                                   & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                      >> 9U))))),5);
            tracep->chgBit(oldp+3359,(((4U == (7U & 
                                               (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                >> 3U))) 
                                       | (5U == (7U 
                                                 & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                    >> 3U))))));
            tracep->chgCData(oldp+3360,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_last_beats_d),5);
            tracep->chgBit(oldp+3361,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_last_count))));
            tracep->chgBit(oldp+3362,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_last));
            tracep->chgBit(oldp+3363,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__d_first));
            tracep->chgCData(oldp+3364,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_last)
                                          ? 0U : 2U)),2);
            tracep->chgBit(oldp+3365,((1U & ((~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_grant)) 
                                             | (0U 
                                                != vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free)))));
            tracep->chgCData(oldp+3366,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__sink_r),5);
            tracep->chgBit(oldp+3367,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__stall));
            tracep->chgBit(oldp+3368,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__xmit));
            tracep->chgSData(oldp+3369,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[0]),16);
            tracep->chgSData(oldp+3370,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[1]),16);
            tracep->chgSData(oldp+3371,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[2]),16);
            tracep->chgSData(oldp+3372,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[3]),16);
            tracep->chgSData(oldp+3373,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[4]),16);
            tracep->chgSData(oldp+3374,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[5]),16);
            tracep->chgSData(oldp+3375,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[6]),16);
            tracep->chgSData(oldp+3376,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[7]),16);
            tracep->chgSData(oldp+3377,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[8]),16);
            tracep->chgSData(oldp+3378,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[9]),16);
            tracep->chgSData(oldp+3379,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[10]),16);
            tracep->chgSData(oldp+3380,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[11]),16);
            tracep->chgSData(oldp+3381,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[12]),16);
            tracep->chgSData(oldp+3382,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[13]),16);
            tracep->chgSData(oldp+3383,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[14]),16);
            tracep->chgSData(oldp+3384,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[15]),16);
            tracep->chgSData(oldp+3385,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[16]),16);
            tracep->chgSData(oldp+3386,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[17]),16);
            tracep->chgSData(oldp+3387,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[18]),16);
            tracep->chgSData(oldp+3388,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[19]),16);
            tracep->chgSData(oldp+3389,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[20]),16);
            tracep->chgSData(oldp+3390,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[21]),16);
            tracep->chgSData(oldp+3391,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[22]),16);
            tracep->chgSData(oldp+3392,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[23]),16);
            tracep->chgSData(oldp+3393,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[24]),16);
            tracep->chgSData(oldp+3394,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[25]),16);
            tracep->chgSData(oldp+3395,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[26]),16);
            tracep->chgSData(oldp+3396,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[27]),16);
            tracep->chgSData(oldp+3397,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[28]),16);
            tracep->chgSData(oldp+3398,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[29]),16);
            tracep->chgSData(oldp+3399,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[30]),16);
            tracep->chgSData(oldp+3400,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[31]),16);
            tracep->chgSData(oldp+3401,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data
                                        [0U]),16);
            tracep->chgIData(oldp+3402,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free),32);
            tracep->chgQData(oldp+3403,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free_sel),33);
            tracep->chgSData(oldp+3405,((0xffffU & (IData)(
                                                           (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free_sel 
                                                            >> 0x10U)))),16);
            tracep->chgSData(oldp+3406,((0xffffU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free_sel))),16);
            tracep->chgBit(oldp+3407,((0U != (0xffffU 
                                              & (IData)(
                                                        (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free_sel 
                                                         >> 0x10U))))));
            tracep->chgCData(oldp+3408,((0xffU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T) 
                                                  >> 8U))),8);
            tracep->chgCData(oldp+3409,((0xffU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T))),8);
            tracep->chgBit(oldp+3410,((0U != (0xffU 
                                              & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T) 
                                                 >> 8U)))));
            tracep->chgCData(oldp+3411,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_1) 
                                                 >> 4U))),4);
            tracep->chgCData(oldp+3412,((0xfU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_1))),4);
            tracep->chgBit(oldp+3413,((0U != (0xfU 
                                              & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_1) 
                                                 >> 4U)))));
            tracep->chgCData(oldp+3414,((3U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_2) 
                                               >> 2U))),2);
            tracep->chgCData(oldp+3415,((3U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_2))),2);
            tracep->chgBit(oldp+3416,((0U != (3U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_2) 
                                               >> 2U)))));
            tracep->chgBit(oldp+3417,((IData)((0U != 
                                               (0xaU 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_2))))));
            tracep->chgCData(oldp+3418,((((IData)((0U 
                                                   != 
                                                   (0xffU 
                                                    & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T) 
                                                       >> 8U)))) 
                                          << 3U) | 
                                         (((IData)(
                                                   (0U 
                                                    != 
                                                    (0xfU 
                                                     & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_1) 
                                                        >> 4U)))) 
                                           << 2U) | 
                                          (((IData)(
                                                    (0U 
                                                     != 
                                                     (3U 
                                                      & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_2) 
                                                         >> 2U)))) 
                                            << 1U) 
                                           | (IData)(
                                                     (0U 
                                                      != 
                                                      (0xaU 
                                                       & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_2)))))))),4);
            tracep->chgSData(oldp+3419,((0xffffU & 
                                         (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                          >> 0x10U))),16);
            tracep->chgBit(oldp+3420,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__full)))));
            tracep->chgBit(oldp+3421,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa_io_enq_valid));
            tracep->chgIData(oldp+3422,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data),32);
            tracep->chgBit(oldp+3423,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__maybe_full));
            tracep->chgIData(oldp+3424,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__ram
                                        [0U]),32);
            tracep->chgBit(oldp+3425,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__full)))));
            tracep->chgBit(oldp+3426,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb_io_enq_valid));
            tracep->chgBit(oldp+3427,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__maybe_full));
            tracep->chgIData(oldp+3428,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__ram
                                        [0U]),32);
            tracep->chgBit(oldp+3429,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__full)))));
            tracep->chgBit(oldp+3430,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc_io_enq_valid));
            tracep->chgBit(oldp+3431,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__maybe_full));
            tracep->chgIData(oldp+3432,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__ram
                                        [0U]),32);
            tracep->chgBit(oldp+3433,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__full)))));
            tracep->chgBit(oldp+3434,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd_io_enq_valid));
            tracep->chgBit(oldp+3435,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__maybe_full));
            tracep->chgIData(oldp+3436,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__ram
                                        [0U]),32);
            tracep->chgBit(oldp+3437,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__full)))));
            tracep->chgBit(oldp+3438,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe_io_enq_valid));
            tracep->chgBit(oldp+3439,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__maybe_full));
            tracep->chgIData(oldp+3440,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__ram
                                        [0U]),32);
            tracep->chgIData(oldp+3441,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_a),20);
            tracep->chgIData(oldp+3442,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_b),20);
            tracep->chgIData(oldp+3443,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_c),20);
            tracep->chgIData(oldp+3444,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_d),20);
            tracep->chgIData(oldp+3445,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_e),20);
            tracep->chgIData(oldp+3446,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_a),20);
            tracep->chgIData(oldp+3447,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_b),20);
            tracep->chgIData(oldp+3448,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_c),20);
            tracep->chgIData(oldp+3449,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_d),20);
            tracep->chgIData(oldp+3450,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_e),20);
            tracep->chgIData(oldp+3451,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data_REG),32);
            tracep->chgBit(oldp+3452,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_send_REG));
            tracep->chgBit(oldp+3453,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_send));
            tracep->chgCData(oldp+3454,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__first_count),5);
            tracep->chgCData(oldp+3455,((7U & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data)),3);
            tracep->chgCData(oldp+3456,((7U & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                               >> 3U))),3);
            tracep->chgCData(oldp+3457,((0xfU & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                 >> 9U))),4);
            tracep->chgCData(oldp+3458,((7U & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                               >> 9U))),3);
            tracep->chgCData(oldp+3459,((0xfU & (((IData)(1U) 
                                                  << 
                                                  (7U 
                                                   & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                      >> 9U))) 
                                                 >> 3U))),4);
            tracep->chgBit(oldp+3460,((2U >= (0xfU 
                                              & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                 >> 9U)))));
            tracep->chgCData(oldp+3461,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__first_beats_beats),5);
            tracep->chgBit(oldp+3462,((1U & (((IData)(1U) 
                                              << (7U 
                                                  & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                     >> 9U))) 
                                             >> 6U))));
            tracep->chgBit(oldp+3463,((5U >= (0xfU 
                                              & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                 >> 9U)))));
            tracep->chgCData(oldp+3464,(((2U & (((IData)(1U) 
                                                 << 
                                                 (7U 
                                                  & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                     >> 9U))) 
                                                >> 5U)) 
                                         | (5U >= (0xfU 
                                                   & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                      >> 9U))))),2);
            tracep->chgBit(oldp+3465,(((4U == (7U & 
                                               (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                >> 3U))) 
                                       | (5U == (7U 
                                                 & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                    >> 3U))))));
            tracep->chgBit(oldp+3466,((1U == (7U & 
                                              (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                               >> 3U)))));
            tracep->chgCData(oldp+3467,((0x1fU & ((IData)(2U) 
                                                  + 
                                                  (((0x20U 
                                                     & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data)
                                                     ? 0U
                                                     : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__first_beats_beats)) 
                                                   + 
                                                   ((1U 
                                                     == 
                                                     (7U 
                                                      & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                         >> 3U)))
                                                     ? 
                                                    ((2U 
                                                      & (((IData)(1U) 
                                                          << 
                                                          (7U 
                                                           & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                              >> 9U))) 
                                                         >> 5U)) 
                                                     | (5U 
                                                        >= 
                                                        (0xfU 
                                                         & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                            >> 9U))))
                                                     : 0U))))),5);
            tracep->chgCData(oldp+3468,((0x1fU & ((IData)(2U) 
                                                  + (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT___first_beats_c_T_1)))),5);
            tracep->chgCData(oldp+3469,((0x1fU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT___first_beats_c_T_1) 
                                                  + 
                                                  ((4U 
                                                    == 
                                                    (7U 
                                                     & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                        >> 3U))) 
                                                   | (5U 
                                                      == 
                                                      (7U 
                                                       & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                          >> 3U))))))),5);
            tracep->chgBit(oldp+3470,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__first_count))));
            tracep->chgBit(oldp+3471,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__formatValid));
            tracep->chgCData(oldp+3472,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__format_r),3);
            tracep->chgCData(oldp+3473,((0xffU & ((IData)(1U) 
                                                  << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT___GEN_7)))),8);
            tracep->chgCData(oldp+3474,((0x1fU & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                  >> 7U))),5);
            tracep->chgIData(oldp+3475,(((0x14U < (0x1fU 
                                                   & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                      >> 7U)))
                                          ? 0xfffffU
                                          : (0xfffffU 
                                             & (((IData)(1U) 
                                                 << 
                                                 (0x1fU 
                                                  & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                     >> 7U))) 
                                                >> 1U)))),20);
            tracep->chgCData(oldp+3476,((0x1fU & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                  >> 0xcU))),5);
            tracep->chgIData(oldp+3477,(((0x14U < (0x1fU 
                                                   & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                      >> 0xcU)))
                                          ? 0xfffffU
                                          : (0xfffffU 
                                             & (((IData)(1U) 
                                                 << 
                                                 (0x1fU 
                                                  & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                     >> 0xcU))) 
                                                >> 1U)))),20);
            tracep->chgCData(oldp+3478,((0x1fU & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                  >> 0x11U))),5);
            tracep->chgIData(oldp+3479,(((0x14U < (0x1fU 
                                                   & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                      >> 0x11U)))
                                          ? 0xfffffU
                                          : (0xfffffU 
                                             & (((IData)(1U) 
                                                 << 
                                                 (0x1fU 
                                                  & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                     >> 0x11U))) 
                                                >> 1U)))),20);
            tracep->chgCData(oldp+3480,((0x1fU & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                  >> 0x16U))),5);
            tracep->chgIData(oldp+3481,(((0x14U < (0x1fU 
                                                   & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                      >> 0x16U)))
                                          ? 0xfffffU
                                          : (0xfffffU 
                                             & (((IData)(1U) 
                                                 << 
                                                 (0x1fU 
                                                  & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                     >> 0x16U))) 
                                                >> 1U)))),20);
            tracep->chgCData(oldp+3482,((0x1fU & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                  >> 0x1bU))),5);
            tracep->chgIData(oldp+3483,(((0x14U < (0x1fU 
                                                   & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                      >> 0x1bU)))
                                          ? 0xfffffU
                                          : (0xfffffU 
                                             & (((IData)(1U) 
                                                 << 
                                                 (0x1fU 
                                                  & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                     >> 0x1bU))) 
                                                >> 1U)))),20);
            tracep->chgIData(oldp+3484,(((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_send) 
                                                & (((IData)(1U) 
                                                    << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT___GEN_7)) 
                                                   >> 5U)))
                                          ? ((0x14U 
                                              < (0x1fU 
                                                 & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                    >> 7U)))
                                              ? 0xfffffU
                                              : (0xfffffU 
                                                 & (((IData)(1U) 
                                                     << 
                                                     (0x1fU 
                                                      & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                         >> 7U))) 
                                                    >> 1U)))
                                          : 0U)),20);
            tracep->chgIData(oldp+3485,(((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_send) 
                                                & (((IData)(1U) 
                                                    << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT___GEN_7)) 
                                                   >> 5U)))
                                          ? ((0x14U 
                                              < (0x1fU 
                                                 & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                    >> 0xcU)))
                                              ? 0xfffffU
                                              : (0xfffffU 
                                                 & (((IData)(1U) 
                                                     << 
                                                     (0x1fU 
                                                      & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                         >> 0xcU))) 
                                                    >> 1U)))
                                          : 0U)),20);
            tracep->chgIData(oldp+3486,(((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_send) 
                                                & (((IData)(1U) 
                                                    << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT___GEN_7)) 
                                                   >> 5U)))
                                          ? ((0x14U 
                                              < (0x1fU 
                                                 & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                    >> 0x11U)))
                                              ? 0xfffffU
                                              : (0xfffffU 
                                                 & (((IData)(1U) 
                                                     << 
                                                     (0x1fU 
                                                      & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                         >> 0x11U))) 
                                                    >> 1U)))
                                          : 0U)),20);
            tracep->chgIData(oldp+3487,(((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_send) 
                                                & (((IData)(1U) 
                                                    << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT___GEN_7)) 
                                                   >> 5U)))
                                          ? ((0x14U 
                                              < (0x1fU 
                                                 & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                    >> 0x16U)))
                                              ? 0xfffffU
                                              : (0xfffffU 
                                                 & (((IData)(1U) 
                                                     << 
                                                     (0x1fU 
                                                      & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                         >> 0x16U))) 
                                                    >> 1U)))
                                          : 0U)),20);
            tracep->chgIData(oldp+3488,(((7U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_send) 
                                                & (((IData)(1U) 
                                                    << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT___GEN_7)) 
                                                   >> 5U)))
                                          ? ((0x14U 
                                              < (0x1fU 
                                                 & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                    >> 0x1bU)))
                                              ? 0xfffffU
                                              : (0xfffffU 
                                                 & (((IData)(1U) 
                                                     << 
                                                     (0x1fU 
                                                      & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                         >> 0x1bU))) 
                                                    >> 1U)))
                                          : 0U)),20);
            tracep->chgIData(oldp+3489,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z),21);
            tracep->chgIData(oldp+3490,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_1),21);
            tracep->chgIData(oldp+3491,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_2),21);
            tracep->chgIData(oldp+3492,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_3),21);
            tracep->chgIData(oldp+3493,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_4),21);
            tracep->chgIData(oldp+3494,(((0x100000U 
                                          & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z)
                                          ? 0xfffffU
                                          : (0xfffffU 
                                             & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z))),20);
            tracep->chgIData(oldp+3495,(((0x100000U 
                                          & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_1)
                                          ? 0xfffffU
                                          : (0xfffffU 
                                             & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_1))),20);
            tracep->chgIData(oldp+3496,(((0x100000U 
                                          & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_2)
                                          ? 0xfffffU
                                          : (0xfffffU 
                                             & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_2))),20);
            tracep->chgIData(oldp+3497,(((0x100000U 
                                          & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_3)
                                          ? 0xfffffU
                                          : (0xfffffU 
                                             & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_3))),20);
            tracep->chgIData(oldp+3498,(((0x100000U 
                                          & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_4)
                                          ? 0xfffffU
                                          : (0xfffffU 
                                             & vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_4))),20);
            tracep->chgBit(oldp+3499,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq_io_deq_valid));
            tracep->chgIData(oldp+3500,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__empty)
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data
                                          : vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr])),32);
            tracep->chgIData(oldp+3501,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                        [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr]),32);
            tracep->chgCData(oldp+3502,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__enq_ptr),5);
            tracep->chgCData(oldp+3503,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr),5);
            tracep->chgBit(oldp+3504,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ptr_match));
            tracep->chgBit(oldp+3505,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__maybe_full));
            tracep->chgBit(oldp+3506,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__empty));
            tracep->chgBit(oldp+3507,((0x1fU == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr))));
            tracep->chgBit(oldp+3508,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__full));
            tracep->chgBit(oldp+3509,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__atLeastTwo));
            tracep->chgBit(oldp+3510,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram_out_valid));
            tracep->chgBit(oldp+3511,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren));
            tracep->chgCData(oldp+3512,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr),5);
            tracep->chgIData(oldp+3513,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[0]),32);
            tracep->chgIData(oldp+3514,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[1]),32);
            tracep->chgIData(oldp+3515,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[2]),32);
            tracep->chgIData(oldp+3516,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[3]),32);
            tracep->chgIData(oldp+3517,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[4]),32);
            tracep->chgIData(oldp+3518,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[5]),32);
            tracep->chgIData(oldp+3519,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[6]),32);
            tracep->chgIData(oldp+3520,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[7]),32);
            tracep->chgIData(oldp+3521,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[8]),32);
            tracep->chgIData(oldp+3522,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[9]),32);
            tracep->chgIData(oldp+3523,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[10]),32);
            tracep->chgIData(oldp+3524,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[11]),32);
            tracep->chgIData(oldp+3525,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[12]),32);
            tracep->chgIData(oldp+3526,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[13]),32);
            tracep->chgIData(oldp+3527,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[14]),32);
            tracep->chgIData(oldp+3528,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[15]),32);
            tracep->chgIData(oldp+3529,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[16]),32);
            tracep->chgIData(oldp+3530,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[17]),32);
            tracep->chgIData(oldp+3531,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[18]),32);
            tracep->chgIData(oldp+3532,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[19]),32);
            tracep->chgIData(oldp+3533,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[20]),32);
            tracep->chgIData(oldp+3534,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[21]),32);
            tracep->chgIData(oldp+3535,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[22]),32);
            tracep->chgIData(oldp+3536,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[23]),32);
            tracep->chgIData(oldp+3537,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[24]),32);
            tracep->chgIData(oldp+3538,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[25]),32);
            tracep->chgIData(oldp+3539,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[26]),32);
            tracep->chgIData(oldp+3540,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[27]),32);
            tracep->chgIData(oldp+3541,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[28]),32);
            tracep->chgIData(oldp+3542,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[29]),32);
            tracep->chgIData(oldp+3543,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[30]),32);
            tracep->chgIData(oldp+3544,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[31]),32);
            tracep->chgIData(oldp+3545,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__ram[0]),32);
            tracep->chgBit(oldp+3546,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__maybe_full)))));
            tracep->chgBit(oldp+3547,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq_io_deq_valid));
            tracep->chgIData(oldp+3548,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__empty)
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data
                                          : vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr])),32);
            tracep->chgIData(oldp+3549,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                        [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr]),32);
            tracep->chgCData(oldp+3550,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__enq_ptr),5);
            tracep->chgCData(oldp+3551,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr),5);
            tracep->chgBit(oldp+3552,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ptr_match));
            tracep->chgBit(oldp+3553,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__maybe_full));
            tracep->chgBit(oldp+3554,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__empty));
            tracep->chgBit(oldp+3555,((0x1fU == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr))));
            tracep->chgBit(oldp+3556,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__full));
            tracep->chgBit(oldp+3557,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__atLeastTwo));
            tracep->chgBit(oldp+3558,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram_out_valid));
            tracep->chgBit(oldp+3559,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren));
            tracep->chgCData(oldp+3560,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr),5);
            tracep->chgIData(oldp+3561,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[0]),32);
            tracep->chgIData(oldp+3562,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[1]),32);
            tracep->chgIData(oldp+3563,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[2]),32);
            tracep->chgIData(oldp+3564,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[3]),32);
            tracep->chgIData(oldp+3565,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[4]),32);
            tracep->chgIData(oldp+3566,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[5]),32);
            tracep->chgIData(oldp+3567,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[6]),32);
            tracep->chgIData(oldp+3568,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[7]),32);
            tracep->chgIData(oldp+3569,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[8]),32);
            tracep->chgIData(oldp+3570,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[9]),32);
            tracep->chgIData(oldp+3571,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[10]),32);
            tracep->chgIData(oldp+3572,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[11]),32);
            tracep->chgIData(oldp+3573,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[12]),32);
            tracep->chgIData(oldp+3574,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[13]),32);
            tracep->chgIData(oldp+3575,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[14]),32);
            tracep->chgIData(oldp+3576,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[15]),32);
            tracep->chgIData(oldp+3577,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[16]),32);
            tracep->chgIData(oldp+3578,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[17]),32);
            tracep->chgIData(oldp+3579,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[18]),32);
            tracep->chgIData(oldp+3580,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[19]),32);
            tracep->chgIData(oldp+3581,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[20]),32);
            tracep->chgIData(oldp+3582,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[21]),32);
            tracep->chgIData(oldp+3583,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[22]),32);
            tracep->chgIData(oldp+3584,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[23]),32);
            tracep->chgIData(oldp+3585,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[24]),32);
            tracep->chgIData(oldp+3586,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[25]),32);
            tracep->chgIData(oldp+3587,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[26]),32);
            tracep->chgIData(oldp+3588,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[27]),32);
            tracep->chgIData(oldp+3589,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[28]),32);
            tracep->chgIData(oldp+3590,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[29]),32);
            tracep->chgIData(oldp+3591,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[30]),32);
            tracep->chgIData(oldp+3592,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[31]),32);
            tracep->chgIData(oldp+3593,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__ram[0]),32);
            tracep->chgBit(oldp+3594,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__maybe_full)))));
            tracep->chgBit(oldp+3595,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq_io_deq_valid));
            tracep->chgIData(oldp+3596,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__empty)
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data
                                          : vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr])),32);
            tracep->chgIData(oldp+3597,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                        [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr]),32);
            tracep->chgCData(oldp+3598,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__enq_ptr),5);
            tracep->chgCData(oldp+3599,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr),5);
            tracep->chgBit(oldp+3600,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ptr_match));
            tracep->chgBit(oldp+3601,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__maybe_full));
            tracep->chgBit(oldp+3602,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__empty));
            tracep->chgBit(oldp+3603,((0x1fU == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr))));
            tracep->chgBit(oldp+3604,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__full));
            tracep->chgBit(oldp+3605,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__atLeastTwo));
            tracep->chgBit(oldp+3606,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram_out_valid));
            tracep->chgBit(oldp+3607,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren));
            tracep->chgCData(oldp+3608,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr),5);
            tracep->chgIData(oldp+3609,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[0]),32);
            tracep->chgIData(oldp+3610,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[1]),32);
            tracep->chgIData(oldp+3611,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[2]),32);
            tracep->chgIData(oldp+3612,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[3]),32);
            tracep->chgIData(oldp+3613,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[4]),32);
            tracep->chgIData(oldp+3614,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[5]),32);
            tracep->chgIData(oldp+3615,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[6]),32);
            tracep->chgIData(oldp+3616,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[7]),32);
            tracep->chgIData(oldp+3617,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[8]),32);
            tracep->chgIData(oldp+3618,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[9]),32);
            tracep->chgIData(oldp+3619,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[10]),32);
            tracep->chgIData(oldp+3620,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[11]),32);
            tracep->chgIData(oldp+3621,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[12]),32);
            tracep->chgIData(oldp+3622,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[13]),32);
            tracep->chgIData(oldp+3623,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[14]),32);
            tracep->chgIData(oldp+3624,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[15]),32);
            tracep->chgIData(oldp+3625,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[16]),32);
            tracep->chgIData(oldp+3626,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[17]),32);
            tracep->chgIData(oldp+3627,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[18]),32);
            tracep->chgIData(oldp+3628,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[19]),32);
            tracep->chgIData(oldp+3629,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[20]),32);
            tracep->chgIData(oldp+3630,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[21]),32);
            tracep->chgIData(oldp+3631,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[22]),32);
            tracep->chgIData(oldp+3632,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[23]),32);
            tracep->chgIData(oldp+3633,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[24]),32);
            tracep->chgIData(oldp+3634,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[25]),32);
            tracep->chgIData(oldp+3635,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[26]),32);
            tracep->chgIData(oldp+3636,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[27]),32);
            tracep->chgIData(oldp+3637,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[28]),32);
            tracep->chgIData(oldp+3638,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[29]),32);
            tracep->chgIData(oldp+3639,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[30]),32);
            tracep->chgIData(oldp+3640,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[31]),32);
            tracep->chgIData(oldp+3641,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__ram[0]),32);
            tracep->chgBit(oldp+3642,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__maybe_full)))));
            tracep->chgBit(oldp+3643,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq_io_deq_valid));
            tracep->chgIData(oldp+3644,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__empty)
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data
                                          : vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr])),32);
            tracep->chgIData(oldp+3645,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                        [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr]),32);
            tracep->chgCData(oldp+3646,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__enq_ptr),5);
            tracep->chgCData(oldp+3647,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr),5);
            tracep->chgBit(oldp+3648,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ptr_match));
            tracep->chgBit(oldp+3649,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__maybe_full));
            tracep->chgBit(oldp+3650,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__empty));
            tracep->chgBit(oldp+3651,((0x1fU == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr))));
            tracep->chgBit(oldp+3652,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__full));
            tracep->chgBit(oldp+3653,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__atLeastTwo));
            tracep->chgBit(oldp+3654,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram_out_valid));
            tracep->chgBit(oldp+3655,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren));
            tracep->chgCData(oldp+3656,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr),5);
            tracep->chgIData(oldp+3657,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[0]),32);
            tracep->chgIData(oldp+3658,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[1]),32);
            tracep->chgIData(oldp+3659,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[2]),32);
            tracep->chgIData(oldp+3660,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[3]),32);
            tracep->chgIData(oldp+3661,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[4]),32);
            tracep->chgIData(oldp+3662,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[5]),32);
            tracep->chgIData(oldp+3663,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[6]),32);
            tracep->chgIData(oldp+3664,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[7]),32);
            tracep->chgIData(oldp+3665,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[8]),32);
            tracep->chgIData(oldp+3666,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[9]),32);
            tracep->chgIData(oldp+3667,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[10]),32);
            tracep->chgIData(oldp+3668,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[11]),32);
            tracep->chgIData(oldp+3669,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[12]),32);
            tracep->chgIData(oldp+3670,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[13]),32);
            tracep->chgIData(oldp+3671,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[14]),32);
            tracep->chgIData(oldp+3672,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[15]),32);
            tracep->chgIData(oldp+3673,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[16]),32);
            tracep->chgIData(oldp+3674,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[17]),32);
            tracep->chgIData(oldp+3675,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[18]),32);
            tracep->chgIData(oldp+3676,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[19]),32);
            tracep->chgIData(oldp+3677,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[20]),32);
            tracep->chgIData(oldp+3678,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[21]),32);
            tracep->chgIData(oldp+3679,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[22]),32);
            tracep->chgIData(oldp+3680,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[23]),32);
            tracep->chgIData(oldp+3681,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[24]),32);
            tracep->chgIData(oldp+3682,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[25]),32);
            tracep->chgIData(oldp+3683,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[26]),32);
            tracep->chgIData(oldp+3684,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[27]),32);
            tracep->chgIData(oldp+3685,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[28]),32);
            tracep->chgIData(oldp+3686,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[29]),32);
            tracep->chgIData(oldp+3687,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[30]),32);
            tracep->chgIData(oldp+3688,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[31]),32);
            tracep->chgIData(oldp+3689,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__ram[0]),32);
            tracep->chgBit(oldp+3690,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__maybe_full)))));
            tracep->chgBit(oldp+3691,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq_io_deq_valid));
            tracep->chgIData(oldp+3692,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__empty)
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data
                                          : vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr])),32);
            tracep->chgIData(oldp+3693,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                        [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr]),32);
            tracep->chgCData(oldp+3694,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__enq_ptr),5);
            tracep->chgCData(oldp+3695,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr),5);
            tracep->chgBit(oldp+3696,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ptr_match));
            tracep->chgBit(oldp+3697,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__maybe_full));
            tracep->chgBit(oldp+3698,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__empty));
            tracep->chgBit(oldp+3699,((0x1fU == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr))));
            tracep->chgBit(oldp+3700,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__full));
            tracep->chgBit(oldp+3701,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__atLeastTwo));
            tracep->chgBit(oldp+3702,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram_out_valid));
            tracep->chgBit(oldp+3703,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren));
            tracep->chgCData(oldp+3704,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr),5);
            tracep->chgIData(oldp+3705,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[0]),32);
            tracep->chgIData(oldp+3706,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[1]),32);
            tracep->chgIData(oldp+3707,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[2]),32);
            tracep->chgIData(oldp+3708,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[3]),32);
            tracep->chgIData(oldp+3709,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[4]),32);
            tracep->chgIData(oldp+3710,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[5]),32);
            tracep->chgIData(oldp+3711,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[6]),32);
            tracep->chgIData(oldp+3712,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[7]),32);
            tracep->chgIData(oldp+3713,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[8]),32);
            tracep->chgIData(oldp+3714,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[9]),32);
            tracep->chgIData(oldp+3715,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[10]),32);
            tracep->chgIData(oldp+3716,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[11]),32);
            tracep->chgIData(oldp+3717,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[12]),32);
            tracep->chgIData(oldp+3718,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[13]),32);
            tracep->chgIData(oldp+3719,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[14]),32);
            tracep->chgIData(oldp+3720,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[15]),32);
            tracep->chgIData(oldp+3721,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[16]),32);
            tracep->chgIData(oldp+3722,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[17]),32);
            tracep->chgIData(oldp+3723,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[18]),32);
            tracep->chgIData(oldp+3724,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[19]),32);
            tracep->chgIData(oldp+3725,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[20]),32);
            tracep->chgIData(oldp+3726,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[21]),32);
            tracep->chgIData(oldp+3727,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[22]),32);
            tracep->chgIData(oldp+3728,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[23]),32);
            tracep->chgIData(oldp+3729,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[24]),32);
            tracep->chgIData(oldp+3730,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[25]),32);
            tracep->chgIData(oldp+3731,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[26]),32);
            tracep->chgIData(oldp+3732,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[27]),32);
            tracep->chgIData(oldp+3733,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[28]),32);
            tracep->chgIData(oldp+3734,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[29]),32);
            tracep->chgIData(oldp+3735,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[30]),32);
            tracep->chgIData(oldp+3736,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[31]),32);
            tracep->chgIData(oldp+3737,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__ram[0]),32);
            tracep->chgBit(oldp+3738,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__maybe_full)))));
            tracep->chgIData(oldp+3739,((0xfffffU & 
                                         ((vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[3U] 
                                           << 0x10U) 
                                          | (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[2U] 
                                             >> 0x10U)))),20);
            tracep->chgIData(oldp+3740,((0xfffffU & 
                                         ((vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[2U] 
                                           << 4U) | 
                                          (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[1U] 
                                           >> 0x1cU)))),20);
            tracep->chgIData(oldp+3741,((0xfffffU & 
                                         ((vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[2U] 
                                           << 0x18U) 
                                          | (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[1U] 
                                             >> 8U)))),20);
            tracep->chgIData(oldp+3742,((0xfffffU & 
                                         ((vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[1U] 
                                           << 0xcU) 
                                          | (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[0U] 
                                             >> 0x14U)))),20);
            tracep->chgIData(oldp+3743,((0xfffffU & 
                                         vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[0U])),20);
            tracep->chgIData(oldp+3744,((0xfffffU & 
                                         ((vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[3U] 
                                           << 0x10U) 
                                          | (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[2U] 
                                             >> 0x10U)))),20);
            tracep->chgIData(oldp+3745,((0xfffffU & 
                                         ((vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[2U] 
                                           << 4U) | 
                                          (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[1U] 
                                           >> 0x1cU)))),20);
            tracep->chgIData(oldp+3746,((0xfffffU & 
                                         ((vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[2U] 
                                           << 0x18U) 
                                          | (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[1U] 
                                             >> 8U)))),20);
            tracep->chgIData(oldp+3747,((0xfffffU & 
                                         ((vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[1U] 
                                           << 0xcU) 
                                          | (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[0U] 
                                             >> 0x14U)))),20);
            tracep->chgIData(oldp+3748,((0xfffffU & 
                                         vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[0U])),20);
            tracep->chgBit(oldp+3749,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q_io_deq_ready));
            tracep->chgBit(oldp+3750,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__valid_0));
            tracep->chgIData(oldp+3751,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_0_data),32);
            tracep->chgBit(oldp+3752,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_0_last));
            tracep->chgCData(oldp+3753,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_0_beats),7);
            tracep->chgBit(oldp+3754,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q_io_deq_ready));
            tracep->chgBit(oldp+3755,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__valid_0));
            tracep->chgIData(oldp+3756,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__elts_0_data),32);
            tracep->chgBit(oldp+3757,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__elts_0_last));
            tracep->chgCData(oldp+3758,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__elts_0_beats),7);
            tracep->chgBit(oldp+3759,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q_io_deq_ready));
            tracep->chgBit(oldp+3760,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__valid_0));
            tracep->chgIData(oldp+3761,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__elts_0_data),32);
            tracep->chgBit(oldp+3762,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__elts_0_last));
            tracep->chgCData(oldp+3763,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__elts_0_beats),7);
            tracep->chgBit(oldp+3764,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q_io_deq_ready));
            tracep->chgBit(oldp+3765,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__valid_0));
            tracep->chgIData(oldp+3766,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_0_data),32);
            tracep->chgBit(oldp+3767,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_0_last));
            tracep->chgCData(oldp+3768,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_0_beats),7);
            tracep->chgBit(oldp+3769,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__valid_1)))));
            tracep->chgBit(oldp+3770,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q_io_deq_ready));
            tracep->chgBit(oldp+3771,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__valid_0));
            tracep->chgIData(oldp+3772,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__elts_0_data),32);
            tracep->chgBit(oldp+3773,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__elts_0_last));
            tracep->chgCData(oldp+3774,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__elts_0_beats),7);
            tracep->chgBit(oldp+3775,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__valid_1)))));
            tracep->chgBit(oldp+3776,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__valid_0) 
                                       & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow))));
            tracep->chgBit(oldp+3777,((1U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowed))));
            tracep->chgBit(oldp+3778,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__valid_0));
            tracep->chgIData(oldp+3779,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_0_data),32);
            tracep->chgBit(oldp+3780,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_0_last));
            tracep->chgCData(oldp+3781,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_0_beats),7);
            tracep->chgBit(oldp+3782,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__valid_1)))));
            tracep->chgBit(oldp+3783,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__valid_0) 
                                       & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_1))));
            tracep->chgBit(oldp+3784,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowed) 
                                             >> 1U))));
            tracep->chgBit(oldp+3785,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__valid_0));
            tracep->chgIData(oldp+3786,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_0_data),32);
            tracep->chgBit(oldp+3787,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_0_last));
            tracep->chgCData(oldp+3788,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_0_beats),7);
            tracep->chgBit(oldp+3789,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__valid_1)))));
            tracep->chgBit(oldp+3790,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__valid_0) 
                                       & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_2))));
            tracep->chgBit(oldp+3791,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowed) 
                                             >> 2U))));
            tracep->chgBit(oldp+3792,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__valid_0));
            tracep->chgIData(oldp+3793,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_0_data),32);
            tracep->chgBit(oldp+3794,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_0_last));
            tracep->chgCData(oldp+3795,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_0_beats),7);
            tracep->chgBit(oldp+3796,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__valid_1)))));
            tracep->chgBit(oldp+3797,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__valid_0) 
                                       & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_3))));
            tracep->chgBit(oldp+3798,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowed) 
                                             >> 3U))));
            tracep->chgBit(oldp+3799,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__valid_0));
            tracep->chgIData(oldp+3800,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_0_data),32);
            tracep->chgBit(oldp+3801,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_0_last));
            tracep->chgCData(oldp+3802,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_0_beats),7);
            tracep->chgBit(oldp+3803,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__valid_1)))));
            tracep->chgBit(oldp+3804,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__valid_0) 
                                       & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_4))));
            tracep->chgBit(oldp+3805,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowed) 
                                             >> 4U))));
            tracep->chgBit(oldp+3806,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__valid_0));
            tracep->chgIData(oldp+3807,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_0_data),32);
            tracep->chgBit(oldp+3808,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_0_last));
            tracep->chgCData(oldp+3809,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_0_beats),7);
            tracep->chgBit(oldp+3810,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__valid_1)))));
            tracep->chgIData(oldp+3811,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ_io_enq_bits_data),32);
            tracep->chgBit(oldp+3812,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ_io_deq_ready));
            tracep->chgBit(oldp+3813,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__valid_0));
            tracep->chgIData(oldp+3814,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_0_data),32);
            tracep->chgBit(oldp+3815,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_0_last));
            tracep->chgCData(oldp+3816,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_0_beats),7);
            tracep->chgIData(oldp+3817,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_a),20);
            tracep->chgIData(oldp+3818,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_b),20);
            tracep->chgIData(oldp+3819,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_c),20);
            tracep->chgIData(oldp+3820,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_d),20);
            tracep->chgIData(oldp+3821,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_e),20);
            tracep->chgIData(oldp+3822,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_a),20);
            tracep->chgIData(oldp+3823,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_b),20);
            tracep->chgIData(oldp+3824,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_c),20);
            tracep->chgIData(oldp+3825,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_d),20);
            tracep->chgIData(oldp+3826,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_e),20);
            tracep->chgBit(oldp+3827,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_first));
            tracep->chgIData(oldp+3828,((0x1fffffU 
                                         & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_a 
                                            - (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_0_beats)))),21);
            tracep->chgBit(oldp+3829,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow));
            tracep->chgBit(oldp+3830,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_first_1));
            tracep->chgIData(oldp+3831,((0x1fffffU 
                                         & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_b 
                                            - (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__elts_0_beats)))),21);
            tracep->chgBit(oldp+3832,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_1));
            tracep->chgBit(oldp+3833,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_first_2));
            tracep->chgIData(oldp+3834,((0x1fffffU 
                                         & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_c 
                                            - (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__elts_0_beats)))),21);
            tracep->chgBit(oldp+3835,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_2));
            tracep->chgBit(oldp+3836,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_first_3));
            tracep->chgIData(oldp+3837,((0x1fffffU 
                                         & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_d 
                                            - (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_0_beats)))),21);
            tracep->chgBit(oldp+3838,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_3));
            tracep->chgBit(oldp+3839,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_first_4));
            tracep->chgIData(oldp+3840,((0x1fffffU 
                                         & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_e 
                                            - (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__elts_0_beats)))),21);
            tracep->chgBit(oldp+3841,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_4));
            tracep->chgIData(oldp+3842,((0x7ffffU & 
                                         (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_9 
                                          >> 1U))),19);
            tracep->chgIData(oldp+3843,((0xfffffU & 
                                         (~ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_1))),20);
            tracep->chgCData(oldp+3844,((0x1fU & (~ 
                                                  (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_1 
                                                   >> 0xfU)))),5);
            tracep->chgSData(oldp+3845,((0xfffeU & 
                                         ((~ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_1) 
                                          << 1U))),16);
            tracep->chgBit(oldp+3846,((0U != (0x1fU 
                                              & (~ 
                                                 (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_1 
                                                  >> 0xfU))))));
            tracep->chgCData(oldp+3847,((0xffU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_1) 
                                                  >> 8U))),8);
            tracep->chgCData(oldp+3848,((0xffU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_1))),8);
            tracep->chgBit(oldp+3849,((0U != (0xffU 
                                              & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_1) 
                                                 >> 8U)))));
            tracep->chgCData(oldp+3850,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_2) 
                                                 >> 4U))),4);
            tracep->chgCData(oldp+3851,((0xfU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_2))),4);
            tracep->chgBit(oldp+3852,((0U != (0xfU 
                                              & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_2) 
                                                 >> 4U)))));
            tracep->chgCData(oldp+3853,((3U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_3) 
                                               >> 2U))),2);
            tracep->chgCData(oldp+3854,((3U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_3))),2);
            tracep->chgBit(oldp+3855,((0U != (3U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_3) 
                                               >> 2U)))));
            tracep->chgBit(oldp+3856,((IData)((0U != 
                                               (0xaU 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_3))))));
            tracep->chgIData(oldp+3857,((0x7ffffU & 
                                         (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_a 
                                          & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_9 
                                             >> 1U)))),20);
            tracep->chgIData(oldp+3858,((0x7ffffU & 
                                         (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_20 
                                          >> 1U))),19);
            tracep->chgIData(oldp+3859,((0xfffffU & 
                                         (~ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_3))),20);
            tracep->chgCData(oldp+3860,((0x1fU & (~ 
                                                  (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_3 
                                                   >> 0xfU)))),5);
            tracep->chgSData(oldp+3861,((0xfffeU & 
                                         ((~ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_3) 
                                          << 1U))),16);
            tracep->chgBit(oldp+3862,((0U != (0x1fU 
                                              & (~ 
                                                 (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_3 
                                                  >> 0xfU))))));
            tracep->chgCData(oldp+3863,((0xffU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_6) 
                                                  >> 8U))),8);
            tracep->chgCData(oldp+3864,((0xffU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_6))),8);
            tracep->chgBit(oldp+3865,((0U != (0xffU 
                                              & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_6) 
                                                 >> 8U)))));
            tracep->chgCData(oldp+3866,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_7) 
                                                 >> 4U))),4);
            tracep->chgCData(oldp+3867,((0xfU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_7))),4);
            tracep->chgBit(oldp+3868,((0U != (0xfU 
                                              & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_7) 
                                                 >> 4U)))));
            tracep->chgCData(oldp+3869,((3U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_8) 
                                               >> 2U))),2);
            tracep->chgCData(oldp+3870,((3U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_8))),2);
            tracep->chgBit(oldp+3871,((0U != (3U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_8) 
                                               >> 2U)))));
            tracep->chgBit(oldp+3872,((IData)((0U != 
                                               (0xaU 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_8))))));
            tracep->chgIData(oldp+3873,((0x7ffffU & 
                                         (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_b 
                                          & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_20 
                                             >> 1U)))),20);
            tracep->chgIData(oldp+3874,((0x7ffffU & 
                                         (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_31 
                                          >> 1U))),19);
            tracep->chgIData(oldp+3875,((0xfffffU & 
                                         (~ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_5))),20);
            tracep->chgCData(oldp+3876,((0x1fU & (~ 
                                                  (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_5 
                                                   >> 0xfU)))),5);
            tracep->chgSData(oldp+3877,((0xfffeU & 
                                         ((~ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_5) 
                                          << 1U))),16);
            tracep->chgBit(oldp+3878,((0U != (0x1fU 
                                              & (~ 
                                                 (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_5 
                                                  >> 0xfU))))));
            tracep->chgCData(oldp+3879,((0xffU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_11) 
                                                  >> 8U))),8);
            tracep->chgCData(oldp+3880,((0xffU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_11))),8);
            tracep->chgBit(oldp+3881,((0U != (0xffU 
                                              & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_11) 
                                                 >> 8U)))));
            tracep->chgCData(oldp+3882,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_12) 
                                                 >> 4U))),4);
            tracep->chgCData(oldp+3883,((0xfU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_12))),4);
            tracep->chgBit(oldp+3884,((0U != (0xfU 
                                              & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_12) 
                                                 >> 4U)))));
            tracep->chgCData(oldp+3885,((3U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_13) 
                                               >> 2U))),2);
            tracep->chgCData(oldp+3886,((3U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_13))),2);
            tracep->chgBit(oldp+3887,((0U != (3U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_13) 
                                               >> 2U)))));
            tracep->chgBit(oldp+3888,((IData)((0U != 
                                               (0xaU 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_13))))));
            tracep->chgIData(oldp+3889,((0x7ffffU & 
                                         (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_c 
                                          & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_31 
                                             >> 1U)))),20);
            tracep->chgIData(oldp+3890,((0x7ffffU & 
                                         (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_42 
                                          >> 1U))),19);
            tracep->chgIData(oldp+3891,((0xfffffU & 
                                         (~ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_7))),20);
            tracep->chgCData(oldp+3892,((0x1fU & (~ 
                                                  (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_7 
                                                   >> 0xfU)))),5);
            tracep->chgSData(oldp+3893,((0xfffeU & 
                                         ((~ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_7) 
                                          << 1U))),16);
            tracep->chgBit(oldp+3894,((0U != (0x1fU 
                                              & (~ 
                                                 (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_7 
                                                  >> 0xfU))))));
            tracep->chgCData(oldp+3895,((0xffU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_16) 
                                                  >> 8U))),8);
            tracep->chgCData(oldp+3896,((0xffU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_16))),8);
            tracep->chgBit(oldp+3897,((0U != (0xffU 
                                              & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_16) 
                                                 >> 8U)))));
            tracep->chgCData(oldp+3898,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_17) 
                                                 >> 4U))),4);
            tracep->chgCData(oldp+3899,((0xfU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_17))),4);
            tracep->chgBit(oldp+3900,((0U != (0xfU 
                                              & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_17) 
                                                 >> 4U)))));
            tracep->chgCData(oldp+3901,((3U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_18) 
                                               >> 2U))),2);
            tracep->chgCData(oldp+3902,((3U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_18))),2);
            tracep->chgBit(oldp+3903,((0U != (3U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_18) 
                                               >> 2U)))));
            tracep->chgBit(oldp+3904,((IData)((0U != 
                                               (0xaU 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_18))))));
            tracep->chgIData(oldp+3905,((0x7ffffU & 
                                         (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_d 
                                          & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_42 
                                             >> 1U)))),20);
            tracep->chgIData(oldp+3906,((0x7ffffU & 
                                         (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_53 
                                          >> 1U))),19);
            tracep->chgIData(oldp+3907,((0xfffffU & 
                                         (~ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_9))),20);
            tracep->chgCData(oldp+3908,((0x1fU & (~ 
                                                  (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_9 
                                                   >> 0xfU)))),5);
            tracep->chgSData(oldp+3909,((0xfffeU & 
                                         ((~ vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_9) 
                                          << 1U))),16);
            tracep->chgBit(oldp+3910,((0U != (0x1fU 
                                              & (~ 
                                                 (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_9 
                                                  >> 0xfU))))));
            tracep->chgCData(oldp+3911,((0xffU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_21) 
                                                  >> 8U))),8);
            tracep->chgCData(oldp+3912,((0xffU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_21))),8);
            tracep->chgBit(oldp+3913,((0U != (0xffU 
                                              & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_21) 
                                                 >> 8U)))));
            tracep->chgCData(oldp+3914,((0xfU & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_22) 
                                                 >> 4U))),4);
            tracep->chgCData(oldp+3915,((0xfU & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_22))),4);
            tracep->chgBit(oldp+3916,((0U != (0xfU 
                                              & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_22) 
                                                 >> 4U)))));
            tracep->chgCData(oldp+3917,((3U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_23) 
                                               >> 2U))),2);
            tracep->chgCData(oldp+3918,((3U & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_23))),2);
            tracep->chgBit(oldp+3919,((0U != (3U & 
                                              ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_23) 
                                               >> 2U)))));
            tracep->chgBit(oldp+3920,((IData)((0U != 
                                               (0xaU 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_23))))));
            tracep->chgIData(oldp+3921,((0x7ffffU & 
                                         (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_e 
                                          & (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_53 
                                             >> 1U)))),20);
            tracep->chgSData(oldp+3922,((5U | (((IData)(
                                                        (0U 
                                                         != 
                                                         (0x1fU 
                                                          & (~ 
                                                             (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_1 
                                                              >> 0xfU))))) 
                                                << 0xbU) 
                                               | (((IData)(
                                                           (0U 
                                                            != 
                                                            (0xffU 
                                                             & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_1) 
                                                                >> 8U)))) 
                                                   << 0xaU) 
                                                  | (((IData)(
                                                              (0U 
                                                               != 
                                                               (0xfU 
                                                                & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_2) 
                                                                   >> 4U)))) 
                                                      << 9U) 
                                                     | (((IData)(
                                                                 (0U 
                                                                  != 
                                                                  (3U 
                                                                   & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_3) 
                                                                      >> 2U)))) 
                                                         << 8U) 
                                                        | (0x80U 
                                                           & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_3) 
                                                               << 4U) 
                                                              | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_3) 
                                                                 << 6U))))))))),12);
            tracep->chgSData(oldp+3923,((((IData)((0U 
                                                   != 
                                                   (0x1fU 
                                                    & (~ 
                                                       (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_5 
                                                        >> 0xfU))))) 
                                          << 9U) | 
                                         (((IData)(
                                                   (0U 
                                                    != 
                                                    (0xffU 
                                                     & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_11) 
                                                        >> 8U)))) 
                                           << 8U) | 
                                          (((IData)(
                                                    (0U 
                                                     != 
                                                     (0xfU 
                                                      & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_12) 
                                                         >> 4U)))) 
                                            << 7U) 
                                           | (((IData)(
                                                       (0U 
                                                        != 
                                                        (3U 
                                                         & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_13) 
                                                            >> 2U)))) 
                                               << 6U) 
                                              | ((0x20U 
                                                  & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_13) 
                                                      << 2U) 
                                                     | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_13) 
                                                        << 4U))) 
                                                 | (((IData)(
                                                             (0U 
                                                              != 
                                                              (0x1fU 
                                                               & (~ 
                                                                  (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_3 
                                                                   >> 0xfU))))) 
                                                     << 4U) 
                                                    | (((IData)(
                                                                (0U 
                                                                 != 
                                                                 (0xffU 
                                                                  & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_6) 
                                                                     >> 8U)))) 
                                                        << 3U) 
                                                       | (((IData)(
                                                                   (0U 
                                                                    != 
                                                                    (0xfU 
                                                                     & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_7) 
                                                                        >> 4U)))) 
                                                           << 2U) 
                                                          | (((IData)(
                                                                      (0U 
                                                                       != 
                                                                       (3U 
                                                                        & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_8) 
                                                                           >> 2U)))) 
                                                              << 1U) 
                                                             | (IData)(
                                                                       (0U 
                                                                        != 
                                                                        (0xaU 
                                                                         & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_8)))))))))))))),10);
            tracep->chgSData(oldp+3924,((((IData)((0U 
                                                   != 
                                                   (0x1fU 
                                                    & (~ 
                                                       (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_9 
                                                        >> 0xfU))))) 
                                          << 9U) | 
                                         (((IData)(
                                                   (0U 
                                                    != 
                                                    (0xffU 
                                                     & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_21) 
                                                        >> 8U)))) 
                                           << 8U) | 
                                          (((IData)(
                                                    (0U 
                                                     != 
                                                     (0xfU 
                                                      & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_22) 
                                                         >> 4U)))) 
                                            << 7U) 
                                           | (((IData)(
                                                       (0U 
                                                        != 
                                                        (3U 
                                                         & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_23) 
                                                            >> 2U)))) 
                                               << 6U) 
                                              | ((0x20U 
                                                  & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_23) 
                                                      << 2U) 
                                                     | ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_23) 
                                                        << 4U))) 
                                                 | (((IData)(
                                                             (0U 
                                                              != 
                                                              (0x1fU 
                                                               & (~ 
                                                                  (vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_7 
                                                                   >> 0xfU))))) 
                                                     << 4U) 
                                                    | (((IData)(
                                                                (0U 
                                                                 != 
                                                                 (0xffU 
                                                                  & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_16) 
                                                                     >> 8U)))) 
                                                        << 3U) 
                                                       | (((IData)(
                                                                   (0U 
                                                                    != 
                                                                    (0xfU 
                                                                     & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_17) 
                                                                        >> 4U)))) 
                                                           << 2U) 
                                                          | (((IData)(
                                                                      (0U 
                                                                       != 
                                                                       (3U 
                                                                        & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_18) 
                                                                           >> 2U)))) 
                                                              << 1U) 
                                                             | (IData)(
                                                                       (0U 
                                                                        != 
                                                                        (0xaU 
                                                                         & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_18)))))))))))))),10);
            tracep->chgIData(oldp+3925,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__header_hi),20);
            tracep->chgCData(oldp+3926,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__xmit),2);
            tracep->chgBit(oldp+3927,((0U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__xmit))));
            tracep->chgBit(oldp+3928,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowReturn));
            tracep->chgBit(oldp+3929,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__f_valid));
            tracep->chgCData(oldp+3930,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__requests),6);
            tracep->chgCData(oldp+3931,((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_0_last) 
                                          << 5U) | 
                                         (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_0_last) 
                                           << 4U) | 
                                          (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_0_last) 
                                            << 3U) 
                                           | (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_0_last) 
                                               << 2U) 
                                              | (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_0_last) 
                                                  << 1U) 
                                                 | (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_0_last))))))),6);
            tracep->chgBit(oldp+3932,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__first));
            tracep->chgCData(oldp+3933,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__readys_mask),6);
            tracep->chgCData(oldp+3934,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__requests) 
                                         & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__readys_mask)))),6);
            tracep->chgSData(oldp+3935,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__readys_filter),12);
            tracep->chgSData(oldp+3936,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__readys_unready),12);
            tracep->chgCData(oldp+3937,((0x3fU & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___readys_readys_T_2)))),6);
            tracep->chgCData(oldp+3938,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__state),6);
            tracep->chgCData(oldp+3939,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowed),6);
            tracep->chgBit(oldp+3940,((1U & ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowed) 
                                             >> 5U))));
            tracep->chgCData(oldp+3941,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__grant),6);
            tracep->chgBit(oldp+3942,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__first)
                                        ? (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__valid_0)
                                        : (0U != (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT___send_T)))));
            tracep->chgBit(oldp+3943,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_send_REG));
            tracep->chgCData(oldp+3944,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG),6);
            tracep->chgIData(oldp+3945,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_0),32);
            tracep->chgIData(oldp+3946,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_1),32);
            tracep->chgIData(oldp+3947,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_2),32);
            tracep->chgIData(oldp+3948,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_3),32);
            tracep->chgIData(oldp+3949,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_4),32);
            tracep->chgIData(oldp+3950,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_5),32);
            __Vtemp8449[0U] = (IData)((((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_d)) 
                                        << 0x14U) | (QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_e))));
            __Vtemp8449[1U] = ((0xffffff00U & ((IData)(
                                                       (((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_a)) 
                                                         << 0x28U) 
                                                        | (((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_b)) 
                                                            << 0x14U) 
                                                           | (QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_c))))) 
                                               << 8U)) 
                               | (IData)(((((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_d)) 
                                            << 0x14U) 
                                           | (QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_e))) 
                                          >> 0x20U)));
            __Vtemp8449[2U] = ((0xffU & ((IData)((((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_a)) 
                                                   << 0x28U) 
                                                  | (((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_b)) 
                                                      << 0x14U) 
                                                     | (QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_c))))) 
                                         >> 0x18U)) 
                               | (0xffffff00U & ((IData)(
                                                         ((((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_a)) 
                                                            << 0x28U) 
                                                           | (((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_b)) 
                                                               << 0x14U) 
                                                              | (QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_c)))) 
                                                          >> 0x20U)) 
                                                 << 8U)));
            __Vtemp8449[3U] = (0xffU & ((IData)(((((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_a)) 
                                                   << 0x28U) 
                                                  | (((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_b)) 
                                                      << 0x14U) 
                                                     | (QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_c)))) 
                                                 >> 0x20U)) 
                                        >> 0x18U));
            tracep->chgWData(oldp+3951,(__Vtemp8449),100);
            tracep->chgWData(oldp+3955,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg),100);
            tracep->chgQData(oldp+3959,((((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_d)) 
                                          << 0x14U) 
                                         | (QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_e)))),40);
            tracep->chgQData(oldp+3961,((((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_a)) 
                                          << 0x28U) 
                                         | (((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_b)) 
                                             << 0x14U) 
                                            | (QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_c))))),60);
            __Vtemp8450[0U] = (IData)((((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_d)) 
                                        << 0x14U) | (QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_e))));
            __Vtemp8450[1U] = ((0xffffff00U & ((IData)(
                                                       (((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_a)) 
                                                         << 0x28U) 
                                                        | (((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_b)) 
                                                            << 0x14U) 
                                                           | (QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_c))))) 
                                               << 8U)) 
                               | (IData)(((((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_d)) 
                                            << 0x14U) 
                                           | (QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_e))) 
                                          >> 0x20U)));
            __Vtemp8450[2U] = ((0xffU & ((IData)((((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_a)) 
                                                   << 0x28U) 
                                                  | (((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_b)) 
                                                      << 0x14U) 
                                                     | (QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_c))))) 
                                         >> 0x18U)) 
                               | (0xffffff00U & ((IData)(
                                                         ((((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_a)) 
                                                            << 0x28U) 
                                                           | (((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_b)) 
                                                               << 0x14U) 
                                                              | (QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_c)))) 
                                                          >> 0x20U)) 
                                                 << 8U)));
            __Vtemp8450[3U] = (0xffU & ((IData)(((((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_a)) 
                                                   << 0x28U) 
                                                  | (((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_b)) 
                                                      << 0x14U) 
                                                     | (QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_c)))) 
                                                 >> 0x20U)) 
                                        >> 0x18U));
            tracep->chgWData(oldp+3963,(__Vtemp8450),100);
            tracep->chgWData(oldp+3967,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg),100);
            tracep->chgQData(oldp+3971,((((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_d)) 
                                          << 0x14U) 
                                         | (QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_e)))),40);
            tracep->chgQData(oldp+3973,((((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_a)) 
                                          << 0x28U) 
                                         | (((QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_b)) 
                                             << 0x14U) 
                                            | (QData)((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_c))))),60);
            tracep->chgBit(oldp+3975,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__valid_1));
            tracep->chgIData(oldp+3976,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_1_data),32);
            tracep->chgBit(oldp+3977,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_1_last));
            tracep->chgCData(oldp+3978,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_1_beats),7);
            tracep->chgBit(oldp+3979,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__valid_1));
            tracep->chgBit(oldp+3980,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__wen));
            tracep->chgBit(oldp+3981,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__valid_1));
            tracep->chgBit(oldp+3982,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__wen));
            tracep->chgBit(oldp+3983,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__valid_1));
            tracep->chgIData(oldp+3984,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_1_data),32);
            tracep->chgBit(oldp+3985,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_1_last));
            tracep->chgCData(oldp+3986,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_1_beats),7);
            tracep->chgBit(oldp+3987,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__wen));
            tracep->chgBit(oldp+3988,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__wen_1));
            tracep->chgBit(oldp+3989,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__valid_1));
            tracep->chgBit(oldp+3990,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__wen));
            tracep->chgBit(oldp+3991,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__valid_1));
            tracep->chgIData(oldp+3992,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_1_data),32);
            tracep->chgBit(oldp+3993,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_1_last));
            tracep->chgCData(oldp+3994,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_1_beats),7);
            tracep->chgBit(oldp+3995,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__wen));
            tracep->chgBit(oldp+3996,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__wen_1));
            tracep->chgBit(oldp+3997,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__valid_1));
            tracep->chgIData(oldp+3998,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_1_data),32);
            tracep->chgBit(oldp+3999,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_1_last));
            tracep->chgCData(oldp+4000,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_1_beats),7);
            tracep->chgBit(oldp+4001,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__wen));
            tracep->chgBit(oldp+4002,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__wen_1));
            tracep->chgBit(oldp+4003,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__valid_1));
            tracep->chgIData(oldp+4004,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_1_data),32);
            tracep->chgBit(oldp+4005,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_1_last));
            tracep->chgCData(oldp+4006,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_1_beats),7);
            tracep->chgBit(oldp+4007,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__wen));
            tracep->chgBit(oldp+4008,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__wen_1));
            tracep->chgBit(oldp+4009,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__valid_1));
            tracep->chgIData(oldp+4010,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_1_data),32);
            tracep->chgBit(oldp+4011,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_1_last));
            tracep->chgCData(oldp+4012,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_1_beats),7);
            tracep->chgBit(oldp+4013,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__wen));
            tracep->chgBit(oldp+4014,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__wen_1));
            tracep->chgBit(oldp+4015,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__valid_1));
            tracep->chgIData(oldp+4016,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_1_data),32);
            tracep->chgBit(oldp+4017,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_1_last));
            tracep->chgCData(oldp+4018,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_1_beats),7);
            tracep->chgBit(oldp+4019,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__wen));
            tracep->chgBit(oldp+4020,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__wen_1));
            tracep->chgBit(oldp+4021,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__valid_1));
            tracep->chgIData(oldp+4022,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_1_data),32);
            tracep->chgBit(oldp+4023,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_1_last));
            tracep->chgCData(oldp+4024,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_1_beats),7);
            tracep->chgBit(oldp+4025,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__wen));
            tracep->chgBit(oldp+4026,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__wen_1));
            tracep->chgBit(oldp+4027,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__full)))));
            tracep->chgBit(oldp+4028,((0xffffU & ((
                                                   ((~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                                    & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                                   & ((IData)(1U) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data))) 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)))));
            tracep->chgBit(oldp+4029,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ptr_match) 
                                                & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__maybe_full)))))));
            tracep->chgCData(oldp+4030,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_size
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT____Vxrand1))),4);
            tracep->chgCData(oldp+4031,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_source
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT____Vxrand2))),7);
            tracep->chgBit(oldp+4032,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__deq_ptr_value))
                                        ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id
                                       [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__deq_ptr_value]
                                        : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT____Vxrand3))));
            tracep->chgBit(oldp+4033,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__full)))));
            tracep->chgBit(oldp+4034,((0x7fffU & ((
                                                   ((~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                                    & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                                   & (((IData)(1U) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                      >> 1U)) 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)))));
            tracep->chgBit(oldp+4035,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ptr_match) 
                                                & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__maybe_full)))))));
            tracep->chgCData(oldp+4036,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_size
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT____Vxrand1))),4);
            tracep->chgCData(oldp+4037,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_source
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT____Vxrand2))),7);
            tracep->chgBit(oldp+4038,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__deq_ptr_value))
                                        ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id
                                       [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__deq_ptr_value]
                                        : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT____Vxrand3))));
            tracep->chgBit(oldp+4039,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__full)))));
            tracep->chgBit(oldp+4040,((0x3fffU & ((
                                                   ((~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                                    & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                                   & (((IData)(1U) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                      >> 2U)) 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)))));
            tracep->chgBit(oldp+4041,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ptr_match) 
                                                & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__maybe_full)))))));
            tracep->chgCData(oldp+4042,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_size
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT____Vxrand1))),4);
            tracep->chgCData(oldp+4043,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_source
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT____Vxrand2))),7);
            tracep->chgBit(oldp+4044,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__deq_ptr_value))
                                        ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id
                                       [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__deq_ptr_value]
                                        : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT____Vxrand3))));
            tracep->chgBit(oldp+4045,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__full)))));
            tracep->chgBit(oldp+4046,((0x1fffU & ((
                                                   ((~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                                    & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                                   & (((IData)(1U) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                      >> 3U)) 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)))));
            tracep->chgBit(oldp+4047,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ptr_match) 
                                                & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__maybe_full)))))));
            tracep->chgCData(oldp+4048,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_size
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT____Vxrand1))),4);
            tracep->chgCData(oldp+4049,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_source
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT____Vxrand2))),7);
            tracep->chgBit(oldp+4050,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__deq_ptr_value))
                                        ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id
                                       [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__deq_ptr_value]
                                        : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT____Vxrand3))));
            tracep->chgBit(oldp+4051,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__full)))));
            tracep->chgBit(oldp+4052,((0xfffU & (((
                                                   (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                                  & (((IData)(1U) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                     >> 4U)) 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)))));
            tracep->chgBit(oldp+4053,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ptr_match) 
                                                & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__maybe_full)))))));
            tracep->chgCData(oldp+4054,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_size
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT____Vxrand1))),4);
            tracep->chgCData(oldp+4055,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_source
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT____Vxrand2))),7);
            tracep->chgBit(oldp+4056,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__deq_ptr_value))
                                        ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id
                                       [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__deq_ptr_value]
                                        : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT____Vxrand3))));
            tracep->chgBit(oldp+4057,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__full)))));
            tracep->chgBit(oldp+4058,((0x7ffU & (((
                                                   (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                                  & (((IData)(1U) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                     >> 5U)) 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)))));
            tracep->chgBit(oldp+4059,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ptr_match) 
                                                & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__maybe_full)))))));
            tracep->chgCData(oldp+4060,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_size
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT____Vxrand1))),4);
            tracep->chgCData(oldp+4061,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_source
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT____Vxrand2))),7);
            tracep->chgBit(oldp+4062,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__deq_ptr_value))
                                        ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id
                                       [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__deq_ptr_value]
                                        : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT____Vxrand3))));
            tracep->chgBit(oldp+4063,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__full)))));
            tracep->chgBit(oldp+4064,((0x3ffU & (((
                                                   (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                                  & (((IData)(1U) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                     >> 6U)) 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)))));
            tracep->chgBit(oldp+4065,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ptr_match) 
                                                & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__maybe_full)))))));
            tracep->chgCData(oldp+4066,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_size
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT____Vxrand1))),4);
            tracep->chgCData(oldp+4067,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_source
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT____Vxrand2))),7);
            tracep->chgBit(oldp+4068,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__deq_ptr_value))
                                        ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id
                                       [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__deq_ptr_value]
                                        : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT____Vxrand3))));
            tracep->chgBit(oldp+4069,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7__DOT__maybe_full)))));
            tracep->chgBit(oldp+4070,((0x1ffU & (((
                                                   (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                                  & (((IData)(1U) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                     >> 7U)) 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)))));
            tracep->chgBit(oldp+4071,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7__DOT__maybe_full));
            tracep->chgCData(oldp+4072,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7__DOT__ram_tl_state_size
                                        [0U]),4);
            tracep->chgCData(oldp+4073,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7__DOT__ram_tl_state_source
                                        [0U]),7);
            tracep->chgBit(oldp+4074,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7__DOT__ram_extra_id
                                      [0U]));
            tracep->chgBit(oldp+4075,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8__DOT__maybe_full)))));
            tracep->chgBit(oldp+4076,((0xffU & ((((~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                                 & (((IData)(1U) 
                                                     << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                    >> 8U)) 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)))));
            tracep->chgBit(oldp+4077,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8__DOT__maybe_full));
            tracep->chgCData(oldp+4078,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8__DOT__ram_tl_state_size
                                        [0U]),4);
            tracep->chgCData(oldp+4079,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8__DOT__ram_tl_state_source
                                        [0U]),7);
            tracep->chgBit(oldp+4080,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8__DOT__ram_extra_id
                                      [0U]));
            tracep->chgBit(oldp+4081,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9__DOT__maybe_full)))));
            tracep->chgBit(oldp+4082,((0x7fU & ((((~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                                 & (((IData)(1U) 
                                                     << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                    >> 9U)) 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)))));
            tracep->chgBit(oldp+4083,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9__DOT__maybe_full));
            tracep->chgCData(oldp+4084,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9__DOT__ram_tl_state_size
                                        [0U]),4);
            tracep->chgCData(oldp+4085,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9__DOT__ram_tl_state_source
                                        [0U]),7);
            tracep->chgBit(oldp+4086,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9__DOT__ram_extra_id
                                      [0U]));
            tracep->chgBit(oldp+4087,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__maybe_full)))));
            tracep->chgBit(oldp+4088,((0x3fU & ((((~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                                 & (((IData)(1U) 
                                                     << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                    >> 0xaU)) 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)))));
            tracep->chgBit(oldp+4089,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__maybe_full));
            tracep->chgCData(oldp+4090,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__ram_tl_state_size
                                        [0U]),4);
            tracep->chgCData(oldp+4091,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__ram_tl_state_source
                                        [0U]),7);
            tracep->chgBit(oldp+4092,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__ram_extra_id
                                      [0U]));
            tracep->chgBit(oldp+4093,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__maybe_full)))));
            tracep->chgBit(oldp+4094,((0x1fU & ((((~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                                 & (((IData)(1U) 
                                                     << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                    >> 0xbU)) 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)))));
            tracep->chgBit(oldp+4095,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__maybe_full));
            tracep->chgCData(oldp+4096,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__ram_tl_state_size
                                        [0U]),4);
            tracep->chgCData(oldp+4097,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__ram_tl_state_source
                                        [0U]),7);
            tracep->chgBit(oldp+4098,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__ram_extra_id
                                      [0U]));
            tracep->chgBit(oldp+4099,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__maybe_full)))));
            tracep->chgBit(oldp+4100,((0xfU & ((((~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                                & (((IData)(1U) 
                                                    << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                   >> 0xcU)) 
                                               & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)))));
            tracep->chgBit(oldp+4101,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__maybe_full));
            tracep->chgCData(oldp+4102,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__ram_tl_state_size
                                        [0U]),4);
            tracep->chgCData(oldp+4103,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__ram_tl_state_source
                                        [0U]),7);
            tracep->chgBit(oldp+4104,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__ram_extra_id
                                      [0U]));
            tracep->chgBit(oldp+4105,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__maybe_full)))));
            tracep->chgBit(oldp+4106,((7U & ((((~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                               & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                              & (((IData)(1U) 
                                                  << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                 >> 0xdU)) 
                                             & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)))));
            tracep->chgBit(oldp+4107,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__maybe_full));
            tracep->chgCData(oldp+4108,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__ram_tl_state_size
                                        [0U]),4);
            tracep->chgCData(oldp+4109,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__ram_tl_state_source
                                        [0U]),7);
            tracep->chgBit(oldp+4110,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__ram_extra_id
                                      [0U]));
            tracep->chgBit(oldp+4111,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__maybe_full)))));
            tracep->chgBit(oldp+4112,((3U & ((((~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                               & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                              & (((IData)(1U) 
                                                  << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                 >> 0xeU)) 
                                             & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)))));
            tracep->chgBit(oldp+4113,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__maybe_full));
            tracep->chgCData(oldp+4114,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__ram_tl_state_size
                                        [0U]),4);
            tracep->chgCData(oldp+4115,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__ram_tl_state_source
                                        [0U]),7);
            tracep->chgBit(oldp+4116,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__ram_extra_id
                                      [0U]));
            tracep->chgBit(oldp+4117,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__maybe_full)))));
            tracep->chgBit(oldp+4118,((1U & ((((~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                               & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                              & (((IData)(1U) 
                                                  << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                 >> 0xfU)) 
                                             & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)))));
            tracep->chgBit(oldp+4119,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__maybe_full));
            tracep->chgCData(oldp+4120,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__ram_tl_state_size
                                        [0U]),4);
            tracep->chgCData(oldp+4121,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__ram_tl_state_source
                                        [0U]),7);
            tracep->chgBit(oldp+4122,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__ram_extra_id
                                      [0U]));
            tracep->chgBit(oldp+4123,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__full)))));
            tracep->chgBit(oldp+4124,((0xffffU & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_bvalid) 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_bready)) 
                                                  & ((IData)(1U) 
                                                     << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data))))));
            tracep->chgBit(oldp+4125,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ptr_match) 
                                                & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__maybe_full)))))));
            tracep->chgCData(oldp+4126,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT____Vxrand1))),4);
            tracep->chgCData(oldp+4127,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_source
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT____Vxrand2))),7);
            tracep->chgBit(oldp+4128,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__deq_ptr_value))
                                        ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id
                                       [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__deq_ptr_value]
                                        : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT____Vxrand3))));
            tracep->chgBit(oldp+4129,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__full)))));
            tracep->chgBit(oldp+4130,((0x7fffU & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_bvalid) 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_bready)) 
                                                  & (((IData)(1U) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                     >> 1U)))));
            tracep->chgBit(oldp+4131,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ptr_match) 
                                                & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__maybe_full)))))));
            tracep->chgCData(oldp+4132,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_size
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT____Vxrand1))),4);
            tracep->chgCData(oldp+4133,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_source
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT____Vxrand2))),7);
            tracep->chgBit(oldp+4134,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__deq_ptr_value))
                                        ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id
                                       [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__deq_ptr_value]
                                        : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT____Vxrand3))));
            tracep->chgBit(oldp+4135,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__full)))));
            tracep->chgBit(oldp+4136,((0x3fffU & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_bvalid) 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_bready)) 
                                                  & (((IData)(1U) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                     >> 2U)))));
            tracep->chgBit(oldp+4137,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ptr_match) 
                                                & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__maybe_full)))))));
            tracep->chgCData(oldp+4138,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_size
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT____Vxrand1))),4);
            tracep->chgCData(oldp+4139,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_source
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT____Vxrand2))),7);
            tracep->chgBit(oldp+4140,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__deq_ptr_value))
                                        ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id
                                       [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__deq_ptr_value]
                                        : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT____Vxrand3))));
            tracep->chgBit(oldp+4141,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__full)))));
            tracep->chgBit(oldp+4142,((0x1fffU & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_bvalid) 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_bready)) 
                                                  & (((IData)(1U) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                     >> 3U)))));
            tracep->chgBit(oldp+4143,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ptr_match) 
                                                & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__maybe_full)))))));
            tracep->chgCData(oldp+4144,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_size
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT____Vxrand1))),4);
            tracep->chgCData(oldp+4145,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_source
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT____Vxrand2))),7);
            tracep->chgBit(oldp+4146,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__deq_ptr_value))
                                        ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id
                                       [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__deq_ptr_value]
                                        : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT____Vxrand3))));
            tracep->chgBit(oldp+4147,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__full)))));
            tracep->chgBit(oldp+4148,((0xfffU & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_bvalid) 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_bready)) 
                                                 & (((IData)(1U) 
                                                     << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                    >> 4U)))));
            tracep->chgBit(oldp+4149,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ptr_match) 
                                                & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__maybe_full)))))));
            tracep->chgCData(oldp+4150,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_size
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT____Vxrand1))),4);
            tracep->chgCData(oldp+4151,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_source
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT____Vxrand2))),7);
            tracep->chgBit(oldp+4152,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__deq_ptr_value))
                                        ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id
                                       [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__deq_ptr_value]
                                        : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT____Vxrand3))));
            tracep->chgBit(oldp+4153,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__full)))));
            tracep->chgBit(oldp+4154,((0x7ffU & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_bvalid) 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_bready)) 
                                                 & (((IData)(1U) 
                                                     << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                    >> 5U)))));
            tracep->chgBit(oldp+4155,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ptr_match) 
                                                & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__maybe_full)))))));
            tracep->chgCData(oldp+4156,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_size
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT____Vxrand1))),4);
            tracep->chgCData(oldp+4157,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_source
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT____Vxrand2))),7);
            tracep->chgBit(oldp+4158,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__deq_ptr_value))
                                        ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id
                                       [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__deq_ptr_value]
                                        : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT____Vxrand3))));
            tracep->chgBit(oldp+4159,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__full)))));
            tracep->chgBit(oldp+4160,((0x3ffU & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_bvalid) 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_bready)) 
                                                 & (((IData)(1U) 
                                                     << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                    >> 6U)))));
            tracep->chgBit(oldp+4161,((1U & (~ ((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ptr_match) 
                                                & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__maybe_full)))))));
            tracep->chgCData(oldp+4162,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_size
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT____Vxrand1))),4);
            tracep->chgCData(oldp+4163,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__deq_ptr_value))
                                          ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_source
                                         [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__deq_ptr_value]
                                          : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT____Vxrand2))),7);
            tracep->chgBit(oldp+4164,(((0x10U >= (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__deq_ptr_value))
                                        ? vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id
                                       [vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__deq_ptr_value]
                                        : (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT____Vxrand3))));
            tracep->chgBit(oldp+4165,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23__DOT__maybe_full)))));
            tracep->chgBit(oldp+4166,((0x1ffU & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_bvalid) 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_bready)) 
                                                 & (((IData)(1U) 
                                                     << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                    >> 7U)))));
            tracep->chgBit(oldp+4167,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23__DOT__maybe_full));
            tracep->chgCData(oldp+4168,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23__DOT__ram_tl_state_size
                                        [0U]),4);
            tracep->chgCData(oldp+4169,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23__DOT__ram_tl_state_source
                                        [0U]),7);
            tracep->chgBit(oldp+4170,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23__DOT__ram_extra_id
                                      [0U]));
            tracep->chgBit(oldp+4171,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24__DOT__maybe_full)))));
            tracep->chgBit(oldp+4172,((0xffU & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_bvalid) 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_bready)) 
                                                & (((IData)(1U) 
                                                    << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                   >> 8U)))));
            tracep->chgBit(oldp+4173,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24__DOT__maybe_full));
            tracep->chgCData(oldp+4174,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24__DOT__ram_tl_state_size
                                        [0U]),4);
            tracep->chgCData(oldp+4175,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24__DOT__ram_tl_state_source
                                        [0U]),7);
            tracep->chgBit(oldp+4176,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24__DOT__ram_extra_id
                                      [0U]));
            tracep->chgBit(oldp+4177,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_25__DOT__maybe_full)))));
            tracep->chgBit(oldp+4178,((0x7fU & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_bvalid) 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_bready)) 
                                                & (((IData)(1U) 
                                                    << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                   >> 9U)))));
            tracep->chgBit(oldp+4179,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_25__DOT__maybe_full));
            tracep->chgCData(oldp+4180,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_25__DOT__ram_tl_state_size
                                        [0U]),4);
            tracep->chgCData(oldp+4181,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_25__DOT__ram_tl_state_source
                                        [0U]),7);
            tracep->chgBit(oldp+4182,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_25__DOT__ram_extra_id
                                      [0U]));
            tracep->chgBit(oldp+4183,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_26__DOT__maybe_full)))));
            tracep->chgBit(oldp+4184,((0x3fU & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_bvalid) 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_bready)) 
                                                & (((IData)(1U) 
                                                    << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                   >> 0xaU)))));
            tracep->chgBit(oldp+4185,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_26__DOT__maybe_full));
            tracep->chgCData(oldp+4186,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_26__DOT__ram_tl_state_size
                                        [0U]),4);
            tracep->chgCData(oldp+4187,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_26__DOT__ram_tl_state_source
                                        [0U]),7);
            tracep->chgBit(oldp+4188,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_26__DOT__ram_extra_id
                                      [0U]));
            tracep->chgBit(oldp+4189,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_27__DOT__maybe_full)))));
            tracep->chgBit(oldp+4190,((0x1fU & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_bvalid) 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_bready)) 
                                                & (((IData)(1U) 
                                                    << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                   >> 0xbU)))));
            tracep->chgBit(oldp+4191,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_27__DOT__maybe_full));
            tracep->chgCData(oldp+4192,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_27__DOT__ram_tl_state_size
                                        [0U]),4);
            tracep->chgCData(oldp+4193,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_27__DOT__ram_tl_state_source
                                        [0U]),7);
            tracep->chgBit(oldp+4194,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_27__DOT__ram_extra_id
                                      [0U]));
            tracep->chgBit(oldp+4195,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_28__DOT__maybe_full)))));
            tracep->chgBit(oldp+4196,((0xfU & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_bvalid) 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_bready)) 
                                               & (((IData)(1U) 
                                                   << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                  >> 0xcU)))));
            tracep->chgBit(oldp+4197,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_28__DOT__maybe_full));
            tracep->chgCData(oldp+4198,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_28__DOT__ram_tl_state_size
                                        [0U]),4);
            tracep->chgCData(oldp+4199,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_28__DOT__ram_tl_state_source
                                        [0U]),7);
            tracep->chgBit(oldp+4200,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_28__DOT__ram_extra_id
                                      [0U]));
            tracep->chgBit(oldp+4201,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_29__DOT__maybe_full)))));
            tracep->chgBit(oldp+4202,((7U & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_bvalid) 
                                              & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_bready)) 
                                             & (((IData)(1U) 
                                                 << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                >> 0xdU)))));
            tracep->chgBit(oldp+4203,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_29__DOT__maybe_full));
            tracep->chgCData(oldp+4204,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_29__DOT__ram_tl_state_size
                                        [0U]),4);
            tracep->chgCData(oldp+4205,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_29__DOT__ram_tl_state_source
                                        [0U]),7);
            tracep->chgBit(oldp+4206,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_29__DOT__ram_extra_id
                                      [0U]));
            tracep->chgBit(oldp+4207,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_30__DOT__maybe_full)))));
            tracep->chgBit(oldp+4208,((3U & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_bvalid) 
                                              & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_bready)) 
                                             & (((IData)(1U) 
                                                 << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                >> 0xeU)))));
            tracep->chgBit(oldp+4209,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_30__DOT__maybe_full));
            tracep->chgCData(oldp+4210,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_30__DOT__ram_tl_state_size
                                        [0U]),4);
            tracep->chgCData(oldp+4211,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_30__DOT__ram_tl_state_source
                                        [0U]),7);
            tracep->chgBit(oldp+4212,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_30__DOT__ram_extra_id
                                      [0U]));
            tracep->chgBit(oldp+4213,((1U & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_31__DOT__maybe_full)))));
            tracep->chgBit(oldp+4214,((1U & (((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_bvalid) 
                                              & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_bready)) 
                                             & (((IData)(1U) 
                                                 << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                >> 0xfU)))));
            tracep->chgBit(oldp+4215,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_31__DOT__maybe_full));
            tracep->chgCData(oldp+4216,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_31__DOT__ram_tl_state_size
                                        [0U]),4);
            tracep->chgCData(oldp+4217,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_31__DOT__ram_tl_state_source
                                        [0U]),7);
            tracep->chgBit(oldp+4218,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_31__DOT__ram_extra_id
                                      [0U]));
            tracep->chgBit(oldp+4219,((1U & ((IData)(1U) 
                                             << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)))));
            tracep->chgBit(oldp+4220,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 1U))));
            tracep->chgBit(oldp+4221,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 2U))));
            tracep->chgBit(oldp+4222,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 3U))));
            tracep->chgBit(oldp+4223,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 4U))));
            tracep->chgBit(oldp+4224,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 5U))));
            tracep->chgBit(oldp+4225,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 6U))));
            tracep->chgBit(oldp+4226,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 7U))));
            tracep->chgBit(oldp+4227,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 8U))));
            tracep->chgBit(oldp+4228,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 9U))));
            tracep->chgBit(oldp+4229,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 0xaU))));
            tracep->chgBit(oldp+4230,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 0xbU))));
            tracep->chgBit(oldp+4231,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 0xcU))));
            tracep->chgBit(oldp+4232,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 0xdU))));
            tracep->chgBit(oldp+4233,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 0xeU))));
            tracep->chgBit(oldp+4234,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 0xfU))));
            tracep->chgBit(oldp+4235,((1U & ((IData)(1U) 
                                             << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)))));
            tracep->chgBit(oldp+4236,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 1U))));
            tracep->chgBit(oldp+4237,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 2U))));
            tracep->chgBit(oldp+4238,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 3U))));
            tracep->chgBit(oldp+4239,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 4U))));
            tracep->chgBit(oldp+4240,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 5U))));
            tracep->chgBit(oldp+4241,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 6U))));
            tracep->chgBit(oldp+4242,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 7U))));
            tracep->chgBit(oldp+4243,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 8U))));
            tracep->chgBit(oldp+4244,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 9U))));
            tracep->chgBit(oldp+4245,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 0xaU))));
            tracep->chgBit(oldp+4246,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 0xbU))));
            tracep->chgBit(oldp+4247,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 0xcU))));
            tracep->chgBit(oldp+4248,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 0xdU))));
            tracep->chgBit(oldp+4249,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 0xeU))));
            tracep->chgBit(oldp+4250,((1U & (((IData)(1U) 
                                              << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 0xfU))));
            tracep->chgCData(oldp+4251,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+4252,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_size[1]),4);
            tracep->chgCData(oldp+4253,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_size[2]),4);
            tracep->chgCData(oldp+4254,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_size[3]),4);
            tracep->chgCData(oldp+4255,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_size[4]),4);
            tracep->chgCData(oldp+4256,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_size[5]),4);
            tracep->chgCData(oldp+4257,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_size[6]),4);
            tracep->chgCData(oldp+4258,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_size[7]),4);
            tracep->chgCData(oldp+4259,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_size[8]),4);
            tracep->chgCData(oldp+4260,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_size[9]),4);
            tracep->chgCData(oldp+4261,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_size[10]),4);
            tracep->chgCData(oldp+4262,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_size[11]),4);
            tracep->chgCData(oldp+4263,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_size[12]),4);
            tracep->chgCData(oldp+4264,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_size[13]),4);
            tracep->chgCData(oldp+4265,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_size[14]),4);
            tracep->chgCData(oldp+4266,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_size[15]),4);
            tracep->chgCData(oldp+4267,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_size[16]),4);
            tracep->chgCData(oldp+4268,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__deq_ptr_value),5);
            tracep->chgCData(oldp+4269,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__enq_ptr_value),5);
            tracep->chgCData(oldp+4270,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_source[0]),7);
            tracep->chgCData(oldp+4271,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_source[1]),7);
            tracep->chgCData(oldp+4272,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_source[2]),7);
            tracep->chgCData(oldp+4273,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_source[3]),7);
            tracep->chgCData(oldp+4274,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_source[4]),7);
            tracep->chgCData(oldp+4275,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_source[5]),7);
            tracep->chgCData(oldp+4276,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_source[6]),7);
            tracep->chgCData(oldp+4277,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_source[7]),7);
            tracep->chgCData(oldp+4278,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_source[8]),7);
            tracep->chgCData(oldp+4279,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_source[9]),7);
            tracep->chgCData(oldp+4280,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_source[10]),7);
            tracep->chgCData(oldp+4281,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_source[11]),7);
            tracep->chgCData(oldp+4282,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_source[12]),7);
            tracep->chgCData(oldp+4283,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_source[13]),7);
            tracep->chgCData(oldp+4284,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_source[14]),7);
            tracep->chgCData(oldp+4285,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_source[15]),7);
            tracep->chgCData(oldp+4286,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_source[16]),7);
            tracep->chgBit(oldp+4287,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+4288,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id[1]));
            tracep->chgBit(oldp+4289,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id[2]));
            tracep->chgBit(oldp+4290,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id[3]));
            tracep->chgBit(oldp+4291,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id[4]));
            tracep->chgBit(oldp+4292,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id[5]));
            tracep->chgBit(oldp+4293,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id[6]));
            tracep->chgBit(oldp+4294,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id[7]));
            tracep->chgBit(oldp+4295,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id[8]));
            tracep->chgBit(oldp+4296,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id[9]));
            tracep->chgBit(oldp+4297,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id[10]));
            tracep->chgBit(oldp+4298,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id[11]));
            tracep->chgBit(oldp+4299,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id[12]));
            tracep->chgBit(oldp+4300,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id[13]));
            tracep->chgBit(oldp+4301,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id[14]));
            tracep->chgBit(oldp+4302,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id[15]));
            tracep->chgBit(oldp+4303,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_extra_id[16]));
            tracep->chgBit(oldp+4304,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__maybe_full));
            tracep->chgBit(oldp+4305,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ptr_match));
            tracep->chgBit(oldp+4306,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ptr_match) 
                                       & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__maybe_full)))));
            tracep->chgBit(oldp+4307,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__full));
            tracep->chgBit(oldp+4308,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__do_deq));
            tracep->chgBit(oldp+4309,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__enq_ptr_value))));
            tracep->chgBit(oldp+4310,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__deq_ptr_value))));
            tracep->chgCData(oldp+4311,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+4312,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_size[1]),4);
            tracep->chgCData(oldp+4313,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_size[2]),4);
            tracep->chgCData(oldp+4314,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_size[3]),4);
            tracep->chgCData(oldp+4315,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_size[4]),4);
            tracep->chgCData(oldp+4316,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_size[5]),4);
            tracep->chgCData(oldp+4317,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_size[6]),4);
            tracep->chgCData(oldp+4318,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_size[7]),4);
            tracep->chgCData(oldp+4319,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_size[8]),4);
            tracep->chgCData(oldp+4320,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_size[9]),4);
            tracep->chgCData(oldp+4321,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_size[10]),4);
            tracep->chgCData(oldp+4322,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_size[11]),4);
            tracep->chgCData(oldp+4323,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_size[12]),4);
            tracep->chgCData(oldp+4324,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_size[13]),4);
            tracep->chgCData(oldp+4325,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_size[14]),4);
            tracep->chgCData(oldp+4326,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_size[15]),4);
            tracep->chgCData(oldp+4327,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_size[16]),4);
            tracep->chgCData(oldp+4328,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__deq_ptr_value),5);
            tracep->chgCData(oldp+4329,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__enq_ptr_value),5);
            tracep->chgCData(oldp+4330,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_source[0]),7);
            tracep->chgCData(oldp+4331,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_source[1]),7);
            tracep->chgCData(oldp+4332,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_source[2]),7);
            tracep->chgCData(oldp+4333,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_source[3]),7);
            tracep->chgCData(oldp+4334,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_source[4]),7);
            tracep->chgCData(oldp+4335,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_source[5]),7);
            tracep->chgCData(oldp+4336,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_source[6]),7);
            tracep->chgCData(oldp+4337,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_source[7]),7);
            tracep->chgCData(oldp+4338,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_source[8]),7);
            tracep->chgCData(oldp+4339,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_source[9]),7);
            tracep->chgCData(oldp+4340,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_source[10]),7);
            tracep->chgCData(oldp+4341,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_source[11]),7);
            tracep->chgCData(oldp+4342,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_source[12]),7);
            tracep->chgCData(oldp+4343,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_source[13]),7);
            tracep->chgCData(oldp+4344,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_source[14]),7);
            tracep->chgCData(oldp+4345,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_source[15]),7);
            tracep->chgCData(oldp+4346,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_source[16]),7);
            tracep->chgBit(oldp+4347,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+4348,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id[1]));
            tracep->chgBit(oldp+4349,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id[2]));
            tracep->chgBit(oldp+4350,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id[3]));
            tracep->chgBit(oldp+4351,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id[4]));
            tracep->chgBit(oldp+4352,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id[5]));
            tracep->chgBit(oldp+4353,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id[6]));
            tracep->chgBit(oldp+4354,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id[7]));
            tracep->chgBit(oldp+4355,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id[8]));
            tracep->chgBit(oldp+4356,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id[9]));
            tracep->chgBit(oldp+4357,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id[10]));
            tracep->chgBit(oldp+4358,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id[11]));
            tracep->chgBit(oldp+4359,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id[12]));
            tracep->chgBit(oldp+4360,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id[13]));
            tracep->chgBit(oldp+4361,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id[14]));
            tracep->chgBit(oldp+4362,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id[15]));
            tracep->chgBit(oldp+4363,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_extra_id[16]));
            tracep->chgBit(oldp+4364,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__maybe_full));
            tracep->chgBit(oldp+4365,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ptr_match));
            tracep->chgBit(oldp+4366,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ptr_match) 
                                       & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__maybe_full)))));
            tracep->chgBit(oldp+4367,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__full));
            tracep->chgBit(oldp+4368,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__do_deq));
            tracep->chgBit(oldp+4369,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__enq_ptr_value))));
            tracep->chgBit(oldp+4370,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__deq_ptr_value))));
            tracep->chgCData(oldp+4371,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+4372,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[1]),4);
            tracep->chgCData(oldp+4373,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[2]),4);
            tracep->chgCData(oldp+4374,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[3]),4);
            tracep->chgCData(oldp+4375,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[4]),4);
            tracep->chgCData(oldp+4376,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[5]),4);
            tracep->chgCData(oldp+4377,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[6]),4);
            tracep->chgCData(oldp+4378,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[7]),4);
            tracep->chgCData(oldp+4379,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[8]),4);
            tracep->chgCData(oldp+4380,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[9]),4);
            tracep->chgCData(oldp+4381,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[10]),4);
            tracep->chgCData(oldp+4382,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[11]),4);
            tracep->chgCData(oldp+4383,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[12]),4);
            tracep->chgCData(oldp+4384,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[13]),4);
            tracep->chgCData(oldp+4385,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[14]),4);
            tracep->chgCData(oldp+4386,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[15]),4);
            tracep->chgCData(oldp+4387,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_size[16]),4);
            tracep->chgCData(oldp+4388,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__deq_ptr_value),5);
            tracep->chgCData(oldp+4389,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__enq_ptr_value),5);
            tracep->chgCData(oldp+4390,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[0]),7);
            tracep->chgCData(oldp+4391,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[1]),7);
            tracep->chgCData(oldp+4392,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[2]),7);
            tracep->chgCData(oldp+4393,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[3]),7);
            tracep->chgCData(oldp+4394,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[4]),7);
            tracep->chgCData(oldp+4395,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[5]),7);
            tracep->chgCData(oldp+4396,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[6]),7);
            tracep->chgCData(oldp+4397,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[7]),7);
            tracep->chgCData(oldp+4398,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[8]),7);
            tracep->chgCData(oldp+4399,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[9]),7);
            tracep->chgCData(oldp+4400,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[10]),7);
            tracep->chgCData(oldp+4401,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[11]),7);
            tracep->chgCData(oldp+4402,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[12]),7);
            tracep->chgCData(oldp+4403,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[13]),7);
            tracep->chgCData(oldp+4404,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[14]),7);
            tracep->chgCData(oldp+4405,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[15]),7);
            tracep->chgCData(oldp+4406,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_source[16]),7);
            tracep->chgBit(oldp+4407,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+4408,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id[1]));
            tracep->chgBit(oldp+4409,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id[2]));
            tracep->chgBit(oldp+4410,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id[3]));
            tracep->chgBit(oldp+4411,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id[4]));
            tracep->chgBit(oldp+4412,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id[5]));
            tracep->chgBit(oldp+4413,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id[6]));
            tracep->chgBit(oldp+4414,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id[7]));
            tracep->chgBit(oldp+4415,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id[8]));
            tracep->chgBit(oldp+4416,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id[9]));
            tracep->chgBit(oldp+4417,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id[10]));
            tracep->chgBit(oldp+4418,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id[11]));
            tracep->chgBit(oldp+4419,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id[12]));
            tracep->chgBit(oldp+4420,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id[13]));
            tracep->chgBit(oldp+4421,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id[14]));
            tracep->chgBit(oldp+4422,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id[15]));
            tracep->chgBit(oldp+4423,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_extra_id[16]));
            tracep->chgBit(oldp+4424,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__maybe_full));
            tracep->chgBit(oldp+4425,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ptr_match));
            tracep->chgBit(oldp+4426,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ptr_match) 
                                       & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__maybe_full)))));
            tracep->chgBit(oldp+4427,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__full));
            tracep->chgBit(oldp+4428,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__do_deq));
            tracep->chgBit(oldp+4429,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__enq_ptr_value))));
            tracep->chgBit(oldp+4430,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__deq_ptr_value))));
            tracep->chgCData(oldp+4431,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+4432,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[1]),4);
            tracep->chgCData(oldp+4433,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[2]),4);
            tracep->chgCData(oldp+4434,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[3]),4);
            tracep->chgCData(oldp+4435,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[4]),4);
            tracep->chgCData(oldp+4436,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[5]),4);
            tracep->chgCData(oldp+4437,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[6]),4);
            tracep->chgCData(oldp+4438,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[7]),4);
            tracep->chgCData(oldp+4439,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[8]),4);
            tracep->chgCData(oldp+4440,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[9]),4);
            tracep->chgCData(oldp+4441,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[10]),4);
            tracep->chgCData(oldp+4442,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[11]),4);
            tracep->chgCData(oldp+4443,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[12]),4);
            tracep->chgCData(oldp+4444,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[13]),4);
            tracep->chgCData(oldp+4445,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[14]),4);
            tracep->chgCData(oldp+4446,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[15]),4);
            tracep->chgCData(oldp+4447,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[16]),4);
            tracep->chgCData(oldp+4448,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__deq_ptr_value),5);
            tracep->chgCData(oldp+4449,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__enq_ptr_value),5);
            tracep->chgCData(oldp+4450,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[0]),7);
            tracep->chgCData(oldp+4451,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[1]),7);
            tracep->chgCData(oldp+4452,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[2]),7);
            tracep->chgCData(oldp+4453,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[3]),7);
            tracep->chgCData(oldp+4454,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[4]),7);
            tracep->chgCData(oldp+4455,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[5]),7);
            tracep->chgCData(oldp+4456,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[6]),7);
            tracep->chgCData(oldp+4457,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[7]),7);
            tracep->chgCData(oldp+4458,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[8]),7);
            tracep->chgCData(oldp+4459,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[9]),7);
            tracep->chgCData(oldp+4460,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[10]),7);
            tracep->chgCData(oldp+4461,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[11]),7);
            tracep->chgCData(oldp+4462,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[12]),7);
            tracep->chgCData(oldp+4463,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[13]),7);
            tracep->chgCData(oldp+4464,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[14]),7);
            tracep->chgCData(oldp+4465,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[15]),7);
            tracep->chgCData(oldp+4466,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[16]),7);
            tracep->chgBit(oldp+4467,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+4468,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id[1]));
            tracep->chgBit(oldp+4469,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id[2]));
            tracep->chgBit(oldp+4470,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id[3]));
            tracep->chgBit(oldp+4471,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id[4]));
            tracep->chgBit(oldp+4472,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id[5]));
            tracep->chgBit(oldp+4473,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id[6]));
            tracep->chgBit(oldp+4474,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id[7]));
            tracep->chgBit(oldp+4475,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id[8]));
            tracep->chgBit(oldp+4476,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id[9]));
            tracep->chgBit(oldp+4477,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id[10]));
            tracep->chgBit(oldp+4478,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id[11]));
            tracep->chgBit(oldp+4479,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id[12]));
            tracep->chgBit(oldp+4480,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id[13]));
            tracep->chgBit(oldp+4481,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id[14]));
            tracep->chgBit(oldp+4482,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id[15]));
            tracep->chgBit(oldp+4483,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_extra_id[16]));
            tracep->chgBit(oldp+4484,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__maybe_full));
            tracep->chgBit(oldp+4485,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ptr_match));
            tracep->chgBit(oldp+4486,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ptr_match) 
                                       & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__maybe_full)))));
            tracep->chgBit(oldp+4487,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__full));
            tracep->chgBit(oldp+4488,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__do_deq));
            tracep->chgBit(oldp+4489,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__enq_ptr_value))));
            tracep->chgBit(oldp+4490,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__deq_ptr_value))));
            tracep->chgCData(oldp+4491,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+4492,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[1]),4);
            tracep->chgCData(oldp+4493,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[2]),4);
            tracep->chgCData(oldp+4494,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[3]),4);
            tracep->chgCData(oldp+4495,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[4]),4);
            tracep->chgCData(oldp+4496,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[5]),4);
            tracep->chgCData(oldp+4497,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[6]),4);
            tracep->chgCData(oldp+4498,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[7]),4);
            tracep->chgCData(oldp+4499,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[8]),4);
            tracep->chgCData(oldp+4500,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[9]),4);
            tracep->chgCData(oldp+4501,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[10]),4);
            tracep->chgCData(oldp+4502,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[11]),4);
            tracep->chgCData(oldp+4503,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[12]),4);
            tracep->chgCData(oldp+4504,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[13]),4);
            tracep->chgCData(oldp+4505,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[14]),4);
            tracep->chgCData(oldp+4506,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[15]),4);
            tracep->chgCData(oldp+4507,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[16]),4);
            tracep->chgCData(oldp+4508,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__deq_ptr_value),5);
            tracep->chgCData(oldp+4509,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__enq_ptr_value),5);
            tracep->chgCData(oldp+4510,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[0]),7);
            tracep->chgCData(oldp+4511,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[1]),7);
            tracep->chgCData(oldp+4512,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[2]),7);
            tracep->chgCData(oldp+4513,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[3]),7);
            tracep->chgCData(oldp+4514,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[4]),7);
            tracep->chgCData(oldp+4515,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[5]),7);
            tracep->chgCData(oldp+4516,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[6]),7);
            tracep->chgCData(oldp+4517,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[7]),7);
            tracep->chgCData(oldp+4518,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[8]),7);
            tracep->chgCData(oldp+4519,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[9]),7);
            tracep->chgCData(oldp+4520,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[10]),7);
            tracep->chgCData(oldp+4521,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[11]),7);
            tracep->chgCData(oldp+4522,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[12]),7);
            tracep->chgCData(oldp+4523,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[13]),7);
            tracep->chgCData(oldp+4524,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[14]),7);
            tracep->chgCData(oldp+4525,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[15]),7);
            tracep->chgCData(oldp+4526,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[16]),7);
            tracep->chgBit(oldp+4527,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+4528,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id[1]));
            tracep->chgBit(oldp+4529,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id[2]));
            tracep->chgBit(oldp+4530,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id[3]));
            tracep->chgBit(oldp+4531,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id[4]));
            tracep->chgBit(oldp+4532,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id[5]));
            tracep->chgBit(oldp+4533,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id[6]));
            tracep->chgBit(oldp+4534,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id[7]));
            tracep->chgBit(oldp+4535,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id[8]));
            tracep->chgBit(oldp+4536,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id[9]));
            tracep->chgBit(oldp+4537,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id[10]));
            tracep->chgBit(oldp+4538,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id[11]));
            tracep->chgBit(oldp+4539,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id[12]));
            tracep->chgBit(oldp+4540,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id[13]));
            tracep->chgBit(oldp+4541,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id[14]));
            tracep->chgBit(oldp+4542,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id[15]));
            tracep->chgBit(oldp+4543,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_extra_id[16]));
            tracep->chgBit(oldp+4544,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__maybe_full));
            tracep->chgBit(oldp+4545,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ptr_match));
            tracep->chgBit(oldp+4546,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ptr_match) 
                                       & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__maybe_full)))));
            tracep->chgBit(oldp+4547,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__full));
            tracep->chgBit(oldp+4548,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__do_deq));
            tracep->chgBit(oldp+4549,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__enq_ptr_value))));
            tracep->chgBit(oldp+4550,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__deq_ptr_value))));
            tracep->chgCData(oldp+4551,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+4552,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[1]),4);
            tracep->chgCData(oldp+4553,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[2]),4);
            tracep->chgCData(oldp+4554,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[3]),4);
            tracep->chgCData(oldp+4555,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[4]),4);
            tracep->chgCData(oldp+4556,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[5]),4);
            tracep->chgCData(oldp+4557,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[6]),4);
            tracep->chgCData(oldp+4558,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[7]),4);
            tracep->chgCData(oldp+4559,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[8]),4);
            tracep->chgCData(oldp+4560,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[9]),4);
            tracep->chgCData(oldp+4561,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[10]),4);
            tracep->chgCData(oldp+4562,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[11]),4);
            tracep->chgCData(oldp+4563,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[12]),4);
            tracep->chgCData(oldp+4564,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[13]),4);
            tracep->chgCData(oldp+4565,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[14]),4);
            tracep->chgCData(oldp+4566,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[15]),4);
            tracep->chgCData(oldp+4567,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[16]),4);
            tracep->chgCData(oldp+4568,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__deq_ptr_value),5);
            tracep->chgCData(oldp+4569,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__enq_ptr_value),5);
            tracep->chgCData(oldp+4570,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[0]),7);
            tracep->chgCData(oldp+4571,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[1]),7);
            tracep->chgCData(oldp+4572,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[2]),7);
            tracep->chgCData(oldp+4573,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[3]),7);
            tracep->chgCData(oldp+4574,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[4]),7);
            tracep->chgCData(oldp+4575,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[5]),7);
            tracep->chgCData(oldp+4576,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[6]),7);
            tracep->chgCData(oldp+4577,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[7]),7);
            tracep->chgCData(oldp+4578,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[8]),7);
            tracep->chgCData(oldp+4579,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[9]),7);
            tracep->chgCData(oldp+4580,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[10]),7);
            tracep->chgCData(oldp+4581,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[11]),7);
            tracep->chgCData(oldp+4582,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[12]),7);
            tracep->chgCData(oldp+4583,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[13]),7);
            tracep->chgCData(oldp+4584,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[14]),7);
            tracep->chgCData(oldp+4585,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[15]),7);
            tracep->chgCData(oldp+4586,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[16]),7);
            tracep->chgBit(oldp+4587,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+4588,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id[1]));
            tracep->chgBit(oldp+4589,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id[2]));
            tracep->chgBit(oldp+4590,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id[3]));
            tracep->chgBit(oldp+4591,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id[4]));
            tracep->chgBit(oldp+4592,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id[5]));
            tracep->chgBit(oldp+4593,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id[6]));
            tracep->chgBit(oldp+4594,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id[7]));
            tracep->chgBit(oldp+4595,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id[8]));
            tracep->chgBit(oldp+4596,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id[9]));
            tracep->chgBit(oldp+4597,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id[10]));
            tracep->chgBit(oldp+4598,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id[11]));
            tracep->chgBit(oldp+4599,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id[12]));
            tracep->chgBit(oldp+4600,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id[13]));
            tracep->chgBit(oldp+4601,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id[14]));
            tracep->chgBit(oldp+4602,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id[15]));
            tracep->chgBit(oldp+4603,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_extra_id[16]));
            tracep->chgBit(oldp+4604,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__maybe_full));
            tracep->chgBit(oldp+4605,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ptr_match));
            tracep->chgBit(oldp+4606,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ptr_match) 
                                       & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__maybe_full)))));
            tracep->chgBit(oldp+4607,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__full));
            tracep->chgBit(oldp+4608,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__do_deq));
            tracep->chgBit(oldp+4609,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__enq_ptr_value))));
            tracep->chgBit(oldp+4610,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__deq_ptr_value))));
            tracep->chgCData(oldp+4611,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+4612,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[1]),4);
            tracep->chgCData(oldp+4613,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[2]),4);
            tracep->chgCData(oldp+4614,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[3]),4);
            tracep->chgCData(oldp+4615,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[4]),4);
            tracep->chgCData(oldp+4616,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[5]),4);
            tracep->chgCData(oldp+4617,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[6]),4);
            tracep->chgCData(oldp+4618,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[7]),4);
            tracep->chgCData(oldp+4619,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[8]),4);
            tracep->chgCData(oldp+4620,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[9]),4);
            tracep->chgCData(oldp+4621,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[10]),4);
            tracep->chgCData(oldp+4622,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[11]),4);
            tracep->chgCData(oldp+4623,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[12]),4);
            tracep->chgCData(oldp+4624,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[13]),4);
            tracep->chgCData(oldp+4625,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[14]),4);
            tracep->chgCData(oldp+4626,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[15]),4);
            tracep->chgCData(oldp+4627,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[16]),4);
            tracep->chgCData(oldp+4628,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__deq_ptr_value),5);
            tracep->chgCData(oldp+4629,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__enq_ptr_value),5);
            tracep->chgCData(oldp+4630,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[0]),7);
            tracep->chgCData(oldp+4631,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[1]),7);
            tracep->chgCData(oldp+4632,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[2]),7);
            tracep->chgCData(oldp+4633,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[3]),7);
            tracep->chgCData(oldp+4634,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[4]),7);
            tracep->chgCData(oldp+4635,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[5]),7);
            tracep->chgCData(oldp+4636,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[6]),7);
            tracep->chgCData(oldp+4637,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[7]),7);
            tracep->chgCData(oldp+4638,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[8]),7);
            tracep->chgCData(oldp+4639,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[9]),7);
            tracep->chgCData(oldp+4640,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[10]),7);
            tracep->chgCData(oldp+4641,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[11]),7);
            tracep->chgCData(oldp+4642,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[12]),7);
            tracep->chgCData(oldp+4643,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[13]),7);
            tracep->chgCData(oldp+4644,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[14]),7);
            tracep->chgCData(oldp+4645,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[15]),7);
            tracep->chgCData(oldp+4646,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[16]),7);
            tracep->chgBit(oldp+4647,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+4648,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id[1]));
            tracep->chgBit(oldp+4649,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id[2]));
            tracep->chgBit(oldp+4650,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id[3]));
            tracep->chgBit(oldp+4651,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id[4]));
            tracep->chgBit(oldp+4652,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id[5]));
            tracep->chgBit(oldp+4653,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id[6]));
            tracep->chgBit(oldp+4654,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id[7]));
            tracep->chgBit(oldp+4655,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id[8]));
            tracep->chgBit(oldp+4656,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id[9]));
            tracep->chgBit(oldp+4657,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id[10]));
            tracep->chgBit(oldp+4658,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id[11]));
            tracep->chgBit(oldp+4659,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id[12]));
            tracep->chgBit(oldp+4660,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id[13]));
            tracep->chgBit(oldp+4661,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id[14]));
            tracep->chgBit(oldp+4662,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id[15]));
            tracep->chgBit(oldp+4663,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_extra_id[16]));
            tracep->chgBit(oldp+4664,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__maybe_full));
            tracep->chgBit(oldp+4665,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ptr_match));
            tracep->chgBit(oldp+4666,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ptr_match) 
                                       & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__maybe_full)))));
            tracep->chgBit(oldp+4667,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__full));
            tracep->chgBit(oldp+4668,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__do_deq));
            tracep->chgBit(oldp+4669,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__enq_ptr_value))));
            tracep->chgBit(oldp+4670,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__deq_ptr_value))));
            tracep->chgCData(oldp+4671,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+4672,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7__DOT__ram_tl_state_source[0]),7);
            tracep->chgBit(oldp+4673,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+4674,((0x1ffU & (((
                                                   ((~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                                    & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                                   & (((IData)(1U) 
                                                       << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                      >> 7U)) 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)) 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7__DOT__maybe_full)))));
            tracep->chgCData(oldp+4675,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+4676,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8__DOT__ram_tl_state_source[0]),7);
            tracep->chgBit(oldp+4677,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+4678,((0xffU & ((((
                                                   (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                                  & (((IData)(1U) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                     >> 8U)) 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)) 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8__DOT__maybe_full)))));
            tracep->chgCData(oldp+4679,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+4680,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9__DOT__ram_tl_state_source[0]),7);
            tracep->chgBit(oldp+4681,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+4682,((0x7fU & ((((
                                                   (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                                  & (((IData)(1U) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                     >> 9U)) 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)) 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9__DOT__maybe_full)))));
            tracep->chgCData(oldp+4683,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+4684,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__ram_tl_state_source[0]),7);
            tracep->chgBit(oldp+4685,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+4686,((0x3fU & ((((
                                                   (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                                  & (((IData)(1U) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                     >> 0xaU)) 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)) 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__maybe_full)))));
            tracep->chgCData(oldp+4687,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+4688,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__ram_tl_state_source[0]),7);
            tracep->chgBit(oldp+4689,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+4690,((0x1fU & ((((
                                                   (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                                  & (((IData)(1U) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                     >> 0xbU)) 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)) 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__maybe_full)))));
            tracep->chgCData(oldp+4691,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+4692,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__ram_tl_state_source[0]),7);
            tracep->chgBit(oldp+4693,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+4694,((0xfU & (((((~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                                 & (((IData)(1U) 
                                                     << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                    >> 0xcU)) 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)) 
                                               & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__maybe_full)))));
            tracep->chgCData(oldp+4695,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+4696,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__ram_tl_state_source[0]),7);
            tracep->chgBit(oldp+4697,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+4698,((7U & (((((~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                               & (((IData)(1U) 
                                                   << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                  >> 0xdU)) 
                                              & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)) 
                                             & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__maybe_full)))));
            tracep->chgCData(oldp+4699,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+4700,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__ram_tl_state_source[0]),7);
            tracep->chgBit(oldp+4701,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+4702,((3U & (((((~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                               & (((IData)(1U) 
                                                   << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                  >> 0xeU)) 
                                              & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)) 
                                             & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__maybe_full)))));
            tracep->chgCData(oldp+4703,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+4704,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__ram_tl_state_source[0]),7);
            tracep->chgBit(oldp+4705,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+4706,((1U & (((((~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__empty)) 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_rready)) 
                                               & (((IData)(1U) 
                                                   << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                  >> 0xfU)) 
                                              & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_rlast)) 
                                             & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__maybe_full)))));
            tracep->chgCData(oldp+4707,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+4708,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size[1]),4);
            tracep->chgCData(oldp+4709,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size[2]),4);
            tracep->chgCData(oldp+4710,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size[3]),4);
            tracep->chgCData(oldp+4711,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size[4]),4);
            tracep->chgCData(oldp+4712,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size[5]),4);
            tracep->chgCData(oldp+4713,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size[6]),4);
            tracep->chgCData(oldp+4714,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size[7]),4);
            tracep->chgCData(oldp+4715,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size[8]),4);
            tracep->chgCData(oldp+4716,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size[9]),4);
            tracep->chgCData(oldp+4717,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size[10]),4);
            tracep->chgCData(oldp+4718,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size[11]),4);
            tracep->chgCData(oldp+4719,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size[12]),4);
            tracep->chgCData(oldp+4720,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size[13]),4);
            tracep->chgCData(oldp+4721,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size[14]),4);
            tracep->chgCData(oldp+4722,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size[15]),4);
            tracep->chgCData(oldp+4723,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size[16]),4);
            tracep->chgCData(oldp+4724,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__deq_ptr_value),5);
            tracep->chgCData(oldp+4725,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__enq_ptr_value),5);
            tracep->chgCData(oldp+4726,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_source[0]),7);
            tracep->chgCData(oldp+4727,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_source[1]),7);
            tracep->chgCData(oldp+4728,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_source[2]),7);
            tracep->chgCData(oldp+4729,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_source[3]),7);
            tracep->chgCData(oldp+4730,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_source[4]),7);
            tracep->chgCData(oldp+4731,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_source[5]),7);
            tracep->chgCData(oldp+4732,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_source[6]),7);
            tracep->chgCData(oldp+4733,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_source[7]),7);
            tracep->chgCData(oldp+4734,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_source[8]),7);
            tracep->chgCData(oldp+4735,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_source[9]),7);
            tracep->chgCData(oldp+4736,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_source[10]),7);
            tracep->chgCData(oldp+4737,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_source[11]),7);
            tracep->chgCData(oldp+4738,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_source[12]),7);
            tracep->chgCData(oldp+4739,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_source[13]),7);
            tracep->chgCData(oldp+4740,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_source[14]),7);
            tracep->chgCData(oldp+4741,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_source[15]),7);
            tracep->chgCData(oldp+4742,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_source[16]),7);
            tracep->chgBit(oldp+4743,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+4744,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id[1]));
            tracep->chgBit(oldp+4745,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id[2]));
            tracep->chgBit(oldp+4746,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id[3]));
            tracep->chgBit(oldp+4747,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id[4]));
            tracep->chgBit(oldp+4748,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id[5]));
            tracep->chgBit(oldp+4749,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id[6]));
            tracep->chgBit(oldp+4750,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id[7]));
            tracep->chgBit(oldp+4751,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id[8]));
            tracep->chgBit(oldp+4752,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id[9]));
            tracep->chgBit(oldp+4753,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id[10]));
            tracep->chgBit(oldp+4754,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id[11]));
            tracep->chgBit(oldp+4755,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id[12]));
            tracep->chgBit(oldp+4756,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id[13]));
            tracep->chgBit(oldp+4757,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id[14]));
            tracep->chgBit(oldp+4758,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id[15]));
            tracep->chgBit(oldp+4759,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_extra_id[16]));
            tracep->chgBit(oldp+4760,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__maybe_full));
            tracep->chgBit(oldp+4761,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ptr_match));
            tracep->chgBit(oldp+4762,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ptr_match) 
                                       & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__maybe_full)))));
            tracep->chgBit(oldp+4763,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__full));
            tracep->chgBit(oldp+4764,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__do_deq));
            tracep->chgBit(oldp+4765,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__enq_ptr_value))));
            tracep->chgBit(oldp+4766,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__deq_ptr_value))));
            tracep->chgCData(oldp+4767,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+4768,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_size[1]),4);
            tracep->chgCData(oldp+4769,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_size[2]),4);
            tracep->chgCData(oldp+4770,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_size[3]),4);
            tracep->chgCData(oldp+4771,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_size[4]),4);
            tracep->chgCData(oldp+4772,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_size[5]),4);
            tracep->chgCData(oldp+4773,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_size[6]),4);
            tracep->chgCData(oldp+4774,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_size[7]),4);
            tracep->chgCData(oldp+4775,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_size[8]),4);
            tracep->chgCData(oldp+4776,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_size[9]),4);
            tracep->chgCData(oldp+4777,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_size[10]),4);
            tracep->chgCData(oldp+4778,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_size[11]),4);
            tracep->chgCData(oldp+4779,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_size[12]),4);
            tracep->chgCData(oldp+4780,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_size[13]),4);
            tracep->chgCData(oldp+4781,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_size[14]),4);
            tracep->chgCData(oldp+4782,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_size[15]),4);
            tracep->chgCData(oldp+4783,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_size[16]),4);
            tracep->chgCData(oldp+4784,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__deq_ptr_value),5);
            tracep->chgCData(oldp+4785,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__enq_ptr_value),5);
            tracep->chgCData(oldp+4786,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_source[0]),7);
            tracep->chgCData(oldp+4787,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_source[1]),7);
            tracep->chgCData(oldp+4788,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_source[2]),7);
            tracep->chgCData(oldp+4789,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_source[3]),7);
            tracep->chgCData(oldp+4790,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_source[4]),7);
            tracep->chgCData(oldp+4791,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_source[5]),7);
            tracep->chgCData(oldp+4792,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_source[6]),7);
            tracep->chgCData(oldp+4793,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_source[7]),7);
            tracep->chgCData(oldp+4794,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_source[8]),7);
            tracep->chgCData(oldp+4795,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_source[9]),7);
            tracep->chgCData(oldp+4796,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_source[10]),7);
            tracep->chgCData(oldp+4797,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_source[11]),7);
            tracep->chgCData(oldp+4798,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_source[12]),7);
            tracep->chgCData(oldp+4799,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_source[13]),7);
            tracep->chgCData(oldp+4800,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_source[14]),7);
            tracep->chgCData(oldp+4801,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_source[15]),7);
            tracep->chgCData(oldp+4802,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_source[16]),7);
            tracep->chgBit(oldp+4803,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+4804,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id[1]));
            tracep->chgBit(oldp+4805,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id[2]));
            tracep->chgBit(oldp+4806,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id[3]));
            tracep->chgBit(oldp+4807,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id[4]));
            tracep->chgBit(oldp+4808,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id[5]));
            tracep->chgBit(oldp+4809,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id[6]));
            tracep->chgBit(oldp+4810,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id[7]));
            tracep->chgBit(oldp+4811,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id[8]));
            tracep->chgBit(oldp+4812,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id[9]));
            tracep->chgBit(oldp+4813,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id[10]));
            tracep->chgBit(oldp+4814,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id[11]));
            tracep->chgBit(oldp+4815,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id[12]));
            tracep->chgBit(oldp+4816,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id[13]));
            tracep->chgBit(oldp+4817,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id[14]));
            tracep->chgBit(oldp+4818,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id[15]));
            tracep->chgBit(oldp+4819,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_extra_id[16]));
            tracep->chgBit(oldp+4820,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__maybe_full));
            tracep->chgBit(oldp+4821,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ptr_match));
            tracep->chgBit(oldp+4822,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ptr_match) 
                                       & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__maybe_full)))));
            tracep->chgBit(oldp+4823,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__full));
            tracep->chgBit(oldp+4824,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__do_deq));
            tracep->chgBit(oldp+4825,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__enq_ptr_value))));
            tracep->chgBit(oldp+4826,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__deq_ptr_value))));
            tracep->chgCData(oldp+4827,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+4828,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_size[1]),4);
            tracep->chgCData(oldp+4829,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_size[2]),4);
            tracep->chgCData(oldp+4830,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_size[3]),4);
            tracep->chgCData(oldp+4831,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_size[4]),4);
            tracep->chgCData(oldp+4832,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_size[5]),4);
            tracep->chgCData(oldp+4833,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_size[6]),4);
            tracep->chgCData(oldp+4834,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_size[7]),4);
            tracep->chgCData(oldp+4835,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_size[8]),4);
            tracep->chgCData(oldp+4836,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_size[9]),4);
            tracep->chgCData(oldp+4837,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_size[10]),4);
            tracep->chgCData(oldp+4838,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_size[11]),4);
            tracep->chgCData(oldp+4839,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_size[12]),4);
            tracep->chgCData(oldp+4840,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_size[13]),4);
            tracep->chgCData(oldp+4841,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_size[14]),4);
            tracep->chgCData(oldp+4842,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_size[15]),4);
            tracep->chgCData(oldp+4843,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_size[16]),4);
            tracep->chgCData(oldp+4844,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__deq_ptr_value),5);
            tracep->chgCData(oldp+4845,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__enq_ptr_value),5);
            tracep->chgCData(oldp+4846,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[0]),7);
            tracep->chgCData(oldp+4847,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[1]),7);
            tracep->chgCData(oldp+4848,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[2]),7);
            tracep->chgCData(oldp+4849,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[3]),7);
            tracep->chgCData(oldp+4850,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[4]),7);
            tracep->chgCData(oldp+4851,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[5]),7);
            tracep->chgCData(oldp+4852,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[6]),7);
            tracep->chgCData(oldp+4853,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[7]),7);
            tracep->chgCData(oldp+4854,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[8]),7);
            tracep->chgCData(oldp+4855,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[9]),7);
            tracep->chgCData(oldp+4856,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[10]),7);
            tracep->chgCData(oldp+4857,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[11]),7);
            tracep->chgCData(oldp+4858,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[12]),7);
            tracep->chgCData(oldp+4859,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[13]),7);
            tracep->chgCData(oldp+4860,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[14]),7);
            tracep->chgCData(oldp+4861,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[15]),7);
            tracep->chgCData(oldp+4862,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_source[16]),7);
            tracep->chgBit(oldp+4863,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+4864,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id[1]));
            tracep->chgBit(oldp+4865,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id[2]));
            tracep->chgBit(oldp+4866,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id[3]));
            tracep->chgBit(oldp+4867,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id[4]));
            tracep->chgBit(oldp+4868,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id[5]));
            tracep->chgBit(oldp+4869,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id[6]));
            tracep->chgBit(oldp+4870,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id[7]));
            tracep->chgBit(oldp+4871,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id[8]));
            tracep->chgBit(oldp+4872,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id[9]));
            tracep->chgBit(oldp+4873,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id[10]));
            tracep->chgBit(oldp+4874,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id[11]));
            tracep->chgBit(oldp+4875,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id[12]));
            tracep->chgBit(oldp+4876,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id[13]));
            tracep->chgBit(oldp+4877,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id[14]));
            tracep->chgBit(oldp+4878,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id[15]));
            tracep->chgBit(oldp+4879,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_extra_id[16]));
            tracep->chgBit(oldp+4880,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__maybe_full));
            tracep->chgBit(oldp+4881,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ptr_match));
            tracep->chgBit(oldp+4882,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ptr_match) 
                                       & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__maybe_full)))));
            tracep->chgBit(oldp+4883,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__full));
            tracep->chgBit(oldp+4884,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__do_deq));
            tracep->chgBit(oldp+4885,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__enq_ptr_value))));
            tracep->chgBit(oldp+4886,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__deq_ptr_value))));
            tracep->chgCData(oldp+4887,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+4888,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[1]),4);
            tracep->chgCData(oldp+4889,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[2]),4);
            tracep->chgCData(oldp+4890,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[3]),4);
            tracep->chgCData(oldp+4891,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[4]),4);
            tracep->chgCData(oldp+4892,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[5]),4);
            tracep->chgCData(oldp+4893,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[6]),4);
            tracep->chgCData(oldp+4894,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[7]),4);
            tracep->chgCData(oldp+4895,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[8]),4);
            tracep->chgCData(oldp+4896,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[9]),4);
            tracep->chgCData(oldp+4897,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[10]),4);
            tracep->chgCData(oldp+4898,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[11]),4);
            tracep->chgCData(oldp+4899,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[12]),4);
            tracep->chgCData(oldp+4900,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[13]),4);
            tracep->chgCData(oldp+4901,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[14]),4);
            tracep->chgCData(oldp+4902,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[15]),4);
            tracep->chgCData(oldp+4903,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_size[16]),4);
            tracep->chgCData(oldp+4904,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__deq_ptr_value),5);
            tracep->chgCData(oldp+4905,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__enq_ptr_value),5);
            tracep->chgCData(oldp+4906,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[0]),7);
            tracep->chgCData(oldp+4907,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[1]),7);
            tracep->chgCData(oldp+4908,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[2]),7);
            tracep->chgCData(oldp+4909,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[3]),7);
            tracep->chgCData(oldp+4910,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[4]),7);
            tracep->chgCData(oldp+4911,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[5]),7);
            tracep->chgCData(oldp+4912,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[6]),7);
            tracep->chgCData(oldp+4913,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[7]),7);
            tracep->chgCData(oldp+4914,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[8]),7);
            tracep->chgCData(oldp+4915,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[9]),7);
            tracep->chgCData(oldp+4916,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[10]),7);
            tracep->chgCData(oldp+4917,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[11]),7);
            tracep->chgCData(oldp+4918,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[12]),7);
            tracep->chgCData(oldp+4919,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[13]),7);
            tracep->chgCData(oldp+4920,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[14]),7);
            tracep->chgCData(oldp+4921,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[15]),7);
            tracep->chgCData(oldp+4922,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_source[16]),7);
            tracep->chgBit(oldp+4923,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+4924,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id[1]));
            tracep->chgBit(oldp+4925,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id[2]));
            tracep->chgBit(oldp+4926,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id[3]));
            tracep->chgBit(oldp+4927,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id[4]));
            tracep->chgBit(oldp+4928,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id[5]));
            tracep->chgBit(oldp+4929,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id[6]));
            tracep->chgBit(oldp+4930,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id[7]));
            tracep->chgBit(oldp+4931,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id[8]));
            tracep->chgBit(oldp+4932,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id[9]));
            tracep->chgBit(oldp+4933,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id[10]));
            tracep->chgBit(oldp+4934,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id[11]));
            tracep->chgBit(oldp+4935,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id[12]));
            tracep->chgBit(oldp+4936,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id[13]));
            tracep->chgBit(oldp+4937,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id[14]));
            tracep->chgBit(oldp+4938,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id[15]));
            tracep->chgBit(oldp+4939,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_extra_id[16]));
            tracep->chgBit(oldp+4940,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__maybe_full));
            tracep->chgBit(oldp+4941,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ptr_match));
            tracep->chgBit(oldp+4942,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ptr_match) 
                                       & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__maybe_full)))));
            tracep->chgBit(oldp+4943,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__full));
            tracep->chgBit(oldp+4944,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__do_deq));
            tracep->chgBit(oldp+4945,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__enq_ptr_value))));
            tracep->chgBit(oldp+4946,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__deq_ptr_value))));
            tracep->chgCData(oldp+4947,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+4948,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[1]),4);
            tracep->chgCData(oldp+4949,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[2]),4);
            tracep->chgCData(oldp+4950,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[3]),4);
            tracep->chgCData(oldp+4951,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[4]),4);
            tracep->chgCData(oldp+4952,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[5]),4);
            tracep->chgCData(oldp+4953,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[6]),4);
            tracep->chgCData(oldp+4954,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[7]),4);
            tracep->chgCData(oldp+4955,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[8]),4);
            tracep->chgCData(oldp+4956,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[9]),4);
            tracep->chgCData(oldp+4957,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[10]),4);
            tracep->chgCData(oldp+4958,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[11]),4);
            tracep->chgCData(oldp+4959,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[12]),4);
            tracep->chgCData(oldp+4960,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[13]),4);
            tracep->chgCData(oldp+4961,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[14]),4);
            tracep->chgCData(oldp+4962,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[15]),4);
            tracep->chgCData(oldp+4963,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[16]),4);
            tracep->chgCData(oldp+4964,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__deq_ptr_value),5);
            tracep->chgCData(oldp+4965,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__enq_ptr_value),5);
            tracep->chgCData(oldp+4966,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[0]),7);
            tracep->chgCData(oldp+4967,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[1]),7);
            tracep->chgCData(oldp+4968,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[2]),7);
            tracep->chgCData(oldp+4969,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[3]),7);
            tracep->chgCData(oldp+4970,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[4]),7);
            tracep->chgCData(oldp+4971,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[5]),7);
            tracep->chgCData(oldp+4972,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[6]),7);
            tracep->chgCData(oldp+4973,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[7]),7);
            tracep->chgCData(oldp+4974,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[8]),7);
            tracep->chgCData(oldp+4975,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[9]),7);
            tracep->chgCData(oldp+4976,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[10]),7);
            tracep->chgCData(oldp+4977,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[11]),7);
            tracep->chgCData(oldp+4978,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[12]),7);
            tracep->chgCData(oldp+4979,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[13]),7);
            tracep->chgCData(oldp+4980,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[14]),7);
            tracep->chgCData(oldp+4981,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[15]),7);
            tracep->chgCData(oldp+4982,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[16]),7);
            tracep->chgBit(oldp+4983,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+4984,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id[1]));
            tracep->chgBit(oldp+4985,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id[2]));
            tracep->chgBit(oldp+4986,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id[3]));
            tracep->chgBit(oldp+4987,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id[4]));
            tracep->chgBit(oldp+4988,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id[5]));
            tracep->chgBit(oldp+4989,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id[6]));
            tracep->chgBit(oldp+4990,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id[7]));
            tracep->chgBit(oldp+4991,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id[8]));
            tracep->chgBit(oldp+4992,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id[9]));
            tracep->chgBit(oldp+4993,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id[10]));
            tracep->chgBit(oldp+4994,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id[11]));
            tracep->chgBit(oldp+4995,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id[12]));
            tracep->chgBit(oldp+4996,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id[13]));
            tracep->chgBit(oldp+4997,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id[14]));
            tracep->chgBit(oldp+4998,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id[15]));
            tracep->chgBit(oldp+4999,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_extra_id[16]));
            tracep->chgBit(oldp+5000,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__maybe_full));
            tracep->chgBit(oldp+5001,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ptr_match));
            tracep->chgBit(oldp+5002,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ptr_match) 
                                       & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__maybe_full)))));
            tracep->chgBit(oldp+5003,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__full));
            tracep->chgBit(oldp+5004,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__do_deq));
            tracep->chgBit(oldp+5005,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__enq_ptr_value))));
            tracep->chgBit(oldp+5006,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__deq_ptr_value))));
            tracep->chgCData(oldp+5007,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+5008,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[1]),4);
            tracep->chgCData(oldp+5009,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[2]),4);
            tracep->chgCData(oldp+5010,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[3]),4);
            tracep->chgCData(oldp+5011,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[4]),4);
            tracep->chgCData(oldp+5012,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[5]),4);
            tracep->chgCData(oldp+5013,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[6]),4);
            tracep->chgCData(oldp+5014,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[7]),4);
            tracep->chgCData(oldp+5015,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[8]),4);
            tracep->chgCData(oldp+5016,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[9]),4);
            tracep->chgCData(oldp+5017,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[10]),4);
            tracep->chgCData(oldp+5018,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[11]),4);
            tracep->chgCData(oldp+5019,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[12]),4);
            tracep->chgCData(oldp+5020,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[13]),4);
            tracep->chgCData(oldp+5021,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[14]),4);
            tracep->chgCData(oldp+5022,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[15]),4);
            tracep->chgCData(oldp+5023,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[16]),4);
            tracep->chgCData(oldp+5024,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__deq_ptr_value),5);
            tracep->chgCData(oldp+5025,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__enq_ptr_value),5);
            tracep->chgCData(oldp+5026,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[0]),7);
            tracep->chgCData(oldp+5027,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[1]),7);
            tracep->chgCData(oldp+5028,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[2]),7);
            tracep->chgCData(oldp+5029,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[3]),7);
            tracep->chgCData(oldp+5030,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[4]),7);
            tracep->chgCData(oldp+5031,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[5]),7);
            tracep->chgCData(oldp+5032,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[6]),7);
            tracep->chgCData(oldp+5033,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[7]),7);
            tracep->chgCData(oldp+5034,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[8]),7);
            tracep->chgCData(oldp+5035,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[9]),7);
            tracep->chgCData(oldp+5036,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[10]),7);
            tracep->chgCData(oldp+5037,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[11]),7);
            tracep->chgCData(oldp+5038,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[12]),7);
            tracep->chgCData(oldp+5039,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[13]),7);
            tracep->chgCData(oldp+5040,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[14]),7);
            tracep->chgCData(oldp+5041,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[15]),7);
            tracep->chgCData(oldp+5042,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[16]),7);
            tracep->chgBit(oldp+5043,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+5044,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id[1]));
            tracep->chgBit(oldp+5045,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id[2]));
            tracep->chgBit(oldp+5046,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id[3]));
            tracep->chgBit(oldp+5047,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id[4]));
            tracep->chgBit(oldp+5048,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id[5]));
            tracep->chgBit(oldp+5049,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id[6]));
            tracep->chgBit(oldp+5050,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id[7]));
            tracep->chgBit(oldp+5051,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id[8]));
            tracep->chgBit(oldp+5052,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id[9]));
            tracep->chgBit(oldp+5053,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id[10]));
            tracep->chgBit(oldp+5054,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id[11]));
            tracep->chgBit(oldp+5055,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id[12]));
            tracep->chgBit(oldp+5056,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id[13]));
            tracep->chgBit(oldp+5057,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id[14]));
            tracep->chgBit(oldp+5058,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id[15]));
            tracep->chgBit(oldp+5059,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_extra_id[16]));
            tracep->chgBit(oldp+5060,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__maybe_full));
            tracep->chgBit(oldp+5061,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ptr_match));
            tracep->chgBit(oldp+5062,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ptr_match) 
                                       & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__maybe_full)))));
            tracep->chgBit(oldp+5063,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__full));
            tracep->chgBit(oldp+5064,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__do_deq));
            tracep->chgBit(oldp+5065,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__enq_ptr_value))));
            tracep->chgBit(oldp+5066,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__deq_ptr_value))));
            tracep->chgCData(oldp+5067,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+5068,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[1]),4);
            tracep->chgCData(oldp+5069,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[2]),4);
            tracep->chgCData(oldp+5070,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[3]),4);
            tracep->chgCData(oldp+5071,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[4]),4);
            tracep->chgCData(oldp+5072,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[5]),4);
            tracep->chgCData(oldp+5073,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[6]),4);
            tracep->chgCData(oldp+5074,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[7]),4);
            tracep->chgCData(oldp+5075,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[8]),4);
            tracep->chgCData(oldp+5076,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[9]),4);
            tracep->chgCData(oldp+5077,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[10]),4);
            tracep->chgCData(oldp+5078,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[11]),4);
            tracep->chgCData(oldp+5079,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[12]),4);
            tracep->chgCData(oldp+5080,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[13]),4);
            tracep->chgCData(oldp+5081,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[14]),4);
            tracep->chgCData(oldp+5082,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[15]),4);
            tracep->chgCData(oldp+5083,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[16]),4);
            tracep->chgCData(oldp+5084,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__deq_ptr_value),5);
            tracep->chgCData(oldp+5085,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__enq_ptr_value),5);
            tracep->chgCData(oldp+5086,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[0]),7);
            tracep->chgCData(oldp+5087,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[1]),7);
            tracep->chgCData(oldp+5088,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[2]),7);
            tracep->chgCData(oldp+5089,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[3]),7);
            tracep->chgCData(oldp+5090,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[4]),7);
            tracep->chgCData(oldp+5091,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[5]),7);
            tracep->chgCData(oldp+5092,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[6]),7);
            tracep->chgCData(oldp+5093,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[7]),7);
            tracep->chgCData(oldp+5094,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[8]),7);
            tracep->chgCData(oldp+5095,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[9]),7);
            tracep->chgCData(oldp+5096,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[10]),7);
            tracep->chgCData(oldp+5097,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[11]),7);
            tracep->chgCData(oldp+5098,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[12]),7);
            tracep->chgCData(oldp+5099,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[13]),7);
            tracep->chgCData(oldp+5100,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[14]),7);
            tracep->chgCData(oldp+5101,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[15]),7);
            tracep->chgCData(oldp+5102,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[16]),7);
            tracep->chgBit(oldp+5103,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+5104,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id[1]));
            tracep->chgBit(oldp+5105,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id[2]));
            tracep->chgBit(oldp+5106,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id[3]));
            tracep->chgBit(oldp+5107,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id[4]));
            tracep->chgBit(oldp+5108,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id[5]));
            tracep->chgBit(oldp+5109,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id[6]));
            tracep->chgBit(oldp+5110,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id[7]));
            tracep->chgBit(oldp+5111,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id[8]));
            tracep->chgBit(oldp+5112,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id[9]));
            tracep->chgBit(oldp+5113,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id[10]));
            tracep->chgBit(oldp+5114,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id[11]));
            tracep->chgBit(oldp+5115,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id[12]));
            tracep->chgBit(oldp+5116,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id[13]));
            tracep->chgBit(oldp+5117,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id[14]));
            tracep->chgBit(oldp+5118,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id[15]));
            tracep->chgBit(oldp+5119,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_extra_id[16]));
            tracep->chgBit(oldp+5120,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__maybe_full));
            tracep->chgBit(oldp+5121,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ptr_match));
            tracep->chgBit(oldp+5122,(((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ptr_match) 
                                       & (~ (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__maybe_full)))));
            tracep->chgBit(oldp+5123,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__full));
            tracep->chgBit(oldp+5124,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__do_deq));
            tracep->chgBit(oldp+5125,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__enq_ptr_value))));
            tracep->chgBit(oldp+5126,((0x10U == (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__deq_ptr_value))));
            tracep->chgCData(oldp+5127,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+5128,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23__DOT__ram_tl_state_source[0]),7);
            tracep->chgBit(oldp+5129,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+5130,((0x1ffU & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_bvalid) 
                                                   & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_bready)) 
                                                  & (((IData)(1U) 
                                                      << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                     >> 7U)) 
                                                 & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23__DOT__maybe_full)))));
            tracep->chgCData(oldp+5131,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24__DOT__ram_tl_state_size[0]),4);
            tracep->chgCData(oldp+5132,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24__DOT__ram_tl_state_source[0]),7);
            tracep->chgBit(oldp+5133,(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24__DOT__ram_extra_id[0]));
            tracep->chgBit(oldp+5134,((0xffU & ((((IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4frag_auto_in_bvalid) 
                                                  & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__tl2axi4_auto_out_bready)) 
                                                 & (((IData)(1U) 
                                                     << (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                                    >> 8U)) 
                                                & (IData)(vlTOPp->TestHarness__DOT__ldut__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24__DOT__maybe_full)))));
        }
    }
}
