{
    "BENCHMARKS": {
        "adder_tree": {
            "status": "active",
            "top": "adder_tree",
                "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/OpenCores_designs/Arithmatic_Core/adder_tree/rtl/adder_tree.sv",                    
                "CLOCK_DATA": {
                    "Clock1": "clock"
                }
            },
        "cordic_atan_iq": {
            "status": "active",
            "top": "cordic_atan_iq",
                "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/OpenCores_designs/Arithmatic_Core/cordic_atan_iq/rtl/cordic_atan_iq.sv",                    
                "CLOCK_DATA": {
                    "Clock1": "clk"
                }
            },   
        "isqrt_dbd": {
            "status": "active",
            "top": "isqrt_dbd",
                "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/OpenCores_designs/Arithmatic_Core/isqrt_dbd/rtl/isqrt_dbd.sv",                    
                "CLOCK_DATA": {
                    "Clock1": "clk"
                }
            },
        "numbert_sort_device": {
            "status": "active",
            "top": "Sorting_Tree",
                "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/OpenCores_designs/Arithmatic_Core/numbert_sort_device/rtl/tree_sorter.sv",                    
                "CLOCK_DATA": {
                    "Clock1": "clk"
                }
            }
        }
}