\hypertarget{struct_r_t_c___mem_map}{}\section{R\+T\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_r_t_c___mem_map}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a4ca4d2878d99736cbff0e8b107a275f2}{T\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a32641b62d548255bdf2164b457a2aaeb}{T\+P\+R}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a500ab794376810b97e2b2e01658f330c}{T\+A\+R}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_ab816b0540497796070202cd2f5bc10ed}{T\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a05c71be888cd40a4d91c631260d684d7}{C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a82faed2f609de35e3b27d5fd27ba82e2}{S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a6d1b4fe68ed53926b57392e7ad582469}{L\+R}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a1db69b589f5bfc5faa12b9c54e7c8061}{I\+E\+R}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a15cd6b1d2a7664e4280746a810d2583f}{T\+T\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a1486bb59addc84a71638decf52c7d7b6}{M\+E\+R}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a949f49a34b644f4bfa1bd05a3ed00322}{M\+C\+L\+R}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a3b815cd903e7b828fd2b147aae5a77e1}{M\+C\+H\+R}
\item 
\hypertarget{struct_r_t_c___mem_map_a722b688c3198e587bc52fb0651075a5f}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}2000\mbox{]}\label{struct_r_t_c___mem_map_a722b688c3198e587bc52fb0651075a5f}

\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_aa3d2abe1fdd440a05339c38d377a2ee6}{W\+A\+R}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a59094243dc3c0849c9bc20a2a809086c}{R\+A\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
R\+T\+C -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_r_t_c___mem_map_a05c71be888cd40a4d91c631260d684d7}{}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!C\+R@{C\+R}}
\index{C\+R@{C\+R}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+C\+R}\label{struct_r_t_c___mem_map_a05c71be888cd40a4d91c631260d684d7}
R\+T\+C Control Register, offset\+: 0x10 \hypertarget{struct_r_t_c___mem_map_a1db69b589f5bfc5faa12b9c54e7c8061}{}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!I\+E\+R@{I\+E\+R}}
\index{I\+E\+R@{I\+E\+R}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{I\+E\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+I\+E\+R}\label{struct_r_t_c___mem_map_a1db69b589f5bfc5faa12b9c54e7c8061}
R\+T\+C Interrupt Enable Register, offset\+: 0x1\+C \hypertarget{struct_r_t_c___mem_map_a6d1b4fe68ed53926b57392e7ad582469}{}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!L\+R@{L\+R}}
\index{L\+R@{L\+R}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+L\+R}\label{struct_r_t_c___mem_map_a6d1b4fe68ed53926b57392e7ad582469}
R\+T\+C Lock Register, offset\+: 0x18 \hypertarget{struct_r_t_c___mem_map_a3b815cd903e7b828fd2b147aae5a77e1}{}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!M\+C\+H\+R@{M\+C\+H\+R}}
\index{M\+C\+H\+R@{M\+C\+H\+R}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{M\+C\+H\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+M\+C\+H\+R}\label{struct_r_t_c___mem_map_a3b815cd903e7b828fd2b147aae5a77e1}
R\+T\+C Monotonic Counter High Register, offset\+: 0x2\+C \hypertarget{struct_r_t_c___mem_map_a949f49a34b644f4bfa1bd05a3ed00322}{}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!M\+C\+L\+R@{M\+C\+L\+R}}
\index{M\+C\+L\+R@{M\+C\+L\+R}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{M\+C\+L\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+M\+C\+L\+R}\label{struct_r_t_c___mem_map_a949f49a34b644f4bfa1bd05a3ed00322}
R\+T\+C Monotonic Counter Low Register, offset\+: 0x28 \hypertarget{struct_r_t_c___mem_map_a1486bb59addc84a71638decf52c7d7b6}{}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!M\+E\+R@{M\+E\+R}}
\index{M\+E\+R@{M\+E\+R}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{M\+E\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+M\+E\+R}\label{struct_r_t_c___mem_map_a1486bb59addc84a71638decf52c7d7b6}
R\+T\+C Monotonic Enable Register, offset\+: 0x24 \hypertarget{struct_r_t_c___mem_map_a59094243dc3c0849c9bc20a2a809086c}{}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!R\+A\+R@{R\+A\+R}}
\index{R\+A\+R@{R\+A\+R}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{R\+A\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+R\+A\+R}\label{struct_r_t_c___mem_map_a59094243dc3c0849c9bc20a2a809086c}
R\+T\+C Read Access Register, offset\+: 0x804 \hypertarget{struct_r_t_c___mem_map_a82faed2f609de35e3b27d5fd27ba82e2}{}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!S\+R@{S\+R}}
\index{S\+R@{S\+R}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+S\+R}\label{struct_r_t_c___mem_map_a82faed2f609de35e3b27d5fd27ba82e2}
R\+T\+C Status Register, offset\+: 0x14 \hypertarget{struct_r_t_c___mem_map_a500ab794376810b97e2b2e01658f330c}{}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!T\+A\+R@{T\+A\+R}}
\index{T\+A\+R@{T\+A\+R}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{T\+A\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+T\+A\+R}\label{struct_r_t_c___mem_map_a500ab794376810b97e2b2e01658f330c}
R\+T\+C Time Alarm Register, offset\+: 0x8 \hypertarget{struct_r_t_c___mem_map_ab816b0540497796070202cd2f5bc10ed}{}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!T\+C\+R@{T\+C\+R}}
\index{T\+C\+R@{T\+C\+R}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{T\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+T\+C\+R}\label{struct_r_t_c___mem_map_ab816b0540497796070202cd2f5bc10ed}
R\+T\+C Time Compensation Register, offset\+: 0x\+C \hypertarget{struct_r_t_c___mem_map_a32641b62d548255bdf2164b457a2aaeb}{}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!T\+P\+R@{T\+P\+R}}
\index{T\+P\+R@{T\+P\+R}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{T\+P\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+T\+P\+R}\label{struct_r_t_c___mem_map_a32641b62d548255bdf2164b457a2aaeb}
R\+T\+C Time Prescaler Register, offset\+: 0x4 \hypertarget{struct_r_t_c___mem_map_a4ca4d2878d99736cbff0e8b107a275f2}{}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!T\+S\+R@{T\+S\+R}}
\index{T\+S\+R@{T\+S\+R}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{T\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+T\+S\+R}\label{struct_r_t_c___mem_map_a4ca4d2878d99736cbff0e8b107a275f2}
R\+T\+C Time Seconds Register, offset\+: 0x0 \hypertarget{struct_r_t_c___mem_map_a15cd6b1d2a7664e4280746a810d2583f}{}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!T\+T\+S\+R@{T\+T\+S\+R}}
\index{T\+T\+S\+R@{T\+T\+S\+R}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{T\+T\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+T\+T\+S\+R}\label{struct_r_t_c___mem_map_a15cd6b1d2a7664e4280746a810d2583f}
R\+T\+C Tamper Time Seconds Register, offset\+: 0x20 \hypertarget{struct_r_t_c___mem_map_aa3d2abe1fdd440a05339c38d377a2ee6}{}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!W\+A\+R@{W\+A\+R}}
\index{W\+A\+R@{W\+A\+R}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{W\+A\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+W\+A\+R}\label{struct_r_t_c___mem_map_aa3d2abe1fdd440a05339c38d377a2ee6}
R\+T\+C Write Access Register, offset\+: 0x800 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
