[INF:CM0023] Creating log file ../../build/tests/GateLevel/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<481> s<480> l<1>
n<> u<1> t<Module_keyword> p<76> s<2> l<1>
n<LogicGates> u<2> t<StringConst> p<76> s<75> l<1>
n<a> u<3> t<StringConst> p<6> s<5> l<1>
n<> u<4> t<Constant_bit_select> p<5> l<1>
n<> u<5> t<Constant_select> p<6> c<4> l<1>
n<> u<6> t<Port_reference> p<7> c<3> l<1>
n<> u<7> t<Port_expression> p<8> c<6> l<1>
n<> u<8> t<Port> p<75> c<7> s<14> l<1>
n<b> u<9> t<StringConst> p<12> s<11> l<1>
n<> u<10> t<Constant_bit_select> p<11> l<1>
n<> u<11> t<Constant_select> p<12> c<10> l<1>
n<> u<12> t<Port_reference> p<13> c<9> l<1>
n<> u<13> t<Port_expression> p<14> c<12> l<1>
n<> u<14> t<Port> p<75> c<13> s<20> l<1>
n<y1> u<15> t<StringConst> p<18> s<17> l<1>
n<> u<16> t<Constant_bit_select> p<17> l<1>
n<> u<17> t<Constant_select> p<18> c<16> l<1>
n<> u<18> t<Port_reference> p<19> c<15> l<1>
n<> u<19> t<Port_expression> p<20> c<18> l<1>
n<> u<20> t<Port> p<75> c<19> s<26> l<1>
n<y2> u<21> t<StringConst> p<24> s<23> l<1>
n<> u<22> t<Constant_bit_select> p<23> l<1>
n<> u<23> t<Constant_select> p<24> c<22> l<1>
n<> u<24> t<Port_reference> p<25> c<21> l<1>
n<> u<25> t<Port_expression> p<26> c<24> l<1>
n<> u<26> t<Port> p<75> c<25> s<32> l<1>
n<y3> u<27> t<StringConst> p<30> s<29> l<1>
n<> u<28> t<Constant_bit_select> p<29> l<1>
n<> u<29> t<Constant_select> p<30> c<28> l<1>
n<> u<30> t<Port_reference> p<31> c<27> l<1>
n<> u<31> t<Port_expression> p<32> c<30> l<1>
n<> u<32> t<Port> p<75> c<31> s<38> l<1>
n<y4> u<33> t<StringConst> p<36> s<35> l<1>
n<> u<34> t<Constant_bit_select> p<35> l<1>
n<> u<35> t<Constant_select> p<36> c<34> l<1>
n<> u<36> t<Port_reference> p<37> c<33> l<1>
n<> u<37> t<Port_expression> p<38> c<36> l<1>
n<> u<38> t<Port> p<75> c<37> s<44> l<1>
n<y5> u<39> t<StringConst> p<42> s<41> l<1>
n<> u<40> t<Constant_bit_select> p<41> l<1>
n<> u<41> t<Constant_select> p<42> c<40> l<1>
n<> u<42> t<Port_reference> p<43> c<39> l<1>
n<> u<43> t<Port_expression> p<44> c<42> l<1>
n<> u<44> t<Port> p<75> c<43> s<50> l<1>
n<y6> u<45> t<StringConst> p<48> s<47> l<1>
n<> u<46> t<Constant_bit_select> p<47> l<1>
n<> u<47> t<Constant_select> p<48> c<46> l<1>
n<> u<48> t<Port_reference> p<49> c<45> l<1>
n<> u<49> t<Port_expression> p<50> c<48> l<1>
n<> u<50> t<Port> p<75> c<49> s<56> l<1>
n<y7> u<51> t<StringConst> p<54> s<53> l<1>
n<> u<52> t<Constant_bit_select> p<53> l<1>
n<> u<53> t<Constant_select> p<54> c<52> l<1>
n<> u<54> t<Port_reference> p<55> c<51> l<1>
n<> u<55> t<Port_expression> p<56> c<54> l<1>
n<> u<56> t<Port> p<75> c<55> s<62> l<1>
n<y8> u<57> t<StringConst> p<60> s<59> l<1>
n<> u<58> t<Constant_bit_select> p<59> l<1>
n<> u<59> t<Constant_select> p<60> c<58> l<1>
n<> u<60> t<Port_reference> p<61> c<57> l<1>
n<> u<61> t<Port_expression> p<62> c<60> l<1>
n<> u<62> t<Port> p<75> c<61> s<68> l<1>
n<y9> u<63> t<StringConst> p<66> s<65> l<1>
n<> u<64> t<Constant_bit_select> p<65> l<1>
n<> u<65> t<Constant_select> p<66> c<64> l<1>
n<> u<66> t<Port_reference> p<67> c<63> l<1>
n<> u<67> t<Port_expression> p<68> c<66> l<1>
n<> u<68> t<Port> p<75> c<67> s<74> l<1>
n<y10> u<69> t<StringConst> p<72> s<71> l<1>
n<> u<70> t<Constant_bit_select> p<71> l<1>
n<> u<71> t<Constant_select> p<72> c<70> l<1>
n<> u<72> t<Port_reference> p<73> c<69> l<1>
n<> u<73> t<Port_expression> p<74> c<72> l<1>
n<> u<74> t<Port> p<75> c<73> l<1>
n<> u<75> t<List_of_ports> p<76> c<8> l<1>
n<> u<76> t<Module_nonansi_header> p<478> c<1> s<84> l<1>
n<> u<77> t<Data_type_or_implicit> p<78> l<2>
n<> u<78> t<Net_port_type> p<82> c<77> s<81> l<2>
n<a> u<79> t<StringConst> p<81> s<80> l<2>
n<b> u<80> t<StringConst> p<81> l<2>
n<> u<81> t<List_of_port_identifiers> p<82> c<79> l<2>
n<> u<82> t<Input_declaration> p<83> c<78> l<2>
n<> u<83> t<Port_declaration> p<84> c<82> l<2>
n<> u<84> t<Module_item> p<478> c<83> s<99> l<2>
n<> u<85> t<Data_type_or_implicit> p<86> l<3>
n<> u<86> t<Net_port_type> p<97> c<85> s<96> l<3>
n<y1> u<87> t<StringConst> p<96> s<88> l<3>
n<y2> u<88> t<StringConst> p<96> s<89> l<3>
n<y3> u<89> t<StringConst> p<96> s<90> l<3>
n<y4> u<90> t<StringConst> p<96> s<91> l<3>
n<y5> u<91> t<StringConst> p<96> s<92> l<3>
n<y6> u<92> t<StringConst> p<96> s<93> l<3>
n<y7> u<93> t<StringConst> p<96> s<94> l<3>
n<y8> u<94> t<StringConst> p<96> s<95> l<3>
n<y9> u<95> t<StringConst> p<96> l<3>
n<> u<96> t<List_of_port_identifiers> p<97> c<87> l<3>
n<> u<97> t<Output_declaration> p<98> c<86> l<3>
n<> u<98> t<Port_declaration> p<99> c<97> l<3>
n<> u<99> t<Module_item> p<478> c<98> s<118> l<3>
n<> u<100> t<NInpGate_And> p<115> s<114> l<5>
n<y1> u<101> t<StringConst> p<102> l<5>
n<> u<102> t<Ps_or_hierarchical_identifier> p<105> c<101> s<104> l<5>
n<> u<103> t<Constant_bit_select> p<104> l<5>
n<> u<104> t<Constant_select> p<105> c<103> l<5>
n<> u<105> t<Net_lvalue> p<114> c<102> s<109> l<5>
n<a> u<106> t<StringConst> p<107> l<5>
n<> u<107> t<Primary_literal> p<108> c<106> l<5>
n<> u<108> t<Primary> p<109> c<107> l<5>
n<> u<109> t<Expression> p<114> c<108> s<113> l<5>
n<b> u<110> t<StringConst> p<111> l<5>
n<> u<111> t<Primary_literal> p<112> c<110> l<5>
n<> u<112> t<Primary> p<113> c<111> l<5>
n<> u<113> t<Expression> p<114> c<112> l<5>
n<> u<114> t<N_input_gate_instance> p<115> c<105> l<5>
n<> u<115> t<Gate_instantiation> p<116> c<100> l<5>
n<> u<116> t<Module_or_generate_item> p<117> c<115> l<5>
n<> u<117> t<Non_port_module_item> p<118> c<116> l<5>
n<> u<118> t<Module_item> p<478> c<117> s<137> l<5>
n<> u<119> t<NInpGate_Or> p<134> s<133> l<6>
n<y2> u<120> t<StringConst> p<121> l<6>
n<> u<121> t<Ps_or_hierarchical_identifier> p<124> c<120> s<123> l<6>
n<> u<122> t<Constant_bit_select> p<123> l<6>
n<> u<123> t<Constant_select> p<124> c<122> l<6>
n<> u<124> t<Net_lvalue> p<133> c<121> s<128> l<6>
n<a> u<125> t<StringConst> p<126> l<6>
n<> u<126> t<Primary_literal> p<127> c<125> l<6>
n<> u<127> t<Primary> p<128> c<126> l<6>
n<> u<128> t<Expression> p<133> c<127> s<132> l<6>
n<b> u<129> t<StringConst> p<130> l<6>
n<> u<130> t<Primary_literal> p<131> c<129> l<6>
n<> u<131> t<Primary> p<132> c<130> l<6>
n<> u<132> t<Expression> p<133> c<131> l<6>
n<> u<133> t<N_input_gate_instance> p<134> c<124> l<6>
n<> u<134> t<Gate_instantiation> p<135> c<119> l<6>
n<> u<135> t<Module_or_generate_item> p<136> c<134> l<6>
n<> u<136> t<Non_port_module_item> p<137> c<135> l<6>
n<> u<137> t<Module_item> p<478> c<136> s<152> l<6>
n<> u<138> t<NOutGate_Not> p<149> s<148> l<7>
n<y3> u<139> t<StringConst> p<140> l<7>
n<> u<140> t<Ps_or_hierarchical_identifier> p<143> c<139> s<142> l<7>
n<> u<141> t<Constant_bit_select> p<142> l<7>
n<> u<142> t<Constant_select> p<143> c<141> l<7>
n<> u<143> t<Net_lvalue> p<148> c<140> s<147> l<7>
n<a> u<144> t<StringConst> p<145> l<7>
n<> u<145> t<Primary_literal> p<146> c<144> l<7>
n<> u<146> t<Primary> p<147> c<145> l<7>
n<> u<147> t<Expression> p<148> c<146> l<7>
n<> u<148> t<N_output_gate_instance> p<149> c<143> l<7>
n<> u<149> t<Gate_instantiation> p<150> c<138> l<7>
n<> u<150> t<Module_or_generate_item> p<151> c<149> l<7>
n<> u<151> t<Non_port_module_item> p<152> c<150> l<7>
n<> u<152> t<Module_item> p<478> c<151> s<171> l<7>
n<> u<153> t<NInpGate_Nand> p<168> s<167> l<8>
n<y4> u<154> t<StringConst> p<155> l<8>
n<> u<155> t<Ps_or_hierarchical_identifier> p<158> c<154> s<157> l<8>
n<> u<156> t<Constant_bit_select> p<157> l<8>
n<> u<157> t<Constant_select> p<158> c<156> l<8>
n<> u<158> t<Net_lvalue> p<167> c<155> s<162> l<8>
n<a> u<159> t<StringConst> p<160> l<8>
n<> u<160> t<Primary_literal> p<161> c<159> l<8>
n<> u<161> t<Primary> p<162> c<160> l<8>
n<> u<162> t<Expression> p<167> c<161> s<166> l<8>
n<b> u<163> t<StringConst> p<164> l<8>
n<> u<164> t<Primary_literal> p<165> c<163> l<8>
n<> u<165> t<Primary> p<166> c<164> l<8>
n<> u<166> t<Expression> p<167> c<165> l<8>
n<> u<167> t<N_input_gate_instance> p<168> c<158> l<8>
n<> u<168> t<Gate_instantiation> p<169> c<153> l<8>
n<> u<169> t<Module_or_generate_item> p<170> c<168> l<8>
n<> u<170> t<Non_port_module_item> p<171> c<169> l<8>
n<> u<171> t<Module_item> p<478> c<170> s<190> l<8>
n<> u<172> t<NInpGate_Nor> p<187> s<186> l<9>
n<y5> u<173> t<StringConst> p<174> l<9>
n<> u<174> t<Ps_or_hierarchical_identifier> p<177> c<173> s<176> l<9>
n<> u<175> t<Constant_bit_select> p<176> l<9>
n<> u<176> t<Constant_select> p<177> c<175> l<9>
n<> u<177> t<Net_lvalue> p<186> c<174> s<181> l<9>
n<a> u<178> t<StringConst> p<179> l<9>
n<> u<179> t<Primary_literal> p<180> c<178> l<9>
n<> u<180> t<Primary> p<181> c<179> l<9>
n<> u<181> t<Expression> p<186> c<180> s<185> l<9>
n<b> u<182> t<StringConst> p<183> l<9>
n<> u<183> t<Primary_literal> p<184> c<182> l<9>
n<> u<184> t<Primary> p<185> c<183> l<9>
n<> u<185> t<Expression> p<186> c<184> l<9>
n<> u<186> t<N_input_gate_instance> p<187> c<177> l<9>
n<> u<187> t<Gate_instantiation> p<188> c<172> l<9>
n<> u<188> t<Module_or_generate_item> p<189> c<187> l<9>
n<> u<189> t<Non_port_module_item> p<190> c<188> l<9>
n<> u<190> t<Module_item> p<478> c<189> s<209> l<9>
n<> u<191> t<NInpGate_Xor> p<206> s<205> l<10>
n<y6> u<192> t<StringConst> p<193> l<10>
n<> u<193> t<Ps_or_hierarchical_identifier> p<196> c<192> s<195> l<10>
n<> u<194> t<Constant_bit_select> p<195> l<10>
n<> u<195> t<Constant_select> p<196> c<194> l<10>
n<> u<196> t<Net_lvalue> p<205> c<193> s<200> l<10>
n<a> u<197> t<StringConst> p<198> l<10>
n<> u<198> t<Primary_literal> p<199> c<197> l<10>
n<> u<199> t<Primary> p<200> c<198> l<10>
n<> u<200> t<Expression> p<205> c<199> s<204> l<10>
n<b> u<201> t<StringConst> p<202> l<10>
n<> u<202> t<Primary_literal> p<203> c<201> l<10>
n<> u<203> t<Primary> p<204> c<202> l<10>
n<> u<204> t<Expression> p<205> c<203> l<10>
n<> u<205> t<N_input_gate_instance> p<206> c<196> l<10>
n<> u<206> t<Gate_instantiation> p<207> c<191> l<10>
n<> u<207> t<Module_or_generate_item> p<208> c<206> l<10>
n<> u<208> t<Non_port_module_item> p<209> c<207> l<10>
n<> u<209> t<Module_item> p<478> c<208> s<228> l<10>
n<> u<210> t<NInpGate_Xnor> p<225> s<224> l<11>
n<y7> u<211> t<StringConst> p<212> l<11>
n<> u<212> t<Ps_or_hierarchical_identifier> p<215> c<211> s<214> l<11>
n<> u<213> t<Constant_bit_select> p<214> l<11>
n<> u<214> t<Constant_select> p<215> c<213> l<11>
n<> u<215> t<Net_lvalue> p<224> c<212> s<219> l<11>
n<a> u<216> t<StringConst> p<217> l<11>
n<> u<217> t<Primary_literal> p<218> c<216> l<11>
n<> u<218> t<Primary> p<219> c<217> l<11>
n<> u<219> t<Expression> p<224> c<218> s<223> l<11>
n<b> u<220> t<StringConst> p<221> l<11>
n<> u<221> t<Primary_literal> p<222> c<220> l<11>
n<> u<222> t<Primary> p<223> c<221> l<11>
n<> u<223> t<Expression> p<224> c<222> l<11>
n<> u<224> t<N_input_gate_instance> p<225> c<215> l<11>
n<> u<225> t<Gate_instantiation> p<226> c<210> l<11>
n<> u<226> t<Module_or_generate_item> p<227> c<225> l<11>
n<> u<227> t<Non_port_module_item> p<228> c<226> l<11>
n<> u<228> t<Module_item> p<478> c<227> s<255> l<11>
n<> u<229> t<NInpGate_And> p<252> s<235> l<13>
n<1> u<230> t<IntConst> p<231> l<13>
n<> u<231> t<Primary_literal> p<232> c<230> l<13>
n<> u<232> t<Primary> p<233> c<231> l<13>
n<> u<233> t<Expression> p<234> c<232> l<13>
n<> u<234> t<Mintypmax_expression> p<235> c<233> l<13>
n<> u<235> t<Delay2> p<252> c<234> s<251> l<13>
n<a1> u<236> t<StringConst> p<237> l<13>
n<> u<237> t<Name_of_instance> p<251> c<236> s<242> l<13>
n<y8> u<238> t<StringConst> p<239> l<13>
n<> u<239> t<Ps_or_hierarchical_identifier> p<242> c<238> s<241> l<13>
n<> u<240> t<Constant_bit_select> p<241> l<13>
n<> u<241> t<Constant_select> p<242> c<240> l<13>
n<> u<242> t<Net_lvalue> p<251> c<239> s<246> l<13>
n<a> u<243> t<StringConst> p<244> l<13>
n<> u<244> t<Primary_literal> p<245> c<243> l<13>
n<> u<245> t<Primary> p<246> c<244> l<13>
n<> u<246> t<Expression> p<251> c<245> s<250> l<13>
n<b> u<247> t<StringConst> p<248> l<13>
n<> u<248> t<Primary_literal> p<249> c<247> l<13>
n<> u<249> t<Primary> p<250> c<248> l<13>
n<> u<250> t<Expression> p<251> c<249> l<13>
n<> u<251> t<N_input_gate_instance> p<252> c<237> l<13>
n<> u<252> t<Gate_instantiation> p<253> c<229> l<13>
n<> u<253> t<Module_or_generate_item> p<254> c<252> l<13>
n<> u<254> t<Non_port_module_item> p<255> c<253> l<13>
n<> u<255> t<Module_item> p<478> c<254> s<297> l<13>
n<> u<256> t<NInpGate_Or> p<294> s<267> l<14>
n<1> u<257> t<IntConst> p<258> l<14>
n<> u<258> t<Primary_literal> p<259> c<257> l<14>
n<> u<259> t<Primary> p<260> c<258> l<14>
n<> u<260> t<Expression> p<261> c<259> l<14>
n<> u<261> t<Mintypmax_expression> p<267> c<260> s<266> l<14>
n<2> u<262> t<IntConst> p<263> l<14>
n<> u<263> t<Primary_literal> p<264> c<262> l<14>
n<> u<264> t<Primary> p<265> c<263> l<14>
n<> u<265> t<Expression> p<266> c<264> l<14>
n<> u<266> t<Mintypmax_expression> p<267> c<265> l<14>
n<> u<267> t<Delay2> p<294> c<261> s<293> l<14>
n<a2> u<268> t<StringConst> p<269> l<14>
n<> u<269> t<Name_of_instance> p<293> c<268> s<274> l<14>
n<y9> u<270> t<StringConst> p<271> l<14>
n<> u<271> t<Ps_or_hierarchical_identifier> p<274> c<270> s<273> l<14>
n<> u<272> t<Constant_bit_select> p<273> l<14>
n<> u<273> t<Constant_select> p<274> c<272> l<14>
n<> u<274> t<Net_lvalue> p<293> c<271> s<278> l<14>
n<a> u<275> t<StringConst> p<276> l<14>
n<> u<276> t<Primary_literal> p<277> c<275> l<14>
n<> u<277> t<Primary> p<278> c<276> l<14>
n<> u<278> t<Expression> p<293> c<277> s<282> l<14>
n<b> u<279> t<StringConst> p<280> l<14>
n<> u<280> t<Primary_literal> p<281> c<279> l<14>
n<> u<281> t<Primary> p<282> c<280> l<14>
n<> u<282> t<Expression> p<293> c<281> s<292> l<14>
n<a> u<283> t<StringConst> p<284> l<14>
n<> u<284> t<Primary_literal> p<285> c<283> l<14>
n<> u<285> t<Primary> p<286> c<284> l<14>
n<> u<286> t<Expression> p<292> c<285> s<291> l<14>
n<b> u<287> t<StringConst> p<288> l<14>
n<> u<288> t<Primary_literal> p<289> c<287> l<14>
n<> u<289> t<Primary> p<290> c<288> l<14>
n<> u<290> t<Expression> p<292> c<289> l<14>
n<> u<291> t<BinOp_BitwOr> p<292> s<290> l<14>
n<> u<292> t<Expression> p<293> c<286> l<14>
n<> u<293> t<N_input_gate_instance> p<294> c<269> l<14>
n<> u<294> t<Gate_instantiation> p<295> c<256> l<14>
n<> u<295> t<Module_or_generate_item> p<296> c<294> l<14>
n<> u<296> t<Non_port_module_item> p<297> c<295> l<14>
n<> u<297> t<Module_item> p<478> c<296> s<345> l<14>
n<> u<298> t<NInpGate_Nand> p<342> s<325> l<15>
n<2> u<299> t<IntConst> p<300> l<15>
n<> u<300> t<Primary_literal> p<301> c<299> l<15>
n<> u<301> t<Primary> p<302> c<300> l<15>
n<> u<302> t<Expression> p<311> c<301> s<306> l<15>
n<3> u<303> t<IntConst> p<304> l<15>
n<> u<304> t<Primary_literal> p<305> c<303> l<15>
n<> u<305> t<Primary> p<306> c<304> l<15>
n<> u<306> t<Expression> p<311> c<305> s<310> l<15>
n<4> u<307> t<IntConst> p<308> l<15>
n<> u<308> t<Primary_literal> p<309> c<307> l<15>
n<> u<309> t<Primary> p<310> c<308> l<15>
n<> u<310> t<Expression> p<311> c<309> l<15>
n<> u<311> t<Mintypmax_expression> p<325> c<302> s<324> l<15>
n<3> u<312> t<IntConst> p<313> l<15>
n<> u<313> t<Primary_literal> p<314> c<312> l<15>
n<> u<314> t<Primary> p<315> c<313> l<15>
n<> u<315> t<Expression> p<324> c<314> s<319> l<15>
n<4> u<316> t<IntConst> p<317> l<15>
n<> u<317> t<Primary_literal> p<318> c<316> l<15>
n<> u<318> t<Primary> p<319> c<317> l<15>
n<> u<319> t<Expression> p<324> c<318> s<323> l<15>
n<5> u<320> t<IntConst> p<321> l<15>
n<> u<321> t<Primary_literal> p<322> c<320> l<15>
n<> u<322> t<Primary> p<323> c<321> l<15>
n<> u<323> t<Expression> p<324> c<322> l<15>
n<> u<324> t<Mintypmax_expression> p<325> c<315> l<15>
n<> u<325> t<Delay2> p<342> c<311> s<341> l<15>
n<a3> u<326> t<StringConst> p<327> l<15>
n<> u<327> t<Name_of_instance> p<341> c<326> s<332> l<15>
n<nn> u<328> t<StringConst> p<329> l<15>
n<> u<329> t<Ps_or_hierarchical_identifier> p<332> c<328> s<331> l<15>
n<> u<330> t<Constant_bit_select> p<331> l<15>
n<> u<331> t<Constant_select> p<332> c<330> l<15>
n<> u<332> t<Net_lvalue> p<341> c<329> s<336> l<15>
n<a> u<333> t<StringConst> p<334> l<15>
n<> u<334> t<Primary_literal> p<335> c<333> l<15>
n<> u<335> t<Primary> p<336> c<334> l<15>
n<> u<336> t<Expression> p<341> c<335> s<340> l<15>
n<b> u<337> t<StringConst> p<338> l<15>
n<> u<338> t<Primary_literal> p<339> c<337> l<15>
n<> u<339> t<Primary> p<340> c<338> l<15>
n<> u<340> t<Expression> p<341> c<339> l<15>
n<> u<341> t<N_input_gate_instance> p<342> c<327> l<15>
n<> u<342> t<Gate_instantiation> p<343> c<298> l<15>
n<> u<343> t<Module_or_generate_item> p<344> c<342> l<15>
n<> u<344> t<Non_port_module_item> p<345> c<343> l<15>
n<> u<345> t<Module_item> p<478> c<344> s<382> l<15>
n<> u<346> t<EnableGateType_Bufif0> p<379> s<362> l<16>
n<5> u<347> t<IntConst> p<348> l<16>
n<> u<348> t<Primary_literal> p<349> c<347> l<16>
n<> u<349> t<Primary> p<350> c<348> l<16>
n<> u<350> t<Expression> p<351> c<349> l<16>
n<> u<351> t<Mintypmax_expression> p<362> c<350> s<356> l<16>
n<6> u<352> t<IntConst> p<353> l<16>
n<> u<353> t<Primary_literal> p<354> c<352> l<16>
n<> u<354> t<Primary> p<355> c<353> l<16>
n<> u<355> t<Expression> p<356> c<354> l<16>
n<> u<356> t<Mintypmax_expression> p<362> c<355> s<361> l<16>
n<7> u<357> t<IntConst> p<358> l<16>
n<> u<358> t<Primary_literal> p<359> c<357> l<16>
n<> u<359> t<Primary> p<360> c<358> l<16>
n<> u<360> t<Expression> p<361> c<359> l<16>
n<> u<361> t<Mintypmax_expression> p<362> c<360> l<16>
n<> u<362> t<Delay3> p<379> c<351> s<378> l<16>
n<a4> u<363> t<StringConst> p<364> l<16>
n<> u<364> t<Name_of_instance> p<378> c<363> s<369> l<16>
n<out2> u<365> t<StringConst> p<366> l<16>
n<> u<366> t<Ps_or_hierarchical_identifier> p<369> c<365> s<368> l<16>
n<> u<367> t<Constant_bit_select> p<368> l<16>
n<> u<368> t<Constant_select> p<369> c<367> l<16>
n<> u<369> t<Net_lvalue> p<378> c<366> s<373> l<16>
n<a> u<370> t<StringConst> p<371> l<16>
n<> u<371> t<Primary_literal> p<372> c<370> l<16>
n<> u<372> t<Primary> p<373> c<371> l<16>
n<> u<373> t<Expression> p<378> c<372> s<377> l<16>
n<b> u<374> t<StringConst> p<375> l<16>
n<> u<375> t<Primary_literal> p<376> c<374> l<16>
n<> u<376> t<Primary> p<377> c<375> l<16>
n<> u<377> t<Expression> p<378> c<376> l<16>
n<> u<378> t<Enable_gate_instance> p<379> c<364> l<16>
n<> u<379> t<Gate_instantiation> p<380> c<346> l<16>
n<> u<380> t<Module_or_generate_item> p<381> c<379> l<16>
n<> u<381> t<Non_port_module_item> p<382> c<380> l<16>
n<> u<382> t<Module_item> p<478> c<381> s<443> l<16>
n<> u<383> t<EnableGateType_Bufif0> p<440> s<423> l<17>
n<5> u<384> t<IntConst> p<385> l<17>
n<> u<385> t<Primary_literal> p<386> c<384> l<17>
n<> u<386> t<Primary> p<387> c<385> l<17>
n<> u<387> t<Expression> p<396> c<386> s<391> l<17>
n<6> u<388> t<IntConst> p<389> l<17>
n<> u<389> t<Primary_literal> p<390> c<388> l<17>
n<> u<390> t<Primary> p<391> c<389> l<17>
n<> u<391> t<Expression> p<396> c<390> s<395> l<17>
n<7> u<392> t<IntConst> p<393> l<17>
n<> u<393> t<Primary_literal> p<394> c<392> l<17>
n<> u<394> t<Primary> p<395> c<393> l<17>
n<> u<395> t<Expression> p<396> c<394> l<17>
n<> u<396> t<Mintypmax_expression> p<423> c<387> s<409> l<17>
n<6> u<397> t<IntConst> p<398> l<17>
n<> u<398> t<Primary_literal> p<399> c<397> l<17>
n<> u<399> t<Primary> p<400> c<398> l<17>
n<> u<400> t<Expression> p<409> c<399> s<404> l<17>
n<7> u<401> t<IntConst> p<402> l<17>
n<> u<402> t<Primary_literal> p<403> c<401> l<17>
n<> u<403> t<Primary> p<404> c<402> l<17>
n<> u<404> t<Expression> p<409> c<403> s<408> l<17>
n<8> u<405> t<IntConst> p<406> l<17>
n<> u<406> t<Primary_literal> p<407> c<405> l<17>
n<> u<407> t<Primary> p<408> c<406> l<17>
n<> u<408> t<Expression> p<409> c<407> l<17>
n<> u<409> t<Mintypmax_expression> p<423> c<400> s<422> l<17>
n<7> u<410> t<IntConst> p<411> l<17>
n<> u<411> t<Primary_literal> p<412> c<410> l<17>
n<> u<412> t<Primary> p<413> c<411> l<17>
n<> u<413> t<Expression> p<422> c<412> s<417> l<17>
n<8> u<414> t<IntConst> p<415> l<17>
n<> u<415> t<Primary_literal> p<416> c<414> l<17>
n<> u<416> t<Primary> p<417> c<415> l<17>
n<> u<417> t<Expression> p<422> c<416> s<421> l<17>
n<9> u<418> t<IntConst> p<419> l<17>
n<> u<419> t<Primary_literal> p<420> c<418> l<17>
n<> u<420> t<Primary> p<421> c<419> l<17>
n<> u<421> t<Expression> p<422> c<420> l<17>
n<> u<422> t<Mintypmax_expression> p<423> c<413> l<17>
n<> u<423> t<Delay3> p<440> c<396> s<439> l<17>
n<a5> u<424> t<StringConst> p<425> l<17>
n<> u<425> t<Name_of_instance> p<439> c<424> s<430> l<17>
n<out3> u<426> t<StringConst> p<427> l<17>
n<> u<427> t<Ps_or_hierarchical_identifier> p<430> c<426> s<429> l<17>
n<> u<428> t<Constant_bit_select> p<429> l<17>
n<> u<429> t<Constant_select> p<430> c<428> l<17>
n<> u<430> t<Net_lvalue> p<439> c<427> s<434> l<17>
n<a> u<431> t<StringConst> p<432> l<17>
n<> u<432> t<Primary_literal> p<433> c<431> l<17>
n<> u<433> t<Primary> p<434> c<432> l<17>
n<> u<434> t<Expression> p<439> c<433> s<438> l<17>
n<b> u<435> t<StringConst> p<436> l<17>
n<> u<436> t<Primary_literal> p<437> c<435> l<17>
n<> u<437> t<Primary> p<438> c<436> l<17>
n<> u<438> t<Expression> p<439> c<437> l<17>
n<> u<439> t<Enable_gate_instance> p<440> c<425> l<17>
n<> u<440> t<Gate_instantiation> p<441> c<383> l<17>
n<> u<441> t<Module_or_generate_item> p<442> c<440> l<17>
n<> u<442> t<Non_port_module_item> p<443> c<441> l<17>
n<> u<443> t<Module_item> p<478> c<442> s<464> l<17>
n<> u<444> t<MosSwitchType_PMos> p<461> s<460> l<18>
n<a6> u<445> t<StringConst> p<446> l<18>
n<> u<446> t<Name_of_instance> p<460> c<445> s<451> l<18>
n<p1> u<447> t<StringConst> p<448> l<18>
n<> u<448> t<Ps_or_hierarchical_identifier> p<451> c<447> s<450> l<18>
n<> u<449> t<Constant_bit_select> p<450> l<18>
n<> u<450> t<Constant_select> p<451> c<449> l<18>
n<> u<451> t<Net_lvalue> p<460> c<448> s<455> l<18>
n<p2> u<452> t<StringConst> p<453> l<18>
n<> u<453> t<Primary_literal> p<454> c<452> l<18>
n<> u<454> t<Primary> p<455> c<453> l<18>
n<> u<455> t<Expression> p<460> c<454> s<459> l<18>
n<p3> u<456> t<StringConst> p<457> l<18>
n<> u<457> t<Primary_literal> p<458> c<456> l<18>
n<> u<458> t<Primary> p<459> c<457> l<18>
n<> u<459> t<Expression> p<460> c<458> l<18>
n<> u<460> t<Mos_switch_instance> p<461> c<446> l<18>
n<> u<461> t<Gate_instantiation> p<462> c<444> l<18>
n<> u<462> t<Module_or_generate_item> p<463> c<461> l<18>
n<> u<463> t<Non_port_module_item> p<464> c<462> l<18>
n<> u<464> t<Module_item> p<478> c<463> s<477> l<18>
n<a7> u<465> t<StringConst> p<466> l<19>
n<> u<466> t<Name_of_instance> p<472> c<465> s<471> l<19>
n<p1> u<467> t<StringConst> p<468> l<19>
n<> u<468> t<Ps_or_hierarchical_identifier> p<471> c<467> s<470> l<19>
n<> u<469> t<Constant_bit_select> p<470> l<19>
n<> u<470> t<Constant_select> p<471> c<469> l<19>
n<> u<471> t<Net_lvalue> p<472> c<468> l<19>
n<> u<472> t<Pull_gate_instance> p<474> c<466> l<19>
n<> u<473> t<Pullup> p<474> s<472> l<19>
n<> u<474> t<Gate_instantiation> p<475> c<473> l<19>
n<> u<475> t<Module_or_generate_item> p<476> c<474> l<19>
n<> u<476> t<Non_port_module_item> p<477> c<475> l<19>
n<> u<477> t<Module_item> p<478> c<476> l<19>
n<> u<478> t<Module_declaration> p<479> c<76> l<1>
n<> u<479> t<Description> p<480> c<478> l<1>
n<> u<480> t<Source_text> p<481> c<479> l<1>
n<> u<481> t<Top_level_rule> l<1>
[WRN:PA0205] dut.sv:1: No timescale set for "LogicGates".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@LogicGates".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[NTE:CP0309] dut.sv:1: Implicit port type (wire) for "y1",
there are 8 more instances of this message.

[WRN:CP0310] dut.sv:1: Port "y10" definition missing its direction (input, output, inout).

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@LogicGates".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 15.

[NTE:EL0511] Nb leaf instances: 14.

UHDM HTML COVERAGE REPORT: ../../build/tests/GateLevel/slpp_all//surelog.uhdm.chk
====== UHDM =======
design: (work@LogicGates)
|vpiName:work@LogicGates
|uhdmallPackages:
\_package: builtin (builtin), parent:work@LogicGates
  |vpiDefName:builtin
  |vpiFullName:builtin
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , parent:work@LogicGates
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:6, parent:work@mailbox
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiReturn:
    \_class_var: (work@mailbox::new), parent:work@mailbox::new
      |vpiFullName:work@mailbox::new
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , parent:work@LogicGates
    |vpiIODecl:
    \_io_decl: (bound), parent:work@mailbox::new
      |vpiName:bound
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@mailbox::new::bound), line:6, parent:bound
        |vpiFullName:work@mailbox::new::bound
  |vpiMethod:
  \_function: (work@mailbox::num), line:9, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:9, parent:work@mailbox::num
      |vpiFullName:work@mailbox::num
  |vpiMethod:
  \_task: (work@mailbox::put), line:12, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::put
      |vpiName:message
      |vpiDirection:5
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:15, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_put
      |vpiName:message
      |vpiDirection:5
  |vpiMethod:
  \_task: (work@mailbox::get), line:18, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:21, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:21, parent:work@mailbox::try_get
      |vpiFullName:work@mailbox::try_get
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_task: (work@mailbox::peek), line:24, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::peek
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:27, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:27, parent:work@mailbox::try_peek
      |vpiFullName:work@mailbox::try_peek
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_peek
      |vpiName:message
      |vpiDirection:6
|uhdmallClasses:
\_class_defn: (work@process) ${SURELOG_DIR}/build/bin/sv/builtin.sv:33: , parent:work@LogicGates
  |vpiName:work@process
  |vpiMethod:
  \_function: (work@process::self), line:37, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiReturn:
    \_chandle_var: (work@process::self::process), line:37, parent:work@process::self
      |vpiName:process
      |vpiFullName:work@process::self::process
  |vpiMethod:
  \_function: (work@process::status), line:40, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiReturn:
    \_chandle_var: (work@process::status::state), line:40, parent:work@process::status
      |vpiName:state
      |vpiFullName:work@process::status::state
  |vpiMethod:
  \_task: (work@process::kill), line:43, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiStmt:
    \_begin: (work@process::kill), parent:work@process::kill
      |vpiFullName:work@process::kill
  |vpiMethod:
  \_task: (work@process::await), line:46, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiStmt:
    \_begin: (work@process::await), parent:work@process::await
      |vpiFullName:work@process::await
  |vpiMethod:
  \_task: (work@process::suspend), line:49, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiStmt:
    \_begin: (work@process::suspend), parent:work@process::suspend
      |vpiFullName:work@process::suspend
  |vpiMethod:
  \_task: (work@process::resume), line:52, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiStmt:
    \_begin: (work@process::resume), parent:work@process::resume
      |vpiFullName:work@process::resume
  |vpiTypedef:
  \_enum_typespec: (state), line:35, parent:work@process
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:35, parent:state
      |vpiName:FINISHED
      |INT:0
    |vpiEnumConst:
    \_enum_const: (KILLED), line:35, parent:state
      |vpiName:KILLED
      |INT:4
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:35, parent:state
      |vpiName:RUNNING
      |INT:1
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:35, parent:state
      |vpiName:SUSPENDED
      |INT:3
    |vpiEnumConst:
    \_enum_const: (WAITING), line:35, parent:state
      |vpiName:WAITING
      |INT:2
|uhdmallClasses:
\_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , parent:work@LogicGates
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:60, parent:work@semaphore
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiReturn:
    \_class_var: (work@semaphore::new), parent:work@semaphore::new
      |vpiFullName:work@semaphore::new
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , parent:work@LogicGates
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::new
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::new::keyCount), line:60, parent:keyCount
        |vpiFullName:work@semaphore::new::keyCount
  |vpiMethod:
  \_task: (work@semaphore::put), line:63, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::put
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::put::keyCount), line:63, parent:keyCount
        |vpiFullName:work@semaphore::put::keyCount
  |vpiMethod:
  \_task: (work@semaphore::get), line:66, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::get
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::get::keyCount), line:66, parent:keyCount
        |vpiFullName:work@semaphore::get::keyCount
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:69, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:69, parent:work@semaphore::try_get
      |vpiFullName:work@semaphore::try_get
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::try_get
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::try_get::keyCount), line:69, parent:keyCount
        |vpiFullName:work@semaphore::try_get::keyCount
|uhdmallModules:
\_module: work@LogicGates (work@LogicGates) dut.sv:1: , parent:work@LogicGates
  |vpiDefName:work@LogicGates
  |vpiFullName:work@LogicGates
  |vpiPort:
  \_port: (a), line:1, parent:work@LogicGates
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.a), line:1, parent:work@LogicGates
        |vpiName:a
        |vpiFullName:work@LogicGates.a
  |vpiPort:
  \_port: (b), line:1, parent:work@LogicGates
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.b), line:1, parent:work@LogicGates
        |vpiName:b
        |vpiFullName:work@LogicGates.b
  |vpiPort:
  \_port: (y1), line:1, parent:work@LogicGates
    |vpiName:y1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y1), line:1, parent:work@LogicGates
        |vpiName:y1
        |vpiFullName:work@LogicGates.y1
  |vpiPort:
  \_port: (y2), line:1, parent:work@LogicGates
    |vpiName:y2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y2), line:1, parent:work@LogicGates
        |vpiName:y2
        |vpiFullName:work@LogicGates.y2
  |vpiPort:
  \_port: (y3), line:1, parent:work@LogicGates
    |vpiName:y3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y3), line:1, parent:work@LogicGates
        |vpiName:y3
        |vpiFullName:work@LogicGates.y3
  |vpiPort:
  \_port: (y4), line:1, parent:work@LogicGates
    |vpiName:y4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y4), line:1, parent:work@LogicGates
        |vpiName:y4
        |vpiFullName:work@LogicGates.y4
  |vpiPort:
  \_port: (y5), line:1, parent:work@LogicGates
    |vpiName:y5
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y5), line:1, parent:work@LogicGates
        |vpiName:y5
        |vpiFullName:work@LogicGates.y5
  |vpiPort:
  \_port: (y6), line:1, parent:work@LogicGates
    |vpiName:y6
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y6), line:1, parent:work@LogicGates
        |vpiName:y6
        |vpiFullName:work@LogicGates.y6
  |vpiPort:
  \_port: (y7), line:1, parent:work@LogicGates
    |vpiName:y7
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y7), line:1, parent:work@LogicGates
        |vpiName:y7
        |vpiFullName:work@LogicGates.y7
  |vpiPort:
  \_port: (y8), line:1, parent:work@LogicGates
    |vpiName:y8
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y8), line:1, parent:work@LogicGates
        |vpiName:y8
        |vpiFullName:work@LogicGates.y8
  |vpiPort:
  \_port: (y9), line:1, parent:work@LogicGates
    |vpiName:y9
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y9), line:1, parent:work@LogicGates
        |vpiName:y9
        |vpiFullName:work@LogicGates.y9
  |vpiPort:
  \_port: (y10), line:1, parent:work@LogicGates
    |vpiName:y10
    |vpiDirection:5
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y10), line:1, parent:work@LogicGates
        |vpiName:y10
        |vpiFullName:work@LogicGates.y10
  |vpiNet:
  \_logic_net: (work@LogicGates.a), line:1, parent:work@LogicGates
  |vpiNet:
  \_logic_net: (work@LogicGates.b), line:1, parent:work@LogicGates
  |vpiNet:
  \_logic_net: (work@LogicGates.y1), line:1, parent:work@LogicGates
  |vpiNet:
  \_logic_net: (work@LogicGates.y2), line:1, parent:work@LogicGates
  |vpiNet:
  \_logic_net: (work@LogicGates.y3), line:1, parent:work@LogicGates
  |vpiNet:
  \_logic_net: (work@LogicGates.y4), line:1, parent:work@LogicGates
  |vpiNet:
  \_logic_net: (work@LogicGates.y5), line:1, parent:work@LogicGates
  |vpiNet:
  \_logic_net: (work@LogicGates.y6), line:1, parent:work@LogicGates
  |vpiNet:
  \_logic_net: (work@LogicGates.y7), line:1, parent:work@LogicGates
  |vpiNet:
  \_logic_net: (work@LogicGates.y8), line:1, parent:work@LogicGates
  |vpiNet:
  \_logic_net: (work@LogicGates.y9), line:1, parent:work@LogicGates
  |vpiNet:
  \_logic_net: (work@LogicGates.y10), line:1, parent:work@LogicGates
|uhdmtopModules:
\_module: work@LogicGates (work@LogicGates) dut.sv:1: 
  |vpiDefName:work@LogicGates
  |vpiName:work@LogicGates
  |vpiPrimitive:
  \_gate: work@and (work@LogicGates.), line:5, parent:work@LogicGates
    |vpiDefName:work@and
    |vpiFullName:work@LogicGates.
    |vpiPrimType:1
    |vpiPrimTerm:
    \_prim_term: , line:5, parent:work@LogicGates.
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (y1), line:5
        |vpiName:y1
        |vpiActual:
        \_logic_net: (work@LogicGates.y1), line:1, parent:work@LogicGates
          |vpiName:y1
          |vpiFullName:work@LogicGates.y1
    |vpiPrimTerm:
    \_prim_term: , line:5, parent:work@LogicGates.
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (a), line:5
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1, parent:work@LogicGates
          |vpiName:a
          |vpiFullName:work@LogicGates.a
    |vpiPrimTerm:
    \_prim_term: , line:5, parent:work@LogicGates.
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (b), line:5
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@LogicGates.b), line:1, parent:work@LogicGates
          |vpiName:b
          |vpiFullName:work@LogicGates.b
  |vpiPrimitive:
  \_gate: work@or (work@LogicGates.), line:6, parent:work@LogicGates
    |vpiDefName:work@or
    |vpiFullName:work@LogicGates.
    |vpiPrimType:4
    |vpiPrimTerm:
    \_prim_term: , line:6, parent:work@LogicGates.
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (y2), line:6
        |vpiName:y2
        |vpiActual:
        \_logic_net: (work@LogicGates.y2), line:1, parent:work@LogicGates
          |vpiName:y2
          |vpiFullName:work@LogicGates.y2
    |vpiPrimTerm:
    \_prim_term: , line:6, parent:work@LogicGates.
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (a), line:6
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1, parent:work@LogicGates
    |vpiPrimTerm:
    \_prim_term: , line:6, parent:work@LogicGates.
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (b), line:6
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@LogicGates.b), line:1, parent:work@LogicGates
  |vpiPrimitive:
  \_gate: work@not (work@LogicGates.), line:7, parent:work@LogicGates
    |vpiDefName:work@not
    |vpiFullName:work@LogicGates.
    |vpiPrimType:8
    |vpiPrimTerm:
    \_prim_term: , line:7, parent:work@LogicGates.
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (y3), line:7
        |vpiName:y3
        |vpiActual:
        \_logic_net: (work@LogicGates.y3), line:1, parent:work@LogicGates
          |vpiName:y3
          |vpiFullName:work@LogicGates.y3
    |vpiPrimTerm:
    \_prim_term: , line:7, parent:work@LogicGates.
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (a), line:7
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1, parent:work@LogicGates
  |vpiPrimitive:
  \_gate: work@nand (work@LogicGates.), line:8, parent:work@LogicGates
    |vpiDefName:work@nand
    |vpiFullName:work@LogicGates.
    |vpiPrimType:2
    |vpiPrimTerm:
    \_prim_term: , line:8, parent:work@LogicGates.
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (y4), line:8
        |vpiName:y4
        |vpiActual:
        \_logic_net: (work@LogicGates.y4), line:1, parent:work@LogicGates
          |vpiName:y4
          |vpiFullName:work@LogicGates.y4
    |vpiPrimTerm:
    \_prim_term: , line:8, parent:work@LogicGates.
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (a), line:8
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1, parent:work@LogicGates
    |vpiPrimTerm:
    \_prim_term: , line:8, parent:work@LogicGates.
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (b), line:8
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@LogicGates.b), line:1, parent:work@LogicGates
  |vpiPrimitive:
  \_gate: work@nor (work@LogicGates.), line:9, parent:work@LogicGates
    |vpiDefName:work@nor
    |vpiFullName:work@LogicGates.
    |vpiPrimType:3
    |vpiPrimTerm:
    \_prim_term: , line:9, parent:work@LogicGates.
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (y5), line:9
        |vpiName:y5
        |vpiActual:
        \_logic_net: (work@LogicGates.y5), line:1, parent:work@LogicGates
          |vpiName:y5
          |vpiFullName:work@LogicGates.y5
    |vpiPrimTerm:
    \_prim_term: , line:9, parent:work@LogicGates.
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (a), line:9
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1, parent:work@LogicGates
    |vpiPrimTerm:
    \_prim_term: , line:9, parent:work@LogicGates.
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (b), line:9
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@LogicGates.b), line:1, parent:work@LogicGates
  |vpiPrimitive:
  \_gate: work@xor (work@LogicGates.), line:10, parent:work@LogicGates
    |vpiDefName:work@xor
    |vpiFullName:work@LogicGates.
    |vpiPrimType:5
    |vpiPrimTerm:
    \_prim_term: , line:10, parent:work@LogicGates.
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (y6), line:10
        |vpiName:y6
        |vpiActual:
        \_logic_net: (work@LogicGates.y6), line:1, parent:work@LogicGates
          |vpiName:y6
          |vpiFullName:work@LogicGates.y6
    |vpiPrimTerm:
    \_prim_term: , line:10, parent:work@LogicGates.
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (a), line:10
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1, parent:work@LogicGates
    |vpiPrimTerm:
    \_prim_term: , line:10, parent:work@LogicGates.
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (b), line:10
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@LogicGates.b), line:1, parent:work@LogicGates
  |vpiPrimitive:
  \_gate: work@xnor (work@LogicGates.), line:11, parent:work@LogicGates
    |vpiDefName:work@xnor
    |vpiFullName:work@LogicGates.
    |vpiPrimType:6
    |vpiPrimTerm:
    \_prim_term: , line:11, parent:work@LogicGates.
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (y7), line:11
        |vpiName:y7
        |vpiActual:
        \_logic_net: (work@LogicGates.y7), line:1, parent:work@LogicGates
          |vpiName:y7
          |vpiFullName:work@LogicGates.y7
    |vpiPrimTerm:
    \_prim_term: , line:11, parent:work@LogicGates.
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (a), line:11
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1, parent:work@LogicGates
    |vpiPrimTerm:
    \_prim_term: , line:11, parent:work@LogicGates.
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (b), line:11
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@LogicGates.b), line:1, parent:work@LogicGates
  |vpiPrimitive:
  \_gate: work@and (work@LogicGates.a1), line:13, parent:work@LogicGates
    |vpiDefName:work@and
    |vpiName:a1
    |vpiFullName:work@LogicGates.a1
    |vpiPrimType:1
    |vpiDelay:
    \_constant: , line:13
      |vpiConstType:7
      |vpiDecompile:1
      |vpiSize:32
      |INT:1
    |vpiPrimTerm:
    \_prim_term: , line:13, parent:work@LogicGates.a1
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (y8), line:13
        |vpiName:y8
        |vpiActual:
        \_logic_net: (work@LogicGates.y8), line:1, parent:work@LogicGates
          |vpiName:y8
          |vpiFullName:work@LogicGates.y8
    |vpiPrimTerm:
    \_prim_term: , line:13, parent:work@LogicGates.a1
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (a), line:13
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1, parent:work@LogicGates
    |vpiPrimTerm:
    \_prim_term: , line:13, parent:work@LogicGates.a1
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (b), line:13
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@LogicGates.b), line:1, parent:work@LogicGates
  |vpiPrimitive:
  \_gate: work@or (work@LogicGates.a2), line:14, parent:work@LogicGates
    |vpiDefName:work@or
    |vpiName:a2
    |vpiFullName:work@LogicGates.a2
    |vpiPrimType:4
    |vpiDelay:
    \_operation: 
      |vpiOpType:37
      |vpiOperand:
      \_operation: 
        |vpiOpType:38
        |vpiOperand:
        \_constant: , line:14
          |vpiConstType:7
          |vpiDecompile:1
          |vpiSize:32
          |INT:1
      |vpiOperand:
      \_operation: 
        |vpiOpType:38
        |vpiOperand:
        \_constant: , line:14
          |vpiConstType:7
          |vpiDecompile:2
          |vpiSize:32
          |INT:2
    |vpiPrimTerm:
    \_prim_term: , line:14, parent:work@LogicGates.a2
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (y9), line:14
        |vpiName:y9
        |vpiActual:
        \_logic_net: (work@LogicGates.y9), line:1, parent:work@LogicGates
          |vpiName:y9
          |vpiFullName:work@LogicGates.y9
    |vpiPrimTerm:
    \_prim_term: , line:14, parent:work@LogicGates.a2
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (a), line:14
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1, parent:work@LogicGates
    |vpiPrimTerm:
    \_prim_term: , line:14, parent:work@LogicGates.a2
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (b), line:14
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@LogicGates.b), line:1, parent:work@LogicGates
    |vpiPrimTerm:
    \_prim_term: , line:14, parent:work@LogicGates.a2
      |vpiDirection:1
      |vpiTermIndex:3
      |vpiExpr:
      \_operation: , line:14
        |vpiOpType:29
        |vpiOperand:
        \_ref_obj: (a), line:14
          |vpiName:a
        |vpiOperand:
        \_ref_obj: (b), line:14
          |vpiName:b
  |vpiPrimitive:
  \_gate: work@nand (work@LogicGates.a3), line:15, parent:work@LogicGates
    |vpiDefName:work@nand
    |vpiName:a3
    |vpiFullName:work@LogicGates.a3
    |vpiPrimType:2
    |vpiDelay:
    \_operation: 
      |vpiOpType:37
      |vpiOperand:
      \_operation: 
        |vpiOpType:38
        |vpiOperand:
        \_constant: , line:15
          |vpiConstType:7
          |vpiDecompile:2
          |vpiSize:32
          |INT:2
        |vpiOperand:
        \_constant: , line:15
          |vpiConstType:7
          |vpiDecompile:3
          |vpiSize:32
          |INT:3
        |vpiOperand:
        \_constant: , line:15
          |vpiConstType:7
          |vpiDecompile:4
          |vpiSize:32
          |INT:4
      |vpiOperand:
      \_operation: 
        |vpiOpType:38
        |vpiOperand:
        \_constant: , line:15
          |vpiConstType:7
          |vpiDecompile:3
          |vpiSize:32
          |INT:3
        |vpiOperand:
        \_constant: , line:15
          |vpiConstType:7
          |vpiDecompile:4
          |vpiSize:32
          |INT:4
        |vpiOperand:
        \_constant: , line:15
          |vpiConstType:7
          |vpiDecompile:5
          |vpiSize:32
          |INT:5
    |vpiPrimTerm:
    \_prim_term: , line:15, parent:work@LogicGates.a3
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (nn), line:15
        |vpiName:nn
    |vpiPrimTerm:
    \_prim_term: , line:15, parent:work@LogicGates.a3
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (a), line:15
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1, parent:work@LogicGates
    |vpiPrimTerm:
    \_prim_term: , line:15, parent:work@LogicGates.a3
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (b), line:15
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@LogicGates.b), line:1, parent:work@LogicGates
  |vpiPrimitive:
  \_gate: work@bufif0 (work@LogicGates.a4), line:16, parent:work@LogicGates
    |vpiDefName:work@bufif0
    |vpiName:a4
    |vpiFullName:work@LogicGates.a4
    |vpiPrimType:9
    |vpiDelay:
    \_operation: 
      |vpiOpType:37
      |vpiOperand:
      \_operation: 
        |vpiOpType:38
        |vpiOperand:
        \_constant: , line:16
          |vpiConstType:7
          |vpiDecompile:5
          |vpiSize:32
          |INT:5
      |vpiOperand:
      \_operation: 
        |vpiOpType:38
        |vpiOperand:
        \_constant: , line:16
          |vpiConstType:7
          |vpiDecompile:6
          |vpiSize:32
          |INT:6
      |vpiOperand:
      \_operation: 
        |vpiOpType:38
        |vpiOperand:
        \_constant: , line:16
          |vpiConstType:7
          |vpiDecompile:7
          |vpiSize:32
          |INT:7
    |vpiPrimTerm:
    \_prim_term: , line:16, parent:work@LogicGates.a4
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (out2), line:16
        |vpiName:out2
    |vpiPrimTerm:
    \_prim_term: , line:16, parent:work@LogicGates.a4
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (a), line:16
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1, parent:work@LogicGates
    |vpiPrimTerm:
    \_prim_term: , line:16, parent:work@LogicGates.a4
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (b), line:16
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@LogicGates.b), line:1, parent:work@LogicGates
  |vpiPrimitive:
  \_gate: work@bufif0 (work@LogicGates.a5), line:17, parent:work@LogicGates
    |vpiDefName:work@bufif0
    |vpiName:a5
    |vpiFullName:work@LogicGates.a5
    |vpiPrimType:9
    |vpiDelay:
    \_operation: 
      |vpiOpType:37
      |vpiOperand:
      \_operation: 
        |vpiOpType:38
        |vpiOperand:
        \_constant: , line:17
          |vpiConstType:7
          |vpiDecompile:5
          |vpiSize:32
          |INT:5
        |vpiOperand:
        \_constant: , line:17
          |vpiConstType:7
          |vpiDecompile:6
          |vpiSize:32
          |INT:6
        |vpiOperand:
        \_constant: , line:17
          |vpiConstType:7
          |vpiDecompile:7
          |vpiSize:32
          |INT:7
      |vpiOperand:
      \_operation: 
        |vpiOpType:38
        |vpiOperand:
        \_constant: , line:17
          |vpiConstType:7
          |vpiDecompile:6
          |vpiSize:32
          |INT:6
        |vpiOperand:
        \_constant: , line:17
          |vpiConstType:7
          |vpiDecompile:7
          |vpiSize:32
          |INT:7
        |vpiOperand:
        \_constant: , line:17
          |vpiConstType:7
          |vpiDecompile:8
          |vpiSize:32
          |INT:8
      |vpiOperand:
      \_operation: 
        |vpiOpType:38
        |vpiOperand:
        \_constant: , line:17
          |vpiConstType:7
          |vpiDecompile:7
          |vpiSize:32
          |INT:7
        |vpiOperand:
        \_constant: , line:17
          |vpiConstType:7
          |vpiDecompile:8
          |vpiSize:32
          |INT:8
        |vpiOperand:
        \_constant: , line:17
          |vpiConstType:7
          |vpiDecompile:9
          |vpiSize:32
          |INT:9
    |vpiPrimTerm:
    \_prim_term: , line:17, parent:work@LogicGates.a5
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (out3), line:17
        |vpiName:out3
    |vpiPrimTerm:
    \_prim_term: , line:17, parent:work@LogicGates.a5
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (a), line:17
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1, parent:work@LogicGates
    |vpiPrimTerm:
    \_prim_term: , line:17, parent:work@LogicGates.a5
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (b), line:17
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@LogicGates.b), line:1, parent:work@LogicGates
  |vpiPrimitive:
  \_switch_tran: work@pmos (work@LogicGates.a6), line:18, parent:work@LogicGates
    |vpiDefName:work@pmos
    |vpiName:a6
    |vpiFullName:work@LogicGates.a6
    |vpiPrimType:14
    |vpiPrimTerm:
    \_prim_term: , line:18, parent:work@LogicGates.a6
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (p1), line:18
        |vpiName:p1
    |vpiPrimTerm:
    \_prim_term: , line:18, parent:work@LogicGates.a6
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (p2), line:18
        |vpiName:p2
    |vpiPrimTerm:
    \_prim_term: , line:18, parent:work@LogicGates.a6
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (p3), line:18
        |vpiName:p3
  |vpiPrimitive:
  \_gate: work@pullup (work@LogicGates.a7), line:19, parent:work@LogicGates
    |vpiDefName:work@pullup
    |vpiName:a7
    |vpiFullName:work@LogicGates.a7
    |vpiPrimType:25
    |vpiPrimTerm:
    \_prim_term: , line:19, parent:work@LogicGates.a7
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (p1), line:19
        |vpiName:p1
  |vpiPort:
  \_port: (a), line:1, parent:work@LogicGates
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.a), line:1, parent:work@LogicGates
  |vpiPort:
  \_port: (b), line:1, parent:work@LogicGates
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.b), line:1, parent:work@LogicGates
  |vpiPort:
  \_port: (y1), line:1, parent:work@LogicGates
    |vpiName:y1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y1), line:1, parent:work@LogicGates
  |vpiPort:
  \_port: (y2), line:1, parent:work@LogicGates
    |vpiName:y2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y2), line:1, parent:work@LogicGates
  |vpiPort:
  \_port: (y3), line:1, parent:work@LogicGates
    |vpiName:y3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y3), line:1, parent:work@LogicGates
  |vpiPort:
  \_port: (y4), line:1, parent:work@LogicGates
    |vpiName:y4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y4), line:1, parent:work@LogicGates
  |vpiPort:
  \_port: (y5), line:1, parent:work@LogicGates
    |vpiName:y5
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y5), line:1, parent:work@LogicGates
  |vpiPort:
  \_port: (y6), line:1, parent:work@LogicGates
    |vpiName:y6
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y6), line:1, parent:work@LogicGates
  |vpiPort:
  \_port: (y7), line:1, parent:work@LogicGates
    |vpiName:y7
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y7), line:1, parent:work@LogicGates
  |vpiPort:
  \_port: (y8), line:1, parent:work@LogicGates
    |vpiName:y8
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y8), line:1, parent:work@LogicGates
  |vpiPort:
  \_port: (y9), line:1, parent:work@LogicGates
    |vpiName:y9
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y9), line:1, parent:work@LogicGates
  |vpiPort:
  \_port: (y10), line:1, parent:work@LogicGates
    |vpiName:y10
    |vpiDirection:5
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y10), line:1, parent:work@LogicGates
        |vpiName:y10
        |vpiFullName:work@LogicGates.y10
  |vpiNet:
  \_logic_net: (work@LogicGates.a), line:1, parent:work@LogicGates
  |vpiNet:
  \_logic_net: (work@LogicGates.b), line:1, parent:work@LogicGates
  |vpiNet:
  \_logic_net: (work@LogicGates.y1), line:1, parent:work@LogicGates
  |vpiNet:
  \_logic_net: (work@LogicGates.y2), line:1, parent:work@LogicGates
  |vpiNet:
  \_logic_net: (work@LogicGates.y3), line:1, parent:work@LogicGates
  |vpiNet:
  \_logic_net: (work@LogicGates.y4), line:1, parent:work@LogicGates
  |vpiNet:
  \_logic_net: (work@LogicGates.y5), line:1, parent:work@LogicGates
  |vpiNet:
  \_logic_net: (work@LogicGates.y6), line:1, parent:work@LogicGates
  |vpiNet:
  \_logic_net: (work@LogicGates.y7), line:1, parent:work@LogicGates
  |vpiNet:
  \_logic_net: (work@LogicGates.y8), line:1, parent:work@LogicGates
  |vpiNet:
  \_logic_net: (work@LogicGates.y9), line:1, parent:work@LogicGates
  |vpiNet:
  \_logic_net: (work@LogicGates.y10), line:1, parent:work@LogicGates
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6

