/// Auto-generated bit field definitions for SPI0
/// Device: ATSAMV71Q21
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::samv71::atsamv71q21::spi0 {

using namespace alloy::hal::bitfields;

// ============================================================================
// SPI0 Bit Field Definitions
// ============================================================================

/// CR - Control Register
namespace cr {
    /// SPI Enable
    /// Position: 0, Width: 1
    using SPIEN = BitField<0, 1>;
    constexpr uint32_t SPIEN_Pos = 0;
    constexpr uint32_t SPIEN_Msk = SPIEN::mask;

    /// SPI Disable
    /// Position: 1, Width: 1
    using SPIDIS = BitField<1, 1>;
    constexpr uint32_t SPIDIS_Pos = 1;
    constexpr uint32_t SPIDIS_Msk = SPIDIS::mask;

    /// SPI Software Reset
    /// Position: 7, Width: 1
    using SWRST = BitField<7, 1>;
    constexpr uint32_t SWRST_Pos = 7;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// Request to Clear the Comparison Trigger
    /// Position: 12, Width: 1
    using REQCLR = BitField<12, 1>;
    constexpr uint32_t REQCLR_Pos = 12;
    constexpr uint32_t REQCLR_Msk = REQCLR::mask;

    /// Transmit FIFO Clear
    /// Position: 16, Width: 1
    using TXFCLR = BitField<16, 1>;
    constexpr uint32_t TXFCLR_Pos = 16;
    constexpr uint32_t TXFCLR_Msk = TXFCLR::mask;

    /// Receive FIFO Clear
    /// Position: 17, Width: 1
    using RXFCLR = BitField<17, 1>;
    constexpr uint32_t RXFCLR_Pos = 17;
    constexpr uint32_t RXFCLR_Msk = RXFCLR::mask;

    /// Last Transfer
    /// Position: 24, Width: 1
    using LASTXFER = BitField<24, 1>;
    constexpr uint32_t LASTXFER_Pos = 24;
    constexpr uint32_t LASTXFER_Msk = LASTXFER::mask;

    /// FIFO Enable
    /// Position: 30, Width: 1
    using FIFOEN = BitField<30, 1>;
    constexpr uint32_t FIFOEN_Pos = 30;
    constexpr uint32_t FIFOEN_Msk = FIFOEN::mask;

    /// FIFO Disable
    /// Position: 31, Width: 1
    using FIFODIS = BitField<31, 1>;
    constexpr uint32_t FIFODIS_Pos = 31;
    constexpr uint32_t FIFODIS_Msk = FIFODIS::mask;

}  // namespace cr

/// MR - Mode Register
namespace mr {
    /// Master/Slave Mode
    /// Position: 0, Width: 1
    using MSTR = BitField<0, 1>;
    constexpr uint32_t MSTR_Pos = 0;
    constexpr uint32_t MSTR_Msk = MSTR::mask;

    /// Peripheral Select
    /// Position: 1, Width: 1
    using PS = BitField<1, 1>;
    constexpr uint32_t PS_Pos = 1;
    constexpr uint32_t PS_Msk = PS::mask;

    /// Chip Select Decode
    /// Position: 2, Width: 1
    using PCSDEC = BitField<2, 1>;
    constexpr uint32_t PCSDEC_Pos = 2;
    constexpr uint32_t PCSDEC_Msk = PCSDEC::mask;

    /// Mode Fault Detection
    /// Position: 4, Width: 1
    using MODFDIS = BitField<4, 1>;
    constexpr uint32_t MODFDIS_Pos = 4;
    constexpr uint32_t MODFDIS_Msk = MODFDIS::mask;

    /// Wait Data Read Before Transfer
    /// Position: 5, Width: 1
    using WDRBT = BitField<5, 1>;
    constexpr uint32_t WDRBT_Pos = 5;
    constexpr uint32_t WDRBT_Msk = WDRBT::mask;

    /// Local Loopback Enable
    /// Position: 7, Width: 1
    using LLB = BitField<7, 1>;
    constexpr uint32_t LLB_Pos = 7;
    constexpr uint32_t LLB_Msk = LLB::mask;

    /// Peripheral Chip Select
    /// Position: 16, Width: 4
    using PCS = BitField<16, 4>;
    constexpr uint32_t PCS_Pos = 16;
    constexpr uint32_t PCS_Msk = PCS::mask;

    /// Delay Between Chip Selects
    /// Position: 24, Width: 8
    using DLYBCS = BitField<24, 8>;
    constexpr uint32_t DLYBCS_Pos = 24;
    constexpr uint32_t DLYBCS_Msk = DLYBCS::mask;

}  // namespace mr

/// RDR - Receive Data Register
namespace rdr {
    /// Receive Data
    /// Position: 0, Width: 16
    using RD = BitField<0, 16>;
    constexpr uint32_t RD_Pos = 0;
    constexpr uint32_t RD_Msk = RD::mask;

    /// Peripheral Chip Select
    /// Position: 16, Width: 4
    using PCS = BitField<16, 4>;
    constexpr uint32_t PCS_Pos = 16;
    constexpr uint32_t PCS_Msk = PCS::mask;

}  // namespace rdr

/// TDR - Transmit Data Register
namespace tdr {
    /// Transmit Data
    /// Position: 0, Width: 16
    using TD = BitField<0, 16>;
    constexpr uint32_t TD_Pos = 0;
    constexpr uint32_t TD_Msk = TD::mask;

    /// Peripheral Chip Select
    /// Position: 16, Width: 4
    using PCS = BitField<16, 4>;
    constexpr uint32_t PCS_Pos = 16;
    constexpr uint32_t PCS_Msk = PCS::mask;

    /// Last Transfer
    /// Position: 24, Width: 1
    using LASTXFER = BitField<24, 1>;
    constexpr uint32_t LASTXFER_Pos = 24;
    constexpr uint32_t LASTXFER_Msk = LASTXFER::mask;

}  // namespace tdr

/// SR - Status Register
namespace sr {
    /// Receive Data Register Full (cleared by reading SPI_RDR)
    /// Position: 0, Width: 1
    using RDRF = BitField<0, 1>;
    constexpr uint32_t RDRF_Pos = 0;
    constexpr uint32_t RDRF_Msk = RDRF::mask;

    /// Transmit Data Register Empty (cleared by writing SPI_TDR)
    /// Position: 1, Width: 1
    using TDRE = BitField<1, 1>;
    constexpr uint32_t TDRE_Pos = 1;
    constexpr uint32_t TDRE_Msk = TDRE::mask;

    /// Mode Fault Error (cleared on read)
    /// Position: 2, Width: 1
    using MODF = BitField<2, 1>;
    constexpr uint32_t MODF_Pos = 2;
    constexpr uint32_t MODF_Msk = MODF::mask;

    /// Overrun Error Status (cleared on read)
    /// Position: 3, Width: 1
    using OVRES = BitField<3, 1>;
    constexpr uint32_t OVRES_Pos = 3;
    constexpr uint32_t OVRES_Msk = OVRES::mask;

    /// NSS Rising (cleared on read)
    /// Position: 8, Width: 1
    using NSSR = BitField<8, 1>;
    constexpr uint32_t NSSR_Pos = 8;
    constexpr uint32_t NSSR_Msk = NSSR::mask;

    /// Transmission Registers Empty (cleared by writing SPI_TDR)
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Underrun Error Status (Slave mode only) (cleared on read)
    /// Position: 10, Width: 1
    using UNDES = BitField<10, 1>;
    constexpr uint32_t UNDES_Pos = 10;
    constexpr uint32_t UNDES_Msk = UNDES::mask;

    /// SPI Enable Status
    /// Position: 16, Width: 1
    using SPIENS = BitField<16, 1>;
    constexpr uint32_t SPIENS_Pos = 16;
    constexpr uint32_t SPIENS_Msk = SPIENS::mask;

}  // namespace sr

/// IER - Interrupt Enable Register
namespace ier {
    /// Receive Data Register Full Interrupt Enable
    /// Position: 0, Width: 1
    using RDRF = BitField<0, 1>;
    constexpr uint32_t RDRF_Pos = 0;
    constexpr uint32_t RDRF_Msk = RDRF::mask;

    /// SPI Transmit Data Register Empty Interrupt Enable
    /// Position: 1, Width: 1
    using TDRE = BitField<1, 1>;
    constexpr uint32_t TDRE_Pos = 1;
    constexpr uint32_t TDRE_Msk = TDRE::mask;

    /// Mode Fault Error Interrupt Enable
    /// Position: 2, Width: 1
    using MODF = BitField<2, 1>;
    constexpr uint32_t MODF_Pos = 2;
    constexpr uint32_t MODF_Msk = MODF::mask;

    /// Overrun Error Interrupt Enable
    /// Position: 3, Width: 1
    using OVRES = BitField<3, 1>;
    constexpr uint32_t OVRES_Pos = 3;
    constexpr uint32_t OVRES_Msk = OVRES::mask;

    /// NSS Rising Interrupt Enable
    /// Position: 8, Width: 1
    using NSSR = BitField<8, 1>;
    constexpr uint32_t NSSR_Pos = 8;
    constexpr uint32_t NSSR_Msk = NSSR::mask;

    /// Transmission Registers Empty Enable
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Underrun Error Interrupt Enable
    /// Position: 10, Width: 1
    using UNDES = BitField<10, 1>;
    constexpr uint32_t UNDES_Pos = 10;
    constexpr uint32_t UNDES_Msk = UNDES::mask;

}  // namespace ier

/// IDR - Interrupt Disable Register
namespace idr {
    /// Receive Data Register Full Interrupt Disable
    /// Position: 0, Width: 1
    using RDRF = BitField<0, 1>;
    constexpr uint32_t RDRF_Pos = 0;
    constexpr uint32_t RDRF_Msk = RDRF::mask;

    /// SPI Transmit Data Register Empty Interrupt Disable
    /// Position: 1, Width: 1
    using TDRE = BitField<1, 1>;
    constexpr uint32_t TDRE_Pos = 1;
    constexpr uint32_t TDRE_Msk = TDRE::mask;

    /// Mode Fault Error Interrupt Disable
    /// Position: 2, Width: 1
    using MODF = BitField<2, 1>;
    constexpr uint32_t MODF_Pos = 2;
    constexpr uint32_t MODF_Msk = MODF::mask;

    /// Overrun Error Interrupt Disable
    /// Position: 3, Width: 1
    using OVRES = BitField<3, 1>;
    constexpr uint32_t OVRES_Pos = 3;
    constexpr uint32_t OVRES_Msk = OVRES::mask;

    /// NSS Rising Interrupt Disable
    /// Position: 8, Width: 1
    using NSSR = BitField<8, 1>;
    constexpr uint32_t NSSR_Pos = 8;
    constexpr uint32_t NSSR_Msk = NSSR::mask;

    /// Transmission Registers Empty Disable
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Underrun Error Interrupt Disable
    /// Position: 10, Width: 1
    using UNDES = BitField<10, 1>;
    constexpr uint32_t UNDES_Pos = 10;
    constexpr uint32_t UNDES_Msk = UNDES::mask;

}  // namespace idr

/// IMR - Interrupt Mask Register
namespace imr {
    /// Receive Data Register Full Interrupt Mask
    /// Position: 0, Width: 1
    using RDRF = BitField<0, 1>;
    constexpr uint32_t RDRF_Pos = 0;
    constexpr uint32_t RDRF_Msk = RDRF::mask;

    /// SPI Transmit Data Register Empty Interrupt Mask
    /// Position: 1, Width: 1
    using TDRE = BitField<1, 1>;
    constexpr uint32_t TDRE_Pos = 1;
    constexpr uint32_t TDRE_Msk = TDRE::mask;

    /// Mode Fault Error Interrupt Mask
    /// Position: 2, Width: 1
    using MODF = BitField<2, 1>;
    constexpr uint32_t MODF_Pos = 2;
    constexpr uint32_t MODF_Msk = MODF::mask;

    /// Overrun Error Interrupt Mask
    /// Position: 3, Width: 1
    using OVRES = BitField<3, 1>;
    constexpr uint32_t OVRES_Pos = 3;
    constexpr uint32_t OVRES_Msk = OVRES::mask;

    /// NSS Rising Interrupt Mask
    /// Position: 8, Width: 1
    using NSSR = BitField<8, 1>;
    constexpr uint32_t NSSR_Pos = 8;
    constexpr uint32_t NSSR_Msk = NSSR::mask;

    /// Transmission Registers Empty Mask
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Underrun Error Interrupt Mask
    /// Position: 10, Width: 1
    using UNDES = BitField<10, 1>;
    constexpr uint32_t UNDES_Pos = 10;
    constexpr uint32_t UNDES_Msk = UNDES::mask;

}  // namespace imr

/// CSR[4] - Chip Select Register (CS_number = 0) 0
namespace csr[4] {
    /// Clock Polarity
    /// Position: 0, Width: 1
    using CPOL = BitField<0, 1>;
    constexpr uint32_t CPOL_Pos = 0;
    constexpr uint32_t CPOL_Msk = CPOL::mask;

    /// Clock Phase
    /// Position: 1, Width: 1
    using NCPHA = BitField<1, 1>;
    constexpr uint32_t NCPHA_Pos = 1;
    constexpr uint32_t NCPHA_Msk = NCPHA::mask;

    /// Chip Select Not Active After Transfer (Ignored if CSAAT = 1)
    /// Position: 2, Width: 1
    using CSNAAT = BitField<2, 1>;
    constexpr uint32_t CSNAAT_Pos = 2;
    constexpr uint32_t CSNAAT_Msk = CSNAAT::mask;

    /// Chip Select Active After Transfer
    /// Position: 3, Width: 1
    using CSAAT = BitField<3, 1>;
    constexpr uint32_t CSAAT_Pos = 3;
    constexpr uint32_t CSAAT_Msk = CSAAT::mask;

    /// Bits Per Transfer
    /// Position: 4, Width: 4
    using BITS = BitField<4, 4>;
    constexpr uint32_t BITS_Pos = 4;
    constexpr uint32_t BITS_Msk = BITS::mask;
    /// Enumerated values for BITS
    namespace bits {
        constexpr uint32_t _8_BIT = 0;
        constexpr uint32_t _9_BIT = 1;
        constexpr uint32_t _10_BIT = 2;
        constexpr uint32_t _11_BIT = 3;
        constexpr uint32_t _12_BIT = 4;
        constexpr uint32_t _13_BIT = 5;
        constexpr uint32_t _14_BIT = 6;
        constexpr uint32_t _15_BIT = 7;
        constexpr uint32_t _16_BIT = 8;
    }

    /// Serial Clock Bit Rate
    /// Position: 8, Width: 8
    using SCBR = BitField<8, 8>;
    constexpr uint32_t SCBR_Pos = 8;
    constexpr uint32_t SCBR_Msk = SCBR::mask;

    /// Delay Before SPCK
    /// Position: 16, Width: 8
    using DLYBS = BitField<16, 8>;
    constexpr uint32_t DLYBS_Pos = 16;
    constexpr uint32_t DLYBS_Msk = DLYBS::mask;

    /// Delay Between Consecutive Transfers
    /// Position: 24, Width: 8
    using DLYBCT = BitField<24, 8>;
    constexpr uint32_t DLYBCT_Pos = 24;
    constexpr uint32_t DLYBCT_Msk = DLYBCT::mask;

}  // namespace csr[4]

/// WPMR - Write Protection Mode Register
namespace wpmr {
    /// Write Protection Enable
    /// Position: 0, Width: 1
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// Write Protection Key
    /// Position: 8, Width: 24
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;
    /// Enumerated values for WPKEY
    namespace wpkey {
        constexpr uint32_t PASSWD = 5460041;
    }

}  // namespace wpmr

/// WPSR - Write Protection Status Register
namespace wpsr {
    /// Write Protection Violation Status
    /// Position: 0, Width: 1
    using WPVS = BitField<0, 1>;
    constexpr uint32_t WPVS_Pos = 0;
    constexpr uint32_t WPVS_Msk = WPVS::mask;

    /// Write Protection Violation Source
    /// Position: 8, Width: 8
    using WPVSRC = BitField<8, 8>;
    constexpr uint32_t WPVSRC_Pos = 8;
    constexpr uint32_t WPVSRC_Msk = WPVSRC::mask;

}  // namespace wpsr

/// VERSION - Version Register
namespace version {
    /// Version of the Hardware Module
    /// Position: 0, Width: 12
    using VERSION = BitField<0, 12>;
    constexpr uint32_t VERSION_Pos = 0;
    constexpr uint32_t VERSION_Msk = VERSION::mask;

    /// Metal Fix Number
    /// Position: 16, Width: 3
    using MFN = BitField<16, 3>;
    constexpr uint32_t MFN_Pos = 16;
    constexpr uint32_t MFN_Msk = MFN::mask;

}  // namespace version

}  // namespace alloy::hal::atmel::samv71::atsamv71q21::spi0
