strict digraph "" {
	node [label="\N"];
	"414:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f19debe5e90>",
		fillcolor=springgreen,
		label="414:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"415:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f19debe5f50>",
		fillcolor=firebrick,
		label="415:NS
character_miscompare <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f19debe5f50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"414:IF" -> "415:NS"	 [cond="['verify', 'mid_bit_count', 'target_bits', 'serial_dat_i']",
		label="(verify && mid_bit_count && target_bits[0] ^ serial_dat_i)",
		lineno=414];
	"413:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f19debeb410>",
		fillcolor=firebrick,
		label="413:NS
character_miscompare <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f19debeb410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_408:AL"	 [def_var="['character_miscompare']",
		label="Leaf_408:AL"];
	"413:NS" -> "Leaf_408:AL"	 [cond="[]",
		lineno=None];
	"415:NS" -> "Leaf_408:AL"	 [cond="[]",
		lineno=None];
	"409:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f19debeb5d0>",
		fillcolor=turquoise,
		label="409:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"410:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f19debeb610>",
		fillcolor=springgreen,
		label="410:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"409:BL" -> "410:IF"	 [cond="[]",
		lineno=None];
	"413:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f19debeb690>",
		fillcolor=springgreen,
		label="413:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"413:IF" -> "413:NS"	 [cond="['idle']",
		label=idle,
		lineno=413];
	"408:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f19debeb8d0>",
		clk_sens=True,
		fillcolor=gold,
		label="408:AL",
		sens="['clk_i', 'reset_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['verify', 'serial_dat_i', 'idle', 'target_bits', 'reset_i', 'mid_bit_count']"];
	"408:AL" -> "409:BL"	 [cond="[]",
		lineno=None];
	"410:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f19debeb710>",
		fillcolor=firebrick,
		label="410:NS
character_miscompare <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f19debeb710>]",
		style=filled,
		typ=NonblockingSubstitution];
	"410:NS" -> "Leaf_408:AL"	 [cond="[]",
		lineno=None];
	"412:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f19debeb650>",
		fillcolor=turquoise,
		label="412:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"412:BL" -> "414:IF"	 [cond="[]",
		lineno=None];
	"412:BL" -> "413:IF"	 [cond="[]",
		lineno=None];
	"410:IF" -> "410:NS"	 [cond="['reset_i']",
		label=reset_i,
		lineno=410];
	"410:IF" -> "412:BL"	 [cond="['reset_i']",
		label="!(reset_i)",
		lineno=410];
}
