// Seed: 2023296908
module module_0 ();
  wire id_1;
  wire id_2 = id_1;
  wire id_3 = id_3;
  logic [7:0] id_4;
  assign id_4[1] = 1 == "" | 1 == 1;
  wire id_5;
endmodule
module module_1 (
    output wire id_0,
    input  wor  id_1
);
  module_0();
  reg id_3 = 1 != id_3;
  assign id_3 = 1;
  initial begin
    id_3 <= id_3;
  end
  tri0 id_4 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1'b0;
  module_0();
  always @(posedge (1) or posedge 1) $display(id_3);
  wire id_4;
endmodule
