 
 

#ifndef S626_H_INCLUDED
#define S626_H_INCLUDED

#define S626_DMABUF_SIZE	4096	 

#define S626_ADC_CHANNELS       16
#define S626_DAC_CHANNELS       4
#define S626_ENCODER_CHANNELS   6
#define S626_DIO_CHANNELS       48
#define S626_DIO_BANKS		3	 
#define S626_DIO_EXTCHANS	40	 

#define S626_NUM_TRIMDACS	12	 

 
#define S626_INTEL		1	 
#define S626_MOTOROLA		2	 

#define S626_PLATFORM		S626_INTEL  

#define S626_RANGE_5V		0x10	 
#define S626_RANGE_10V		0x00	 

#define S626_EOPL		0x80	 
#define S626_GSEL_BIPOLAR5V	0x00F0	 
#define S626_GSEL_BIPOLAR10V	0x00A0	 

 
#define S626_ERR_ILLEGAL_PARM	0x00010000	 
#define S626_ERR_I2C		0x00020000	 
#define S626_ERR_COUNTERSETUP	0x00200000	 
#define S626_ERR_DEBI_TIMEOUT	0x00400000	 

 
#define S626_ADC_DMABUF_DWORDS	40	 
#define S626_DAC_WDMABUF_DWORDS	1	 

 

 
#define S626_DAC_WDMABUF_OS	S626_ADC_DMABUF_DWORDS

 
#define S626_IRQ_GPIO3		0x00000040	 
#define S626_IRQ_RPS1		0x10000000
#define S626_ISR_AFOU		0x00000800
 

#define S626_IRQ_COINT1A	0x0400	 
#define S626_IRQ_COINT1B	0x0800	 
#define S626_IRQ_COINT2A	0x1000	 
#define S626_IRQ_COINT2B	0x2000	 
#define S626_IRQ_COINT3A	0x4000	 
#define S626_IRQ_COINT3B	0x8000	 

 
#define S626_RPS_CLRSIGNAL	0x00000000	 
#define S626_RPS_SETSIGNAL	0x10000000	 
#define S626_RPS_NOP		0x00000000	 
#define S626_RPS_PAUSE		0x20000000	 
#define S626_RPS_UPLOAD		0x40000000	 
#define S626_RPS_JUMP		0x80000000	 
#define S626_RPS_LDREG		0x90000100	 
#define S626_RPS_STREG		0xA0000100	 
#define S626_RPS_STOP		0x50000000	 
#define S626_RPS_IRQ		0x60000000	 

#define S626_RPS_LOGICAL_OR	0x08000000	 
#define S626_RPS_INVERT		0x04000000	 
#define S626_RPS_DEBI		0x00000002	 

#define S626_RPS_SIG0		0x00200000	 
#define S626_RPS_SIG1		0x00400000	 
#define S626_RPS_SIG2		0x00800000	 
#define S626_RPS_GPIO2		0x00080000	 
#define S626_RPS_GPIO3		0x00100000	 

#define S626_RPS_SIGADC		S626_RPS_SIG0	 
#define S626_RPS_SIGDAC		S626_RPS_SIG1	 

 
#define S626_RPSCLK_SCALAR	8	 
#define S626_RPSCLK_PER_US	(33 / S626_RPSCLK_SCALAR)
					 

 
#define S626_SBA_RPS_A0		0x27	 

 
#define S626_GPIO_BASE		0x10004000	 
#define S626_GPIO1_LO		0x00000000	 
#define S626_GPIO1_HI		0x00001000	 

 
#define S626_PSR_DEBI_E		0x00040000	 
#define S626_PSR_DEBI_S		0x00080000	 
#define S626_PSR_A2_IN		0x00008000	 
#define S626_PSR_AFOU		0x00000800	 
#define S626_PSR_GPIO2		0x00000020	 
#define S626_PSR_EC0S		0x00000001	 

 
#define S626_SSR_AF2_OUT	0x00000200	 

 
#define S626_MC1_SOFT_RESET	0x80000000	 
#define S626_MC1_SHUTDOWN	0x3FFF0000	 

#define S626_MC1_ERPS1		0x2000	 
#define S626_MC1_ERPS0		0x1000	 
#define S626_MC1_DEBI		0x0800	 
#define S626_MC1_AUDIO		0x0200	 
#define S626_MC1_I2C		0x0100	 
#define S626_MC1_A2OUT		0x0008	 
#define S626_MC1_A2IN		0x0004	 
#define S626_MC1_A1IN		0x0001	 

 
#define S626_MC2_UPLD_DEBI	0x0002	 
#define S626_MC2_UPLD_IIC	0x0001	 
#define S626_MC2_RPSSIG2	0x2000	 
#define S626_MC2_RPSSIG1	0x1000	 
#define S626_MC2_RPSSIG0	0x0800	 

#define S626_MC2_ADC_RPS	S626_MC2_RPSSIG0	 
#define S626_MC2_DAC_RPS	S626_MC2_RPSSIG1	 

 
#define S626_P_PCI_BT_A		0x004C	 
#define S626_P_DEBICFG		0x007C	 
#define S626_P_DEBICMD		0x0080	 
#define S626_P_DEBIPAGE		0x0084	 
#define S626_P_DEBIAD		0x0088	 
#define S626_P_I2CCTRL		0x008C	 
#define S626_P_I2CSTAT		0x0090	 
#define S626_P_BASEA2_IN	0x00AC	 
#define S626_P_PROTA2_IN	0x00B0	 
#define S626_P_PAGEA2_IN	0x00B4	 
#define S626_P_BASEA2_OUT	0x00B8	 
#define S626_P_PROTA2_OUT	0x00BC	 
#define S626_P_PAGEA2_OUT	0x00C0	 
#define S626_P_RPSPAGE0		0x00C4	 
#define S626_P_RPSPAGE1		0x00C8	 
#define S626_P_RPS0_TOUT	0x00D4	 
#define S626_P_RPS1_TOUT	0x00D8	 
#define S626_P_IER		0x00DC	 
#define S626_P_GPIO		0x00E0	 
#define S626_P_EC1SSR		0x00E4	 
#define S626_P_ECT1R		0x00EC	 
#define S626_P_ACON1		0x00F4	 
#define S626_P_ACON2		0x00F8	 
#define S626_P_MC1		0x00FC	 
#define S626_P_MC2		0x0100	 
#define S626_P_RPSADDR0		0x0104	 
#define S626_P_RPSADDR1		0x0108	 
#define S626_P_ISR		0x010C	 
#define S626_P_PSR		0x0110	 
#define S626_P_SSR		0x0114	 
#define S626_P_EC1R		0x0118	 
#define S626_P_ADP4		0x0138	 
#define S626_P_FB_BUFFER1	0x0144	 
#define S626_P_FB_BUFFER2	0x0148	 
#define S626_P_TSL1		0x0180	 
#define S626_P_TSL2		0x01C0	 

 
 
#define S626_LP_DACPOL		0x0082	 
#define S626_LP_GSEL		0x0084	 
#define S626_LP_ISEL		0x0086	 

 
#define S626_LP_RDDIN(x)	(0x0040 + (x) * 0x10)	 
#define S626_LP_WRINTSEL(x)	(0x0042 + (x) * 0x10)	 
#define S626_LP_WREDGSEL(x)	(0x0044 + (x) * 0x10)	 
#define S626_LP_WRCAPSEL(x)	(0x0046 + (x) * 0x10)	 
#define S626_LP_RDCAPFLG(x)	(0x0048 + (x) * 0x10)	 
#define S626_LP_WRDOUT(x)	(0x0048 + (x) * 0x10)	 
#define S626_LP_RDINTSEL(x)	(0x004a + (x) * 0x10)	 
#define S626_LP_RDEDGSEL(x)	(0x004c + (x) * 0x10)	 
#define S626_LP_RDCAPSEL(x)	(0x004e + (x) * 0x10)	 

 
#define S626_LP_CRA(x)		(0x0000 + (((x) % 3) * 0x4))
#define S626_LP_CRB(x)		(0x0002 + (((x) % 3) * 0x4))

 
#define S626_LP_CNTR(x)		(0x000c  + (((x) < 3) ? 0x0 : 0x4) + \
					   (((x) % 3) * 0x8))

 
#define S626_LP_MISC1		0x0088	 
#define S626_LP_WRMISC2		0x0090	 
#define S626_LP_RDMISC2		0x0082	 

 
#define S626_MISC1_WENABLE	0x8000	 
#define S626_MISC1_WDISABLE	0x0000	 
#define S626_MISC1_EDCAP	0x1000	 
#define S626_MISC1_NOEDCAP	0x0000	 

 
#define S626_RDMISC1_WDTIMEOUT	0x4000	 

 
#define S626_WRMISC2_WDCLEAR	0x8000	 
#define S626_WRMISC2_CHARGE_ENABLE 0x4000  

 
#define S626_MISC2_BATT_ENABLE	0x0008	 
#define S626_MISC2_WDENABLE	0x0004	 
#define S626_MISC2_WDPERIOD_MASK 0x0003	 

 
#define S626_A2_RUN		0x40000000	 
#define S626_A1_RUN		0x20000000	 
#define S626_A1_SWAP		0x00200000	 
#define S626_A2_SWAP		0x00100000	 
#define S626_WS_MODES		0x00019999	 

#if (S626_PLATFORM == S626_INTEL)	 
#define S626_ACON1_BASE		(S626_WS_MODES | S626_A1_RUN)
#elif S626_PLATFORM == S626_MOTOROLA
#define S626_ACON1_BASE		\
	(S626_WS_MODES | S626_A1_RUN | S626_A1_SWAP | S626_A2_SWAP)
#endif

#define S626_ACON1_ADCSTART	S626_ACON1_BASE	 
#define S626_ACON1_DACSTART	(S626_ACON1_BASE | S626_A2_RUN)
 
#define S626_ACON1_DACSTOP	S626_ACON1_BASE	 

 
#define S626_A1_CLKSRC_BCLK1	0x00000000	 
#define S626_A2_CLKSRC_X1	0x00800000	 
#define S626_A2_CLKSRC_X2	0x00C00000	 
#define S626_A2_CLKSRC_X4	0x01400000	 
#define S626_INVERT_BCLK2	0x00100000	 
#define S626_BCLK2_OE		0x00040000	 
#define S626_ACON2_XORMASK	0x000C0000	 

#define S626_ACON2_INIT		(S626_ACON2_XORMASK ^ \
				 (S626_A1_CLKSRC_BCLK1 | S626_A2_CLKSRC_X2 | \
				  S626_INVERT_BCLK2 | S626_BCLK2_OE))

 
#define S626_WS1		0x40000000	 
#define S626_WS2		0x20000000
#define S626_WS3		0x10000000
#define S626_WS4		0x08000000
#define S626_RSD1		0x01000000	 
#define S626_SDW_A1		0x00800000	 
#define S626_SIB_A1		0x00400000	 
#define S626_SF_A1		0x00200000	 

 
#define S626_XFIFO_0		0x00000000	 
#define S626_XFIFO_1		0x00000010	 
#define S626_XFIFO_2		0x00000020	 
#define S626_XFIFO_3		0x00000030	 
#define S626_XFB0		0x00000040	 
#define S626_XFB1		0x00000050	 
#define S626_XFB2		0x00000060	 
#define S626_XFB3		0x00000070	 
#define S626_SIB_A2		0x00000200	 
#define S626_SF_A2		0x00000100	 
#define S626_LF_A2		0x00000080	 
#define S626_XSD2		0x00000008	 
#define S626_RSD3		0x00001800	 
#define S626_RSD2		0x00001000	 
#define S626_LOW_A2		0x00000002	 
#define S626_EOS		0x00000001	 

 
#define S626_I2C_CLKSEL		0x0400		 
#define S626_I2C_BITRATE	68.75		 
#define S626_I2C_WRTIME		15.0		 

 

 
#define S626_I2C_RETRIES	(S626_I2C_WRTIME * S626_I2C_BITRATE / 9.0)
#define S626_I2C_ERR		0x0002	 
#define S626_I2C_BUSY		0x0001	 
#define S626_I2C_ABORT		0x0080	 
#define S626_I2C_ATTRSTART	0x3	 
#define S626_I2C_ATTRCONT	0x2	 
#define S626_I2C_ATTRSTOP	0x1	 
#define S626_I2C_ATTRNOP	0x0	 

 
#define S626_I2C_B2(ATTR, VAL)	(((ATTR) << 6) | ((VAL) << 24))
#define S626_I2C_B1(ATTR, VAL)	(((ATTR) << 4) | ((VAL) << 16))
#define S626_I2C_B0(ATTR, VAL)	(((ATTR) << 2) | ((VAL) <<  8))

 
#define S626_DEBI_CMD_SIZE16	(2 << 17)	 
#define S626_DEBI_CMD_READ	0x00010000	 
#define S626_DEBI_CMD_WRITE	0x00000000	 

 
#define S626_DEBI_CMD_RDWORD	(S626_DEBI_CMD_READ | S626_DEBI_CMD_SIZE16)

 
#define S626_DEBI_CMD_WRWORD	(S626_DEBI_CMD_WRITE | S626_DEBI_CMD_SIZE16)

 
#define S626_DEBI_CFG_XIRQ_EN	0x80000000	 
#define S626_DEBI_CFG_XRESUME	0x40000000	 
						 
#define S626_DEBI_CFG_TOQ	0x03C00000	 
#define S626_DEBI_CFG_FAST	0x10000000	 

 
#define S626_DEBI_CFG_TOUT_BIT	22	 

 
#define S626_DEBI_CFG_SWAP_NONE	0x00000000	 
#define S626_DEBI_CFG_SWAP_2	0x00100000	 
#define S626_DEBI_CFG_SWAP_4	0x00200000	 
#define S626_DEBI_CFG_SLAVE16	0x00080000	 
#define S626_DEBI_CFG_INC	0x00040000	 
#define S626_DEBI_CFG_INTEL	0x00020000	 
#define S626_DEBI_CFG_TIMEROFF	0x00010000	 

#if S626_PLATFORM == S626_INTEL

#define S626_DEBI_TOUT		7	 

 
#define S626_DEBI_SWAP		S626_DEBI_CFG_SWAP_NONE

#elif S626_PLATFORM == S626_MOTOROLA

#define S626_DEBI_TOUT		15	 

 
#define S626_DEBI_SWAP		S626_DEBI_CFG_SWAP_2

#endif

 
#define S626_DEBI_PAGE_DISABLE	0x00000000	 

 

 
#define S626_LOADSRC_INDX	0	 
#define S626_LOADSRC_OVER	1	 
#define S626_LOADSRCB_OVERA	2	 
#define S626_LOADSRC_NONE	3	 

 
#define S626_INTSRC_NONE	0	 
#define S626_INTSRC_OVER	1	 
#define S626_INTSRC_INDX	2	 
#define S626_INTSRC_BOTH	3	 

 
#define S626_LATCHSRC_AB_READ	0	 
#define S626_LATCHSRC_A_INDXA	1	 
#define S626_LATCHSRC_B_INDXB	2	 
#define S626_LATCHSRC_B_OVERA	3	 

 
#define S626_INDXSRC_ENCODER	0	 
#define S626_INDXSRC_DIGIN	1	 
#define S626_INDXSRC_SOFT	2	 
#define S626_INDXSRC_DISABLED	3	 

 
#define S626_INDXPOL_POS	0	 
#define S626_INDXPOL_NEG	1	 

 
#define S626_ENCMODE_COUNTER	0	 
#define S626_ENCMODE_TIMER	2	 
#define S626_ENCMODE_EXTENDER	3	 

 
#define S626_CNTSRC_ENCODER	0	 
#define S626_CNTSRC_DIGIN	1	 
#define S626_CNTSRC_SYSCLK	2	 
#define S626_CNTSRC_SYSCLK_DOWN	3	 

 
#define S626_CLKPOL_POS		0	 
#define S626_CLKPOL_NEG		1	 
#define S626_CNTDIR_UP		0	 
#define S626_CNTDIR_DOWN	1	 

 
#define S626_CLKENAB_ALWAYS	0	 
#define S626_CLKENAB_INDEX	1	 

 
#define S626_CLKMULT_4X		0	 
#define S626_CLKMULT_2X		1	 
#define S626_CLKMULT_1X		2	 
#define S626_CLKMULT_SPECIAL	3	 

 

#define S626_NUM_COUNTERS	6	 
#define S626_NUM_INTSOURCES	4
#define S626_NUM_LATCHSOURCES	4
#define S626_NUM_CLKMULTS	4
#define S626_NUM_CLKSOURCES	4
#define S626_NUM_CLKPOLS	2
#define S626_NUM_INDEXPOLS	2
#define S626_NUM_INDEXSOURCES	2
#define S626_NUM_LOADTRIGS	4

 
#define S626_MAKE(x, w, p)	(((x) & ((1 << (w)) - 1)) << (p))
#define S626_UNMAKE(v, w, p)	(((v) >> (p)) & ((1 << (w)) - 1))

 
#define S626_CRABIT_INDXSRC_B	14	 
#define S626_CRABIT_CNTSRC_B	12	 
#define S626_CRABIT_INDXPOL_A	11	 
#define S626_CRABIT_LOADSRC_A	 9	 
#define S626_CRABIT_CLKMULT_A	 7	 
#define S626_CRABIT_INTSRC_A	 5	 
#define S626_CRABIT_CLKPOL_A	 4	 
#define S626_CRABIT_INDXSRC_A	 2	 
#define S626_CRABIT_CNTSRC_A	 0	 

 
#define S626_CRAWID_INDXSRC_B	2
#define S626_CRAWID_CNTSRC_B	2
#define S626_CRAWID_INDXPOL_A	1
#define S626_CRAWID_LOADSRC_A	2
#define S626_CRAWID_CLKMULT_A	2
#define S626_CRAWID_INTSRC_A	2
#define S626_CRAWID_CLKPOL_A	1
#define S626_CRAWID_INDXSRC_A	2
#define S626_CRAWID_CNTSRC_A	2

 
#define S626_CRAMSK_INDXSRC_B	S626_SET_CRA_INDXSRC_B(~0)
#define S626_CRAMSK_CNTSRC_B	S626_SET_CRA_CNTSRC_B(~0)
#define S626_CRAMSK_INDXPOL_A	S626_SET_CRA_INDXPOL_A(~0)
#define S626_CRAMSK_LOADSRC_A	S626_SET_CRA_LOADSRC_A(~0)
#define S626_CRAMSK_CLKMULT_A	S626_SET_CRA_CLKMULT_A(~0)
#define S626_CRAMSK_INTSRC_A	S626_SET_CRA_INTSRC_A(~0)
#define S626_CRAMSK_CLKPOL_A	S626_SET_CRA_CLKPOL_A(~0)
#define S626_CRAMSK_INDXSRC_A	S626_SET_CRA_INDXSRC_A(~0)
#define S626_CRAMSK_CNTSRC_A	S626_SET_CRA_CNTSRC_A(~0)

 
#define S626_SET_CRA_INDXSRC_B(x)	\
	S626_MAKE((x), S626_CRAWID_INDXSRC_B, S626_CRABIT_INDXSRC_B)
#define S626_SET_CRA_CNTSRC_B(x)	\
	S626_MAKE((x), S626_CRAWID_CNTSRC_B, S626_CRABIT_CNTSRC_B)
#define S626_SET_CRA_INDXPOL_A(x)	\
	S626_MAKE((x), S626_CRAWID_INDXPOL_A, S626_CRABIT_INDXPOL_A)
#define S626_SET_CRA_LOADSRC_A(x)	\
	S626_MAKE((x), S626_CRAWID_LOADSRC_A, S626_CRABIT_LOADSRC_A)
#define S626_SET_CRA_CLKMULT_A(x)	\
	S626_MAKE((x), S626_CRAWID_CLKMULT_A, S626_CRABIT_CLKMULT_A)
#define S626_SET_CRA_INTSRC_A(x)	\
	S626_MAKE((x), S626_CRAWID_INTSRC_A, S626_CRABIT_INTSRC_A)
#define S626_SET_CRA_CLKPOL_A(x)	\
	S626_MAKE((x), S626_CRAWID_CLKPOL_A, S626_CRABIT_CLKPOL_A)
#define S626_SET_CRA_INDXSRC_A(x)	\
	S626_MAKE((x), S626_CRAWID_INDXSRC_A, S626_CRABIT_INDXSRC_A)
#define S626_SET_CRA_CNTSRC_A(x)	\
	S626_MAKE((x), S626_CRAWID_CNTSRC_A, S626_CRABIT_CNTSRC_A)

 
#define S626_GET_CRA_INDXSRC_B(v)	\
	S626_UNMAKE((v), S626_CRAWID_INDXSRC_B, S626_CRABIT_INDXSRC_B)
#define S626_GET_CRA_CNTSRC_B(v)	\
	S626_UNMAKE((v), S626_CRAWID_CNTSRC_B, S626_CRABIT_CNTSRC_B)
#define S626_GET_CRA_INDXPOL_A(v)	\
	S626_UNMAKE((v), S626_CRAWID_INDXPOL_A, S626_CRABIT_INDXPOL_A)
#define S626_GET_CRA_LOADSRC_A(v)	\
	S626_UNMAKE((v), S626_CRAWID_LOADSRC_A, S626_CRABIT_LOADSRC_A)
#define S626_GET_CRA_CLKMULT_A(v)	\
	S626_UNMAKE((v), S626_CRAWID_CLKMULT_A, S626_CRABIT_CLKMULT_A)
#define S626_GET_CRA_INTSRC_A(v)	\
	S626_UNMAKE((v), S626_CRAWID_INTSRC_A, S626_CRABIT_INTSRC_A)
#define S626_GET_CRA_CLKPOL_A(v)	\
	S626_UNMAKE((v), S626_CRAWID_CLKPOL_A, S626_CRABIT_CLKPOL_A)
#define S626_GET_CRA_INDXSRC_A(v)	\
	S626_UNMAKE((v), S626_CRAWID_INDXSRC_A, S626_CRABIT_INDXSRC_A)
#define S626_GET_CRA_CNTSRC_A(v)	\
	S626_UNMAKE((v), S626_CRAWID_CNTSRC_A, S626_CRABIT_CNTSRC_A)

 
#define S626_CRBBIT_INTRESETCMD	15	 
#define S626_CRBBIT_CNTDIR_B	15	 
#define S626_CRBBIT_INTRESET_B	14	 
#define S626_CRBBIT_OVERDO_A	14	 
#define S626_CRBBIT_INTRESET_A	13	 
#define S626_CRBBIT_OVERDO_B	13	 
#define S626_CRBBIT_CLKENAB_A	12	 
#define S626_CRBBIT_INTSRC_B	10	 
#define S626_CRBBIT_LATCHSRC	 8	 
#define S626_CRBBIT_LOADSRC_B	 6	 
#define S626_CRBBIT_CLEAR_B	 7	 
#define S626_CRBBIT_CLKMULT_B	 3	 
#define S626_CRBBIT_CLKENAB_B	 2	 
#define S626_CRBBIT_INDXPOL_B	 1	 
#define S626_CRBBIT_CLKPOL_B	 0	 

 
#define S626_CRBWID_INTRESETCMD	1
#define S626_CRBWID_CNTDIR_B	1
#define S626_CRBWID_INTRESET_B	1
#define S626_CRBWID_OVERDO_A	1
#define S626_CRBWID_INTRESET_A	1
#define S626_CRBWID_OVERDO_B	1
#define S626_CRBWID_CLKENAB_A	1
#define S626_CRBWID_INTSRC_B	2
#define S626_CRBWID_LATCHSRC	2
#define S626_CRBWID_LOADSRC_B	2
#define S626_CRBWID_CLEAR_B	1
#define S626_CRBWID_CLKMULT_B	2
#define S626_CRBWID_CLKENAB_B	1
#define S626_CRBWID_INDXPOL_B	1
#define S626_CRBWID_CLKPOL_B	1

 
#define S626_CRBMSK_INTRESETCMD	S626_SET_CRB_INTRESETCMD(~0)	 
#define S626_CRBMSK_CNTDIR_B	S626_CRBMSK_INTRESETCMD		 
#define S626_CRBMSK_INTRESET_B	S626_SET_CRB_INTRESET_B(~0)	 
#define S626_CRBMSK_OVERDO_A	S626_CRBMSK_INTRESET_B		 
#define S626_CRBMSK_INTRESET_A	S626_SET_CRB_INTRESET_A(~0)	 
#define S626_CRBMSK_OVERDO_B	S626_CRBMSK_INTRESET_A		 
#define S626_CRBMSK_CLKENAB_A	S626_SET_CRB_CLKENAB_A(~0)
#define S626_CRBMSK_INTSRC_B	S626_SET_CRB_INTSRC_B(~0)
#define S626_CRBMSK_LATCHSRC	S626_SET_CRB_LATCHSRC(~0)
#define S626_CRBMSK_LOADSRC_B	S626_SET_CRB_LOADSRC_B(~0)
#define S626_CRBMSK_CLEAR_B	S626_SET_CRB_CLEAR_B(~0)
#define S626_CRBMSK_CLKMULT_B	S626_SET_CRB_CLKMULT_B(~0)
#define S626_CRBMSK_CLKENAB_B	S626_SET_CRB_CLKENAB_B(~0)
#define S626_CRBMSK_INDXPOL_B	S626_SET_CRB_INDXPOL_B(~0)
#define S626_CRBMSK_CLKPOL_B	S626_SET_CRB_CLKPOL_B(~0)

 
#define S626_CRBMSK_INTCTRL	(S626_CRBMSK_INTRESETCMD | \
				 S626_CRBMSK_INTRESET_A | \
				 S626_CRBMSK_INTRESET_B)

 
#define S626_SET_CRB_INTRESETCMD(x)	\
	S626_MAKE((x), S626_CRBWID_INTRESETCMD, S626_CRBBIT_INTRESETCMD)
#define S626_SET_CRB_INTRESET_B(x)	\
	S626_MAKE((x), S626_CRBWID_INTRESET_B, S626_CRBBIT_INTRESET_B)
#define S626_SET_CRB_INTRESET_A(x)	\
	S626_MAKE((x), S626_CRBWID_INTRESET_A, S626_CRBBIT_INTRESET_A)
#define S626_SET_CRB_CLKENAB_A(x)	\
	S626_MAKE((x), S626_CRBWID_CLKENAB_A, S626_CRBBIT_CLKENAB_A)
#define S626_SET_CRB_INTSRC_B(x)	\
	S626_MAKE((x), S626_CRBWID_INTSRC_B, S626_CRBBIT_INTSRC_B)
#define S626_SET_CRB_LATCHSRC(x)	\
	S626_MAKE((x), S626_CRBWID_LATCHSRC, S626_CRBBIT_LATCHSRC)
#define S626_SET_CRB_LOADSRC_B(x)	\
	S626_MAKE((x), S626_CRBWID_LOADSRC_B, S626_CRBBIT_LOADSRC_B)
#define S626_SET_CRB_CLEAR_B(x)	\
	S626_MAKE((x), S626_CRBWID_CLEAR_B, S626_CRBBIT_CLEAR_B)
#define S626_SET_CRB_CLKMULT_B(x)	\
	S626_MAKE((x), S626_CRBWID_CLKMULT_B, S626_CRBBIT_CLKMULT_B)
#define S626_SET_CRB_CLKENAB_B(x)	\
	S626_MAKE((x), S626_CRBWID_CLKENAB_B, S626_CRBBIT_CLKENAB_B)
#define S626_SET_CRB_INDXPOL_B(x)	\
	S626_MAKE((x), S626_CRBWID_INDXPOL_B, S626_CRBBIT_INDXPOL_B)
#define S626_SET_CRB_CLKPOL_B(x)	\
	S626_MAKE((x), S626_CRBWID_CLKPOL_B, S626_CRBBIT_CLKPOL_B)

 
#define S626_GET_CRB_CNTDIR_B(v)	\
	S626_UNMAKE((v), S626_CRBWID_CNTDIR_B, S626_CRBBIT_CNTDIR_B)
#define S626_GET_CRB_OVERDO_A(v)	\
	S626_UNMAKE((v), S626_CRBWID_OVERDO_A, S626_CRBBIT_OVERDO_A)
#define S626_GET_CRB_OVERDO_B(v)	\
	S626_UNMAKE((v), S626_CRBWID_OVERDO_B, S626_CRBBIT_OVERDO_B)
#define S626_GET_CRB_CLKENAB_A(v)	\
	S626_UNMAKE((v), S626_CRBWID_CLKENAB_A, S626_CRBBIT_CLKENAB_A)
#define S626_GET_CRB_INTSRC_B(v)	\
	S626_UNMAKE((v), S626_CRBWID_INTSRC_B, S626_CRBBIT_INTSRC_B)
#define S626_GET_CRB_LATCHSRC(v)	\
	S626_UNMAKE((v), S626_CRBWID_LATCHSRC, S626_CRBBIT_LATCHSRC)
#define S626_GET_CRB_LOADSRC_B(v)	\
	S626_UNMAKE((v), S626_CRBWID_LOADSRC_B, S626_CRBBIT_LOADSRC_B)
#define S626_GET_CRB_CLEAR_B(v)	\
	S626_UNMAKE((v), S626_CRBWID_CLEAR_B, S626_CRBBIT_CLEAR_B)
#define S626_GET_CRB_CLKMULT_B(v)	\
	S626_UNMAKE((v), S626_CRBWID_CLKMULT_B, S626_CRBBIT_CLKMULT_B)
#define S626_GET_CRB_CLKENAB_B(v)	\
	S626_UNMAKE((v), S626_CRBWID_CLKENAB_B, S626_CRBBIT_CLKENAB_B)
#define S626_GET_CRB_INDXPOL_B(v)	\
	S626_UNMAKE((v), S626_CRBWID_INDXPOL_B, S626_CRBBIT_INDXPOL_B)
#define S626_GET_CRB_CLKPOL_B(v)	\
	S626_UNMAKE((v), S626_CRBWID_CLKPOL_B, S626_CRBBIT_CLKPOL_B)

 
#define S626_STDBIT_INTSRC	13
#define S626_STDBIT_LATCHSRC	11
#define S626_STDBIT_LOADSRC	 9
#define S626_STDBIT_INDXSRC	 7
#define S626_STDBIT_INDXPOL	 6
#define S626_STDBIT_ENCMODE	 4
#define S626_STDBIT_CLKPOL	 3
#define S626_STDBIT_CLKMULT	 1
#define S626_STDBIT_CLKENAB	 0

 
#define S626_STDWID_INTSRC	2
#define S626_STDWID_LATCHSRC	2
#define S626_STDWID_LOADSRC	2
#define S626_STDWID_INDXSRC	2
#define S626_STDWID_INDXPOL	1
#define S626_STDWID_ENCMODE	2
#define S626_STDWID_CLKPOL	1
#define S626_STDWID_CLKMULT	2
#define S626_STDWID_CLKENAB	1

 
#define S626_STDMSK_INTSRC	S626_SET_STD_INTSRC(~0)
#define S626_STDMSK_LATCHSRC	S626_SET_STD_LATCHSRC(~0)
#define S626_STDMSK_LOADSRC	S626_SET_STD_LOADSRC(~0)
#define S626_STDMSK_INDXSRC	S626_SET_STD_INDXSRC(~0)
#define S626_STDMSK_INDXPOL	S626_SET_STD_INDXPOL(~0)
#define S626_STDMSK_ENCMODE	S626_SET_STD_ENCMODE(~0)
#define S626_STDMSK_CLKPOL	S626_SET_STD_CLKPOL(~0)
#define S626_STDMSK_CLKMULT	S626_SET_STD_CLKMULT(~0)
#define S626_STDMSK_CLKENAB	S626_SET_STD_CLKENAB(~0)

 
#define S626_SET_STD_INTSRC(x)	\
	S626_MAKE((x), S626_STDWID_INTSRC, S626_STDBIT_INTSRC)
#define S626_SET_STD_LATCHSRC(x)	\
	S626_MAKE((x), S626_STDWID_LATCHSRC, S626_STDBIT_LATCHSRC)
#define S626_SET_STD_LOADSRC(x)	\
	S626_MAKE((x), S626_STDWID_LOADSRC, S626_STDBIT_LOADSRC)
#define S626_SET_STD_INDXSRC(x)	\
	S626_MAKE((x), S626_STDWID_INDXSRC, S626_STDBIT_INDXSRC)
#define S626_SET_STD_INDXPOL(x)	\
	S626_MAKE((x), S626_STDWID_INDXPOL, S626_STDBIT_INDXPOL)
#define S626_SET_STD_ENCMODE(x)	\
	S626_MAKE((x), S626_STDWID_ENCMODE, S626_STDBIT_ENCMODE)
#define S626_SET_STD_CLKPOL(x)	\
	S626_MAKE((x), S626_STDWID_CLKPOL, S626_STDBIT_CLKPOL)
#define S626_SET_STD_CLKMULT(x)	\
	S626_MAKE((x), S626_STDWID_CLKMULT, S626_STDBIT_CLKMULT)
#define S626_SET_STD_CLKENAB(x)	\
	S626_MAKE((x), S626_STDWID_CLKENAB, S626_STDBIT_CLKENAB)

 
#define S626_GET_STD_INTSRC(v)	\
	S626_UNMAKE((v), S626_STDWID_INTSRC, S626_STDBIT_INTSRC)
#define S626_GET_STD_LATCHSRC(v)	\
	S626_UNMAKE((v), S626_STDWID_LATCHSRC, S626_STDBIT_LATCHSRC)
#define S626_GET_STD_LOADSRC(v)	\
	S626_UNMAKE((v), S626_STDWID_LOADSRC, S626_STDBIT_LOADSRC)
#define S626_GET_STD_INDXSRC(v)	\
	S626_UNMAKE((v), S626_STDWID_INDXSRC, S626_STDBIT_INDXSRC)
#define S626_GET_STD_INDXPOL(v)	\
	S626_UNMAKE((v), S626_STDWID_INDXPOL, S626_STDBIT_INDXPOL)
#define S626_GET_STD_ENCMODE(v)	\
	S626_UNMAKE((v), S626_STDWID_ENCMODE, S626_STDBIT_ENCMODE)
#define S626_GET_STD_CLKPOL(v)	\
	S626_UNMAKE((v), S626_STDWID_CLKPOL, S626_STDBIT_CLKPOL)
#define S626_GET_STD_CLKMULT(v)	\
	S626_UNMAKE((v), S626_STDWID_CLKMULT, S626_STDBIT_CLKMULT)
#define S626_GET_STD_CLKENAB(v)	\
	S626_UNMAKE((v), S626_STDWID_CLKENAB, S626_STDBIT_CLKENAB)

#endif
