#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct 21 16:01:51 2024
# Process ID: 8984
# Current directory: C:/Users/Ali/Pictures/Xilinx/new/pong_game
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5380 C:\Users\Ali\Pictures\Xilinx\new\pong_game\project_1.xpr
# Log file: C:/Users/Ali/Pictures/Xilinx/new/pong_game/vivado.log
# Journal file: C:/Users/Ali/Pictures/Xilinx/new/pong_game\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.xpr
open_bd_design {C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_3
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_4
endgroup
set_property -dict [list CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_4]
set_property -dict [list CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_3]
add_files -norecurse {C:/Users/Ali/Pictures/Xilinx/new/pong_game/mine_made/VGA/VGA.srcs/sources_1/new/VGA_driver.vhd C:/Users/Ali/Pictures/Xilinx/new/pong_game/mine_made/VGA/VGA.srcs/sources_1/new/clk_div.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Ali/Pictures/Xilinx/new/pong_game/mine_made/VGA/VGA.srcs/sources_1/new/clk_div.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Ali/Pictures/Xilinx/new/pong_game/mine_made/VGA/VGA.srcs/sources_1/new/clk_div.vhd
create_bd_cell -type module -reference vga_controller vga_controller_0
connect_bd_net [get_bd_pins vga_controller_0/reset] [get_bd_pins axi_gpio_3/gpio_io_o]
undo
startgroup
connect_bd_net [get_bd_pins vga_controller_0/reset] [get_bd_pins axi_gpio_3/gpio_io_o]
connect_bd_net [get_bd_pins axi_gpio_3/gpio_io_o] [get_bd_pins vga_controller_0/ball_pos]
endgroup
undo
connect_bd_net [get_bd_pins vga_controller_0/reset] [get_bd_pins vga_controller_0/rgb]
undo
connect_bd_net [get_bd_pins vga_controller_0/ball_pos] [get_bd_pins axi_gpio_3/gpio_io_o]
connect_bd_net [get_bd_pins vga_controller_0/paddle_pos] [get_bd_pins axi_gpio_4/gpio_io_o]
connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins vga_controller_0/clk]
connect_bd_net [get_bd_ports reset_rtl_0_0] [get_bd_pins vga_controller_0/reset]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_3/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_3/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_4/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_4/S_AXI]
endgroup
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_cells vga_controller_0]
make_bd_intf_pins_external  [get_bd_cells vga_controller_0]
endgroup
set_property name hsync [get_bd_ports hsync_0]
set_property name vsync [get_bd_ports vsync_0]
set_property name rgb [get_bd_ports rgb_0]
set_property location {1848 241} [get_bd_ports uart_tx]
set_property location {1801 181} [get_bd_ports uart_rx]
set_property location {2067 90} [get_bd_ports uart_tx]
set_property location {2066 230} [get_bd_ports uart_tx]
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk -hwspec C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf
set_property name btn_lefttt [get_bd_ports btn_left]
set_property name btn_left [get_bd_ports btn_down]
set_property name btn_down [get_bd_ports btn_lefttt]
set_property name btn_upuu [get_bd_ports btn_up]
set_property name btn_up [get_bd_ports btn_right]
set_property name btn_right [get_bd_ports btn_upuu]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk -hwspec C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf
update_module_reference {design_1_input_controller_0_0 design_1_input_controller_1_0}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk -hwspec C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf
update_module_reference {design_1_input_controller_0_0 design_1_input_controller_1_0}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk -hwspec C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_module_reference {design_1_input_controller_0_0 design_1_input_controller_1_0}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk -hwspec C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf
