# #100daysofRTL Day 13 - SEQUENCE DETECTOR in SystemVerilog
## _Sequence Detector_

## Design using SystemVerilog

<p align="center">
   <img alt="seqdetcode" title="seqdet" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/013_SEQUENCE_DETECTOR/images/seq_detector_code.PNG" width="550">
</p>

## Testbench

<p align="center">
   <img alt="seqdet_tb" title="seqdet" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/013_SEQUENCE_DETECTOR/images/seq_detector_tb.PNG" width="750">
</p>

## Simulation Results

<p align="center">
   <img alt="waveformseqdet" title="seqdet" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/013_SEQUENCE_DETECTOR/images/Waveform.PNG" width="1250">
</p>

_"We generate fears while we sit. We overcome them by action."_

*Day 13 Completed*   
