m255
K4
z2
!s11f vlog 2023.3 2023.07, Jul 18 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/timingModel/test/timingModelTestbench
vbusSequencer
2C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v
Z1 !s110 1703340663
!i10b 1
!s100 X5kFH2EX_Xz9m6PT0HcTh1
I5gUm6i8M^fh8^gU0mBZIf2
R0
w1702598112
8C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v
FC:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v
!i122 1
L0 7 70
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OT;L;2023.3;77
r1
!s85 0
31
Z4 !s108 1703340663.000000
!s107 C:/Users/Duncan/git/ForthCPU/busController/source/../../constants.v|C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/busController/source|-work|work|C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v|
!s101 -O0
!i113 1
Z5 o-work work -O0
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/busController/source -work work -O0
Z6 tCvgOpt 0
nbus@sequencer
vloadStoreGroupDecoder
2C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
R1
!i10b 1
!s100 <H0;o:bdWz<]@`>9DFNba2
I?^:^9b92N=iZTT1A:GCDP0
R0
w1701190993
8C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
!i122 3
L0 77 221
R2
R3
r1
!s85 0
31
R4
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source|-work|work|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|
!s101 -O0
!i113 1
R5
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source -work work -O0
R6
nload@store@group@decoder
vregisterSequencer
2C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
R1
!i10b 1
!s100 keHIdQnUPRVXok`^Dd4Sm1
IPCR@m>CT:Ic][<79OH`UC0
R0
w1701692852
8C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
FC:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
!i122 0
L0 33 143
R2
R3
r1
!s85 0
31
!s108 1703340662.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/registerSequencer/source|-work|work|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|
!s101 -O0
!i113 1
R5
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/registerSequencer/source -work work -O0
R6
nregister@sequencer
vtimingModel
2C:/Users/Duncan/git/ForthCPU/timingModel/source/timingModel.v
R1
!i10b 1
!s100 VO]Y[N^:N0GGC4mB:NG6k2
IIVQH;ZIFY1>lZ_6bLl^;Y0
R0
w1701619540
8C:/Users/Duncan/git/ForthCPU/timingModel/source/timingModel.v
FC:/Users/Duncan/git/ForthCPU/timingModel/source/timingModel.v
!i122 2
L0 5 229
R2
R3
r1
!s85 0
31
R4
!s107 C:/Users/Duncan/git/ForthCPU/timingModel/source/../../testSetup.v|C:/Users/Duncan/git/ForthCPU/timingModel/source/../../constants.v|C:/Users/Duncan/git/ForthCPU/timingModel/source/timingModel.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/timingModel/source|-work|work|C:/Users/Duncan/git/ForthCPU/timingModel/source/timingModel.v|
!s101 -O0
!i113 1
R5
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/timingModel/source -work work -O0
R6
ntiming@model
