HelpInfo,D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin\assistant
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||SlowFast.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/47||std1164.vhd(888);liberoaction://cross_probe/hdl/file/'D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/888
Implementation;Synthesis||CD630||@N: Synthesizing work.slowfast.architecture_slowfast.||SlowFast.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/48||SlowFast.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\hdl\SlowFast.vhd'/linenumber/19
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||SlowFast.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/49||SlowFast.vhd(72);liberoaction://cross_probe/hdl/file/'<project>\hdl\SlowFast.vhd'/linenumber/72
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist SlowFast ||SlowFast.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/177||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock SlowFast|Bclk which controls 9 sequential elements including Dout[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||SlowFast.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/207||slowfast.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\SlowFast.vhd'/linenumber/79
Implementation;Synthesis||MT530||@W:Found inferred clock SlowFast|Aclk which controls 6 sequential elements including shiftRegister[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||SlowFast.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/208||slowfast.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\SlowFast.vhd'/linenumber/47
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||SlowFast.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/210||null;null
Implementation;Synthesis||FP130||@N: Promoting Net reset_c on CLKINT  I_6 ||SlowFast.srr(306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/306||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Bclk_c on CLKINT  I_7 ||SlowFast.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/307||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Aclk_c on CLKINT  I_8 ||SlowFast.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/308||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock SlowFast|Bclk with period 10.00ns. Please declare a user-defined clock on port Bclk.||SlowFast.srr(358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/358||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock SlowFast|Aclk with period 10.00ns. Please declare a user-defined clock on port Aclk.||SlowFast.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/359||null;null
Implementation;Place and Route;RootName:SlowFast
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||SlowFast_layout_log.log;liberoaction://open_report/file/SlowFast_layout_log.log||(null);(null)
