INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3/vivado/vivado.srcs/sim_1/new/tb_dds_compiler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_dds_compiler'
