SCHM0103

HEADER
{
 FREEID 2727
 VARIABLES
 {
  #ARCHITECTURE="ULA"
  #BLOCKTABLE_FILE="#TABLE_LARC_2022.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="ULA"
  #LANGUAGE="VHDL"
  AUTHOR="Wilson Ruggiero"
  COMPANY="LARC-EPUSP"
  CREATIONDATE="20/11/2008"
  PAGECOUNT="2"
  TITLE="No Title"
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  INSTANCE  15, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DECLARATION="(NB - 1:0)"
    #LIBRARY="#terminals"
    #REFERENCE="A(NB - 1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="std_logic_vector"
   }
   COORD (320,500)
   VERTEXES ( (2,2541) )
  }
  TEXT  17, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (313,463,460,498)
   ALIGN 6
   MARGINS (1,1)
   PARENT 15
  }
  INSTANCE  18, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DECLARATION="(NB - 1:0)"
    #LIBRARY="#terminals"
    #REFERENCE="B(NB - 1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="std_logic_vector"
   }
   COORD (320,700)
   VERTEXES ( (2,2543) )
  }
  TEXT  20, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (313,663,460,698)
   ALIGN 6
   MARGINS (1,1)
   PARENT 18
  }
  INSTANCE  21, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DECLARATION="(NB - 1:0)"
    #LIBRARY="#terminals"
    #REFERENCE="C(NB - 1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="std_logic_vector"
   }
   COORD (1900,660)
   VERTEXES ( (2,2545) )
  }
  TEXT  23, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1952,582,1987,731)
   ALIGN 1
   MARGINS (1,1)
   PARENT 21
   ORIENTATION 5
  }
  INSTANCE  24, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="Veum"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (320,380)
   VERTEXES ( (2,2539) )
  }
  TEXT  26, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (322,343,400,378)
   ALIGN 6
   MARGINS (1,1)
   PARENT 24
  }
  INSTANCE  27, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="Zero"
    #SYMBOL="Output"
    #VHDL_TYPE="std_logic"
   }
   COORD (1900,920)
   VERTEXES ( (2,2549) )
  }
  TEXT  29, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1952,890,1987,952)
   ALIGN 1
   MARGINS (1,1)
   PARENT 27
   ORIENTATION 5
  }
  INSTANCE  30, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="Vaum"
    #SYMBOL="Output"
    #VHDL_TYPE="std_logic"
   }
   COORD (1900,980)
   ORIENTATION 3
   VERTEXES ( (2,2551) )
  }
  TEXT  32, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1942,980,1977,1058)
   ALIGN 1
   MARGINS (1,1)
   PARENT 30
   ORIENTATION 7
  }
  INSTANCE  33, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="Sinal"
    #SYMBOL="Output"
    #VHDL_TYPE="std_logic"
   }
   COORD (1900,860)
   ORIENTATION 3
   VERTEXES ( (2,2547) )
  }
  TEXT  35, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1952,810,1987,877)
   ALIGN 1
   MARGINS (1,1)
   PARENT 33
   ORIENTATION 7
  }
  INSTANCE  36, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DECLARATION="(2:0)"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="cUla(2:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="std_logic_vector"
   }
   COORD (320,760)
   ORIENTATION 3
   VERTEXES ( (2,2553) )
  }
  TEXT  38, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (320,723,441,758)
   ALIGN 4
   MARGINS (1,1)
   PARENT 36
   ORIENTATION 2
  }
  GENERIC  39, 0, 0
  {
   LABEL "Generic_1"
   TEXT "NB : integer := 8"
   RECT (300,220,600,300)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
  }
  VHDLDESIGNUNITHDR  40, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;\n"+
"use IEEE.std_logic_arith.all;\n"+
"use IEEE.std_logic_signed.all;"
   RECT (340,780,520,1280)
   ALIGN 2
   MARGINS (20,20)
   ORIENTATION 5
   MULTILINE
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
  }
  GENERIC  41, 0, 0
  {
   LABEL "Generic_2"
   TEXT "Tsom : time := 5 ns"
   RECT (960,220,1260,300)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
  }
  GENERIC  42, 0, 0
  {
   LABEL "Generic_3"
   TEXT "Tsub : time := 5 ns"
   RECT (1280,220,1580,300)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
  }
  SIGNALASSIGN  43, 0, 0
  {
   LABEL "SignalAssignments_1"
   TEXT 
"With cUla select\n"+
"\t\tS_NB <=\t(('0' &  A) + Veum )\t\t\twhen \"000\",\n"+
"\t\t\t\t\t\t\t\t(('0' &  A) + B + Veum )\twhen \"001\",\n"+
"\t\t\t\t\t\t\t\t(('0' &  B) + Veum )\t\t\twhen \"010\",\n"+
"\t\t\t\t\t\t\t\t(('0' &  A) - B + Veum )\twhen \"011\",\n"+
"\t\t\t\t\t\t\t\t('0' &  (A and B))\t\t\t\twhen \"100\",\n"+
"\t\t\t\t\t\t\t\t('0' &  (A or B))\t\t\t\t\twhen \"101\",\n"+
"\t\t\t\t\t\t\t\t('0' &  (A xor B))\t\t\t\t\twhen \"110\",\n"+
"\t\t\t\t\t\t\t\t('0' & (not A))\t\t\t\t\t\twhen \"111\",\n"+
"\t\t\t\t\t\t\t\t(others => '0')\t\t\t\t\twhen others;\n"+
"-- Saída de Vai um\n"+
"Vaum <=\tS_NB(NB) after Tsom;\n"+
"-- Resultado da Operação\n"+
"C <= S_NB(NB - 1 downto 0) after Ttrans  when cUla = \"000\" else\n"+
"\t\t\tS_NB(NB - 1 downto 0) after Tsom  when cUla = \"001\" else\n"+
"\t\t\tS_NB(NB - 1 downto 0) after Ttrans  when cUla = \"010\" else\n"+
"\t\t\tS_NB(NB - 1 downto 0) after Tsub  when cUla = \"011\" else\n"+
"\t\t\tS_NB(NB - 1 downto 0) after Tgate when cUla = \"100\"  else\n"+
"\t\t\tS_NB(NB - 1 downto 0) after Tgate when cUla =  \"101\" else\n"+
"\t\t\tS_NB(NB - 1 downto 0) after 2*Tgate when cUla =  \"110\" else\n"+
"\t\t\tS_NB(NB - 1 downto 0) after Tgate when cUla = \"111\";\n"+
"-- Atualização do sinal\n"+
"Sinal <= S_NB(NB - 1) after Tsom;\n"+
"-- Atualização de Zero\n"+
"Zero <= '1'  after Tsom when S_NB(NB - 1 downto 0) = Zer else\n"+
"\t\t\t\t\t'0' after Tsom ;\n"+
""
   RECT (560,320,1700,1220)
   MARGINS (20,20)
   FONT (12,0,0,400,0,0,0,"Arial")
   MULTILINE
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
   VTX (  2540, 2542, 2544, 2546, 2548, 2550, 2552, 2554 )
  }
  NET BUS  52, 0, 0
  NET BUS  58, 0, 0
  NET WIRE  59, 0, 0
  NET WIRE  61, 0, 0
  NET WIRE  63, 0, 0
  NET BUS  66, 0, 0
  ARCHITECTUREDECLARATIONS  67, 0, 0
  {
   LABEL "Architecture declarations"
   TEXT 
"signal S_NB : std_logic_vector (NB downto 0);\n"+
"signal Zer : std_logic_vector (NB - 1 downto 0) := (others => '0');\n"+
"signal Upper : std_logic_vector(NB downto 0) := ( '1', others => '0');"
   RECT (220,1300,1100,1440)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
  }
  GENERIC  68, 0, 0
  {
   LABEL "Generic_4"
   TEXT "Ttrans : time := 5 ns"
   RECT (1600,220,1920,300)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
  }
  NET WIRE  70, 0, 0
  NET BUS  101, 0, 0
  GENERIC  1329, 0, 0
  {
   LABEL "Generic_5"
   TEXT "Tgate : time := 1 ns"
   RECT (620,220,940,300)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
  }
  VTX  2539, 0, 0
  {
   COORD (320,380)
  }
  VTX  2540, 0, 0
  {
   COORD (560,380)
  }
  VTX  2541, 0, 0
  {
   COORD (320,500)
  }
  VTX  2542, 0, 0
  {
   COORD (560,500)
  }
  VTX  2543, 0, 0
  {
   COORD (320,700)
  }
  VTX  2544, 0, 0
  {
   COORD (560,700)
  }
  VTX  2545, 0, 0
  {
   COORD (1900,660)
  }
  VTX  2546, 0, 0
  {
   COORD (1700,660)
  }
  VTX  2547, 0, 0
  {
   COORD (1900,860)
  }
  VTX  2548, 0, 0
  {
   COORD (1700,860)
  }
  VTX  2549, 0, 0
  {
   COORD (1900,920)
  }
  VTX  2550, 0, 0
  {
   COORD (1700,920)
  }
  VTX  2551, 0, 0
  {
   COORD (1900,980)
  }
  VTX  2552, 0, 0
  {
   COORD (1700,980)
  }
  VTX  2553, 0, 0
  {
   COORD (320,760)
  }
  VTX  2554, 0, 0
  {
   COORD (560,760)
  }
  WIRE  2555, 0, 0
  {
   NET 70
   VTX 2539, 2540
  }
  BUS  2556, 0, 0
  {
   NET 52
   VTX 2541, 2542
  }
  BUS  2557, 0, 0
  {
   NET 58
   VTX 2543, 2544
  }
  BUS  2558, 0, 0
  {
   NET 66
   VTX 2545, 2546
  }
  WIRE  2559, 0, 0
  {
   NET 63
   VTX 2547, 2548
  }
  WIRE  2560, 0, 0
  {
   NET 61
   VTX 2549, 2550
  }
  WIRE  2561, 0, 0
  {
   NET 59
   VTX 2551, 2552
  }
  BUS  2562, 0, 0
  {
   NET 101
   VTX 2553, 2554
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1222031323"
   PAGENAME=""
   PAGENUMBER="1"
  }
 }
 
 BODY
 {
  TEXT  2713, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Criado em:"
   RECT (1140,1329,1261,1376)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (10,0,0,700,0,0,0,"Arial")
  }
  TEXT  2714, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (1320,1330,1980,1380)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (10,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  2715, 0, 0
  {
   PAGEALIGN 10
   TEXT "Título:"
   RECT (1141,1387,1215,1434)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (10,0,0,700,0,0,0,"Arial")
  }
  TEXT  2716, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (1310,1380,1980,1440)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (10,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  LINE  2717, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1120,1320), (2000,1320) )
   FILL (1,(0,0,0),0)
  }
  LINE  2718, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1120,1380), (2000,1380) )
   FILL (1,(0,0,0),0)
  }
  LINE  2719, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1300,1320), (1300,1500) )
  }
  TEXT  2720, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"PCS 2022:\n"+
"Organização de Computadores"
   RECT (1140,1240,1485,1296)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (10,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  LINE  2721, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1500,1220), (1500,1320) )
  }
  LINE  2722, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1120,1440), (2000,1440) )
   FILL (1,(0,0,0),0)
  }
  TEXT  2723, 0, 0
  {
   PAGEALIGN 10
   TEXT "Página:"
   RECT (1140,1447,1226,1494)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (10,0,0,700,0,0,0,"Arial")
  }
  TEXT  2724, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (1310,1440,1980,1500)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (10,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  LINKBMPPICT  2725, 0, 0
  {
   FILENAME ".\\..\\..\\..\\..\\Program Files\\Aldec\\Active-HDL 7.3\\dat\\logo_LARC.bmp"
   RECT (1600,1240,1860,1320)
  }
  RECT  2726, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   AREA (1120,1220,2000,1500)
   FILL (1,(0,0,0),0)
  }
 }
 
}

