// Seed: 1758205816
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_5;
  ;
  logic id_6;
  ;
  assign id_5[1] = (id_1);
endmodule
module module_1 #(
    parameter id_3 = 32'd72
) (
    output tri0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input tri0 _id_3,
    output tri1 id_4,
    output tri0 id_5,
    input uwire id_6,
    output wand id_7,
    input wand id_8,
    output tri0 id_9,
    output wire id_10,
    output supply0 id_11,
    input uwire id_12,
    input uwire id_13
);
  supply1 [id_3 : -1 'b0] id_15 = -1;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
