
*** Running vivado
    with args -log riscv_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_top.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Dec 30 23:19:13 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source riscv_top.tcl -notrace
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 491.285 ; gain = 211.832
Command: read_checkpoint -auto_incremental -incremental C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/utils_1/imports/synth_1/controller.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/utils_1/imports/synth_1/controller.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top riscv_top -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1116
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1000.863 ; gain = 497.070
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'MemWriteM' is not allowed [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/riscv_top.sv:27]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'InstrF' is not allowed [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/riscv_top.sv:40]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'PCF' is not allowed [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/riscv_top.sv:40]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'ALUResultM' is not allowed [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/riscv_top.sv:55]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'WriteDataM' is not allowed [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/riscv_top.sv:55]
INFO: [Synth 8-6157] synthesizing module 'riscv_top' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/riscv_top.sv:4]
INFO: [Synth 8-6157] synthesizing module 'if_stage' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/if_stage.sv:4]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/adder.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/adder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/flopenr.sv:4]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/flopenr.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/mux2.sv:4]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/mux2.sv:4]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/imem.sv:4]
INFO: [Synth 8-3876] $readmem data file 'riscvtext.txt' is read successfully [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/imem.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'imem' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/imem.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'if_stage' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/if_stage.sv:4]
INFO: [Synth 8-6157] synthesizing module 'flopenrc' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/flopenrc.sv:4]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenrc' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/flopenrc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'id_stage' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/id_stage.sv:4]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/regfile.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/regfile.sv:4]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/extend.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/extend.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'extend' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/extend.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'id_stage' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/id_stage.sv:4]
INFO: [Synth 8-6157] synthesizing module 'floprc' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/floprc.sv:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/floprc.sv:3]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized0' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/floprc.sv:3]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized0' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/floprc.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ex_stage' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/ex_stage.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/mux3.sv:4]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/mux3.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/ALU.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/ALU.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ex_stage' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/ex_stage.sv:4]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/flopr.sv:3]
	Parameter WIDTH bound to: 101 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/flopr.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mem_stage' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/mem_stage.sv:4]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/dmem.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/dmem.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mem_stage' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/mem_stage.sv:4]
INFO: [Synth 8-6157] synthesizing module 'wb_stage' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/wb_stage.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'wb_stage' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/wb_stage.sv:4]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/controller.sv:4]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/maindec.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/maindec.sv:4]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/aludec.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/aludec.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/controller.sv:4]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized1' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/floprc.sv:3]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized1' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/floprc.sv:3]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized0' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/flopr.sv:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized0' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/flopr.sv:3]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized1' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/flopr.sv:3]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized1' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/flopr.sv:3]
INFO: [Synth 8-6157] synthesizing module 'HazardUnit' [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/HazardUnit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'HazardUnit' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/HazardUnit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'riscv_top' (0#1) [C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.srcs/sources_1/new/riscv_top.sv:4]
WARNING: [Synth 8-7129] Port a[31] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[30] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[29] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[28] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[27] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[26] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[25] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[24] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[23] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[22] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[21] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[20] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[19] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[18] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[17] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[16] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[15] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[14] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[13] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[12] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[11] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[10] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[9] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[8] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstrD[6] in module id_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstrD[5] in module id_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstrD[4] in module id_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstrD[3] in module id_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstrD[2] in module id_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstrD[1] in module id_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstrD[0] in module id_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module imem is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1108.477 ; gain = 604.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1108.477 ; gain = 604.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1108.477 ; gain = 604.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1109.293 ; gain = 605.500
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	              101 Bit    Registers := 2     
	               32 Bit    Registers := 9     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 18    
	  22 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1340.406 ; gain = 836.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------------------+-----------+----------------------+----------------+
|riscv_top   | memory/dmem/RAM_reg    | Implied   | 64 x 32              | RAM64X1S x 32  | 
|riscv_top   | decode/regfile/RAM_reg | Implied   | 32 x 32              | RAM32M x 12    | 
+------------+------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1340.406 ; gain = 836.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------------------+-----------+----------------------+----------------+
|riscv_top   | memory/dmem/RAM_reg    | Implied   | 64 x 32              | RAM64X1S x 32  | 
|riscv_top   | decode/regfile/RAM_reg | Implied   | 32 x 32              | RAM32M x 12    | 
+------------+------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1340.406 ; gain = 836.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1521.637 ; gain = 1017.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1521.637 ; gain = 1017.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1521.637 ; gain = 1017.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1521.637 ; gain = 1017.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1521.637 ; gain = 1017.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1521.637 ; gain = 1017.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    44|
|3     |LUT1     |     4|
|4     |LUT2     |   221|
|5     |LUT3     |    89|
|6     |LUT4     |    78|
|7     |LUT5     |   201|
|8     |LUT6     |   108|
|9     |RAM32M   |    10|
|10    |RAM32X1D |     4|
|11    |RAM64X1S |    32|
|12    |FDCE     |   492|
|13    |IBUF     |     2|
|14    |OBUF     |   129|
+------+---------+------+

Report Instance Areas: 
+------+--------------------+-------------------------+------+
|      |Instance            |Module                   |Cells |
+------+--------------------+-------------------------+------+
|1     |top                 |                         |  1415|
|2     |  decode            |id_stage                 |    14|
|3     |    regfile         |regfile                  |    14|
|4     |  ex_to_mem         |flopr                    |   198|
|5     |  ex_to_mem_control |flopr__parameterized0    |     4|
|6     |  execute           |ex_stage                 |    47|
|7     |    ALU             |ALU                      |    38|
|8     |    ex_add          |adder_9                  |     9|
|9     |  fetch             |if_stage                 |   189|
|10    |    pcadd4          |adder                    |    36|
|11    |    pcreg           |flopenr                  |   153|
|12    |  id_to_ex_control  |floprc__parameterized1   |   107|
|13    |  imm_pipe          |floprc                   |    33|
|14    |  instr_if_id_pipe  |flopenrc                 |    95|
|15    |  mem_to_wb         |flopr_0                  |   137|
|16    |  mem_to_wb_control |flopr__parameterized1    |     3|
|17    |  memory            |mem_stage                |    32|
|18    |    dmem            |dmem                     |    32|
|19    |  pc4_if_id_pipe    |flopenrc_1               |    62|
|20    |  pc4_pipe          |floprc_2                 |    31|
|21    |  pc_if_id_pipe     |flopenrc_3               |    64|
|22    |  pc_pipe           |floprc_4                 |    63|
|23    |  rd1_pipe          |floprc_5                 |    32|
|24    |  rd2_pipe          |floprc_6                 |    33|
|25    |  rd_pipe           |floprc__parameterized0   |    12|
|26    |  rs1_pipe          |floprc__parameterized0_7 |     4|
|27    |  rs2_pipe          |floprc__parameterized0_8 |   122|
+------+--------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1521.637 ; gain = 1017.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1521.637 ; gain = 1017.844
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1521.637 ; gain = 1017.844
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1537.664 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 14 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1645.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

Synth Design complete | Checksum: 1e598c24
INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1645.812 ; gain = 1148.047
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1645.812 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/gt111/RISC_V_single_cycle/RISC_V_single_cycle.runs/synth_1/riscv_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file riscv_top_utilization_synth.rpt -pb riscv_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 30 23:20:21 2025...
