{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 00:02:26 2011 " "Info: Processing started: Thu Apr 07 00:02:26 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 7seg_overflow -c 7seg_overflow --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 7seg_overflow -c 7seg_overflow --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "in_2\[0\] c 12.745 ns Longest " "Info: Longest tpd from source pin \"in_2\[0\]\" to destination pin \"c\" is 12.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns in_2\[0\] 1 PIN PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_W12; Fanout = 2; PIN Node = 'in_2\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_2[0] } "NODE_NAME" } } { "7seg_overflow.vhd" "" { Text "C:/Documents and Settings/ra083345/Desktop/MC613/Lab4/Q01d/7seg_overflow.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.319 ns) 3.153 ns ripple_carry_4:ripple\|full_adder:\\adders:0:fulladders\|C_OUT~0 2 COMB LCCOMB_X7_Y14_N26 2 " "Info: 2: + IC(1.828 ns) + CELL(0.319 ns) = 3.153 ns; Loc. = LCCOMB_X7_Y14_N26; Fanout = 2; COMB Node = 'ripple_carry_4:ripple\|full_adder:\\adders:0:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { in_2[0] ripple_carry_4:ripple|full_adder:\adders:0:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "c:/documents and settings/ra083345/desktop/mc613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.521 ns) 4.017 ns ripple_carry_4:ripple\|full_adder:\\adders:1:fulladders\|C_OUT~0 3 COMB LCCOMB_X7_Y14_N30 3 " "Info: 3: + IC(0.343 ns) + CELL(0.521 ns) = 4.017 ns; Loc. = LCCOMB_X7_Y14_N30; Fanout = 3; COMB Node = 'ripple_carry_4:ripple\|full_adder:\\adders:1:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { ripple_carry_4:ripple|full_adder:\adders:0:fulladders|C_OUT~0 ripple_carry_4:ripple|full_adder:\adders:1:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "c:/documents and settings/ra083345/desktop/mc613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.521 ns) 4.886 ns ripple_carry_4:ripple\|full_adder:\\adders:2:fulladders\|C_OUT~0 4 COMB LCCOMB_X7_Y14_N20 2 " "Info: 4: + IC(0.348 ns) + CELL(0.521 ns) = 4.886 ns; Loc. = LCCOMB_X7_Y14_N20; Fanout = 2; COMB Node = 'ripple_carry_4:ripple\|full_adder:\\adders:2:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { ripple_carry_4:ripple|full_adder:\adders:1:fulladders|C_OUT~0 ripple_carry_4:ripple|full_adder:\adders:2:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "c:/documents and settings/ra083345/desktop/mc613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.545 ns) 5.780 ns ripple_carry_4:ripple\|full_adder:\\adders:3:fulladders\|C_OUT~0 5 COMB LCCOMB_X7_Y14_N6 1 " "Info: 5: + IC(0.349 ns) + CELL(0.545 ns) = 5.780 ns; Loc. = LCCOMB_X7_Y14_N6; Fanout = 1; COMB Node = 'ripple_carry_4:ripple\|full_adder:\\adders:3:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { ripple_carry_4:ripple|full_adder:\adders:2:fulladders|C_OUT~0 ripple_carry_4:ripple|full_adder:\adders:3:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "c:/documents and settings/ra083345/desktop/mc613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.125 ns) + CELL(2.840 ns) 12.745 ns c 6 PIN PIN_R20 0 " "Info: 6: + IC(4.125 ns) + CELL(2.840 ns) = 12.745 ns; Loc. = PIN_R20; Fanout = 0; PIN Node = 'c'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.965 ns" { ripple_carry_4:ripple|full_adder:\adders:3:fulladders|C_OUT~0 c } "NODE_NAME" } } { "7seg_overflow.vhd" "" { Text "C:/Documents and Settings/ra083345/Desktop/MC613/Lab4/Q01d/7seg_overflow.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.752 ns ( 45.13 % ) " "Info: Total cell delay = 5.752 ns ( 45.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.993 ns ( 54.87 % ) " "Info: Total interconnect delay = 6.993 ns ( 54.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.745 ns" { in_2[0] ripple_carry_4:ripple|full_adder:\adders:0:fulladders|C_OUT~0 ripple_carry_4:ripple|full_adder:\adders:1:fulladders|C_OUT~0 ripple_carry_4:ripple|full_adder:\adders:2:fulladders|C_OUT~0 ripple_carry_4:ripple|full_adder:\adders:3:fulladders|C_OUT~0 c } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "12.745 ns" { in_2[0] {} in_2[0]~combout {} ripple_carry_4:ripple|full_adder:\adders:0:fulladders|C_OUT~0 {} ripple_carry_4:ripple|full_adder:\adders:1:fulladders|C_OUT~0 {} ripple_carry_4:ripple|full_adder:\adders:2:fulladders|C_OUT~0 {} ripple_carry_4:ripple|full_adder:\adders:3:fulladders|C_OUT~0 {} c {} } { 0.000ns 0.000ns 1.828ns 0.343ns 0.348ns 0.349ns 4.125ns } { 0.000ns 1.006ns 0.319ns 0.521ns 0.521ns 0.545ns 2.840ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 00:02:26 2011 " "Info: Processing ended: Thu Apr 07 00:02:26 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
