# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../MIPS_2020.srcs/sources_1/new/IFETCH.v" \
"../../../../MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v" \
"../../../../MIPS_2020.srcs/sources_1/new/PC.v" \
"../../../../MIPS_2020.srcs/sources_1/new/PC_MUX.v" \
"../../../../MIPS_2020.srcs/sources_1/new/PC_SUM.v" \
"../../../../MIPS_2020.srcs/sim_1/new/TB_IFETCH.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
