#@ # 
#@ # Running icc_shell Version J-2014.09-SP3 for amd64 -- Jan 13, 2015
#@ # Date:   Sun Apr 19 17:06:03 2015
#@ # Run by: cs199-ak@hpse-15.CS.Berkeley.EDU
#@ 

source -echo -verbose /home/cc/cs199/fa13/class/cs199-akd/241b/Project/git/ecc/srambuilder/build-rvt/icc-par/build-iccdp-2015-04-19_17-05/init_design_icc.tcl
#@ # -- Starting source /home/cc/cs199/fa13/class/cs199-akd/241b/Project/git/ecc/srambuilder/build-rvt/icc-par/build-iccdp-2015-04-19_17-05/init_design_icc.tcl

#@ ##########################################################################################
#@ # Version: D-2010.03-SP2 (July 6, 2010)
#@ # Copyright (C) 2007-2010 Synopsys, Inc. All rights reserved.
#@ ##########################################################################################
#@ ##########################################################################################
#@ ## init_design_icc.tcl : initial scripts that reads the design, applies constraints and
#@ ##                   generates a zero interconnect timing report
#@ ##########################################################################################
#@ 
#@ source icc_setup.tcl
#@ # -- Starting source icc_setup.tcl

#@ ##########################################################################################
#@ # Variables for ICC-RM, ICC DP-RM, and ICC Hierarchical-RM
#@ # Script: icc_setup.tcl
#@ # Version: D-2010.03-SP2 (July 6, 2010)
#@ # Copyright (C) 2007-2010 Synopsys, Inc. All rights reserved.
#@ ##########################################################################################
#@ 
#@ # sourcing the common variables
#@ source make_generated_vars.tcl
#@ # -- Starting source make_generated_vars.tcl

#@ set DESIGN_NAME                 "enc_top";
#@ set STRIP_PATH                  "enc_top_tb/DUT0 ";
#@ set ADDITIONAL_SEARCH_PATH      "/home/ff/ee241/stdcells/synopsys-32nm/multi_vt/db /home/ff/ee241/stdcells/synopsys-32nm/multi_vt/mw ../../dc-syn/current-dc/results ";
#@ set TARGET_LIBRARY_FILES        "saed32rvt_tt1p05v25c.db  ";
#@ set MW_REFERENCE_LIB_DIRS       "/home/ff/ee241/stdcells/synopsys-32nm/multi_vt/mw/cells_rvt.mw ";
#@ set MIN_LIBRARY_FILES           "";
#@ set TECH_FILE                   "/home/ff/ee241/stdcells/synopsys-32nm/multi_vt/techfile/techfile.tf";
#@ set MAP_FILE                    "/home/ff/ee241/stdcells/synopsys-32nm/multi_vt/techfile/tech2itf.map";
#@ set TLUPLUS_MAX_FILE            "/home/ff/ee241/stdcells/synopsys-32nm/multi_vt/tluplus/max.tluplus";
#@ set TLUPLUS_MIN_FILE            "/home/ff/ee241/stdcells/synopsys-32nm/multi_vt/tluplus/min.tluplus";
#@ set REPORTS_DIR                 "reports";
#@ set RESULTS_DIR                 "results";
#@ set FILLER_CELL                 "SHFILL128_RVT SHFILL64_RVT SHFILL3_RVT SHFILL2_RVT SHFILL1_RVT";
#@ set REPORTING_EFFORT            "OFF";
#@ set PNR_EFFORT                  "low";
#@ 
#@ set ICC_FLOORPLAN_CEL            "init_design_icc";
#@ 
#@ # -- End source make_generated_vars.tcl

#@ source common_setup.tcl
#@ # -- Starting source common_setup.tcl

#@ ##########################################################################################
#@ # Variables common to all RM scripts
#@ # Script: common_setup.tcl
#@ # Version: D-2010.03-SP2 (July 6, 2010)
#@ # Copyright (C) 2007-2010 Synopsys All rights reserved.
#@ ##########################################################################################
#@ 
#@ #YUNSUP: this is set by make_generated_vars.tcl
#@ #set DESIGN_NAME                   ""  ;#  The name of the top-level design
#@ 
#@ set DESIGN_REF_DATA_PATH          ""  ;#  Absolute path prefix variable for library/design data.
#@ #  Use this variable to prefix the common absolute path to
#@ #  the common variables defined below.
#@ #  Absolute paths are mandatory for hierarchical RM flow.
#@ 
#@ ##########################################################################################
#@ # Hierarchical Flow Design Variables
#@ ##########################################################################################
#@ 
#@ set HIERARCHICAL_DESIGNS           "" ;# List of hierarchical block design names "DesignA DesignB" ...
#@ set HIERARCHICAL_CELLS             "" ;# List of hierarchical block cell instance names "u_DesignA u_DesignB" ...
#@ 
#@ ##########################################################################################
#@ # Library Setup Variables
#@ ##########################################################################################
#@ 
#@ # For the following variables, use a blank space to separate multiple entries
#@ # Example: set TARGET_LIBRARY_FILES "lib1.db lib2.db lib3.db"
#@ 
#@ #YUNSUP: this is set by make_generated_vars.tcl
#@ #set ADDITIONAL_SEARCH_PATH        ""  ;#  Additional search path to be added to the default search path
#@ 
#@ #YUNSUP: this is set by make_generated_vars.tcl
#@ #set TARGET_LIBRARY_FILES          ""  ;#  Target technology logical libraries
#@ set ADDITIONAL_LINK_LIB_FILES     ""  ;#  Extra link logical libraries not included in TARGET_LIBRARY_FILES
#@ 
#@ #set MIN_LIBRARY_FILES             ""  ;#  List of max min library pairs "max1 min1 max2 min2 max3 min3"...
#@ 
#@ #YUNSUP: this is set by make_generated_vars.tcl
#@ #set MW_REFERENCE_LIB_DIRS         ""  ;#  Milkyway reference libraries (include IC Compiler ILMs here)
#@ 
#@ set MW_REFERENCE_CONTROL_FILE     ""  ;#  Reference Control file to define the MW ref libs
#@ 
#@ #YUNSUP: this is set by make_generated_vars.tcl
#@ #set TECH_FILE                     ""  ;#  Milkyway technology file
#@ #set MAP_FILE                      ""  ;#  Mapping file for TLUplus
#@ #set TLUPLUS_MAX_FILE              ""  ;#  Max TLUplus file
#@ #set TLUPLUS_MIN_FILE              ""  ;#  Min TLUplus file
#@ 
#@ 
#@ set MW_POWER_NET                "VDD" ;#
#@ set MW_POWER_PORT               "VDD" ;#
#@ set MW_GROUND_NET               "VSS" ;#
#@ set MW_GROUND_PORT              "VSS" ;#
#@ 
#@ set MIN_ROUTING_LAYER            "M2"   ;# Min routing layer
#@ set MAX_ROUTING_LAYER            "M5"   ;# Max routing layer
#@ 
#@ set LIBRARY_DONT_USE_FILE        ""   ;# Tcl file with library modifications for dont_use
#@ 
#@ ##########################################################################################
#@ # Multi-Voltage Common Variables
#@ #
#@ # Define the following MV common variables for the RM scripts for multi-voltage flows.
#@ # Use as few or as many of the following definitions as needed by your design.
#@ ##########################################################################################
#@ 
#@ set PD1                          ""           ;# Name of power domain/voltage area  1
#@ set PD1_CELLS                    ""           ;# Instances to include in power domain/voltage area 1
#@ set VA1_COORDINATES              {}           ;# Coordinates for voltage area 1
#@ set MW_POWER_NET1                "VDD1"       ;# Power net for voltage area 1
#@ set MW_POWER_PORT1               "VDD"        ;# Power port for voltage area 1
#@ 
#@ set PD2                          ""           ;# Name of power domain/voltage area  2
#@ set PD2_CELLS                    ""           ;# Instances to include in power domain/voltage area 2
#@ set VA2_COORDINATES              {}           ;# Coordinates for voltage area 2
#@ set MW_POWER_NET2                "VDD2"       ;# Power net for voltage area 2
#@ set MW_POWER_PORT2               "VDD"        ;# Power port for voltage area 2
#@ 
#@ set PD3                          ""           ;# Name of power domain/voltage area  3
#@ set PD3_CELLS                    ""           ;# Instances to include in power domain/voltage area 3
#@ set VA3_COORDINATES              {}           ;# Coordinates for voltage area 3
#@ set MW_POWER_NET3                "VDD3"       ;# Power net for voltage area 3
#@ set MW_POWER_PORT3               "VDD"        ;# Power port for voltage area 3
#@ 
#@ set PD4                          ""           ;# Name of power domain/voltage area  4
#@ set PD4_CELLS                    ""           ;# Instances to include in power domain/voltage area 4
#@ set VA4_COORDINATES              {}           ;# Coordinates for voltage area 4
#@ set MW_POWER_NET4                "VDD4"       ;# Power net for voltage area 4
#@ set MW_POWER_PORT4               "VDD"        ;# Power port for voltage area 4
#@ # -- End source common_setup.tcl

#@ 
#@ ###############################
#@ ## General ICC variables
#@ ###############################
#@ set ICC_INPUT_CEL                 "${DESIGN_NAME}_DCT" ;# CEL created in DCT
#@ set PNET_METAL_LIST               ""           ;# List of metals in the design to be used for (partial) pnet options
#@ set PNET_METAL_LIST_COMPLETE	  ""	       ;# List of metals in the design to be used for (complete) pnet options
#@ set ICC_IN_DONT_USE_FILE          "$LIBRARY_DONT_USE_FILE" ;# file of master don't use commands
#@ set ICC_FIX_HOLD_PREFER_CELLS     ""           ;# Syntax: library/cell_name - Example: slow/DLY1X1 slow/DLY1X4
#@ set ICC_MAX_AREA                  ""           ;# max_area value used during area optimization
#@ set AREA_CRITICAL_RANGE_PRE_CTS   ""           ;# area critical range use during area opto during place_opt
#@ set AREA_CRITICAL_RANGE_POST_CTS  ""           ;# area critical range use during area opto during post CTS opt
#@ set AREA_CRITICAL_RANGE_POST_RT   ""           ;# area critical range use during area opto during route_opt
#@ set POWER_CRITICAL_RANGE_PRE_CTS  ""           ;# power critical range use during area opto during place_opt
#@ set POWER_CRITICAL_RANGE_POST_CTS ""           ;# power critical range use during area opto during post CTS opt
#@ set POWER_CRITICAL_RANGE_POST_RT  ""           ;# power critical range use during area opto during route_opt
#@ set ICC_NUM_CPUS                  1            ;# number of cpus for distributed processing;
#@ ;# specify a number greater than 1 to enable it for classic router based route_opt and insert_redundant_via commands
#@ set ICC_NUM_CORES                 1            ;# number of cores on the local host for multicore support;
#@ ;# specify a number greater than 1 to enable it for the core commands
#@ # YUNSUP: changed for fast p&r
#@ set ICC_REPORTING_EFFORT          ${REPORTING_EFFORT}        ;# OFF|MED|LOW when set to OFF,no reporting is done; when set to LOW, report_timing/report_qor are skipped in clock_opt_cts
#@ # YUNSUP: changed for fast p&r
#@ set ICC_SANITY_CHECK              FALSE         ;# TRUE|FALSE, set TRUE to perform check_physical_design
#@ set ICC_ENABLE_CHECKPOINT	  FALSE	       ;# TRUE|FALSE, set TRUE to perform checkpoint strategy for optimization commands
#@ ;# Please ensure there's enough disk space before enabling this feature. Refer to set_checkpoint_strategy man page for details.
#@ 
#@ set ICC_TIE_CELL_FLOW             FALSE        ;# TRUE|FALSE, set TRUE if you want TIE-CELLS to be used during opto instead of TIE-nets
#@ set ICC_LOW_POWER_PLACEMENT	  FALSE	       ;# TRUE|FALSE, when set to TRUE, set_power_options -low_power_placement will be set to true
#@ set LEAKAGE_POWER                 TRUE         ;# TRUE|FALSE; set to TRUE to enable leakage optimization flow
#@ set DYNAMIC_POWER                 FALSE	       ;# TRUE|FALSE; set to TRUE to enable dynamic power optimization flow
#@ set DFT                           FALSE	       ;# TRUE|FALSE; set to TRUE to enable scan reordering flow
#@ # YUNSUP: changed for fast p&r
#@ set ICC_DBL_VIA                   FALSE        ;# TRUE|FALSE; set to TRUE to enable detail route wire spreading
#@ set ICC_FIX_ANTENNA               FALSE        ;# TRUE|FALSE: set to TRUE to enable antenna fixing
#@ set ADD_FILLER_CELL               TRUE         ;# TRUE|FALSE; set to TRUE to enable std cells filler insertion
#@ # YUNSUP: changed for fast p&r
#@ set ICC_REDUCE_CRITICAL_AREA      FALSE        ;# TRUE|FALSE; set to TRUE to enable detail route wire spreading
#@ set ICC_CREATE_MODEL              FALSE        ;# TRUE|FALSE; used for ILM/FRAM creation for the blocks in HRM
#@ # YUNSUP: read from ddc
#@ set ICC_INIT_DESIGN_INPUT         "DDC"         ;# VERILOG|DDC|MW; specify starting point
#@ # YUNSUP: make our own floorplan
#@ set ICC_FLOORPLAN_INPUT           "USER_FILE"        ;# DEF|FP_FILE|CREATE|USER_FILE|SKIP
#@ set ADD_METAL_FILL                "ICC"        ;# NONE|ICC|HERCULES|ICV; will start metal fill
#@ ;# ICC : will start timing driven metal fill using ICC's command
#@ ;# HERCULES : will start signoff metal fill using Hercules
#@ ;# ICV : will start signoff metal fill using ICV
#@ 
#@ # YUNSUP: changed for fast p&r
#@ set PLACE_OPT_EFFORT 		 ${PNR_EFFORT}      ;# low|medium|high; choose effort level for place_opt command
#@ # YUNSUP: changed for fast p&r
#@ set ROUTE_OPT_EFFORT 		 ${PNR_EFFORT}      ;# low|medium|high; choose effort level for route_opt command
#@ set PLACE_OPT_CONGESTION         TRUE          ;# TRUE|FALSE; set TRUE to enable congestion removal during place_opt
#@ 
#@ ###############################
#@ ## Cellname variables
#@ ###############################
#@ #YUNSUP: this is set by make_generated_vars.tcl
#@ #set ICC_FLOORPLAN_CEL            "init_design_icc"
#@ set ICC_PLACE_OPT_CEL            "place_opt_icc"
#@ set ICC_CLOCK_OPT_CTS_CEL        "clock_opt_cts_icc"
#@ set ICC_CLOCK_OPT_PSYN_CEL       "clock_opt_psyn_icc"
#@ set ICC_CLOCK_OPT_ROUTE_CEL      "clock_opt_route_icc"
#@ set ICC_ROUTE_CEL                "route_icc"
#@ set ICC_ROUTE_OPT_CEL            "route_opt_icc"
#@ set ICC_CHIP_FINISH_CEL          "chip_finish_icc"
#@ set ICC_SIGNOFF_CEL              "signoff_icc"
#@ set ICC_SIGNOFF_OPT_CEL          "signoff_opt_icc"
#@ set ICC_METAL_FILL_CEL           "metal_fill_icc"
#@ 
#@ set ICC_ECO_STARTING_CEL	 $ICC_METAL_FILL_CEL         ;# CEL to run ECO on (contains original pre-tape-out database)
#@ set ICC_ECO_CEL             	 "eco_icc"                   ;# CEL after running the ECO (contains new eco netlist)
#@ set ICC_FOCAL_OPT_STARTING_CEL	 $ICC_CHIP_FINISH_CEL        ;# CEL to run focal_opt on
#@ set ICC_FOCAL_OPT_CEL       	 "focal_opt_icc"             ;# CEL after running focal_opt
#@ 
#@ set ICC_DP_CREATE_PLANGROUPS_CEL "create_plangroups_dp"
#@ set ICC_DP_ROUTEABILITY_ON_PLANGROUPS_CEL "routeability_on_plangroups_dp"
#@ set ICC_DP_PIN_ASSIGNMENT_BUDGETING_CEL	 "pin_assignment_budgeting_dp"
#@ set ICC_DP_COMMIT_CEL		 "commit_dp"
#@ 
#@ 
#@ ###############################
#@ ## Timing variables
#@ ###############################
#@ set ICC_APPLY_RM_DERATING               TRUE 	;# TRUE|FALSE; when set to FALSE, the derating is assumed to be in the SDC
#@ set ICC_LATE_DERATING_FACTOR	        1.01 	;# Late derating factor, used for both data and clock
#@ set ICC_EARLY_DERATING_FACTOR	        0.99 	;# Early derating factor, used for both data and clock
#@ 
#@ set ICC_APPLY_RM_UNCERTAINTY_PRECTS     FALSE	;# TRUE|FALSE; when set to TRUE, user uncertainty will be replaced by $ICC_UNCERTAINTY_PRECTS
#@ set ICC_APPLY_RM_UNCERTAINTY_POSTCTS    FALSE	;# TRUE|FALSE; when set to TRUE, user uncertainty will be replaced by $ICC_UNCERTAINTY_POSTCTS
#@ set ICC_UNCERTAINTY_PRECTS_FILE         ""   	;# pre-cts uncertainty file used during place_opt
#@ set ICC_UNCERTAINTY_POSTCTS_FILE        ""   	;# post-cts uncertainty file used during post cts opto and route_opt
#@ set ICC_MAX_TRANSITION                  ""   	;# max_transition value set on the design
#@ set ICC_CRITICAL_RANGE                  ""   	;# critical_range set on the design ; default = 50% of each clock period
#@ set ICC_MAX_FANOUT                      ""   	;# max_fanout value set on the design
#@ set ICC_FULL_ARNOLDI                    FALSE	;# TRUE|FALSE; when set to TRUE, will enable full arnoldi, i.e. no net filtering
#@ 
#@ 
#@ ###############################
#@ ## Floorplan Input variables          		
#@ ###############################
#@ set ICC_IN_DEF_FILE		  	""	;# Complete floorplan file in DEF format
#@ set ICC_IN_FLOORPLAN_FILE	  	""	;# Complete floorplan file generated by write_floorplan
#@ set ICC_IN_FLOORPLAN_USER_FILE	  	"floorplan.tcl"	;# Complete floorplan file generated by user ;this file will simply be sourced
#@ set ICC_IN_TDF_FILE 		  	""	;# TDF file which contains pad or pin information
#@ set ICC_IN_PHYSICAL_ONLY_CELLS_CREATION_FILE "" ;# a file to include physical only cell creation commands to be sourced
#@ ;# e.g. create_cell {vdd1left vdd1right vdd1top vdd1bottom} pvdi
#@ set ICC_IN_PHYSICAL_ONLY_CELLS_CONNECTION_FILE "" ;# a file to include physical only cell connection commands to be sourced
#@ ;# e.g. derive_pg_connection -power_net $MW_POWER_NET -power_pin $MW_POWER_PORT -ground_net $MW_GROUND_NET -ground_pin $MW_GROUND_PORT -cells {vdd1left vdd1right vdd1top vdd1bottom}
#@ 
#@ set ICC_PHYSICAL_CONSTRAINTS_FILE 	""	;# Can you used to add extra floorplan info  -sourced after floorplan creation
#@ set CUSTOM_CONNECT_PG_NETS_SCRIPT 	""      ;# If not defined as "", source this file
#@ 
#@ 
#@ ###############################
#@ ## MV Input variables
#@ ###############################
#@ set AO_INSTANCES                        {}     	;# list of instances that require AO synthesis (e.g. {TOP/INST2, TOP/INST3}
#@ set ICC_DP_AUTO_CREATE_VA               FALSE  	;# TRUE|FALSE; if TRUE, automatically creates voltage area based on user specified utilization
#@ set CUSTOM_POWER_SWITCH_SCRIPT          ""     	;# script to define the headers_footers and connect the sleep pin
#@ set CUSTOM_CREATE_VA_SCRIPT             ""     	;# script to define the voltage area creation commands for your design
#@ set CUSTOM_SECONDARY_POWER_ROUTE_SCRIPT ""     	;# script to define the pre_route_standard_cells command for the AO/RR cells.
#@ set RR_CELLS                            ""     	;# e.g. "RSD" if each Retention Register contains RSD in its name
#@ set CUSTOM_LOAD_ASCII_UPF_SCRIPT_LIST   ""     	;# for upf flow with ascii inputs, provide a list of scripts for each power domain and top
#@ set ICC_UPF_PM_CELL_EXISTING		FALSE	;# TRUE|FALSE; specify if design contains pre-existing power_management cells
#@ set ICC_UPF_PM_CELL_INSERTION		FALSE	;# TRUE|FALSE; if TRUE, runs insert_mv_cells
#@ 
#@ ###############################
#@ ## MCMM Input variables
#@ ###############################
#@ set ICC_MCMM_SCENARIOS_FILE             ""     	;# file containing all scenario definitions - example in icc_scripts/mcmm.scenarios.example
#@ set ICC_MCMM_PLACE_OPT_SCENARIOS        ""     	;# list of scenarios to be made active during place_opt; optional; by default all scenarios will be made active
#@ set ICC_MCMM_CLOCK_OPT_PSYN_SCENARIOS   ""     	;# list of scenarios to be made active during post CTS opto (pre-route); optional; by default all scenarios will be made active
#@ set ICC_MCMM_CLOCK_OPT_ROUTE_SCENARIOS  ""     	;# list of scenarios to be made active during clock routing; optional; by default all scenarios will be made active
#@ set ICC_MCMM_ROUTE_SCENARIOS            ""     	;# list of scenarios to be made active during signal routing; optional; by default all scenarios will be made active
#@ set ICC_MCMM_ROUTE_OPT_SCENARIOS        ""     	;# list of scenarios to be made active during route_opt; optional; by default all scenarios will be made active
#@ set ICC_MCMM_CHIP_FINISH_SCENARIOS      ""     	;# list of scenarios to be made active during route_opt post chipfinish; optional; by default all scenarios will be made active
#@ set ICC_MCMM_METAL_FILL_SCENARIOS       ""     	;# list of scenarios to be made active during metal filling; optional; by default all scenarios will be made active
#@ 
#@ set ICC_MCMM_PLACE_OPT_HIGH_CAP         FALSE  	;# TRUE|FALSE : if TRUE, enables High Capacity MCMM mode for place_opt (Adaptive MCMM)
#@ set ICC_MCMM_CLOCK_OPT_HIGH_CAP         FALSE  	;# TRUE|FALSE : if TRUE, enables High Capacity MCMM mode for post cts opto ( pre-route) (Adaptive MCMM)
#@ 
#@ ###############################
#@ ## ECO FLOW VARIABLES
#@ ###############################
#@ set ICC_ECO_FLOW                        "NONE" 	;# NONE|UNCONSTRAINED|FREEZE_SILICON
#@ ;# UNCONSTRAINED : NO spare cell insertion ; cells can be added (pre tapeout)
#@ ;# FREEZE_SILICON : spare cell insertion/freeze silicon ECO
#@ 
#@ set ICC_SPARE_CELL_FILE                 ""     	;# TCL script to insert the spare cells, e.g. :
#@ ;# insert_spare_cells -lib_cell {INV8 DFF1} -cell_name spares -num_instances 300
#@ 
#@ set ICC_ECO_NETLIST                     ""     	;# new verilog netlist containing the ECO changes
#@ 
#@ 
#@ 
#@ 
#@ ###############################
#@ ## GATE MERGE/SPLIT
#@ ###############################
#@ set ICC_CTS_CLOCK_GATE_MERGE           FALSE                         ;# set to TRUE to enable clock gate merging for power reduction
#@ set ICC_CTS_CLOCK_GATE_SPLIT           FALSE                         ;# set to TRUE to enable clock gate splitting for reducing enable pin violations
#@ 
#@ 
#@ ###############################
#@ ## EMULATION TLU+ FILES
#@ ###############################
#@ set TLUPLUS_MAX_EMULATION_FILE         ""  ;#  Max TLUplus file
#@ set TLUPLUS_MIN_EMULATION_FILE         ""  ;#  Min TLUplus file
#@ 
#@ 
#@ ###############################
#@ ## PNG creation
#@ ###############################
#@ set ICC_CREATE_GR_PNG                  FALSE  ;# set to TRUE to create the Global route congestion map PNG after initial route
#@ 
#@ 
#@ ###############################
#@ ## SIGNOFF_OPT Input variables
#@ ###############################
#@ set PT_DIR ""                          ;# path to PT bin directory
#@ set PT_SDC_FILE ""                     ;# optional file in case PT has different SDC that what is available in the ICC database
#@ set STARRC_DIR ""                      ;# path to StarRC bin directory
#@ set STARRC_MAX_NXTGRD ""               ;# MAX NXTGRD file
#@ set STARRC_MIN_NXTGRD ""               ;# MIN NXTGRD file
#@ set STARRC_MAP_FILE "$MAP_FILE"        ;# NXTGRD mapping file, defaults to TLUPlus mapping file, but could be different
#@ 
#@ set ICC_SIGNOFF_OPT_CHECK_CORRELATION_PREROUTE_SCRIPT "" ;# a file to be sourced to run check_signoff_correlation at end of place_opt_icc step;
#@ ;# example - icc_scripts/signoff_opt_check_correlation_preroute_icc.example.tcl
#@ set ICC_SIGNOFF_OPT_CHECK_CORRELATION_POSTROUTE_SCRIPT "" ;# a file to be sourced to run at check_signoff_correlation end of route_opt_icc step;
#@ ;# example - icc_scripts/signoff_opt_check_correlation_postroute_icc.example.tcl
#@ 
#@ ###############################
#@ ## SIGNOFF Physical variables
#@ ###############################
#@ ## Hercules - ensure env variable HERCULES_HOME_DIR is set and that hercules is included in path in shell ICC executed from
#@ ## ICV Metal Fill - ensure env variable PRIMEYIELD_HOME_DIR is set and that icv is included in path in shell ICC executed from
#@ ## ICV DRC - ensure env variable ICV_HOME_DIR is set and that icv is included in path in shell ICC executed from
#@ 
#@ set SIGNOFF_FILL_RUNSET ""             ;# ICV|Hercules runset for signoff_metal_fill
#@ set SIGNOFF_DRC_RUNSET  ""             ;# ICV|Hercules runset for signoff_drc
#@ set SIGNOFF_MAPFILE     ""             ;# Mapping file for ICV|Hercules signoff_metal_fill|signoff_drc
#@ set SIGNOFF_DRC_ENGINE	"HERCULES"     ;# ICV|HERCULES
#@ 
#@ set SIGNOFF_METAL_FILL_TIMING_DRIVEN FALSE  ;# TRUE|FALSE : set this to TRUE to enable timing driven for ICV metal fill 	
#@ set TIMING_PRESERVE_SLACK_SETUP	"0.1"  ;# float : setup slack threshold for wire_spreading/widening/timing driven ICV metal fill; default 0.1
#@ set TIMING_PRESERVE_SLACK_HOLD "0"     ;# float : hold slack threshold for wire_spreading/widening; default 0
#@ 
#@ ###############################
#@ ## Clock Tree variables
#@ ###############################
#@ 
#@ set ICC_CTS_RULE_NAME		"iccrm_clock_double_spacing" ;# specify clock routing rule
#@ ;# default will be 2x NDR applied to all layers
#@ set ICC_CTS_LAYER_LIST		""		;# clock tree layers, usually M3 and above
#@ ;# e.g. set ICC_CTS_LAYER_LIST "M3 M4 M5"
#@ set ICC_CTS_REF_LIST		""		;# cells ;# used for CTS
#@ ;#   space deliminated list: cell1 cell2
#@ set ICC_CTS_REF_DEL_INS_ONLY	""		;# cells for CTS delay insertion :
#@ ;#   space deliminated list: cell1 cell2
#@ set ICC_CTS_REF_SIZING_ONLY	""		;# cells for CTS that are for sizing only
#@ 
#@ set ICC_CTS_INTERCLOCK_BALANCING	FALSE	;# set this to TRUE to perform ICDB
#@ set ICC_CTS_INTERCLOCK_BALANCING_OPTIONS_FILE	""	;# set here the interclock_delay options
#@ 
#@ set ICC_CTS_UPDATE_LATENCY	FALSE		;# set this to TRUE to perform clock latency update post CTS
#@ set ICC_CTS_LATENCY_OPTIONS_FILE	""	;# define here the latency adjustment options options
#@ 
#@ set ICC_POST_CLOCK_ROUTE_CTO	FALSE  	       	;# set to TRUE if you want to run Post route CTO after clock routing
#@ 
#@ ###############################
#@ ## Chipfinishing variables
#@ ###############################
#@ set ICC_METAL_FILL_SPACE           2                   ;# space amount used during ICC's insert_metal_fill command
#@ set ICC_METAL_FILL_TIMING_DRIVEN  TRUE                 ;# enables timing driven metal fill for ICC's insert_metal_fill
#@ 
#@ ## end cap cels
#@ set ICC_H_CAP_CEL                  ""           ;# defines the horizontal CAP CELL libcell
#@ set ICC_V_CAP_CEL                  ""           ;# defines the vertical CAP CELL libcell (for the Well Proximity Effect)
#@ 
#@ ## antenna fixing
#@ set ANTENNA_RULES_FILE           ""             ;# defines the antenna rules
#@ set ICC_USE_DIODES               FALSE          ;# TRUE|FALSE : control variable to allow diodes to be inserted both by the
#@ ;# insert_port_protection_diodes command as well as the router
#@ set ICC_ROUTING_DIODES           ""             ;# space separated list of diode names
#@ set ICC_PORT_PROTECTION_DIODE    ""             ;# diode name for insert_port_protection_diodes
#@ ;# Format = library_name/diode_name
#@ 
#@ ## filler cell insertion
#@ set FILLER_CELL_METAL            ""             ;# space separated list of filler cells
#@ # in make_generated_vars.tcl
#@ #set FILLER_CELL                  ""             ;# ADD_FILLER_CELL - space separated
#@ 
#@ ## double via insertion
#@ set ICC_DBL_VIA_FLOW_EFFORT      LOW            ;# LOW|MED|HIGH  - MED enables concurrent soft-rule dbl via insertion
#@ ;# HIGH runs another dbl via, timing driven, after chipfinishing
#@ set ICC_CUSTOM_DBL_VIA_DEFINE_SCRIPT ""         ;# script to define the dbl via definitions
#@ 
#@ ## focal opt
#@ set ICC_FOCAL_OPT_HOLD_VIOLS     ""             ;# filename containing the hold violations
#@ set ICC_FOCAL_OPT_SETUP_VIOLS    ""             ;# filename containing the setup violations
#@ set ICC_FOCAL_OPT_DRC_NET_VIOLS  ""             ;# filename containing the DRC net violations
#@ set ICC_FOCAL_OPT_DRC_PIN_VIOLS  ""             ;# filename containing the DRC pin violations
#@ set ICC_FOCAL_OPT_XTALK_VIOLS    ""             ;# filename containing the crosstalk violations
#@ 
#@ 
#@ 
#@ ######################################################################################################################
#@ #####################   ICC DESIGN PLANNING SPECIFIC (variables for ICC DP-RM and ICC Hierarchical-RM)  ##############
#@ ######################################################################################################################
#@ 
#@ #######################################################################
#@ ## Common variables (applied to both ICC DP RM and ICC Hierarchical RM)
#@ #######################################################################
#@ 
#@ set ICC_DP_VERBOSE_REPORTING		FALSE		;# TRUE|FALSE; generate additional reports before placement
#@ set ICC_DP_SET_HFNS_AS_IDEAL_THRESHOLD	""		;# integer; specify a threshold to set nets with fanout larger than it as ideal nets
#@ set ICC_DP_SET_MIXED_AS_IDEAL		TRUE		;# TRUE|FALSE; set mixed clock/signal paths as ideal nets
#@ 
#@ set ICC_DP_FIX_MACRO_LIST		""		;# ""|skip|"a_list_of_macros"; unfix all macos OR skip fix OR fix specified macros before placement
#@ set CUSTOM_ICC_DP_PLACE_CONSTRAINT_SCRIPT ""            ;# Put your set_keepout_margin and fp_set_macro_placement_constraint in this file
#@ set ICC_DP_PLACEMENT_VA_NET_WEIGHT 	1		;# valid values are from 0 to 9; applied for MV designs and used by set_fp_placement_strategy -voltage_area_interface_net_weight
#@ set CUSTOM_ICC_DP_PREROUTE_STD_CELL_SCRIPT ""		;# File to perform customized preroute_standard_cell commands
#@ set ICC_DP_USE_ZROUTE                   TRUE            ;# TRUE|FALSE; use zroute for ICC DP RM and pin assignment of ICC Hierarchical RM
#@ 
#@ ## PNS and PNA control variables
#@ set CUSTOM_ICC_DP_PNS_CONSTRAINT_SCRIPT ""              ;# File to add PNS constraints which is loaded before running PNS
#@ set PNS_POWER_NETS         		"${MW_POWER_NET} ${MW_GROUND_NET}" ;# Target nets for PNS; syntax is "your_power_net your_ground_net"
#@ set PNS_POWER_BUDGET       		10          	;# Unit in milliWatts; default is 1000
#@ set PNS_VOLTAGE_SUPPLY     		1.05           	;# Unit in Volts; default is 1.5
#@ #YUNSUP: add virtual rail layer
#@ set PNS_VIRTUAL_RAIL_LAYER 		"M1"              ;# Specify the metal layer you want to use as virtual rail
#@ set PNS_OUTPUT_DIR         		"./pna_output"  ;# Output directory for PNS and PNA output files
#@ 
#@ ###################################################
#@ ## ICC Hierarchical RM specific variables
#@ ###################################################
#@ 
#@ set ICC_SKIP_IN_BLOCK_IMPLEMENTATION    FALSE           ;# TRUE|FALSE; set TRUE to disable "Creating the physical MV objects" and "MTCMOS CELL INSTANTIATION"
#@ ;# sections in init_design_icc.tcl if you have already done so on full chip level
#@ set MW_ILM_LIBS                         ""              ;# add ILMs for block level FRAMs not used by DCT
#@ set BUDGETING_SDC_OUTPUT_DIR            "./sdc"         ;# budgeting SDC output directory; default is "./sdc"
#@ 
#@ set ICC_DP_PLAN_GROUPS		"$HIERARCHICAL_CELLS"	;# full module names from which plan groups will be created
#@ ;#   space deliminated list: "top/A top/B top/C"
#@ ;# default to $HIERARCHICAL_CELLS from common_setup.tcl if using DCT
#@ set ICC_DP_PLANGROUP_FILE               ""              ;# floorplan file containing plan group creation and location which should be the output of write_floorplan
#@ 
#@ set ICC_DP_CTP				FALSE		;# TRUE|FALSE; set TRUE to enable clock tree planning; please uncomment the section in hierarchical_dp.tcl first
#@ set ICC_DP_CTP_ANCHOR_CEL               ""              ;# anchor cell for clock tree planning (anchor cell is required if you uncomment clock tree planning in scripts);
#@ ;#   cell master of one mid-sized buffer
#@ set ICC_DP_ALLOW_FEEDTHROUGH	        FALSE		;# TRUE|FALSE; allow feedthrough creation during pin assignment
#@ 
#@ set CUSTOM_ICC_DP_PNS_SCRIPT 		""              ;# customized PNS script; replacing PNS section in scripts
#@ set CUSTOM_ICC_DP_PNA_SCRIPT 		""              ;# customized PNA script; replacing PNA section in scripts
#@ 
#@ ## DFT-aware hierarchical design planning variables
#@ set ICC_DP_DFT_FLOW			FALSE		;# TRUE|FALSE; enable DFT-aware hierarchical design planning flow; requires ICC_IN_FULL_CHIP_SCANDEF_FILE
#@ set ICC_IN_FULL_CHIP_SCANDEF_FILE "$DESIGN_NAME.mapped.expanded.scandef"		
#@ ;# ASCII full-chip SCANDEF file for DFT-aware hierarchical design planning flow (ICC_DP_DFT_FLOW)
#@ ;# it is used for hierarchical design planning phase; not needed for block level implementations
#@ 
#@ 
#@ 
#@ ###################################################
#@ ## ICC DP RM (Flat) specific variables
#@ ###################################################
#@ 
#@ ## explore mode: flow control variables
#@ #YUNSUP: don't explore floorplans
#@ set ICC_DP_EXPLORE_MODE			FALSE	;# TRUE|FALSE; turn on exploration mode
#@ set ICC_DP_EXPLORE_STYLE		default		;# valid options are: default | placement_only | no_pns_pna | no_ipo
#@ ;# default: place -> pns/pna -> ipo -> final groute,snapshot,QOR,timing,and outputs
#@ ;# placement_only: skips pns/pna and ipo from default | no_pns_pna: skips pna/pns from default
#@ ;# | no_ipo: skips ipo from default
#@ set ICC_DP_EXPLORE_SAVE_CEL_EACH_STEP 	FALSE		;# TRUE|FALSE; save 3 additional CEL after placement, ipo, and pns in explore mode (requires more disk space)
#@ set ICC_DP_EXPLORE_REPORTING_EACH_STEP	FALSE		;# TRUE|FALSE; generate QoR snapshot and timing report after each step (longer run time)
#@ set ICC_DP_EXPLORE_USE_GLOBAL_ROUTE 	FALSE		;# TRUE|FALSE; use route_global OR route_fp_proto (default); if ICC_DP_USE_ZROUTE is true, route_zrt_global will be used
#@ set ICC_DP_EXPLORE_SAVE_CEL_AFTER_GROUTE TRUE		;# TRUE|FALSE; save 2 additional CEL after global route: one after placement and one at the end
#@ set ICC_DP_EXPLORE_CUSTOM_PG_SCRIPT	""		;# string; script to be loaded to create customized PG straps after placement in explore mode;
#@ ;# valid only if ICC_DP_EXPLORE_STYLE is placement_only or no_pns_pna
#@ 
#@ ## explore mode: additional PNS control variables
#@ set PNS_TARGET_VOLTAGE_DROP     	250	        ;# Unit in milliVolts. Tool default is 10% of PNS_POWER_BUDGET
#@ set PNS_BLOCK_MODE         		FALSE           ;# TRUE|FALSE; specify if the design is block or top level; It turns on correspondant options in PNS and PNA
#@ set PNS_PAD_MASTERS        		""		;# Only for top level design with power pads. Specify cell masters for power pads, e.g. "pv0i.FRAM pv0a.FRAM"
#@ set PNS_PAD_INSTANCE_FILE  		""              ;# Only for top level design with power pads. Specify the file with a list of power pad instances
#@ set PNS_PAD_MASTER_FILE    		""		;# Only for top level design with power pads. Specify the file with a list of power pad masters
#@ ## Please provide only one of PNS_PAD_MASTERS, OR PNS_PAD_INSTANCE_FILE, OR PNS_PAD_MASTER_FILE
#@ 
#@ 
#@ ##########################################################################################
#@ #####################      NO NEED TO CHANGE IF DC-RM IS USED BEFORE          ##############
#@ ##########################################################################################
#@ 
#@ set ICC_IN_VERILOG_NETLIST_FILE "$DESIGN_NAME.mapped.v" ;#1 to n verilog input files, spaced by blanks
#@ set ICC_IN_SDC_FILE             "$DESIGN_NAME.mapped.sdc"
#@ set ICC_IN_DDC_FILE             "$DESIGN_NAME.mapped.ddc"
#@ set ICC_IN_UPF_FILE             "$DESIGN_NAME.mapped.upf"
#@ set ICC_IN_SCAN_DEF_FILE        "$DESIGN_NAME.mapped.scandef"
#@ set MW_DESIGN_LIBRARY           "${DESIGN_NAME}_LIB"    ;# milkyway design library
#@ 
#@ ##########################################################################################
#@ #########################     USAGE OF ABOVE VARIABLES      ##############################
#@ #########################   DO NOT CHANGE BELOW THIS LINE   ##############################
#@ ##########################################################################################
#@ 
#@ set ICC_IN_SAIF_FILE            "$DESIGN_NAME.saif"     ;# SAIF file for dynamic power opto
#@ set ICC_SAIF_INSTANCE_NAME      $DESIGN_NAME            ;# the instance in the SAIF file containing the switching activity
#@ 
#@ set REPORTS_DIR                 "reports"               ;# Directory to write reports.
#@ set RESULTS_DIR                 "results"               ;# Directory to write output data files
#@ 
#@ set REPORTS_DIR_INIT_DESIGN                     $REPORTS_DIR
#@ set REPORTS_DIR_PLACE_OPT                       $REPORTS_DIR
#@ set REPORTS_DIR_CLOCK_OPT_CTS                   $REPORTS_DIR
#@ set REPORTS_DIR_CLOCK_OPT_PSYN                  $REPORTS_DIR
#@ set REPORTS_DIR_CLOCK_OPT_ROUTE                 $REPORTS_DIR
#@ set REPORTS_DIR_ROUTE                           $REPORTS_DIR
#@ set REPORTS_DIR_ROUTE_OPT                       $REPORTS_DIR
#@ set REPORTS_DIR_CHIP_FINISH                     $REPORTS_DIR
#@ set REPORTS_DIR_ECO                        	$REPORTS_DIR
#@ set REPORTS_DIR_FOCAL_OPT                       $REPORTS_DIR
#@ set REPORTS_DIR_SIGNOFF_OPT                     $REPORTS_DIR
#@ set REPORTS_DIR_METAL_FILL                      $REPORTS_DIR
#@ set REPORTS_DIR_DP            			$REPORTS_DIR
#@ set REPORTS_DIR_DP_CREATE_PLANGROUPS		$REPORTS_DIR
#@ set REPORTS_DIR_DP_ROUTEABILITY_ON_PLANGROUPS   $REPORTS_DIR
#@ set REPORTS_DIR_DP_PIN_ASSIGNMENT_BUDGETING     $REPORTS_DIR
#@ set REPORTS_DIR_DP_COMMIT                       $REPORTS_DIR
#@ set REPORTS_DIR_DP_PREPARE_BLOCK                $REPORTS_DIR
#@ set REPORTS_DIR_FORMALITY			$REPORTS_DIR
#@ 
#@ if { ! [file exists $REPORTS_DIR_INIT_DESIGN] } { file mkdir $REPORTS_DIR_INIT_DESIGN }
#@ if { ! [file exists $REPORTS_DIR_PLACE_OPT] } { file mkdir $REPORTS_DIR_PLACE_OPT }
#@ if { ! [file exists $REPORTS_DIR_CLOCK_OPT_CTS] } { file mkdir $REPORTS_DIR_CLOCK_OPT_CTS }
#@ if { ! [file exists $REPORTS_DIR_CLOCK_OPT_PSYN] } { file mkdir $REPORTS_DIR_CLOCK_OPT_PSYN }
#@ if { ! [file exists $REPORTS_DIR_CLOCK_OPT_ROUTE] } { file mkdir $REPORTS_DIR_CLOCK_OPT_ROUTE }
#@ if { ! [file exists $REPORTS_DIR_ROUTE] } { file mkdir $REPORTS_DIR_ROUTE }
#@ if { ! [file exists $REPORTS_DIR_ROUTE_OPT] } { file mkdir $REPORTS_DIR_ROUTE_OPT }
#@ if { ! [file exists $REPORTS_DIR_CHIP_FINISH] } { file mkdir $REPORTS_DIR_CHIP_FINISH }
#@ if { ! [file exists $REPORTS_DIR_ECO] } { file mkdir $REPORTS_DIR_ECO }
#@ if { ! [file exists $REPORTS_DIR_FOCAL_OPT] } { file mkdir $REPORTS_DIR_FOCAL_OPT }
#@ if { ! [file exists $REPORTS_DIR_SIGNOFF_OPT] } { file mkdir $REPORTS_DIR_SIGNOFF_OPT }
#@ if { ! [file exists $REPORTS_DIR_METAL_FILL] } { file mkdir $REPORTS_DIR_METAL_FILL }
#@ if { ! [file exists $REPORTS_DIR_DP] } { file mkdir $REPORTS_DIR_DP }
#@ if { ! [file exists $REPORTS_DIR_DP_CREATE_PLANGROUPS] } { file mkdir $REPORTS_DIR_DP_CREATE_PLANGROUPS }
#@ if { ! [file exists $REPORTS_DIR_DP_ROUTEABILITY_ON_PLANGROUPS] } { file mkdir $REPORTS_DIR_DP_ROUTEABILITY_ON_PLANGROUPS }
#@ if { ! [file exists $REPORTS_DIR_DP_PIN_ASSIGNMENT_BUDGETING] } { file mkdir $REPORTS_DIR_DP_PIN_ASSIGNMENT_BUDGETING }
#@ if { ! [file exists $REPORTS_DIR_DP_COMMIT] } { file mkdir $REPORTS_DIR_DP_COMMIT }
#@ if { ! [file exists $REPORTS_DIR_DP_PREPARE_BLOCK] } { file mkdir $REPORTS_DIR_DP_PREPARE_BLOCK }
#@ if { ! [file exists $REPORTS_DIR_FORMALITY] } { file mkdir $REPORTS_DIR_FORMALITY }
#@ 
#@ ## Logical libraries
#@ set_app_var search_path	". ./icc_scripts $ADDITIONAL_SEARCH_PATH $search_path"
#@ set_app_var target_library	"$TARGET_LIBRARY_FILES"
#@ set_app_var link_library	"* $TARGET_LIBRARY_FILES $ADDITIONAL_LINK_LIB_FILES"
#@ 
#@ if { ! [file exists $RESULTS_DIR] } {
#@   file mkdir $RESULTS_DIR
#@ }
#@ if { ! [file exists $REPORTS_DIR] } {
#@   file mkdir $REPORTS_DIR
#@ }
#@ 
#@ if {$synopsys_program_name == "icc_shell"} {
#@ 
#@ ## Min max library relationships
#@ ## Not common for MCMM setup, but can be used also for MCMM
#@ if {$MIN_LIBRARY_FILES != "" } {
#@   foreach {max_library min_library} $MIN_LIBRARY_FILES {
#@     set_min_library $max_library -min_version $min_library
#@   }
#@ }
#@ 
#@ ## Reference libraries
#@ if { ![file exists [which $MW_REFERENCE_CONTROL_FILE]]} {
#@  if {[file exists $MW_DESIGN_LIBRARY/lib]} {
#@    set_mw_lib_reference $MW_DESIGN_LIBRARY -mw_reference_library "$MW_REFERENCE_LIB_DIRS $MW_ILM_LIBS"
#@  }
#@ }
#@ 
#@ ## PD4 is not always used
#@ if {![info exists PD4]} {set PD4 ""}
#@ 
#@ ## Avoiding too many messages
#@ set_message_info -id PSYN-040 -limit 10 ;# Dont_touch for fixed cells
#@ set_message_info -id PSYN-087 -limit 10 ;# Port inherits its location from pad pin
#@ set_message_info -id LINT-8   -limit 10 ;# input port is unloaded
#@ 
#@ set_app_var check_error_list "$check_error_list LINK-5 PSYN-375"
#@ 
#@ ## RIMAS - disable (benign and annoying) messages
#@ # technology file related warnings (benign)
#@ suppress_message TFCHK-012
#@ suppress_message TFCHK-049
#@ suppress_message TFCHK-050
#@ suppress_message TFCHK-080
#@ suppress_message TFCHK-089
#@ 
#@ suppress_message RCEX-011
#@ 
#@ suppress_message ZRT-054
#@ suppress_message ZRT-021
#@ 
#@ source check_icc_rm_values.tcl
#@ 
#@ }
#@ # -- Starting source check_icc_rm_values.tcl

#@ ##########################################################################################
#@ # Version: D-2010.03-SP2 (July 6, 2010)
#@ # Copyright (C) 2007-2010 Synopsys, Inc. All rights reserved.
#@ ##########################################################################################
#@ 
#@ set rm_var_err false
#@ 
#@ 
#@ 
#@ if {$rm_var_err} {
#@    echo "SCRIPT-Error: ICC-RM variable value error detected.  Exiting ICC."
#@    exit 0
#@ }
#@ 
#@ # -- End source check_icc_rm_values.tcl

#@ 
#@ #################################################################################
#@ # -- End source icc_setup.tcl

#@ 
#@ ########################################################################################
#@ # Design Creation
#@ ########################################################################################
#@ 
#@ if { $ICC_INIT_DESIGN_INPUT == "MW" } {
#@ 
#@ ########################################################################################
#@ # MW CEL as the format between DCT and ICC
#@ ########################################################################################
#@ 
#@  open_mw_cel $ICC_INPUT_CEL -library $MW_DESIGN_LIBRARY
#@ 
#@   if {$DFT && $ICC_DP_DFT_FLOW && !$ICC_SKIP_IN_BLOCK_IMPLEMENTATION} {
#@     if {[file exists [which $ICC_IN_FULL_CHIP_SCANDEF_FILE]]} {
#@     	read_def $ICC_IN_FULL_CHIP_SCANDEF_FILE
#@     } else {
#@     	echo "SCRIPT-Error: $ICC_DP_DFT_FLOW is set to true but SCANDEF file $ICC_IN_FULL_CHIP_SCANDEF_FILE is not found. Please investigate it"	
#@     }
#@   }
#@ 
#@ }
#@ 
#@ 
#@ if {$ICC_INIT_DESIGN_INPUT != "MW" } {
#@   if { ![file exists [which $MW_DESIGN_LIBRARY/lib]] } {
#@      if { [file exists [which $MW_REFERENCE_CONTROL_FILE]]} {
#@        create_mw_lib             -tech $TECH_FILE             -bus_naming_style {[%d]}             -reference_control_file $MW_REFERENCE_CONTROL_FILE             $MW_DESIGN_LIBRARY
#@      } else {
#@        create_mw_lib             -tech $TECH_FILE             -bus_naming_style {[%d]}             -mw_reference_library $MW_REFERENCE_LIB_DIRS             $MW_DESIGN_LIBRARY
#@        }
#@   }
#@ }
#@ 
#@ 
#@ if {$ICC_INIT_DESIGN_INPUT == "DDC" } {
#@ 
#@ ########################################################################################
#@ # DDC as the format between DCT and ICC
#@ ########################################################################################
#@ 
#@   open_mw_lib $MW_DESIGN_LIBRARY
#@   suppress_message "UID-3"      ;# avoid local link library messages
#@   import_designs $ICC_IN_DDC_FILE -format ddc -top $DESIGN_NAME -cel $DESIGN_NAME
#@   unsuppress_message "UID-3"
#@ 
#@   if {$DFT && $ICC_DP_DFT_FLOW && !$ICC_SKIP_IN_BLOCK_IMPLEMENTATION} {
#@     if {[file exists [which $ICC_IN_FULL_CHIP_SCANDEF_FILE]]} {
#@     	remove_scan_def
#@     	read_def $ICC_IN_FULL_CHIP_SCANDEF_FILE
#@     } else {
#@     	echo "SCRIPT-Error: $ICC_DP_DFT_FLOW is set to true but SCANDEF file $ICC_IN_FULL_CHIP_SCANDEF_FILE is not found. Please investigate it"	
#@     }
#@   }
#@ 
#@ }
#@ 
#@ 
#@ if {$ICC_INIT_DESIGN_INPUT == "VERILOG" } {
#@ 
#@ ########################################################################################
#@ # Ascii as the format between DCT and ICC
#@ ########################################################################################
#@ 
#@  open_mw_lib $MW_DESIGN_LIBRARY
#@ 
#@  ## add -dirty_netlist in case there are mismatches between the VERILOG netlist and the FRAM view of the cells
#@  read_verilog -top $DESIGN_NAME $ICC_IN_VERILOG_NETLIST_FILE
#@  uniquify_fp_mw_cel
#@  current_design $DESIGN_NAME
#@       read_sdc $ICC_IN_SDC_FILE
#@   if {$DFT && $ICC_DP_DFT_FLOW && !$ICC_SKIP_IN_BLOCK_IMPLEMENTATION} {
#@     if {[file exists [which $ICC_IN_FULL_CHIP_SCANDEF_FILE]]} {
#@     	read_def $ICC_IN_FULL_CHIP_SCANDEF_FILE
#@     } else {
#@     	echo "SCRIPT-Error: $ICC_DP_DFT_FLOW is set to true but SCANDEF file $ICC_IN_FULL_CHIP_SCANDEF_FILE is not found. Please investigate it"	
#@     }
#@   }
#@ }
#@ 
#@ if { [check_error -verbose] != 0} { echo "SCRIPT-Error, flagging ..." }
#@ 
#@ if {$DFT && $ICC_DP_DFT_FLOW && !$ICC_SKIP_IN_BLOCK_IMPLEMENTATION} {
#@     redirect -file $REPORTS_DIR_INIT_DESIGN/$DESIGN_NAME.full_chip_check_scan_chain.rpt {check_scan_chain}
#@   }
#@ 
#@ if {$ICC_CTS_INTERCLOCK_BALANCING && [file exists [which $ICC_CTS_INTERCLOCK_BALANCING_OPTIONS_FILE]]} {
#@    source $ICC_CTS_INTERCLOCK_BALANCING_OPTIONS_FILE
#@   }
#@ 
#@ if {$ICC_INIT_DESIGN_INPUT == "VERILOG" } {
#@         set ports_clock_root {}
#@         foreach_in_collection a_clock [get_clocks -quiet] {
#@           set src_ports [filter_collection [get_attribute $a_clock sources] @object_class==port]
#@           set ports_clock_root  [add_to_collection $ports_clock_root $src_ports]
#@         }
#@ 
#@         group_path -name REGOUT -to [all_outputs]
#@         group_path -name REGIN -from [remove_from_collection [all_inputs] $ports_clock_root]
#@         group_path -name FEEDTHROUGH -from [remove_from_collection [all_inputs] $ports_clock_root] -to [all_outputs]
#@   }
#@ 
#@ remove_propagated_clock [all_fanout -clock]
#@ remove_propagated_clock *
#@ 
#@ # Timing derate
#@ ## if you add below your own set_timing_derate commands on lib cells, you'll need to apply the following for every step in the flow
#@ if {$ICC_APPLY_RM_DERATING} {
#@   ##derate values may vary by corner
#@   set_timing_derate -early $ICC_EARLY_DERATING_FACTOR -cell_delay
#@   set_timing_derate -late  $ICC_LATE_DERATING_FACTOR  -cell_delay
#@   set_timing_derate -early $ICC_EARLY_DERATING_FACTOR -net_delay
#@   set_timing_derate -late  $ICC_LATE_DERATING_FACTOR  -net_delay
#@  }
#@ 
#@ ## By default, the tool will set a critical range of 50% of the WNS, per pathgroup.
#@ ## If you want to change this behavior, please use the command below
#@ ## Also set_max_transition can be defined here, as well as clock gating checks
#@ if {$ICC_CRITICAL_RANGE != ""} {echo $ICC_CRITICAL_RANGE ; set_critical_range $ICC_CRITICAL_RANGE [current_design]}
#@ if {$ICC_MAX_TRANSITION != ""} {echo $ICC_MAX_TRANSITION ; set_max_transition $ICC_MAX_TRANSITION [current_design]}
#@ if {$ICC_MAX_FANOUT     != ""} {echo $ICC_MAX_FANOUT ; set_max_fanout     $ICC_MAX_FANOUT     [current_design]}
#@ # set_clock_gating_check -setup 0 [current_design]
#@ # set_clock_gating_check -hold 0 [current_design]
#@ ## Note on using set_clock_gating_check for different clock gating styles:
#@ #  1.If your design has ICG cells only,
#@ #    you do not need set_clock_gating_check as the tool will honor library defined checks.
#@ #  2.If your design has discrete clock gates only but does not have clock gating checks defined on them,
#@ #    you can specify set_clock_gating_check on those instances preferably or on the design level.
#@ #  3.If your design has both discrete and ICG,
#@ #    preferably set_clock_gating_check should be set on discrete elements only and not on the design level.
#@ #  * If there is set_clock_gating_check on the design level,
#@ #    you should also do "set timing_scgc_override_library_setup_hold false" to avoid overriding of library check values.
#@ 
#@ if {$TLUPLUS_MIN_FILE == ""} {set TLUPLUS_MIN_FILE $TLUPLUS_MAX_FILE}
#@ if {$TLUPLUS_MAX_EMULATION_FILE == ""} {
#@     set_tlu_plus_files -max_tluplus $TLUPLUS_MAX_FILE -min_tluplus $TLUPLUS_MIN_FILE -tech2itf_map $MAP_FILE
#@   } else {
#@     if {$TLUPLUS_MIN_EMULATION_FILE == ""} {set TLUPLUS_MIN_EMULATION_FILE $TLUPLUS_MAX_EMULATION_FILE}
#@     set_tlu_plus_files -max_tluplus $TLUPLUS_MAX_FILE -min_tluplus $TLUPLUS_MIN_FILE             -max_emulation_tluplus $TLUPLUS_MAX_EMULATION_FILE -min_emulation_tluplus $TLUPLUS_MIN_EMULATION_FILE -tech2itf_map $MAP_FILE
#@   }
#@ report_tlu_plus_files
#@ 
#@ if {$ICC_CTS_UPDATE_LATENCY && [file exists [which $ICC_CTS_LATENCY_OPTIONS_FILE]]} {
#@    source $ICC_CTS_LATENCY_OPTIONS_FILE
#@   }
#@ 
#@ 
#@ #############################################################################################################################
#@ # Floorplan Creation: DEF  OR  FLOORPLAN FILE  OR  TDF+initialize_floorplan
#@ #############################################################################################################################
#@ ## Below steps apply if floorplan input is not a DEF file
#@ ##Connect P/G, to create Power and Ground Ports for Non-MV designs
#@ ##Assuming P/G Ports are included in DEF file, need PG ports created for non-DEF flows
#@ if {$ICC_FLOORPLAN_INPUT != "DEF" } {
#@       ## If you have additional scripts to create pads, for example, create_cell, load it here
#@       #       source $YOUR_SCRIPT
#@ 
#@       ## Connect PG first before loading floorplan file or initialize_floorplan
#@         if {[file exists [which $CUSTOM_CONNECT_PG_NETS_SCRIPT]]} {
#@         source $CUSTOM_CONNECT_PG_NETS_SCRIPT
#@       } else {
#@ 	derive_pg_connection -power_net $MW_POWER_NET -power_pin $MW_POWER_PORT -ground_net $MW_GROUND_NET -ground_pin $MW_GROUND_PORT -create_port top
#@       }
#@ }
#@ 
#@ ## You can have DEF, floorplan file, or TDF as floorplan input
#@ if {$ICC_FLOORPLAN_INPUT == "DEF" } {
#@   if { [file exists [which $ICC_IN_DEF_FILE]]} {
#@ 
#@         if { [file exists [which $ICC_IN_PHYSICAL_ONLY_CELLS_CREATION_FILE]]} {source $ICC_IN_PHYSICAL_ONLY_CELLS_CREATION_FILE}
#@         if { [file exists [which $ICC_IN_PHYSICAL_ONLY_CELLS_CONNECTION_FILE]]} {source $ICC_IN_PHYSICAL_ONLY_CELLS_CONNECTION_FILE}
#@ 
#@ 	read_def -verbose -no_incremental $ICC_IN_DEF_FILE
#@         if { [check_error -verbose] != 0} { echo "SCRIPT-Error, flagging ..." }
#@   }
#@ }
#@ 
#@ if {$ICC_FLOORPLAN_INPUT == "FP_FILE" } {
#@   if { [file exists [which $ICC_IN_PHYSICAL_ONLY_CELLS_CREATION_FILE]]} {source $ICC_IN_PHYSICAL_ONLY_CELLS_CREATION_FILE}
#@   if { [file exists [which $ICC_IN_PHYSICAL_ONLY_CELLS_CONNECTION_FILE]]} {source $ICC_IN_PHYSICAL_ONLY_CELLS_CONNECTION_FILE}
#@ 
#@   if { [file exists [which $ICC_IN_FLOORPLAN_FILE]]} {
#@ 	read_floorplan $ICC_IN_FLOORPLAN_FILE
#@   }
#@ 
#@ }
#@ 
#@ if {$ICC_FLOORPLAN_INPUT == "CREATE"} {
#@   if { [file exists [which $ICC_IN_PHYSICAL_ONLY_CELLS_CREATION_FILE]]} {source $ICC_IN_PHYSICAL_ONLY_CELLS_CREATION_FILE}
#@   if { [file exists [which $ICC_IN_PHYSICAL_ONLY_CELLS_CONNECTION_FILE]]} {source $ICC_IN_PHYSICAL_ONLY_CELLS_CONNECTION_FILE}
#@ 
#@   if {[file exists [which $ICC_IN_TDF_FILE]]} {
#@   	read_pin_pad_physical_constraints $ICC_IN_TDF_FILE
#@   }
#@ 
#@   initialize_floorplan   	-control_type aspect_ratio   	-core_aspect_ratio 1   	-core_utilization 0.7   	-row_core_ratio 1   	-left_io2core 30   	-bottom_io2core 30   	-right_io2core 30   	-top_io2core 30   	-start_first_row
#@ }
#@ 
#@ if {$ICC_FLOORPLAN_INPUT == "USER_FILE"} {
#@    if {[file exists [which $ICC_IN_FLOORPLAN_USER_FILE]]} { source -echo $ICC_IN_FLOORPLAN_USER_FILE}
#@ }
#@ # -- Starting source floorplan.tcl

#@ #floorplan
#@ 
#@ derive_pg_connection -power_net VDD -power_pin VDD -create_port top
#@ derive_pg_connection -ground_net VSS -ground_pin VSS -create_port top
#@ 
#@ set_preferred_routing_direction   -layers {M1 M3 M5 M7 M9} -direction vertical
#@ set_preferred_routing_direction   -layers {M2 M4 M6 M8 MRDL} -direction horizontal
#@ 
#@ create_floorplan         -core_utilization 0.6         -flip_first_row         -start_first_row   	-left_io2core 1   	-bottom_io2core 1   	-right_io2core 1   	-top_io2core 1     -row_core_ratio 1
#@ 
#@ # there's something funky about the synopsys 32nm educational library
#@ # which results in create_floorplan leaving gaps between the standard cell rows it creates
#@ # removing and regenerating the standard cell rows seems to get around the propblem
#@ cut_row -all
#@ add_row   -within [get_attr [get_core_area] bbox]   -direction horizontal   -flip_first_row   -tile_name unit   -bottom_offset 0.2
#@ 
#@ # create initial placement
#@ create_fp_placement
#@ 
#@ # create power distribution network
#@ # Comment for simple small designs
#@ #synthesize_fp_rings #  -nets {VDD VSS} #  -core #  -layers {M5 M4} #  -width {1.25 1.25} #  -space {0.5 0.5} #  -offset {1 1}
#@ 
#@ set_power_plan_strategy core   -nets {VDD VSS}   -core   -template saed_32nm.tpl:m45_mesh(0.5,1.0)   -extension {stop: outermost_ring}
#@ 
#@ #set macros [collection_to_list -no_braces -name_only [get_cells -hierarchical -filter "mask_layout_type==macro"]]
#@ #set_power_plan_strategy macros   -nets {VDD VSS}   -macros $macros 
#@ compile_power_plan
#@ 
#@ # add filler cells so all cell sites are populated
#@ # synopsys recommends you do this before routing standard cell power rails
#@ insert_stdcell_filler           -cell_without_metal "SHFILL128_RVT SHFILL64_RVT SHFILL3_RVT SHFILL2_RVT SHFILL1_RVT"         -connect_to_power {VDD}         -connect_to_ground {VSS}
#@ 
#@ # zimmer, need to set these drc options
#@ set_preroute_drc_strategy   -min_layer M2   -max_layer M5
#@ 
#@ # preroute standard cell rails
#@ preroute_standard_cells -connect horizontal   -nets {VDD VSS}   -port_filter_mode off   -route_pins_on_layer M1   -cell_master_filter_mode off   -cell_instance_filter_mode off   -voltage_area_filter_mode off
#@ 
#@ 
#@ # verify connectivity of power/ground nets
#@ verify_pg_nets
#@ # get rid of filler cells
#@ remove_stdcell_filler -stdcell
#@ 
#@ # verify connectivity of power/ground nets
#@ verify_pg_nets
#@ 
#@ # -- End source floorplan.tcl

#@ if {$ICC_FLOORPLAN_INPUT == "SKIP"} {
#@ }
#@ 
#@ ## If you want to add additional floorplan details such as macro location, corner cells, io filler cells, or pad rings,
#@ ## you can add them here :
#@ if {[file exists [which $ICC_PHYSICAL_CONSTRAINTS_FILE]] } {
#@   source $ICC_PHYSICAL_CONSTRAINTS_FILE
#@ }
#@ 
#@ source common_optimization_settings_icc.tcl
#@ # -- Starting source common_optimization_settings_icc.tcl

#@ ##########################################################################################
#@ # Version: D-2010.03-SP2 (July 6, 2010)
#@ # Copyright (C) 2007-2010 Synopsys, Inc. All rights reserved.
#@ ##########################################################################################
#@ 
#@ 
#@ echo "\tLoading :\t\t [info script]"
#@ ## Optimization Common Session Options - set in all sessions
#@ 
#@ set_host_options -max_cores $ICC_NUM_CORES
#@ 
#@ ## General Optimization
#@ # enable the recovery and removal timing checks
#@ set_app_var enable_recovery_removal_arcs true
#@ set_app_var timing_enable_multiple_clocks_per_reg true
#@ set_app_var case_analysis_with_logic_constants true
#@ set_fix_multiple_port_nets -all -buffer_constants
#@ set_auto_disable_drc_nets -constant false
#@ set timing_scgc_override_library_setup_hold false
#@ ##Evaluate whether you library and design requires timing_use_enhanced_capacitance_modeling or not. Also only needed for OCV
#@ #set_app_var timing_use_enhanced_capacitance_modeling true ;#PT default -  libraries with capacitance ranges (also see Solvnet 021686)
#@ 
#@ 
#@ if {$ICC_MAX_AREA != ""} {
#@      set_max_area $ICC_MAX_AREA
#@    }
#@ 
#@ 
#@ ## Set Area Critical Range
#@ ## Typical value: 10 percent of critical clock period
#@ if {$AREA_CRITICAL_RANGE_PRE_CTS != ""} {set_app_var physopt_area_critical_range $AREA_CRITICAL_RANGE_PRE_CTS}
#@ 
#@ 
#@ ## Set Power Critical Range
#@ ## Typical value: 9 percent of critical clock period
#@ if {$POWER_CRITICAL_RANGE_PRE_CTS != ""} {set_app_var physopt_power_critical_range $POWER_CRITICAL_RANGE_PRE_CTS}
#@ 
#@ 
#@ ## Set dont use cells
#@ ## Examples, big drivers (EM issues), very weak drivers, delay cells,
#@ ## clock cells
#@ 
#@ if {[file exists [which $ICC_IN_DONT_USE_FILE]] } {
#@         source  $ICC_IN_DONT_USE_FILE
#@ }
#@ 
#@ 
#@ ## Fixing the locations of the hard macros
#@ if {[all_macro_cells] != "" } {
#@   set_dont_touch_placement [all_macro_cells]
#@ }
#@ 
#@ 
#@ ## To reset power options to default to override what is stored in Milkyway database
#@ #  set_power_options -default
#@ 
#@ #if {$ICC_CTS_CLOCK_GATE_MERGE} {
#@ # set_power_options -clock_gating true
#@ #} else {
#@ # set_power_options -clock_gating false
#@ #}
#@ #
#@ #if {$ICC_LOW_POWER_PLACEMENT} {
#@ #  set_power_options -low_power_placement true
#@ #} else {
#@ #  set_power_options -low_power_placement false
#@ #}
#@ #
#@ #if {$LEAKAGE_POWER} {
#@ ### Turn on leakage
#@ #  set_power_options -leakage true
#@ #} else {
#@ ### Turn off leakage
#@ #  set_power_options -leakage false
#@ #}
#@ #
#@ #if {$DYNAMIC_POWER} {
#@ ### Dynamic power opto throughout the flow
#@ #  set_power_options -dynamic true
#@ #} else {
#@ ### No dynamic power opto
#@ #  set_power_options -dynamic false
#@ #}
#@ 
#@ ## End of Common Optimization Session Options
#@ 
#@ # -- End source common_optimization_settings_icc.tcl

#@ source common_placement_settings_icc.tcl
#@ # -- Starting source common_placement_settings_icc.tcl

#@ ##########################################################################################
#@ # Version: D-2010.03-SP2 (July 6, 2010)
#@ # Copyright (C) 2007-2010 Synopsys, Inc. All rights reserved.
#@ ##########################################################################################
#@ 
#@ 
#@ echo "\tLoading :\t\t [info script]"
#@ 
#@ # Placement Common Session Options - set in all sessions
#@ 
#@ ## Set Min/Max Routing Layers
#@ if { $MAX_ROUTING_LAYER != ""} {set_ignored_layers -max_routing_layer $MAX_ROUTING_LAYER}
#@ if { $MIN_ROUTING_LAYER != ""} {set_ignored_layers -min_routing_layer $MIN_ROUTING_LAYER}
#@ 
#@ 
#@ 
#@ ## Set PNET Options to control cel placement around P/G straps
#@ if {$PNET_METAL_LIST != "" || $PNET_METAL_LIST_COMPLETE != "" } {
#@ 	remove_pnet_options
#@ 
#@ 	if {$PNET_METAL_LIST_COMPLETE != "" } {
#@ 		set_pnet_options -complete $PNET_METAL_LIST_COMPLETE -see_object {all_types}
#@ 	}
#@ 
#@ 	if {$PNET_METAL_LIST != "" } {
#@ 		set_pnet_options -partial $PNET_METAL_LIST -see_object {all_types}
#@ 	}
#@ 	
#@ 	report_pnet_options
#@ }
#@ 
#@ 
#@ 
#@ ## Improved congestion analysis by using Global Route info
#@ # echo "SCRIPT-Info : Enabling Global Gouter during placement"
#@ # set_app_var placer_enable_enhanced_router true
#@ 
#@ 
#@ 
#@ ## it is recommended to use the default of the tool
#@ ## in case it needs to change ( e.g. for low utlization designs), use the command below :
#@ # set_congestion_options -max_util 0.85
#@ 
#@ # -- End source common_placement_settings_icc.tcl

#@ 
#@ ########################################
#@ #           CONNECT P/G                #
#@ ########################################
#@ 
#@ ## Connect Power & Ground for non-MV and MV-mode
#@ 
#@ if {[file exists [which $CUSTOM_CONNECT_PG_NETS_SCRIPT]]} {
#@    source $CUSTOM_CONNECT_PG_NETS_SCRIPT
#@  } else {
#@     #derive_pg_connection -power_net $MW_POWER_NET -power_pin $MW_POWER_PORT -ground_net $MW_GROUND_NET -ground_pin $MW_GROUND_PORT
#@     #if {!$ICC_TIE_CELL_FLOW} {derive_pg_connection -power_net $MW_POWER_NET -ground_net $MW_GROUND_NET -tie}
#@    }
#@ 
#@ save_mw_cel -as $ICC_FLOORPLAN_CEL
#@ 
#@ ########################################################################################
#@ # Saving the cell + snapshot creation
#@ ########################################################################################
#@ 
#@ if {$ICC_REPORTING_EFFORT != "OFF" } {
#@  create_qor_snapshot -name $ICC_FLOORPLAN_CEL
#@  redirect -file $REPORTS_DIR_INIT_DESIGN/$ICC_FLOORPLAN_CEL.qor_snapshot.rpt {report_qor_snapshot -no_display}
#@ }
#@ 
#@ if {$ICC_REPORTING_EFFORT != "OFF" } {
#@ ########################################################################################
#@ # Additional reporting: zero interconnect timing report and design summaries
#@ ########################################################################################
#@ redirect -tee -file $REPORTS_DIR_INIT_DESIGN/$ICC_FLOORPLAN_CEL.sum {report_design_physical -all -verbose}
#@ 
#@ set_zero_interconnect_delay_mode true
#@ redirect -tee -file $REPORTS_DIR_INIT_DESIGN/$ICC_FLOORPLAN_CEL.zic.qor {report_qor}
#@ set_zero_interconnect_delay_mode false
#@ 
#@ ########################################################################################
#@ # Checks : Library + technology checks
#@ ########################################################################################
#@ set_check_library_options -all
#@ redirect -file $REPORTS_DIR_INIT_DESIGN/check_library.sum {check_library}
#@ }
#@ 
#@ exit
