Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 245477d5cb874d669cf02dea9b0f5e16 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot sim_wrapper_func_synth xil_defaultlib.sim_wrapper -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.sim_NOT_gate_0_0 [sim_not_gate_0_0_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010101110101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011010110101100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111011101001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000011110011001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100010111000100001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011101110101...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111010011000100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011101110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111111111111010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101001101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100110101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110000011101110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111111")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101111110000...]
Compiling architecture ram32x1s_v of entity unisim.RAM32X1S [ram32x1s_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010001010101110...]
Compiling architecture structure of entity xil_defaultlib.sim_mmWaveStreamer_0_0_mmWaveStreamer_points_buffer_V_ram [sim_mmwavestreamer_0_0_mmwavestr...]
Compiling architecture structure of entity xil_defaultlib.sim_mmWaveStreamer_0_0_mmWaveStreamer_points_buffer_V [sim_mmwavestreamer_0_0_mmwavestr...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001010101010101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011101111111011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101110101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111110001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100010001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010100010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110111011100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101000000011100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010001000100010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010100000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101100")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.sim_mmWaveStreamer_0_0_mmWaveStreamer_regslice_both [sim_mmwavestreamer_0_0_mmwavestr...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111111111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100010101010101000...]
Compiling architecture structure of entity xil_defaultlib.\sim_mmWaveStreamer_0_0_mmWaveStreamer_regslice_both__parameterized3\ [\sim_mmWaveStreamer_0_0_mmWaveSt...]
Compiling architecture structure of entity xil_defaultlib.sim_mmWaveStreamer_0_0_mmWaveStreamer [sim_mmwavestreamer_0_0_mmwavestr...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture structure of entity xil_defaultlib.sim_mmWaveStreamer_0_0 [sim_mmwavestreamer_0_0_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010101000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010110011001010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010001010101")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture carry8_v of entity unisim.CARRY8 [\CARRY8(1,10)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture structure of entity xil_defaultlib.sim_points_RAM_0_0_points_RAM [sim_points_ram_0_0_points_ram_de...]
Compiling architecture structure of entity xil_defaultlib.sim_points_RAM_0_0 [sim_points_ram_0_0_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture ldce_v of entity unisim.LDCE [\LDCE(init='1')\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011110000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101010001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001010010000")(0...]
Compiling architecture structure of entity xil_defaultlib.sim_stream_controller_0_0_stream_controller [sim_stream_controller_0_0_stream...]
Compiling architecture structure of entity xil_defaultlib.sim_stream_controller_0_0 [sim_stream_controller_0_0_defaul...]
Compiling architecture structure of entity xil_defaultlib.sim [sim_default]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.sim_wrapper
Built simulation snapshot sim_wrapper_func_synth
