##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Debug_UART_IntClock
		4.3::Critical Path Report for Esp_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Esp_UART_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Debug_UART_IntClock:R)
		5.3::Critical Path Report for (Esp_UART_IntClock:R vs. Esp_UART_IntClock:R)
		5.4::Critical Path Report for (Debug_UART_IntClock:R vs. Debug_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK            | Frequency: 73.74 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK         | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT            | N/A                   | Target: 48.00 MHz  | 
Clock: Debug_UART_IntClock  | Frequency: 53.54 MHz  | Target: 0.92 MHz   | 
Clock: Esp_UART_IntClock    | Frequency: 55.48 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK            Debug_UART_IntClock  20833.3          7549        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            Esp_UART_IntClock    20833.3          7272        N/A              N/A         N/A              N/A         N/A              N/A         
Debug_UART_IntClock  Debug_UART_IntClock  1.08333e+006     1064657     N/A              N/A         N/A              N/A         N/A              N/A         
Esp_UART_IntClock    Esp_UART_IntClock    1.08333e+006     1065308     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase       
---------------  ------------  ---------------------  
Debug_Tx(0)_PAD  29303         Debug_UART_IntClock:R  
Esp_Tx(0)_PAD    29121         Esp_UART_IntClock:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 73.74 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Esp_Rx(0)_SYNC/out
Path End       : \Esp_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Esp_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7272p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Esp_UART_IntClock:R#2)   20833
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10091
-------------------------------------   ----- 
End-of-path arrival time (ps)           10091
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Esp_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Esp_Rx(0)_SYNC/out                          synccell        1020   1020   7272  RISE       1
\Esp_UART:BUART:rx_postpoll\/main_2         macrocell6      3406   4426   7272  RISE       1
\Esp_UART:BUART:rx_postpoll\/q              macrocell6      3350   7776   7272  RISE       1
\Esp_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2315  10091   7272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Debug_UART_IntClock
*************************************************
Clock: Debug_UART_IntClock
Frequency: 53.54 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064657p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12486
-------------------------------------   ----- 
End-of-path arrival time (ps)           12486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q                      macrocell34     1250   1250  1064657  RISE       1
\Debug_UART:BUART:counter_load_not\/main_0           macrocell10     4951   6201  1064657  RISE       1
\Debug_UART:BUART:counter_load_not\/q                macrocell10     3350   9551  1064657  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2936  12486  1064657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Esp_UART_IntClock
***********************************************
Clock: Esp_UART_IntClock
Frequency: 55.48 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_state_2\/q
Path End       : \Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065308p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11835
-------------------------------------   ----- 
End-of-path arrival time (ps)           11835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_state_2\/q                      macrocell20     1250   1250  1065308  RISE       1
\Esp_UART:BUART:counter_load_not\/main_3           macrocell2      4333   5583  1065308  RISE       1
\Esp_UART:BUART:counter_load_not\/q                macrocell2      3350   8933  1065308  RISE       1
\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2903  11835  1065308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Esp_UART_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Esp_Rx(0)_SYNC/out
Path End       : \Esp_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Esp_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7272p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Esp_UART_IntClock:R#2)   20833
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10091
-------------------------------------   ----- 
End-of-path arrival time (ps)           10091
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Esp_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Esp_Rx(0)_SYNC/out                          synccell        1020   1020   7272  RISE       1
\Esp_UART:BUART:rx_postpoll\/main_2         macrocell6      3406   4426   7272  RISE       1
\Esp_UART:BUART:rx_postpoll\/q              macrocell6      3350   7776   7272  RISE       1
\Esp_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2315  10091   7272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Debug_UART_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Debug_Rx(0)_SYNC/out
Path End       : \Debug_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Debug_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7549p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Debug_UART_IntClock:R#2)   20833
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9815
-------------------------------------   ---- 
End-of-path arrival time (ps)           9815
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Debug_Rx(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Debug_Rx(0)_SYNC/out                          synccell        1020   1020   7549  RISE       1
\Debug_UART:BUART:rx_postpoll\/main_2         macrocell14     3182   4202   7549  RISE       1
\Debug_UART:BUART:rx_postpoll\/q              macrocell14     3350   7552   7549  RISE       1
\Debug_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2263   9815   7549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (Esp_UART_IntClock:R vs. Esp_UART_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_state_2\/q
Path End       : \Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065308p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11835
-------------------------------------   ----- 
End-of-path arrival time (ps)           11835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_state_2\/q                      macrocell20     1250   1250  1065308  RISE       1
\Esp_UART:BUART:counter_load_not\/main_3           macrocell2      4333   5583  1065308  RISE       1
\Esp_UART:BUART:counter_load_not\/q                macrocell2      3350   8933  1065308  RISE       1
\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2903  11835  1065308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (Debug_UART_IntClock:R vs. Debug_UART_IntClock:R)
*******************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064657p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12486
-------------------------------------   ----- 
End-of-path arrival time (ps)           12486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q                      macrocell34     1250   1250  1064657  RISE       1
\Debug_UART:BUART:counter_load_not\/main_0           macrocell10     4951   6201  1064657  RISE       1
\Debug_UART:BUART:counter_load_not\/q                macrocell10     3350   9551  1064657  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2936  12486  1064657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Esp_Rx(0)_SYNC/out
Path End       : \Esp_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Esp_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7272p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Esp_UART_IntClock:R#2)   20833
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10091
-------------------------------------   ----- 
End-of-path arrival time (ps)           10091
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Esp_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Esp_Rx(0)_SYNC/out                          synccell        1020   1020   7272  RISE       1
\Esp_UART:BUART:rx_postpoll\/main_2         macrocell6      3406   4426   7272  RISE       1
\Esp_UART:BUART:rx_postpoll\/q              macrocell6      3350   7776   7272  RISE       1
\Esp_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2315  10091   7272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Debug_Rx(0)_SYNC/out
Path End       : \Debug_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Debug_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7549p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Debug_UART_IntClock:R#2)   20833
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9815
-------------------------------------   ---- 
End-of-path arrival time (ps)           9815
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Debug_Rx(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Debug_Rx(0)_SYNC/out                          synccell        1020   1020   7549  RISE       1
\Debug_UART:BUART:rx_postpoll\/main_2         macrocell14     3182   4202   7549  RISE       1
\Debug_UART:BUART:rx_postpoll\/q              macrocell14     3350   7552   7549  RISE       1
\Debug_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2263   9815   7549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Esp_Rx(0)_SYNC/out
Path End       : \Esp_UART:BUART:rx_state_0\/main_10
Capture Clock  : \Esp_UART:BUART:rx_state_0\/clock_0
Path slack     : 12895p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Esp_UART_IntClock:R#2)   20833
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Esp_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Esp_Rx(0)_SYNC/out                   synccell      1020   1020   7272  RISE       1
\Esp_UART:BUART:rx_state_0\/main_10  macrocell23   3408   4428  12895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Esp_Rx(0)_SYNC/out
Path End       : \Esp_UART:BUART:rx_state_2\/main_9
Capture Clock  : \Esp_UART:BUART:rx_state_2\/clock_0
Path slack     : 12895p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Esp_UART_IntClock:R#2)   20833
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Esp_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Esp_Rx(0)_SYNC/out                  synccell      1020   1020   7272  RISE       1
\Esp_UART:BUART:rx_state_2\/main_9  macrocell26   3408   4428  12895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Esp_Rx(0)_SYNC/out
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 12897p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Esp_UART_IntClock:R#2)   20833
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Esp_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Esp_Rx(0)_SYNC/out  synccell      1020   1020   7272  RISE       1
MODIN1_1/main_4     macrocell29   3406   4426  12897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Esp_Rx(0)_SYNC/out
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 12897p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Esp_UART_IntClock:R#2)   20833
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Esp_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Esp_Rx(0)_SYNC/out  synccell      1020   1020   7272  RISE       1
MODIN1_0/main_3     macrocell30   3406   4426  12897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Esp_Rx(0)_SYNC/out
Path End       : \Esp_UART:BUART:rx_last\/main_0
Capture Clock  : \Esp_UART:BUART:rx_last\/clock_0
Path slack     : 12919p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Esp_UART_IntClock:R#2)   20833
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Esp_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Esp_Rx(0)_SYNC/out               synccell      1020   1020   7272  RISE       1
\Esp_UART:BUART:rx_last\/main_0  macrocell32   3384   4404  12919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_last\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Debug_Rx(0)_SYNC/out
Path End       : \Debug_UART:BUART:pollcount_1\/main_4
Capture Clock  : \Debug_UART:BUART:pollcount_1\/clock_0
Path slack     : 13122p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Debug_UART_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Debug_Rx(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Debug_Rx(0)_SYNC/out                   synccell      1020   1020   7549  RISE       1
\Debug_UART:BUART:pollcount_1\/main_4  macrocell45   3182   4202  13122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Debug_Rx(0)_SYNC/out
Path End       : \Debug_UART:BUART:pollcount_0\/main_3
Capture Clock  : \Debug_UART:BUART:pollcount_0\/clock_0
Path slack     : 13122p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Debug_UART_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Debug_Rx(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Debug_Rx(0)_SYNC/out                   synccell      1020   1020   7549  RISE       1
\Debug_UART:BUART:pollcount_0\/main_3  macrocell46   3182   4202  13122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Debug_Rx(0)_SYNC/out
Path End       : \Debug_UART:BUART:rx_state_0\/main_10
Capture Clock  : \Debug_UART:BUART:rx_state_0\/clock_0
Path slack     : 13122p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Debug_UART_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Debug_Rx(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Debug_Rx(0)_SYNC/out                   synccell      1020   1020   7549  RISE       1
\Debug_UART:BUART:rx_state_0\/main_10  macrocell39   3181   4201  13122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Debug_Rx(0)_SYNC/out
Path End       : \Debug_UART:BUART:rx_state_2\/main_9
Capture Clock  : \Debug_UART:BUART:rx_state_2\/clock_0
Path slack     : 13122p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Debug_UART_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Debug_Rx(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Debug_Rx(0)_SYNC/out                  synccell      1020   1020   7549  RISE       1
\Debug_UART:BUART:rx_state_2\/main_9  macrocell42   3181   4201  13122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Debug_Rx(0)_SYNC/out
Path End       : \Debug_UART:BUART:rx_last\/main_0
Capture Clock  : \Debug_UART:BUART:rx_last\/clock_0
Path slack     : 13130p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Debug_UART_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Debug_Rx(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Debug_Rx(0)_SYNC/out               synccell      1020   1020   7549  RISE       1
\Debug_UART:BUART:rx_last\/main_0  macrocell48   3174   4194  13130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_last\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Debug_Rx(0)_SYNC/out
Path End       : \Debug_UART:BUART:rx_status_3\/main_7
Capture Clock  : \Debug_UART:BUART:rx_status_3\/clock_0
Path slack     : 13132p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Debug_UART_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Debug_Rx(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Debug_Rx(0)_SYNC/out                   synccell      1020   1020   7549  RISE       1
\Debug_UART:BUART:rx_status_3\/main_7  macrocell47   3172   4192  13132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Esp_Rx(0)_SYNC/out
Path End       : \Esp_UART:BUART:rx_status_3\/main_7
Capture Clock  : \Esp_UART:BUART:rx_status_3\/clock_0
Path slack     : 13195p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Esp_UART_IntClock:R#2)   20833
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4129
-------------------------------------   ---- 
End-of-path arrival time (ps)           4129
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Esp_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Esp_Rx(0)_SYNC/out                   synccell      1020   1020   7272  RISE       1
\Esp_UART:BUART:rx_status_3\/main_7  macrocell31   3109   4129  13195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064657p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12486
-------------------------------------   ----- 
End-of-path arrival time (ps)           12486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q                      macrocell34     1250   1250  1064657  RISE       1
\Debug_UART:BUART:counter_load_not\/main_0           macrocell10     4951   6201  1064657  RISE       1
\Debug_UART:BUART:counter_load_not\/q                macrocell10     3350   9551  1064657  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2936  12486  1064657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_state_2\/q
Path End       : \Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065308p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11835
-------------------------------------   ----- 
End-of-path arrival time (ps)           11835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_state_2\/q                      macrocell20     1250   1250  1065308  RISE       1
\Esp_UART:BUART:counter_load_not\/main_3           macrocell2      4333   5583  1065308  RISE       1
\Esp_UART:BUART:counter_load_not\/q                macrocell2      3350   8933  1065308  RISE       1
\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2903  11835  1065308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Debug_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066126p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11847
-------------------------------------   ----- 
End-of-path arrival time (ps)           11847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_ctrl_mark_last\/q     macrocell38   1250   1250  1066126  RISE       1
\Debug_UART:BUART:rx_counter_load\/main_0  macrocell13   4997   6247  1066126  RISE       1
\Debug_UART:BUART:rx_counter_load\/q       macrocell13   3350   9597  1066126  RISE       1
\Debug_UART:BUART:sRX:RxBitCounter\/load   count7cell    2250  11847  1066126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_state_0\/q
Path End       : \Esp_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Esp_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066177p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11796
-------------------------------------   ----- 
End-of-path arrival time (ps)           11796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_state_0\/q            macrocell23   1250   1250  1066177  RISE       1
\Esp_UART:BUART:rx_counter_load\/main_1  macrocell5    4878   6128  1066177  RISE       1
\Esp_UART:BUART:rx_counter_load\/q       macrocell5    3350   9478  1066177  RISE       1
\Esp_UART:BUART:sRX:RxBitCounter\/load   count7cell    2318  11796  1066177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Debug_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069480p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7843
-------------------------------------   ---- 
End-of-path arrival time (ps)           7843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_ctrl_mark_last\/q         macrocell38     1250   1250  1066126  RISE       1
\Debug_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   6593   7843  1069480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Debug_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \Debug_UART:BUART:sTX:TxSts\/clock
Path slack     : 1069648p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13185
-------------------------------------   ----- 
End-of-path arrival time (ps)           13185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1069648  RISE       1
\Debug_UART:BUART:tx_status_0\/main_3                 macrocell11     3930   7510  1069648  RISE       1
\Debug_UART:BUART:tx_status_0\/q                      macrocell11     3350  10860  1069648  RISE       1
\Debug_UART:BUART:sTX:TxSts\/status_0                 statusicell3    2326  13185  1069648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_state_0\/q
Path End       : \Esp_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Esp_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069674p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7650
-------------------------------------   ---- 
End-of-path arrival time (ps)           7650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_state_0\/q                macrocell23     1250   1250  1066177  RISE       1
\Esp_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   6400   7650  1069674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Debug_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069711p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7613
-------------------------------------   ---- 
End-of-path arrival time (ps)           7613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q                macrocell34     1250   1250  1064657  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   6363   7613  1069711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Esp_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \Esp_UART:BUART:sTX:TxSts\/clock
Path slack     : 1069891p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12943
-------------------------------------   ----- 
End-of-path arrival time (ps)           12943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069891  RISE       1
\Esp_UART:BUART:tx_status_0\/main_3                 macrocell3      3717   7297  1069891  RISE       1
\Esp_UART:BUART:tx_status_0\/q                      macrocell3      3350  10647  1069891  RISE       1
\Esp_UART:BUART:sTX:TxSts\/status_0                 statusicell1    2296  12943  1069891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Esp_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \Esp_UART:BUART:sRX:RxSts\/clock
Path slack     : 1070633p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12201
-------------------------------------   ----- 
End-of-path arrival time (ps)           12201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1070633  RISE       1
\Esp_UART:BUART:rx_status_4\/main_1                 macrocell7      2940   6520  1070633  RISE       1
\Esp_UART:BUART:rx_status_4\/q                      macrocell7      3350   9870  1070633  RISE       1
\Esp_UART:BUART:sRX:RxSts\/status_4                 statusicell2    2331  12201  1070633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Debug_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \Debug_UART:BUART:sRX:RxSts\/clock
Path slack     : 1070766p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12067
-------------------------------------   ----- 
End-of-path arrival time (ps)           12067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1070766  RISE       1
\Debug_UART:BUART:rx_status_4\/main_1                 macrocell15     2827   6407  1070766  RISE       1
\Debug_UART:BUART:rx_status_4\/q                      macrocell15     3350   9757  1070766  RISE       1
\Debug_UART:BUART:sRX:RxSts\/status_4                 statusicell4    2311  12067  1070766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:txn\/main_1
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1070774p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9050
-------------------------------------   ---- 
End-of-path arrival time (ps)           9050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q  macrocell34   1250   1250  1064657  RISE       1
\Debug_UART:BUART:txn\/main_1    macrocell33   7800   9050  1070774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Esp_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Esp_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071350p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5973
-------------------------------------   ---- 
End-of-path arrival time (ps)           5973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065493  RISE       1
\Esp_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5783   5973  1071350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_state_1\/q
Path End       : \Esp_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Esp_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071437p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_state_1\/q                macrocell18     1250   1250  1065563  RISE       1
\Esp_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4636   5886  1071437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Esp_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Esp_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071521p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5802
-------------------------------------   ---- 
End-of-path arrival time (ps)           5802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_ctrl_mark_last\/q         macrocell22     1250   1250  1067053  RISE       1
\Esp_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4552   5802  1071521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:tx_state_0\/main_0
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1071662p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8161
-------------------------------------   ---- 
End-of-path arrival time (ps)           8161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q       macrocell34   1250   1250  1064657  RISE       1
\Debug_UART:BUART:tx_state_0\/main_0  macrocell35   6911   8161  1071662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \Debug_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1071662p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8161
-------------------------------------   ---- 
End-of-path arrival time (ps)           8161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q      macrocell34   1250   1250  1064657  RISE       1
\Debug_UART:BUART:tx_bitclk\/main_0  macrocell37   6911   8161  1071662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_bitclk_enable\/q
Path End       : \Debug_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Debug_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072115p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5209
-------------------------------------   ---- 
End-of-path arrival time (ps)           5209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_bitclk_enable\/q          macrocell43     1250   1250  1072115  RISE       1
\Debug_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   3959   5209  1072115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_state_2\/q
Path End       : \Debug_UART:BUART:rx_state_0\/main_4
Capture Clock  : \Debug_UART:BUART:rx_state_0\/clock_0
Path slack     : 1072291p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7532
-------------------------------------   ---- 
End-of-path arrival time (ps)           7532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_state_2\/q       macrocell42   1250   1250  1066457  RISE       1
\Debug_UART:BUART:rx_state_0\/main_4  macrocell39   6282   7532  1072291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_state_2\/q
Path End       : \Debug_UART:BUART:rx_state_3\/main_4
Capture Clock  : \Debug_UART:BUART:rx_state_3\/clock_0
Path slack     : 1072291p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7532
-------------------------------------   ---- 
End-of-path arrival time (ps)           7532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_state_2\/q       macrocell42   1250   1250  1066457  RISE       1
\Debug_UART:BUART:rx_state_3\/main_4  macrocell41   6282   7532  1072291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_state_2\/q
Path End       : \Debug_UART:BUART:rx_state_2\/main_4
Capture Clock  : \Debug_UART:BUART:rx_state_2\/clock_0
Path slack     : 1072291p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7532
-------------------------------------   ---- 
End-of-path arrival time (ps)           7532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_state_2\/q       macrocell42   1250   1250  1066457  RISE       1
\Debug_UART:BUART:rx_state_2\/main_4  macrocell42   6282   7532  1072291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Esp_UART:BUART:tx_state_0\/main_3
Capture Clock  : \Esp_UART:BUART:tx_state_0\/clock_0
Path slack     : 1072526p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7297
-------------------------------------   ---- 
End-of-path arrival time (ps)           7297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069891  RISE       1
\Esp_UART:BUART:tx_state_0\/main_3                  macrocell19     3717   7297  1072526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Debug_UART:BUART:txn\/main_3
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1072560p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7263
-------------------------------------   ---- 
End-of-path arrival time (ps)           7263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  1072560  RISE       1
\Debug_UART:BUART:txn\/main_3                macrocell33     2893   7263  1072560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Debug_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072663p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q                macrocell35     1250   1250  1066361  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3410   4660  1072663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Debug_UART:BUART:tx_state_0\/main_3
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1072748p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7075
-------------------------------------   ---- 
End-of-path arrival time (ps)           7075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1069648  RISE       1
\Debug_UART:BUART:tx_state_0\/main_3                  macrocell35     3495   7075  1072748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_bitclk_enable\/q
Path End       : \Esp_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Esp_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072980p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_bitclk_enable\/q          macrocell27     1250   1250  1072980  RISE       1
\Esp_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3094   4344  1072980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_state_0\/q
Path End       : \Debug_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Debug_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073077p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_state_0\/q                macrocell39     1250   1250  1068291  RISE       1
\Debug_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   2997   4247  1073077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Esp_UART:BUART:txn\/main_3
Capture Clock  : \Esp_UART:BUART:txn\/clock_0
Path slack     : 1073150p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6673
-------------------------------------   ---- 
End-of-path arrival time (ps)           6673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073150  RISE       1
\Esp_UART:BUART:txn\/main_3                macrocell17     2303   6673  1073150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_state_0\/q
Path End       : \Esp_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Esp_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073191p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_state_0\/q                macrocell19     1250   1250  1066764  RISE       1
\Esp_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2882   4132  1073191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:pollcount_1\/q
Path End       : \Debug_UART:BUART:rx_status_3\/main_5
Capture Clock  : \Debug_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073328p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6495
-------------------------------------   ---- 
End-of-path arrival time (ps)           6495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:pollcount_1\/q       macrocell45   1250   1250  1068309  RISE       1
\Debug_UART:BUART:rx_status_3\/main_5  macrocell47   5245   6495  1073328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:pollcount_1\/q
Path End       : \Debug_UART:BUART:rx_state_0\/main_8
Capture Clock  : \Debug_UART:BUART:rx_state_0\/clock_0
Path slack     : 1073335p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6489
-------------------------------------   ---- 
End-of-path arrival time (ps)           6489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:pollcount_1\/q      macrocell45   1250   1250  1068309  RISE       1
\Debug_UART:BUART:rx_state_0\/main_8  macrocell39   5239   6489  1073335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \Debug_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073576p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  1066126  RISE       1
\Debug_UART:BUART:rx_load_fifo\/main_0  macrocell40   4997   6247  1073576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Debug_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073576p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_ctrl_mark_last\/q        macrocell38   1250   1250  1066126  RISE       1
\Debug_UART:BUART:rx_state_stop1_reg\/main_0  macrocell44   4997   6247  1073576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell44         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug_UART:BUART:rx_status_3\/main_0
Capture Clock  : \Debug_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073576p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  1066126  RISE       1
\Debug_UART:BUART:rx_status_3\/main_0   macrocell47   4997   6247  1073576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:tx_state_1\/main_0
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1073623p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6201
-------------------------------------   ---- 
End-of-path arrival time (ps)           6201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q       macrocell34   1250   1250  1064657  RISE       1
\Debug_UART:BUART:tx_state_1\/main_0  macrocell34   4951   6201  1073623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:tx_state_2\/main_0
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1073623p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6201
-------------------------------------   ---- 
End-of-path arrival time (ps)           6201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q       macrocell34   1250   1250  1064657  RISE       1
\Debug_UART:BUART:tx_state_2\/main_0  macrocell36   4951   6201  1073623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_state_2\/q
Path End       : \Esp_UART:BUART:txn\/main_4
Capture Clock  : \Esp_UART:BUART:txn\/clock_0
Path slack     : 1073687p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_state_2\/q  macrocell20   1250   1250  1065308  RISE       1
\Esp_UART:BUART:txn\/main_4    macrocell17   4886   6136  1073687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_state_2\/q
Path End       : \Esp_UART:BUART:tx_state_1\/main_3
Capture Clock  : \Esp_UART:BUART:tx_state_1\/clock_0
Path slack     : 1073687p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_state_2\/q       macrocell20   1250   1250  1065308  RISE       1
\Esp_UART:BUART:tx_state_1\/main_3  macrocell18   4886   6136  1073687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_state_0\/q
Path End       : \Esp_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \Esp_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073696p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6128
-------------------------------------   ---- 
End-of-path arrival time (ps)           6128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_state_0\/q         macrocell23   1250   1250  1066177  RISE       1
\Esp_UART:BUART:rx_load_fifo\/main_1  macrocell24   4878   6128  1073696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_state_0\/q
Path End       : \Esp_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Esp_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073696p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6128
-------------------------------------   ---- 
End-of-path arrival time (ps)           6128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_state_0\/q               macrocell23   1250   1250  1066177  RISE       1
\Esp_UART:BUART:rx_state_stop1_reg\/main_1  macrocell28   4878   6128  1073696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_state_0\/q
Path End       : \Esp_UART:BUART:rx_status_3\/main_1
Capture Clock  : \Esp_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073696p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6128
-------------------------------------   ---- 
End-of-path arrival time (ps)           6128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_state_0\/q        macrocell23   1250   1250  1066177  RISE       1
\Esp_UART:BUART:rx_status_3\/main_1  macrocell31   4878   6128  1073696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:txn\/main_4
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1073772p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6051
-------------------------------------   ---- 
End-of-path arrival time (ps)           6051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_2\/q  macrocell36   1250   1250  1066130  RISE       1
\Debug_UART:BUART:txn\/main_4    macrocell33   4801   6051  1073772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Esp_UART:BUART:tx_state_1\/main_2
Capture Clock  : \Esp_UART:BUART:tx_state_1\/clock_0
Path slack     : 1073855p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5968
-------------------------------------   ---- 
End-of-path arrival time (ps)           5968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065493  RISE       1
\Esp_UART:BUART:tx_state_1\/main_2               macrocell18     5778   5968  1073855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:pollcount_1\/q
Path End       : \Debug_UART:BUART:pollcount_1\/main_2
Capture Clock  : \Debug_UART:BUART:pollcount_1\/clock_0
Path slack     : 1073882p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:pollcount_1\/q       macrocell45   1250   1250  1068309  RISE       1
\Debug_UART:BUART:pollcount_1\/main_2  macrocell45   4691   5941  1073882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Debug_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073888p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3435
-------------------------------------   ---- 
End-of-path arrival time (ps)           3435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067402  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   3245   3435  1073888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_state_2\/q
Path End       : \Debug_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \Debug_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073907p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5916
-------------------------------------   ---- 
End-of-path arrival time (ps)           5916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_state_2\/q         macrocell42   1250   1250  1066457  RISE       1
\Debug_UART:BUART:rx_load_fifo\/main_4  macrocell40   4666   5916  1073907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_state_2\/q
Path End       : \Debug_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Debug_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073907p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5916
-------------------------------------   ---- 
End-of-path arrival time (ps)           5916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_state_2\/q               macrocell42   1250   1250  1066457  RISE       1
\Debug_UART:BUART:rx_state_stop1_reg\/main_3  macrocell44   4666   5916  1073907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell44         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_state_2\/q
Path End       : \Debug_UART:BUART:rx_status_3\/main_4
Capture Clock  : \Debug_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073907p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5916
-------------------------------------   ---- 
End-of-path arrival time (ps)           5916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_state_2\/q        macrocell42   1250   1250  1066457  RISE       1
\Debug_UART:BUART:rx_status_3\/main_4  macrocell47   4666   5916  1073907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_bitclk_enable\/q
Path End       : \Debug_UART:BUART:rx_state_0\/main_2
Capture Clock  : \Debug_UART:BUART:rx_state_0\/clock_0
Path slack     : 1073922p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  1072115  RISE       1
\Debug_UART:BUART:rx_state_0\/main_2   macrocell39   4651   5901  1073922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_bitclk_enable\/q
Path End       : \Debug_UART:BUART:rx_state_3\/main_2
Capture Clock  : \Debug_UART:BUART:rx_state_3\/clock_0
Path slack     : 1073922p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  1072115  RISE       1
\Debug_UART:BUART:rx_state_3\/main_2   macrocell41   4651   5901  1073922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_bitclk_enable\/q
Path End       : \Debug_UART:BUART:rx_state_2\/main_2
Capture Clock  : \Debug_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073922p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  1072115  RISE       1
\Debug_UART:BUART:rx_state_2\/main_2   macrocell42   4651   5901  1073922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_bitclk_enable\/q
Path End       : \Debug_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \Debug_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073926p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5897
-------------------------------------   ---- 
End-of-path arrival time (ps)           5897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_bitclk_enable\/q   macrocell43   1250   1250  1072115  RISE       1
\Debug_UART:BUART:rx_load_fifo\/main_2  macrocell40   4647   5897  1073926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_bitclk_enable\/q
Path End       : \Debug_UART:BUART:rx_status_3\/main_2
Capture Clock  : \Debug_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073926p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5897
-------------------------------------   ---- 
End-of-path arrival time (ps)           5897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  1072115  RISE       1
\Debug_UART:BUART:rx_status_3\/main_2  macrocell47   4647   5897  1073926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Esp_UART:BUART:rx_state_0\/main_6
Capture Clock  : \Esp_UART:BUART:rx_state_0\/clock_0
Path slack     : 1073928p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                          macrocell30   1250   1250  1068859  RISE       1
\Esp_UART:BUART:rx_state_0\/main_6  macrocell23   4646   5896  1073928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Esp_UART:BUART:rx_state_0\/main_5
Capture Clock  : \Esp_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074099p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                          macrocell29   1250   1250  1069024  RISE       1
\Esp_UART:BUART:rx_state_0\/main_5  macrocell23   4474   5724  1074099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_state_2\/q
Path End       : \Esp_UART:BUART:tx_state_0\/main_4
Capture Clock  : \Esp_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074241p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_state_2\/q       macrocell20   1250   1250  1065308  RISE       1
\Esp_UART:BUART:tx_state_0\/main_4  macrocell19   4333   5583  1074241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_state_1\/q
Path End       : \Esp_UART:BUART:tx_state_2\/main_0
Capture Clock  : \Esp_UART:BUART:tx_state_2\/clock_0
Path slack     : 1074390p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5433
-------------------------------------   ---- 
End-of-path arrival time (ps)           5433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_state_1\/q       macrocell18   1250   1250  1065563  RISE       1
\Esp_UART:BUART:tx_state_2\/main_0  macrocell20   4183   5433  1074390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_state_1\/q
Path End       : \Esp_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \Esp_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074390p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5433
-------------------------------------   ---- 
End-of-path arrival time (ps)           5433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_state_1\/q      macrocell18   1250   1250  1065563  RISE       1
\Esp_UART:BUART:tx_bitclk\/main_0  macrocell21   4183   5433  1074390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Esp_UART:BUART:tx_state_0\/main_2
Capture Clock  : \Esp_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074426p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065493  RISE       1
\Esp_UART:BUART:tx_state_0\/main_2               macrocell19     5207   5397  1074426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074484p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5339
-------------------------------------   ---- 
End-of-path arrival time (ps)           5339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell30   1250   1250  1068859  RISE       1
MODIN1_1/main_3  macrocell29   4089   5339  1074484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1074484p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5339
-------------------------------------   ---- 
End-of-path arrival time (ps)           5339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell30   1250   1250  1068859  RISE       1
MODIN1_0/main_2  macrocell30   4089   5339  1074484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_state_1\/q
Path End       : \Esp_UART:BUART:tx_state_0\/main_0
Capture Clock  : \Esp_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074496p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_state_1\/q       macrocell18   1250   1250  1065563  RISE       1
\Esp_UART:BUART:tx_state_0\/main_0  macrocell19   4077   5327  1074496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:txn\/main_2
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1074540p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q  macrocell35   1250   1250  1066361  RISE       1
\Debug_UART:BUART:txn\/main_2    macrocell33   4033   5283  1074540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Esp_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \Esp_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074571p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5252
-------------------------------------   ---- 
End-of-path arrival time (ps)           5252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1067053  RISE       1
\Esp_UART:BUART:rx_load_fifo\/main_0  macrocell24   4002   5252  1074571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Esp_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Esp_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074571p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5252
-------------------------------------   ---- 
End-of-path arrival time (ps)           5252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_ctrl_mark_last\/q        macrocell22   1250   1250  1067053  RISE       1
\Esp_UART:BUART:rx_state_stop1_reg\/main_0  macrocell28   4002   5252  1074571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Esp_UART:BUART:rx_status_3\/main_0
Capture Clock  : \Esp_UART:BUART:rx_status_3\/clock_0
Path slack     : 1074571p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5252
-------------------------------------   ---- 
End-of-path arrival time (ps)           5252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1067053  RISE       1
\Esp_UART:BUART:rx_status_3\/main_0   macrocell31   4002   5252  1074571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug_UART:BUART:rx_state_0\/main_0
Capture Clock  : \Debug_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074640p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5184
-------------------------------------   ---- 
End-of-path arrival time (ps)           5184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  1066126  RISE       1
\Debug_UART:BUART:rx_state_0\/main_0    macrocell39   3934   5184  1074640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug_UART:BUART:rx_state_3\/main_0
Capture Clock  : \Debug_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074640p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5184
-------------------------------------   ---- 
End-of-path arrival time (ps)           5184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  1066126  RISE       1
\Debug_UART:BUART:rx_state_3\/main_0    macrocell41   3934   5184  1074640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug_UART:BUART:rx_state_2\/main_0
Capture Clock  : \Debug_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074640p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5184
-------------------------------------   ---- 
End-of-path arrival time (ps)           5184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  1066126  RISE       1
\Debug_UART:BUART:rx_state_2\/main_0    macrocell42   3934   5184  1074640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074649p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell29   1250   1250  1069024  RISE       1
MODIN1_1/main_2  macrocell29   3924   5174  1074649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_state_0\/q
Path End       : \Esp_UART:BUART:rx_state_0\/main_1
Capture Clock  : \Esp_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074673p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_state_0\/q       macrocell23   1250   1250  1066177  RISE       1
\Esp_UART:BUART:rx_state_0\/main_1  macrocell23   3901   5151  1074673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_state_0\/q
Path End       : \Esp_UART:BUART:rx_state_3\/main_1
Capture Clock  : \Esp_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074673p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_state_0\/q       macrocell23   1250   1250  1066177  RISE       1
\Esp_UART:BUART:rx_state_3\/main_1  macrocell25   3901   5151  1074673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_state_0\/q
Path End       : \Esp_UART:BUART:rx_state_2\/main_1
Capture Clock  : \Esp_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074673p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_state_0\/q       macrocell23   1250   1250  1066177  RISE       1
\Esp_UART:BUART:rx_state_2\/main_1  macrocell26   3901   5151  1074673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_state_0\/q
Path End       : \Esp_UART:BUART:tx_state_2\/main_1
Capture Clock  : \Esp_UART:BUART:tx_state_2\/clock_0
Path slack     : 1074772p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_state_0\/q       macrocell19   1250   1250  1066764  RISE       1
\Esp_UART:BUART:tx_state_2\/main_1  macrocell20   3801   5051  1074772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_state_0\/q
Path End       : \Esp_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \Esp_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074772p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_state_0\/q      macrocell19   1250   1250  1066764  RISE       1
\Esp_UART:BUART:tx_bitclk\/main_1  macrocell21   3801   5051  1074772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Esp_UART:BUART:rx_state_0\/main_0
Capture Clock  : \Esp_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075029p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1067053  RISE       1
\Esp_UART:BUART:rx_state_0\/main_0    macrocell23   3544   4794  1075029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Esp_UART:BUART:rx_state_3\/main_0
Capture Clock  : \Esp_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075029p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1067053  RISE       1
\Esp_UART:BUART:rx_state_3\/main_0    macrocell25   3544   4794  1075029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Esp_UART:BUART:rx_state_2\/main_0
Capture Clock  : \Esp_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075029p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1067053  RISE       1
\Esp_UART:BUART:rx_state_2\/main_0    macrocell26   3544   4794  1075029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075054p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075054  RISE       1
MODIN1_1/main_0                            macrocell29   2829   4769  1075054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075054p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075054  RISE       1
MODIN1_0/main_0                            macrocell30   2829   4769  1075054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075055p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075055  RISE       1
MODIN1_1/main_1                            macrocell29   2829   4769  1075055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075055p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075055  RISE       1
MODIN1_0/main_1                            macrocell30   2829   4769  1075055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_bitclk\/q
Path End       : \Debug_UART:BUART:txn\/main_6
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1075066p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_bitclk\/q  macrocell37   1250   1250  1075066  RISE       1
\Debug_UART:BUART:txn\/main_6   macrocell33   3507   4757  1075066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Esp_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Esp_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075072p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075055  RISE       1
\Esp_UART:BUART:rx_bitclk_enable\/main_1   macrocell27   2811   4751  1075072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Esp_UART:BUART:rx_status_3\/main_5
Capture Clock  : \Esp_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075075p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                           macrocell29   1250   1250  1069024  RISE       1
\Esp_UART:BUART:rx_status_3\/main_5  macrocell31   3499   4749  1075075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Esp_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Esp_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075076p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075054  RISE       1
\Esp_UART:BUART:rx_bitclk_enable\/main_0   macrocell27   2808   4748  1075076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Esp_UART:BUART:rx_state_0\/main_9
Capture Clock  : \Esp_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075081p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075081  RISE       1
\Esp_UART:BUART:rx_state_0\/main_9         macrocell23   2802   4742  1075081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Esp_UART:BUART:rx_state_3\/main_7
Capture Clock  : \Esp_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075081p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075081  RISE       1
\Esp_UART:BUART:rx_state_3\/main_7         macrocell25   2802   4742  1075081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Esp_UART:BUART:rx_state_2\/main_8
Capture Clock  : \Esp_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075081p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075081  RISE       1
\Esp_UART:BUART:rx_state_2\/main_8         macrocell26   2802   4742  1075081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Esp_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \Esp_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075083p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075081  RISE       1
\Esp_UART:BUART:rx_load_fifo\/main_7       macrocell24   2800   4740  1075083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Esp_UART:BUART:rx_state_0\/main_8
Capture Clock  : \Esp_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075085p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075085  RISE       1
\Esp_UART:BUART:rx_state_0\/main_8         macrocell23   2798   4738  1075085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Esp_UART:BUART:rx_state_3\/main_6
Capture Clock  : \Esp_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075085p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075085  RISE       1
\Esp_UART:BUART:rx_state_3\/main_6         macrocell25   2798   4738  1075085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Esp_UART:BUART:rx_state_2\/main_7
Capture Clock  : \Esp_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075085p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075085  RISE       1
\Esp_UART:BUART:rx_state_2\/main_7         macrocell26   2798   4738  1075085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Esp_UART:BUART:rx_state_0\/main_7
Capture Clock  : \Esp_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075089  RISE       1
\Esp_UART:BUART:rx_state_0\/main_7         macrocell23   2795   4735  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Esp_UART:BUART:rx_state_3\/main_5
Capture Clock  : \Esp_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075089  RISE       1
\Esp_UART:BUART:rx_state_3\/main_5         macrocell25   2795   4735  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Esp_UART:BUART:rx_state_2\/main_6
Capture Clock  : \Esp_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075089  RISE       1
\Esp_UART:BUART:rx_state_2\/main_6         macrocell26   2795   4735  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:tx_state_1\/main_3
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075096p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4728
-------------------------------------   ---- 
End-of-path arrival time (ps)           4728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_2\/q       macrocell36   1250   1250  1066130  RISE       1
\Debug_UART:BUART:tx_state_1\/main_3  macrocell34   3478   4728  1075096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:tx_state_2\/main_3
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075096p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4728
-------------------------------------   ---- 
End-of-path arrival time (ps)           4728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_2\/q       macrocell36   1250   1250  1066130  RISE       1
\Debug_UART:BUART:tx_state_2\/main_3  macrocell36   3478   4728  1075096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Esp_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \Esp_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075097p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075085  RISE       1
\Esp_UART:BUART:rx_load_fifo\/main_6       macrocell24   2786   4726  1075097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Esp_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \Esp_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075101p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075089  RISE       1
\Esp_UART:BUART:rx_load_fifo\/main_5       macrocell24   2782   4722  1075101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:tx_state_0\/main_1
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075166p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q       macrocell35   1250   1250  1066361  RISE       1
\Debug_UART:BUART:tx_state_0\/main_1  macrocell35   3407   4657  1075166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \Debug_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075166p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q      macrocell35   1250   1250  1066361  RISE       1
\Debug_UART:BUART:tx_bitclk\/main_1  macrocell37   3407   4657  1075166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Debug_UART:BUART:rx_state_0\/main_6
Capture Clock  : \Debug_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075179p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075179  RISE       1
\Debug_UART:BUART:rx_state_0\/main_6         macrocell39   2705   4645  1075179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Debug_UART:BUART:rx_state_3\/main_6
Capture Clock  : \Debug_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075179p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075179  RISE       1
\Debug_UART:BUART:rx_state_3\/main_6         macrocell41   2705   4645  1075179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Debug_UART:BUART:rx_state_2\/main_6
Capture Clock  : \Debug_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075179p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075179  RISE       1
\Debug_UART:BUART:rx_state_2\/main_6         macrocell42   2705   4645  1075179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Debug_UART:BUART:rx_state_0\/main_5
Capture Clock  : \Debug_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075181p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075181  RISE       1
\Debug_UART:BUART:rx_state_0\/main_5         macrocell39   2702   4642  1075181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Debug_UART:BUART:rx_state_3\/main_5
Capture Clock  : \Debug_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075181p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075181  RISE       1
\Debug_UART:BUART:rx_state_3\/main_5         macrocell41   2702   4642  1075181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Debug_UART:BUART:rx_state_2\/main_5
Capture Clock  : \Debug_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075181p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075181  RISE       1
\Debug_UART:BUART:rx_state_2\/main_5         macrocell42   2702   4642  1075181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Debug_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \Debug_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075183p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075179  RISE       1
\Debug_UART:BUART:rx_load_fifo\/main_6       macrocell40   2700   4640  1075183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Debug_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \Debug_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075186p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075181  RISE       1
\Debug_UART:BUART:rx_load_fifo\/main_5       macrocell40   2698   4638  1075186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_bitclk\/q
Path End       : \Esp_UART:BUART:tx_state_0\/main_5
Capture Clock  : \Esp_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075195p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_bitclk\/q        macrocell21   1250   1250  1075195  RISE       1
\Esp_UART:BUART:tx_state_0\/main_5  macrocell19   3378   4628  1075195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_bitclk\/q
Path End       : \Esp_UART:BUART:txn\/main_6
Capture Clock  : \Esp_UART:BUART:txn\/clock_0
Path slack     : 1075213p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_bitclk\/q  macrocell21   1250   1250  1075195  RISE       1
\Esp_UART:BUART:txn\/main_6   macrocell17   3361   4611  1075213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_bitclk\/q
Path End       : \Esp_UART:BUART:tx_state_1\/main_5
Capture Clock  : \Esp_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075213p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_bitclk\/q        macrocell21   1250   1250  1075195  RISE       1
\Esp_UART:BUART:tx_state_1\/main_5  macrocell18   3361   4611  1075213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Debug_UART:BUART:rx_state_0\/main_7
Capture Clock  : \Debug_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075298p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075298  RISE       1
\Debug_UART:BUART:rx_state_0\/main_7         macrocell39   2585   4525  1075298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Debug_UART:BUART:rx_state_3\/main_7
Capture Clock  : \Debug_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075298p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075298  RISE       1
\Debug_UART:BUART:rx_state_3\/main_7         macrocell41   2585   4525  1075298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Debug_UART:BUART:rx_state_2\/main_7
Capture Clock  : \Debug_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075298p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075298  RISE       1
\Debug_UART:BUART:rx_state_2\/main_7         macrocell42   2585   4525  1075298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Debug_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \Debug_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075306p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075298  RISE       1
\Debug_UART:BUART:rx_load_fifo\/main_7       macrocell40   2578   4518  1075306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_state_1\/q
Path End       : \Esp_UART:BUART:txn\/main_1
Capture Clock  : \Esp_UART:BUART:txn\/clock_0
Path slack     : 1075317p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_state_1\/q  macrocell18   1250   1250  1065563  RISE       1
\Esp_UART:BUART:txn\/main_1    macrocell17   3256   4506  1075317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_state_1\/q
Path End       : \Esp_UART:BUART:tx_state_1\/main_0
Capture Clock  : \Esp_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075317p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_state_1\/q       macrocell18   1250   1250  1065563  RISE       1
\Esp_UART:BUART:tx_state_1\/main_0  macrocell18   3256   4506  1075317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Esp_UART:BUART:rx_status_3\/main_6
Capture Clock  : \Esp_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075323p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                           macrocell30   1250   1250  1068859  RISE       1
\Esp_UART:BUART:rx_status_3\/main_6  macrocell31   3250   4500  1075323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:tx_state_1\/main_1
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075327p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q       macrocell35   1250   1250  1066361  RISE       1
\Debug_UART:BUART:tx_state_1\/main_1  macrocell34   3246   4496  1075327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:tx_state_2\/main_1
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075327p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q       macrocell35   1250   1250  1066361  RISE       1
\Debug_UART:BUART:tx_state_2\/main_1  macrocell36   3246   4496  1075327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:tx_state_0\/main_4
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075378p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_2\/q       macrocell36   1250   1250  1066130  RISE       1
\Debug_UART:BUART:tx_state_0\/main_4  macrocell35   3195   4445  1075378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \Debug_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075378p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_2\/q      macrocell36   1250   1250  1066130  RISE       1
\Debug_UART:BUART:tx_bitclk\/main_3  macrocell37   3195   4445  1075378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_bitclk_enable\/q
Path End       : \Esp_UART:BUART:rx_state_0\/main_2
Capture Clock  : \Esp_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075483p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1072980  RISE       1
\Esp_UART:BUART:rx_state_0\/main_2   macrocell23   3091   4341  1075483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_bitclk_enable\/q
Path End       : \Esp_UART:BUART:rx_state_3\/main_2
Capture Clock  : \Esp_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075483p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1072980  RISE       1
\Esp_UART:BUART:rx_state_3\/main_2   macrocell25   3091   4341  1075483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_bitclk_enable\/q
Path End       : \Esp_UART:BUART:rx_state_2\/main_2
Capture Clock  : \Esp_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075483p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1072980  RISE       1
\Esp_UART:BUART:rx_state_2\/main_2   macrocell26   3091   4341  1075483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \Esp_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Esp_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075561p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075561  RISE       1
\Esp_UART:BUART:rx_bitclk_enable\/main_2   macrocell27   2322   4262  1075561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:pollcount_0\/q
Path End       : \Debug_UART:BUART:rx_status_3\/main_6
Capture Clock  : \Debug_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075586p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:pollcount_0\/q       macrocell46   1250   1250  1070163  RISE       1
\Debug_UART:BUART:rx_status_3\/main_6  macrocell47   2987   4237  1075586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_state_0\/q
Path End       : \Debug_UART:BUART:rx_state_0\/main_1
Capture Clock  : \Debug_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075587p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_state_0\/q       macrocell39   1250   1250  1068291  RISE       1
\Debug_UART:BUART:rx_state_0\/main_1  macrocell39   2986   4236  1075587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_state_0\/q
Path End       : \Debug_UART:BUART:rx_state_3\/main_1
Capture Clock  : \Debug_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075587p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_state_0\/q       macrocell39   1250   1250  1068291  RISE       1
\Debug_UART:BUART:rx_state_3\/main_1  macrocell41   2986   4236  1075587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_state_0\/q
Path End       : \Debug_UART:BUART:rx_state_2\/main_1
Capture Clock  : \Debug_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075587p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_state_0\/q       macrocell39   1250   1250  1068291  RISE       1
\Debug_UART:BUART:rx_state_2\/main_1  macrocell42   2986   4236  1075587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:pollcount_0\/q
Path End       : \Debug_UART:BUART:rx_state_0\/main_9
Capture Clock  : \Debug_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075594p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4230
-------------------------------------   ---- 
End-of-path arrival time (ps)           4230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:pollcount_0\/q      macrocell46   1250   1250  1070163  RISE       1
\Debug_UART:BUART:rx_state_0\/main_9  macrocell39   2980   4230  1075594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \Debug_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Debug_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075611p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075611  RISE       1
\Debug_UART:BUART:rx_bitclk_enable\/main_2   macrocell43   2272   4212  1075611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Debug_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Debug_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075611p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075611  RISE       1
\Debug_UART:BUART:rx_bitclk_enable\/main_1   macrocell43   2272   4212  1075611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Debug_UART:BUART:pollcount_1\/main_1
Capture Clock  : \Debug_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075611p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075611  RISE       1
\Debug_UART:BUART:pollcount_1\/main_1        macrocell45   2272   4212  1075611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Debug_UART:BUART:pollcount_0\/main_1
Capture Clock  : \Debug_UART:BUART:pollcount_0\/clock_0
Path slack     : 1075611p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075611  RISE       1
\Debug_UART:BUART:pollcount_0\/main_1        macrocell46   2272   4212  1075611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Debug_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Debug_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075612p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075612  RISE       1
\Debug_UART:BUART:rx_bitclk_enable\/main_0   macrocell43   2272   4212  1075612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Debug_UART:BUART:pollcount_1\/main_0
Capture Clock  : \Debug_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075612p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075612  RISE       1
\Debug_UART:BUART:pollcount_1\/main_0        macrocell45   2272   4212  1075612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Debug_UART:BUART:pollcount_0\/main_0
Capture Clock  : \Debug_UART:BUART:pollcount_0\/clock_0
Path slack     : 1075612p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075612  RISE       1
\Debug_UART:BUART:pollcount_0\/main_0        macrocell46   2272   4212  1075612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_bitclk_enable\/q
Path End       : \Esp_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \Esp_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075650p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_bitclk_enable\/q   macrocell27   1250   1250  1072980  RISE       1
\Esp_UART:BUART:rx_load_fifo\/main_2  macrocell24   2923   4173  1075650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_bitclk_enable\/q
Path End       : \Esp_UART:BUART:rx_status_3\/main_2
Capture Clock  : \Esp_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075650p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1072980  RISE       1
\Esp_UART:BUART:rx_status_3\/main_2  macrocell31   2923   4173  1075650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_state_0\/q
Path End       : \Esp_UART:BUART:txn\/main_2
Capture Clock  : \Esp_UART:BUART:txn\/clock_0
Path slack     : 1075696p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_state_0\/q  macrocell19   1250   1250  1066764  RISE       1
\Esp_UART:BUART:txn\/main_2    macrocell17   2877   4127  1075696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_state_0\/q
Path End       : \Esp_UART:BUART:tx_state_1\/main_1
Capture Clock  : \Esp_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075696p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_state_0\/q       macrocell19   1250   1250  1066764  RISE       1
\Esp_UART:BUART:tx_state_1\/main_1  macrocell18   2877   4127  1075696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_state_0\/q
Path End       : \Esp_UART:BUART:tx_state_0\/main_1
Capture Clock  : \Esp_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075697p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_state_0\/q       macrocell19   1250   1250  1066764  RISE       1
\Esp_UART:BUART:tx_state_0\/main_1  macrocell19   2877   4127  1075697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:pollcount_0\/q
Path End       : \Debug_UART:BUART:pollcount_1\/main_3
Capture Clock  : \Debug_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075736p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:pollcount_0\/q       macrocell46   1250   1250  1070163  RISE       1
\Debug_UART:BUART:pollcount_1\/main_3  macrocell45   2837   4087  1075736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:pollcount_0\/q
Path End       : \Debug_UART:BUART:pollcount_0\/main_2
Capture Clock  : \Debug_UART:BUART:pollcount_0\/clock_0
Path slack     : 1075736p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:pollcount_0\/q       macrocell46   1250   1250  1070163  RISE       1
\Debug_UART:BUART:pollcount_0\/main_2  macrocell46   2837   4087  1075736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_state_0\/q
Path End       : \Debug_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \Debug_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075741p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_state_0\/q         macrocell39   1250   1250  1068291  RISE       1
\Debug_UART:BUART:rx_load_fifo\/main_1  macrocell40   2832   4082  1075741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_state_0\/q
Path End       : \Debug_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Debug_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075741p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_state_0\/q               macrocell39   1250   1250  1068291  RISE       1
\Debug_UART:BUART:rx_state_stop1_reg\/main_1  macrocell44   2832   4082  1075741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell44         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_state_0\/q
Path End       : \Debug_UART:BUART:rx_status_3\/main_1
Capture Clock  : \Debug_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075741p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_state_0\/q        macrocell39   1250   1250  1068291  RISE       1
\Debug_UART:BUART:rx_status_3\/main_1  macrocell47   2832   4082  1075741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_state_3\/q
Path End       : \Esp_UART:BUART:rx_state_0\/main_3
Capture Clock  : \Esp_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075782p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_state_3\/q       macrocell25   1250   1250  1068270  RISE       1
\Esp_UART:BUART:rx_state_0\/main_3  macrocell23   2791   4041  1075782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_state_3\/q
Path End       : \Esp_UART:BUART:rx_state_3\/main_3
Capture Clock  : \Esp_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075782p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_state_3\/q       macrocell25   1250   1250  1068270  RISE       1
\Esp_UART:BUART:rx_state_3\/main_3  macrocell25   2791   4041  1075782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_state_3\/q
Path End       : \Esp_UART:BUART:rx_state_2\/main_3
Capture Clock  : \Esp_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075782p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_state_3\/q       macrocell25   1250   1250  1068270  RISE       1
\Esp_UART:BUART:rx_state_2\/main_3  macrocell26   2791   4041  1075782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_state_3\/q
Path End       : \Esp_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \Esp_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_state_3\/q         macrocell25   1250   1250  1068270  RISE       1
\Esp_UART:BUART:rx_load_fifo\/main_3  macrocell24   2785   4035  1075788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_state_3\/q
Path End       : \Esp_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Esp_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_state_3\/q               macrocell25   1250   1250  1068270  RISE       1
\Esp_UART:BUART:rx_state_stop1_reg\/main_2  macrocell28   2785   4035  1075788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_state_3\/q
Path End       : \Esp_UART:BUART:rx_status_3\/main_3
Capture Clock  : \Esp_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_state_3\/q        macrocell25   1250   1250  1068270  RISE       1
\Esp_UART:BUART:rx_status_3\/main_3  macrocell31   2785   4035  1075788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_state_2\/q
Path End       : \Esp_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \Esp_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_state_2\/q         macrocell26   1250   1250  1068279  RISE       1
\Esp_UART:BUART:rx_load_fifo\/main_4  macrocell24   2776   4026  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_state_2\/q
Path End       : \Esp_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Esp_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_state_2\/q               macrocell26   1250   1250  1068279  RISE       1
\Esp_UART:BUART:rx_state_stop1_reg\/main_3  macrocell28   2776   4026  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_state_2\/q
Path End       : \Esp_UART:BUART:rx_status_3\/main_4
Capture Clock  : \Esp_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_state_2\/q        macrocell26   1250   1250  1068279  RISE       1
\Esp_UART:BUART:rx_status_3\/main_4  macrocell31   2776   4026  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_state_2\/q
Path End       : \Esp_UART:BUART:rx_state_0\/main_4
Capture Clock  : \Esp_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075809p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_state_2\/q       macrocell26   1250   1250  1068279  RISE       1
\Esp_UART:BUART:rx_state_0\/main_4  macrocell23   2765   4015  1075809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_state_2\/q
Path End       : \Esp_UART:BUART:rx_state_3\/main_4
Capture Clock  : \Esp_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075809p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_state_2\/q       macrocell26   1250   1250  1068279  RISE       1
\Esp_UART:BUART:rx_state_3\/main_4  macrocell25   2765   4015  1075809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_state_2\/q
Path End       : \Esp_UART:BUART:rx_state_2\/main_4
Capture Clock  : \Esp_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075809p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_state_2\/q       macrocell26   1250   1250  1068279  RISE       1
\Esp_UART:BUART:rx_state_2\/main_4  macrocell26   2765   4015  1075809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_state_2\/q
Path End       : \Esp_UART:BUART:tx_state_2\/main_3
Capture Clock  : \Esp_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075929p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3895
-------------------------------------   ---- 
End-of-path arrival time (ps)           3895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_state_2\/q       macrocell20   1250   1250  1065308  RISE       1
\Esp_UART:BUART:tx_state_2\/main_3  macrocell20   2645   3895  1075929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_state_2\/q
Path End       : \Esp_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \Esp_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075929p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3895
-------------------------------------   ---- 
End-of-path arrival time (ps)           3895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_state_2\/q      macrocell20   1250   1250  1065308  RISE       1
\Esp_UART:BUART:tx_bitclk\/main_3  macrocell21   2645   3895  1075929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_bitclk\/q
Path End       : \Debug_UART:BUART:tx_state_0\/main_5
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_bitclk\/q        macrocell37   1250   1250  1075066  RISE       1
\Debug_UART:BUART:tx_state_0\/main_5  macrocell35   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_bitclk\/q
Path End       : \Debug_UART:BUART:tx_state_1\/main_5
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075965p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_bitclk\/q        macrocell37   1250   1250  1075066  RISE       1
\Debug_UART:BUART:tx_state_1\/main_5  macrocell34   2609   3859  1075965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_bitclk\/q
Path End       : \Debug_UART:BUART:tx_state_2\/main_5
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075965p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_bitclk\/q        macrocell37   1250   1250  1075066  RISE       1
\Debug_UART:BUART:tx_state_2\/main_5  macrocell36   2609   3859  1075965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_state_3\/q
Path End       : \Debug_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \Debug_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1076036p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_state_3\/q         macrocell41   1250   1250  1068586  RISE       1
\Debug_UART:BUART:rx_load_fifo\/main_3  macrocell40   2537   3787  1076036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_state_3\/q
Path End       : \Debug_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Debug_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076036p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_state_3\/q               macrocell41   1250   1250  1068586  RISE       1
\Debug_UART:BUART:rx_state_stop1_reg\/main_2  macrocell44   2537   3787  1076036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell44         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_state_3\/q
Path End       : \Debug_UART:BUART:rx_status_3\/main_3
Capture Clock  : \Debug_UART:BUART:rx_status_3\/clock_0
Path slack     : 1076036p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_state_3\/q        macrocell41   1250   1250  1068586  RISE       1
\Debug_UART:BUART:rx_status_3\/main_3  macrocell47   2537   3787  1076036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_state_3\/q
Path End       : \Debug_UART:BUART:rx_state_0\/main_3
Capture Clock  : \Debug_UART:BUART:rx_state_0\/clock_0
Path slack     : 1076045p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_state_3\/q       macrocell41   1250   1250  1068586  RISE       1
\Debug_UART:BUART:rx_state_0\/main_3  macrocell39   2528   3778  1076045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_state_3\/q
Path End       : \Debug_UART:BUART:rx_state_3\/main_3
Capture Clock  : \Debug_UART:BUART:rx_state_3\/clock_0
Path slack     : 1076045p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_state_3\/q       macrocell41   1250   1250  1068586  RISE       1
\Debug_UART:BUART:rx_state_3\/main_3  macrocell41   2528   3778  1076045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_state_3\/q
Path End       : \Debug_UART:BUART:rx_state_2\/main_3
Capture Clock  : \Debug_UART:BUART:rx_state_2\/clock_0
Path slack     : 1076045p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_state_3\/q       macrocell41   1250   1250  1068586  RISE       1
\Debug_UART:BUART:rx_state_2\/main_3  macrocell42   2528   3778  1076045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug_UART:BUART:tx_state_1\/main_4
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1076218p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3605
-------------------------------------   ---- 
End-of-path arrival time (ps)           3605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1076218  RISE       1
\Debug_UART:BUART:tx_state_1\/main_4               macrocell34     3415   3605  1076218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug_UART:BUART:tx_state_2\/main_4
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1076218p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3605
-------------------------------------   ---- 
End-of-path arrival time (ps)           3605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1076218  RISE       1
\Debug_UART:BUART:tx_state_2\/main_4               macrocell36     3415   3605  1076218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:txn\/q
Path End       : \Esp_UART:BUART:txn\/main_0
Capture Clock  : \Esp_UART:BUART:txn\/clock_0
Path slack     : 1076268p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:txn\/q       macrocell17   1250   1250  1076268  RISE       1
\Esp_UART:BUART:txn\/main_0  macrocell17   2306   3556  1076268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:tx_bitclk\/q
Path End       : \Esp_UART:BUART:tx_state_2\/main_5
Capture Clock  : \Esp_UART:BUART:tx_state_2\/clock_0
Path slack     : 1076270p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:tx_bitclk\/q        macrocell21   1250   1250  1075195  RISE       1
\Esp_UART:BUART:tx_state_2\/main_5  macrocell20   2304   3554  1076270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_last\/q
Path End       : \Esp_UART:BUART:rx_state_2\/main_5
Capture Clock  : \Esp_UART:BUART:rx_state_2\/clock_0
Path slack     : 1076279p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_last\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_last\/q          macrocell32   1250   1250  1076279  RISE       1
\Esp_UART:BUART:rx_state_2\/main_5  macrocell26   2295   3545  1076279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:txn\/q
Path End       : \Debug_UART:BUART:txn\/main_0
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1076286p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:txn\/q       macrocell33   1250   1250  1076286  RISE       1
\Debug_UART:BUART:txn\/main_0  macrocell33   2288   3538  1076286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_last\/q
Path End       : \Debug_UART:BUART:rx_state_2\/main_8
Capture Clock  : \Debug_UART:BUART:rx_state_2\/clock_0
Path slack     : 1076338p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_last\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_last\/q          macrocell48   1250   1250  1076338  RISE       1
\Debug_UART:BUART:rx_state_2\/main_8  macrocell42   2235   3485  1076338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:tx_state_1\/main_2
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1076368p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3455
-------------------------------------   ---- 
End-of-path arrival time (ps)           3455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067402  RISE       1
\Debug_UART:BUART:tx_state_1\/main_2               macrocell34     3265   3455  1076368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:tx_state_2\/main_2
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1076368p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3455
-------------------------------------   ---- 
End-of-path arrival time (ps)           3455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067402  RISE       1
\Debug_UART:BUART:tx_state_2\/main_2               macrocell36     3265   3455  1076368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:tx_state_0\/main_2
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1076377p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3446
-------------------------------------   ---- 
End-of-path arrival time (ps)           3446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067402  RISE       1
\Debug_UART:BUART:tx_state_0\/main_2               macrocell35     3256   3446  1076377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \Debug_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1076377p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3446
-------------------------------------   ---- 
End-of-path arrival time (ps)           3446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067402  RISE       1
\Debug_UART:BUART:tx_bitclk\/main_2                macrocell37     3256   3446  1076377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_load_fifo\/q
Path End       : \Debug_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Debug_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076402p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3801
-------------------------------------   ---- 
End-of-path arrival time (ps)           3801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_load_fifo\/q            macrocell40     1250   1250  1072614  RISE       1
\Debug_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2551   3801  1076402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Esp_UART:BUART:txn\/main_5
Capture Clock  : \Esp_UART:BUART:txn\/clock_0
Path slack     : 1076455p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3368
-------------------------------------   ---- 
End-of-path arrival time (ps)           3368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076455  RISE       1
\Esp_UART:BUART:txn\/main_5                      macrocell17     3178   3368  1076455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Esp_UART:BUART:tx_state_1\/main_4
Capture Clock  : \Esp_UART:BUART:tx_state_1\/clock_0
Path slack     : 1076455p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3368
-------------------------------------   ---- 
End-of-path arrival time (ps)           3368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076455  RISE       1
\Esp_UART:BUART:tx_state_1\/main_4               macrocell18     3178   3368  1076455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_load_fifo\/q
Path End       : \Esp_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Esp_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076648p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_load_fifo\/q            macrocell24     1250   1250  1072681  RISE       1
\Esp_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2305   3555  1076648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug_UART:BUART:txn\/main_5
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1076983p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2840
-------------------------------------   ---- 
End-of-path arrival time (ps)           2840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1076218  RISE       1
\Debug_UART:BUART:txn\/main_5                      macrocell33     2650   2840  1076983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Esp_UART:BUART:tx_state_2\/main_2
Capture Clock  : \Esp_UART:BUART:tx_state_2\/clock_0
Path slack     : 1076994p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2829
-------------------------------------   ---- 
End-of-path arrival time (ps)           2829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065493  RISE       1
\Esp_UART:BUART:tx_state_2\/main_2               macrocell20     2639   2829  1076994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Esp_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \Esp_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1076994p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2829
-------------------------------------   ---- 
End-of-path arrival time (ps)           2829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065493  RISE       1
\Esp_UART:BUART:tx_bitclk\/main_2                macrocell21     2639   2829  1076994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Esp_UART:BUART:tx_state_2\/main_4
Capture Clock  : \Esp_UART:BUART:tx_state_2\/clock_0
Path slack     : 1077325p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2498
-------------------------------------   ---- 
End-of-path arrival time (ps)           2498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076455  RISE       1
\Esp_UART:BUART:tx_state_2\/main_4               macrocell20     2308   2498  1077325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Esp_UART:BUART:rx_status_3\/q
Path End       : \Esp_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \Esp_UART:BUART:sRX:RxSts\/clock
Path slack     : 1078681p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Esp_UART_IntClock:R#1 vs. Esp_UART_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Esp_UART:BUART:rx_status_3\/q       macrocell31    1250   1250  1078681  RISE       1
\Esp_UART:BUART:sRX:RxSts\/status_3  statusicell2   2902   4152  1078681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Esp_UART:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:rx_status_3\/q
Path End       : \Debug_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \Debug_UART:BUART:sRX:RxSts\/clock
Path slack     : 1078713p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4120
-------------------------------------   ---- 
End-of-path arrival time (ps)           4120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:rx_status_3\/q       macrocell47    1250   1250  1078713  RISE       1
\Debug_UART:BUART:sRX:RxSts\/status_3  statusicell4   2870   4120  1078713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

