
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
      
        <link rel="prev" href="../../fim_dev/ug_dev_fim_ofs_f2000x/">
      
      
        <link rel="next" href="../../../user_guides/ug_sim_ofs/ug_sim_ofs/">
      
      <link rel="icon" href="../../../../../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.4.3, mkdocs-material-9.1.9">
    
    
      
        <title>AFU Developer Guide - OFS</title>
      
    
    
      <link rel="stylesheet" href="../../../../../assets/stylesheets/main.85bb2934.min.css">
      
      

    
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
      <link rel="stylesheet" href="../../../../../stylesheets/extra.css">
    
    <script>__md_scope=new URL("../../../../..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
   <link href="../../../../../assets/stylesheets/glightbox.min.css" rel="stylesheet"/><style>
        html.glightbox-open { overflow: initial; height: 100%; }
        .gslide-title { margin-top: 0px; user-select: text; }
        .gslide-desc { color: #666; user-select: text; }
        .gslide-image img { background: white; }
        
            .gscrollbar-fixer { padding-right: 15px; }
            .gdesc-inner { font-size: 0.75rem; }
            body[data-md-color-scheme="slate"] .gdesc-inner { background: var(--md-default-bg-color);}
            body[data-md-color-scheme="slate"] .gslide-title { color: var(--md-default-fg-color);}
            body[data-md-color-scheme="slate"] .gslide-desc { color: var(--md-default-fg-color);}
            </style> <script src="../../../../../assets/javascripts/glightbox.min.js"></script></head>
  
  
    <body dir="ltr">
  
    
    
      <script>var palette=__md_get("__palette");if(palette&&"object"==typeof palette.color)for(var key of Object.keys(palette.color))document.body.setAttribute("data-md-color-"+key,palette.color[key])</script>
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#afu-development-guide-ofs-for-intel-agilex-soc-attach-fpgas" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

  

<header class="md-header md-header--shadow md-header--lifted" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href="../../../../.." title="OFS" class="md-header__button md-logo" aria-label="OFS" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            OFS
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              AFU Developer Guide
            
          </span>
        </div>
      </div>
    </div>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
        <div class="md-search__suggest" data-md-component="search-suggest"></div>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
      <div class="md-header__source">
        <a href="https://github.com/ofs" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    ofs
  </div>
</a>
      </div>
    
  </nav>
  
    
      
<nav class="md-tabs" aria-label="Tabs" data-md-component="tabs">
  <div class="md-grid">
    <ul class="md-tabs__list">
      
        
  
  


  <li class="md-tabs__item">
    <a href="../../../../.." class="md-tabs__link">
      Welcome
    </a>
  </li>

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../d5005/user_guides/ug_eval_ofs_d5005/ug_eval_script_ofs_d5005/" class="md-tabs__link">
        Stratix 10 PCIe Attach OFS
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../n6001/user_guides/ug_eval_ofs_n6001/ug_eval_script_ofs_n6001/" class="md-tabs__link">
        Agilex PCIe Attach OFS
      </a>
    </li>
  

      
        
  
  
    
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../user_guides/ug_eval_ofs/ug_eval_script_ofs_f2000x/" class="md-tabs__link md-tabs__link--active">
        Agilex SoC Attach OFS
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../common/user_guides/oneapi_asp/ug_oneapi_asp/" class="md-tabs__link">
        oneAPI
      </a>
    </li>
  

      
        
  
  


  
  
  
    

  
  
  
    <li class="md-tabs__item">
      <a href="../../../../../sw/fpga_api/quick_start/readme/" class="md-tabs__link">
        OFS Software
      </a>
    </li>
  

  

      
    </ul>
  </div>
</nav>
    
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

  


<nav class="md-nav md-nav--primary md-nav--lifted" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../../../../.." title="OFS" class="md-nav__button md-logo" aria-label="OFS" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    OFS
  </label>
  
    <div class="md-nav__source">
      <a href="https://github.com/ofs" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    ofs
  </div>
</a>
    </div>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
      

  
  
  
    <li class="md-nav__item">
      <a href="../../../../.." class="md-nav__link">
        Welcome
      </a>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_2" id="__nav_2_label" tabindex="0">
          Stratix 10 PCIe Attach OFS
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_2">
          <span class="md-nav__icon md-icon"></span>
          Stratix 10 PCIe Attach OFS
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/user_guides/ug_eval_ofs_d5005/ug_eval_script_ofs_d5005/" class="md-nav__link">
        Quick Start Evaluation Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/user_guides/ug_qs_ofs_d5005/ug_qs_ofs_d5005/" class="md-nav__link">
        Getting Started
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/reference_manual/ofs_sw/mnl_sw_ofs/" class="md-nav__link">
        Software Reference Manual
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/reference_manuals/ofs_fim/mnl_fim_ofs_d5005/" class="md-nav__link">
        FPGA Interface Manager Technical Reference Manual
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/dev_guides/fim_dev/ug_dev_fim_ofs_d5005/" class="md-nav__link">
        FPGA Interface Manager Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/dev_guides/afu_dev/ug_dev_afu_d5005/" class="md-nav__link">
        AFU Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/user_guides/ug_sim_ofs_d5005/ug_sim_ofs_d5005/" class="md-nav__link">
        Simulation User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/ug_docker/ug_docker/" class="md-nav__link">
        Docker User guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/ug_kvm/ug_kvm/" class="md-nav__link">
        KVM User guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/doc_modules/Glossary/" class="md-nav__link">
        Glossary
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_3" id="__nav_3_label" tabindex="0">
          Agilex PCIe Attach OFS
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3">
          <span class="md-nav__icon md-icon"></span>
          Agilex PCIe Attach OFS
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../n6001/user_guides/ug_eval_ofs_n6001/ug_eval_script_ofs_n6001/" class="md-nav__link">
        Quick Start Evaluation Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../n6001/user_guides/ug_qs_ofs_n6001/ug_qs_ofs_n6001/" class="md-nav__link">
        Getting Started
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/reference_manual/ofs_sw/mnl_sw_ofs/" class="md-nav__link">
        Software Reference Manual
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../n6001/reference_manuals/ofs_fim/mnl_fim_ofs_n6001/" class="md-nav__link">
        FPGA Interface Manager Technical Reference Manual
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../n6001/dev_guides/fim_dev/ug_dev_fim_ofs_n6001/" class="md-nav__link">
        FPGA Interface Manager Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../n6001/dev_guides/afu_dev/ug_dev_afu_ofs_n6001/" class="md-nav__link">
        AFU Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../n6001/dev_guides/hps_dev/hps_developer_ug/" class="md-nav__link">
        HPS Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../n6001/user_guides/ug_sim_ofs_n6001/ug_sim_ofs_n6001/" class="md-nav__link">
        Simulation User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/ug_docker/ug_docker/" class="md-nav__link">
        Docker User guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/ug_kvm/ug_kvm/" class="md-nav__link">
        KVM User guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../n6001/doc_modules/Glossary/" class="md-nav__link">
        Glossary
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
    
  
  
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4" checked>
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4" id="__nav_4_label" tabindex="0">
          Agilex SoC Attach OFS
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_4_label" aria-expanded="true">
        <label class="md-nav__title" for="__nav_4">
          <span class="md-nav__icon md-icon"></span>
          Agilex SoC Attach OFS
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../user_guides/ug_eval_ofs/ug_eval_script_ofs_f2000x/" class="md-nav__link">
        Quick Start Evaluation Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../user_guides/ug_qs_ofs_f2000x/ug_qs_ofs_f2000x/" class="md-nav__link">
        Getting Started
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/reference_manual/ofs_sw/mnl_sw_ofs/" class="md-nav__link">
        Software Reference Manual
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../reference_manuals/ofs_fim/mnl_fim_ofs/" class="md-nav__link">
        FPGA Interface Manager Technical Reference Manual
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../fim_dev/ug_dev_fim_ofs_f2000x/" class="md-nav__link">
        FPGA Interface Manager Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
    
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          AFU Developer Guide
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        AFU Developer Guide
      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#1-introduction" class="md-nav__link">
    1. Introduction
  </a>
  
    <nav class="md-nav" aria-label="1. Introduction">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#11-document-organization" class="md-nav__link">
    1.1. Document Organization
  </a>
  
    <nav class="md-nav" aria-label="1.1. Document Organization">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#111-glossary" class="md-nav__link">
    1.1.1. Glossary
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#12-prerequisite" class="md-nav__link">
    1.2. Prerequisite
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#13-acceleration-functional-unit-afu-development-flow" class="md-nav__link">
    1.3. Acceleration Functional Unit (AFU) Development Flow
  </a>
  
    <nav class="md-nav" aria-label="1.3. Acceleration Functional Unit (AFU) Development Flow">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#131-understanding-platform-capabilities" class="md-nav__link">
    1.3.1. Understanding Platform Capabilities
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#132-high-level-data-flow" class="md-nav__link">
    1.3.2. High Level Data Flow
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#133-considerations-for-pim-usage" class="md-nav__link">
    1.3.3. Considerations for PIM Usage
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#134-afu-interfaces-included-with-intel-ipu-platform-f2000x-pl" class="md-nav__link">
    1.3.4. AFU Interfaces Included with Intel IPU Platform F2000X-PL
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#2-set-up-afu-development-environment" class="md-nav__link">
    2. Set Up AFU Development Environment
  </a>
  
    <nav class="md-nav" aria-label="2. Set Up AFU Development Environment">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#21-prepare-afu-development-environment" class="md-nav__link">
    2.1. Prepare AFU development environment
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#22-installation-of-quartus-and-ofs" class="md-nav__link">
    2.2. Installation of Quartus and OFS
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#23-installation-of-opae-sdk" class="md-nav__link">
    2.3. Installation of OPAE SDK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#24-download-the-basic-building-blocks-repositories" class="md-nav__link">
    2.4. Download the Basic Building Blocks repositories
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#25-compiling-the-ofs-fim-for-the-intel-ipu-platform-f2000x-pl" class="md-nav__link">
    2.5. Compiling the OFS FIM for the Intel IPU Platform F2000X-PL
  </a>
  
    <nav class="md-nav" aria-label="2.5. Compiling the OFS FIM for the Intel IPU Platform F2000X-PL">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#251-setting-up-the-required-environment-variables-to-build-the-fim" class="md-nav__link">
    2.5.1. Setting Up the Required Environment Variables to build the FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#252-compiling-the-soc-attach-fim" class="md-nav__link">
    2.5.2 Compiling the SoC Attach FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#253-compiling-the-fim-in-preparation-for-designing-your-afu" class="md-nav__link">
    2.5.3. Compiling the FIM in preparation for designing your AFU
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#254-load-the-fim-into-the-flash-of-the-intel-ipu-platform-f2000x-pl" class="md-nav__link">
    2.5.4. Load the FIM into the Flash of the Intel IPU Platform F2000X-PL
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#3-compiling-an-afu" class="md-nav__link">
    3. Compiling an AFU
  </a>
  
    <nav class="md-nav" aria-label="3. Compiling an AFU">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#31-create-the-afu-synthesis-environment" class="md-nav__link">
    3.1. Create the AFU Synthesis Environment
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#32-loading-and-running-host_chan_mmio-example-afu" class="md-nav__link">
    3.2. Loading and Running host_chan_mmio example AFU
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#33-loading-and-running-the-hello_world-example-afu" class="md-nav__link">
    3.3. Loading and running the hello_world example AFU
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#34-modify-the-afu-user-clocks-frequency" class="md-nav__link">
    3.4. Modify the AFU user clocks frequency
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#4-simulating-an-afu-using-ase" class="md-nav__link">
    4. Simulating an AFU using ASE
  </a>
  
    <nav class="md-nav" aria-label="4. Simulating an AFU using ASE">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#41-set-up-steps-to-run-ase" class="md-nav__link">
    4.1. Set Up Steps to Run ASE
  </a>
  
    <nav class="md-nav" aria-label="4.1. Set Up Steps to Run ASE">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#411-install-opae-sdk" class="md-nav__link">
    4.1.1. Install OPAE SDK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#412-install-ase-tools" class="md-nav__link">
    4.1.2 Install ASE Tools
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#413-setup-required-ase-environment-variables" class="md-nav__link">
    4.1.3. Setup Required ASE Environment Variables
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#42-simulating-the-host_chan_mmio-afu" class="md-nav__link">
    4.2. Simulating the host_chan_mmio AFU
  </a>
  
    <nav class="md-nav" aria-label="4.2. Simulating the host_chan_mmio AFU">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#421-set-up-and-run-the-hw-simulation-process" class="md-nav__link">
    4.2.1 Set Up and Run the HW Simulation Process
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#422-set-up-and-run-the-sw-process" class="md-nav__link">
    4.2.2 Set Up and Run the SW Process
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#43-simulating-the-hello_world-afu" class="md-nav__link">
    4.3 Simulating the hello_world AFU
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#5-adding-remote-signal-tap-logic-analyzer-to-debug-the-afu" class="md-nav__link">
    5. Adding Remote Signal Tap Logic Analyzer to debug the AFU
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#6-how-to-modify-the-pfvf-mux-configuration" class="md-nav__link">
    6. How to modify the PF/VF MUX configuration
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#notices-disclaimers" class="md-nav__link">
    Notices &amp; Disclaimers
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../user_guides/ug_sim_ofs/ug_sim_ofs/" class="md-nav__link">
        Simulation User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/ug_docker/ug_docker/" class="md-nav__link">
        Docker User guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/ug_kvm/ug_kvm/" class="md-nav__link">
        KVM User guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../doc_modules/Glossary/" class="md-nav__link">
        Glossary
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_5" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_5" id="__nav_5_label" tabindex="0">
          oneAPI
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_5_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_5">
          <span class="md-nav__icon md-icon"></span>
          oneAPI
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/oneapi_asp/ug_oneapi_asp/" class="md-nav__link">
        oneAPI ASP Getting Started User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/reference_manual/oneapi_asp/oneapi_asp_ref_mnl/" class="md-nav__link">
        oneAPI Accelerator Support Package(ASP) Reference Manual
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_6" >
      
      
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_6" id="__nav_6_label" tabindex="0">
          OFS Software
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_6_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_6">
          <span class="md-nav__icon md-icon"></span>
          OFS Software
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_6_1" >
      
      
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_6_1" id="__nav_6_1_label" tabindex="0">
          OPAE USER GUIDES
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_6_1">
          <span class="md-nav__icon md-icon"></span>
          OPAE USER GUIDES
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_api/quick_start/readme/" class="md-nav__link">
        Quick Start Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/install_guide/installation_guide/" class="md-nav__link">
        OPAE Installation Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_api/prog_guide/readme/" class="md-nav__link">
        OPAE C API Programming Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/pyopae/python_bindings/" class="md-nav__link">
        OPAE Python Bindings
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_api/plug_guide/readme/" class="md-nav__link">
        OPAE Plugin Developers Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_6_2" >
      
      
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_6_2" id="__nav_6_2_label" tabindex="0">
          OPAE LIBRARIES
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_6_2">
          <span class="md-nav__icon md-icon"></span>
          OPAE LIBRARIES
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_api/fpga_api/" class="md-nav__link">
        OPAE C API Reference
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_api/fpga_cxx_api/" class="md-nav__link">
        OPAE C++ Core API Reference
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_api/fpga_python_api/" class="md-nav__link">
        OPAE Python API Reference
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_api/plug_guide/readme/" class="md-nav__link">
        OPAE Plugin Developers Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_6_3" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_6_3" id="__nav_6_3_label" tabindex="0">
          OPAE LINUX KERNEL DRIVERS
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_6_3">
          <span class="md-nav__icon md-icon"></span>
          OPAE LINUX KERNEL DRIVERS
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/drv_arch/drv_arch/" class="md-nav__link">
        Open Programmable Accelerator Engine (OPAE) Linux Device Driver Architecture
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_6_4" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
            
          
        
      
      
        
        
        <div class="md-nav__link md-nav__link--index ">
          <a href="../../../../../sw/fpga_tools/fpgadiag/">OPAE FPGA TOOLS</a>
          
            <label for="__nav_6_4">
              <span class="md-nav__icon md-icon"></span>
            </label>
          
        </div>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_4_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_6_4">
          <span class="md-nav__icon md-icon"></span>
          OPAE FPGA TOOLS
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/fpgaconf/fpgaconf/" class="md-nav__link">
        fpgaconf
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/fpgainfo/fpgainfo/" class="md-nav__link">
        fpgainfo
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/fpgasupdate/fpgasupdate/" class="md-nav__link">
        fpgasupdate
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/mmlink/mmlink/" class="md-nav__link">
        mmlink
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/packager/packager/" class="md-nav__link">
        packager
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/userclk/userclk/" class="md-nav__link">
        userclk
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/hssi/hssi/" class="md-nav__link">
        hssi
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/pci_device/pci_device/" class="md-nav__link">
        pci_device
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/opae.io/opae.io/" class="md-nav__link">
        opae.io
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/rsu/rsu/" class="md-nav__link">
        rsu
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/host_exerciser/host_exerciser/" class="md-nav__link">
        host_exerciser
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/hssi_ethernet/hssistats/" class="md-nav__link">
        HSSI ethernet statistics
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/hssi_ethernet/hssimac/" class="md-nav__link">
        HSSI ethernet mac
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/hssi_ethernet/hssiloopback/" class="md-nav__link">
        HSSI ethernet loopback
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/mem_tg/mem_tg/" class="md-nav__link">
        mem_tg
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/vabtool/vabtool/" class="md-nav__link">
        vabtool
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/opaevfio/opaevfio/" class="md-nav__link">
        opaevfio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/ofs.uio/ofs.uio/" class="md-nav__link">
        ofs.uio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/opaeuio/opaeuio/" class="md-nav__link">
        opaeuio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/fpgad/fpgad/" class="md-nav__link">
        fpgad
      </a>
    </li>
  

            
          
            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#1-introduction" class="md-nav__link">
    1. Introduction
  </a>
  
    <nav class="md-nav" aria-label="1. Introduction">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#11-document-organization" class="md-nav__link">
    1.1. Document Organization
  </a>
  
    <nav class="md-nav" aria-label="1.1. Document Organization">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#111-glossary" class="md-nav__link">
    1.1.1. Glossary
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#12-prerequisite" class="md-nav__link">
    1.2. Prerequisite
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#13-acceleration-functional-unit-afu-development-flow" class="md-nav__link">
    1.3. Acceleration Functional Unit (AFU) Development Flow
  </a>
  
    <nav class="md-nav" aria-label="1.3. Acceleration Functional Unit (AFU) Development Flow">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#131-understanding-platform-capabilities" class="md-nav__link">
    1.3.1. Understanding Platform Capabilities
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#132-high-level-data-flow" class="md-nav__link">
    1.3.2. High Level Data Flow
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#133-considerations-for-pim-usage" class="md-nav__link">
    1.3.3. Considerations for PIM Usage
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#134-afu-interfaces-included-with-intel-ipu-platform-f2000x-pl" class="md-nav__link">
    1.3.4. AFU Interfaces Included with Intel IPU Platform F2000X-PL
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#2-set-up-afu-development-environment" class="md-nav__link">
    2. Set Up AFU Development Environment
  </a>
  
    <nav class="md-nav" aria-label="2. Set Up AFU Development Environment">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#21-prepare-afu-development-environment" class="md-nav__link">
    2.1. Prepare AFU development environment
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#22-installation-of-quartus-and-ofs" class="md-nav__link">
    2.2. Installation of Quartus and OFS
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#23-installation-of-opae-sdk" class="md-nav__link">
    2.3. Installation of OPAE SDK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#24-download-the-basic-building-blocks-repositories" class="md-nav__link">
    2.4. Download the Basic Building Blocks repositories
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#25-compiling-the-ofs-fim-for-the-intel-ipu-platform-f2000x-pl" class="md-nav__link">
    2.5. Compiling the OFS FIM for the Intel IPU Platform F2000X-PL
  </a>
  
    <nav class="md-nav" aria-label="2.5. Compiling the OFS FIM for the Intel IPU Platform F2000X-PL">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#251-setting-up-the-required-environment-variables-to-build-the-fim" class="md-nav__link">
    2.5.1. Setting Up the Required Environment Variables to build the FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#252-compiling-the-soc-attach-fim" class="md-nav__link">
    2.5.2 Compiling the SoC Attach FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#253-compiling-the-fim-in-preparation-for-designing-your-afu" class="md-nav__link">
    2.5.3. Compiling the FIM in preparation for designing your AFU
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#254-load-the-fim-into-the-flash-of-the-intel-ipu-platform-f2000x-pl" class="md-nav__link">
    2.5.4. Load the FIM into the Flash of the Intel IPU Platform F2000X-PL
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#3-compiling-an-afu" class="md-nav__link">
    3. Compiling an AFU
  </a>
  
    <nav class="md-nav" aria-label="3. Compiling an AFU">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#31-create-the-afu-synthesis-environment" class="md-nav__link">
    3.1. Create the AFU Synthesis Environment
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#32-loading-and-running-host_chan_mmio-example-afu" class="md-nav__link">
    3.2. Loading and Running host_chan_mmio example AFU
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#33-loading-and-running-the-hello_world-example-afu" class="md-nav__link">
    3.3. Loading and running the hello_world example AFU
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#34-modify-the-afu-user-clocks-frequency" class="md-nav__link">
    3.4. Modify the AFU user clocks frequency
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#4-simulating-an-afu-using-ase" class="md-nav__link">
    4. Simulating an AFU using ASE
  </a>
  
    <nav class="md-nav" aria-label="4. Simulating an AFU using ASE">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#41-set-up-steps-to-run-ase" class="md-nav__link">
    4.1. Set Up Steps to Run ASE
  </a>
  
    <nav class="md-nav" aria-label="4.1. Set Up Steps to Run ASE">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#411-install-opae-sdk" class="md-nav__link">
    4.1.1. Install OPAE SDK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#412-install-ase-tools" class="md-nav__link">
    4.1.2 Install ASE Tools
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#413-setup-required-ase-environment-variables" class="md-nav__link">
    4.1.3. Setup Required ASE Environment Variables
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#42-simulating-the-host_chan_mmio-afu" class="md-nav__link">
    4.2. Simulating the host_chan_mmio AFU
  </a>
  
    <nav class="md-nav" aria-label="4.2. Simulating the host_chan_mmio AFU">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#421-set-up-and-run-the-hw-simulation-process" class="md-nav__link">
    4.2.1 Set Up and Run the HW Simulation Process
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#422-set-up-and-run-the-sw-process" class="md-nav__link">
    4.2.2 Set Up and Run the SW Process
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#43-simulating-the-hello_world-afu" class="md-nav__link">
    4.3 Simulating the hello_world AFU
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#5-adding-remote-signal-tap-logic-analyzer-to-debug-the-afu" class="md-nav__link">
    5. Adding Remote Signal Tap Logic Analyzer to debug the AFU
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#6-how-to-modify-the-pfvf-mux-configuration" class="md-nav__link">
    6. How to modify the PF/VF MUX configuration
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#notices-disclaimers" class="md-nav__link">
    Notices &amp; Disclaimers
  </a>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  

  
  


<h1 id="afu-development-guide-ofs-for-intel-agilex-soc-attach-fpgas"><strong><abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Development Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Intel® Agilex® SoC Attach FPGAs</strong><a class="headerlink" href="#afu-development-guide-ofs-for-intel-agilex-soc-attach-fpgas" title="Permanent link">&para;</a></h1>
<p>Last updated: <strong>August 01, 2023</strong> </p>
<h2 id="1-introduction"><strong>1. Introduction</strong><a class="headerlink" href="#1-introduction" title="Permanent link">&para;</a></h2>
<p>This document is a design guide for the creation of an Accelerator Functional Unit (<abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>) using Open FPGA Stack (<abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>) for Intel® Agilex® FPGAs SoC Attach. The <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> concept consists of separating out the FPGA design development process into two parts, the construction of the foundational FPGA Interface Manager (<abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>), and the development of the Acceleration Function Unit (<abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>), as shown in the diagram below.</p>
<p><a class="glightbox" href="../images/FIM_top_intro.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/FIM_top_intro.png" /></a></p>
<p>This diagram shows the separation of FPGA board interface development from the internal FPGA workload creation.  This separation starts with the FPGA Interface Manager (<abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>) which consists of the external interfaces and board management functions.  The <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> is the base system layer and is typically provided by board vendors. The <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> interface is specific to a particular physical platform.  The <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> makes use of the external interfaces with user defined logic to perform a specific application.  By separating out the lengthy and complicated process of developing and integrating external interfaces for an FPGA into a board allows the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> developer to focus on the needs of their workload.  <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Intel® Agilex® FPGAs SoC Attach provides the following tools for rapid <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> development:</p>
<ul>
<li>Scripts for both compilation and simulation setup</li>
<li>Optional Platform Interface Manager (<abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>) which is a set of SystemVerilog shims and scripts for flexible <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> to <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> interfacing</li>
<li>Acceleration Simulation Environment (ASE) which is a hardware/software co-simulation environment scripts for compilation and Acceleration</li>
<li>Integration with Open Programmable Acceleration Engine (OPAE) SDK for rapid software development for your <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> application</li>
</ul>
<p>Please notice in the above block diagram that the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> region consists of static and partial reconfiguration (<abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr>) regions where the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region can be dynamically reconfigured while the remaining FPGA design continues to function.  Creating <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> logic for the static region is described in <a href="https://ofs.github.io/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs_f2000x">FPGA Interface Manager Developer Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Intel® Agilex® SoC Attach FPGAs</a>. This guide covers logic in the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Main region.</p>
<h3 id="11-document-organization"><strong>1.1. Document Organization</strong><a class="headerlink" href="#11-document-organization" title="Permanent link">&para;</a></h3>
<p>This document is organized as follows:</p>
<ul>
<li>Description of design flow</li>
<li>Interfaces and functionality provided in the Intel IPU Platform F2000X-PL <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></li>
<li>Downloading and installing <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> and <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr></li>
<li>Building the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> to support the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> example</li>
<li>Synthesize the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> example</li>
<li>Hardware/Software co-simulation using ASE</li>
<li>Testing the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> example in the Intel IPU Platform F2000X-PL card</li>
<li>Debugging an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> with Remote Signal Tap</li>
</ul>
<p>This guide provides theory followed by tutorial steps to solidify your <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> development knowledge.</p>
<p>This guide uses the Intel® Infrastructure Processing Unit (Intel® IPU) Platform F2000X-PL as the platform for all tutorial steps. Additionally, this guide and the tutorial steps can be used with other platforms.</p>
<p>If you have worked with previous Intel Programmable Acceleration products, you will find out that <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Intel® Agilex® FPGAs SoC Attach is similar. However, there are differences and you are advised to carefully read and follow the tutorial steps to fully understand the design tools and flow.</p>
<h4 id="111-glossary"><strong>1.1.1. Glossary</strong><a class="headerlink" href="#111-glossary" title="Permanent link">&para;</a></h4>
<table>
<thead>
<tr>
<th align="center">Term</th>
<th align="center">Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td align="center">Advanced Error Reporting</td>
<td align="center"><abbr title="Advanced Error Reporting, The PCIe AER driver is the extended PCI Express error reporting capability providing more robust error reporting.">AER</abbr></td>
<td>The PCIe <abbr title="Advanced Error Reporting, The PCIe AER driver is the extended PCI Express error reporting capability providing more robust error reporting.">AER</abbr> driver is the extended PCI Express error reporting capability providing more robust error reporting. <a href="https://docs.kernel.org/PCI/pcieaer-howto.html?highlight=aer">(link)</a></td>
</tr>
<tr>
<td align="center">Accelerator Functional Unit</td>
<td align="center"><abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></td>
<td>Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> region is the part of the design where an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> may reside. This <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> may or may not be a partial reconfiguration region.</td>
</tr>
<tr>
<td align="center">Basic Building Block</td>
<td align="center"><abbr title="Basic Building Block, Features within an AFU or part of an FPGA interface that can be reused across designs. These building blocks do not have stringent interface requirements like the FIM's AFU and host interface requires. All BBBs must have a (globally unique identifier) GUID.">BBB</abbr></td>
<td>Features within an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> or part of an FPGA interface that can be reused across designs. These building blocks do not have stringent interface requirements like the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>'s <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> and host interface requires. All BBBs must have a (globally unique identifier) GUID.</td>
</tr>
<tr>
<td align="center">Best Known Configuration</td>
<td align="center"><abbr title="Best Known Configuration, The exact hardware configuration Intel has optimized and validated the solution against.">BKC</abbr></td>
<td>The software and hardware configuration Intel uses to verify the solution.</td>
</tr>
<tr>
<td align="center">Board Management Controller</td>
<td align="center"><abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr></td>
<td>Supports features such as board power managment, flash management, configuration management, and board telemetry monitoring and protection. The majority of the <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> logic is in a separate component, such as an Intel® Max® 10 or Intel Cyclone® 10 device; a small portion of the <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> known as the PMCI resides in the main Agilex FPGA.</td>
</tr>
<tr>
<td align="center">Configuration and Status Register</td>
<td align="center">CSR</td>
<td>The generic name for a register space which is accessed in order to interface with the module it resides in (e.g. <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>, <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr>, various sub-systems and modules).</td>
</tr>
<tr>
<td align="center">Data Parallel C++</td>
<td align="center">DPC++</td>
<td>DPC++ is Intel’s implementation of the SYCL standard. It supports additional attributes and language extensions which ensure DCP++ (SYCL) is efficiently implanted on Intel hardware.</td>
</tr>
<tr>
<td align="center">Device Feature List</td>
<td align="center"><abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr></td>
<td>The <abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr>, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the <abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr> driver to automatically load the drivers required for a given FPGA configuration. This concept is the foundation for the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> software framework. <a href="https://docs.kernel.org/fpga/dfl.html">(link)</a></td>
</tr>
<tr>
<td align="center">FPGA Interface Manager</td>
<td align="center"><abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></td>
<td>Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> resides in the static region of the FPGA and contains the FPGA Management Engine (<abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr>) and I/O ring.</td>
</tr>
<tr>
<td align="center">FPGA Management Engine</td>
<td align="center"><abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr></td>
<td>Performs reconfiguration and other FPGA management functions. Each FPGA device only has one <abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr> which is accessed through PF0.</td>
</tr>
<tr>
<td align="center">Host Exerciser Module</td>
<td align="center"><abbr title="Host Exerciser Module, Host exercisers are used to exercise and characterize the various host-FPGA interactions, including Memory Mapped Input/Output (MMIO), data transfer from host to FPGA, PR, host to FPGA memory, etc.">HEM</abbr></td>
<td>Host exercisers are used to exercise and characterize the various host-FPGA interactions, including Memory Mapped Input/Output (<abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr>), data transfer from host to FPGA, <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr>, host to FPGA memory, etc.</td>
</tr>
<tr>
<td align="center">Input/Output Control</td>
<td align="center"><abbr title="Input/Output Control, System calls used to manipulate underlying device parameters of special files.">IOCTL</abbr></td>
<td>System calls used to manipulate underlying device parameters of special files.</td>
</tr>
<tr>
<td align="center">Intel Virtualization Technology for Directed I/O</td>
<td align="center"><abbr title="Intel Virtualization Technology for Directed I/O, Extension of the VT-x and VT-I processor virtualization technologies which adds new support for I/O device virtualization.">Intel VT-d</abbr></td>
<td>Extension of the VT-x and VT-I processor virtualization technologies which adds new support for I/O device virtualization.</td>
</tr>
<tr>
<td align="center">Joint Test Action Group</td>
<td align="center"><abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></td>
<td>Refers to the IEEE 1149.1 <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> standard; Another FPGA configuration methodology.</td>
</tr>
<tr>
<td align="center">Memory Mapped Input/Output</td>
<td align="center"><abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr></td>
<td>The memory space users may map and access both control registers and system memory buffers with accelerators.</td>
</tr>
<tr>
<td align="center">oneAPI Accelerator Support Package</td>
<td align="center">oneAPI-asp</td>
<td>A collection of hardware and software components that enable oneAPI kernel to communicate with oneAPI runtime and <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> shell components. oneAPI ASP hardware components and oneAPI kernel form the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> region of a oneAPI system in <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>.</td>
</tr>
<tr>
<td align="center">Open FPGA Stack</td>
<td align="center"><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr></td>
<td><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> is a software and hardware infrastructure providing an efficient approach to develop a custom FPGA-based platform or workload using an Intel, 3<sup>rd</sup> party, or custom board.</td>
</tr>
<tr>
<td align="center">Open Programmable Acceleration Engine Software Development Kit</td>
<td align="center"><abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr></td>
<td>The <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> is a software framework for managing and accessing programmable accelerators (FPGAs). It consists of a collection of libraries and tools to facilitate the development of software applications and accelerators. The <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> resides exclusively in user-space.</td>
</tr>
<tr>
<td align="center">Platform Interface Manager</td>
<td align="center"><abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr></td>
<td>An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> developers can use to handle clock crossing, response sorting, buffering and different protocols.</td>
</tr>
<tr>
<td align="center">Platform Management Controller Interface</td>
<td align="center">PMCI</td>
<td>The portion of the <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> that resides in the Agilex FPGA and allows the FPGA to communicate with the primary <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> component on the board.</td>
</tr>
<tr>
<td align="center">Partial Reconfiguration</td>
<td align="center"><abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr></td>
<td>The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. For <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> designs, the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region is referred to as the pr_slot.</td>
</tr>
<tr>
<td align="center">Port</td>
<td align="center">N/A</td>
<td>When used in the context of the fpgainfo port command it represents the interfaces between the static FPGA fabric and the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region containing the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>.</td>
</tr>
<tr>
<td align="center">Remote System Update</td>
<td align="center"><abbr title="Remote System Update, A Remote System Update operation sends an instruction to the Intel FPGA PAC D5005 device that triggers a power cycle of the card only, forcing reconfiguration.">RSU</abbr></td>
<td>The process by which the host can remotely update images stored in flash through PCIe. This is done with the OPAE software command "fpgasupdate".</td>
</tr>
<tr>
<td align="center">Secure Device Manager</td>
<td align="center">SDM</td>
<td>The SDM is the point of entry to the FPGA for <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> commands and interfaces, as well as for device configuration data (from flash, SD card, or through PCI Express* hard IP).</td>
</tr>
<tr>
<td align="center">Static Region</td>
<td align="center">SR</td>
<td>The portion of the FPGA design that cannot be dynamically reconfigured during run-time.</td>
</tr>
<tr>
<td align="center">Single-Root Input-Output Virtualization</td>
<td align="center"><abbr title="Single-Root Input-Output Virtualization, Allows the isolation of PCI Express resources for manageability and performance.">SR-IOV</abbr></td>
<td>Allows the isolation of PCI Express resources for manageability and performance.</td>
</tr>
<tr>
<td align="center">SYCL</td>
<td align="center">SYCL</td>
<td>SYCL (pronounced "sickle") is a royalty-free, cross-platform abstraction layer that enables code for heterogeneous and offload processors to be written using modern ISO C++ (at least C++ 17). It provides several features that make it well-suited for programming heterogeneous systems, allowing the same code to be used for CPUs, GPUs, FPGAs or any other hardware accelerator. SYCL was developed by the Khronos Group, a non-profit organization that develops open standards (including OpenCL) for graphics, compute, vision, and multimedia. SYCL is being used by a growing number of developers in a variety of industries, including automotive, aerospace, and consumer electronics.</td>
</tr>
<tr>
<td align="center">Test Bench</td>
<td align="center"><abbr title="Testbench, Testbench or Verification Environment is used to check the functional correctness of the Design Under Test (DUT) by generating and driving a predefined input sequence to a design, capturing the design output and comparing with-respect-to expected output.">TB</abbr></td>
<td>Testbench or Verification Environment is used to check the functional correctness of the Design Under Test (DUT) by generating and driving a predefined input sequence to a design, capturing the design output and comparing with-respect-to expected output.</td>
</tr>
<tr>
<td align="center">Universal Verification Methodology</td>
<td align="center"><abbr title="Universal Verification Methodology, A modular, reusable, and scalable testbench structure via an API framework.">UVM</abbr></td>
<td>A modular, reusable, and scalable testbench structure via an API framework.  In the context of <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>, the <abbr title="Universal Verification Methodology, A modular, reusable, and scalable testbench structure via an API framework.">UVM</abbr> enviroment provides a system level simulation environment for your design.</td>
</tr>
<tr>
<td align="center">Virtual Function Input/Output</td>
<td align="center"><abbr title="Virtual Function Input/Output, An IOMMU/device agnostic framework for exposing direct device access to userspace.">VFIO</abbr></td>
<td>An Input-Output Memory Management Unit (IOMMU)/device agnostic framework for exposing direct device access to userspace. (link)</td>
</tr>
</tbody>
</table>
<h3 id="12-prerequisite"><strong>1.2. Prerequisite</strong><a class="headerlink" href="#12-prerequisite" title="Permanent link">&para;</a></h3>
<p>This guide assumes you have the following FPGA logic design-related knowledge and skills:</p>
<ul>
<li>FPGA compilation flows including the Intel® Quartus® Prime Pro Edition design flow</li>
<li>Static Timing closure, including familiarity with the Timing Analyzer tool in Intel® Quartus® Prime Pro Edition software, applying timing constraints, Synopsys* Design Constraints (.sdc) language and Tcl scripting, and design methods to close on timing critical paths.</li>
<li>RTL and coding practices to create synthesizable logic.</li>
<li>Understanding of AXI and Avalon memory mapped and streaming interfaces.</li>
<li>Simulation of complex RTL using industry standard simulators (Synopsys® VCS® or Siemens® QuestaSim®).</li>
<li>Signal Tap Logic Analyzer tool in the Intel® Quartus® Prime Pro Edition software.</li>
</ul>
<p>You are strongly encouraged to review the <a href="https://ofs.github.io/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs_f2000x">FPGA Interface Manager Developer Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Intel® Agilex® SoC Attach FPGAs</a></p>
<h3 id="13-acceleration-functional-unit-afu-development-flow"><strong>1.3. Acceleration Functional Unit (<abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>) Development Flow</strong><a class="headerlink" href="#13-acceleration-functional-unit-afu-development-flow" title="Permanent link">&para;</a></h3>
<p>The <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> development flow is shown below:
<a class="glightbox" href="../images/AFU_Dev_Flow.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/AFU_Dev_Flow.png" /></a></p>
<h4 id="131-understanding-platform-capabilities"><strong>1.3.1. Understanding Platform Capabilities</strong><a class="headerlink" href="#131-understanding-platform-capabilities" title="Permanent link">&para;</a></h4>
<p>The block diagram of the F2000x Board is shown below:</p>
<p><a class="glightbox" href="../images/F2000x_Board.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/F2000x_Board.png" /></a></p>
<p>The <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> provided with this release is shown below:</p>
<p><a class="glightbox" href="../images/F2000x_FIM.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/F2000x_FIM.png" /></a></p>
<p>This release <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> provides the following features:</p>
<ul>
<li>Host interface<ul>
<li>PCIe Gen4 x 16</li>
<li>2 - PFs </li>
<li>MSI-X interrupts</li>
<li>Logic to demonstrate simple PCIe loopback</li>
</ul>
</li>
<li>Network interface<ul>
<li>2 - QSFP28/56 cages</li>
<li>8 X 25 GbE with exerciser logic demonstrating traffic generation/monitoring</li>
</ul>
</li>
<li>External Memory - DDR4 - 2400<ul>
<li>4 Banks - 4 GB organized as 1 Gb x 32 with 1 Gb x 8 ECC</li>
<li>Memory exerciser logic demonstrating external memory operation</li>
</ul>
</li>
<li>Board Management<ul>
<li>SPI interface</li>
<li>FPGA management and configuration</li>
<li>Example logic showing DFH operation</li>
</ul>
</li>
<li>Partial reconfiguration control logic</li>
<li>SoC - Xeon Icelake-D subsystem with embedded Linux<ul>
<li>PCIe Gen4 x 16 interface to FPGA</li>
<li>1 - PF, 3 - VF, AXI-S TLP packets</li>
<li>DDR Memory<ul>
<li>2 Banks - 8 GB organized as 1 Gb x 64 with 1 Gb x 8 ECC</li>
<li>NVMe SSD - 64 GB</li>
</ul>
</li>
</ul>
</li>
</ul>
<h4 id="132-high-level-data-flow"><strong>1.3.2. High Level Data Flow</strong><a class="headerlink" href="#132-high-level-data-flow" title="Permanent link">&para;</a></h4>
<p>The <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> high level data flow is shown below:</p>
<p><a class="glightbox" href="../images/OFS_DataFlow.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/OFS_DataFlow.png" /></a></p>
<h4 id="133-considerations-for-pim-usage"><strong>1.3.3. Considerations for <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr> Usage</strong><a class="headerlink" href="#133-considerations-for-pim-usage" title="Permanent link">&para;</a></h4>
<p>An early decision for your <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> development is determining if the <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr> will be included in your design flow. The <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr> is an abstraction layer consisting of a collection of SystemVerilog interfaces and shims to enable partial <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> portability across hardware despite variations in hardware topology and native interfaces. The <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr> adds a level of logic between an accelerator (an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>) and the platform (the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>). The use of the <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr> is optional for <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> development.  Please see <a href="https://github.com/OPAE/ofs-platform-afu-bbb/blob/master/plat_if_develop/ofs_plat_if/docs/PIM_AFU_interface.md">Connecting an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> to a Platform using <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr></a> for details on using the <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr> and its capabilities. Please see <a href="https://github.com/OFS/examples-afu/tree/main/tutorial"><abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr> Tutorial</a> for a detailed tutorial on using the <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>. The learning steps in the tutorial can be run with the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> package. The installation of the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> package is described later in this guide.  </p>
<p>If you choose not to use the <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>, please see <a href="https://github.com/OFS/examples-afu/tree/main/tutorial">Non-<abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Development</a> for instruction on using a traditional RTL design flow. Note, the example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> provided in <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> does not include <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>.</p>
<h4 id="134-afu-interfaces-included-with-intel-ipu-platform-f2000x-pl"><strong>1.3.4. <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Interfaces Included with Intel IPU Platform F2000X-PL</strong><a class="headerlink" href="#134-afu-interfaces-included-with-intel-ipu-platform-f2000x-pl" title="Permanent link">&para;</a></h4>
<p>The figure below shows the interfaces available to the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> in this architecture. It also shows the design hierarchy with module names from the fim (top.sv) to the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> (afu_main.sv).
One of the main differences from the Stratix 10 <abbr title="Programmable Acceleration Card: FPGA based Accelerator card">PAC</abbr> <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> architecture to this one is the presence of the static port gasket region (port_gasket.sv) that has components to facilitate the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> and also consists of the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region (afu_main.sv) via the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> slot. The Port Gasket contains all the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> specific modules and logic, e.g., <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> slot reset/freeze control, user clock, remote STP etc. Architecturally, a Port Gasket can have multiple <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> slots where user workload can be programmed into. However, only one <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> slot is supported for <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Release for Intel Agilex. Everything in the Port Gasket until the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> slot should be provided by the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> developer. The task of the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> developer is to add their desired application in the afu_main.sv module by stripping out unwanted logic and instantiating the target accelerator.
As shown in the figure below, here are the interfaces connected to the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> (highlighted in green) via the SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>:</p>
<ol>
<li>AXI Streaming (AXI-S) interface to the Host via PCIe Gen4x16</li>
<li>AXI Memory Mapped Channels (4) to the DDR4 EMIF interface</li>
<li>AXI Streaming (AXI-S) interface to the HSSI 25 Gb Ethernet</li>
</ol>
<p><a class="glightbox" href="../images/N6000_AFU_IF.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/N6000_AFU_IF.png" /></a></p>
<h2 id="2-set-up-afu-development-environment"><strong>2. Set Up <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Development Environment</strong><a class="headerlink" href="#2-set-up-afu-development-environment" title="Permanent link">&para;</a></h2>
<p>This section covers:</p>
<ul>
<li>Setup of the development environment.</li>
<li>Retrieving and installing <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>, <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr>.</li>
<li>Building the SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></li>
<li>Generating a relocatable <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> build-tree or build-template from the SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</li>
<li>Compiling the host_chan_mmio example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> for the SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</li>
</ul>
<p>Additionally, this section includes steps to demonstrate loading and running the host_chan_mmio example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> in an Intel IPU Platform F2000X-PL equipped Linux server.</p>
<h3 id="21-prepare-afu-development-environment"><strong>2.1. Prepare <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> development environment</strong><a class="headerlink" href="#21-prepare-afu-development-environment" title="Permanent link">&para;</a></h3>
<p>A typical development and hardware test environment consists of a development server or workstation with FPGA development tools installed and a separate server with the target <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> compatible FPGA PCIe card installed.  The typical usage and flow of data between these two servers is shown below:</p>
<p><a class="glightbox" href="../images/AFU_Dev_Deploy.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/AFU_Dev_Deploy.png" /></a></p>
<p>Note: both development and hardware testing can be performed on the same server if desired.</p>
<p>This guide uses Intel IPU Platform F2000X-PL as the target <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> compatible FPGA PCIe card for demonstration steps.  The Intel IPU Platform F2000X-PL must be fully installed following the <a href="https://ofs.github.io/hw/f2000x/user_guides/ug_qs_ofs_f2000x/ug_qs_ofs_f2000x">Getting Started User Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Intel® Agilex® SoC Attach FPGAs</a>. If using a different <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> FPGA PCIe card, contact your supplier for instructions on how to install and operate user developed AFUs.</p>
<h3 id="22-installation-of-quartus-and-ofs"><strong>2.2. Installation of Quartus and <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr></strong><a class="headerlink" href="#22-installation-of-quartus-and-ofs" title="Permanent link">&para;</a></h3>
<p>Building AFUs with <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex requires the build machine to have at least 64 GB of RAM.  </p>
<p>The following is a summary of the steps to set up for <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> development:</p>
<ol>
<li>Install Intel<sup>&reg;</sup> Quartus<sup>&reg;</sup> Prime Pro Edition Version 23.1  for Linux with Agilex device support.</li>
<li>Make sure support tools are installed and meet version requirements.</li>
<li>Clone and install the <code>ofs-f2000x-pl</code> repository.</li>
<li>Review the files provided in the repository.</li>
<li>Install the required Quartus patches.</li>
<li>Build a relocatable <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr>-able build-tree. This will be the base <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> for your AFUs.</li>
</ol>
<blockquote>
<p>Note: For the Intel IPU Platform F2000X-PL platforms a relocatable <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> build-tree is not provided, so you will build it from the SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. The SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> will then be loaded in your Intel IPU Platform F2000X-PL card to support your AFUs. If you are using different <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> compatible PCIe card, skip step 6 and follow the instructions provided by your supplier.</p>
</blockquote>
<ol>
<li>Install Intel<sup>&reg;</sup> Quartus<sup>&reg;</sup> Prime Pro Edition Version 23.1 for Linux with Agilex device support. </li>
</ol>
<p>Intel Intel<sup>&reg;</sup> Quartus<sup>&reg;</sup> Prime Pro Edition Version 23.1  is the currently verified version of Quartus used for building the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> and <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> images. The recommended Best Known Configuration (<abbr title="Best Known Configuration, The exact hardware configuration Intel has optimized and validated the solution against.">BKC</abbr>) for development with <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> is Ubuntu 22.04 , which is the assumed operating system for this developer guide.</p>
<ul>
<li>Make sure to install the following linux packages to satisfy Quartus and <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> dependencies.</li>
</ul>
<p><div class="highlight"><pre><span></span><code><a id="__codelineno-0-1" name="__codelineno-0-1" href="#__codelineno-0-1"></a>$<span class="w"> </span>sudo<span class="w"> </span>dnf<span class="w"> </span>install<span class="w"> </span>-y<span class="w"> </span>gcc<span class="w"> </span>gcc-c++<span class="w"> </span>make<span class="w"> </span>cmake<span class="w"> </span>libuuid-devel<span class="w"> </span>rpm-build<span class="w"> </span>autoconf<span class="w"> </span>automake<span class="w"> </span>bison<span class="w"> </span>boost<span class="w"> </span>boost-devel<span class="w"> </span>libxml2<span class="w"> </span>libxml2-devel<span class="w"> </span>make<span class="w"> </span>ncurses<span class="w"> </span>grub2<span class="w"> </span>bc<span class="w"> </span>csh<span class="w"> </span>flex<span class="w"> </span>glibc-locale-source<span class="w"> </span>libnsl<span class="w"> </span>ncurses-compat-libs<span class="w"> </span>
</code></pre></div>
- Apply the following configurations.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-1-1" name="__codelineno-1-1" href="#__codelineno-1-1"></a>$<span class="w"> </span>sudo<span class="w"> </span>localedef<span class="w"> </span>-f<span class="w"> </span>UTF-8<span class="w"> </span>-i<span class="w"> </span>en_US<span class="w"> </span>en_US.UTF-8<span class="w"> </span>
<a id="__codelineno-1-2" name="__codelineno-1-2" href="#__codelineno-1-2"></a>$<span class="w"> </span>sudo<span class="w"> </span>ln<span class="w"> </span>-s<span class="w"> </span>/usr/lib64/libncurses.so.6<span class="w"> </span>/usr/lib64/libncurses.so.5<span class="w"> </span>
<a id="__codelineno-1-3" name="__codelineno-1-3" href="#__codelineno-1-3"></a>$<span class="w"> </span>sudo<span class="w"> </span>ln<span class="w"> </span>-s<span class="w"> </span>/usr/bin/python3<span class="w"> </span>/usr/bin/python
</code></pre></div>
<ul>
<li>Download Intel<sup>&reg;</sup> Quartus<sup>&reg;</sup> Prime Pro Edition Version 23.1 from <a href="https://www.intel.com/content/www/us/en/software-kit/776241/intel-quartus-prime-pro-edition-design-software-version-23-1-for-linux.html">Quartus Pro Prime Download</a>.</li>
</ul>
<ul>
<li>After running the Quartus Prime Pro installer, set the PATH environment variable to make the utilities <code>quartus</code>, <code>jtagconfig</code>, and <code>quartus_pgm</code> discoverable. Edit your bashrc file <code>~/.bashrc</code> to add the following line:</li>
</ul>
<div class="highlight"><pre><span></span><code><a id="__codelineno-2-1" name="__codelineno-2-1" href="#__codelineno-2-1"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span><span class="nv">$PATH</span>:&lt;Quartus<span class="w"> </span>install<span class="w"> </span>directory&gt;/quartus/bin
</code></pre></div>
<p>For example, if the Quartus install directory is <strong>/home/intelFPGA_pro/23.1</strong>, then:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-3-1" name="__codelineno-3-1" href="#__codelineno-3-1"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span><span class="nv">$PATH</span>:/home/intelFPGA_pro/23.1/quartus/bin
</code></pre></div>
<ul>
<li>Verify that Quartus is discoverable by opening a new shell:</li>
</ul>
<div class="highlight"><pre><span></span><code><a id="__codelineno-4-1" name="__codelineno-4-1" href="#__codelineno-4-1"></a>$<span class="w"> </span>which<span class="w"> </span>quartus
<a id="__codelineno-4-2" name="__codelineno-4-2" href="#__codelineno-4-2"></a>
<a id="__codelineno-4-3" name="__codelineno-4-3" href="#__codelineno-4-3"></a><span class="w">  </span>/home/intelFPGA_pro/23.1/quartus/bin/quartus
</code></pre></div>
<ol>
<li>Make sure support tools are installed and meet version requirements.</li>
</ol>
<p>The <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> provided Quartus build scripts require the following tools. Verify these are installed in your development environment.</p>
<table>
<thead>
<tr>
<th>Item</th>
<th>Version</th>
</tr>
</thead>
<tbody>
<tr>
<td>Python</td>
<td>3.7.7</td>
</tr>
<tr>
<td>GCC</td>
<td>7.2.0</td>
</tr>
<tr>
<td>cmake</td>
<td>3.11.4</td>
</tr>
<tr>
<td>git and git-lfs</td>
<td>1.8.3.1</td>
</tr>
<tr>
<td>perl</td>
<td>5.8.8</td>
</tr>
</tbody>
</table>
<p>To install the <code>Git Large File Storage</code> extension execute the next commands</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-5-1" name="__codelineno-5-1" href="#__codelineno-5-1"></a>$<span class="w"> </span>curl<span class="w"> </span>-s<span class="w"> </span>https://packagecloud.io/install/repositories/github/git-lfs/script.rpm.sh<span class="w"> </span><span class="p">|</span><span class="w"> </span>sudo<span class="w"> </span>bash
<a id="__codelineno-5-2" name="__codelineno-5-2" href="#__codelineno-5-2"></a>$<span class="w"> </span>sudo<span class="w"> </span>dnf<span class="w"> </span>install<span class="w"> </span>git-lfs
<a id="__codelineno-5-3" name="__codelineno-5-3" href="#__codelineno-5-3"></a>$<span class="w"> </span>git<span class="w"> </span>lfs<span class="w"> </span>install
</code></pre></div>
<ol>
<li>Clone the <code>ofs-f2000x-pl</code> repository.</li>
</ol>
<p>The <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> source code is included in the public GitHub <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> repository. Create a new directory to use as a clean starting point to store the retrieved files.  The following is a short description of each repository, followed by the git commands for cloning.  The instructions section uses the HTTPS git method for cloning repositories.</p>
<ul>
<li>Navigate to the location for storage of <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> source, create the top-level source directory and clone <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> repositories.</li>
</ul>
<div class="highlight"><pre><span></span><code><a id="__codelineno-6-1" name="__codelineno-6-1" href="#__codelineno-6-1"></a>$<span class="w"> </span>mkdir<span class="w"> </span>ofs_fim_build_root
<a id="__codelineno-6-2" name="__codelineno-6-2" href="#__codelineno-6-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>ofs_fim_build_root
<a id="__codelineno-6-3" name="__codelineno-6-3" href="#__codelineno-6-3"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">OFS_BUILD_ROOT</span><span class="o">=</span><span class="nv">$PWD</span>
<a id="__codelineno-6-4" name="__codelineno-6-4" href="#__codelineno-6-4"></a>$<span class="w"> </span>git<span class="w"> </span>clone<span class="w"> </span>--branch<span class="w"> </span>ofs-2023.1-1<span class="w"> </span>--recurse-submodules<span class="w"> </span>https://github.com/OFS/ofs-f2000x-pl
<a id="__codelineno-6-5" name="__codelineno-6-5" href="#__codelineno-6-5"></a>
<a id="__codelineno-6-6" name="__codelineno-6-6" href="#__codelineno-6-6"></a><span class="w">    </span>Cloning<span class="w"> </span>into<span class="w"> </span><span class="s1">&#39;ofs-f2000x-pl&#39;</span><span class="w"> </span>...
<a id="__codelineno-6-7" name="__codelineno-6-7" href="#__codelineno-6-7"></a><span class="w">    </span>...
<a id="__codelineno-6-8" name="__codelineno-6-8" href="#__codelineno-6-8"></a><span class="w">    </span>...
<a id="__codelineno-6-9" name="__codelineno-6-9" href="#__codelineno-6-9"></a><span class="w">    </span>Resolving<span class="w"> </span>deltas<span class="w">  </span>...,<span class="w"> </span><span class="k">done</span>.
<a id="__codelineno-6-10" name="__codelineno-6-10" href="#__codelineno-6-10"></a>
<a id="__codelineno-6-11" name="__codelineno-6-11" href="#__codelineno-6-11"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>/ofs-f2000x-pl
</code></pre></div>
<ol>
<li>Review the files provided in the repository.</li>
</ol>
<p>Verify the following directories are present in <code>$OFS_BUILD_ROOT</code> directory.  </p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-7-1" name="__codelineno-7-1" href="#__codelineno-7-1"></a>$<span class="w"> </span>ls
<a id="__codelineno-7-2" name="__codelineno-7-2" href="#__codelineno-7-2"></a>eval_scripts<span class="w">  </span>ipss<span class="w">  </span>license<span class="w">  </span>LICENSE.txt<span class="w">  </span>ofs-common<span class="w"> </span>README.md<span class="w">  </span>sim<span class="w">  </span>src<span class="w">  </span>syn<span class="w">  </span>tools<span class="w">  </span>verification
</code></pre></div>
<p>The directories are arranged as shown below:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-8-1" name="__codelineno-8-1" href="#__codelineno-8-1"></a>.
<a id="__codelineno-8-2" name="__codelineno-8-2" href="#__codelineno-8-2"></a>├── eval_scripts           ** Support tools 
<a id="__codelineno-8-3" name="__codelineno-8-3" href="#__codelineno-8-3"></a>│   ├── ofs_f2000x_eval.sh
<a id="__codelineno-8-4" name="__codelineno-8-4" href="#__codelineno-8-4"></a>│   └── README_ofs_f2000x_eval.txt
<a id="__codelineno-8-5" name="__codelineno-8-5" href="#__codelineno-8-5"></a>├── ipss    **Directory ipss consists of Platform Designer subsystems used in FIM**
<a id="__codelineno-8-6" name="__codelineno-8-6" href="#__codelineno-8-6"></a>│   ├── hssi           **2 x 4 x 25 GbE HSSI subsystem** 
<a id="__codelineno-8-7" name="__codelineno-8-7" href="#__codelineno-8-7"></a>│   ├── mem            **External Memory interface subsystem**
<a id="__codelineno-8-8" name="__codelineno-8-8" href="#__codelineno-8-8"></a>│   ├── pcie           **PCIe subsystem**
<a id="__codelineno-8-9" name="__codelineno-8-9" href="#__codelineno-8-9"></a>│   ├── pmci           **BMC PMCI subsystem**
<a id="__codelineno-8-10" name="__codelineno-8-10" href="#__codelineno-8-10"></a>│   ├── qsfp           **QSFP internal register access subsystem**
<a id="__codelineno-8-11" name="__codelineno-8-11" href="#__codelineno-8-11"></a>│   └── README.md
<a id="__codelineno-8-12" name="__codelineno-8-12" href="#__codelineno-8-12"></a>├── LICENSE.txt
<a id="__codelineno-8-13" name="__codelineno-8-13" href="#__codelineno-8-13"></a>├── ofs-common             **Common files**
<a id="__codelineno-8-14" name="__codelineno-8-14" href="#__codelineno-8-14"></a>│   ├── LICENSE.txt
<a id="__codelineno-8-15" name="__codelineno-8-15" href="#__codelineno-8-15"></a>│   ├── README.md
<a id="__codelineno-8-16" name="__codelineno-8-16" href="#__codelineno-8-16"></a>│   ├── scripts
<a id="__codelineno-8-17" name="__codelineno-8-17" href="#__codelineno-8-17"></a>│   │   ├── common
<a id="__codelineno-8-18" name="__codelineno-8-18" href="#__codelineno-8-18"></a>│   │   │   ├── sim
<a id="__codelineno-8-19" name="__codelineno-8-19" href="#__codelineno-8-19"></a>│   │   │   └── syn
<a id="__codelineno-8-20" name="__codelineno-8-20" href="#__codelineno-8-20"></a>│   │   └── fpga_family
<a id="__codelineno-8-21" name="__codelineno-8-21" href="#__codelineno-8-21"></a>│   ├── src
<a id="__codelineno-8-22" name="__codelineno-8-22" href="#__codelineno-8-22"></a>│   │   ├── common
<a id="__codelineno-8-23" name="__codelineno-8-23" href="#__codelineno-8-23"></a>│   │   │   ├── afu_top
<a id="__codelineno-8-24" name="__codelineno-8-24" href="#__codelineno-8-24"></a>│   │   │   ├── copy_engine
<a id="__codelineno-8-25" name="__codelineno-8-25" href="#__codelineno-8-25"></a>│   │   │   ├── flr
<a id="__codelineno-8-26" name="__codelineno-8-26" href="#__codelineno-8-26"></a>│   │   │   ├── fme
<a id="__codelineno-8-27" name="__codelineno-8-27" href="#__codelineno-8-27"></a>│   │   │   ├── fme_id_rom
<a id="__codelineno-8-28" name="__codelineno-8-28" href="#__codelineno-8-28"></a>│   │   │   ├── he_hssi
<a id="__codelineno-8-29" name="__codelineno-8-29" href="#__codelineno-8-29"></a>│   │   │   ├── he_lb
<a id="__codelineno-8-30" name="__codelineno-8-30" href="#__codelineno-8-30"></a>│   │   │   ├── he_null
<a id="__codelineno-8-31" name="__codelineno-8-31" href="#__codelineno-8-31"></a>│   │   │   ├── includes
<a id="__codelineno-8-32" name="__codelineno-8-32" href="#__codelineno-8-32"></a>│   │   │   ├── interrupt
<a id="__codelineno-8-33" name="__codelineno-8-33" href="#__codelineno-8-33"></a>│   │   │   ├── lib
<a id="__codelineno-8-34" name="__codelineno-8-34" href="#__codelineno-8-34"></a>│   │   │   ├── mem_tg
<a id="__codelineno-8-35" name="__codelineno-8-35" href="#__codelineno-8-35"></a>│   │   │   ├── port_gasket
<a id="__codelineno-8-36" name="__codelineno-8-36" href="#__codelineno-8-36"></a>│   │   │   ├── protocol_checker
<a id="__codelineno-8-37" name="__codelineno-8-37" href="#__codelineno-8-37"></a>│   │   │   ├── remote_stp
<a id="__codelineno-8-38" name="__codelineno-8-38" href="#__codelineno-8-38"></a>│   │   │   └── st2mm
<a id="__codelineno-8-39" name="__codelineno-8-39" href="#__codelineno-8-39"></a>│   │   └── fpga_family
<a id="__codelineno-8-40" name="__codelineno-8-40" href="#__codelineno-8-40"></a>│   ├── README.md
<a id="__codelineno-8-41" name="__codelineno-8-41" href="#__codelineno-8-41"></a>├── sim                    **Unit level simulation files**
<a id="__codelineno-8-42" name="__codelineno-8-42" href="#__codelineno-8-42"></a>│   ├── bfm
<a id="__codelineno-8-43" name="__codelineno-8-43" href="#__codelineno-8-43"></a>│   ├── common
<a id="__codelineno-8-44" name="__codelineno-8-44" href="#__codelineno-8-44"></a>│   ├── readme.txt
<a id="__codelineno-8-45" name="__codelineno-8-45" href="#__codelineno-8-45"></a>│   ├── scripts
<a id="__codelineno-8-46" name="__codelineno-8-46" href="#__codelineno-8-46"></a>│   └── unit_test
<a id="__codelineno-8-47" name="__codelineno-8-47" href="#__codelineno-8-47"></a>├── src                    **Source RTL files**
<a id="__codelineno-8-48" name="__codelineno-8-48" href="#__codelineno-8-48"></a>│   ├── afu_top
<a id="__codelineno-8-49" name="__codelineno-8-49" href="#__codelineno-8-49"></a>│   ├── includes
<a id="__codelineno-8-50" name="__codelineno-8-50" href="#__codelineno-8-50"></a>│   ├── pd_qsys
<a id="__codelineno-8-51" name="__codelineno-8-51" href="#__codelineno-8-51"></a>│   ├── README.md
<a id="__codelineno-8-52" name="__codelineno-8-52" href="#__codelineno-8-52"></a>│   └── top
<a id="__codelineno-8-53" name="__codelineno-8-53" href="#__codelineno-8-53"></a>├── syn                    **Quartus compilation settings**
<a id="__codelineno-8-54" name="__codelineno-8-54" href="#__codelineno-8-54"></a>│   ├── common
<a id="__codelineno-8-55" name="__codelineno-8-55" href="#__codelineno-8-55"></a>│   ├── README
<a id="__codelineno-8-56" name="__codelineno-8-56" href="#__codelineno-8-56"></a>│   ├── scripts
<a id="__codelineno-8-57" name="__codelineno-8-57" href="#__codelineno-8-57"></a>│   ├── setup
<a id="__codelineno-8-58" name="__codelineno-8-58" href="#__codelineno-8-58"></a>│   └── syn_top
<a id="__codelineno-8-59" name="__codelineno-8-59" href="#__codelineno-8-59"></a>├── tools                  
<a id="__codelineno-8-60" name="__codelineno-8-60" href="#__codelineno-8-60"></a>│   └── pfvf_config_tool  **Tools to configure the PF/VF Mux**
<a id="__codelineno-8-61" name="__codelineno-8-61" href="#__codelineno-8-61"></a>└── verification          **Verification**
<a id="__codelineno-8-62" name="__codelineno-8-62" href="#__codelineno-8-62"></a>    ├── coverage
<a id="__codelineno-8-63" name="__codelineno-8-63" href="#__codelineno-8-63"></a>    ├── README
<a id="__codelineno-8-64" name="__codelineno-8-64" href="#__codelineno-8-64"></a>    ├── scripts
<a id="__codelineno-8-65" name="__codelineno-8-65" href="#__codelineno-8-65"></a>    ├── testbench
<a id="__codelineno-8-66" name="__codelineno-8-66" href="#__codelineno-8-66"></a>    ├── tests
<a id="__codelineno-8-67" name="__codelineno-8-67" href="#__codelineno-8-67"></a>    ├── unit_tb   
<a id="__codelineno-8-68" name="__codelineno-8-68" href="#__codelineno-8-68"></a>    └── verifplan
</code></pre></div>
<h3 id="23-installation-of-opae-sdk"><strong>2.3. Installation of <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr></strong><a class="headerlink" href="#23-installation-of-opae-sdk" title="Permanent link">&para;</a></h3>
<p>Follow the instructions in the Getting Started Guide: Open FPGA Stack for Intel IPU Platform F2000X-PL, section <a href="https://ofs.github.io/hw/f2000x/user_guides/ug_qs_ofs_f2000x/ug_qs_ofs_f2000x/#62-installing-the-opae-sdk-on-the-host">6.2 Installing the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> On the Host</a> to build and install the required <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> for the Intel IPU Platform F2000X-PL.</p>
<p>Working with the Intel® Intel IPU Platform F2000X-PL card requires <strong>opae-2.5.0-3</strong>. Follow the instructions in the Getting Started Guide: Intel® Open FPGA Stack for Intel IPU Platform F2000X-PL section <a href="https://ofs.github.io/hw/f2000x/user_guides/ug_qs_ofs_f2000x/ug_qs_ofs_f2000x/#62-installing-the-opae-sdk-on-the-host">6.2 Installing the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> On the Host</a>. However, just make sure to check out the cloned repository to tag <strong>2.5.0-3</strong> and branch <strong>release/2.5.0</strong>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-9-1" name="__codelineno-9-1" href="#__codelineno-9-1"></a>$<span class="w"> </span>git<span class="w"> </span>checkout<span class="w"> </span>tags/2.5.0-3<span class="w"> </span>-b<span class="w"> </span>release/2.5.0
</code></pre></div>
<blockquote>
<p>Note: The tutorial steps provided in the next sections assume the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> is installed in default system locations, under the directory, <code>/usr</code>. In most system configurations, this will allow the OS and tools to automatically locate the OPAE binaries, scripts, libraries and include files required for the compilation and simulation of the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> and AFUs.</p>
</blockquote>
<h3 id="24-download-the-basic-building-blocks-repositories"><strong>2.4. Download the Basic Building Blocks repositories</strong><a class="headerlink" href="#24-download-the-basic-building-blocks-repositories" title="Permanent link">&para;</a></h3>
<p>The <code>ofs-platform-afu-bbb</code> repository contains the <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr> files as well as example <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>-based AFUs that can be used for testing and demonstration purposes. Similarly, the platform-independent <abbr title="Basic Building Block, Features within an AFU or part of an FPGA interface that can be reused across designs. These building blocks do not have stringent interface requirements like the FIM's AFU and host interface requires. All BBBs must have a (globally unique identifier) GUID.">BBB</abbr> repository, <code>intel-fpga-bbb</code>, contains infrastructure shims, <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>-based <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> sample designs, and tutorials for further testing <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>. This guide will use the <code>host_chan_mmio</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> example in the ofs-platform-afu-bbb repository and the <code>hello_world</code> sample accompanying the intel-fpga-bbb repository to demonstrate how to synthesize, load, simulate, and test a <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>-based <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> using the Intel IPU Platform F2000X-PL card with the SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<p>Execute the next commands to clone the <abbr title="Basic Building Block, Features within an AFU or part of an FPGA interface that can be reused across designs. These building blocks do not have stringent interface requirements like the FIM's AFU and host interface requires. All BBBs must have a (globally unique identifier) GUID.">BBB</abbr> repositories.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-10-1" name="__codelineno-10-1" href="#__codelineno-10-1"></a><span class="w">  </span><span class="c1"># Clone the ofs-platform-afu-bbb repository.</span>
<a id="__codelineno-10-2" name="__codelineno-10-2" href="#__codelineno-10-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>
<a id="__codelineno-10-3" name="__codelineno-10-3" href="#__codelineno-10-3"></a>$<span class="w"> </span>git<span class="w"> </span>clone<span class="w"> </span>https://github.com/OFS/ofs-platform-afu-bbb.git
<a id="__codelineno-10-4" name="__codelineno-10-4" href="#__codelineno-10-4"></a>
<a id="__codelineno-10-5" name="__codelineno-10-5" href="#__codelineno-10-5"></a><span class="w">  </span><span class="c1"># Verify retrieval</span>
<a id="__codelineno-10-6" name="__codelineno-10-6" href="#__codelineno-10-6"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>/ofs-platform-afu-bbb
<a id="__codelineno-10-7" name="__codelineno-10-7" href="#__codelineno-10-7"></a>$<span class="w"> </span>ls
<a id="__codelineno-10-8" name="__codelineno-10-8" href="#__codelineno-10-8"></a>LICENSE<span class="w">  </span>plat_if_develop<span class="w">  </span>plat_if_release<span class="w">  </span>plat_if_tests<span class="w">  </span>README.md
<a id="__codelineno-10-9" name="__codelineno-10-9" href="#__codelineno-10-9"></a>
<a id="__codelineno-10-10" name="__codelineno-10-10" href="#__codelineno-10-10"></a><span class="w">  </span><span class="c1"># Clone the intel-fpga-bbb repository.</span>
<a id="__codelineno-10-11" name="__codelineno-10-11" href="#__codelineno-10-11"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span><span class="w"> </span>
<a id="__codelineno-10-12" name="__codelineno-10-12" href="#__codelineno-10-12"></a>$<span class="w"> </span>git<span class="w"> </span>clone<span class="w"> </span>https://github.com/OPAE/intel-fpga-bbb.git<span class="w"> </span>
<a id="__codelineno-10-13" name="__codelineno-10-13" href="#__codelineno-10-13"></a>
<a id="__codelineno-10-14" name="__codelineno-10-14" href="#__codelineno-10-14"></a><span class="w">  </span><span class="c1"># Verify retrieval</span>
<a id="__codelineno-10-15" name="__codelineno-10-15" href="#__codelineno-10-15"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>/intel-fpga-bbb
<a id="__codelineno-10-16" name="__codelineno-10-16" href="#__codelineno-10-16"></a>$<span class="w"> </span>ls
<a id="__codelineno-10-17" name="__codelineno-10-17" href="#__codelineno-10-17"></a>AUTHORS<span class="w">  </span>BBB_cci_gemm<span class="w">  </span>BBB_cci_mpf<span class="w">  </span>BBB_ccip_async<span class="w">  </span>BBB_ccip_mux<span class="w">  </span>BBB_mpf_vtp<span class="w">  </span>cmake<span class="w">  </span>CMakeLists.txt<span class="w">  </span>CONTRIBUTING.md<span class="w">  </span>COPYING<span class="w">  </span>drivers<span class="w">  </span>platform-ifc-mgr-compat<span class="w">  </span>README.md<span class="w">  </span>samples
</code></pre></div>
<p>The documentation in the <a href="https://github.com/OFS/ofs-platform-afu-bbb">ofs-platform-afu-bbb</a> and <a href="https://github.com/OPAE/intel-fpga-bbb.git">intel-fpga-bbb</a> repositories further address
  - The <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr> concept.
  - The structure of the <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>-based <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> examples.
  - How to generate a release and configure the <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>.
  - How to connect an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> to an <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<h3 id="25-compiling-the-ofs-fim-for-the-intel-ipu-platform-f2000x-pl"><strong>2.5. Compiling the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> for the Intel IPU Platform F2000X-PL</strong><a class="headerlink" href="#25-compiling-the-ofs-fim-for-the-intel-ipu-platform-f2000x-pl" title="Permanent link">&para;</a></h3>
<p>Before synthesizing an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>, one must build the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that will support the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> by facilitating the infrastructure to access the FPGA, board resources, and enabling communication with the host server. To synthesize an AFUs for this <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> a relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> build-tree or build-template should be generated out of the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<p><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> provides a build script with the following FPGA image creation options:</p>
<ul>
<li><strong>Flat compile</strong>, which combines the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> and <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> into one FPGA image that is loaded into the entire FPGA device as a static image.</li>
<li><strong><abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> compile</strong>, which creates an FPGA image consisting of the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that is loaded into the static region of the FPGA and a default <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> that is loaded into dynamic region. Additional AFUs may be loaded into the dynamic region using partial reconfiguration.</li>
</ul>
<p>The build scripts included with <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> are verified to run in a bash shell. Other shells have not been tested. Each build script step will take several hours to complete. Please note, building in Quartus GUI is not supported - you must build with the provided scripts.</p>
<p>The following sections describe how to set up the environment and build the provided <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> with a relocatable build-tree supporting <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr>. You will use this relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> build-tree for all example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> simulation and compilation steps in this guide.</p>
<blockquote>
<p>Note: For instructions to compile FIMs available for the Intel IPU Platform F2000X-PL, refer to [FPGA Interface Manager Developer Guide: Open FPGA Stack for Intel® Agilex® FPGAs SoC Attach]. </p>
</blockquote>
<h4 id="251-setting-up-the-required-environment-variables-to-build-the-fim"><strong>2.5.1. Setting Up the Required Environment Variables to build the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong><a class="headerlink" href="#251-setting-up-the-required-environment-variables-to-build-the-fim" title="Permanent link">&para;</a></h4>
<p>Set the required environment variables as shown below. These environment variables must be set prior to simulation or compilation tasks. Please, create a simple script to set these variables and save time going forward.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-11-1" name="__codelineno-11-1" href="#__codelineno-11-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>/ofs-f2000x-pl
<a id="__codelineno-11-2" name="__codelineno-11-2" href="#__codelineno-11-2"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">OFS_ROOTDIR</span><span class="o">=</span><span class="nv">$PWD</span>
<a id="__codelineno-11-3" name="__codelineno-11-3" href="#__codelineno-11-3"></a>
<a id="__codelineno-11-4" name="__codelineno-11-4" href="#__codelineno-11-4"></a><span class="c1"># Note, OFS_ROOTDIR is the directory where you cloned the repo, e.g. /home/MyProject/ofs-f2000x-pl *</span>
<a id="__codelineno-11-5" name="__codelineno-11-5" href="#__codelineno-11-5"></a>
<a id="__codelineno-11-6" name="__codelineno-11-6" href="#__codelineno-11-6"></a><span class="c1"># Quartus Tools</span>
<a id="__codelineno-11-7" name="__codelineno-11-7" href="#__codelineno-11-7"></a><span class="c1"># Note, QUARTUS_HOME is your Quartus installation directory, e.g. $QUARTUS_HOME/bin contains Quartus executable.</span>
<a id="__codelineno-11-8" name="__codelineno-11-8" href="#__codelineno-11-8"></a>
<a id="__codelineno-11-9" name="__codelineno-11-9" href="#__codelineno-11-9"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">WORKDIR</span><span class="o">=</span><span class="nv">$OFS_ROOTDIR</span><span class="w">   </span>
<a id="__codelineno-11-10" name="__codelineno-11-10" href="#__codelineno-11-10"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">QUARTUS_HOME</span><span class="o">=</span>&lt;user_path&gt;/intelFPGA_pro/23.1/quartus
<a id="__codelineno-11-11" name="__codelineno-11-11" href="#__codelineno-11-11"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">QUARTUS_ROOTDIR</span><span class="o">=</span><span class="nv">$QUARTUS_HOME</span>
<a id="__codelineno-11-12" name="__codelineno-11-12" href="#__codelineno-11-12"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">QUARTUS_INSTALL_DIR</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>
<a id="__codelineno-11-13" name="__codelineno-11-13" href="#__codelineno-11-13"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">QUARTUS_ROOTDIR_OVERRIDE</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>
<a id="__codelineno-11-14" name="__codelineno-11-14" href="#__codelineno-11-14"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">IMPORT_IP_ROOTDIR</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>/../ip
<a id="__codelineno-11-15" name="__codelineno-11-15" href="#__codelineno-11-15"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">IP_ROOTDIR</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>/../ip
<a id="__codelineno-11-16" name="__codelineno-11-16" href="#__codelineno-11-16"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">QSYS_ROOTDIR</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>/../qsys/bin
<a id="__codelineno-11-17" name="__codelineno-11-17" href="#__codelineno-11-17"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span><span class="nv">$QUARTUS_HOME</span>/bin:<span class="nv">$QUARTUS_HOME</span>/qsys/bin:<span class="nv">$QUARTUS_HOME</span>/sopc_builder/bin/:<span class="nv">$PATH</span>
<a id="__codelineno-11-18" name="__codelineno-11-18" href="#__codelineno-11-18"></a>
<a id="__codelineno-11-19" name="__codelineno-11-19" href="#__codelineno-11-19"></a><span class="c1"># Synopsys Verification Tools</span>
<a id="__codelineno-11-20" name="__codelineno-11-20" href="#__codelineno-11-20"></a>
<a id="__codelineno-11-21" name="__codelineno-11-21" href="#__codelineno-11-21"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">DESIGNWARE_HOME</span><span class="o">=</span>&lt;user_path&gt;/synopsys/vip_common/vip_Q-2020.03A
<a id="__codelineno-11-22" name="__codelineno-11-22" href="#__codelineno-11-22"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span><span class="nv">$DESIGNWARE_HOME</span>/bin:<span class="nv">$PATH</span>
<a id="__codelineno-11-23" name="__codelineno-11-23" href="#__codelineno-11-23"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">VCS_HOME</span><span class="o">=</span>&lt;user_path&gt;/synopsys/vcsmx/S-2021.09-SP1/linux64/rhel
<a id="__codelineno-11-24" name="__codelineno-11-24" href="#__codelineno-11-24"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span><span class="nv">$VCS_HOME</span>/bin:<span class="nv">$PATH</span>
<a id="__codelineno-11-25" name="__codelineno-11-25" href="#__codelineno-11-25"></a>
<a id="__codelineno-11-26" name="__codelineno-11-26" href="#__codelineno-11-26"></a><span class="c1"># OPAE SDK release</span>
<a id="__codelineno-11-27" name="__codelineno-11-27" href="#__codelineno-11-27"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">OPAE_SDK_REPO_BRANCH</span><span class="o">=</span>release/2.5.0
<a id="__codelineno-11-28" name="__codelineno-11-28" href="#__codelineno-11-28"></a>
<a id="__codelineno-11-29" name="__codelineno-11-29" href="#__codelineno-11-29"></a><span class="c1"># The following environment variables are required for compiling the AFU examples. </span>
<a id="__codelineno-11-30" name="__codelineno-11-30" href="#__codelineno-11-30"></a>
<a id="__codelineno-11-31" name="__codelineno-11-31" href="#__codelineno-11-31"></a><span class="c1"># Location to clone the ofs-platform-afu-bbb repository which contains PIM files and AFU examples.</span>
<a id="__codelineno-11-32" name="__codelineno-11-32" href="#__codelineno-11-32"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">OFS_PLATFORM_AFU_BBB</span><span class="o">=</span><span class="nv">$OFS_BUILD_ROOT</span>/ofs-platform-afu-bbb
<a id="__codelineno-11-33" name="__codelineno-11-33" href="#__codelineno-11-33"></a>
<a id="__codelineno-11-34" name="__codelineno-11-34" href="#__codelineno-11-34"></a><span class="c1"># Location to clone the intel-fpga-bbb repository which contain infrastructure shims, AFU samples and tutorials.</span>
<a id="__codelineno-11-35" name="__codelineno-11-35" href="#__codelineno-11-35"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">FPGA_BBB_CCI_SRC</span><span class="o">=</span><span class="nv">$OFS_BUILD_ROOT</span>/intel-fpga-bbb<span class="w">  </span>
<a id="__codelineno-11-36" name="__codelineno-11-36" href="#__codelineno-11-36"></a>
<a id="__codelineno-11-37" name="__codelineno-11-37" href="#__codelineno-11-37"></a><span class="c1"># OPAE_PLATFORM_ROOT points to a release tree configured with the Platform Interface Manager (PIM).  </span>
<a id="__codelineno-11-38" name="__codelineno-11-38" href="#__codelineno-11-38"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">OPAE_PLATFORM_ROOT</span><span class="o">=</span><span class="nv">$OFS_ROOTDIR</span>/work_pr/pr_build_template
<a id="__codelineno-11-39" name="__codelineno-11-39" href="#__codelineno-11-39"></a>
<a id="__codelineno-11-40" name="__codelineno-11-40" href="#__codelineno-11-40"></a><span class="c1"># OPAE and MPF libraries must either be on the default linker search paths or on both LIBRARY_PATH and LD_LIBRARY_PATH.  </span>
<a id="__codelineno-11-41" name="__codelineno-11-41" href="#__codelineno-11-41"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">OPAE_LOC</span><span class="o">=</span>/usr
<a id="__codelineno-11-42" name="__codelineno-11-42" href="#__codelineno-11-42"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">LIBRARY_PATH</span><span class="o">=</span><span class="nv">$OPAE_LOC</span>/lib:<span class="nv">$LIBRARY_PATH</span>
<a id="__codelineno-11-43" name="__codelineno-11-43" href="#__codelineno-11-43"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">LD_LIBRARY_PATH</span><span class="o">=</span><span class="nv">$OPAE_LOC</span>/lib64:<span class="nv">$LD_LIBRARY_PATH</span>
<a id="__codelineno-11-44" name="__codelineno-11-44" href="#__codelineno-11-44"></a>
<a id="__codelineno-11-45" name="__codelineno-11-45" href="#__codelineno-11-45"></a><span class="c1"># Header files from OPAE and MPF must either be on the default compiler search paths or on both C_INCLUDE_PATH and CPLUS_INCLUDE_PATH.</span>
<a id="__codelineno-11-46" name="__codelineno-11-46" href="#__codelineno-11-46"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">C_INCLUDE_PATH</span><span class="o">=</span>/usr/src/debug/opae-2.5.0-3.el8.x86_64/tests/framework
</code></pre></div>
<h4 id="252-compiling-the-soc-attach-fim"><strong>2.5.2 Compiling the SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong><a class="headerlink" href="#252-compiling-the-soc-attach-fim" title="Permanent link">&para;</a></h4>
<p>The usage of the compile build script is shown below:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-12-1" name="__codelineno-12-1" href="#__codelineno-12-1"></a>Usage:<span class="w"> </span>./build_top.sh<span class="w"> </span><span class="o">[</span>-k<span class="o">]</span><span class="w"> </span><span class="o">[</span>-p<span class="o">]</span><span class="w"> </span><span class="o">[</span>--stage<span class="o">=</span>&lt;action&gt;<span class="o">]</span><span class="w"> </span>&lt;build<span class="w"> </span>target&gt;<span class="w"> </span><span class="o">[</span>&lt;work<span class="w"> </span>dir<span class="w"> </span>name&gt;<span class="o">]</span>
<a id="__codelineno-12-2" name="__codelineno-12-2" href="#__codelineno-12-2"></a>
<a id="__codelineno-12-3" name="__codelineno-12-3" href="#__codelineno-12-3"></a><span class="w">  </span>Build<span class="w"> </span>a<span class="w"> </span>FIM<span class="w"> </span>instance<span class="w"> </span>specified<span class="w"> </span>by<span class="w"> </span>&lt;build<span class="w"> </span>target&gt;.<span class="w"> </span>The<span class="w"> </span>target<span class="w"> </span>names
<a id="__codelineno-12-4" name="__codelineno-12-4" href="#__codelineno-12-4"></a><span class="w">  </span>an<span class="w"> </span>FPGA<span class="w"> </span>architecture,<span class="w"> </span>board<span class="w"> </span>and<span class="w"> </span>configuration.
<a id="__codelineno-12-5" name="__codelineno-12-5" href="#__codelineno-12-5"></a>
<a id="__codelineno-12-6" name="__codelineno-12-6" href="#__codelineno-12-6"></a><span class="w">  </span>The<span class="w"> </span>FIM<span class="w"> </span>is<span class="w"> </span>built<span class="w"> </span><span class="k">in</span><span class="w"> </span>&lt;work<span class="w"> </span>dir<span class="w"> </span>name&gt;.<span class="w"> </span>If<span class="w"> </span>not<span class="w"> </span>specified,<span class="w"> </span>the<span class="w"> </span>target<span class="w"> </span>is
<a id="__codelineno-12-7" name="__codelineno-12-7" href="#__codelineno-12-7"></a><span class="w">  </span><span class="si">${</span><span class="nv">OFS_ROOTDIR</span><span class="si">}</span>/work.
<a id="__codelineno-12-8" name="__codelineno-12-8" href="#__codelineno-12-8"></a>
<a id="__codelineno-12-9" name="__codelineno-12-9" href="#__codelineno-12-9"></a><span class="w">  </span>The<span class="w"> </span>-k<span class="w"> </span>option<span class="w"> </span>preserves<span class="w"> </span>and<span class="w"> </span>rebuilds<span class="w"> </span>within<span class="w"> </span>an<span class="w"> </span>existing<span class="w"> </span>work<span class="w"> </span>tree
<a id="__codelineno-12-10" name="__codelineno-12-10" href="#__codelineno-12-10"></a><span class="w">  </span>instead<span class="w"> </span>of<span class="w"> </span>overwriting<span class="w"> </span>it.
<a id="__codelineno-12-11" name="__codelineno-12-11" href="#__codelineno-12-11"></a>
<a id="__codelineno-12-12" name="__codelineno-12-12" href="#__codelineno-12-12"></a><span class="w">  </span>When<span class="w"> </span>-p<span class="w"> </span>is<span class="w"> </span><span class="nb">set</span><span class="w"> </span>and<span class="w"> </span>the<span class="w"> </span>FIM<span class="w"> </span>supports<span class="w"> </span>partial<span class="w"> </span>reconfiguration,<span class="w"> </span>a<span class="w"> </span>PR
<a id="__codelineno-12-13" name="__codelineno-12-13" href="#__codelineno-12-13"></a><span class="w">  </span>template<span class="w"> </span>tree<span class="w"> </span>is<span class="w"> </span>generated<span class="w"> </span>at<span class="w"> </span>the<span class="w"> </span>end<span class="w"> </span>of<span class="w"> </span>the<span class="w"> </span>FIM<span class="w"> </span>build.<span class="w"> </span>The<span class="w"> </span>PR<span class="w"> </span>template
<a id="__codelineno-12-14" name="__codelineno-12-14" href="#__codelineno-12-14"></a><span class="w">  </span>tree<span class="w"> </span>is<span class="w"> </span>located<span class="w"> </span><span class="k">in</span><span class="w"> </span>the<span class="w"> </span>top<span class="w"> </span>of<span class="w"> </span>the<span class="w"> </span>work<span class="w"> </span>directory<span class="w"> </span>but<span class="w"> </span>is<span class="w"> </span>relocatable
<a id="__codelineno-12-15" name="__codelineno-12-15" href="#__codelineno-12-15"></a><span class="w">  </span>and<span class="w"> </span>uses<span class="w"> </span>only<span class="w"> </span>relative<span class="w"> </span>paths.<span class="w"> </span>See<span class="w"> </span>syn/common/scripts/generate_pr_release.sh
<a id="__codelineno-12-16" name="__codelineno-12-16" href="#__codelineno-12-16"></a><span class="w">  </span><span class="k">for</span><span class="w"> </span>details.
<a id="__codelineno-12-17" name="__codelineno-12-17" href="#__codelineno-12-17"></a>
<a id="__codelineno-12-18" name="__codelineno-12-18" href="#__codelineno-12-18"></a><span class="w">  </span>The<span class="w"> </span>--stage<span class="w"> </span>option<span class="w"> </span>controls<span class="w"> </span>which<span class="w"> </span>portion<span class="w"> </span>of<span class="w"> </span>the<span class="w"> </span>OFS<span class="w"> </span>build<span class="w"> </span>is<span class="w"> </span>run:
<a id="__codelineno-12-19" name="__codelineno-12-19" href="#__codelineno-12-19"></a><span class="w">    </span>all<span class="w">     </span>-<span class="w"> </span>Run<span class="w"> </span>all<span class="w"> </span>build<span class="w"> </span>stages<span class="w"> </span><span class="o">(</span>default<span class="o">)</span>.
<a id="__codelineno-12-20" name="__codelineno-12-20" href="#__codelineno-12-20"></a><span class="w">    </span>setup<span class="w">   </span>-<span class="w"> </span>Initialize<span class="w"> </span>a<span class="w"> </span>project<span class="w"> </span><span class="k">in</span><span class="w"> </span>the<span class="w"> </span>work<span class="w"> </span>directory.
<a id="__codelineno-12-21" name="__codelineno-12-21" href="#__codelineno-12-21"></a><span class="w">    </span>compile<span class="w"> </span>-<span class="w"> </span>Run<span class="w"> </span>the<span class="w"> </span>Quartus<span class="w"> </span>compilation<span class="w"> </span>flow<span class="w"> </span>on<span class="w"> </span>a<span class="w"> </span>project<span class="w"> </span>that<span class="w"> </span>was<span class="w"> </span>already
<a id="__codelineno-12-22" name="__codelineno-12-22" href="#__codelineno-12-22"></a><span class="w">              </span>initialized<span class="w"> </span>with<span class="w"> </span><span class="s2">&quot;setup&quot;</span>.
<a id="__codelineno-12-23" name="__codelineno-12-23" href="#__codelineno-12-23"></a><span class="w">    </span>finish<span class="w">  </span>-<span class="w"> </span>Complete<span class="w"> </span>OFS<span class="w"> </span>post-compilation<span class="w"> </span>tasks,<span class="w"> </span>such<span class="w"> </span>as<span class="w"> </span>generating<span class="w"> </span>flash
<a id="__codelineno-12-24" name="__codelineno-12-24" href="#__codelineno-12-24"></a><span class="w">              </span>images<span class="w"> </span>and,<span class="w"> </span><span class="k">if</span><span class="w"> </span>-p<span class="w"> </span>is<span class="w"> </span>set,<span class="w"> </span>generating<span class="w"> </span>a<span class="w"> </span>release.
<a id="__codelineno-12-25" name="__codelineno-12-25" href="#__codelineno-12-25"></a>
<a id="__codelineno-12-26" name="__codelineno-12-26" href="#__codelineno-12-26"></a><span class="w">  </span>The<span class="w"> </span>-e<span class="w"> </span>option<span class="w"> </span>runs<span class="w"> </span>only<span class="w"> </span>Quartus<span class="w"> </span>analysis<span class="w"> </span>and<span class="w"> </span>elaboration.<span class="w"> </span>It<span class="w"> </span>completes<span class="w"> </span>the
<a id="__codelineno-12-27" name="__codelineno-12-27" href="#__codelineno-12-27"></a><span class="w">  </span><span class="s2">&quot;setup&quot;</span><span class="w"> </span>stage,<span class="w"> </span>passes<span class="w"> </span><span class="s2">&quot;-end synthesis&quot;</span><span class="w"> </span>to<span class="w"> </span>the<span class="w"> </span>Quartus<span class="w"> </span>compilation<span class="w"> </span>flow
<a id="__codelineno-12-28" name="__codelineno-12-28" href="#__codelineno-12-28"></a><span class="w">  </span>and<span class="w"> </span>exits<span class="w"> </span>without<span class="w"> </span>running<span class="w"> </span>the<span class="w"> </span><span class="s2">&quot;finish&quot;</span><span class="w"> </span>stage.
</code></pre></div>
<p>The next example command, builds the SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> for the Intel IPU Platform F2000X-PL and generates the relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> build-tree in <code>$OFS_ROOTDIR/work_pr/pr_build_template</code>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-13-1" name="__codelineno-13-1" href="#__codelineno-13-1"></a><span class="c1"># Build the provided base example design:</span>
<a id="__codelineno-13-2" name="__codelineno-13-2" href="#__codelineno-13-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
<a id="__codelineno-13-3" name="__codelineno-13-3" href="#__codelineno-13-3"></a>
<a id="__codelineno-13-4" name="__codelineno-13-4" href="#__codelineno-13-4"></a>$<span class="w"> </span>ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>f2000x<span class="w"> </span>work_pr
<a id="__codelineno-13-5" name="__codelineno-13-5" href="#__codelineno-13-5"></a>
<a id="__codelineno-13-6" name="__codelineno-13-6" href="#__codelineno-13-6"></a>
<a id="__codelineno-13-7" name="__codelineno-13-7" href="#__codelineno-13-7"></a><span class="w">  </span>...<span class="w"> </span>build<span class="w"> </span>takes<span class="w"> </span>~5<span class="w"> </span>hours<span class="w"> </span>to<span class="w"> </span><span class="nb">complete</span>
<a id="__codelineno-13-8" name="__codelineno-13-8" href="#__codelineno-13-8"></a>
<a id="__codelineno-13-9" name="__codelineno-13-9" href="#__codelineno-13-9"></a>Compile<span class="w"> </span>work<span class="w"> </span>directory:<span class="w">     </span>&lt;<span class="nv">$OFS_ROOTDIR</span>&gt;/work_pr/syn/syn_top
<a id="__codelineno-13-10" name="__codelineno-13-10" href="#__codelineno-13-10"></a>Compile<span class="w"> </span>artifact<span class="w"> </span>directory:<span class="w"> </span>&lt;<span class="nv">$OFS_ROOTDIR</span>&gt;/work_pr/syn/syn_top/output_files
<a id="__codelineno-13-11" name="__codelineno-13-11" href="#__codelineno-13-11"></a>
<a id="__codelineno-13-12" name="__codelineno-13-12" href="#__codelineno-13-12"></a>
<a id="__codelineno-13-13" name="__codelineno-13-13" href="#__codelineno-13-13"></a>***********************************
<a id="__codelineno-13-14" name="__codelineno-13-14" href="#__codelineno-13-14"></a>***
<a id="__codelineno-13-15" name="__codelineno-13-15" href="#__codelineno-13-15"></a>***<span class="w">        </span>OFS_PROJECT:<span class="w"> </span>f2000x
<a id="__codelineno-13-16" name="__codelineno-13-16" href="#__codelineno-13-16"></a>***<span class="w">        </span>OFS_FIM:<span class="w"> </span>base
<a id="__codelineno-13-17" name="__codelineno-13-17" href="#__codelineno-13-17"></a>***<span class="w">        </span>OFS_BOARD:<span class="w"> </span>adp
<a id="__codelineno-13-18" name="__codelineno-13-18" href="#__codelineno-13-18"></a>***<span class="w">        </span>Q_PROJECT:<span class="w">  </span>ofs_top
<a id="__codelineno-13-19" name="__codelineno-13-19" href="#__codelineno-13-19"></a>***<span class="w">        </span>Q_REVISION:<span class="w"> </span>ofs_top
<a id="__codelineno-13-20" name="__codelineno-13-20" href="#__codelineno-13-20"></a>***<span class="w">        </span>SEED:<span class="w"> </span>XXX
<a id="__codelineno-13-21" name="__codelineno-13-21" href="#__codelineno-13-21"></a>***<span class="w">        </span>Build<span class="w"> </span>Complete
<a id="__codelineno-13-22" name="__codelineno-13-22" href="#__codelineno-13-22"></a>***<span class="w">        </span>Timing<span class="w"> </span>Passed!
<a id="__codelineno-13-23" name="__codelineno-13-23" href="#__codelineno-13-23"></a>***
<a id="__codelineno-13-24" name="__codelineno-13-24" href="#__codelineno-13-24"></a>***********************************
</code></pre></div>
<p>The build script copies the <code>ipss</code>, <code>sim</code>, <code>src</code> and <code>syn</code> directories to the specified work directory and then these copied files are used in the Quartus compilation process. The build reports and FPGA programming files are stored under <code>&lt;work_dir&gt;/syn/syn_top/output_files</code>. The directory <code>.../output_files/timing_report</code> contains the clocks reports, failing paths, and passing margin reports.</p>
<p>The build script will run PACSign (if installed) and create unsigned FPGA programming files for user1 and user2 locations of the Intel IPU Platform F2000X-PL, FPGA flash. Please note if the Intel IPU Platform F2000X-PL has the root entry hash key loaded, then PACsign must be run to add the proper key to the FPGA binary file.</p>
<p>The following table provides a detailed description of the generated *.bin output files.</p>
<table>
<thead>
<tr>
<th>File</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ofs_top[_hps].bin</td>
<td>This is an intermediate, raw binary file. This intermediate raw binary file is produced by taking the Quartus generated <em>.sof file, convertint it to</em>.pof using quartus_pfg, then converting the <em>.pof to</em>.hexout using quartus_cpf, and finally converting the <em>.hexout to</em>.bin using objcopy. Depending on whether the FPGA design contains an HPS block, a different file will be generated. <br /><br /><strong>ofs_top.bin</strong> - Raw binary image of the FPGA generated if there is no HPS present in the design. <br /><strong>ofs_top_hps.bin</strong> - Raw binary image of the FPGA generated if there is an HPS present in the design.</td>
</tr>
<tr>
<td>ofs_top_page1_unsigned_user1.bin</td>
<td>This is the unsigned FPGA binary image generated by the PACSign utility for the User1 Image. This file is used to load the FPGA flash User1 Image using the fpgasupdate tool.</td>
</tr>
<tr>
<td>ofs_top_page1_user1.bin</td>
<td>This is an input file to PACSign to generate <strong>ofs_top_page1_unsigned_user1.bin</strong>. This file is created by taking the ofs_top_[hps].bin file and assigning the User1 or appending factory block information.</td>
</tr>
<tr>
<td>ofs_top_page2_unsigned_user2.bin</td>
<td>This is the unsigned FPGA binary image generated by the PACSign utility for the User2 Image. This file is used to load the FPGA flash User2 Image using the fpgasupdate tool.</td>
</tr>
<tr>
<td>ofs_top_page2_user2.bin</td>
<td>This is an input file to PACSign to generate <strong>ofs_top_page2_unsigned_user2.bin</strong>. This file is created by taking the ofs_top_[hps].bin file and assigning the User2 or appending factory block information.</td>
</tr>
</tbody>
</table>
<h4 id="253-compiling-the-fim-in-preparation-for-designing-your-afu"><strong>2.5.3. Compiling the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> in preparation for designing your <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></strong><a class="headerlink" href="#253-compiling-the-fim-in-preparation-for-designing-your-afu" title="Permanent link">&para;</a></h4>
<p>To test the functionality and capabilities of <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>, the default FIMs integrate the following traffic generators: hssi, memory, memory-traffic-generator, and loopback.</p>
<p>To save the FPGA area, the default host exercisers in the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> can be replaced by a lightweight "he_null" block during compile time. Specify which host exercisers to replace in the <strong>target_configuration</strong> option provided to the build_top.sh script.</p>
<p>The options supported are <code>null_he_lb</code>, <code>null_he_hssi</code>, <code>null_he_mem</code> and <code>null_he_mem_tg</code>. All options or any subset of these are supported by the build_top.sh script. To compile a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> for minimal area consumption execute the following command.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-14-1" name="__codelineno-14-1" href="#__codelineno-14-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
<a id="__codelineno-14-2" name="__codelineno-14-2" href="#__codelineno-14-2"></a>$<span class="w"> </span>ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>f2000x:null_he,null_he_hssi,null_he_mem,null_he_mem_tg<span class="w"> </span>work_null_he
</code></pre></div>
<p>A few important points to keep in mind.</p>
<p>* <strong>he_null</strong> is a minimal block with registers that responds to PCIe <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> request. <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> responses are required to keep PCIe alive (the end-points enabled in PCIe-SS need to service downstream requests).</p>
<p>* If an exerciser with other I/O connections such has <strong>he_mem</strong> or <strong>he_hssi</strong> is replaced, then those I/O ports are simply tied off.</p>
<p>* Finer grain control is provided since the user may just turn off the exercisers in Static region to save area. </p>
<h4 id="254-load-the-fim-into-the-flash-of-the-intel-ipu-platform-f2000x-pl"><strong>2.5.4. Load the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> into the Flash of the Intel IPU Platform F2000X-PL</strong><a class="headerlink" href="#254-load-the-fim-into-the-flash-of-the-intel-ipu-platform-f2000x-pl" title="Permanent link">&para;</a></h4>
<p>In this step, you will load the previously compiled SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> binary into the flash of the Intel IPU Platform F2000X-PL board. AFUs developed in this guide using the SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> and the generated build-tree will be compatible with the image loaded on the Intel IPU Platform F2000X-PL board.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-15-1" name="__codelineno-15-1" href="#__codelineno-15-1"></a><span class="c1"># On Development Host</span>
<a id="__codelineno-15-2" name="__codelineno-15-2" href="#__codelineno-15-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/work_pr/syn/syn_top/output_files
<a id="__codelineno-15-3" name="__codelineno-15-3" href="#__codelineno-15-3"></a><span class="c1"># Copy FIM files to SoC</span>
<a id="__codelineno-15-4" name="__codelineno-15-4" href="#__codelineno-15-4"></a>$<span class="w"> </span>scp<span class="w"> </span>ofs_top_page1_unsigned_user1.bin<span class="w"> </span>&lt;user&gt;@&lt;SoC<span class="w"> </span>IP<span class="w"> </span>address&gt;:&lt;/remote/directory&gt;
<a id="__codelineno-15-5" name="__codelineno-15-5" href="#__codelineno-15-5"></a>$<span class="w"> </span>scp<span class="w"> </span>ofs_top_page2_unsigned_user2.bin<span class="w"> </span>&lt;user&gt;@&lt;SoC<span class="w"> </span>IP<span class="w"> </span>address&gt;:&lt;/remote/directory&gt;
</code></pre></div>
<div class="highlight"><pre><span></span><code><a id="__codelineno-16-1" name="__codelineno-16-1" href="#__codelineno-16-1"></a><span class="c1"># On SoC</span>
<a id="__codelineno-16-2" name="__codelineno-16-2" href="#__codelineno-16-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>&lt;/remote/directory&gt;
<a id="__codelineno-16-3" name="__codelineno-16-3" href="#__codelineno-16-3"></a>$<span class="w"> </span>fpgasupdate<span class="w"> </span>ofs_top_page1_unsigned_user1.bin<span class="w"> </span>&lt;F2000x<span class="w"> </span>SKU2<span class="w"> </span>PCIe<span class="w"> </span>b:d.f&gt;
<a id="__codelineno-16-4" name="__codelineno-16-4" href="#__codelineno-16-4"></a>$<span class="w"> </span>fpgasupdate<span class="w"> </span>ofs_top_page2_unsigned_user2.bin<span class="w"> </span>&lt;F2000x<span class="w"> </span>SKU2<span class="w"> </span>PCIe<span class="w"> </span>b:d.f&gt;
<a id="__codelineno-16-5" name="__codelineno-16-5" href="#__codelineno-16-5"></a>$<span class="w"> </span>rsu<span class="w"> </span>fpga<span class="w"> </span>--page<span class="o">=</span>user1<span class="w"> </span>&lt;F2000x<span class="w"> </span>SKU2<span class="w"> </span>PCIe<span class="w"> </span>b:d.f&gt;
</code></pre></div>
<h2 id="3-compiling-an-afu"><strong>3. Compiling an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></strong><a class="headerlink" href="#3-compiling-an-afu" title="Permanent link">&para;</a></h2>
<p>In this section, you will use the relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> build-tree created in the previous steps from the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> to compile an example <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>-based <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>. This section will be developed around the <code>host_chan_mmio</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> example to showcase the synthesis of a <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>-based <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>.</p>
<p>The <code>$OFS_PLATFORM_AFU_BBB/plat_if_tests/host_chan_mmio</code> is a simple example demonstrating both hardware and software access to an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>. The <code>host_chan_mmio</code> example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> consists of the following files.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-17-1" name="__codelineno-17-1" href="#__codelineno-17-1"></a>host_chan_mmio
<a id="__codelineno-17-2" name="__codelineno-17-2" href="#__codelineno-17-2"></a>├──<span class="w"> </span>hw
<a id="__codelineno-17-3" name="__codelineno-17-3" href="#__codelineno-17-3"></a>│<span class="w">   </span>└──<span class="w"> </span>rtl
<a id="__codelineno-17-4" name="__codelineno-17-4" href="#__codelineno-17-4"></a>│<span class="w">       </span>├──<span class="w"> </span>avalon
<a id="__codelineno-17-5" name="__codelineno-17-5" href="#__codelineno-17-5"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>afu_avalon512.sv
<a id="__codelineno-17-6" name="__codelineno-17-6" href="#__codelineno-17-6"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>afu_avalon.sv
<a id="__codelineno-17-7" name="__codelineno-17-7" href="#__codelineno-17-7"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>ofs_plat_afu_avalon512.sv
<a id="__codelineno-17-8" name="__codelineno-17-8" href="#__codelineno-17-8"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>ofs_plat_afu_avalon_from_ccip.sv
<a id="__codelineno-17-9" name="__codelineno-17-9" href="#__codelineno-17-9"></a>│<span class="w">       </span>│<span class="w">   </span>└──<span class="w"> </span>ofs_plat_afu_avalon.sv
<a id="__codelineno-17-10" name="__codelineno-17-10" href="#__codelineno-17-10"></a>│<span class="w">       </span>├──<span class="w"> </span>axi
<a id="__codelineno-17-11" name="__codelineno-17-11" href="#__codelineno-17-11"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>afu_axi512.sv
<a id="__codelineno-17-12" name="__codelineno-17-12" href="#__codelineno-17-12"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>afu_axi.sv
<a id="__codelineno-17-13" name="__codelineno-17-13" href="#__codelineno-17-13"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>ofs_plat_afu_axi512.sv
<a id="__codelineno-17-14" name="__codelineno-17-14" href="#__codelineno-17-14"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>ofs_plat_afu_axi_from_ccip.sv
<a id="__codelineno-17-15" name="__codelineno-17-15" href="#__codelineno-17-15"></a>│<span class="w">       </span>│<span class="w">   </span>└──<span class="w"> </span>ofs_plat_afu_axi.sv
<a id="__codelineno-17-16" name="__codelineno-17-16" href="#__codelineno-17-16"></a>│<span class="w">       </span>├──<span class="w"> </span>host_chan_mmio.json
<a id="__codelineno-17-17" name="__codelineno-17-17" href="#__codelineno-17-17"></a>│<span class="w">       </span>├──<span class="w"> </span>test_mmio_avalon0_from_ccip.txt
<a id="__codelineno-17-18" name="__codelineno-17-18" href="#__codelineno-17-18"></a>│<span class="w">       </span>├──<span class="w"> </span>test_mmio_avalon1.txt
<a id="__codelineno-17-19" name="__codelineno-17-19" href="#__codelineno-17-19"></a>│<span class="w">       </span>├──<span class="w"> </span>test_mmio_avalon2_512rw.txt
<a id="__codelineno-17-20" name="__codelineno-17-20" href="#__codelineno-17-20"></a>│<span class="w">       </span>├──<span class="w"> </span>test_mmio_axi0_from_ccip.txt
<a id="__codelineno-17-21" name="__codelineno-17-21" href="#__codelineno-17-21"></a>│<span class="w">       </span>├──<span class="w"> </span>test_mmio_axi1.txt
<a id="__codelineno-17-22" name="__codelineno-17-22" href="#__codelineno-17-22"></a>│<span class="w">       </span>└──<span class="w"> </span>test_mmio_axi2_512rw.txt
<a id="__codelineno-17-23" name="__codelineno-17-23" href="#__codelineno-17-23"></a>└──<span class="w"> </span>sw
<a id="__codelineno-17-24" name="__codelineno-17-24" href="#__codelineno-17-24"></a><span class="w">    </span>├──<span class="w"> </span>main.c
<a id="__codelineno-17-25" name="__codelineno-17-25" href="#__codelineno-17-25"></a><span class="w">    </span>├──<span class="w"> </span>Makefile
</code></pre></div>
<p>This example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> contains examples using both Avalon and AXI interfaces. The hw directory contains the RTL to implement the hardware functionality using Avalon and AXI interfaces. However, this guide will use the AXI version of the <code>host_chan_mmio</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> to go through the compilation steps. The sw directory of the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> contains the source code of the host application that communicates with the actual <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> hardware.</p>
<p>The build steps presented below demonstrate the ease in building and running an actual <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> on the Intel IPU Platform F2000X-PL board. To successfully execute the instructions in this section, you must have set up your development environment and compiled the SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> as instructed in section 2 of this document.</p>
<p>Additionally, you need to set the <code>OPAE_PLATFORM_ROOT</code> environment variable to the path where the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> build-tree was generated during the SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> compilation through the [-p] switch.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-18-1" name="__codelineno-18-1" href="#__codelineno-18-1"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">OPAE_PLATFORM_ROOT</span><span class="o">=</span><span class="nv">$OFS_ROOTDIR</span>/work_pr/pr_build_template
</code></pre></div>
<h3 id="31-create-the-afu-synthesis-environment"><strong>3.1. Create the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Synthesis Environment</strong><a class="headerlink" href="#31-create-the-afu-synthesis-environment" title="Permanent link">&para;</a></h3>
<p>Here, you will create the synthesis environment to build the <code>host_chan_mmio</code> example. For this task, the <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr> flow provides the script <code>afu_synth_setup</code>. See how to use it below.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-19-1" name="__codelineno-19-1" href="#__codelineno-19-1"></a>usage: afu_synth_setup [-h] -s SOURCES [-p PLATFORM] [-l LIB] [-f] dst
<a id="__codelineno-19-2" name="__codelineno-19-2" href="#__codelineno-19-2"></a>
<a id="__codelineno-19-3" name="__codelineno-19-3" href="#__codelineno-19-3"></a>Generate a Quartus build environment for an AFU. A build environment is
<a id="__codelineno-19-4" name="__codelineno-19-4" href="#__codelineno-19-4"></a>instantiated from a release and then configured for the specified AFU. AFU
<a id="__codelineno-19-5" name="__codelineno-19-5" href="#__codelineno-19-5"></a>source files are specified in a text file that is parsed by rtl_src_config,
<a id="__codelineno-19-6" name="__codelineno-19-6" href="#__codelineno-19-6"></a>which is part of the OPAE base environment.
<a id="__codelineno-19-7" name="__codelineno-19-7" href="#__codelineno-19-7"></a>
<a id="__codelineno-19-8" name="__codelineno-19-8" href="#__codelineno-19-8"></a>positional arguments:
<a id="__codelineno-19-9" name="__codelineno-19-9" href="#__codelineno-19-9"></a>  dst                   Target directory path (directory must not exist).
<a id="__codelineno-19-10" name="__codelineno-19-10" href="#__codelineno-19-10"></a>
<a id="__codelineno-19-11" name="__codelineno-19-11" href="#__codelineno-19-11"></a>optional arguments:
<a id="__codelineno-19-12" name="__codelineno-19-12" href="#__codelineno-19-12"></a>  -h, --help            show this help message and exit
<a id="__codelineno-19-13" name="__codelineno-19-13" href="#__codelineno-19-13"></a>  -s SOURCES, --sources SOURCES
<a id="__codelineno-19-14" name="__codelineno-19-14" href="#__codelineno-19-14"></a>                        AFU source specification file that will be passed to
<a id="__codelineno-19-15" name="__codelineno-19-15" href="#__codelineno-19-15"></a>                        rtl_src_config. See &quot;rtl_src_config --help&quot; for the
<a id="__codelineno-19-16" name="__codelineno-19-16" href="#__codelineno-19-16"></a>                        file&#39;s syntax. rtl_src_config translates the source
<a id="__codelineno-19-17" name="__codelineno-19-17" href="#__codelineno-19-17"></a>                        list into either Quartus or RTL simulator syntax.
<a id="__codelineno-19-18" name="__codelineno-19-18" href="#__codelineno-19-18"></a>  -p PLATFORM, --platform PLATFORM
<a id="__codelineno-19-19" name="__codelineno-19-19" href="#__codelineno-19-19"></a>                        FPGA platform name.
<a id="__codelineno-19-20" name="__codelineno-19-20" href="#__codelineno-19-20"></a>  -l LIB, --lib LIB     FPGA platform release hw/lib directory. If not
<a id="__codelineno-19-21" name="__codelineno-19-21" href="#__codelineno-19-21"></a>                        specified, the environment variables OPAE_FPGA_HW_LIB
<a id="__codelineno-19-22" name="__codelineno-19-22" href="#__codelineno-19-22"></a>                        and then BBS_LIB_PATH are checked.
<a id="__codelineno-19-23" name="__codelineno-19-23" href="#__codelineno-19-23"></a>  -f, --force           Overwrite target directory if it exists.
</code></pre></div>
<p>Execute <code>afu_synth_setup</code> as follows to create the synthesis environment for a <code>host_chan_mmio</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> that fits the SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> previously constructed.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-20-1" name="__codelineno-20-1" href="#__codelineno-20-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_PLATFORM_AFU_BBB</span>/plat_if_tests/host_chan_mmio
<a id="__codelineno-20-2" name="__codelineno-20-2" href="#__codelineno-20-2"></a>
<a id="__codelineno-20-3" name="__codelineno-20-3" href="#__codelineno-20-3"></a>$<span class="w"> </span>mkdir<span class="w"> </span>-p<span class="w"> </span><span class="nv">$OFS_PLATFORM_AFU_BBB</span>/plat_if_tests/host_chan_mmio/f2000x
<a id="__codelineno-20-4" name="__codelineno-20-4" href="#__codelineno-20-4"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_PLATFORM_AFU_BBB</span>/plat_if_tests/host_chan_mmio/f2000x
<a id="__codelineno-20-5" name="__codelineno-20-5" href="#__codelineno-20-5"></a>$<span class="w"> </span>afu_synth_setup<span class="w"> </span>-s<span class="w"> </span><span class="nv">$OFS_PLATFORM_AFU_BBB</span>/plat_if_tests/host_chan_mmio/hw/rtl/test_mmio_axi1.txt<span class="w"> </span>hardware
<a id="__codelineno-20-6" name="__codelineno-20-6" href="#__codelineno-20-6"></a>
<a id="__codelineno-20-7" name="__codelineno-20-7" href="#__codelineno-20-7"></a>
<a id="__codelineno-20-8" name="__codelineno-20-8" href="#__codelineno-20-8"></a>Now,<span class="w"> </span>move<span class="w"> </span>into<span class="w"> </span>the<span class="w"> </span>synthesis<span class="w"> </span>environment<span class="w"> </span><span class="sb">```</span>hardware<span class="sb">```</span><span class="w"> </span>directory<span class="w"> </span>just<span class="w"> </span>created.<span class="w"> </span>From<span class="w"> </span>there,<span class="w"> </span>execute<span class="w"> </span>the<span class="w"> </span><span class="sb">```</span>afu_synth<span class="sb">```</span><span class="w"> </span>command.<span class="w"> </span>The<span class="w"> </span>successful<span class="w"> </span>completion<span class="w"> </span>of<span class="w"> </span>the<span class="w"> </span><span class="nb">command</span><span class="w"> </span>will<span class="w"> </span>produce<span class="w"> </span>the<span class="w"> </span><span class="sb">```</span>host_chan_mmio.gbs<span class="sb">```</span><span class="w"> </span>file<span class="w"> </span>under<span class="w"> </span>the<span class="w"> </span>synthesis<span class="w"> </span>environment<span class="w"> </span>directory,<span class="w"> </span><span class="sb">```</span><span class="nv">$OFS_PLATFORM_AFU_BBB</span>/plat_if_tests/host_chan_mmio/f2000x/hardware<span class="sb">```</span>.
<a id="__codelineno-20-9" name="__codelineno-20-9" href="#__codelineno-20-9"></a>
<a id="__codelineno-20-10" name="__codelineno-20-10" href="#__codelineno-20-10"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>hardware
<a id="__codelineno-20-11" name="__codelineno-20-11" href="#__codelineno-20-11"></a>$<span class="w"> </span><span class="nv">$OPAE_PLATFORM_ROOT</span>/bin/afu_synth
<a id="__codelineno-20-12" name="__codelineno-20-12" href="#__codelineno-20-12"></a>Compiling<span class="w"> </span>ofs_top<span class="w"> </span>ofs_pr_afu
<a id="__codelineno-20-13" name="__codelineno-20-13" href="#__codelineno-20-13"></a>Generating<span class="w"> </span>host_chan_mmio.gbs
<a id="__codelineno-20-14" name="__codelineno-20-14" href="#__codelineno-20-14"></a><span class="o">==================================</span>
<a id="__codelineno-20-15" name="__codelineno-20-15" href="#__codelineno-20-15"></a>...
<a id="__codelineno-20-16" name="__codelineno-20-16" href="#__codelineno-20-16"></a>...
<a id="__codelineno-20-17" name="__codelineno-20-17" href="#__codelineno-20-17"></a><span class="o">===========================================================================</span>
<a id="__codelineno-20-18" name="__codelineno-20-18" href="#__codelineno-20-18"></a><span class="w"> </span>PR<span class="w"> </span>AFU<span class="w"> </span>compilation<span class="w"> </span><span class="nb">complete</span>
<a id="__codelineno-20-19" name="__codelineno-20-19" href="#__codelineno-20-19"></a><span class="w"> </span>AFU<span class="w"> </span>gbs<span class="w"> </span>file<span class="w"> </span>is<span class="w"> </span><span class="s1">&#39;host_chan_mmio.gbs&#39;</span>
<a id="__codelineno-20-20" name="__codelineno-20-20" href="#__codelineno-20-20"></a><span class="w"> </span>Design<span class="w"> </span>meets<span class="w"> </span><span class="nv">timing</span>
<a id="__codelineno-20-21" name="__codelineno-20-21" href="#__codelineno-20-21"></a><span class="o">===========================================================================</span>
</code></pre></div>
<p>The previous output indicates the successful compilation of the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> and the compliance with the timing requirements. Analyze the reports generated in case the design does not meet timing. The timing reports are stored in the directory, <code>$OFS_PLATFORM_AFU_BBB/plat_if_tests/host_chan_mmio/f2000x/hardware/build/syn/syn_top/output_files/timing_report</code>.</p>
<h3 id="32-loading-and-running-host_chan_mmio-example-afu"><strong>3.2. Loading and Running host_chan_mmio example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></strong><a class="headerlink" href="#32-loading-and-running-host_chan_mmio-example-afu" title="Permanent link">&para;</a></h3>
<p>Once the compilation finishes successfully, load the new <code>host_chan_mmio.gbs</code> bitstream file into the partial reconfiguration region of the target Intel IPU Platform F2000X-PL board. Keep in mind, that the loaded image is dynamic - this image is not stored in flash and if the card is power cycled, then the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region is re-loaded with the default <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>.</p>
<p>To load the image, perform the following steps:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-21-1" name="__codelineno-21-1" href="#__codelineno-21-1"></a><span class="c1"># On Development Host</span>
<a id="__codelineno-21-2" name="__codelineno-21-2" href="#__codelineno-21-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_PLATFORM_AFU_BBB</span>/plat_if_tests/host_chan_mmio/f2000x/base/hardware
<a id="__codelineno-21-3" name="__codelineno-21-3" href="#__codelineno-21-3"></a><span class="c1"># Copy FIM files to SoC</span>
<a id="__codelineno-21-4" name="__codelineno-21-4" href="#__codelineno-21-4"></a>$<span class="w"> </span>scp<span class="w"> </span>host_chan_mmio.gbs<span class="w"> </span>&lt;user&gt;@&lt;SoC<span class="w"> </span>IP<span class="w"> </span>address&gt;:&lt;/remote/directory&gt;
</code></pre></div>
<div class="highlight"><pre><span></span><code><a id="__codelineno-22-1" name="__codelineno-22-1" href="#__codelineno-22-1"></a><span class="c1"># On SoC</span>
<a id="__codelineno-22-2" name="__codelineno-22-2" href="#__codelineno-22-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>&lt;/remote/directory&gt;
<a id="__codelineno-22-3" name="__codelineno-22-3" href="#__codelineno-22-3"></a>$<span class="w"> </span>fpgasupdate<span class="w"> </span>host_chan_mmio.gbs<span class="w"> </span>&lt;F2000x<span class="w"> </span>SKU2<span class="w"> </span>PCIe<span class="w"> </span>b:d.f&gt;<span class="w"> </span>
<a id="__codelineno-22-4" name="__codelineno-22-4" href="#__codelineno-22-4"></a><span class="o">[</span><span class="m">2022</span>-04-15<span class="w"> </span><span class="m">20</span>:22:18.85<span class="o">]</span><span class="w"> </span><span class="o">[</span>WARNING<span class="w"> </span><span class="o">]</span><span class="w"> </span>Update<span class="w"> </span>starting.<span class="w"> </span>Please<span class="w"> </span><span class="k">do</span><span class="w"> </span>not<span class="w"> </span>interrupt.
<a id="__codelineno-22-5" name="__codelineno-22-5" href="#__codelineno-22-5"></a><span class="o">[</span><span class="m">2022</span>-04-15<span class="w"> </span><span class="m">20</span>:22:19.75<span class="o">]</span><span class="w"> </span><span class="o">[</span>INFO<span class="w">    </span><span class="o">]</span><span class="w"> </span>
<a id="__codelineno-22-6" name="__codelineno-22-6" href="#__codelineno-22-6"></a>Partial<span class="w"> </span>Reconfiguration<span class="w"> </span>OK
<a id="__codelineno-22-7" name="__codelineno-22-7" href="#__codelineno-22-7"></a><span class="o">[</span><span class="m">2022</span>-04-15<span class="w"> </span><span class="m">20</span>:22:19.75<span class="o">]</span><span class="w"> </span><span class="o">[</span>INFO<span class="w">    </span><span class="o">]</span><span class="w"> </span>Total<span class="w"> </span>time:<span class="w"> </span><span class="m">0</span>:00:00.90
</code></pre></div>
<p>Set up your board to work with the newly loaded <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-23-1" name="__codelineno-23-1" href="#__codelineno-23-1"></a><span class="c1"># For the following example, the F2000x SKU2 PCIe b:d.f is assumed to be 15:00.0,</span>
<a id="__codelineno-23-2" name="__codelineno-23-2" href="#__codelineno-23-2"></a><span class="c1"># however this may be different in your system</span>
<a id="__codelineno-23-3" name="__codelineno-23-3" href="#__codelineno-23-3"></a>
<a id="__codelineno-23-4" name="__codelineno-23-4" href="#__codelineno-23-4"></a><span class="c1"># Create the Virtual Functions (VFs):</span>
<a id="__codelineno-23-5" name="__codelineno-23-5" href="#__codelineno-23-5"></a>$<span class="w"> </span>pci_device<span class="w"> </span><span class="m">15</span>:00.0<span class="w"> </span>vf<span class="w"> </span><span class="m">3</span>
<a id="__codelineno-23-6" name="__codelineno-23-6" href="#__codelineno-23-6"></a>
<a id="__codelineno-23-7" name="__codelineno-23-7" href="#__codelineno-23-7"></a><span class="c1"># Verify:</span>
<a id="__codelineno-23-8" name="__codelineno-23-8" href="#__codelineno-23-8"></a>$<span class="w"> </span>lspci<span class="w"> </span>-s<span class="w"> </span><span class="m">15</span>:00
<a id="__codelineno-23-9" name="__codelineno-23-9" href="#__codelineno-23-9"></a><span class="m">15</span>:00.0<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bcce<span class="w"> </span><span class="o">(</span>rev<span class="w"> </span><span class="m">01</span><span class="o">)</span>
<a id="__codelineno-23-10" name="__codelineno-23-10" href="#__codelineno-23-10"></a><span class="m">15</span>:00.1<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bccf
<a id="__codelineno-23-11" name="__codelineno-23-11" href="#__codelineno-23-11"></a><span class="m">15</span>:00.2<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bccf
<a id="__codelineno-23-12" name="__codelineno-23-12" href="#__codelineno-23-12"></a><span class="m">15</span>:00.3<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bccf
<a id="__codelineno-23-13" name="__codelineno-23-13" href="#__codelineno-23-13"></a>
<a id="__codelineno-23-14" name="__codelineno-23-14" href="#__codelineno-23-14"></a>
<a id="__codelineno-23-15" name="__codelineno-23-15" href="#__codelineno-23-15"></a><span class="c1"># Bind VFs to VFIO driver. </span>
<a id="__codelineno-23-16" name="__codelineno-23-16" href="#__codelineno-23-16"></a>
<a id="__codelineno-23-17" name="__codelineno-23-17" href="#__codelineno-23-17"></a>$<span class="w">  </span>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span><span class="m">0000</span>:15:00.1<span class="w"> </span>
<a id="__codelineno-23-18" name="__codelineno-23-18" href="#__codelineno-23-18"></a>opae.io<span class="w"> </span><span class="m">0</span>.2.5
<a id="__codelineno-23-19" name="__codelineno-23-19" href="#__codelineno-23-19"></a>Unbinding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.1<span class="w"> </span>from<span class="w"> </span>dfl-pci
<a id="__codelineno-23-20" name="__codelineno-23-20" href="#__codelineno-23-20"></a>Binding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.1<span class="w"> </span>to<span class="w"> </span>vfio-pci
<a id="__codelineno-23-21" name="__codelineno-23-21" href="#__codelineno-23-21"></a>iommu<span class="w"> </span>group<span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.1<span class="w"> </span>is<span class="w"> </span><span class="m">52</span>
<a id="__codelineno-23-22" name="__codelineno-23-22" href="#__codelineno-23-22"></a>
<a id="__codelineno-23-23" name="__codelineno-23-23" href="#__codelineno-23-23"></a>$<span class="w"> </span>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span><span class="m">0000</span>:15:00.2
<a id="__codelineno-23-24" name="__codelineno-23-24" href="#__codelineno-23-24"></a>opae.io<span class="w"> </span><span class="m">0</span>.2.5
<a id="__codelineno-23-25" name="__codelineno-23-25" href="#__codelineno-23-25"></a>Unbinding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.2<span class="w"> </span>from<span class="w"> </span>dfl-pci
<a id="__codelineno-23-26" name="__codelineno-23-26" href="#__codelineno-23-26"></a>Binding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.2<span class="w"> </span>to<span class="w"> </span>vfio-pci
<a id="__codelineno-23-27" name="__codelineno-23-27" href="#__codelineno-23-27"></a>iommu<span class="w"> </span>group<span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.2<span class="w"> </span>is<span class="w"> </span><span class="m">53</span>
<a id="__codelineno-23-28" name="__codelineno-23-28" href="#__codelineno-23-28"></a>
<a id="__codelineno-23-29" name="__codelineno-23-29" href="#__codelineno-23-29"></a>$<span class="w">  </span>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span><span class="m">0000</span>:15:00.3
<a id="__codelineno-23-30" name="__codelineno-23-30" href="#__codelineno-23-30"></a>opae.io<span class="w"> </span><span class="m">0</span>.2.5
<a id="__codelineno-23-31" name="__codelineno-23-31" href="#__codelineno-23-31"></a>Unbinding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.3<span class="w"> </span>from<span class="w"> </span>dfl-pci
<a id="__codelineno-23-32" name="__codelineno-23-32" href="#__codelineno-23-32"></a>Binding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.3<span class="w"> </span>to<span class="w"> </span>vfio-pci
<a id="__codelineno-23-33" name="__codelineno-23-33" href="#__codelineno-23-33"></a>iommu<span class="w"> </span>group<span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.3<span class="w"> </span>is<span class="w"> </span><span class="m">54</span>
<a id="__codelineno-23-34" name="__codelineno-23-34" href="#__codelineno-23-34"></a>
<a id="__codelineno-23-35" name="__codelineno-23-35" href="#__codelineno-23-35"></a><span class="c1"># Verify the new AFU is loaded.  The host_chan_mmio AFU GUID is &quot;76d7ae9c-f66b-461f-816a-5428bcebdbc5&quot;.</span>
<a id="__codelineno-23-36" name="__codelineno-23-36" href="#__codelineno-23-36"></a>
<a id="__codelineno-23-37" name="__codelineno-23-37" href="#__codelineno-23-37"></a>$<span class="w"> </span>fpgainfo<span class="w"> </span>port
<a id="__codelineno-23-38" name="__codelineno-23-38" href="#__codelineno-23-38"></a>//******<span class="w"> </span>PORT<span class="w"> </span>******//
<a id="__codelineno-23-39" name="__codelineno-23-39" href="#__codelineno-23-39"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xF100000
<a id="__codelineno-23-40" name="__codelineno-23-40" href="#__codelineno-23-40"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:15:00.0
<a id="__codelineno-23-41" name="__codelineno-23-41" href="#__codelineno-23-41"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-23-42" name="__codelineno-23-42" href="#__codelineno-23-42"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCE
<a id="__codelineno-23-43" name="__codelineno-23-43" href="#__codelineno-23-43"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-23-44" name="__codelineno-23-44" href="#__codelineno-23-44"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x17D4
<a id="__codelineno-23-45" name="__codelineno-23-45" href="#__codelineno-23-45"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-23-46" name="__codelineno-23-46" href="#__codelineno-23-46"></a>//******<span class="w"> </span>PORT<span class="w"> </span>******//
<a id="__codelineno-23-47" name="__codelineno-23-47" href="#__codelineno-23-47"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x6015000000000000
<a id="__codelineno-23-48" name="__codelineno-23-48" href="#__codelineno-23-48"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:15:00.3
<a id="__codelineno-23-49" name="__codelineno-23-49" href="#__codelineno-23-49"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-23-50" name="__codelineno-23-50" href="#__codelineno-23-50"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCF
<a id="__codelineno-23-51" name="__codelineno-23-51" href="#__codelineno-23-51"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-23-52" name="__codelineno-23-52" href="#__codelineno-23-52"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x17D4
<a id="__codelineno-23-53" name="__codelineno-23-53" href="#__codelineno-23-53"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-23-54" name="__codelineno-23-54" href="#__codelineno-23-54"></a>Accelerator<span class="w"> </span>GUID<span class="w">                 </span>:<span class="w"> </span>d15ab1ed-0000-0000-0210-000000000000
<a id="__codelineno-23-55" name="__codelineno-23-55" href="#__codelineno-23-55"></a>//******<span class="w"> </span>PORT<span class="w"> </span>******//
<a id="__codelineno-23-56" name="__codelineno-23-56" href="#__codelineno-23-56"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x4015000000000000
<a id="__codelineno-23-57" name="__codelineno-23-57" href="#__codelineno-23-57"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:15:00.2
<a id="__codelineno-23-58" name="__codelineno-23-58" href="#__codelineno-23-58"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-23-59" name="__codelineno-23-59" href="#__codelineno-23-59"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCF
<a id="__codelineno-23-60" name="__codelineno-23-60" href="#__codelineno-23-60"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-23-61" name="__codelineno-23-61" href="#__codelineno-23-61"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x17D4
<a id="__codelineno-23-62" name="__codelineno-23-62" href="#__codelineno-23-62"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-23-63" name="__codelineno-23-63" href="#__codelineno-23-63"></a>Accelerator<span class="w"> </span>GUID<span class="w">                 </span>:<span class="w"> </span>d15ab1ed-0000-0000-0110-000000000000
<a id="__codelineno-23-64" name="__codelineno-23-64" href="#__codelineno-23-64"></a>//******<span class="w"> </span>PORT<span class="w"> </span>******//
<a id="__codelineno-23-65" name="__codelineno-23-65" href="#__codelineno-23-65"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x2015000000000000
<a id="__codelineno-23-66" name="__codelineno-23-66" href="#__codelineno-23-66"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:15:00.1
<a id="__codelineno-23-67" name="__codelineno-23-67" href="#__codelineno-23-67"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-23-68" name="__codelineno-23-68" href="#__codelineno-23-68"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCF
<a id="__codelineno-23-69" name="__codelineno-23-69" href="#__codelineno-23-69"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-23-70" name="__codelineno-23-70" href="#__codelineno-23-70"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x17D4
<a id="__codelineno-23-71" name="__codelineno-23-71" href="#__codelineno-23-71"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-23-72" name="__codelineno-23-72" href="#__codelineno-23-72"></a>Accelerator<span class="w"> </span>GUID<span class="w">                 </span>:<span class="w"> </span>76d7ae9c-f66b-461f-816a-5428bcebdbc5
</code></pre></div>
<p>Now, navigate to the directory of the <code>host_chan_mmio</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> containing the host application's source code, <code>$OFS_PLATFORM_AFU_BBB/plat_if_tests/host_chan_mmio/sw</code>. Once there, compile the <code>host_chan_mmio</code> host application and execute it on the host server to excercise the functionality of the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>.</p>
<blockquote>
<p>Note: If <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> libraries were not installed in the default systems directories under <code>/usr</code>, you need to set the <code>OPAE_LOC</code>, <code>LIBRARY_PATH</code>, and <code>LD_LIBRARY_PATH</code> environment variables to the custom locations where the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> libraries were installed.</p>
</blockquote>
<div class="highlight"><pre><span></span><code><a id="__codelineno-24-1" name="__codelineno-24-1" href="#__codelineno-24-1"></a><span class="c1"># On Development Host, move to the sw directory of the the host_chan_mmio AFU. This directory holds the source for the host application.</span>
<a id="__codelineno-24-2" name="__codelineno-24-2" href="#__codelineno-24-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_PLATFORM_AFU_BBB</span>/plat_if_tests/host_chan_mmio/sw
<a id="__codelineno-24-3" name="__codelineno-24-3" href="#__codelineno-24-3"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">OPAE_LOC</span><span class="o">=</span>/usr
<a id="__codelineno-24-4" name="__codelineno-24-4" href="#__codelineno-24-4"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">LIBRARY_PATH</span><span class="o">=</span><span class="nv">$OPAE_LOC</span>/lib:<span class="nv">$LIBRARY_PATH</span>
<a id="__codelineno-24-5" name="__codelineno-24-5" href="#__codelineno-24-5"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">LD_LIBRARY_PATH</span><span class="o">=</span><span class="nv">$OPAE_LOC</span>/lib64:<span class="nv">$LD_LIBRARY_PATH</span>
<a id="__codelineno-24-6" name="__codelineno-24-6" href="#__codelineno-24-6"></a>$<span class="w"> </span>make
<a id="__codelineno-24-7" name="__codelineno-24-7" href="#__codelineno-24-7"></a><span class="c1"># Copy application to SoC</span>
<a id="__codelineno-24-8" name="__codelineno-24-8" href="#__codelineno-24-8"></a>$<span class="w"> </span>scp<span class="w"> </span>host_chan_mmio<span class="w"> </span>&lt;user&gt;@&lt;SoC<span class="w"> </span>IP<span class="w"> </span>address&gt;:&lt;/remote/directory&gt;
</code></pre></div>
<div class="highlight"><pre><span></span><code><a id="__codelineno-25-1" name="__codelineno-25-1" href="#__codelineno-25-1"></a><span class="c1"># On SoC, Run the application</span>
<a id="__codelineno-25-2" name="__codelineno-25-2" href="#__codelineno-25-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>&lt;/remote/directory&gt;
<a id="__codelineno-25-3" name="__codelineno-25-3" href="#__codelineno-25-3"></a>$<span class="w">  </span>./host_chan_mmio
<a id="__codelineno-25-4" name="__codelineno-25-4" href="#__codelineno-25-4"></a>AFU<span class="w"> </span>ID:<span class="w">  </span>76d7ae9cf66b461f<span class="w"> </span>816a5428bcebdbc5
<a id="__codelineno-25-5" name="__codelineno-25-5" href="#__codelineno-25-5"></a>AFU<span class="w"> </span>MMIO<span class="w"> </span>interface:<span class="w"> </span>AXI<span class="w"> </span>Lite
<a id="__codelineno-25-6" name="__codelineno-25-6" href="#__codelineno-25-6"></a>AFU<span class="w"> </span>MMIO<span class="w"> </span><span class="nb">read</span><span class="w"> </span>bus<span class="w"> </span>width:<span class="w"> </span><span class="m">64</span><span class="w"> </span>bits
<a id="__codelineno-25-7" name="__codelineno-25-7" href="#__codelineno-25-7"></a><span class="m">512</span><span class="w"> </span>bit<span class="w"> </span>MMIO<span class="w"> </span>write<span class="w"> </span>supported:<span class="w"> </span>yes
<a id="__codelineno-25-8" name="__codelineno-25-8" href="#__codelineno-25-8"></a>AFU<span class="w"> </span>pClk<span class="w"> </span>frequency:<span class="w"> </span><span class="m">470</span><span class="w"> </span>MHz
<a id="__codelineno-25-9" name="__codelineno-25-9" href="#__codelineno-25-9"></a>
<a id="__codelineno-25-10" name="__codelineno-25-10" href="#__codelineno-25-10"></a>Testing<span class="w"> </span><span class="m">32</span><span class="w"> </span>bit<span class="w"> </span>MMIO<span class="w"> </span>reads:
<a id="__codelineno-25-11" name="__codelineno-25-11" href="#__codelineno-25-11"></a><span class="w">  </span>PASS<span class="w"> </span>-<span class="w"> </span><span class="m">4</span><span class="w"> </span>tests
<a id="__codelineno-25-12" name="__codelineno-25-12" href="#__codelineno-25-12"></a>
<a id="__codelineno-25-13" name="__codelineno-25-13" href="#__codelineno-25-13"></a>Testing<span class="w"> </span><span class="m">32</span><span class="w"> </span>bit<span class="w"> </span>MMIO<span class="w"> </span>writes:
<a id="__codelineno-25-14" name="__codelineno-25-14" href="#__codelineno-25-14"></a><span class="w">  </span>PASS<span class="w"> </span>-<span class="w"> </span><span class="m">5</span><span class="w"> </span>tests
<a id="__codelineno-25-15" name="__codelineno-25-15" href="#__codelineno-25-15"></a>
<a id="__codelineno-25-16" name="__codelineno-25-16" href="#__codelineno-25-16"></a>Testing<span class="w"> </span><span class="m">64</span><span class="w"> </span>bit<span class="w"> </span>MMIO<span class="w"> </span>writes:
<a id="__codelineno-25-17" name="__codelineno-25-17" href="#__codelineno-25-17"></a><span class="w">  </span>PASS<span class="w"> </span>-<span class="w"> </span><span class="m">5</span><span class="w"> </span>tests
<a id="__codelineno-25-18" name="__codelineno-25-18" href="#__codelineno-25-18"></a>
<a id="__codelineno-25-19" name="__codelineno-25-19" href="#__codelineno-25-19"></a>Testing<span class="w"> </span><span class="m">512</span><span class="w"> </span>bit<span class="w"> </span>MMIO<span class="w"> </span>writes:
<a id="__codelineno-25-20" name="__codelineno-25-20" href="#__codelineno-25-20"></a><span class="w">  </span>PASS
</code></pre></div>
<h3 id="33-loading-and-running-the-hello_world-example-afu"><strong>3.3. Loading and running the hello_world example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></strong><a class="headerlink" href="#33-loading-and-running-the-hello_world-example-afu" title="Permanent link">&para;</a></h3>
<p>The platform-independent <a href="https://github.com/OFS/examples-afu.git">examples <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></a> repository also provides some interesting example AFUs. In this section, you will compile and execute the <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr> based <code>hello_world</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>. The RTL of the <code>hello_world</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> receives from the host application an address via memory mapped I/O (<abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr>) write and generates a DMA write to the memory line at that address. The content written to memory is the string "Hello world!". The host application spins, waiting for the memory line to be updated. Once available, the software prints out the string.</p>
<p>The <code>hello_world</code> example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> consists of the following files. </p>
<p><div class="highlight"><pre><span></span><code><a id="__codelineno-26-1" name="__codelineno-26-1" href="#__codelineno-26-1"></a>hello_world
<a id="__codelineno-26-2" name="__codelineno-26-2" href="#__codelineno-26-2"></a>├──<span class="w"> </span>hw
<a id="__codelineno-26-3" name="__codelineno-26-3" href="#__codelineno-26-3"></a>│<span class="w">   </span>└──<span class="w"> </span>rtl
<a id="__codelineno-26-4" name="__codelineno-26-4" href="#__codelineno-26-4"></a>│<span class="w">       </span>├──<span class="w"> </span>avalon
<a id="__codelineno-26-5" name="__codelineno-26-5" href="#__codelineno-26-5"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>hello_world_avalon.sv
<a id="__codelineno-26-6" name="__codelineno-26-6" href="#__codelineno-26-6"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>ofs_plat_afu.sv
<a id="__codelineno-26-7" name="__codelineno-26-7" href="#__codelineno-26-7"></a>│<span class="w">       </span>│<span class="w">   </span>└──<span class="w"> </span>sources.txt
<a id="__codelineno-26-8" name="__codelineno-26-8" href="#__codelineno-26-8"></a>│<span class="w">       </span>├──<span class="w"> </span>axi
<a id="__codelineno-26-9" name="__codelineno-26-9" href="#__codelineno-26-9"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>hello_world_axi.sv
<a id="__codelineno-26-10" name="__codelineno-26-10" href="#__codelineno-26-10"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>ofs_plat_afu.sv
<a id="__codelineno-26-11" name="__codelineno-26-11" href="#__codelineno-26-11"></a>│<span class="w">       </span>│<span class="w">   </span>└──<span class="w"> </span>sources.txt
<a id="__codelineno-26-12" name="__codelineno-26-12" href="#__codelineno-26-12"></a>│<span class="w">       </span>├──<span class="w"> </span>ccip
<a id="__codelineno-26-13" name="__codelineno-26-13" href="#__codelineno-26-13"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>hello_world_ccip.sv
<a id="__codelineno-26-14" name="__codelineno-26-14" href="#__codelineno-26-14"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>ofs_plat_afu.sv
<a id="__codelineno-26-15" name="__codelineno-26-15" href="#__codelineno-26-15"></a>│<span class="w">       </span>│<span class="w">   </span>└──<span class="w"> </span>sources.txt
<a id="__codelineno-26-16" name="__codelineno-26-16" href="#__codelineno-26-16"></a>│<span class="w">       </span>└──<span class="w"> </span>hello_world.json
<a id="__codelineno-26-17" name="__codelineno-26-17" href="#__codelineno-26-17"></a>├──<span class="w"> </span>README.md
<a id="__codelineno-26-18" name="__codelineno-26-18" href="#__codelineno-26-18"></a>└──<span class="w"> </span>sw
<a id="__codelineno-26-19" name="__codelineno-26-19" href="#__codelineno-26-19"></a><span class="w">    </span>├──<span class="w"> </span>hello_world
<a id="__codelineno-26-20" name="__codelineno-26-20" href="#__codelineno-26-20"></a><span class="w">    </span>├──<span class="w"> </span>hello_world.c
<a id="__codelineno-26-21" name="__codelineno-26-21" href="#__codelineno-26-21"></a><span class="w">    </span>├──<span class="w"> </span>Makefile
<a id="__codelineno-26-22" name="__codelineno-26-22" href="#__codelineno-26-22"></a><span class="w">    </span>└──<span class="w"> </span>obj
<a id="__codelineno-26-23" name="__codelineno-26-23" href="#__codelineno-26-23"></a><span class="w">        </span>├──<span class="w"> </span>afu_json_info.h
<a id="__codelineno-26-24" name="__codelineno-26-24" href="#__codelineno-26-24"></a><span class="w">        </span>└──<span class="w"> </span>hello_world.o
</code></pre></div>
The <strong>hw</strong> directory contains the RTL to implement the hardware functionality using CCIP, Avalon, and AXI interfaces. However, this guide will use the AXI version of the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> to go through the compilation steps. The <strong>sw</strong> directory of the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> contains the source code of the host application that communicates with the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> hardware.</p>
<p>The following instructions can be used to compile other <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> samples accompanying this repository.</p>
<ol>
<li>If not done already, download and clone the repository.</li>
</ol>
<div class="highlight"><pre><span></span><code><a id="__codelineno-27-1" name="__codelineno-27-1" href="#__codelineno-27-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span><span class="w"> </span>
<a id="__codelineno-27-2" name="__codelineno-27-2" href="#__codelineno-27-2"></a>$<span class="w"> </span>git<span class="w"> </span>clone<span class="w"> </span>https://github.com/OFS/examples-afu.git
</code></pre></div>
<ol>
<li>Install the Basic Building Blocks include files and libraries. </li>
</ol>
<div class="highlight"><pre><span></span><code><a id="__codelineno-28-1" name="__codelineno-28-1" href="#__codelineno-28-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>/intel-fpga-bbb
<a id="__codelineno-28-2" name="__codelineno-28-2" href="#__codelineno-28-2"></a>$<span class="w"> </span>mkdir<span class="w"> </span>build
<a id="__codelineno-28-3" name="__codelineno-28-3" href="#__codelineno-28-3"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>build
<a id="__codelineno-28-4" name="__codelineno-28-4" href="#__codelineno-28-4"></a>$<span class="w"> </span>cmake<span class="w"> </span>-DCMAKE_INSTALL_PREFIX<span class="o">=</span>/usr<span class="w"> </span>..
<a id="__codelineno-28-5" name="__codelineno-28-5" href="#__codelineno-28-5"></a>$<span class="w"> </span>make
<a id="__codelineno-28-6" name="__codelineno-28-6" href="#__codelineno-28-6"></a>$<span class="w"> </span>sudo<span class="w"> </span>make<span class="w"> </span>install
</code></pre></div>
<p>By default, the Basic Building Blocks include and library files will be installed in <code>/usr/local</code>. You can change this installation prefix to another path by adding <code>-DCMAKE_INSTALL_PREFIX=&lt;&lt;custom_path&gt;&gt;</code> to the cmake command, as above. In most cases, you should choose the same prefix for both the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> and the Basic Building Blocks.</p>
<p>If OPAE and the Basic Building Blocks are installed to standard system directories, such as <code>/usr/</code> and <code>/usr/local</code>, they may already be found on C and C++ header and library search paths. Otherwise, their installation directories must be added explicitly.</p>
<p>&nbsp;&nbsp;&nbsp;&nbsp; * Header files from OPAE and <abbr title="Basic Building Block, Features within an AFU or part of an FPGA interface that can be reused across designs. These building blocks do not have stringent interface requirements like the FIM's AFU and host interface requires. All BBBs must have a (globally unique identifier) GUID.">BBB</abbr> must either be on the default compiler search paths or on both C_INCLUDE_PATH and CPLUS_INCLUDE_PATH.</p>
<p>&nbsp;&nbsp;&nbsp;&nbsp; * OPAE and <abbr title="Basic Building Block, Features within an AFU or part of an FPGA interface that can be reused across designs. These building blocks do not have stringent interface requirements like the FIM's AFU and host interface requires. All BBBs must have a (globally unique identifier) GUID.">BBB</abbr> libraries must either be on the default linker search paths or on both LIBRARY_PATH and LD_LIBRARY_PATH.</p>
<ol>
<li>Make sure to set the next environment variables.</li>
</ol>
<div class="highlight"><pre><span></span><code><a id="__codelineno-29-1" name="__codelineno-29-1" href="#__codelineno-29-1"></a><span class="c1"># Set the FPGA_BBB_CCI_SRC variable to the full path of the intel-fpga-bbb directory created in the git clone step above.</span>
<a id="__codelineno-29-2" name="__codelineno-29-2" href="#__codelineno-29-2"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">FPGA_BBB_CCI_SRC</span><span class="o">=</span><span class="nv">$OFS_BUILD_ROOT</span>/intel-fpga-bbb<span class="w">  </span>
<a id="__codelineno-29-3" name="__codelineno-29-3" href="#__codelineno-29-3"></a>
<a id="__codelineno-29-4" name="__codelineno-29-4" href="#__codelineno-29-4"></a><span class="c1"># Header files from OPAE and MPF must either be on the default compiler search paths or on both C_INCLUDE_PATH and CPLUS_INCLUDE_PATH.</span>
<a id="__codelineno-29-5" name="__codelineno-29-5" href="#__codelineno-29-5"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">C_INCLUDE_PATH</span><span class="o">=</span>/usr/src/debug/opae-2.5.0-3.el8.x86_64/tests/framework
<a id="__codelineno-29-6" name="__codelineno-29-6" href="#__codelineno-29-6"></a>
<a id="__codelineno-29-7" name="__codelineno-29-7" href="#__codelineno-29-7"></a><span class="c1"># OPAE and MPF libraries must either be on the default linker search paths or on both LIBRARY_PATH and LD_LIBRARY_PATH.  </span>
<a id="__codelineno-29-8" name="__codelineno-29-8" href="#__codelineno-29-8"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">OPAE_LOC</span><span class="o">=</span>/usr
<a id="__codelineno-29-9" name="__codelineno-29-9" href="#__codelineno-29-9"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">LIBRARY_PATH</span><span class="o">=</span><span class="nv">$OPAE_LOC</span>/lib:<span class="nv">$LIBRARY_PATH</span>
<a id="__codelineno-29-10" name="__codelineno-29-10" href="#__codelineno-29-10"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">LD_LIBRARY_PATH</span><span class="o">=</span><span class="nv">$OPAE_LOC</span>/lib64:<span class="nv">$LD_LIBRARY_PATH</span>
<a id="__codelineno-29-11" name="__codelineno-29-11" href="#__codelineno-29-11"></a>
<a id="__codelineno-29-12" name="__codelineno-29-12" href="#__codelineno-29-12"></a><span class="c1"># OPAE_PLATFORM_ROOT points to a release tree that has been configured with the Platform Interface Manager (PIM).  </span>
<a id="__codelineno-29-13" name="__codelineno-29-13" href="#__codelineno-29-13"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">OPAE_PLATFORM_ROOT</span><span class="o">=</span><span class="nv">$OFS_ROOTDIR</span>/work_pr/pr_build_template
</code></pre></div>
<ol>
<li>
<p>Compile the <code>hello_word</code> sample <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>. 
<div class="highlight"><pre><span></span><code><a id="__codelineno-30-1" name="__codelineno-30-1" href="#__codelineno-30-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>/examples-afu/tutorial/afu_types/01_pim_ifc/hello_world
<a id="__codelineno-30-2" name="__codelineno-30-2" href="#__codelineno-30-2"></a>$<span class="w"> </span>afu_synth_setup<span class="w"> </span>--source<span class="w"> </span>hw/rtl/axi/sources.txt<span class="w"> </span>build
<a id="__codelineno-30-3" name="__codelineno-30-3" href="#__codelineno-30-3"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>build
<a id="__codelineno-30-4" name="__codelineno-30-4" href="#__codelineno-30-4"></a>$<span class="w"> </span><span class="si">${</span><span class="nv">OPAE_PLATFORM_ROOT</span><span class="si">}</span>/bin/afu_synth
<a id="__codelineno-30-5" name="__codelineno-30-5" href="#__codelineno-30-5"></a>Compiling<span class="w"> </span>ofs_top<span class="w"> </span>ofs_pr_afu
<a id="__codelineno-30-6" name="__codelineno-30-6" href="#__codelineno-30-6"></a>Generating<span class="w"> </span>hello_world.gbs
<a id="__codelineno-30-7" name="__codelineno-30-7" href="#__codelineno-30-7"></a><span class="o">==================================</span>
<a id="__codelineno-30-8" name="__codelineno-30-8" href="#__codelineno-30-8"></a>.
<a id="__codelineno-30-9" name="__codelineno-30-9" href="#__codelineno-30-9"></a>.
<a id="__codelineno-30-10" name="__codelineno-30-10" href="#__codelineno-30-10"></a>.
<a id="__codelineno-30-11" name="__codelineno-30-11" href="#__codelineno-30-11"></a><span class="o">===========================================================================</span>
<a id="__codelineno-30-12" name="__codelineno-30-12" href="#__codelineno-30-12"></a><span class="w"> </span>PR<span class="w"> </span>AFU<span class="w"> </span>compilation<span class="w"> </span><span class="nb">complete</span>
<a id="__codelineno-30-13" name="__codelineno-30-13" href="#__codelineno-30-13"></a><span class="w"> </span>AFU<span class="w"> </span>gbs<span class="w"> </span>file<span class="w"> </span>is<span class="w"> </span><span class="s1">&#39;hello_world.gbs&#39;</span>
<a id="__codelineno-30-14" name="__codelineno-30-14" href="#__codelineno-30-14"></a><span class="w"> </span>Design<span class="w"> </span>meets<span class="w"> </span><span class="nv">timing</span>
<a id="__codelineno-30-15" name="__codelineno-30-15" href="#__codelineno-30-15"></a><span class="o">===========================================================================</span>
</code></pre></div></p>
</li>
<li>
<p>To test the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> in actual hardware, load the <code>hello_world.gbs</code> to the Intel IPU Platform F2000X-PL card. For this step to be successful, the SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> must have already been loaded to the Intel IPU Platform F2000X-PL card following the steps described in Section 2 of this document.</p>
</li>
</ol>
<div class="highlight"><pre><span></span><code><a id="__codelineno-31-1" name="__codelineno-31-1" href="#__codelineno-31-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>/examples-afu/tutorial/afu_types/01_pim_ifc/hello_world/build/
<a id="__codelineno-31-2" name="__codelineno-31-2" href="#__codelineno-31-2"></a><span class="c1"># Copy FIM files to SoC</span>
<a id="__codelineno-31-3" name="__codelineno-31-3" href="#__codelineno-31-3"></a>$<span class="w"> </span>scp<span class="w"> </span>hello_world.gbs<span class="w"> </span>&lt;user&gt;@&lt;SoC<span class="w"> </span>IP<span class="w"> </span>address&gt;:&lt;/remote/directory&gt;
</code></pre></div>
<div class="highlight"><pre><span></span><code><a id="__codelineno-32-1" name="__codelineno-32-1" href="#__codelineno-32-1"></a><span class="c1"># On SoC</span>
<a id="__codelineno-32-2" name="__codelineno-32-2" href="#__codelineno-32-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>&lt;/remote/directory&gt;
<a id="__codelineno-32-3" name="__codelineno-32-3" href="#__codelineno-32-3"></a>$<span class="w"> </span>fpgasupdate<span class="w"> </span>hello_world.gbs<span class="w"> </span>&lt;F2000x<span class="w"> </span>SKU2<span class="w"> </span>PCIe<span class="w"> </span>b:d.f&gt;
<a id="__codelineno-32-4" name="__codelineno-32-4" href="#__codelineno-32-4"></a><span class="o">[</span><span class="m">2022</span>-04-15<span class="w"> </span><span class="m">20</span>:22:18.85<span class="o">]</span><span class="w"> </span><span class="o">[</span>WARNING<span class="w"> </span><span class="o">]</span><span class="w"> </span>Update<span class="w"> </span>starting.<span class="w"> </span>Please<span class="w"> </span><span class="k">do</span><span class="w"> </span>not<span class="w"> </span>interrupt.
<a id="__codelineno-32-5" name="__codelineno-32-5" href="#__codelineno-32-5"></a><span class="o">[</span><span class="m">2022</span>-04-15<span class="w"> </span><span class="m">20</span>:22:19.75<span class="o">]</span><span class="w"> </span><span class="o">[</span>INFO<span class="w">    </span><span class="o">]</span><span class="w"> </span>
<a id="__codelineno-32-6" name="__codelineno-32-6" href="#__codelineno-32-6"></a>Partial<span class="w"> </span>Reconfiguration<span class="w"> </span>OK
<a id="__codelineno-32-7" name="__codelineno-32-7" href="#__codelineno-32-7"></a><span class="o">[</span><span class="m">2022</span>-04-15<span class="w"> </span><span class="m">20</span>:22:19.75<span class="o">]</span><span class="w"> </span><span class="o">[</span>INFO<span class="w">    </span><span class="o">]</span><span class="w"> </span>Total<span class="w"> </span>time:<span class="w"> </span><span class="m">0</span>:00:00.90
</code></pre></div>
<p>Set up your Intel IPU Platform F2000X-PL board to work with the newly loaded <code>hello_world.gbs</code> file.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-33-1" name="__codelineno-33-1" href="#__codelineno-33-1"></a><span class="c1"># For the following example, the Intel IPU Platform F2000X-PL PCIe b:d.f is assumed to be 15:00.0,</span>
<a id="__codelineno-33-2" name="__codelineno-33-2" href="#__codelineno-33-2"></a><span class="c1"># however this may be different in your system</span>
<a id="__codelineno-33-3" name="__codelineno-33-3" href="#__codelineno-33-3"></a>
<a id="__codelineno-33-4" name="__codelineno-33-4" href="#__codelineno-33-4"></a><span class="c1"># Create the Virtual Functions (VFs):</span>
<a id="__codelineno-33-5" name="__codelineno-33-5" href="#__codelineno-33-5"></a>$<span class="w"> </span>pci_device<span class="w"> </span><span class="m">15</span>:00.0<span class="w"> </span>vf<span class="w"> </span><span class="m">3</span>
<a id="__codelineno-33-6" name="__codelineno-33-6" href="#__codelineno-33-6"></a>
<a id="__codelineno-33-7" name="__codelineno-33-7" href="#__codelineno-33-7"></a><span class="c1"># Verify:</span>
<a id="__codelineno-33-8" name="__codelineno-33-8" href="#__codelineno-33-8"></a>$<span class="w"> </span>lspci<span class="w"> </span>-s<span class="w"> </span><span class="m">15</span>:00
<a id="__codelineno-33-9" name="__codelineno-33-9" href="#__codelineno-33-9"></a><span class="m">15</span>:00.0<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bcce<span class="w"> </span><span class="o">(</span>rev<span class="w"> </span><span class="m">01</span><span class="o">)</span>
<a id="__codelineno-33-10" name="__codelineno-33-10" href="#__codelineno-33-10"></a><span class="m">15</span>:00.1<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bccf
<a id="__codelineno-33-11" name="__codelineno-33-11" href="#__codelineno-33-11"></a><span class="m">15</span>:00.2<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bccf
<a id="__codelineno-33-12" name="__codelineno-33-12" href="#__codelineno-33-12"></a><span class="m">15</span>:00.3<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bccf
<a id="__codelineno-33-13" name="__codelineno-33-13" href="#__codelineno-33-13"></a>
<a id="__codelineno-33-14" name="__codelineno-33-14" href="#__codelineno-33-14"></a>
<a id="__codelineno-33-15" name="__codelineno-33-15" href="#__codelineno-33-15"></a><span class="c1"># Bind VFs to VFIO driver.  Enter &lt;&lt;Your username&gt;&gt;</span>
<a id="__codelineno-33-16" name="__codelineno-33-16" href="#__codelineno-33-16"></a>
<a id="__codelineno-33-17" name="__codelineno-33-17" href="#__codelineno-33-17"></a>$<span class="w"> </span>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span><span class="m">0000</span>:15:00.1
<a id="__codelineno-33-18" name="__codelineno-33-18" href="#__codelineno-33-18"></a>opae.io<span class="w"> </span><span class="m">0</span>.2.5
<a id="__codelineno-33-19" name="__codelineno-33-19" href="#__codelineno-33-19"></a>Unbinding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.1<span class="w"> </span>from<span class="w"> </span>dfl-pci
<a id="__codelineno-33-20" name="__codelineno-33-20" href="#__codelineno-33-20"></a>Binding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.1<span class="w"> </span>to<span class="w"> </span>vfio-pci
<a id="__codelineno-33-21" name="__codelineno-33-21" href="#__codelineno-33-21"></a>iommu<span class="w"> </span>group<span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.1<span class="w"> </span>is<span class="w"> </span><span class="m">52</span>
<a id="__codelineno-33-22" name="__codelineno-33-22" href="#__codelineno-33-22"></a>
<a id="__codelineno-33-23" name="__codelineno-33-23" href="#__codelineno-33-23"></a>$<span class="w"> </span>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span><span class="m">0000</span>:15:00.2
<a id="__codelineno-33-24" name="__codelineno-33-24" href="#__codelineno-33-24"></a>opae.io<span class="w"> </span><span class="m">0</span>.2.5
<a id="__codelineno-33-25" name="__codelineno-33-25" href="#__codelineno-33-25"></a>Unbinding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.2<span class="w"> </span>from<span class="w"> </span>dfl-pci
<a id="__codelineno-33-26" name="__codelineno-33-26" href="#__codelineno-33-26"></a>Binding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.2<span class="w"> </span>to<span class="w"> </span>vfio-pci
<a id="__codelineno-33-27" name="__codelineno-33-27" href="#__codelineno-33-27"></a>iommu<span class="w"> </span>group<span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.2<span class="w"> </span>is<span class="w"> </span><span class="m">53</span>
<a id="__codelineno-33-28" name="__codelineno-33-28" href="#__codelineno-33-28"></a>
<a id="__codelineno-33-29" name="__codelineno-33-29" href="#__codelineno-33-29"></a>$<span class="w"> </span>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span><span class="m">0000</span>:15:00.3
<a id="__codelineno-33-30" name="__codelineno-33-30" href="#__codelineno-33-30"></a>opae.io<span class="w"> </span><span class="m">0</span>.2.5
<a id="__codelineno-33-31" name="__codelineno-33-31" href="#__codelineno-33-31"></a>Unbinding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.3<span class="w"> </span>from<span class="w"> </span>dfl-pci
<a id="__codelineno-33-32" name="__codelineno-33-32" href="#__codelineno-33-32"></a>Binding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.3<span class="w"> </span>to<span class="w"> </span>vfio-pci
<a id="__codelineno-33-33" name="__codelineno-33-33" href="#__codelineno-33-33"></a>iommu<span class="w"> </span>group<span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.3<span class="w"> </span>is<span class="w"> </span><span class="m">54</span>
<a id="__codelineno-33-34" name="__codelineno-33-34" href="#__codelineno-33-34"></a>
<a id="__codelineno-33-35" name="__codelineno-33-35" href="#__codelineno-33-35"></a><span class="c1"># &lt; Verify the new AFU is loaded.  The hello_world AFU GUID is &quot;c6aa954a-9b91-4a37-abc1-1d9f0709dcc3&quot;.</span>
<a id="__codelineno-33-36" name="__codelineno-33-36" href="#__codelineno-33-36"></a>
<a id="__codelineno-33-37" name="__codelineno-33-37" href="#__codelineno-33-37"></a>$<span class="w"> </span>fpgainfo<span class="w"> </span>port
<a id="__codelineno-33-38" name="__codelineno-33-38" href="#__codelineno-33-38"></a>//******<span class="w"> </span>PORT<span class="w"> </span>******//
<a id="__codelineno-33-39" name="__codelineno-33-39" href="#__codelineno-33-39"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xF100000
<a id="__codelineno-33-40" name="__codelineno-33-40" href="#__codelineno-33-40"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:15:00.0
<a id="__codelineno-33-41" name="__codelineno-33-41" href="#__codelineno-33-41"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-33-42" name="__codelineno-33-42" href="#__codelineno-33-42"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCE
<a id="__codelineno-33-43" name="__codelineno-33-43" href="#__codelineno-33-43"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-33-44" name="__codelineno-33-44" href="#__codelineno-33-44"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x17D4
<a id="__codelineno-33-45" name="__codelineno-33-45" href="#__codelineno-33-45"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-33-46" name="__codelineno-33-46" href="#__codelineno-33-46"></a>//******<span class="w"> </span>PORT<span class="w"> </span>******//
<a id="__codelineno-33-47" name="__codelineno-33-47" href="#__codelineno-33-47"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x6015000000000000
<a id="__codelineno-33-48" name="__codelineno-33-48" href="#__codelineno-33-48"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:15:00.3
<a id="__codelineno-33-49" name="__codelineno-33-49" href="#__codelineno-33-49"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-33-50" name="__codelineno-33-50" href="#__codelineno-33-50"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCF
<a id="__codelineno-33-51" name="__codelineno-33-51" href="#__codelineno-33-51"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-33-52" name="__codelineno-33-52" href="#__codelineno-33-52"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x17D4
<a id="__codelineno-33-53" name="__codelineno-33-53" href="#__codelineno-33-53"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-33-54" name="__codelineno-33-54" href="#__codelineno-33-54"></a>Accelerator<span class="w"> </span>GUID<span class="w">                 </span>:<span class="w"> </span>d15ab1ed-0000-0000-0210-000000000000
<a id="__codelineno-33-55" name="__codelineno-33-55" href="#__codelineno-33-55"></a>//******<span class="w"> </span>PORT<span class="w"> </span>******//
<a id="__codelineno-33-56" name="__codelineno-33-56" href="#__codelineno-33-56"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x4015000000000000
<a id="__codelineno-33-57" name="__codelineno-33-57" href="#__codelineno-33-57"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:15:00.2
<a id="__codelineno-33-58" name="__codelineno-33-58" href="#__codelineno-33-58"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-33-59" name="__codelineno-33-59" href="#__codelineno-33-59"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCF
<a id="__codelineno-33-60" name="__codelineno-33-60" href="#__codelineno-33-60"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-33-61" name="__codelineno-33-61" href="#__codelineno-33-61"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x17D4
<a id="__codelineno-33-62" name="__codelineno-33-62" href="#__codelineno-33-62"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-33-63" name="__codelineno-33-63" href="#__codelineno-33-63"></a>Accelerator<span class="w"> </span>GUID<span class="w">                 </span>:<span class="w"> </span>d15ab1ed-0000-0000-0110-000000000000
<a id="__codelineno-33-64" name="__codelineno-33-64" href="#__codelineno-33-64"></a>//******<span class="w"> </span>PORT<span class="w"> </span>******//
<a id="__codelineno-33-65" name="__codelineno-33-65" href="#__codelineno-33-65"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x2015000000000000
<a id="__codelineno-33-66" name="__codelineno-33-66" href="#__codelineno-33-66"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:15:00.1
<a id="__codelineno-33-67" name="__codelineno-33-67" href="#__codelineno-33-67"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-33-68" name="__codelineno-33-68" href="#__codelineno-33-68"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCF
<a id="__codelineno-33-69" name="__codelineno-33-69" href="#__codelineno-33-69"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-33-70" name="__codelineno-33-70" href="#__codelineno-33-70"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x17D4
<a id="__codelineno-33-71" name="__codelineno-33-71" href="#__codelineno-33-71"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-33-72" name="__codelineno-33-72" href="#__codelineno-33-72"></a>Accelerator<span class="w"> </span>GUID<span class="w">                 </span>:<span class="w"> </span>c6aa954a-9b91-4a37-abc1-1d9f0709dcc3
</code></pre></div>
<ol>
<li>Compile and execute the host application of the <code>hello_world</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>. You should see the application outputs the "Hello world!" message in the terminal.</li>
</ol>
<div class="highlight"><pre><span></span><code><a id="__codelineno-34-1" name="__codelineno-34-1" href="#__codelineno-34-1"></a><span class="c1"># On Development Host, move to the sw directory of the hello_world AFU and build application</span>
<a id="__codelineno-34-2" name="__codelineno-34-2" href="#__codelineno-34-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>/examples-afu/tutorial/afu_types/01_pim_ifc/hello_world/sw
<a id="__codelineno-34-3" name="__codelineno-34-3" href="#__codelineno-34-3"></a>$<span class="w"> </span>make
<a id="__codelineno-34-4" name="__codelineno-34-4" href="#__codelineno-34-4"></a><span class="c1"># Copy application to SoC</span>
<a id="__codelineno-34-5" name="__codelineno-34-5" href="#__codelineno-34-5"></a>$<span class="w"> </span>scp<span class="w"> </span>hello_world<span class="w"> </span>&lt;user&gt;@&lt;SoC<span class="w"> </span>IP<span class="w"> </span>address&gt;:&lt;/remote/directory&gt;
</code></pre></div>
<div class="highlight"><pre><span></span><code><a id="__codelineno-35-1" name="__codelineno-35-1" href="#__codelineno-35-1"></a><span class="c1"># On SoC, Run the application</span>
<a id="__codelineno-35-2" name="__codelineno-35-2" href="#__codelineno-35-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>&lt;/remote/directory&gt;
<a id="__codelineno-35-3" name="__codelineno-35-3" href="#__codelineno-35-3"></a>$<span class="w"> </span>./hello_world
<a id="__codelineno-35-4" name="__codelineno-35-4" href="#__codelineno-35-4"></a>Hello<span class="w"> </span>world!
</code></pre></div>
<h3 id="34-modify-the-afu-user-clocks-frequency"><strong>3.4. Modify the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> user clocks frequency</strong><a class="headerlink" href="#34-modify-the-afu-user-clocks-frequency" title="Permanent link">&para;</a></h3>
<p>An OPAE compliant <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> specifies the frequency of the <code>uclk_usr</code> and <code>uclk_usr_div2</code> clocks through the JSON file for <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> configuration located under the <code>&lt;afu_example&gt;/hw/rtl</code> directory of an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> design. For instance, the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> configuration file of the <code>host_chan_mmio</code> example is <code>$OFS_PLATFORM_AFU_BBB/plat_if_tests/host_chan_mmio/hw/rtl/host_chan_mmio.json</code>.</p>
<p>The <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> specifies the frequency for uClk_usr in its platform configuration file using the following key:value pairs:</p>
<div class="highlight"><pre><span></span><code>  &quot;clock-frequency-high&quot;: [&lt;float-value&gt;|”auto”|”auto-&lt;float-value&gt;”]
  &quot;clock-frequency-low&quot;: [&lt;float-value&gt;|”auto”|”auto-&lt;float-value&gt;”]
</code></pre></div>
<p>These <code>key:value</code> tuples are used to configure the PLL of the target platform that provides the user clocks through the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> clocks interface. In addition, the specified frequency affects the timing closure process on the user clocks during <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> compilation. </p>
<p>Setting the value field to a float number (e.g., 315.0 to specify 315 MHz) drives the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> generation process to close timing within the bounds set by the low and high values and sets the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>'s JSON metadata to specify the user clock PLL  frequency values.</p>
<p>The following example shows the JSON file of the <code>host_chan_mmio</code> to set the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> uClk to 500 MHz and uClk_div2 to 250 MHz.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-36-1" name="__codelineno-36-1" href="#__codelineno-36-1"></a>{
<a id="__codelineno-36-2" name="__codelineno-36-2" href="#__codelineno-36-2"></a>   &quot;version&quot;: 1,
<a id="__codelineno-36-3" name="__codelineno-36-3" href="#__codelineno-36-3"></a>   &quot;afu-image&quot;: {
<a id="__codelineno-36-4" name="__codelineno-36-4" href="#__codelineno-36-4"></a>      &quot;power&quot;: 0,
<a id="__codelineno-36-5" name="__codelineno-36-5" href="#__codelineno-36-5"></a>      &quot;clock-frequency-high&quot;: 500,
<a id="__codelineno-36-6" name="__codelineno-36-6" href="#__codelineno-36-6"></a>      &quot;clock-frequency-low&quot;: 250,
<a id="__codelineno-36-7" name="__codelineno-36-7" href="#__codelineno-36-7"></a>      &quot;afu-top-interface&quot;:
<a id="__codelineno-36-8" name="__codelineno-36-8" href="#__codelineno-36-8"></a>         {
<a id="__codelineno-36-9" name="__codelineno-36-9" href="#__codelineno-36-9"></a>            &quot;class&quot;: &quot;ofs_plat_afu&quot;
<a id="__codelineno-36-10" name="__codelineno-36-10" href="#__codelineno-36-10"></a>         },
<a id="__codelineno-36-11" name="__codelineno-36-11" href="#__codelineno-36-11"></a>      &quot;accelerator-clusters&quot;:
<a id="__codelineno-36-12" name="__codelineno-36-12" href="#__codelineno-36-12"></a>         [
<a id="__codelineno-36-13" name="__codelineno-36-13" href="#__codelineno-36-13"></a>            {
<a id="__codelineno-36-14" name="__codelineno-36-14" href="#__codelineno-36-14"></a>               &quot;name&quot;: &quot;host_chan_mmio&quot;,
<a id="__codelineno-36-15" name="__codelineno-36-15" href="#__codelineno-36-15"></a>               &quot;total-contexts&quot;: 1,
<a id="__codelineno-36-16" name="__codelineno-36-16" href="#__codelineno-36-16"></a>               &quot;accelerator-type-uuid&quot;: &quot;76d7ae9c-f66b-461f-816a-5428bcebdbc5&quot;
<a id="__codelineno-36-17" name="__codelineno-36-17" href="#__codelineno-36-17"></a>            }
<a id="__codelineno-36-18" name="__codelineno-36-18" href="#__codelineno-36-18"></a>         ]
<a id="__codelineno-36-19" name="__codelineno-36-19" href="#__codelineno-36-19"></a>   }
<a id="__codelineno-36-20" name="__codelineno-36-20" href="#__codelineno-36-20"></a>}
</code></pre></div>
<p>Save the changes to <code>host_chan_mmio.json</code> file, then execute the <code>afu_synth_setup</code> script to create a new copy of the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> files with the modified user clock settigns.</p>
<p><div class="highlight"><pre><span></span><code><a id="__codelineno-37-1" name="__codelineno-37-1" href="#__codelineno-37-1"></a>$<span class="w"> </span>mkdir<span class="w"> </span>-p<span class="w"> </span><span class="nv">$OFS_PLATFORM_AFU_BBB</span>/plat_if_tests/host_chan_mmio/f2000x
<a id="__codelineno-37-2" name="__codelineno-37-2" href="#__codelineno-37-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_PLATFORM_AFU_BBB</span>/plat_if_tests/host_chan_mmio/f2000x
<a id="__codelineno-37-3" name="__codelineno-37-3" href="#__codelineno-37-3"></a>$<span class="w"> </span>afu_synth_setup<span class="w"> </span>-s<span class="w"> </span><span class="nv">$OFS_PLATFORM_AFU_BBB</span>/plat_if_tests/host_chan_mmio/hw/rtl/test_mmio_axi1.txt<span class="w"> </span>build_f2000x_afu_clks
<a id="__codelineno-37-4" name="__codelineno-37-4" href="#__codelineno-37-4"></a>
<a id="__codelineno-37-5" name="__codelineno-37-5" href="#__codelineno-37-5"></a>Copying<span class="w"> </span>build<span class="w"> </span>from<span class="w"> </span>/home/&lt;user_area&gt;/ofs-f2000x-pl/work_pr/pr_build_template/hw/lib/build...
<a id="__codelineno-37-6" name="__codelineno-37-6" href="#__codelineno-37-6"></a>Configuring<span class="w"> </span>Quartus<span class="w"> </span>build<span class="w"> </span>directory:<span class="w"> </span>build_F2000x_afu_clks/build
<a id="__codelineno-37-7" name="__codelineno-37-7" href="#__codelineno-37-7"></a>Loading<span class="w"> </span>platform<span class="w"> </span>database:<span class="w"> </span>/home/&lt;user_area&gt;/ofs-f2000x-pl/work_pr/pr_build_template/hw/lib/platform/platform_db/ofs_agilex_adp.json
<a id="__codelineno-37-8" name="__codelineno-37-8" href="#__codelineno-37-8"></a>Loading<span class="w"> </span>platform-params<span class="w"> </span>database:<span class="w"> </span>/usr/share/opae/platform/platform_db/platform_defaults.json
<a id="__codelineno-37-9" name="__codelineno-37-9" href="#__codelineno-37-9"></a>Loading<span class="w"> </span>AFU<span class="w"> </span>database:<span class="w"> </span>/usr/share/opae/platform/afu_top_ifc_db/ofs_plat_afu.json
<a id="__codelineno-37-10" name="__codelineno-37-10" href="#__codelineno-37-10"></a>Writing<span class="w"> </span>platform/platform_afu_top_config.vh
<a id="__codelineno-37-11" name="__codelineno-37-11" href="#__codelineno-37-11"></a>Writing<span class="w"> </span>platform/platform_if_addenda.qsf
<a id="__codelineno-37-12" name="__codelineno-37-12" href="#__codelineno-37-12"></a>Writing<span class="w"> </span>../hw/afu_json_info.vh
</code></pre></div>
Compile the <code>host_chan_mmio</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> with the new frequency values.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-38-1" name="__codelineno-38-1" href="#__codelineno-38-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>build_f2000x_afu_clks
<a id="__codelineno-38-2" name="__codelineno-38-2" href="#__codelineno-38-2"></a>$<span class="w"> </span><span class="nv">$OPAE_PLATFORM_ROOT</span>/bin/afu_synth
</code></pre></div>
<p>During the compilation phase, you will observe the Timing Analyzer uses the specified user clock frequency values as the target to close timing.</p>
<p><a class="glightbox" href="../images/AFU_Dev_Flow.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/AFU_Dev_Flow.png" /></a></p>
<p><a class="glightbox" href="../images/usrclk_timing.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/usrclk_timing.png" /></a></p>
<p><abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> developers must ensure the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> hardware design meets timing. The compilation of an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> that fails timing shows a message similar to the following.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-39-1" name="__codelineno-39-1" href="#__codelineno-39-1"></a>.
<a id="__codelineno-39-2" name="__codelineno-39-2" href="#__codelineno-39-2"></a>.
<a id="__codelineno-39-3" name="__codelineno-39-3" href="#__codelineno-39-3"></a>.
<a id="__codelineno-39-4" name="__codelineno-39-4" href="#__codelineno-39-4"></a>
<a id="__codelineno-39-5" name="__codelineno-39-5" href="#__codelineno-39-5"></a>Wrote<span class="w"> </span>host_chan_mmio.gbs
<a id="__codelineno-39-6" name="__codelineno-39-6" href="#__codelineno-39-6"></a>
<a id="__codelineno-39-7" name="__codelineno-39-7" href="#__codelineno-39-7"></a><span class="o">===========================================================================</span>
<a id="__codelineno-39-8" name="__codelineno-39-8" href="#__codelineno-39-8"></a><span class="w"> </span>PR<span class="w"> </span>AFU<span class="w"> </span>compilation<span class="w"> </span><span class="nb">complete</span>
<a id="__codelineno-39-9" name="__codelineno-39-9" href="#__codelineno-39-9"></a><span class="w"> </span>AFU<span class="w"> </span>gbs<span class="w"> </span>file<span class="w"> </span>is<span class="w"> </span><span class="s1">&#39;host_chan_mmio.gbs&#39;</span>
<a id="__codelineno-39-10" name="__codelineno-39-10" href="#__codelineno-39-10"></a>
<a id="__codelineno-39-11" name="__codelineno-39-11" href="#__codelineno-39-11"></a><span class="w">  </span>***<span class="w"> </span>Design<span class="w"> </span>does<span class="w"> </span>not<span class="w"> </span>meet<span class="w"> </span>timing
<a id="__codelineno-39-12" name="__codelineno-39-12" href="#__codelineno-39-12"></a><span class="w">  </span>***<span class="w"> </span>See<span class="w"> </span>build/syn/syn_top/output_files/timing_report
<a id="__codelineno-39-13" name="__codelineno-39-13" href="#__codelineno-39-13"></a>
<a id="__codelineno-39-14" name="__codelineno-39-14" href="#__codelineno-39-14"></a><span class="o">===========================================================================</span>
</code></pre></div>
<p>The previous output indicates the location of the timing reports for the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> designer to identify the failing paths and perform the necessary design changes. Next, is a listing of the timing report files from a <code>host_chan_mmio</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> that fails to meet timing after modifying the user clock frequency values.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-40-1" name="__codelineno-40-1" href="#__codelineno-40-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_PLATFORM_AFU_BBB</span>/plat_if_tests/host_chan_mmio/f2000x/build_f2000x_afu_clks
<a id="__codelineno-40-2" name="__codelineno-40-2" href="#__codelineno-40-2"></a>$<span class="w"> </span>ls<span class="w"> </span>build/syn/syn_top/output_files/timing_report
<a id="__codelineno-40-3" name="__codelineno-40-3" href="#__codelineno-40-3"></a>
<a id="__codelineno-40-4" name="__codelineno-40-4" href="#__codelineno-40-4"></a>clocks.rpt<span class="w">  </span>clocks.sta.fail.summary<span class="w">  </span>clocks.sta.pass.summary
</code></pre></div>
<blockquote>
<p><strong>Warning:</strong> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> developers must inform software developers of the maximum operating frequency (Fmax) of the user clocks to avoid any unexpected behavior of the accelerator and potentially of the overall system.</p>
</blockquote>
<h2 id="4-simulating-an-afu-using-ase"><strong>4. Simulating an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> using ASE</strong><a class="headerlink" href="#4-simulating-an-afu-using-ase" title="Permanent link">&para;</a></h2>
<p>The Application Simulation Environment (ASE) is a hardware/software co-simulation environment for your <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>. See diagram below illustrating ASE operation:</p>
<p><a class="glightbox" href="../images/ASE_HighLevel.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ASE_HighLevel.png" /></a></p>
<p>ASE uses the simulator Direct Programming Interface (DPI) to provide HW/SW connectivity.  The PCIe connection to the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> under testing is emulated with a transactional model.</p>
<p>The following list describes ASE operation:</p>
<ul>
<li>Attempts to replicate the transactions that will be seen in real system.</li>
<li>Provides a memory model to <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>, so illegal memory accesses can be identified early.</li>
<li>Not a cache simulator.</li>
<li>Does not guarantee synthesizability or timing closure.</li>
<li>Does not model system latency.</li>
<li>No administrator privileges are needed to run ASE.  All code is user level.</li>
</ul>
<p>The remainder of this section is a tutorial providing the steps on how to run ASE with either Synopsys® VCS® or Siemens® QuestaSim® using an example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> and the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> build tree previously created in this guide.</p>
<h3 id="41-set-up-steps-to-run-ase"><strong>4.1. Set Up Steps to Run ASE</strong><a class="headerlink" href="#41-set-up-steps-to-run-ase" title="Permanent link">&para;</a></h3>
<p>In this section you will set up your server to support ASE by independently downloading and installing <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> and ASE. Then, set up the required environment variables.</p>
<h4 id="411-install-opae-sdk"><strong>4.1.1. Install <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr></strong><a class="headerlink" href="#411-install-opae-sdk" title="Permanent link">&para;</a></h4>
<p>Follow the instructions documented in the Getting Started Guide: Open FPGA Stack for Intel® Agilex® FPGAs Targeting the Intel® FPGA SmartNIC N6001-PL, section <a href="https://ofs.github.io/hw/f2000x/user_guides/ug_qs_ofs_f2000x/ug_qs_ofs_f2000x/#62-installing-the-opae-sdk-on-the-host">6.2 Installing the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> On the Host</a> to build and install the required <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> for the Intel IPU Platform F2000X-PL card.</p>
<p>The F2000x SKU2 card requires <strong>2.5.0-3</strong>. Follow the instructions provided in the Getting Started Guide: Open FPGA Stack for Intel® Agilex® FPGAs Targeting the Intel® FPGA SmartNIC N6001-PL, section <a href="https://ofs.github.io/hw/f2000x/user_guides/ug_qs_ofs_f2000x/ug_qs_ofs_f2000x/#62-installing-the-opae-sdk-on-the-host">6.2 Installing the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> On the Host</a>. However, just make sure to check out the cloned repository to tag <strong>2.5.0-3</strong> and branch <strong>release/2.5.0</strong>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-41-1" name="__codelineno-41-1" href="#__codelineno-41-1"></a>$<span class="w"> </span>git<span class="w"> </span>checkout<span class="w"> </span>tags/2.5.0-3<span class="w"> </span>-b<span class="w"> </span>release/2.5.0
</code></pre></div>
<h4 id="412-install-ase-tools"><strong>4.1.2 Install ASE Tools</strong><a class="headerlink" href="#412-install-ase-tools" title="Permanent link">&para;</a></h4>
<p>ASE is an RTL simulator for OPAE-based AFUs. The simulator emulates both the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> software user space API and the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> RTL interface. The majority of the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> as well as devices such as PCIe and local memory are emulated with simple functional models.</p>
<p>ASE must be installed separatedly from the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr>. However, the recommendation is to install it in the same target directory as <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr>.</p>
<ol>
<li>
<p>If not done already, set the environment variables as described in section, <a href="#2-set-up-afu-development-environment">Set Up <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Development Environment</a>.</p>
</li>
<li>
<p>Clone the <code>opae-sim</code> repository.</p>
</li>
</ol>
<p><div class="highlight"><pre><span></span><code><a id="__codelineno-42-1" name="__codelineno-42-1" href="#__codelineno-42-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>
<a id="__codelineno-42-2" name="__codelineno-42-2" href="#__codelineno-42-2"></a>$<span class="w"> </span>git<span class="w"> </span>clone<span class="w"> </span>https://github.com/OFS/opae-sim.git
<a id="__codelineno-42-3" name="__codelineno-42-3" href="#__codelineno-42-3"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>opae-sim
<a id="__codelineno-42-4" name="__codelineno-42-4" href="#__codelineno-42-4"></a>$<span class="w"> </span>git<span class="w"> </span>checkout<span class="w"> </span>tags/2.5.0-2<span class="w"> </span>-b<span class="w"> </span>release/2.5.0<span class="w"> </span>
</code></pre></div>
2. Building ASE requires the include file <code>mock/opae_std.h</code>. If the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> was installed under the default system directories, the <strong>C_INCLUDE_PATH</strong> variable must be set as follows. </p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-43-1" name="__codelineno-43-1" href="#__codelineno-43-1"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">C_INCLUDE_PATH</span><span class="o">=</span>/usr/src/debug/opae-2.5.0-3.el8.x86_64/tests/framework
</code></pre></div>
<ol>
<li>Create a build directory and build ASE to be installed under the default system directories along with <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr>.</li>
</ol>
<div class="highlight"><pre><span></span><code><a id="__codelineno-44-1" name="__codelineno-44-1" href="#__codelineno-44-1"></a>$<span class="w"> </span>mkdir<span class="w"> </span>build
<a id="__codelineno-44-2" name="__codelineno-44-2" href="#__codelineno-44-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>build
<a id="__codelineno-44-3" name="__codelineno-44-3" href="#__codelineno-44-3"></a>$<span class="w"> </span>cmake<span class="w">  </span>-DCMAKE_INSTALL_PREFIX<span class="o">=</span>/usr<span class="w"> </span>..
<a id="__codelineno-44-4" name="__codelineno-44-4" href="#__codelineno-44-4"></a>$<span class="w"> </span>make
</code></pre></div>
<p>Optionally, if the desire is to install ASE binaries in a different location to the system's default, provide the path to CMAKE through the CMAKE_INSTALL_PREFIX switch, as follows.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-45-1" name="__codelineno-45-1" href="#__codelineno-45-1"></a>$<span class="w"> </span>cmake<span class="w"> </span>-DCMAKE_INSTALL_PREFIX<span class="o">=</span>&lt;&lt;/some/arbitrary/path&gt;&gt;<span class="w"> </span>..<span class="w">  </span>
</code></pre></div>
<ol>
<li>Install ASE binaries and libraries under the system directory <code>/usr</code>.</li>
</ol>
<div class="highlight"><pre><span></span><code><a id="__codelineno-46-1" name="__codelineno-46-1" href="#__codelineno-46-1"></a>$<span class="w"> </span>sudo<span class="w"> </span>make<span class="w"> </span>install<span class="w">  </span>
</code></pre></div>
<h4 id="413-setup-required-ase-environment-variables"><strong>4.1.3. Setup Required ASE Environment Variables</strong><a class="headerlink" href="#413-setup-required-ase-environment-variables" title="Permanent link">&para;</a></h4>
<p>The values set to the following environment variables assume the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> and ASE were installed in the default system directories below <code>/usr</code>. Setup these variables in the shell where ASE will be executed. You may wish to add these variables to the script you created to facilitate configuring your environment.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-47-1" name="__codelineno-47-1" href="#__codelineno-47-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>/usr/bin
<a id="__codelineno-47-2" name="__codelineno-47-2" href="#__codelineno-47-2"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span><span class="nv">$PWD</span>:<span class="nv">$PATH</span>
<a id="__codelineno-47-3" name="__codelineno-47-3" href="#__codelineno-47-3"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>/usr/lib/python*/site-packages
<a id="__codelineno-47-4" name="__codelineno-47-4" href="#__codelineno-47-4"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">PYTHONPATH</span><span class="o">=</span><span class="nv">$PWD</span>
<a id="__codelineno-47-5" name="__codelineno-47-5" href="#__codelineno-47-5"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>/usr/lib
<a id="__codelineno-47-6" name="__codelineno-47-6" href="#__codelineno-47-6"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">LIBRARY_PATH</span><span class="o">=</span><span class="nv">$PWD</span>
<a id="__codelineno-47-7" name="__codelineno-47-7" href="#__codelineno-47-7"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>/usr/lib64
<a id="__codelineno-47-8" name="__codelineno-47-8" href="#__codelineno-47-8"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">LD_LIBRARY_PATH</span><span class="o">=</span><span class="nv">$PWD</span>
<a id="__codelineno-47-9" name="__codelineno-47-9" href="#__codelineno-47-9"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>/ofs-platform-afu-bbb
<a id="__codelineno-47-10" name="__codelineno-47-10" href="#__codelineno-47-10"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">OFS_PLATFORM_AFU_BBB</span><span class="o">=</span><span class="nv">$PWD</span>
<a id="__codelineno-47-11" name="__codelineno-47-11" href="#__codelineno-47-11"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/work_pr/pr_build_template
<a id="__codelineno-47-12" name="__codelineno-47-12" href="#__codelineno-47-12"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">OPAE_PLATFORM_ROOT</span><span class="o">=</span><span class="nv">$PWD</span>
<a id="__codelineno-47-13" name="__codelineno-47-13" href="#__codelineno-47-13"></a>
<a id="__codelineno-47-14" name="__codelineno-47-14" href="#__codelineno-47-14"></a><span class="w">  </span><span class="c1">## For VCS, set the following:</span>
<a id="__codelineno-47-15" name="__codelineno-47-15" href="#__codelineno-47-15"></a>
<a id="__codelineno-47-16" name="__codelineno-47-16" href="#__codelineno-47-16"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">VCS_HOME</span><span class="o">=</span>&lt;Set<span class="w"> </span>the<span class="w"> </span>path<span class="w"> </span>to<span class="w"> </span>VCS<span class="w"> </span>installation<span class="w"> </span>directory&gt;
<a id="__codelineno-47-17" name="__codelineno-47-17" href="#__codelineno-47-17"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span><span class="nv">$VCS_HOME</span>/bin:<span class="nv">$PATH</span>
<a id="__codelineno-47-18" name="__codelineno-47-18" href="#__codelineno-47-18"></a>
<a id="__codelineno-47-19" name="__codelineno-47-19" href="#__codelineno-47-19"></a><span class="w">  </span><span class="c1">## For QuestaSIM, set the following:</span>
<a id="__codelineno-47-20" name="__codelineno-47-20" href="#__codelineno-47-20"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">MTI_HOME</span><span class="o">=</span>&lt;path<span class="w"> </span>to<span class="w"> </span>Modelsim<span class="w"> </span>installation<span class="w"> </span>directory&gt;
<a id="__codelineno-47-21" name="__codelineno-47-21" href="#__codelineno-47-21"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span><span class="nv">$MTI_HOME</span>/linux_x86_64/:<span class="nv">$MTI_HOME</span>/bin/:<span class="nv">$PATH</span>
</code></pre></div>
<h3 id="42-simulating-the-host_chan_mmio-afu"><strong>4.2. Simulating the host_chan_mmio <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></strong><a class="headerlink" href="#42-simulating-the-host_chan_mmio-afu" title="Permanent link">&para;</a></h3>
<p>The <code>$OFS_PLATFORM_AFU_BBB/plat_if_tests/host_chan_mmio</code> is a simple example demonstrating both hardware and software access to an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>. The <code>host_chan_mmio</code> example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> consists of the following files:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-48-1" name="__codelineno-48-1" href="#__codelineno-48-1"></a>host_chan_mmio
<a id="__codelineno-48-2" name="__codelineno-48-2" href="#__codelineno-48-2"></a>├── hw
<a id="__codelineno-48-3" name="__codelineno-48-3" href="#__codelineno-48-3"></a>│   └── rtl
<a id="__codelineno-48-4" name="__codelineno-48-4" href="#__codelineno-48-4"></a>│       ├── avalon
<a id="__codelineno-48-5" name="__codelineno-48-5" href="#__codelineno-48-5"></a>│       │   ├── afu_avalon512.sv
<a id="__codelineno-48-6" name="__codelineno-48-6" href="#__codelineno-48-6"></a>│       │   ├── afu_avalon.sv
<a id="__codelineno-48-7" name="__codelineno-48-7" href="#__codelineno-48-7"></a>│       │   ├── ofs_plat_afu_avalon512.sv
<a id="__codelineno-48-8" name="__codelineno-48-8" href="#__codelineno-48-8"></a>│       │   ├── ofs_plat_afu_avalon_from_ccip.sv
<a id="__codelineno-48-9" name="__codelineno-48-9" href="#__codelineno-48-9"></a>│       │   └── ofs_plat_afu_avalon.sv
<a id="__codelineno-48-10" name="__codelineno-48-10" href="#__codelineno-48-10"></a>│       ├── axi
<a id="__codelineno-48-11" name="__codelineno-48-11" href="#__codelineno-48-11"></a>│       │   ├── afu_axi512.sv
<a id="__codelineno-48-12" name="__codelineno-48-12" href="#__codelineno-48-12"></a>│       │   ├── afu_axi.sv
<a id="__codelineno-48-13" name="__codelineno-48-13" href="#__codelineno-48-13"></a>│       │   ├── ofs_plat_afu_axi512.sv
<a id="__codelineno-48-14" name="__codelineno-48-14" href="#__codelineno-48-14"></a>│       │   ├── ofs_plat_afu_axi_from_ccip.sv
<a id="__codelineno-48-15" name="__codelineno-48-15" href="#__codelineno-48-15"></a>│       │   └── ofs_plat_afu_axi.sv
<a id="__codelineno-48-16" name="__codelineno-48-16" href="#__codelineno-48-16"></a>│       ├── host_chan_mmio.json
<a id="__codelineno-48-17" name="__codelineno-48-17" href="#__codelineno-48-17"></a>│       ├── test_mmio_avalon0_from_ccip.txt
<a id="__codelineno-48-18" name="__codelineno-48-18" href="#__codelineno-48-18"></a>│       ├── test_mmio_avalon1.txt
<a id="__codelineno-48-19" name="__codelineno-48-19" href="#__codelineno-48-19"></a>│       ├── test_mmio_avalon2_512rw.txt
<a id="__codelineno-48-20" name="__codelineno-48-20" href="#__codelineno-48-20"></a>│       ├── test_mmio_axi0_from_ccip.txt
<a id="__codelineno-48-21" name="__codelineno-48-21" href="#__codelineno-48-21"></a>│       ├── test_mmio_axi1.txt
<a id="__codelineno-48-22" name="__codelineno-48-22" href="#__codelineno-48-22"></a>│       └── test_mmio_axi2_512rw.txt
<a id="__codelineno-48-23" name="__codelineno-48-23" href="#__codelineno-48-23"></a>└── sw
<a id="__codelineno-48-24" name="__codelineno-48-24" href="#__codelineno-48-24"></a>    ├── main.c
<a id="__codelineno-48-25" name="__codelineno-48-25" href="#__codelineno-48-25"></a>    ├── Makefile
</code></pre></div>
<p>This example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> contains examples using both Avalon and AXI interface buses. This guide will use the AXI version of the <code>host_chan_mmio</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>.</p>
<p>ASE uses client-server application architecture to deliver hardware/software co-simulation.  You require one shell for the hardware based simulation and another shell where the software application is running. The hardware is started first with a simulation compilation and simulator startup script, once the simulator has loaded the design, it will wait until the software process starts. Once the software process starts, the simulator proceeds.  Transaction logging and waveform capture is performed.</p>
<h4 id="421-set-up-and-run-the-hw-simulation-process"><strong>4.2.1 Set Up and Run the HW Simulation Process</strong><a class="headerlink" href="#421-set-up-and-run-the-hw-simulation-process" title="Permanent link">&para;</a></h4>
<p>You will run the <code>afu_sim_setup</code> script to create the scripts for running the ASE environment.  The <code>afu_sim_setup</code> script has the following usage:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-49-1" name="__codelineno-49-1" href="#__codelineno-49-1"></a>usage: afu_sim_setup [-h] -s SOURCES [-p PLATFORM] [-t {VCS,QUESTA,MODELSIM}]
<a id="__codelineno-49-2" name="__codelineno-49-2" href="#__codelineno-49-2"></a>                     [-f] [--ase-mode ASE_MODE] [--ase-verbose]
<a id="__codelineno-49-3" name="__codelineno-49-3" href="#__codelineno-49-3"></a>                     dst
<a id="__codelineno-49-4" name="__codelineno-49-4" href="#__codelineno-49-4"></a>
<a id="__codelineno-49-5" name="__codelineno-49-5" href="#__codelineno-49-5"></a>Generate an ASE simulation environment for an AFU. An ASE environment is
<a id="__codelineno-49-6" name="__codelineno-49-6" href="#__codelineno-49-6"></a>instantiated from the OPAE installation and then configured for the specified
<a id="__codelineno-49-7" name="__codelineno-49-7" href="#__codelineno-49-7"></a>AFU. AFU source files are specified in a text file that is parsed by
<a id="__codelineno-49-8" name="__codelineno-49-8" href="#__codelineno-49-8"></a>rtl_src_config, which is also part of the OPAE base environment.
<a id="__codelineno-49-9" name="__codelineno-49-9" href="#__codelineno-49-9"></a>
<a id="__codelineno-49-10" name="__codelineno-49-10" href="#__codelineno-49-10"></a>positional arguments:
<a id="__codelineno-49-11" name="__codelineno-49-11" href="#__codelineno-49-11"></a>  dst                   Target directory path (directory must not exist).
<a id="__codelineno-49-12" name="__codelineno-49-12" href="#__codelineno-49-12"></a>
<a id="__codelineno-49-13" name="__codelineno-49-13" href="#__codelineno-49-13"></a>optional arguments:
<a id="__codelineno-49-14" name="__codelineno-49-14" href="#__codelineno-49-14"></a>  -h, --help            show this help message and exit
<a id="__codelineno-49-15" name="__codelineno-49-15" href="#__codelineno-49-15"></a>  -s SOURCES, --sources SOURCES
<a id="__codelineno-49-16" name="__codelineno-49-16" href="#__codelineno-49-16"></a>                        AFU source specification file that will be passed to
<a id="__codelineno-49-17" name="__codelineno-49-17" href="#__codelineno-49-17"></a>                        rtl_src_config. See &quot;rtl_src_config --help&quot; for the
<a id="__codelineno-49-18" name="__codelineno-49-18" href="#__codelineno-49-18"></a>                        file&#39;s syntax. rtl_src_config translates the source
<a id="__codelineno-49-19" name="__codelineno-49-19" href="#__codelineno-49-19"></a>                        list into either Quartus or RTL simulator syntax.
<a id="__codelineno-49-20" name="__codelineno-49-20" href="#__codelineno-49-20"></a>  -p PLATFORM, --platform PLATFORM
<a id="__codelineno-49-21" name="__codelineno-49-21" href="#__codelineno-49-21"></a>                        FPGA Platform to simulate.
<a id="__codelineno-49-22" name="__codelineno-49-22" href="#__codelineno-49-22"></a>  -t {VCS,QUESTA,MODELSIM}, --tool {VCS,QUESTA,MODELSIM}
<a id="__codelineno-49-23" name="__codelineno-49-23" href="#__codelineno-49-23"></a>                        Default simulator.
<a id="__codelineno-49-24" name="__codelineno-49-24" href="#__codelineno-49-24"></a>  -f, --force           Overwrite target directory if it exists.
<a id="__codelineno-49-25" name="__codelineno-49-25" href="#__codelineno-49-25"></a>  --ase-mode ASE_MODE   ASE execution mode (default, mode 3, exits on
<a id="__codelineno-49-26" name="__codelineno-49-26" href="#__codelineno-49-26"></a>                        completion). See ase.cfg in the target directory.
<a id="__codelineno-49-27" name="__codelineno-49-27" href="#__codelineno-49-27"></a>  --ase-verbose         When set, ASE prints each CCI-P transaction to the
<a id="__codelineno-49-28" name="__codelineno-49-28" href="#__codelineno-49-28"></a>                        command line. Transactions are always logged to
<a id="__codelineno-49-29" name="__codelineno-49-29" href="#__codelineno-49-29"></a>                        work/ccip_transactions.tsv, even when not set. This
<a id="__codelineno-49-30" name="__codelineno-49-30" href="#__codelineno-49-30"></a>                        switch sets ENABLE_CL_VIEW in ase.cfg.
</code></pre></div>
<p>Run <code>afu_sim_setup</code> to create the ASE simulation environment for the <code>host_chan_mmio</code> example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>. The <code>'-t VCS'</code> option indicates to prepare the ASE simulation environment for Synopsys® VCS®.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-50-1" name="__codelineno-50-1" href="#__codelineno-50-1"></a>$ mkdir -p $OFS_PLATFORM_AFU_BBB/plat_if_tests/host_chan_mmio/f2000x
<a id="__codelineno-50-2" name="__codelineno-50-2" href="#__codelineno-50-2"></a>$ cd $OFS_PLATFORM_AFU_BBB/plat_if_tests/host_chan_mmio/f2000x
<a id="__codelineno-50-3" name="__codelineno-50-3" href="#__codelineno-50-3"></a>
<a id="__codelineno-50-4" name="__codelineno-50-4" href="#__codelineno-50-4"></a>$ afu_sim_setup -s $OFS_PLATFORM_AFU_BBB/plat_if_tests/host_chan_mmio/hw/rtl/test_mmio_axi1.txt -t VCS simulation
<a id="__codelineno-50-5" name="__codelineno-50-5" href="#__codelineno-50-5"></a>
<a id="__codelineno-50-6" name="__codelineno-50-6" href="#__codelineno-50-6"></a>Copying ASE from /opae-sdk/install-opae-sdk/share/opae/ase...
<a id="__codelineno-50-7" name="__codelineno-50-7" href="#__codelineno-50-7"></a>#################################################################
<a id="__codelineno-50-8" name="__codelineno-50-8" href="#__codelineno-50-8"></a>#                                                               #
<a id="__codelineno-50-9" name="__codelineno-50-9" href="#__codelineno-50-9"></a>#             OPAE Intel(R) Xeon(R) + FPGA Library              #
<a id="__codelineno-50-10" name="__codelineno-50-10" href="#__codelineno-50-10"></a>#               AFU Simulation Environment (ASE)                #
<a id="__codelineno-50-11" name="__codelineno-50-11" href="#__codelineno-50-11"></a>#                                                               #
<a id="__codelineno-50-12" name="__codelineno-50-12" href="#__codelineno-50-12"></a>#################################################################
<a id="__codelineno-50-13" name="__codelineno-50-13" href="#__codelineno-50-13"></a>
<a id="__codelineno-50-14" name="__codelineno-50-14" href="#__codelineno-50-14"></a>Tool Brand: VCS
<a id="__codelineno-50-15" name="__codelineno-50-15" href="#__codelineno-50-15"></a>Loading platform database: /ofs-f2000x-pl/work_pr/build_tree/hw/lib/platform/platform_db/ofs_agilex_adp.json
<a id="__codelineno-50-16" name="__codelineno-50-16" href="#__codelineno-50-16"></a>Loading platform-params database: /usr/share/opae/platform/platform_db/platform_defaults.json
<a id="__codelineno-50-17" name="__codelineno-50-17" href="#__codelineno-50-17"></a>Loading AFU database: /usr/share/opae/platform/afu_top_ifc_db/ofs_plat_afu.json
<a id="__codelineno-50-18" name="__codelineno-50-18" href="#__codelineno-50-18"></a>Writing rtl/platform_afu_top_config.vh
<a id="__codelineno-50-19" name="__codelineno-50-19" href="#__codelineno-50-19"></a>Writing rtl/platform_if_addenda.txt
<a id="__codelineno-50-20" name="__codelineno-50-20" href="#__codelineno-50-20"></a>Writing rtl/platform_if_includes.txt
<a id="__codelineno-50-21" name="__codelineno-50-21" href="#__codelineno-50-21"></a>Writing rtl/ase_platform_name.txt
<a id="__codelineno-50-22" name="__codelineno-50-22" href="#__codelineno-50-22"></a>Writing rtl/ase_platform_config.mk and rtl/ase_platform_config.cmake
<a id="__codelineno-50-23" name="__codelineno-50-23" href="#__codelineno-50-23"></a>ASE Platform: discrete (FPGA_PLATFORM_DISCRETE)
</code></pre></div>
<p>The <code>afu_sim_setup</code> creates the ASE scripts in the directory <code>host_chan_mmio_sim</code> where the <code>afu_sim_setup</code> script was run.  Start the simulator as shown below:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-51-1" name="__codelineno-51-1" href="#__codelineno-51-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>simulation
<a id="__codelineno-51-2" name="__codelineno-51-2" href="#__codelineno-51-2"></a>$<span class="w"> </span>make
<a id="__codelineno-51-3" name="__codelineno-51-3" href="#__codelineno-51-3"></a>$<span class="w"> </span>make<span class="w"> </span>sim
</code></pre></div>
<p>This process launches the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> hardware simulator. Before moving to the next section, pay attention to the simulator output highlighted in the image below.</p>
<p><a class="glightbox" href="../images/ASE_HW.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ASE_HW.png" /></a></p>
<p>The simulation artifacts are stored in host_chan_mmio/work and consist of:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-52-1" name="__codelineno-52-1" href="#__codelineno-52-1"></a>log_ase_events.tsv
<a id="__codelineno-52-2" name="__codelineno-52-2" href="#__codelineno-52-2"></a>log_ofs_plat_host_chan.tsv 
<a id="__codelineno-52-3" name="__codelineno-52-3" href="#__codelineno-52-3"></a>log_ofs_plat_local_mem.tsv 
<a id="__codelineno-52-4" name="__codelineno-52-4" href="#__codelineno-52-4"></a>log_pf_vf_mux_A.tsv 
<a id="__codelineno-52-5" name="__codelineno-52-5" href="#__codelineno-52-5"></a>log_pf_vf_mux_B.tsv 
</code></pre></div>
<h4 id="422-set-up-and-run-the-sw-process"><strong>4.2.2 Set Up and Run the SW Process</strong><a class="headerlink" href="#422-set-up-and-run-the-sw-process" title="Permanent link">&para;</a></h4>
<p>Open an additional shell to build and run the host application that communicates with the actual <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> hardware. Set up the same environment variable you have set up in the shell you have been working on until this point. </p>
<p>Additionally, as indicated by the hardware simulator output that is currently executing in the "simulator shell", copy and paste the line <code>"export ASE_WORKDIR=..."</code>, into the new "software shell". See the last image of the previous section.</p>
<p><div class="highlight"><pre><span></span><code><a id="__codelineno-53-1" name="__codelineno-53-1" href="#__codelineno-53-1"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">ASE_WORKDIR</span><span class="o">=</span><span class="w"> </span><span class="s">&lt;&lt;as directed in HW simula</span>tion<span class="w"> </span>shell&gt;&gt;
</code></pre></div>
Then, go to the sw directory of the <code>host_chan_mmio</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> example to compile the host application.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-54-1" name="__codelineno-54-1" href="#__codelineno-54-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_PLATFORM_AFU_BBB</span>/plat_if_tests/host_chan_mmio/sw<span class="w">  </span>
<a id="__codelineno-54-2" name="__codelineno-54-2" href="#__codelineno-54-2"></a>$<span class="w"> </span>make
<a id="__codelineno-54-3" name="__codelineno-54-3" href="#__codelineno-54-3"></a>
<a id="__codelineno-54-4" name="__codelineno-54-4" href="#__codelineno-54-4"></a>afu_json_mgr<span class="w"> </span>json-info<span class="w"> </span>--afu-json<span class="o">=</span>../hw/rtl/host_chan_mmio.json<span class="w"> </span>--c-hdr<span class="o">=</span>obj/afu_json_info.h
<a id="__codelineno-54-5" name="__codelineno-54-5" href="#__codelineno-54-5"></a>Writing<span class="w"> </span>obj/afu_json_info.h
<a id="__codelineno-54-6" name="__codelineno-54-6" href="#__codelineno-54-6"></a>cc<span class="w"> </span>-g<span class="w"> </span>-O2<span class="w"> </span>-std<span class="o">=</span>gnu99<span class="w"> </span>-fstack-protector<span class="w"> </span>-fPIE<span class="w"> </span>-fPIC<span class="w"> </span>-D_FORTIFY_SOURCE<span class="o">=</span><span class="m">2</span><span class="w"> </span>-Wformat<span class="w"> </span>-Wformat-security<span class="w"> </span>-I../../common/sw<span class="w"> </span>-I./obj<span class="w"> </span>-c<span class="w"> </span>main.c<span class="w"> </span>-o<span class="w"> </span>obj/main.o
<a id="__codelineno-54-7" name="__codelineno-54-7" href="#__codelineno-54-7"></a>cc<span class="w"> </span>-g<span class="w"> </span>-O2<span class="w"> </span>-std<span class="o">=</span>gnu99<span class="w"> </span>-fstack-protector<span class="w"> </span>-fPIE<span class="w"> </span>-fPIC<span class="w"> </span>-D_FORTIFY_SOURCE<span class="o">=</span><span class="m">2</span><span class="w"> </span>-Wformat<span class="w"> </span>-Wformat-security<span class="w"> </span>-I../../common/sw<span class="w"> </span>-I./obj<span class="w"> </span>-c<span class="w"> </span>test_host_chan_mmio.c<span class="w"> </span>-o<span class="w"> </span>obj/test_host_chan_mmio.o
<a id="__codelineno-54-8" name="__codelineno-54-8" href="#__codelineno-54-8"></a>cc<span class="w"> </span>-g<span class="w"> </span>-O2<span class="w"> </span>-std<span class="o">=</span>gnu99<span class="w"> </span>-fstack-protector<span class="w"> </span>-fPIE<span class="w"> </span>-fPIC<span class="w"> </span>-D_FORTIFY_SOURCE<span class="o">=</span><span class="m">2</span><span class="w"> </span>-Wformat<span class="w"> </span>-Wformat-security<span class="w"> </span>-I../../common/sw<span class="w"> </span>-I./obj<span class="w"> </span>-c<span class="w"> </span>../../common/sw/connect.c<span class="w"> </span>-o<span class="w"> </span>obj/connect.o
<a id="__codelineno-54-9" name="__codelineno-54-9" href="#__codelineno-54-9"></a>cc<span class="w"> </span>-g<span class="w"> </span>-O2<span class="w"> </span>-std<span class="o">=</span>gnu99<span class="w"> </span>-fstack-protector<span class="w"> </span>-fPIE<span class="w"> </span>-fPIC<span class="w"> </span>-D_FORTIFY_SOURCE<span class="o">=</span><span class="m">2</span><span class="w"> </span>-Wformat<span class="w"> </span>-Wformat-security<span class="w"> </span>-I../../common/sw<span class="w"> </span>-I./obj<span class="w"> </span>-c<span class="w"> </span>../../common/sw/csr_mgr.c<span class="w"> </span>-o<span class="w"> </span>obj/csr_mgr.o
<a id="__codelineno-54-10" name="__codelineno-54-10" href="#__codelineno-54-10"></a>cc<span class="w"> </span>-g<span class="w"> </span>-O2<span class="w"> </span>-std<span class="o">=</span>gnu99<span class="w"> </span>-fstack-protector<span class="w"> </span>-fPIE<span class="w"> </span>-fPIC<span class="w"> </span>-D_FORTIFY_SOURCE<span class="o">=</span><span class="m">2</span><span class="w"> </span>-Wformat<span class="w"> </span>-Wformat-security<span class="w"> </span>-I../../common/sw<span class="w"> </span>-I./obj<span class="w"> </span>-c<span class="w"> </span>../../common/sw/hash32.c<span class="w"> </span>-o<span class="w"> </span>obj/hash32.o
<a id="__codelineno-54-11" name="__codelineno-54-11" href="#__codelineno-54-11"></a>cc<span class="w"> </span>-g<span class="w"> </span>-O2<span class="w"> </span>-std<span class="o">=</span>gnu99<span class="w"> </span>-fstack-protector<span class="w"> </span>-fPIE<span class="w"> </span>-fPIC<span class="w"> </span>-D_FORTIFY_SOURCE<span class="o">=</span><span class="m">2</span><span class="w"> </span>-Wformat<span class="w"> </span>-Wformat-security<span class="w"> </span>-I../../common/sw<span class="w"> </span>-I./obj<span class="w"> </span>-c<span class="w"> </span>../../common/sw/test_data.c<span class="w"> </span>-o<span class="w"> </span>obj/test_data.o
<a id="__codelineno-54-12" name="__codelineno-54-12" href="#__codelineno-54-12"></a>cc<span class="w"> </span>-o<span class="w"> </span>host_chan_mmio<span class="w"> </span>obj/main.o<span class="w"> </span>obj/test_host_chan_mmio.o<span class="w"> </span>obj/connect.o<span class="w"> </span>obj/csr_mgr.o<span class="w"> </span>obj/hash32.o<span class="w"> </span>obj/test_data.o<span class="w">  </span>-z<span class="w"> </span>noexecstack<span class="w"> </span>-z<span class="w"> </span>relro<span class="w"> </span>-z<span class="w"> </span>now<span class="w"> </span>-pie<span class="w"> </span>-luuid<span class="w"> </span>-lopae-c-ase
</code></pre></div>
<p>Now, launch the host application to exercise the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> hardware running on the simulator shell. The next image shows the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> hardware simulation process on the left side shell. The right hand shell shows the host application's output of a successful simulation.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-55-1" name="__codelineno-55-1" href="#__codelineno-55-1"></a>$<span class="w"> </span>with_ase<span class="w"> </span>./host_chan_mmio
<a id="__codelineno-55-2" name="__codelineno-55-2" href="#__codelineno-55-2"></a><span class="w">  </span><span class="o">[</span>APP<span class="o">]</span><span class="w">  </span>Initializing<span class="w"> </span>simulation<span class="w"> </span>session<span class="w"> </span>...
<a id="__codelineno-55-3" name="__codelineno-55-3" href="#__codelineno-55-3"></a>Running<span class="w"> </span><span class="k">in</span><span class="w"> </span>ASE<span class="w"> </span>mode
<a id="__codelineno-55-4" name="__codelineno-55-4" href="#__codelineno-55-4"></a>AFU<span class="w"> </span>ID:<span class="w">  </span>76d7ae9cf66b461f<span class="w"> </span>816a5428bcebdbc5
<a id="__codelineno-55-5" name="__codelineno-55-5" href="#__codelineno-55-5"></a>AFU<span class="w"> </span>MMIO<span class="w"> </span>interface:<span class="w"> </span>AXI<span class="w"> </span>Lite
<a id="__codelineno-55-6" name="__codelineno-55-6" href="#__codelineno-55-6"></a>AFU<span class="w"> </span>MMIO<span class="w"> </span><span class="nb">read</span><span class="w"> </span>bus<span class="w"> </span>width:<span class="w"> </span><span class="m">64</span><span class="w"> </span>bits
<a id="__codelineno-55-7" name="__codelineno-55-7" href="#__codelineno-55-7"></a><span class="m">512</span><span class="w"> </span>bit<span class="w"> </span>MMIO<span class="w"> </span>write<span class="w"> </span>supported:<span class="w"> </span>yes
<a id="__codelineno-55-8" name="__codelineno-55-8" href="#__codelineno-55-8"></a>AFU<span class="w"> </span>pClk<span class="w"> </span>frequency:<span class="w"> </span><span class="m">470</span><span class="w"> </span>MHz
<a id="__codelineno-55-9" name="__codelineno-55-9" href="#__codelineno-55-9"></a>
<a id="__codelineno-55-10" name="__codelineno-55-10" href="#__codelineno-55-10"></a>Testing<span class="w"> </span><span class="m">32</span><span class="w"> </span>bit<span class="w"> </span>MMIO<span class="w"> </span>reads:
<a id="__codelineno-55-11" name="__codelineno-55-11" href="#__codelineno-55-11"></a><span class="w">  </span>PASS<span class="w"> </span>-<span class="w"> </span><span class="m">4</span><span class="w"> </span>tests
<a id="__codelineno-55-12" name="__codelineno-55-12" href="#__codelineno-55-12"></a>
<a id="__codelineno-55-13" name="__codelineno-55-13" href="#__codelineno-55-13"></a>Testing<span class="w"> </span><span class="m">32</span><span class="w"> </span>bit<span class="w"> </span>MMIO<span class="w"> </span>writes:
<a id="__codelineno-55-14" name="__codelineno-55-14" href="#__codelineno-55-14"></a><span class="w">  </span>PASS<span class="w"> </span>-<span class="w"> </span><span class="m">5</span><span class="w"> </span>tests
<a id="__codelineno-55-15" name="__codelineno-55-15" href="#__codelineno-55-15"></a>
<a id="__codelineno-55-16" name="__codelineno-55-16" href="#__codelineno-55-16"></a>Testing<span class="w"> </span><span class="m">64</span><span class="w"> </span>bit<span class="w"> </span>MMIO<span class="w"> </span>writes:
<a id="__codelineno-55-17" name="__codelineno-55-17" href="#__codelineno-55-17"></a><span class="w">  </span>PASS<span class="w"> </span>-<span class="w"> </span><span class="m">5</span><span class="w"> </span>tests
<a id="__codelineno-55-18" name="__codelineno-55-18" href="#__codelineno-55-18"></a>
<a id="__codelineno-55-19" name="__codelineno-55-19" href="#__codelineno-55-19"></a>Testing<span class="w"> </span><span class="m">512</span><span class="w"> </span>bit<span class="w"> </span>MMIO<span class="w"> </span>writes:
<a id="__codelineno-55-20" name="__codelineno-55-20" href="#__codelineno-55-20"></a><span class="w">  </span>PASS
<a id="__codelineno-55-21" name="__codelineno-55-21" href="#__codelineno-55-21"></a><span class="w">  </span><span class="o">[</span>APP<span class="o">]</span><span class="w">  </span>Deinitializing<span class="w"> </span>simulation<span class="w"> </span>session
<a id="__codelineno-55-22" name="__codelineno-55-22" href="#__codelineno-55-22"></a><span class="w">  </span><span class="o">[</span>APP<span class="o">]</span><span class="w">         </span>Took<span class="w"> </span><span class="m">1</span>,003,771,568<span class="w"> </span>nsec
<a id="__codelineno-55-23" name="__codelineno-55-23" href="#__codelineno-55-23"></a><span class="w">  </span><span class="o">[</span>APP<span class="o">]</span><span class="w">  </span>Session<span class="w"> </span>ended
</code></pre></div>
<p><a class="glightbox" href="../images/ASE_Run.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ASE_Run.png" /></a>
<br/><br/></p>
<p>Finally, on the hardware simulation shell, you can view the wave forms by invoking the following command.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-56-1" name="__codelineno-56-1" href="#__codelineno-56-1"></a>$<span class="w"> </span>make<span class="w"> </span>wave
</code></pre></div>
<p>This brings up the Synopsys® VCS® simulator GUI and loads the simulation waveform files. Use the Hierarchy window to navigate to the <strong>afu</strong> instance located under, <code>ase_top | ase_top_plat | ase_afu_main_pcie_ss | ase_afu_main_emul | afu_main | port_afu_instances | ofs_plat_afu | afu</code> , as shown below.</p>
<p><a class="glightbox" href="../images/ASE_VCS_hier.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ASE_VCS_hier.png" /></a></p>
<p>Right click on the <code>afu (afu)</code> entry to display the drop-down menu. Then, click on <code>Add to Waves | New Wave View</code> to display the following waveforms window.</p>
<p><a class="glightbox" href="../images/ASE_VCS_AFU_waveforms.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ASE_VCS_AFU_waveforms.png" /></a></p>
<p></br></br></p>
<h3 id="43-simulating-the-hello_world-afu"><strong>4.3 Simulating the hello_world <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></strong><a class="headerlink" href="#43-simulating-the-hello_world-afu" title="Permanent link">&para;</a></h3>
<p>In this section you will quickly simulate the <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>-based <code>hello_world</code> sample <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> accompanying the examples-afu repository.</p>
<ol>
<li>
<p>Set the environment variables as described in section <a href="#41-set-up-steps-to-run-ase">4.1. Set Up Steps to Run ASE</a>.</p>
</li>
<li>
<p>Prepare an RTL simulation environment for the AXI version of the <code>hello_world</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>.</p>
<p>Simulation with ASE requires two software processes, one to simulate the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> RTL and the other to run the host software that excercises the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>. To construct an RTL simulation environment under the directory <code>simulation</code>, execute the following.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-57-1" name="__codelineno-57-1" href="#__codelineno-57-1"></a>$<span class="w"> </span>mkdir<span class="w"> </span>-p<span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>/examples-afu/tutorial/afu_types/01_pim_ifc/hello_world/f2000x
<a id="__codelineno-57-2" name="__codelineno-57-2" href="#__codelineno-57-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>/examples-afu/tutorial/afu_types/01_pim_ifc/hello_world/f2000x
<a id="__codelineno-57-3" name="__codelineno-57-3" href="#__codelineno-57-3"></a>$<span class="w"> </span>afu_sim_setup<span class="w"> </span>-s<span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>/examples-afu/tutorial/afu_types/01_pim_ifc/hello_world/hw/rtl/axi/sources.txt<span class="w"> </span>simulation
<a id="__codelineno-57-4" name="__codelineno-57-4" href="#__codelineno-57-4"></a>
<a id="__codelineno-57-5" name="__codelineno-57-5" href="#__codelineno-57-5"></a>
<a id="__codelineno-57-6" name="__codelineno-57-6" href="#__codelineno-57-6"></a>Copying<span class="w"> </span>ASE<span class="w"> </span>from<span class="w"> </span>/usr/local/share/opae/ase...
<a id="__codelineno-57-7" name="__codelineno-57-7" href="#__codelineno-57-7"></a><span class="c1">#################################################################</span>
<a id="__codelineno-57-8" name="__codelineno-57-8" href="#__codelineno-57-8"></a><span class="c1">#                                                               #</span>
<a id="__codelineno-57-9" name="__codelineno-57-9" href="#__codelineno-57-9"></a><span class="c1">#             OPAE Intel(R) Xeon(R) + FPGA Library              #</span>
<a id="__codelineno-57-10" name="__codelineno-57-10" href="#__codelineno-57-10"></a><span class="c1">#               AFU Simulation Environment (ASE)                #</span>
<a id="__codelineno-57-11" name="__codelineno-57-11" href="#__codelineno-57-11"></a><span class="c1">#                                                               #</span>
<a id="__codelineno-57-12" name="__codelineno-57-12" href="#__codelineno-57-12"></a><span class="c1">#################################################################</span>
<a id="__codelineno-57-13" name="__codelineno-57-13" href="#__codelineno-57-13"></a>
<a id="__codelineno-57-14" name="__codelineno-57-14" href="#__codelineno-57-14"></a>Tool<span class="w"> </span>Brand:<span class="w"> </span>VCS
<a id="__codelineno-57-15" name="__codelineno-57-15" href="#__codelineno-57-15"></a>Loading<span class="w"> </span>platform<span class="w"> </span>database:<span class="w"> </span>/home/&lt;user_area&gt;/ofs-f2000x-pl/work_pr/pr_build_template/hw/lib/platform/platform_db/ofs_agilex_adp.json
<a id="__codelineno-57-16" name="__codelineno-57-16" href="#__codelineno-57-16"></a>Loading<span class="w"> </span>platform-params<span class="w"> </span>database:<span class="w"> </span>/usr/share/opae/platform/platform_db/platform_defaults.json
<a id="__codelineno-57-17" name="__codelineno-57-17" href="#__codelineno-57-17"></a>Loading<span class="w"> </span>AFU<span class="w"> </span>database:<span class="w"> </span>/usr/share/opae/platform/afu_top_ifc_db/ofs_plat_afu.json
<a id="__codelineno-57-18" name="__codelineno-57-18" href="#__codelineno-57-18"></a>Writing<span class="w"> </span>rtl/platform_afu_top_config.vh
<a id="__codelineno-57-19" name="__codelineno-57-19" href="#__codelineno-57-19"></a>Writing<span class="w"> </span>rtl/platform_if_addenda.txt
<a id="__codelineno-57-20" name="__codelineno-57-20" href="#__codelineno-57-20"></a>Writing<span class="w"> </span>rtl/platform_if_includes.txt
<a id="__codelineno-57-21" name="__codelineno-57-21" href="#__codelineno-57-21"></a>Writing<span class="w"> </span>rtl/ase_platform_name.txt
<a id="__codelineno-57-22" name="__codelineno-57-22" href="#__codelineno-57-22"></a>Writing<span class="w"> </span>rtl/ase_platform_config.mk<span class="w"> </span>and<span class="w"> </span>rtl/ase_platform_config.cmake
<a id="__codelineno-57-23" name="__codelineno-57-23" href="#__codelineno-57-23"></a>ASE<span class="w"> </span>Platform:<span class="w"> </span>discrete<span class="w"> </span><span class="o">(</span>FPGA_PLATFORM_DISCRETE<span class="o">)</span>
</code></pre></div>
<p>The <code>afu_sim_setup</code> script constructs an ASE environment in the <code>hello_world_sim</code> subdirectory. If the command fails, confirm that the path to the afu_sim_setup is on your PATH environment variable (in the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> bin directory) and that your Python version is at least 2.7.</p>
</li>
<li>
<p>Build and execute the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> RTL simulator.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-58-1" name="__codelineno-58-1" href="#__codelineno-58-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>/examples-afu/tutorial/afu_types/01_pim_ifc/hello_world/f2000x/simulation
<a id="__codelineno-58-2" name="__codelineno-58-2" href="#__codelineno-58-2"></a>$<span class="w"> </span>make
<a id="__codelineno-58-3" name="__codelineno-58-3" href="#__codelineno-58-3"></a>$<span class="w"> </span>make<span class="w"> </span>sim<span class="w">  </span>
</code></pre></div>
<p>The previous commands will build and run the Synopsys® VCS® RTL simulator, which prints a message saying it is ready for simulation. The simulation process also prints a message instructing you to set the ASE_WORKDIR environment variable in a second shell.</p>
</li>
<li>
<p>Open a second shell where you will build and execute the host software. In this new "software shell", set up the environment variables you have set up so far in the "hardware simulation" shell.</p>
</li>
<li>
<p>Also, set the ASE_WORKDIR environment variable following the instructions given in the "hardware simulation" shell.</p>
<p><div class="highlight"><pre><span></span><code><a id="__codelineno-59-1" name="__codelineno-59-1" href="#__codelineno-59-1"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">ASE_WORKDIR</span><span class="o">=</span><span class="nv">$OFS_BUILD_ROOT</span>/examples-afu/tutorial/afu_types/01_pim_ifc/hello_world/f2000x/simulation/work
</code></pre></div>
6. Then, move to the <strong>sw</strong> directory of the <code>hello_world</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> sample to build the host software.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-60-1" name="__codelineno-60-1" href="#__codelineno-60-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>/examples-afu/tutorial/afu_types/01_pim_ifc/hello_world/sw
<a id="__codelineno-60-2" name="__codelineno-60-2" href="#__codelineno-60-2"></a>$<span class="w"> </span>make<span class="w">      </span>
</code></pre></div>
</li>
<li>
<p>Run the <code>hello_world</code> host application to resume the work of the RTL simulation. The host software process and the RTL simulation execute in lockstep. If successful, you should see the <strong>Hello world!</strong> output.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-61-1" name="__codelineno-61-1" href="#__codelineno-61-1"></a>$<span class="w"> </span>with_ase<span class="w"> </span>./hello_world
<a id="__codelineno-61-2" name="__codelineno-61-2" href="#__codelineno-61-2"></a>
<a id="__codelineno-61-3" name="__codelineno-61-3" href="#__codelineno-61-3"></a><span class="w">  </span><span class="o">[</span>APP<span class="o">]</span><span class="w">  </span>Initializing<span class="w"> </span>simulation<span class="w"> </span>session<span class="w"> </span>...
<a id="__codelineno-61-4" name="__codelineno-61-4" href="#__codelineno-61-4"></a>Hello<span class="w"> </span>world!
<a id="__codelineno-61-5" name="__codelineno-61-5" href="#__codelineno-61-5"></a><span class="w">  </span><span class="o">[</span>APP<span class="o">]</span><span class="w">  </span>Deinitializing<span class="w"> </span>simulation<span class="w"> </span>session
<a id="__codelineno-61-6" name="__codelineno-61-6" href="#__codelineno-61-6"></a><span class="w">  </span><span class="o">[</span>APP<span class="o">]</span><span class="w">         </span>Took<span class="w"> </span><span class="m">43</span>,978,424<span class="w"> </span>nsec
<a id="__codelineno-61-7" name="__codelineno-61-7" href="#__codelineno-61-7"></a><span class="w">  </span><span class="o">[</span>APP<span class="o">]</span><span class="w">  </span>Session<span class="w"> </span>ended
</code></pre></div>
<p>The image below shows the simulation of the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> hardware and the execution of the host application side-by-side.</p>
<p></br></p>
</li>
</ol>
<p><a class="glightbox" href="../images/ASE_Run_hello_world.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ASE_Run_hello_world.png" /></a></p>
<p></br></p>
<ol>
<li>
<p>Finally, on the hardware simulation shell, you can view the wave forms by invoking the following command.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-62-1" name="__codelineno-62-1" href="#__codelineno-62-1"></a>make<span class="w"> </span>wave
</code></pre></div>
<p>This brings up the DVE GUI and loads the simulation waveform files. Use the Hierarchy window to navigate to the <strong>afu</strong> instance located under, <code>ase_top | ase_top_plat | ase_afu_main_pcie_ss | ase_afu_main_emul | afu_main | port_afu_instances | ofs_plat_afu | hello_afu</code>, as shown below.</p>
</li>
</ol>
<p><a class="glightbox" href="../images/ASE_VCS_hier_hello_world.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ASE_VCS_hier_hello_world.png" /></a></p>
<p>Right click on the <code>hello_afu</code> entry to display the drop-down menu. Then, click on <code>Add to Waves | New Wave View</code> to display the following waveforms window.</p>
<p><a class="glightbox" href="../images/ASE_VCS_AFU_Hello_World_waveforms.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ASE_VCS_AFU_Hello_World_waveforms.png" /></a></p>
<p></br></br></p>
<h2 id="5-adding-remote-signal-tap-logic-analyzer-to-debug-the-afu"><strong>5. Adding Remote Signal Tap Logic Analyzer to debug the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></strong><a class="headerlink" href="#5-adding-remote-signal-tap-logic-analyzer-to-debug-the-afu" title="Permanent link">&para;</a></h2>
<p>Remote Signal Tap is currently not supported in F2000x base <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> configuration.</p>
<h2 id="6-how-to-modify-the-pfvf-mux-configuration"><strong>6. How to modify the PF/VF MUX configuration</strong><a class="headerlink" href="#6-how-to-modify-the-pfvf-mux-configuration" title="Permanent link">&para;</a></h2>
<p>For information on how to modify the PF/VF mapping for your own design, refer to the <a href="https://ofs.github.io/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs_f2000x">FPGA Interface Manager Developer Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Intel® Agilex® SoC Attach FPGAs</a>.</p>
<h2 id="notices-disclaimers">Notices &amp; Disclaimers<a class="headerlink" href="#notices-disclaimers" title="Permanent link">&para;</a></h2>
<p>Intel<sup>&reg;</sup> technologies may require enabled hardware, software or service activation.
No product or component can be absolutely secure. 
Performance varies by use, configuration and other factors.
Your costs and results may vary. 
You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.
No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document, with the sole exception that you may publish an unmodified copy. You may create software implementations based on this document and in compliance with the foregoing that are intended to execute on the Intel product(s) referenced in this document. No rights are granted to create modifications or derivatives of this document.
The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications.  Current characterized errata are available on request.
Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
You are responsible for safety of the overall system, including compliance with applicable safety-related requirements or standards. 
<sup>&copy;</sup> Intel Corporation.  Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries.  Other names and brands may be claimed as the property of others. </p>
<p>OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission of the Khronos Group™.  </p>





                
              </article>
            </div>
          
          
        </div>
        
          <button type="button" class="md-top md-icon" data-md-component="top" hidden>
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12Z"/></svg>
            Back to top
          </button>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    <script id="__config" type="application/json">{"base": "../../../../..", "features": ["navigation.instant", "navigation.tracking", "navigation.tabs", "navigation.tabs.sticky", "navigation.top", "navigation.indexes", "search.suggest", "search.highlight", "content.code.copy", "navigation.indexes", "toc.follow"], "search": "../../../../../assets/javascripts/workers/search.208ed371.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}}</script>
    
    
      <script src="../../../../../assets/javascripts/bundle.fac441b0.min.js"></script>
      
    
  <script>document$.subscribe(() => {const lightbox = GLightbox({"touchNavigation": true, "loop": false, "zoomable": true, "draggable": true, "openEffect": "zoom", "closeEffect": "zoom", "slideEffect": "slide"});})</script></body>
</html>