// Seed: 4267281988
module module_0 #(
    parameter id_3 = 32'd99
) (
    output supply1 id_0,
    output uwire   id_1
);
  wand _id_3 = -1;
  string id_4 = "";
  tri0 [1 'd0 ==  id_3 : 1 'b0] id_5 = -1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input tri id_2,
    output uwire id_3,
    input wire id_4,
    input tri1 id_5,
    input tri id_6,
    input wire id_7,
    input uwire id_8,
    output logic id_9,
    output wand id_10,
    output logic id_11
);
  initial begin : LABEL_0
    id_11 <= -1;
  end
  module_0 modCall_1 (
      id_10,
      id_10
  );
  assign modCall_1.id_0 = 0;
  id_13 :
  assert property (@(posedge id_7) id_4)
  else begin : LABEL_1
    id_9 = "";
  end
  assign id_0 = -1'b0;
endmodule
