// Seed: 2102125459
module module_0 (
    output supply1 id_0,
    output wand id_1,
    output supply1 id_2
);
endmodule
module module_1 (
    output supply1 id_0,
    output wire id_1,
    output wire id_2,
    input uwire id_3,
    input tri id_4,
    output wire id_5,
    input tri1 id_6,
    input tri1 id_7,
    output uwire id_8,
    output wire id_9,
    output uwire id_10,
    input supply1 id_11,
    input tri id_12
    , id_20,
    input tri id_13,
    input supply1 id_14,
    output uwire id_15,
    output wand id_16,
    input tri1 id_17,
    output wire id_18
);
  wire id_21;
  logic [-1 'b0 : -1] id_22;
  and primCall (id_1, id_4, id_14, id_17, id_22, id_21, id_3, id_11, id_7, id_13, id_12, id_6);
  module_0 modCall_1 (
      id_9,
      id_10,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
