set_property IOSTANDARD LVCMOS33 [get_ports {a_to_g_0[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a_to_g_0[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a_to_g_0[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a_to_g_0[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a_to_g_0[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a_to_g_0[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a_to_g_0[0]}]
set_property PACKAGE_PIN D4 [get_ports {a_to_g_0[6]}]
set_property PACKAGE_PIN E3 [get_ports {a_to_g_0[5]}]
set_property PACKAGE_PIN D3 [get_ports {a_to_g_0[4]}]
set_property PACKAGE_PIN F4 [get_ports {a_to_g_0[3]}]
set_property PACKAGE_PIN F3 [get_ports {a_to_g_0[2]}]
set_property PACKAGE_PIN E2 [get_ports {a_to_g_0[1]}]
set_property PACKAGE_PIN D2 [get_ports {a_to_g_0[0]}]
set_property PACKAGE_PIN B4 [get_ports {a_to_g_1[6]}]
set_property PACKAGE_PIN A4 [get_ports {a_to_g_1[5]}]
set_property PACKAGE_PIN A3 [get_ports {a_to_g_1[4]}]
set_property PACKAGE_PIN B1 [get_ports {a_to_g_1[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a_to_g_1[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a_to_g_1[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a_to_g_1[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a_to_g_1[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a_to_g_1[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a_to_g_1[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a_to_g_1[0]}]
set_property PACKAGE_PIN A1 [get_ports {a_to_g_1[2]}]
set_property PACKAGE_PIN B3 [get_ports {a_to_g_1[1]}]
set_property PACKAGE_PIN B2 [get_ports {a_to_g_1[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {an[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {an[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {an[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {an[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {an[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {an[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {an[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {an[0]}]
set_property PACKAGE_PIN G2 [get_ports {an[7]}]
set_property PACKAGE_PIN C2 [get_ports {an[6]}]
set_property PACKAGE_PIN C1 [get_ports {an[5]}]
set_property PACKAGE_PIN H1 [get_ports {an[4]}]
set_property PACKAGE_PIN G1 [get_ports {an[3]}]
set_property PACKAGE_PIN F1 [get_ports {an[2]}]
set_property PACKAGE_PIN E1 [get_ports {an[1]}]
set_property PACKAGE_PIN G6 [get_ports {an[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports rst_n]
set_property PACKAGE_PIN P17 [get_ports clk]
set_property PACKAGE_PIN U4 [get_ports rst_n]


set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[4]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[9]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[13]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[15]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[20]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[25]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[27]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[28]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[29]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[30]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[1]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[3]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[7]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[18]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[19]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[21]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[22]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[24]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[26]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[0]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[5]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[8]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[11]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[12]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[16]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[2]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[6]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[10]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[14]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[17]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[23]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_reg1[31]}]

set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[10]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[6]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[8]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[13]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[15]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[19]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[27]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[29]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[31]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[0]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[11]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[17]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[1]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[7]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[16]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[18]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[22]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[24]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[26]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[28]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[4]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[5]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[21]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[2]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[14]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[20]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[23]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[3]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[9]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[12]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[25]}]
set_property MARK_DEBUG true [get_nets {openriscv0/display_buffer0/display_reg1[30]}]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {openriscv0/display_buffer0/display_reg1[0]} {openriscv0/display_buffer0/display_reg1[1]} {openriscv0/display_buffer0/display_reg1[2]} {openriscv0/display_buffer0/display_reg1[3]} {openriscv0/display_buffer0/display_reg1[4]} {openriscv0/display_buffer0/display_reg1[5]} {openriscv0/display_buffer0/display_reg1[6]} {openriscv0/display_buffer0/display_reg1[7]} {openriscv0/display_buffer0/display_reg1[8]} {openriscv0/display_buffer0/display_reg1[9]} {openriscv0/display_buffer0/display_reg1[10]} {openriscv0/display_buffer0/display_reg1[11]} {openriscv0/display_buffer0/display_reg1[12]} {openriscv0/display_buffer0/display_reg1[13]} {openriscv0/display_buffer0/display_reg1[14]} {openriscv0/display_buffer0/display_reg1[15]} {openriscv0/display_buffer0/display_reg1[16]} {openriscv0/display_buffer0/display_reg1[17]} {openriscv0/display_buffer0/display_reg1[18]} {openriscv0/display_buffer0/display_reg1[19]} {openriscv0/display_buffer0/display_reg1[20]} {openriscv0/display_buffer0/display_reg1[21]} {openriscv0/display_buffer0/display_reg1[22]} {openriscv0/display_buffer0/display_reg1[23]} {openriscv0/display_buffer0/display_reg1[24]} {openriscv0/display_buffer0/display_reg1[25]} {openriscv0/display_buffer0/display_reg1[26]} {openriscv0/display_buffer0/display_reg1[27]} {openriscv0/display_buffer0/display_reg1[28]} {openriscv0/display_buffer0/display_reg1[29]} {openriscv0/display_buffer0/display_reg1[30]} {openriscv0/display_buffer0/display_reg1[31]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_IBUF_BUFG]
