From a3e4680521478ca276987a8b10cfa176b56cc5af Mon Sep 17 00:00:00 2001
From: Kevin Eyssartier <kevin.eyssartier@thalesgroup.com>
Date: Fri, 8 Jul 2022 15:39:47 +0200
Subject: [PATCH] rename ariane to cva6

---
 platform/fpga/{ariane => cva6}/config.mk  |  0
 platform/fpga/{ariane => cva6}/objects.mk |  0
 platform/fpga/{ariane => cva6}/platform.c | 80 +++++++++++------------
 3 files changed, 40 insertions(+), 40 deletions(-)
 rename platform/fpga/{ariane => cva6}/config.mk (100%)
 rename platform/fpga/{ariane => cva6}/objects.mk (100%)
 rename platform/fpga/{ariane => cva6}/platform.c (60%)

diff --git a/platform/fpga/ariane/config.mk b/platform/fpga/cva6/config.mk
similarity index 100%
rename from platform/fpga/ariane/config.mk
rename to platform/fpga/cva6/config.mk
diff --git a/platform/fpga/ariane/objects.mk b/platform/fpga/cva6/objects.mk
similarity index 100%
rename from platform/fpga/ariane/objects.mk
rename to platform/fpga/cva6/objects.mk
diff --git a/platform/fpga/ariane/platform.c b/platform/fpga/cva6/platform.c
similarity index 60%
rename from platform/fpga/ariane/platform.c
rename to platform/fpga/cva6/platform.c
index ea179e5..4035eb5 100644
--- a/platform/fpga/ariane/platform.c
+++ b/platform/fpga/cva6/platform.c
@@ -16,41 +16,41 @@
 #include <sbi_utils/serial/uart8250.h>
 #include <sbi_utils/sys/clint.h>
 
-#define ARIANE_UART_ADDR			0x10000000
-#define ARIANE_UART_FREQ			50000000
-#define ARIANE_UART_BAUDRATE			115200
-#define ARIANE_UART_REG_SHIFT			2
-#define ARIANE_UART_REG_WIDTH			4
-#define ARIANE_PLIC_ADDR			0xc000000
-#define ARIANE_PLIC_NUM_SOURCES			3
-#define ARIANE_HART_COUNT			1
-#define ARIANE_CLINT_ADDR			0x2000000
+#define CVA6_UART_ADDR			0x10000000
+#define CVA6_UART_FREQ			50000000
+#define CVA6_UART_BAUDRATE			115200
+#define CVA6_UART_REG_SHIFT			2
+#define CVA6_UART_REG_WIDTH			4
+#define CVA6_PLIC_ADDR			0xc000000
+#define CVA6_PLIC_NUM_SOURCES			3
+#define CVA6_HART_COUNT			1
+#define CVA6_CLINT_ADDR			0x2000000
 
 static struct plic_data plic = {
-	.addr = ARIANE_PLIC_ADDR,
-	.num_src = ARIANE_PLIC_NUM_SOURCES,
+	.addr = CVA6_PLIC_ADDR,
+	.num_src = CVA6_PLIC_NUM_SOURCES,
 };
 
 static struct clint_data clint = {
-	.addr = ARIANE_CLINT_ADDR,
+	.addr = CVA6_CLINT_ADDR,
 	.first_hartid = 0,
-	.hart_count = ARIANE_HART_COUNT,
+	.hart_count = CVA6_HART_COUNT,
 	.has_64bit_mmio = TRUE,
 };
 
 /*
- * Ariane platform early initialization.
+ * CVA6 platform early initialization.
  */
-static int ariane_early_init(bool cold_boot)
+static int cva6_early_init(bool cold_boot)
 {
 	/* For now nothing to do. */
 	return 0;
 }
 
 /*
- * Ariane platform final initialization.
+ * CVA6 platform final initialization.
  */
-static int ariane_final_init(bool cold_boot)
+static int cva6_final_init(bool cold_boot)
 {
 	void *fdt;
 
@@ -64,20 +64,20 @@ static int ariane_final_init(bool cold_boot)
 }
 
 /*
- * Initialize the ariane console.
+ * Initialize the cva6 console.
  */
-static int ariane_console_init(void)
+static int cva6_console_init(void)
 {
-	return uart8250_init(ARIANE_UART_ADDR,
-			     ARIANE_UART_FREQ,
-			     ARIANE_UART_BAUDRATE,
-			     ARIANE_UART_REG_SHIFT,
-			     ARIANE_UART_REG_WIDTH);
+	return uart8250_init(CVA6_UART_ADDR,
+			     CVA6_UART_FREQ,
+			     CVA6_UART_BAUDRATE,
+			     CVA6_UART_REG_SHIFT,
+			     CVA6_UART_REG_WIDTH);
 }
 
-static int plic_ariane_warm_irqchip_init(int m_cntx_id, int s_cntx_id)
+static int plic_cva6_warm_irqchip_init(int m_cntx_id, int s_cntx_id)
 {
-	size_t i, ie_words = ARIANE_PLIC_NUM_SOURCES / 32 + 1;
+	size_t i, ie_words = CVA6_PLIC_NUM_SOURCES / 32 + 1;
 
 	/* By default, enable all IRQs for M-mode of target HART */
 	if (m_cntx_id > -1) {
@@ -100,9 +100,9 @@ static int plic_ariane_warm_irqchip_init(int m_cntx_id, int s_cntx_id)
 }
 
 /*
- * Initialize the ariane interrupt controller for current HART.
+ * Initialize the cva6 interrupt controller for current HART.
  */
-static int ariane_irqchip_init(bool cold_boot)
+static int cva6_irqchip_init(bool cold_boot)
 {
 	u32 hartid = current_hartid();
 	int ret;
@@ -112,13 +112,13 @@ static int ariane_irqchip_init(bool cold_boot)
 		if (ret)
 			return ret;
 	}
-	return plic_ariane_warm_irqchip_init(2 * hartid, 2 * hartid + 1);
+	return plic_cva6_warm_irqchip_init(2 * hartid, 2 * hartid + 1);
 }
 
 /*
  * Initialize IPI for current HART.
  */
-static int ariane_ipi_init(bool cold_boot)
+static int cva6_ipi_init(bool cold_boot)
 {
 	int ret;
 
@@ -132,9 +132,9 @@ static int ariane_ipi_init(bool cold_boot)
 }
 
 /*
- * Initialize ariane timer for current HART.
+ * Initialize cva6 timer for current HART.
  */
-static int ariane_timer_init(bool cold_boot)
+static int cva6_timer_init(bool cold_boot)
 {
 	int ret;
 
@@ -151,16 +151,16 @@ static int ariane_timer_init(bool cold_boot)
  * Platform descriptor.
  */
 const struct sbi_platform_operations platform_ops = {
-	.early_init = ariane_early_init,
-	.final_init = ariane_final_init,
-	.console_init = ariane_console_init,
+	.early_init = cva6_early_init,
+	.final_init = cva6_final_init,
+	.console_init = cva6_console_init,
 	.console_putc = uart8250_putc,
 	.console_getc = uart8250_getc,
-	.irqchip_init = ariane_irqchip_init,
-	.ipi_init = ariane_ipi_init,
+	.irqchip_init = cva6_irqchip_init,
+	.ipi_init = cva6_ipi_init,
 	.ipi_send = clint_ipi_send,
 	.ipi_clear = clint_ipi_clear,
-	.timer_init = ariane_timer_init,
+	.timer_init = cva6_timer_init,
 	.timer_value = clint_timer_value,
 	.timer_event_start = clint_timer_event_start,
 	.timer_event_stop = clint_timer_event_stop,
@@ -169,9 +169,9 @@ const struct sbi_platform_operations platform_ops = {
 const struct sbi_platform platform = {
 	.opensbi_version = OPENSBI_VERSION,
 	.platform_version = SBI_PLATFORM_VERSION(0x0, 0x01),
-	.name = "ARIANE RISC-V",
+	.name = "CVA6 RISC-V",
 	.features = SBI_PLATFORM_DEFAULT_FEATURES,
-	.hart_count = ARIANE_HART_COUNT,
+	.hart_count = CVA6_HART_COUNT,
 	.hart_stack_size = SBI_PLATFORM_DEFAULT_HART_STACK_SIZE,
 	.platform_ops_addr = (unsigned long)&platform_ops
 };
