{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/javascript": [
       "\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/plain": [
       "{'axi_dma_in': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb02af510>,\n",
       "  'driver': pynq.lib.dma.DMA,\n",
       "  'fullpath': 'axi_dma_in',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'parameters': {'C_BASEADDR': '0x40400000',\n",
       "   'C_DLYTMR_RESOLUTION': '125',\n",
       "   'C_ENABLE_MULTI_CHANNEL': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_HIGHADDR': '0x4040FFFF',\n",
       "   'C_INCLUDE_MM2S': '1',\n",
       "   'C_INCLUDE_MM2S_DRE': '0',\n",
       "   'C_INCLUDE_MM2S_SF': '1',\n",
       "   'C_INCLUDE_S2MM': '0',\n",
       "   'C_INCLUDE_S2MM_DRE': '0',\n",
       "   'C_INCLUDE_S2MM_SF': '1',\n",
       "   'C_INCLUDE_SG': '0',\n",
       "   'C_INCREASE_THROUGHPUT': '0',\n",
       "   'C_MICRO_DMA': '0',\n",
       "   'C_MM2S_BURST_SIZE': '8',\n",
       "   'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_TDATA_WIDTH': '16',\n",
       "   'C_M_AXI_MM2S_ADDR_WIDTH': '64',\n",
       "   'C_M_AXI_MM2S_DATA_WIDTH': '64',\n",
       "   'C_M_AXI_S2MM_ADDR_WIDTH': '64',\n",
       "   'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_SG_ADDR_WIDTH': '64',\n",
       "   'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "   'C_NUM_MM2S_CHANNELS': '1',\n",
       "   'C_NUM_S2MM_CHANNELS': '1',\n",
       "   'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
       "   'C_S2MM_BURST_SIZE': '16',\n",
       "   'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
       "   'C_SG_LENGTH_WIDTH': '26',\n",
       "   'C_SG_USE_STSAPP_LENGTH': '0',\n",
       "   'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
       "   'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
       "   'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "   'Component_Name': 'design_1_axi_dma_0_1',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'c_addr_width': '64',\n",
       "   'c_dlytmr_resolution': '125',\n",
       "   'c_enable_multi_channel': '0',\n",
       "   'c_include_mm2s': '1',\n",
       "   'c_include_mm2s_dre': '0',\n",
       "   'c_include_mm2s_sf': '1',\n",
       "   'c_include_s2mm': '0',\n",
       "   'c_include_s2mm_dre': '0',\n",
       "   'c_include_s2mm_sf': '1',\n",
       "   'c_include_sg': '0',\n",
       "   'c_increase_throughput': '0',\n",
       "   'c_m_axi_mm2s_data_width': '64',\n",
       "   'c_m_axi_s2mm_data_width': '32',\n",
       "   'c_m_axis_mm2s_tdata_width': '16',\n",
       "   'c_micro_dma': '0',\n",
       "   'c_mm2s_burst_size': '8',\n",
       "   'c_num_mm2s_channels': '1',\n",
       "   'c_num_s2mm_channels': '1',\n",
       "   'c_prmry_is_aclk_async': '0',\n",
       "   'c_s2mm_burst_size': '16',\n",
       "   'c_s_axis_s2mm_tdata_width': '32',\n",
       "   'c_sg_include_stscntrl_strm': '0',\n",
       "   'c_sg_length_width': '26',\n",
       "   'c_sg_use_stsapp_length': '0',\n",
       "   'c_single_interface': '0'},\n",
       "  'phys_addr': 1077936128,\n",
       "  'registers': {'MM2S_CURDESC': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_CURDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_DMACR': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'MM2S DMA Control Register',\n",
       "    'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Dly_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IOC_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IRQDelay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IRQThreshold': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Keyhole': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_DMASR': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'MM2S DMA Status Register',\n",
       "    'fields': {'DMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'DMAIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'DMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Dly_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IOC_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IRQDelaySts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IRQThresholdSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Idle': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGDecErr': {'access': 'read-only',\n",
       "      'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGIncld': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGSlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_LENGTH': {'access': 'read-write',\n",
       "    'address_offset': 40,\n",
       "    'description': 'MM2S DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Transfer Length Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA': {'access': 'read-write',\n",
       "    'address_offset': 24,\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA_MSB': {'access': 'read-write',\n",
       "    'address_offset': 28,\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_TAILDESC': {'access': 'read-write',\n",
       "    'address_offset': 16,\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_TAILDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 20,\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_CURDESC': {'access': 'read-write',\n",
       "    'address_offset': 56,\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_CURDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 60,\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DA': {'access': 'read-write',\n",
       "    'address_offset': 72,\n",
       "    'description': 'S2MM DMA Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DA_MSB': {'access': 'read-write',\n",
       "    'address_offset': 76,\n",
       "    'description': 'S2MM Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DMACR': {'access': 'read-write',\n",
       "    'address_offset': 48,\n",
       "    'description': 'S2MM DMA Control Register',\n",
       "    'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Dly_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IOC_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IRQDelay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IRQThreshold': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Keyhole': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DMASR': {'access': 'read-write',\n",
       "    'address_offset': 52,\n",
       "    'description': 'S2MM DMA Status Register',\n",
       "    'fields': {'DMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'DMAIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'DMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Dly_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IOC_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IRQDelaySts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IRQThresholdSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Idle': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGDecErr': {'access': 'read-only',\n",
       "      'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGIncld': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGSlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_LENGTH': {'access': 'read-write',\n",
       "    'address_offset': 88,\n",
       "    'description': 'S2MM DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Transfer Length Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_TAILDESC': {'access': 'read-write',\n",
       "    'address_offset': 64,\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_TAILDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 68,\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'SG_CTL': {'access': 'read-write',\n",
       "    'address_offset': 44,\n",
       "    'description': 'Scatter/Gather User and Cache Control Register',\n",
       "    'fields': {'SG_CACHE': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register'},\n",
       "     'SG_USER': {'access': 'read-write',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_dma:7.1'},\n",
       " 'axi_dma_out': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb02af510>,\n",
       "  'driver': pynq.lib.dma.DMA,\n",
       "  'fullpath': 'axi_dma_out',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'parameters': {'C_BASEADDR': '0x40410000',\n",
       "   'C_DLYTMR_RESOLUTION': '125',\n",
       "   'C_ENABLE_MULTI_CHANNEL': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_HIGHADDR': '0x4041FFFF',\n",
       "   'C_INCLUDE_MM2S': '0',\n",
       "   'C_INCLUDE_MM2S_DRE': '0',\n",
       "   'C_INCLUDE_MM2S_SF': '1',\n",
       "   'C_INCLUDE_S2MM': '1',\n",
       "   'C_INCLUDE_S2MM_DRE': '0',\n",
       "   'C_INCLUDE_S2MM_SF': '1',\n",
       "   'C_INCLUDE_SG': '0',\n",
       "   'C_INCREASE_THROUGHPUT': '0',\n",
       "   'C_MICRO_DMA': '0',\n",
       "   'C_MM2S_BURST_SIZE': '16',\n",
       "   'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_ADDR_WIDTH': '64',\n",
       "   'C_M_AXI_MM2S_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_ADDR_WIDTH': '64',\n",
       "   'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_SG_ADDR_WIDTH': '64',\n",
       "   'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "   'C_NUM_MM2S_CHANNELS': '1',\n",
       "   'C_NUM_S2MM_CHANNELS': '1',\n",
       "   'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
       "   'C_S2MM_BURST_SIZE': '8',\n",
       "   'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
       "   'C_SG_LENGTH_WIDTH': '26',\n",
       "   'C_SG_USE_STSAPP_LENGTH': '0',\n",
       "   'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_TDATA_WIDTH': '16',\n",
       "   'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
       "   'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "   'Component_Name': 'design_1_axi_dma_in_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'c_addr_width': '64',\n",
       "   'c_dlytmr_resolution': '125',\n",
       "   'c_enable_multi_channel': '0',\n",
       "   'c_include_mm2s': '0',\n",
       "   'c_include_mm2s_dre': '0',\n",
       "   'c_include_mm2s_sf': '1',\n",
       "   'c_include_s2mm': '1',\n",
       "   'c_include_s2mm_dre': '0',\n",
       "   'c_include_s2mm_sf': '1',\n",
       "   'c_include_sg': '0',\n",
       "   'c_increase_throughput': '0',\n",
       "   'c_m_axi_mm2s_data_width': '32',\n",
       "   'c_m_axi_s2mm_data_width': '32',\n",
       "   'c_m_axis_mm2s_tdata_width': '32',\n",
       "   'c_micro_dma': '0',\n",
       "   'c_mm2s_burst_size': '16',\n",
       "   'c_num_mm2s_channels': '1',\n",
       "   'c_num_s2mm_channels': '1',\n",
       "   'c_prmry_is_aclk_async': '0',\n",
       "   'c_s2mm_burst_size': '8',\n",
       "   'c_s_axis_s2mm_tdata_width': '16',\n",
       "   'c_sg_include_stscntrl_strm': '0',\n",
       "   'c_sg_length_width': '26',\n",
       "   'c_sg_use_stsapp_length': '0',\n",
       "   'c_single_interface': '0'},\n",
       "  'phys_addr': 1078001664,\n",
       "  'registers': {'MM2S_CURDESC': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_CURDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_DMACR': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'MM2S DMA Control Register',\n",
       "    'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Dly_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IOC_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IRQDelay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IRQThreshold': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Keyhole': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_DMASR': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'MM2S DMA Status Register',\n",
       "    'fields': {'DMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'DMAIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'DMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Dly_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IOC_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IRQDelaySts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IRQThresholdSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Idle': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGDecErr': {'access': 'read-only',\n",
       "      'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGIncld': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGSlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_LENGTH': {'access': 'read-write',\n",
       "    'address_offset': 40,\n",
       "    'description': 'MM2S DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Transfer Length Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA': {'access': 'read-write',\n",
       "    'address_offset': 24,\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA_MSB': {'access': 'read-write',\n",
       "    'address_offset': 28,\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_TAILDESC': {'access': 'read-write',\n",
       "    'address_offset': 16,\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_TAILDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 20,\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_CURDESC': {'access': 'read-write',\n",
       "    'address_offset': 56,\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_CURDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 60,\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DA': {'access': 'read-write',\n",
       "    'address_offset': 72,\n",
       "    'description': 'S2MM DMA Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DA_MSB': {'access': 'read-write',\n",
       "    'address_offset': 76,\n",
       "    'description': 'S2MM Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DMACR': {'access': 'read-write',\n",
       "    'address_offset': 48,\n",
       "    'description': 'S2MM DMA Control Register',\n",
       "    'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Dly_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IOC_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IRQDelay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IRQThreshold': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Keyhole': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DMASR': {'access': 'read-write',\n",
       "    'address_offset': 52,\n",
       "    'description': 'S2MM DMA Status Register',\n",
       "    'fields': {'DMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'DMAIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'DMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Dly_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IOC_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IRQDelaySts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IRQThresholdSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Idle': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGDecErr': {'access': 'read-only',\n",
       "      'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGIncld': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGSlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_LENGTH': {'access': 'read-write',\n",
       "    'address_offset': 88,\n",
       "    'description': 'S2MM DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Transfer Length Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_TAILDESC': {'access': 'read-write',\n",
       "    'address_offset': 64,\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_TAILDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 68,\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'SG_CTL': {'access': 'read-write',\n",
       "    'address_offset': 44,\n",
       "    'description': 'Scatter/Gather User and Cache Control Register',\n",
       "    'fields': {'SG_CACHE': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register'},\n",
       "     'SG_USER': {'access': 'read-write',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_dma:7.1'},\n",
       " 'network_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb02af510>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'fullpath': 'network_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 's_axi_AXILiteS',\n",
       "  'parameters': {'C_S_AXI_AXILITES_ADDR_WIDTH': '4',\n",
       "   'C_S_AXI_AXILITES_BASEADDR': '0x43C00000',\n",
       "   'C_S_AXI_AXILITES_DATA_WIDTH': '32',\n",
       "   'C_S_AXI_AXILITES_HIGHADDR': '0x43C0FFFF',\n",
       "   'Component_Name': 'design_1_network_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'II': 'x',\n",
       "   'clk_period': '10',\n",
       "   'combinational': '0',\n",
       "   'latency': 'undef',\n",
       "   'machine': '64'},\n",
       "  'phys_addr': 1136656384,\n",
       "  'registers': {'CTRL': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'Control signals',\n",
       "    'fields': {'AP_DONE': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals'},\n",
       "     'AP_IDLE': {'access': 'read-only',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals'},\n",
       "     'AP_READY': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals'},\n",
       "     'AP_START': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals'},\n",
       "     'AUTO_RESTART': {'access': 'read-write',\n",
       "      'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals'},\n",
       "     'RESERVED_1': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Control signals'},\n",
       "     'RESERVED_2': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 24,\n",
       "      'description': 'Control signals'}},\n",
       "    'size': 32},\n",
       "   'GIER': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'Global Interrupt Enable Register',\n",
       "    'fields': {'Enable': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global Interrupt Enable Register'},\n",
       "     'RESERVED': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 31,\n",
       "      'description': 'Global Interrupt Enable Register'}},\n",
       "    'size': 32},\n",
       "   'IP_IER': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'IP Interrupt Enable Register',\n",
       "    'fields': {'CHAN0_INT_EN': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable Register'},\n",
       "     'CHAN1_INT_EN': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable Register'},\n",
       "     'RESERVED': {'access': 'read-only',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'description': 'IP Interrupt Enable Register'}},\n",
       "    'size': 32},\n",
       "   'IP_ISR': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'IP Interrupt Status Register',\n",
       "    'fields': {'CHAN0_INT_ST': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status Register'},\n",
       "     'CHAN1_INT_ST': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status Register'},\n",
       "     'RESERVED': {'access': 'read-only',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'description': 'IP Interrupt Status Register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:hls:network:1.0'}}"
      ]
     },
     "execution_count": 1,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from pynq import Overlay\n",
    "from pynq import PL\n",
    "\n",
    "OL = Overlay(\"/home/xilinx/pynq/overlays/WholeNetwork/design_1_wrapper.bit\")\n",
    "OL.ip_dict"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "dma_in = OL.axi_dma_in\n",
    "dma_out = OL.axi_dma_out\n",
    "network = OL.network_0\n",
    "# help(dma_out)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "test_data = np.array(\n",
    "    [0,    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,  5396, 11885, 10215,  9701,  3854,  2312,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0, 14262, 16318, 16318, 16318, 16318, 15483, 12720, 12720, 12720, 12720, 12720, 12720, 12720, 12720, 10922,  3340,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,  4304,  7324,  4625,  7324, 10472, 14584, 16318, 14455, 16318, 16318, 16318, 16061, 14712, 16318, 16318,  8994,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  1092,  4240,   899,  4304,  4304,  4304,  3790,  1349, 15162, 16318,  6810,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  5332, 16254, 13427,  1156,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  1413, 14969, 16383,  5332,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  8287, 16318, 15290,  2826,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  3790, 15997, 16318,  3983,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  8544, 16318, 12014,   321,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,   578, 13170, 15933,  3726,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  8095, 16318, 11692,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  4818, 16126, 15419,  3662,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  1220, 14198, 16318, 10665,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,   192, 13042, 16318, 14070,  2248,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  2441, 16318, 16318,  4947,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  1991, 14391, 16318,  7388,    64,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  8544, 16318, 16318,  3340,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  3919, 15547, 16318, 16318,  3340,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  7773, 16318, 16318, 14070,  2569,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  7773, 16318, 13299,  1156,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0], dtype=np.int16)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0x18049000 0x1804a000\n"
     ]
    }
   ],
   "source": [
    "import pynq\n",
    "from pynq import Xlnk\n",
    "\n",
    "xlnk = Xlnk()\n",
    "matrix_in = xlnk.cma_array((1*28*28), dtype=np.int16)\n",
    "matrix_out = xlnk.cma_array((1*28*28), dtype=np.int16)\n",
    "\n",
    "for h in range(28):\n",
    "    for w in range(28):\n",
    "        matrix_in[28 * h + w] = test_data[28 * h + w]\n",
    "\n",
    "for h in range(28):\n",
    "    for w in range(28):\n",
    "        matrix_out[28 * h + w] = 0\n",
    "\n",
    "matrix_in_addr = hex(matrix_in.physical_address)\n",
    "matrix_out_addr = hex(matrix_out.physical_address)\n",
    "print(matrix_in_addr, matrix_out_addr) "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n",
      "Control Signals 6\n",
      " IP Interrupt Status Register 0\n",
      " DMA_Input 4098\n",
      " DMA_Output 0\n"
     ]
    }
   ],
   "source": [
    "import time\n",
    "times = 1000\n",
    "time_array = np.zeros((times,))\n",
    "for i in range(times):\n",
    "    start = time.perf_counter()\n",
    "    network.write(0x00, 0x01)\n",
    "    dma_in.sendchannel.transfer(matrix_in)\n",
    "    dma_out.recvchannel.transfer(matrix_out)\n",
    "    dma_in.sendchannel.wait()\n",
    "    dma_out.recvchannel.wait()\n",
    "    time_buff = time.perf_counter() - start\n",
    "    time_array[i] = time_buff\n",
    "    print(\"Control Signals\", network.read(0x00))\n",
    "    print(\" IP Interrupt Status Register\", network.read(0x0C))\n",
    "    print(\" DMA_Input\", dma_in.read(0x04))\n",
    "    print(\" DMA_Output\", dma_out.read(0x04))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Address info  \n",
    "\n",
    "    offset : bit   : function\n",
    "    0x00 : Control Signals\n",
    "             bit 0 : ap_start (Read/Write/COH)  \n",
    "             bit 1 : ap_done  (Read/COR)  \n",
    "             bit 2 : ap_idle  (Read)  \n",
    "             bit 7 : auto_restart (Read/Write)  \n",
    "             others: reserved  \n",
    "\n",
    "    0x04 : Global Interrupt Enable Register\n",
    "             bit 0 : Global Interrupt Enable(Read/Write)\n",
    "             others: reserved\n",
    "\n",
    "    0x08 : IP Interrupt Enable Register(Read/Write)\n",
    "             bit 0 : Channel 0 (ap_done)\n",
    "             bit 1 : Channel 1 (ap_ready)\n",
    "             others: reserved\n",
    "\n",
    "    0x0c : IP Interrupt Status Register(Read/Write)\n",
    "             bit 0 : Channel 0 (ap_done)\n",
    "             bit 1 : Channel 1 (ap_ready)\n",
    "             others: reserved\n",
    "\n",
    "    (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on HandShake)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "average :  0.011307430138 [s]\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "<matplotlib.figure.Figure at 0xafc7f3b0>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "np.savetxt(\"FPGA_time_20191028_Optimizing_Directive_time_output.tsv\", time_array, delimiter='\\t', fmt=\"%25.4f\")\n",
    "import matplotlib.pyplot as plt\n",
    "y = time_array\n",
    "print(\"average : \", np.sum(y) / times, \"[s]\")\n",
    "x = np.linspace(1, times, times)\n",
    "plt.plot(x, y)\n",
    "# plt.savefig(\"FPGA_time_20191028_Optimizing_Directive.png\")\n",
    "plt.savefig(\"FPGA_time_20191028_Optimizing_Directive.png\")\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAP8AAAD8CAYAAAC4nHJkAAAABHNCSVQICAgIfAhkiAAAAAlwSFlzAAALEgAACxIB0t1+/AAAADl0RVh0U29mdHdhcmUAbWF0cGxvdGxpYiB2ZXJzaW9uIDIuMS4xLCBodHRwOi8vbWF0cGxvdGxpYi5vcmcvAOZPmwAADaVJREFUeJzt3X+MXOV1xvHnib1e4jU0GILrGgcnhKA6NDjVxiSCVo4IKZAgEyWhWKrlSpRFLUhQRW2Rq6iWWqUUhSC3SSM5wY1BBGgCCCtx01CrrYVKHS/I2IBpTajT2DVewLQ2AfwDn/6x19EGdt5d5ted9fl+pNXO3HPv3KPrfXzvzDszryNCAPJ5R90NAKgH4QeSIvxAUoQfSIrwA0kRfiApwg8kRfiBpAg/kNT0bu5shvvjJA10c5dAKq/rZzochzyZdVsKv+1LJa2WNE3SNyPiltL6J2lAF/jiVnYJoGBzbJz0uk1f9tueJulrki6TtFDSMtsLm308AN3VynP+xZKejYjnIuKwpHslLW1PWwA6rZXwz5P00zH3d1fLfoHtIdvDtoeP6FALuwPQTh1/tT8i1kTEYEQM9qm/07sDMEmthH+PpPlj7p9ZLQMwBbQS/i2SzrH9XtszJF0taX172gLQaU0P9UXEUds3SPpHjQ71rY2Ip9rWGYCOammcPyI2SNrQpl4AdBFv7wWSIvxAUoQfSIrwA0kRfiApwg8kRfiBpAg/kBThB5Ii/EBShB9IivADSRF+ICnCDyRF+IGkCD+QFOEHkiL8QFKEH0iK8ANJEX4gKcIPJEX4gaQIP5AU4QeSIvxAUoQfSIrwA0kRfiCplmbptb1L0kFJb0g6GhGD7WgKQOe1FP7KxyPixTY8DoAu4rIfSKrV8IekH9p+zPZQOxoC0B2tXvZfFBF7bJ8h6WHbz0TEprErVP8pDEnSSZrZ4u4AtEtLZ/6I2FP9HpH0oKTF46yzJiIGI2KwT/2t7A5AGzUdftsDtk8+flvSJyU92a7GAHRWK5f9cyQ9aPv443w7In7Qlq4AdFzT4Y+I5ySd38ZeAHQRQ31AUoQfSIrwA0kRfiApwg8kRfiBpNrxqb4UXrr2Yw1r71n+bHHbZ0bmFOuHD/UV6/PuKddn7n6lYe3Y1qeL2yIvzvxAUoQfSIrwA0kRfiApwg8kRfiBpAg/kBTj/JP0x3/07Ya1zw68XN747BZ3vqRc3nX01Ya11S98vMWdT10/GjmrYW3gtl8qbjt942PtbqfncOYHkiL8QFKEH0iK8ANJEX4gKcIPJEX4gaQcEV3b2SmeHRf44q7tr51+9rkLGtZe/FD5/9BTd5SP8cu/6mJ9xof+t1i/9bwHGtYueedrxW2//+qsYv1TMxt/V0CrXovDxfrmQwPF+pKTjjS97/d//7pi/QNDW5p+7Dptjo06EPvLf1AVzvxAUoQfSIrwA0kRfiApwg8kRfiBpAg/kNSEn+e3vVbSpyWNRMR51bLZku6TtEDSLklXRcQEH2qf2ga+u7lQa+2xT2ltc/3NLy9pWPuLCxeU9/2v5TkHbl3y/iY6mpzprx0r1ge27S3WT9t0f7H+azMaz3cwc1d5LoQMJnPm/5akS9+07GZJGyPiHEkbq/sAppAJwx8RmyTtf9PipZLWVbfXSbqyzX0B6LBmn/PPiYjj12TPSyrPRwWg57T8gl+Mfjig4ZvXbQ/ZHrY9fESHWt0dgDZpNvz7bM+VpOr3SKMVI2JNRAxGxGCf+pvcHYB2azb86yWtqG6vkPRQe9oB0C0Tht/2PZIelXSu7d22r5F0i6RLbO+U9InqPoApZMJx/ohY1qA0NT+YfwI6+vy+hrWB+xvXJOmNCR574LsvNdFRe+z7vY8V6x+cUf7z/fL+cxvWFvzdc8VtjxarJwbe4QckRfiBpAg/kBThB5Ii/EBShB9Iiim6UZvpZ80v1r+68qvFep+nFevfWf2JhrXT9j5a3DYDzvxAUoQfSIrwA0kRfiApwg8kRfiBpAg/kBTj/KjNM384r1j/SH95pumnDpenH5/99Ktvu6dMOPMDSRF+ICnCDyRF+IGkCD+QFOEHkiL8QFKM86OjDn3qIw1rj3/u9gm2Ls/w9Ps33lisv/PffjTB4+fGmR9IivADSRF+ICnCDyRF+IGkCD+QFOEHkppwnN/2WkmfljQSEedVy1ZJulbSC9VqKyNiQ6eaxNT135c1Pr/Mcnkcf9l/XVKsz/zBE8V6FKuYzJn/W5IuHWf57RGxqPoh+MAUM2H4I2KTpP1d6AVAF7XynP8G29tsr7V9ats6AtAVzYb/65LOlrRI0l5JtzVa0faQ7WHbw0d0qMndAWi3psIfEfsi4o2IOCbpG5IWF9ZdExGDETHYN8EHNQB0T1Phtz13zN3PSHqyPe0A6JbJDPXdI2mJpNNt75b0Z5KW2F6k0dGUXZKu62CPADpgwvBHxLJxFt/RgV4wBb3j5JOL9eW/8UjD2oFjrxe3HfnS+4r1/kNbinWU8Q4/ICnCDyRF+IGkCD+QFOEHkiL8QFJ8dTdasnPVB4v1753+tw1rS3d+trht/waG8jqJMz+QFOEHkiL8QFKEH0iK8ANJEX4gKcIPJMU4P4r+73c+Wqxv++2/LtZ/fPRIw9orf3Vmcdt+7S3W0RrO/EBShB9IivADSRF+ICnCDyRF+IGkCD+QFOP8yU2f9yvF+k1fvK9Y73f5T+jqJ5Y3rL37H/i8fp048wNJEX4gKcIPJEX4gaQIP5AU4QeSIvxAUhOO89ueL+lOSXMkhaQ1EbHa9mxJ90laIGmXpKsi4uXOtYpmeHr5n/j87+0u1j8/66Vi/e6DZxTrc77Y+PxyrLglOm0yZ/6jkr4QEQslfVTS9bYXSrpZ0saIOEfSxuo+gCliwvBHxN6IeLy6fVDSDknzJC2VtK5abZ2kKzvVJID2e1vP+W0vkPRhSZslzYmI49+z9LxGnxYAmCImHX7bsyTdL+mmiDgwthYRodHXA8bbbsj2sO3hIzrUUrMA2mdS4bfdp9Hg3x0RD1SL99meW9XnShoZb9uIWBMRgxEx2Kf+dvQMoA0mDL9tS7pD0o6I+MqY0npJK6rbKyQ91P72AHTKZD7Se6Gk5ZK2295aLVsp6RZJf2/7Gkk/kXRVZ1pES84/t1j+8zPuaunhv/alzxfr73ri0ZYeH50zYfgj4hFJblC+uL3tAOgW3uEHJEX4gaQIP5AU4QeSIvxAUoQfSIqv7j4BTFv4gYa1oXtbe+/VwrXXF+sL7vr3lh4f9eHMDyRF+IGkCD+QFOEHkiL8QFKEH0iK8ANJMc5/AnjmD05tWLti5oGGtck4818Ol1eIcb+9DVMAZ34gKcIPJEX4gaQIP5AU4QeSIvxAUoQfSIpx/ing9SsWF+sbr7itUJ3Z3mZwwuDMDyRF+IGkCD+QFOEHkiL8QFKEH0iK8ANJTTjOb3u+pDslzZEUktZExGrbqyRdK+mFatWVEbGhU41m9j8XTivW3zO9+bH8uw+eUaz3HSh/np9P809dk3mTz1FJX4iIx22fLOkx2w9Xtdsj4sudaw9Ap0wY/ojYK2lvdfug7R2S5nW6MQCd9bae89teIOnDkjZXi26wvc32WtvjfpeU7SHbw7aHj+hQS80CaJ9Jh9/2LEn3S7opIg5I+rqksyUt0uiVwbhvMI+INRExGBGDfepvQ8sA2mFS4bfdp9Hg3x0RD0hSROyLiDci4pikb0gqf/oEQE+ZMPy2LekOSTsi4itjls8ds9pnJD3Z/vYAdMpkXu2/UNJySdttb62WrZS0zPYijY727JJ0XUc6REv+8qWFxfqjv7WgWI+929vYDXrJZF7tf0SSxykxpg9MYbzDD0iK8ANJEX4gKcIPJEX4gaQIP5CUo4tTLJ/i2XGBL+7a/oBsNsdGHYj94w3NvwVnfiApwg8kRfiBpAg/kBThB5Ii/EBShB9Iqqvj/LZfkPSTMYtOl/Ri1xp4e3q1t17tS6K3ZrWzt7Mi4t2TWbGr4X/Lzu3hiBisrYGCXu2tV/uS6K1ZdfXGZT+QFOEHkqo7/Gtq3n9Jr/bWq31J9NasWnqr9Tk/gPrUfeYHUJNawm/7Utv/YftZ2zfX0UMjtnfZ3m57q+3hmntZa3vE9pNjls22/bDtndXvcadJq6m3Vbb3VMduq+3La+ptvu1/tv207ads31gtr/XYFfqq5bh1/bLf9jRJ/ynpEkm7JW2RtCwinu5qIw3Y3iVpMCJqHxO2/ZuSXpF0Z0ScVy27VdL+iLil+o/z1Ij4kx7pbZWkV+qeubmaUGbu2JmlJV0p6XdV47Er9HWVajhudZz5F0t6NiKei4jDku6VtLSGPnpeRGyStP9Ni5dKWlfdXqfRP56ua9BbT4iIvRHxeHX7oKTjM0vXeuwKfdWijvDPk/TTMfd3q7em/A5JP7T9mO2hupsZx5xq2nRJel7SnDqbGceEMzd305tmlu6ZY9fMjNftxgt+b3VRRPy6pMskXV9d3vakGH3O1kvDNZOaublbxplZ+ufqPHbNznjdbnWEf4+k+WPun1kt6wkRsaf6PSLpQfXe7MP7jk+SWv0eqbmfn+ulmZvHm1laPXDsemnG6zrCv0XSObbfa3uGpKslra+hj7ewPVC9ECPbA5I+qd6bfXi9pBXV7RWSHqqxl1/QKzM3N5pZWjUfu56b8Toiuv4j6XKNvuL/Y0l/WkcPDfp6n6Qnqp+n6u5N0j0avQw8otHXRq6RdJqkjZJ2SvonSbN7qLe7JG2XtE2jQZtbU28XafSSfpukrdXP5XUfu0JftRw33uEHJMULfkBShB9IivADSRF+ICnCDyRF+IGkCD+QFOEHkvp/uK0ZUt56JeQAAAAASUVORK5CYII=\n",
      "text/plain": [
       "<matplotlib.figure.Figure at 0xaec1fa30>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "matrix_in = matrix_in.reshape((28,28))\n",
    "img = plt.imshow(matrix_in)\n",
    "plt.savefig(\"FPGA_input_20191028_Optimizing_Directive.png\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAP8AAAD8CAYAAAC4nHJkAAAABHNCSVQICAgIfAhkiAAAAAlwSFlzAAALEgAACxIB0t1+/AAAADl0RVh0U29mdHdhcmUAbWF0cGxvdGxpYiB2ZXJzaW9uIDIuMS4xLCBodHRwOi8vbWF0cGxvdGxpYi5vcmcvAOZPmwAADpFJREFUeJzt3V2MXPV5x/Hfs+vdtb0Y7PXLdjHGEHCTmjcn3bqVglBaGkQQksmNFV9QV0JxLoLUSLkoohflElVNIi6qSJtgxVQpSRVCcSWaBtxWNCoirKkBE9LYpg72dndttLbXb/v+9GKPow3s+c8wc2bOrJ/vR7J25jznzHkY9rdnZv5nzt/cXQDiaSu7AQDlIPxAUIQfCIrwA0ERfiAowg8ERfiBoAg/EBThB4Ja1syddVqXL1d3M3cJhDKhi5rySatm3brCb2b3S3pKUruk77r7k6n1l6tbf2j31rNLAAmv+YGq1635Zb+ZtUv6O0lfkLRV0i4z21rr4wFornre82+XdNTd33P3KUk/kLSjmLYANFo94d8o6cSC+yezZb/FzPaY2aCZDU5rso7dAShSwz/td/cBd+939/4OdTV6dwCqVE/4hyRtWnD/hmwZgCWgnvC/LmmLmd1sZp2SviRpfzFtAWi0mof63H3GzB6V9K+aH+rb6+7vFNYZgIaqa5zf3V+U9GJBvQBoIk7vBYIi/EBQhB8IivADQRF+ICjCDwRF+IGgCD8QFOEHgiL8QFCEHwiK8ANBEX4gKMIPBEX4gaAIPxAU4QeCIvxAUIQfCIrwA0ERfiAowg8ERfiBoAg/EBThB4Ii/EBQhB8IivADQRF+IKi6Zuk1s+OSzkualTTj7v1FNAWg8eoKf+aP3f2DAh4HQBPxsh8Iqt7wu6SfmtlBM9tTREMAmqPel/13u/uQmW2Q9JKZ/dLdX1m4QvZHYY8kLdfKOncHoCh1HfndfSj7eUrS85K2L7LOgLv3u3t/h7rq2R2AAtUcfjPrNrNVV25Luk/S4aIaA9BY9bzs75X0vJldeZx/cPefFNIVgIarOfzu/p6kuwrspaW1r1+fW/Pr1yW3tUuT6fqFS8n67NiZZN0n048PLIahPiAowg8ERfiBoAg/EBThB4Ii/EBQRXyr76rQvm5tsn76wVtza+P5pfnHnrBkfabbk/W2qZuT9c5z+Y9vs8lNtepkeoX2iXRvXWem0ttfyB+GbBtPD3Hq8kS6vnJFsjy7dlVuzQcrnI/m6f/uqwFHfiAowg8ERfiBoAg/EBThB4Ii/EBQhB8IinH+K1ZfmyzPrMwfS5++Zi697Yr0mPHcmulk3drS20/OJP6Gz6bPMZhYV+FXoMJwd9fZ9KXZOs8lxuJ9dXrXFVqbWVHh/InErnuv+0xy246XD6Z3fhXgyA8ERfiBoAg/EBThB4Ii/EBQhB8IivADQTHOf4Wlx4w7x/MHvL0rPc5faay9bVl6++Ur09+Z/53rzufWhs+mz1+Y6OpM1iudYzB1oSNZT+nsSX9f//qec8n6srYK51fM5R/bzoxvTG674eVk+arAkR8IivADQRF+ICjCDwRF+IGgCD8QFOEHgqo4zm9meyU9KOmUu9+eLeuR9ENJN0k6Lmmnu6fnkW5xs0feS9bXXc6//nzH5RuS23aOp6+NP7MyPVY+uWp5sn5pNv/69H2j6WsFdIylx9qn1qevjT++uT1Zn1yTf47Dxen0Y491pXvftPpssn458firj6UfO4Jqjvzfk3T/h5Y9JumAu2+RdCC7D2AJqRh+d39F0tiHFu+QtC+7vU/SQwX3BaDBan3P3+vuw9ntEUm9BfUDoEnq/sDP3V2JK72Z2R4zGzSzwWnlv28G0Fy1hn/UzPokKft5Km9Fdx9w93537+9QV427A1C0WsO/X9Lu7PZuSS8U0w6AZqkYfjN7VtKrkj5pZifN7BFJT0r6vJkdkfSn2X0AS0jFcX5335VTurfgXlrazMmh3Fr3j/Jr1aj0jfj0aHh9Ks1CX6m3DevXJ+sTd92YW1t2Kf028Jxfl6wfnUr/+k6O5T9zW998P7ntTLJ6deAMPyAowg8ERfiBoAg/EBThB4Ii/EBQXLobdZk9fTpZX34if7huxdp1yW0n1qWPTRPXpi873nE2/+vGMyOjyW0j4MgPBEX4gaAIPxAU4QeCIvxAUIQfCIrwA0Exzo+G8v/LH09vu2NtctvZzvQXjjtG0uP8ff+VuGS6V/oy89WPIz8QFOEHgiL8QFCEHwiK8ANBEX4gKMIPBMU4PxrKluX/ip353fT03h2fPJd+8MH0pb1XnLyYW2OUnyM/EBbhB4Ii/EBQhB8IivADQRF+ICjCDwRVcZzfzPZKelDSKXe/PVv2hKQvS7py0fbH3f3FRjWJ1tXeuyFZP/Fnt+bWJm+7nNx27vzyZH3VpWRZbcdO5NYS3/QPo5oj//ck3b/I8m+5+7bsH8EHlpiK4Xf3VySNNaEXAE1Uz3v+R83sLTPba2ZrCusIQFPUGv5vS7pF0jZJw5K+kbeime0xs0EzG5zWZI27A1C0msLv7qPuPuvuc5K+I2l7Yt0Bd+939/4OddXaJ4CC1RR+M+tbcPeLkg4X0w6AZqlmqO9ZSZ+TtM7MTkr6a0mfM7Ntmv9m5HFJX2lgjwAaoGL43X3XIoufbkAvWIIm7roxWb/wiZncWrulv1Xvl9Lf919zdDpZnx0fT9aj4ww/ICjCDwRF+IGgCD8QFOEHgiL8QFBcuht1ef++9K/Q5ltGcmtDh/pya5J06z9PJOtt//nfyTrSOPIDQRF+ICjCDwRF+IGgCD8QFOEHgiL8QFCM8wfX1t2drJ978I5kff1tp5P1O3uG8h/7/euT2zKO31gc+YGgCD8QFOEHgiL8QFCEHwiK8ANBEX4gKMb5gxt9+M5k/extc8n6DW3p+k9e6s+tbfnRseS2+Rf9RhE48gNBEX4gKMIPBEX4gaAIPxAU4QeCIvxAUBXH+c1sk6RnJPVKckkD7v6UmfVI+qGkmyQdl7TT3c80rlXUou2u30vWz25Nj9Ov3nw2WR89uypZvzYxlD8zMprcFo1VzZF/RtLX3X2rpD+S9FUz2yrpMUkH3H2LpAPZfQBLRMXwu/uwu7+R3T4v6V1JGyXtkLQvW22fpIca1SSA4n2s9/xmdpOkT0t6TVKvuw9npRHNvy0AsERUHX4zu0bSc5K+5u7jC2vu7pr/PGCx7faY2aCZDU5rsq5mARSnqvCbWYfmg/99d/9xtnjUzPqyep+kU4tt6+4D7t7v7v0d6iqiZwAFqBh+MzNJT0t6192/uaC0X9Lu7PZuSS8U3x6ARqnmK72flfSwpLfN7FC27HFJT0r6RzN7RNKvJe1sTIuoZNnG/Etgn7h3TXLb7b//y2T99OVr0vt+ridZX7Pv1WQd5akYfnf/mSTLKd9bbDsAmoUz/ICgCD8QFOEHgiL8QFCEHwiK8ANBcenuq8DYPTfm1ib+4GJy28eu/5dk/bsf3JOs/+pI+jwCtC6O/EBQhB8IivADQRF+ICjCDwRF+IGgCD8QFOP8S0DbnZ9K1kf+ZDa3tvNTbya33daVvrrSf5y4NVnf/L/py28zzXbr4sgPBEX4gaAIPxAU4QeCIvxAUIQfCIrwA0Exzr8EXLz52mR99Ybx3FqH5Z8DIEk/n5xO1i9f6kzWZ4ZHknW0Lo78QFCEHwiK8ANBEX4gKMIPBEX4gaAIPxBUxXF+M9sk6RlJvZJc0oC7P2VmT0j6sqTT2aqPu/uLjWr0qrb9jmT5/Kb0/6Y5z5tBXXr2cH9y2+dX3Jms9/zb8mQdS1c1J/nMSPq6u79hZqskHTSzl7Lat9z9bxvXHoBGqRh+dx+WNJzdPm9m70ra2OjGADTWx3rPb2Y3Sfq0pNeyRY+a2VtmttfMFp23ycz2mNmgmQ1Oa7KuZgEUp+rwm9k1kp6T9DV3H5f0bUm3SNqm+VcG31hsO3cfcPd+d+/vUPp6cQCap6rwm1mH5oP/fXf/sSS5+6i7z7r7nKTvSNreuDYBFK1i+M3MJD0t6V13/+aC5X0LVvuipMPFtwegUar5tP+zkh6W9LaZHcqWPS5pl5lt0/zw33FJX2lIhwHY7Fyy3j2S/lru1D+tzq1tODaR3LZtssLf/5+/mq5jyarm0/6fSVpsIJkxfWAJ4ww/ICjCDwRF+IGgCD8QFOEHgiL8QFBcursF+MF3kvXug+ntuwvsBXFw5AeCIvxAUIQfCIrwA0ERfiAowg8ERfiBoMzdm7czs9OSfr1g0TpJHzStgY+nVXtr1b4keqtVkb1tdvf11azY1PB/ZOdmg+6evrB8SVq1t1btS6K3WpXVGy/7gaAIPxBU2eEfKHn/Ka3aW6v2JdFbrUrprdT3/ADKU/aRH0BJSgm/md1vZv9jZkfN7LEyeshjZsfN7G0zO2RmgyX3stfMTpnZ4QXLeszsJTM7kv1cdJq0knp7wsyGsufukJk9UFJvm8zs383sF2b2jpn9Rba81Ocu0Vcpz1vTX/abWbukX0n6vKSTkl6XtMvdf9HURnKY2XFJ/e5e+piwmd0j6YKkZ9z99mzZ30gac/cnsz+ca9z9L1uktyckXSh75uZsQpm+hTNLS3pI0p+rxOcu0ddOlfC8lXHk3y7pqLu/5+5Tkn4gaUcJfbQ8d39F0tiHFu+QtC+7vU/zvzxNl9NbS3D3YXd/I7t9XtKVmaVLfe4SfZWijPBvlHRiwf2Taq0pv13ST83soJntKbuZRfRm06ZL0oik3jKbWUTFmZub6UMzS7fMc1fLjNdF4wO/j7rb3T8j6QuSvpq9vG1JPv+erZWGa6qaublZFplZ+jfKfO5qnfG6aGWEf0jSpgX3b8iWtQR3H8p+npL0vFpv9uHRK5OkZj9PldzPb7TSzM2LzSytFnjuWmnG6zLC/7qkLWZ2s5l1SvqSpP0l9PERZtadfRAjM+uWdJ9ab/bh/ZJ2Z7d3S3qhxF5+S6vM3Jw3s7RKfu5absZrd2/6P0kPaP4T/2OS/qqMHnL6+oSkN7N/75Tdm6RnNf8ycFrzn408ImmtpAOSjkh6WVJPC/X295LelvSW5oPWV1Jvd2v+Jf1bkg5l/x4o+7lL9FXK88YZfkBQfOAHBEX4gaAIPxAU4QeCIvxAUIQfCIrwA0ERfiCo/wdkHWrAZDDX9QAAAABJRU5ErkJggg==\n",
      "text/plain": [
       "<matplotlib.figure.Figure at 0xaec1f770>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "matrix_out = matrix_out.reshape((28,28))\n",
    "img = plt.imshow(matrix_out)\n",
    "plt.savefig(\"FPGA_output_20191028_Optimizing_Directive.png\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "matrix_in.freebuffer()\n",
    "# dma_in.stop()\n",
    "\n",
    "matrix_out.freebuffer()\n",
    "# dma_out.stop()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
