# compile verilog/system verilog design source files
sv xil_defaultlib "/home/bred/projects/embedded-systems-project-2024/cva6/vendor/pulp-platform/common_cells/include/common_cells/registers.svh" -i "../../../../../cva6/core/include" -i "../../../../../cva6/vendor/pulp-platform/common_cells/include" -i "../../../../../cva6/vendor/pulp-platform/axi/include" -i "../../../../../cva6/common/local/util" -i "../../../../../cva6/core/cache_subsystem/hpdcache/rtl/include" --include "../../../../../cva6/vendor/pulp-platform/common_cells/include/common_cells" --include "../../../../../cva6/core/cache_subsystem/hpdcache/rtl/include" --include "../../../../../cva6/core/include" --include "../../../../../cva6/common/local/util" \
"../../../../../cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv" \
"../../../../../cva6/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv" \
"../../../../../cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv" \
"../../../../../cva6/core/include/config_pkg.sv" \
"../../../../../cva6/core/include/cv32a6_embedded_config_pkg.sv" \
"../../../../../cva6/core/include/riscv_pkg.sv" \
"../../../../../cva6/core/include/ariane_pkg.sv" \
"../../../../../cva6/vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv" \
"../../../../../cva6/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv" \
"../../../../../cva6/core/acc_dispatcher.sv" \
"../../../../../cva6/core/alu.sv" \
"../../../../../cva6/core/amo_buffer.sv" \
"../../../../../cva6/core/ariane_regfile_ff.sv" \
"../../../../../cva6/core/ariane_regfile_fpga.sv" \
"../../../../../cva6/vendor/pulp-platform/axi/src/axi_pkg.sv" \
"../../../../../cva6/core/cache_subsystem/axi_adapter.sv" \
"../../../../../cva6/core/axi_shim.sv" \
"../../../../../cva6/core/frontend/bht.sv" \
"../../../../../cva6/core/branch_unit.sv" \
"../../../../../cva6/core/frontend/btb.sv" \
"../../../../../cva6/core/include/build_config_pkg.sv" \
"../../../../../cva6/core/include/std_cache_pkg.sv" \
"../../../../../cva6/core/cache_subsystem/cache_ctrl.sv" \
"../../../../../cva6/core/commit_stage.sv" \
"../../../../../cva6/core/compressed_decoder.sv" \
"../../../../../cva6/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv" \
"../../../../../cva6/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" \
"../../../../../cva6/core/controller.sv" \
"../../../../../cva6/vendor/pulp-platform/common_cells/src/counter.sv" \
"../../../../../cva6/core/csr_buffer.sv" \
"../../../../../cva6/core/csr_regfile.sv" \
"../../../../../cva6/core/include/wt_cache_pkg.sv" \
"../../../../../cva6/core/include/cvxif_pkg.sv" \
"../../../../../cva6/core/cva6.sv" \
"../../../../../cva6/core/cva6_accel_first_pass_decoder_stub.sv" \
"../../../../../cva6/core/cva6_fifo_v3.sv" \
"../../../../../cva6/core/include/cva6_hpdcache_default_config_pkg.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_pkg.sv" \
"../../../../../cva6/core/cache_subsystem/cva6_hpdcache_if_adapter.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_pkg.sv" \
"../../../../../cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv" \
"../../../../../cva6/core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv" \
"../../../../../cva6/core/cache_subsystem/cva6_icache.sv" \
"../../../../../cva6/core/cache_subsystem/cva6_icache_axi_wrapper.sv" \
"../../../../../cva6/core/mmu_sv32/cva6_mmu_sv32.sv" \
"../../../../../cva6/core/mmu_sv39x4/cva6_mmu_sv39x4.sv" \
"../../../../../cva6/core/mmu_sv32/cva6_ptw_sv32.sv" \
"../../../../../cva6/core/mmu_sv39x4/cva6_ptw_sv39x4.sv" \
"../../../../../cva6/core/cva6_rvfi_probes.sv" \
"../../../../../cva6/core/mmu_sv32/cva6_shared_tlb_sv32.sv" \
"../../../../../cva6/core/mmu_sv32/cva6_tlb_sv32.sv" \
"../../../../../cva6/core/mmu_sv39x4/cva6_tlb_sv39x4.sv" \
"../../../../../cva6/core/cvxif_fu.sv" \
"../../../../../cva6/core/decoder.sv" \
"../../../../../cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv" \
"../../../../../cva6/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv" \
"../../../../../cva6/core/ex_stage.sv" \
"../../../../../cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv" \
"../../../../../cva6/vendor/pulp-platform/common_cells/src/fall_through_register.sv" \
"../../../../../cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv" \
"../../../../../cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" \
"../../../../../cva6/vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv" \
"../../../../../cva6/vendor/openhwgroup/cvfpu/src/fpnew_classifier.sv" \
"../../../../../cva6/vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv" \
"../../../../../cva6/vendor/openhwgroup/cvfpu/src/fpnew_fma.sv" \
"../../../../../cva6/vendor/openhwgroup/cvfpu/src/fpnew_fma_multi.sv" \
"../../../../../cva6/vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv" \
"../../../../../cva6/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_block.sv" \
"../../../../../cva6/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv" \
"../../../../../cva6/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv" \
"../../../../../cva6/vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv" \
"../../../../../cva6/vendor/openhwgroup/cvfpu/src/fpnew_top.sv" \
"../../../../../cva6/core/fpu_wrap.sv" \
"../../../../../cva6/core/frontend/frontend.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_amo.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_cmo.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_core_arbiter.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl_pe.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_downsize.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_upsize.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_demux.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fxarb.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_lfsr.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_read_arbiter.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_write_arbiter.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_resp_demux.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_read.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_write.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_memarray.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_memctrl.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_miss_handler.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_mshr.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_plru.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wbyteenable_1rw.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wmask_1rw.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_rrarb.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_rtab.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_1rw.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wbyteenable.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_wbyteenable_1rw.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wmask.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_wmask_1rw.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sync_buffer.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_uncached.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_victim_sel.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_wbuf.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_wbuf_wrapper.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_arb.sv" \
"../../../../../cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv" \
"../../../../../cva6/core/id_stage.sv" \
"../../../../../cva6/core/frontend/instr_queue.sv" \
"../../../../../cva6/core/instr_realign.sv" \
"../../../../../cva6/core/frontend/instr_scan.sv" \
"../../../../../cva6/core/include/instr_tracer_pkg.sv" \
"../../../../../cva6/common/local/util/instr_tracer.sv" \
"../../../../../cva6/core/issue_read_operands.sv" \
"../../../../../cva6/core/issue_stage.sv" \
"../../../../../cva6/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv" \
"../../../../../cva6/vendor/pulp-platform/common_cells/src/lfsr.sv" \
"../../../../../cva6/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv" \
"../../../../../cva6/core/load_store_unit.sv" \
"../../../../../cva6/core/load_unit.sv" \
"../../../../../cva6/core/lsu_bypass.sv" \
"../../../../../cva6/vendor/pulp-platform/common_cells/src/lzc.sv" \
"../../../../../cva6/core/macro_decoder.sv" \
"../../../../../cva6/core/cache_subsystem/miss_handler.sv" \
"../../../../../cva6/core/mmu_sv39/mmu.sv" \
"../../../../../cva6/core/mult.sv" \
"../../../../../cva6/core/multiplier.sv" \
"../../../../../cva6/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv" \
"../../../../../cva6/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv" \
"../../../../../cva6/core/perf_counters.sv" \
"../../../../../cva6/core/pmp/src/pmp.sv" \
"../../../../../cva6/core/pmp/src/pmp_entry.sv" \
"../../../../../cva6/vendor/pulp-platform/common_cells/src/popcount.sv" \
"../../../../../cva6/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv" \
"../../../../../cva6/core/mmu_sv39/ptw.sv" \
"../../../../../cva6/core/frontend/ras.sv" \
"../../../../../cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" \
"../../../../../cva6/core/scoreboard.sv" \
"../../../../../cva6/core/serdiv.sv" \
"../../../../../cva6/vendor/pulp-platform/common_cells/src/shift_reg.sv" \
"../../../../../cva6/common/local/util/sram.sv" \
"../../../../../cva6/core/cache_subsystem/std_cache_subsystem.sv" \
"../../../../../cva6/core/cache_subsystem/std_nbdcache.sv" \
"../../../../../cva6/core/store_buffer.sv" \
"../../../../../cva6/core/store_unit.sv" \
"../../../../../cva6/vendor/pulp-platform/common_cells/src/stream_arbiter.sv" \
"../../../../../cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv" \
"../../../../../cva6/vendor/pulp-platform/common_cells/src/stream_demux.sv" \
"../../../../../cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv" \
"../../../../../cva6/core/cache_subsystem/tag_cmp.sv" \
"../../../../../cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" \
"../../../../../cva6/common/local/util/tc_sram_wrapper.sv" \
"../../../../../cva6/core/mmu_sv39/tlb.sv" \
"../../../../../cva6/vendor/pulp-platform/common_cells/src/unread.sv" \
"../../../../../cva6/core/cache_subsystem/wt_axi_adapter.sv" \
"../../../../../cva6/core/cache_subsystem/wt_cache_subsystem.sv" \
"../../../../../cva6/core/cache_subsystem/wt_dcache.sv" \
"../../../../../cva6/core/cache_subsystem/wt_dcache_ctrl.sv" \
"../../../../../cva6/core/cache_subsystem/wt_dcache_mem.sv" \
"../../../../../cva6/core/cache_subsystem/wt_dcache_missunit.sv" \
"../../../../../cva6/core/cache_subsystem/wt_dcache_wbuffer.sv" \
"../../../../cva6_instance.srcs/sim_1/new/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
