{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648212089029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition " "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648212089044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 10:11:28 2022 " "Processing started: Fri Mar 25 10:11:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648212089044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648212089044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Hazard -c Hazard " "Command: quartus_map --read_settings_files=on --write_settings_files=off Hazard -c Hazard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648212089044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648212089779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648212089779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoinputnand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoinputnand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twoInputNand-Structure " "Found design unit 1: twoInputNand-Structure" {  } { { "twoInputNand.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab7/twoInputNand.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648212102841 ""} { "Info" "ISGN_ENTITY_NAME" "1 twoInputNand " "Found entity 1: twoInputNand" {  } { { "twoInputNand.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab7/twoInputNand.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648212102841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648212102841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fiveinputnand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fiveinputnand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fiveInputNand-Structure " "Found design unit 1: fiveInputNand-Structure" {  } { { "fiveInputNand.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab7/fiveInputNand.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648212102841 ""} { "Info" "ISGN_ENTITY_NAME" "1 fiveInputNand " "Found entity 1: fiveInputNand" {  } { { "fiveInputNand.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab7/fiveInputNand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648212102841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648212102841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hazard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazard-Structure " "Found design unit 1: hazard-Structure" {  } { { "hazard.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab7/hazard.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648212102857 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "hazard.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab7/hazard.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648212102857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648212102857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hazard2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazard2-Structure " "Found design unit 1: hazard2-Structure" {  } { { "hazard2.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab7/hazard2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648212102888 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazard2 " "Found entity 1: hazard2" {  } { { "hazard2.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab7/hazard2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648212102888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648212102888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testpartone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testpartone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testPartOne-Structure " "Found design unit 1: testPartOne-Structure" {  } { { "testPartOne.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab7/testPartOne.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648212102888 ""} { "Info" "ISGN_ENTITY_NAME" "1 testPartOne " "Found entity 1: testPartOne" {  } { { "testPartOne.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab7/testPartOne.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648212102888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648212102888 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testPartOne " "Elaborating entity \"testPartOne\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648212103029 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f testPartOne.vhd(13) " "Verilog HDL or VHDL warning at testPartOne.vhd(13): object \"f\" assigned a value but never read" {  } { { "testPartOne.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab7/testPartOne.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648212103060 "|testPartOne"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "testPartOne.vhd(19) " "VHDL warning at testPartOne.vhd(19): synthesis ignores all but the first waveform" {  } { { "testPartOne.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab7/testPartOne.vhd" 19 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Analysis & Synthesis" 0 -1 1648212103060 "|testPartOne"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard hazard:m1 " "Elaborating entity \"hazard\" for hierarchy \"hazard:m1\"" {  } { { "testPartOne.vhd" "m1" { Text "H:/My Documents/Downloads/ECE5500/Lab7/testPartOne.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648212103185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoInputNand hazard:m1\|twoInputNand:g1 " "Elaborating entity \"twoInputNand\" for hierarchy \"hazard:m1\|twoInputNand:g1\"" {  } { { "hazard.vhd" "g1" { Text "H:/My Documents/Downloads/ECE5500/Lab7/hazard.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648212103201 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1648212103926 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648212104411 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 25 10:11:44 2022 " "Processing ended: Fri Mar 25 10:11:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648212104411 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648212104411 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648212104411 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648212104411 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648212105297 ""}
