<profile>

<section name = "Vitis HLS Report for 'FFT_DIT_RN'" level="0">
<item name = "Date">Wed Jul 16 18:22:39 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">FFT_DIT_RN</item>
<item name = "Solution">FFT_DIT_RN (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 5.091 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1258, 1258, 6.404 us, 6.404 us, 1259, 1259, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_FFT_pipeline_DIT_fu_154">FFT_pipeline_DIT, 477, 477, 2.428 us, 2.428 us, 256, 256, dataflow</column>
<column name="grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1_fu_251">FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1, 131, 131, 0.524 us, 0.524 us, 130, 130, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_fu_272">FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1, 644, 644, 2.576 us, 2.576 us, 643, 643, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2_fu_282">FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2, 132, 132, 0.528 us, 0.528 us, 130, 130, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4, -</column>
<column name="FIFO">15, -, 149, 62, -</column>
<column name="Instance">100, 120, 79574, 64610, 0</column>
<column name="Memory">8, -, 263, 14, 0</column>
<column name="Multiplexer">-, -, 0, 388, -</column>
<column name="Register">-, -, 12, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">43, 54, 75, 122, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_fu_272">FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1, 4, 0, 269, 190, 0</column>
<column name="grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1_fu_251">FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1, 0, 0, 283, 94, 0</column>
<column name="grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2_fu_282">FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2, 0, 0, 279, 112, 0</column>
<column name="grp_FFT_pipeline_DIT_fu_154">FFT_pipeline_DIT, 96, 120, 78743, 64214, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_U">FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W, 1, 32, 0, 0, 64, 32, 1, 2048</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_U">FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W, 1, 32, 0, 0, 64, 32, 1, 2048</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_U">FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W, 1, 32, 0, 0, 64, 32, 1, 2048</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_U">FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W, 1, 32, 0, 0, 64, 32, 1, 2048</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_U">FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W, 1, 32, 0, 0, 64, 32, 1, 2048</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_U">FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W, 1, 32, 0, 0, 64, 32, 1, 2048</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_U">FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W, 1, 32, 0, 0, 64, 32, 1, 2048</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_U">FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W, 1, 32, 0, 0, 64, 32, 1, 2048</column>
<column name="revIdxTab_U">revIdxTab_RAM_AUTO_1R1W, 0, 7, 14, 0, 128, 7, 1, 896</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="mid_fifo_U">15, 149, 0, -, 8, 256, 2048</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state4_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_FFT_pipeline_DIT_fu_154_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_address0">14, 3, 6, 18</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_ce0">14, 3, 1, 3</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_we0">9, 2, 1, 2</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_address0">14, 3, 6, 18</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_ce0">14, 3, 1, 3</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_we0">9, 2, 1, 2</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_address0">14, 3, 6, 18</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_ce0">14, 3, 1, 3</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_we0">9, 2, 1, 2</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_address0">14, 3, 6, 18</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_ce0">14, 3, 1, 3</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_we0">9, 2, 1, 2</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_address0">14, 3, 6, 18</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_ce0">14, 3, 1, 3</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_we0">9, 2, 1, 2</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_address0">14, 3, 6, 18</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_ce0">14, 3, 1, 3</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_we0">9, 2, 1, 2</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_address0">14, 3, 6, 18</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_ce0">14, 3, 1, 3</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_we0">9, 2, 1, 2</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_address0">14, 3, 6, 18</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_ce0">14, 3, 1, 3</column>
<column name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_we0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="mid_read">9, 2, 1, 2</column>
<column name="mid_write">9, 2, 1, 2</column>
<column name="revIdxTab_address0">14, 3, 7, 21</column>
<column name="revIdxTab_ce0">14, 3, 1, 3</column>
<column name="revIdxTab_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_sync_reg_grp_FFT_pipeline_DIT_fu_154_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_FFT_pipeline_DIT_fu_154_ap_ready">1, 0, 1, 0</column>
<column name="grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_fu_272_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1_fu_251_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2_fu_282_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_FFT_pipeline_DIT_fu_154_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, FFT_DIT_RN, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, FFT_DIT_RN, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, FFT_DIT_RN, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, FFT_DIT_RN, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, FFT_DIT_RN, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, FFT_DIT_RN, return value</column>
<column name="in_r_dout">in, 256, ap_fifo, in_r, pointer</column>
<column name="in_r_empty_n">in, 1, ap_fifo, in_r, pointer</column>
<column name="in_r_read">out, 1, ap_fifo, in_r, pointer</column>
<column name="out_r_din">out, 256, ap_fifo, out_r, pointer</column>
<column name="out_r_full_n">in, 1, ap_fifo, out_r, pointer</column>
<column name="out_r_write">out, 1, ap_fifo, out_r, pointer</column>
</table>
</item>
</section>
</profile>
