#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr 26 15:31:37 2023
# Process ID: 7912
# Current directory: C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/impl_1
# Command line: vivado.exe -log eth_mac_test_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source eth_mac_test_wrapper.tcl -notrace
# Log file: C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/impl_1/eth_mac_test_wrapper.vdi
# Journal file: C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/impl_1\vivado.jou
# Running On: DESKTOP-T99OIQI, OS: Windows, CPU Frequency: 2712 MHz, CPU Physical cores: 2, Host memory: 8479 MB
#-----------------------------------------------------------
source eth_mac_test_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 543.273 ; gain = 118.527
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/bachelor_2023/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 634.711 ; gain = 86.227
Command: link_design -top eth_mac_test_wrapper -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/eth_mac_test_axi_ethernet_0_0.dcp' for cell 'eth_mac_test_i/axi_ethernet_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_fifo_0/eth_mac_test_axi_ethernet_0_fifo_0.dcp' for cell 'eth_mac_test_i/axi_ethernet_0_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_gtxclk_0/eth_mac_test_axi_ethernet_0_gtxclk_0.dcp' for cell 'eth_mac_test_i/axi_ethernet_0_gtxclk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_timer_0_0/eth_mac_test_axi_timer_0_0.dcp' for cell 'eth_mac_test_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_uartlite_0_0/eth_mac_test_axi_uartlite_0_0.dcp' for cell 'eth_mac_test_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_clk_wiz_0_1/eth_mac_test_clk_wiz_0_1.dcp' for cell 'eth_mac_test_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_mdm_1_0/eth_mac_test_mdm_1_0.dcp' for cell 'eth_mac_test_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_microblaze_0_0/eth_mac_test_microblaze_0_0.dcp' for cell 'eth_mac_test_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_microblaze_0_axi_intc_0/eth_mac_test_microblaze_0_axi_intc_0.dcp' for cell 'eth_mac_test_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_mig_7series_0_0/eth_mac_test_mig_7series_0_0.dcp' for cell 'eth_mac_test_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_rst_mig_7series_0_81M_0/eth_mac_test_rst_mig_7series_0_81M_0.dcp' for cell 'eth_mac_test_i/rst_mig_7series_0_81M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_xbar_0/eth_mac_test_xbar_0.dcp' for cell 'eth_mac_test_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_ds_0/eth_mac_test_auto_ds_0.dcp' for cell 'eth_mac_test_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_pc_0/eth_mac_test_auto_pc_0.dcp' for cell 'eth_mac_test_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_ds_1/eth_mac_test_auto_ds_1.dcp' for cell 'eth_mac_test_i/microblaze_0_axi_periph/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_pc_1/eth_mac_test_auto_pc_1.dcp' for cell 'eth_mac_test_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_ds_2/eth_mac_test_auto_ds_2.dcp' for cell 'eth_mac_test_i/microblaze_0_axi_periph/m03_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_pc_2/eth_mac_test_auto_pc_2.dcp' for cell 'eth_mac_test_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_ds_3/eth_mac_test_auto_ds_3.dcp' for cell 'eth_mac_test_i/microblaze_0_axi_periph/m04_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_pc_3/eth_mac_test_auto_pc_3.dcp' for cell 'eth_mac_test_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_ds_4/eth_mac_test_auto_ds_4.dcp' for cell 'eth_mac_test_i/microblaze_0_axi_periph/m05_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_pc_4/eth_mac_test_auto_pc_4.dcp' for cell 'eth_mac_test_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_pc_5/eth_mac_test_auto_pc_5.dcp' for cell 'eth_mac_test_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_us_0/eth_mac_test_auto_us_0.dcp' for cell 'eth_mac_test_i/microblaze_0_axi_periph/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_us_1/eth_mac_test_auto_us_1.dcp' for cell 'eth_mac_test_i/microblaze_0_axi_periph/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_us_2/eth_mac_test_auto_us_2.dcp' for cell 'eth_mac_test_i/microblaze_0_axi_periph/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_dlmb_bram_if_cntlr_0/eth_mac_test_dlmb_bram_if_cntlr_0.dcp' for cell 'eth_mac_test_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_dlmb_v10_0/eth_mac_test_dlmb_v10_0.dcp' for cell 'eth_mac_test_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_ilmb_bram_if_cntlr_0/eth_mac_test_ilmb_bram_if_cntlr_0.dcp' for cell 'eth_mac_test_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_ilmb_v10_0/eth_mac_test_ilmb_v10_0.dcp' for cell 'eth_mac_test_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_lmb_bram_0/eth_mac_test_lmb_bram_0.dcp' for cell 'eth_mac_test_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/bd_0/ip/ip_3/bd_aa08_c_counter_binary_0_0.dcp' for cell 'eth_mac_test_i/axi_ethernet_0/inst/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/bd_0/ip/ip_2/bd_aa08_c_shift_ram_0_0.dcp' for cell 'eth_mac_test_i/axi_ethernet_0/inst/c_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/bd_0/ip/ip_0/bd_aa08_eth_buf_0.dcp' for cell 'eth_mac_test_i/axi_ethernet_0/inst/eth_buf'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/bd_0/ip/ip_1/bd_aa08_mac_0.dcp' for cell 'eth_mac_test_i/axi_ethernet_0/inst/mac'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/bd_0/ip/ip_5/bd_aa08_util_vector_logic_0_0.dcp' for cell 'eth_mac_test_i/axi_ethernet_0/inst/util_vector_logic_0'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1217.594 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2084 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. eth_mac_test_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. eth_mac_test_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_er_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'eth_mac_test_i/axi_ethernet_0/inst/mac/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'eth_mac_test_i/axi_ethernet_0/inst/mac/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'eth_mac_test_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance eth_mac_test_i/mig_7series_0/u_eth_mac_test_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk. Found overlapping instances within the shape: eth_mac_test_i/axi_ethernet_0_gtxclk/inst/clkin1_ibufg and eth_mac_test_i/mig_7series_0/u_eth_mac_test_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk.
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_mig_7series_0_0/eth_mac_test_mig_7series_0_0/user_design/constraints/eth_mac_test_mig_7series_0_0.xdc] for cell 'eth_mac_test_i/mig_7series_0'
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: eth_mac_test_i/mig_7series_0/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_mig_7series_0_0/eth_mac_test_mig_7series_0_0/user_design/constraints/eth_mac_test_mig_7series_0_0.xdc:41]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port sys_clk_i can not be placed on PACKAGE_PIN E3 because the PACKAGE_PIN is occupied by port sys_clk_i. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_mig_7series_0_0/eth_mac_test_mig_7series_0_0/user_design/constraints/eth_mac_test_mig_7series_0_0.xdc:276]
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_mig_7series_0_0/eth_mac_test_mig_7series_0_0/user_design/constraints/eth_mac_test_mig_7series_0_0.xdc] for cell 'eth_mac_test_i/mig_7series_0'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_mig_7series_0_0/eth_mac_test_mig_7series_0_0_board.xdc] for cell 'eth_mac_test_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_mig_7series_0_0/eth_mac_test_mig_7series_0_0_board.xdc] for cell 'eth_mac_test_i/mig_7series_0'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_microblaze_0_0/eth_mac_test_microblaze_0_0.xdc] for cell 'eth_mac_test_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_microblaze_0_0/eth_mac_test_microblaze_0_0.xdc] for cell 'eth_mac_test_i/microblaze_0/U0'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_microblaze_0_axi_intc_0/eth_mac_test_microblaze_0_axi_intc_0.xdc] for cell 'eth_mac_test_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_microblaze_0_axi_intc_0/eth_mac_test_microblaze_0_axi_intc_0.xdc] for cell 'eth_mac_test_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_rst_mig_7series_0_81M_0/eth_mac_test_rst_mig_7series_0_81M_0_board.xdc] for cell 'eth_mac_test_i/rst_mig_7series_0_81M/U0'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_rst_mig_7series_0_81M_0/eth_mac_test_rst_mig_7series_0_81M_0_board.xdc] for cell 'eth_mac_test_i/rst_mig_7series_0_81M/U0'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_rst_mig_7series_0_81M_0/eth_mac_test_rst_mig_7series_0_81M_0.xdc] for cell 'eth_mac_test_i/rst_mig_7series_0_81M/U0'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_rst_mig_7series_0_81M_0/eth_mac_test_rst_mig_7series_0_81M_0.xdc] for cell 'eth_mac_test_i/rst_mig_7series_0_81M/U0'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_timer_0_0/eth_mac_test_axi_timer_0_0.xdc] for cell 'eth_mac_test_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_timer_0_0/eth_mac_test_axi_timer_0_0.xdc] for cell 'eth_mac_test_i/axi_timer_0/U0'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_uartlite_0_0/eth_mac_test_axi_uartlite_0_0_board.xdc] for cell 'eth_mac_test_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_uartlite_0_0/eth_mac_test_axi_uartlite_0_0_board.xdc] for cell 'eth_mac_test_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_uartlite_0_0/eth_mac_test_axi_uartlite_0_0.xdc] for cell 'eth_mac_test_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_uartlite_0_0/eth_mac_test_axi_uartlite_0_0.xdc] for cell 'eth_mac_test_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_clk_wiz_0_1/eth_mac_test_clk_wiz_0_1_board.xdc] for cell 'eth_mac_test_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_clk_wiz_0_1/eth_mac_test_clk_wiz_0_1_board.xdc] for cell 'eth_mac_test_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_clk_wiz_0_1/eth_mac_test_clk_wiz_0_1.xdc] for cell 'eth_mac_test_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_clk_wiz_0_1/eth_mac_test_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_clk_wiz_0_1/eth_mac_test_clk_wiz_0_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2014.664 ; gain = 583.145
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_clk_wiz_0_1/eth_mac_test_clk_wiz_0_1.xdc] for cell 'eth_mac_test_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/bd_0/ip/ip_0/bd_aa08_eth_buf_0_board.xdc] for cell 'eth_mac_test_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/bd_0/ip/ip_0/bd_aa08_eth_buf_0_board.xdc] for cell 'eth_mac_test_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_aa08_mac_0_board.xdc] for cell 'eth_mac_test_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_aa08_mac_0_board.xdc] for cell 'eth_mac_test_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_aa08_mac_0.xdc] for cell 'eth_mac_test_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_aa08_mac_0.xdc] for cell 'eth_mac_test_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/eth_mac_test_axi_ethernet_0_0_board.xdc] for cell 'eth_mac_test_i/axi_ethernet_0/inst'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/eth_mac_test_axi_ethernet_0_0_board.xdc] for cell 'eth_mac_test_i/axi_ethernet_0/inst'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/synth/eth_mac_test_axi_ethernet_0_0.xdc] for cell 'eth_mac_test_i/axi_ethernet_0/inst'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/synth/eth_mac_test_axi_ethernet_0_0.xdc] for cell 'eth_mac_test_i/axi_ethernet_0/inst'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_gtxclk_0/eth_mac_test_axi_ethernet_0_gtxclk_0_board.xdc] for cell 'eth_mac_test_i/axi_ethernet_0_gtxclk/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port sys_clk_i can not be placed on PACKAGE_PIN E3 because the PACKAGE_PIN is occupied by port sys_clk_i. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_gtxclk_0/eth_mac_test_axi_ethernet_0_gtxclk_0_board.xdc:3]
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_gtxclk_0/eth_mac_test_axi_ethernet_0_gtxclk_0_board.xdc] for cell 'eth_mac_test_i/axi_ethernet_0_gtxclk/inst'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_gtxclk_0/eth_mac_test_axi_ethernet_0_gtxclk_0.xdc] for cell 'eth_mac_test_i/axi_ethernet_0_gtxclk/inst'
WARNING: [Constraints 18-619] A clock with name 'sys_clk_i' already exists, overwriting the previous clock with the same name. [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_gtxclk_0/eth_mac_test_axi_ethernet_0_gtxclk_0.xdc:56]
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_gtxclk_0/eth_mac_test_axi_ethernet_0_gtxclk_0.xdc] for cell 'eth_mac_test_i/axi_ethernet_0_gtxclk/inst'
Parsing XDC File [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port sys_clk_i can not be placed on PACKAGE_PIN E3 because the PACKAGE_PIN is occupied by port sys_clk_i. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'eth_col'. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_crs'. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_mdc'. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_mdio'. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rstn'. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rx_clk'. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rx_dv'. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[0]'. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[1]'. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[2]'. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[3]'. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxerr'. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_tx_clk'. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_tx_en'. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[0]'. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[1]'. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[2]'. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[3]'. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc]
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_us_0/eth_mac_test_auto_us_0_clocks.xdc] for cell 'eth_mac_test_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_us_0/eth_mac_test_auto_us_0_clocks.xdc] for cell 'eth_mac_test_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_us_1/eth_mac_test_auto_us_1_clocks.xdc] for cell 'eth_mac_test_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_us_1/eth_mac_test_auto_us_1_clocks.xdc] for cell 'eth_mac_test_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_us_2/eth_mac_test_auto_us_2_clocks.xdc] for cell 'eth_mac_test_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_us_2/eth_mac_test_auto_us_2_clocks.xdc] for cell 'eth_mac_test_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_ds_0/eth_mac_test_auto_ds_0_clocks.xdc] for cell 'eth_mac_test_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_ds_0/eth_mac_test_auto_ds_0_clocks.xdc] for cell 'eth_mac_test_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_ds_1/eth_mac_test_auto_ds_1_clocks.xdc] for cell 'eth_mac_test_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_ds_1/eth_mac_test_auto_ds_1_clocks.xdc] for cell 'eth_mac_test_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_ds_2/eth_mac_test_auto_ds_2_clocks.xdc] for cell 'eth_mac_test_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_ds_2/eth_mac_test_auto_ds_2_clocks.xdc] for cell 'eth_mac_test_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_ds_3/eth_mac_test_auto_ds_3_clocks.xdc] for cell 'eth_mac_test_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_ds_3/eth_mac_test_auto_ds_3_clocks.xdc] for cell 'eth_mac_test_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_ds_4/eth_mac_test_auto_ds_4_clocks.xdc] for cell 'eth_mac_test_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_auto_ds_4/eth_mac_test_auto_ds_4_clocks.xdc] for cell 'eth_mac_test_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_microblaze_0_axi_intc_0/eth_mac_test_microblaze_0_axi_intc_0_clocks.xdc] for cell 'eth_mac_test_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_microblaze_0_axi_intc_0/eth_mac_test_microblaze_0_axi_intc_0_clocks.xdc] for cell 'eth_mac_test_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_mdm_1_0/eth_mac_test_mdm_1_0.xdc] for cell 'eth_mac_test_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_mdm_1_0/eth_mac_test_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_mdm_1_0/eth_mac_test_mdm_1_0.xdc] for cell 'eth_mac_test_i/mdm_1/U0'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/bd_0/ip/ip_0/synth/bd_aa08_eth_buf_0.xdc] for cell 'eth_mac_test_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/bd_0/ip/ip_0/synth/bd_aa08_eth_buf_0.xdc] for cell 'eth_mac_test_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_aa08_mac_0_clocks.xdc] for cell 'eth_mac_test_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_aa08_mac_0_clocks.xdc] for cell 'eth_mac_test_i/axi_ethernet_0/inst/mac/inst'
INFO: [Project 1-1714] 25 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance eth_mac_test_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_er_obuf_reg has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'eth_mac_test_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/eth_mac_test/ip/eth_mac_test_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-1687] 55 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2037.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 640 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 200 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 36 instances
  RAM64M => RAM64M (RAMD64E(x4)): 112 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 176 instances

53 Infos, 25 Warnings, 22 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 2037.199 ; gain = 1402.488
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2037.199 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e42dd646

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2037.199 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM_i_1 into driver instance eth_mac_test_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM_i_1 into driver instance eth_mac_test_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/mm2s_cntrl_reset_out_n_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM_i_1 into driver instance eth_mac_test_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/axi_ethernet_0/inst/mac/inst/bd_aa08_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst0_i_1__0 into driver instance eth_mac_test_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance eth_mac_test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0/U0/MicroBlaze_Core_I/Using_FPGA.Native_i_1__1 into driver instance eth_mac_test_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/Sl_Ready_INST_0, which resulted in an inversion of 34 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0 into driver instance eth_mac_test_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/current_word_1[3]_i_1 into driver instance eth_mac_test_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[3]_i_1__0 into driver instance eth_mac_test_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0 into driver instance eth_mac_test_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0_i_1, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance eth_mac_test_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_5, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0 into driver instance eth_mac_test_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance eth_mac_test_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[3]_i_1__0 into driver instance eth_mac_test_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0 into driver instance eth_mac_test_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0_i_1, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0 into driver instance eth_mac_test_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/current_word_1[3]_i_1 into driver instance eth_mac_test_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[3]_i_1__0 into driver instance eth_mac_test_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0 into driver instance eth_mac_test_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0_i_1, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0 into driver instance eth_mac_test_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/current_word_1[3]_i_1 into driver instance eth_mac_test_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[3]_i_1__0 into driver instance eth_mac_test_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0 into driver instance eth_mac_test_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0_i_1, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0 into driver instance eth_mac_test_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/current_word_1[3]_i_1 into driver instance eth_mac_test_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[3]_i_1__0 into driver instance eth_mac_test_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0 into driver instance eth_mac_test_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0_i_1, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1 into driver instance eth_mac_test_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[2]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1 into driver instance eth_mac_test_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[2]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot[6]_i_1 into driver instance eth_mac_test_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_hot[6]_i_2, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_target_hot[6]_i_1__0 into driver instance eth_mac_test_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_single_thread.active_target_hot[6]_i_2__0, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot[6]_i_1__1 into driver instance eth_mac_test_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_hot[6]_i_2__1, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/mig_7series_0/u_eth_mac_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance eth_mac_test_i/mig_7series_0/u_eth_mac_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_6, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/mig_7series_0/u_eth_mac_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_1 into driver instance eth_mac_test_i/mig_7series_0/u_eth_mac_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/mig_7series_0/u_eth_mac_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_full[5]_i_3 into driver instance eth_mac_test_i/mig_7series_0/u_eth_mac_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_empty[7]_i_2__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/mig_7series_0/u_eth_mac_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_1 into driver instance eth_mac_test_i/mig_7series_0/u_eth_mac_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/mig_7series_0/u_eth_mac_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_1 into driver instance eth_mac_test_i/mig_7series_0/u_eth_mac_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_2, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/mig_7series_0/u_eth_mac_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_1__2 into driver instance eth_mac_test_i/mig_7series_0/u_eth_mac_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_2__2, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/mig_7series_0/u_eth_mac_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_1__1 into driver instance eth_mac_test_i/mig_7series_0/u_eth_mac_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_2__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/mig_7series_0/u_eth_mac_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_1__0 into driver instance eth_mac_test_i/mig_7series_0/u_eth_mac_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_2__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/mig_7series_0/u_eth_mac_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_1 into driver instance eth_mac_test_i/mig_7series_0/u_eth_mac_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter eth_mac_test_i/mig_7series_0/u_eth_mac_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][0]_srl8_i_1 into driver instance eth_mac_test_i/mig_7series_0/u_eth_mac_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-138] Pushed 13 inverter(s) to 22 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18b38e6ed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2374.816 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 131 cells and removed 903 cells
INFO: [Opt 31-1021] In phase Retarget, 176 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 166 inverter(s) to 255 load pin(s).
Phase 2 Constant propagation | Checksum: 1fa837c25

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2374.816 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 2084 cells and removed 6151 cells
INFO: [Opt 31-1021] In phase Constant propagation, 139 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c6be2908

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2374.816 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4048 cells
INFO: [Opt 31-1021] In phase Sweep, 481 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG eth_mac_test_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net eth_mac_test_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 181d0fa81

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2374.816 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 181d0fa81

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2374.816 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1858755dc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2374.816 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 166 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             131  |             903  |                                            176  |
|  Constant propagation         |            2084  |            6151  |                                            139  |
|  Sweep                        |               0  |            4048  |                                            481  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            166  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 2374.816 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c9aba046

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2374.816 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 7 WE to EN ports
Number of BRAM Ports augmented: 13 newly gated: 11 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 111cb1205

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2772.828 ; gain = 0.000
Ending Power Optimization Task | Checksum: 111cb1205

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2772.828 ; gain = 398.012

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 195482d76

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2772.828 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 195482d76

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2772.828 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2772.828 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 195482d76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2772.828 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 25 Warnings, 22 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:54 . Memory (MB): peak = 2772.828 ; gain = 735.629
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.224 . Memory (MB): peak = 2772.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/impl_1/eth_mac_test_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2772.828 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file eth_mac_test_wrapper_drc_opted.rpt -pb eth_mac_test_wrapper_drc_opted.pb -rpx eth_mac_test_wrapper_drc_opted.rpx
Command: report_drc -file eth_mac_test_wrapper_drc_opted.rpt -pb eth_mac_test_wrapper_drc_opted.pb -rpx eth_mac_test_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/impl_1/eth_mac_test_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2772.828 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2772.828 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14860cbff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.174 . Memory (MB): peak = 2772.828 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2772.828 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b2dbf0a8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2772.828 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 141d95f10

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2772.828 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 141d95f10

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2772.828 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 141d95f10

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2772.828 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16b2e1b29

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2772.828 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 188013ca6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 2772.828 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 188013ca6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2772.828 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1b04c8c51

Time (s): cpu = 00:01:34 ; elapsed = 00:00:58 . Memory (MB): peak = 2772.828 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 2079 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 864 nets or LUTs. Breaked 2 LUTs, combined 862 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2772.828 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |            862  |                   864  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |            862  |                   864  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: ada056ef

Time (s): cpu = 00:01:43 ; elapsed = 00:01:05 . Memory (MB): peak = 2772.828 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: b060d91b

Time (s): cpu = 00:01:45 ; elapsed = 00:01:06 . Memory (MB): peak = 2772.828 ; gain = 0.000
Phase 2 Global Placement | Checksum: b060d91b

Time (s): cpu = 00:01:45 ; elapsed = 00:01:07 . Memory (MB): peak = 2772.828 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 7a37fb94

Time (s): cpu = 00:01:51 ; elapsed = 00:01:10 . Memory (MB): peak = 2772.828 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 909e7094

Time (s): cpu = 00:02:03 ; elapsed = 00:01:18 . Memory (MB): peak = 2772.828 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 111de32dc

Time (s): cpu = 00:02:04 ; elapsed = 00:01:18 . Memory (MB): peak = 2772.828 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 115f28081

Time (s): cpu = 00:02:04 ; elapsed = 00:01:19 . Memory (MB): peak = 2772.828 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 14e5ad9f4

Time (s): cpu = 00:02:17 ; elapsed = 00:01:27 . Memory (MB): peak = 2772.828 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: ca45edde

Time (s): cpu = 00:02:39 ; elapsed = 00:01:48 . Memory (MB): peak = 2772.828 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 82b2c265

Time (s): cpu = 00:02:41 ; elapsed = 00:01:52 . Memory (MB): peak = 2772.828 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 7a85bad5

Time (s): cpu = 00:02:42 ; elapsed = 00:01:53 . Memory (MB): peak = 2772.828 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 7a85bad5

Time (s): cpu = 00:02:42 ; elapsed = 00:01:53 . Memory (MB): peak = 2772.828 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 90928767

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.728 | TNS=-189.042 |
Phase 1 Physical Synthesis Initialization | Checksum: c2b16146

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2772.828 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: d9ae2200

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2772.828 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 90928767

Time (s): cpu = 00:03:10 ; elapsed = 00:02:12 . Memory (MB): peak = 2772.828 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.559. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 124648036

Time (s): cpu = 00:03:18 ; elapsed = 00:02:19 . Memory (MB): peak = 2772.828 ; gain = 0.000

Time (s): cpu = 00:03:18 ; elapsed = 00:02:19 . Memory (MB): peak = 2772.828 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 124648036

Time (s): cpu = 00:03:18 ; elapsed = 00:02:19 . Memory (MB): peak = 2772.828 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 124648036

Time (s): cpu = 00:03:18 ; elapsed = 00:02:19 . Memory (MB): peak = 2772.828 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 124648036

Time (s): cpu = 00:03:19 ; elapsed = 00:02:19 . Memory (MB): peak = 2772.828 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 124648036

Time (s): cpu = 00:03:19 ; elapsed = 00:02:20 . Memory (MB): peak = 2772.828 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2772.828 ; gain = 0.000

Time (s): cpu = 00:03:19 ; elapsed = 00:02:20 . Memory (MB): peak = 2772.828 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 149708f01

Time (s): cpu = 00:03:19 ; elapsed = 00:02:20 . Memory (MB): peak = 2772.828 ; gain = 0.000
Ending Placer Task | Checksum: fa2f57f1

Time (s): cpu = 00:03:19 ; elapsed = 00:02:20 . Memory (MB): peak = 2772.828 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
165 Infos, 25 Warnings, 22 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:24 ; elapsed = 00:02:24 . Memory (MB): peak = 2772.828 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2772.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/impl_1/eth_mac_test_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2772.828 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file eth_mac_test_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.473 . Memory (MB): peak = 2772.828 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file eth_mac_test_wrapper_utilization_placed.rpt -pb eth_mac_test_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file eth_mac_test_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.208 . Memory (MB): peak = 2772.828 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2772.828 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
174 Infos, 25 Warnings, 22 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2772.828 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2772.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/impl_1/eth_mac_test_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2772.828 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 63251035 ConstDB: 0 ShapeSum: 970a47bc RouteDB: 0
Post Restoration Checksum: NetGraph: 97499b4c NumContArr: 988f945a Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 12fd92fa6

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 2772.828 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 12fd92fa6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2772.828 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12fd92fa6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2772.828 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1ace553b2

Time (s): cpu = 00:01:17 ; elapsed = 00:00:55 . Memory (MB): peak = 2784.039 ; gain = 11.211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.821  | TNS=0.000  | WHS=-0.378 | THS=-1664.919|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00677669 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 33701
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 33701
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1ba7617b4

Time (s): cpu = 00:01:38 ; elapsed = 00:01:07 . Memory (MB): peak = 2816.984 ; gain = 44.156

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ba7617b4

Time (s): cpu = 00:01:38 ; elapsed = 00:01:07 . Memory (MB): peak = 2816.984 ; gain = 44.156
Phase 3 Initial Routing | Checksum: 169f1433c

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 2816.984 ; gain = 44.156

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3635
 Number of Nodes with overlaps = 373
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.393  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a22301a2

Time (s): cpu = 00:02:44 ; elapsed = 00:01:57 . Memory (MB): peak = 2817.008 ; gain = 44.180
Phase 4 Rip-up And Reroute | Checksum: 1a22301a2

Time (s): cpu = 00:02:44 ; elapsed = 00:01:57 . Memory (MB): peak = 2817.008 ; gain = 44.180

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15ab83dd7

Time (s): cpu = 00:02:51 ; elapsed = 00:02:01 . Memory (MB): peak = 2817.008 ; gain = 44.180
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.473  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 15ab83dd7

Time (s): cpu = 00:02:51 ; elapsed = 00:02:01 . Memory (MB): peak = 2817.008 ; gain = 44.180

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15ab83dd7

Time (s): cpu = 00:02:52 ; elapsed = 00:02:01 . Memory (MB): peak = 2817.008 ; gain = 44.180
Phase 5 Delay and Skew Optimization | Checksum: 15ab83dd7

Time (s): cpu = 00:02:52 ; elapsed = 00:02:01 . Memory (MB): peak = 2817.008 ; gain = 44.180

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1914cbeeb

Time (s): cpu = 00:03:02 ; elapsed = 00:02:07 . Memory (MB): peak = 2817.008 ; gain = 44.180
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.473  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10e028ba3

Time (s): cpu = 00:03:02 ; elapsed = 00:02:08 . Memory (MB): peak = 2817.008 ; gain = 44.180
Phase 6 Post Hold Fix | Checksum: 10e028ba3

Time (s): cpu = 00:03:02 ; elapsed = 00:02:08 . Memory (MB): peak = 2817.008 ; gain = 44.180

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.4114 %
  Global Horizontal Routing Utilization  = 14.3446 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1196845c3

Time (s): cpu = 00:03:02 ; elapsed = 00:02:08 . Memory (MB): peak = 2817.008 ; gain = 44.180

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1196845c3

Time (s): cpu = 00:03:03 ; elapsed = 00:02:08 . Memory (MB): peak = 2817.008 ; gain = 44.180

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 149998bc6

Time (s): cpu = 00:03:08 ; elapsed = 00:02:14 . Memory (MB): peak = 2817.008 ; gain = 44.180

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.473  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 149998bc6

Time (s): cpu = 00:03:17 ; elapsed = 00:02:20 . Memory (MB): peak = 2817.008 ; gain = 44.180
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:17 ; elapsed = 00:02:20 . Memory (MB): peak = 2817.008 ; gain = 44.180

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
189 Infos, 25 Warnings, 22 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:26 ; elapsed = 00:02:25 . Memory (MB): peak = 2817.008 ; gain = 44.180
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2822.223 ; gain = 5.215
report_design_analysis: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2822.223 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/impl_1/eth_mac_test_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2822.223 ; gain = 5.215
INFO: [runtcl-4] Executing : report_drc -file eth_mac_test_wrapper_drc_routed.rpt -pb eth_mac_test_wrapper_drc_routed.pb -rpx eth_mac_test_wrapper_drc_routed.rpx
Command: report_drc -file eth_mac_test_wrapper_drc_routed.rpt -pb eth_mac_test_wrapper_drc_routed.pb -rpx eth_mac_test_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/impl_1/eth_mac_test_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2825.086 ; gain = 2.863
INFO: [runtcl-4] Executing : report_methodology -file eth_mac_test_wrapper_methodology_drc_routed.rpt -pb eth_mac_test_wrapper_methodology_drc_routed.pb -rpx eth_mac_test_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file eth_mac_test_wrapper_methodology_drc_routed.rpt -pb eth_mac_test_wrapper_methodology_drc_routed.pb -rpx eth_mac_test_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/impl_1/eth_mac_test_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:08 ; elapsed = 00:00:38 . Memory (MB): peak = 2867.828 ; gain = 42.742
INFO: [runtcl-4] Executing : report_power -file eth_mac_test_wrapper_power_routed.rpt -pb eth_mac_test_wrapper_power_summary_routed.pb -rpx eth_mac_test_wrapper_power_routed.rpx
Command: report_power -file eth_mac_test_wrapper_power_routed.rpt -pb eth_mac_test_wrapper_power_summary_routed.pb -rpx eth_mac_test_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
201 Infos, 26 Warnings, 22 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 2934.414 ; gain = 66.586
INFO: [runtcl-4] Executing : report_route_status -file eth_mac_test_wrapper_route_status.rpt -pb eth_mac_test_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file eth_mac_test_wrapper_timing_summary_routed.rpt -pb eth_mac_test_wrapper_timing_summary_routed.pb -rpx eth_mac_test_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2977.594 ; gain = 38.141
INFO: [runtcl-4] Executing : report_incremental_reuse -file eth_mac_test_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file eth_mac_test_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file eth_mac_test_wrapper_bus_skew_routed.rpt -pb eth_mac_test_wrapper_bus_skew_routed.pb -rpx eth_mac_test_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <eth_mac_test_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <eth_mac_test_i/axi_ethernet_0_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block eth_mac_test_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the eth_mac_test_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <eth_mac_test_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <eth_mac_test_i/axi_ethernet_0_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <eth_mac_test_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst> is part of IP: <eth_mac_test_i/axi_ethernet_0/inst/eth_buf>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <eth_mac_test_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst> is part of IP: <eth_mac_test_i/axi_ethernet_0/inst/eth_buf>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <eth_mac_test_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst> is part of IP: <eth_mac_test_i/axi_ethernet_0/inst/eth_buf>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <eth_mac_test_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst> is part of IP: <eth_mac_test_i/axi_ethernet_0/inst/eth_buf>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block eth_mac_test_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the eth_mac_test_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force eth_mac_test_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
write_bitstream failed
ERROR: [Common 17-69] Command failed: This design contains one or more cells for which bitstream generation is not permitted:
eth_mac_test_i/axi_ethernet_0/inst/mac/inst/bd_aa08_mac_0_core (<encrypted cellview>)
If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
INFO: [Common 17-206] Exiting Vivado at Wed Apr 26 15:41:43 2023...
