# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../adc_test_4ch.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../adc_test_4ch.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../adc_test_4ch.srcs/sources_1/bd/system/ipshared/1313/hdl" --include "../../../../adc_test_4ch.srcs/sources_1/ip/sys_pll" --include "/home/xyh/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../adc_test_4ch.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../../adc_test_4ch.ip_user_files/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../../adc_test_4ch.ip_user_files/bd/system/sim/system.v" \
"../../../../adc_test_4ch.srcs/sources_1/ip/sys_pll/sys_pll_clk_wiz.v" \
"../../../../adc_test_4ch.srcs/sources_1/ip/sys_pll/sys_pll.v" \
"../../../../adc_test_4ch.srcs/sources_1/src/adc_spi.v" \
"../../../../adc_test_4ch.srcs/sources_1/imports/rtl/aq_axi_master.v" \
"../../../../adc_test_4ch.srcs/sources_1/src/lut_config.v" \
"../../../../adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v" \
"../../../../adc_test_4ch.srcs/sources_1/src/spi_config.v" \
"../../../../adc_test_4ch.srcs/sources_1/src/spi_master.v" \
"../../../../adc_test_4ch.srcs/sources_1/bd/system/hdl/system_wrapper.v" \
"../../../../adc_test_4ch.srcs/sources_1/src/top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
