define({"topics":[{"title":"<ph>1.6.1.1<\/ph>\nBasic Memory layout for CORTEX-M based MCUs","href":"GUID-8DC24BD7-3112-401A-A207-3A1FC3A416AB_6.html","attributes":{"data-id":"basic-memory-layout-for-cortex-m-based-mcus"},"menu":{"hasChildren":false},"tocID":"basic-memory-layout-for-cortex-m-based-mcus-d1920e1121","topics":[]},{"title":"<ph>1.6.1.2<\/ph>\nBasic Memory layout for MIPS based MCUs","href":"GUID-C2AA810E-4247-4971-99CA-8F3D78A9DD2F_5.html","attributes":{"data-id":"basic-memory-layout-for-mips-based-mcus"},"menu":{"hasChildren":false},"tocID":"basic-memory-layout-for-mips-based-mcus-d1920e1129","topics":[]},{"title":"<ph>1.6.1.3<\/ph>\nLive Update Memory layout for CORTEX-M based MCUs","href":"GUID-6AFE1F49-ABB7-45E3-B783-95058156850B.html","attributes":{"data-id":"live-update-memory-layout-for-cortex-m-based-mcus"},"menu":{"hasChildren":false},"tocID":"live-update-memory-layout-for-cortex-m-based-mcus-d1920e1137","topics":[]},{"title":"<ph>1.6.1.4<\/ph>\nLive Update Memory layout for MIPS based MCUs","href":"GUID-FE2D4DDB-3A4B-4304-A86D-0A227017B23D.html","attributes":{"data-id":"live-update-memory-layout-for-mips-based-mcus"},"menu":{"hasChildren":false},"tocID":"live-update-memory-layout-for-mips-based-mcus-d1920e1145","topics":[]},{"title":"<ph>1.6.1.5<\/ph>\nUSB Device HID Bootloader Protocol","href":"GUID-9D8745A3-BF8B-4B77-B2B0-D0322693C210.html","attributes":{"data-id":"usb-device-hid-bootloader-protocol"},"menu":{"hasChildren":false},"tocID":"usb-device-hid-bootloader-protocol-d1920e1153","topics":[]}]});