Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Wed Aug  2 20:29:04 2017
| Host             : Elsa running 64-bit Ubuntu 16.04.3 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 3.737  |
| Dynamic (W)              | 3.485  |
| Device Static (W)        | 0.252  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 41.9   |
| Junction Temperature (C) | 68.1   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.180 |        3 |       --- |             --- |
| Slice Logic              |     0.259 |    81288 |       --- |             --- |
|   LUT as Logic           |     0.238 |    32582 |     53200 |           61.24 |
|   Register               |     0.014 |    41767 |    106400 |           39.25 |
|   CARRY4                 |     0.006 |     1052 |     13300 |            7.91 |
|   LUT as Shift Register  |    <0.001 |     1220 |     17400 |            7.01 |
|   F7/F8 Muxes            |    <0.001 |      744 |     53200 |            1.40 |
|   LUT as Distributed RAM |    <0.001 |       56 |     17400 |            0.32 |
|   Others                 |     0.000 |     1510 |       --- |             --- |
| Signals                  |     0.738 |    70712 |       --- |             --- |
| Block RAM                |     0.688 |       68 |       140 |           48.57 |
| DSPs                     |     0.046 |       40 |       220 |           18.18 |
| PS7                      |     1.574 |        1 |       --- |             --- |
| Static Power             |     0.252 |          |           |                 |
| Total                    |     3.737 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.919 |       1.870 |      0.049 |
| Vccaux    |       1.800 |     0.027 |       0.000 |      0.027 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.054 |       0.041 |      0.012 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.827 |       0.761 |      0.067 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |             4.7 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------+-----------+
| Name                                                                                   | Power (W) |
+----------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                       |     3.485 |
|   design_1_i                                                                           |     3.485 |
|     axi_mem_intercon                                                                   |     0.055 |
|       m00_couplers                                                                     |     0.003 |
|         auto_pc                                                                        |     0.003 |
|           inst                                                                         |     0.003 |
|             gen_axi4_axi3.axi3_conv_inst                                               |     0.003 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                      |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_0                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                    |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |     0.002 |
|                 USE_BURSTS.cmd_queue                                                   |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_6_6                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_4                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                                |    <0.001 |
|       m01_couplers                                                                     |     0.004 |
|         auto_pc                                                                        |     0.004 |
|           inst                                                                         |     0.004 |
|             gen_axi4_axi3.axi3_conv_inst                                               |     0.004 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                      |     0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_0                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                    |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |     0.003 |
|                 USE_BURSTS.cmd_queue                                                   |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_6_6                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_4                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                                |    <0.001 |
|       m02_couplers                                                                     |     0.004 |
|         auto_pc                                                                        |     0.004 |
|           inst                                                                         |     0.004 |
|             gen_axi4_axi3.axi3_conv_inst                                               |     0.004 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                      |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_0                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                    |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |     0.002 |
|                 USE_BURSTS.cmd_queue                                                   |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_6_6                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_4                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                                |    <0.001 |
|       m03_couplers                                                                     |     0.004 |
|         auto_pc                                                                        |     0.004 |
|           inst                                                                         |     0.004 |
|             gen_axi4_axi3.axi3_conv_inst                                               |     0.004 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                      |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_0                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                    |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |     0.002 |
|                 USE_BURSTS.cmd_queue                                                   |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_6_6                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_4                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                                |    <0.001 |
|       s00_couplers                                                                     |     0.002 |
|         auto_us                                                                        |     0.002 |
|           inst                                                                         |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                              |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                   |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                           |    <0.001 |
|               USE_READ.read_addr_inst                                                  |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|               si_register_slice_inst                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|       s01_couplers                                                                     |     0.003 |
|         auto_us                                                                        |     0.003 |
|           inst                                                                         |     0.003 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                              |     0.003 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                   |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                           |    <0.001 |
|               USE_READ.read_addr_inst                                                  |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|               si_register_slice_inst                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|       s02_couplers                                                                     |     0.003 |
|         auto_us                                                                        |     0.003 |
|           inst                                                                         |     0.003 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                              |     0.003 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                   |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                           |    <0.001 |
|               USE_READ.read_addr_inst                                                  |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|               si_register_slice_inst                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|       s03_couplers                                                                     |     0.003 |
|         auto_us                                                                        |     0.003 |
|           inst                                                                         |     0.003 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                              |     0.003 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                   |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                           |    <0.001 |
|               USE_READ.read_addr_inst                                                  |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|               si_register_slice_inst                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|       s04_couplers                                                                     |     0.003 |
|         auto_us                                                                        |     0.003 |
|           inst                                                                         |     0.003 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                              |     0.003 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                   |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                           |    <0.001 |
|               USE_READ.read_addr_inst                                                  |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|               si_register_slice_inst                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|       s05_couplers                                                                     |     0.003 |
|         auto_us                                                                        |     0.003 |
|           inst                                                                         |     0.003 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                              |     0.003 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                   |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                           |    <0.001 |
|               USE_READ.read_addr_inst                                                  |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|               si_register_slice_inst                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|       s06_couplers                                                                     |     0.002 |
|         auto_us                                                                        |     0.002 |
|           inst                                                                         |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                              |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                   |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                           |    <0.001 |
|               USE_READ.read_addr_inst                                                  |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|               si_register_slice_inst                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|       s07_couplers                                                                     |     0.003 |
|         auto_us                                                                        |     0.003 |
|           inst                                                                         |     0.003 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                              |     0.003 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                   |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                           |    <0.001 |
|               USE_READ.read_addr_inst                                                  |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|               si_register_slice_inst                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|       xbar                                                                             |     0.019 |
|         inst                                                                           |     0.019 |
|           gen_samd.crossbar_samd                                                       |     0.019 |
|             addr_arbiter_ar                                                            |     0.003 |
|             addr_arbiter_aw                                                            |     0.004 |
|             gen_decerr_slave.decerr_slave_inst                                         |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                               |    <0.001 |
|               gen_wmux.mux_w                                                           |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                         |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                           |     0.002 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |     0.002 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                               |    <0.001 |
|               gen_wmux.mux_w                                                           |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                         |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                           |    <0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_master_slots[2].gen_mi_write.wdata_mux_w                               |    <0.001 |
|               gen_wmux.mux_w                                                           |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                         |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                           |     0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_master_slots[3].gen_mi_write.wdata_mux_w                               |    <0.001 |
|               gen_wmux.mux_w                                                           |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                         |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                           |    <0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_master_slots[4].gen_mi_write.wdata_mux_w                               |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                         |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                           |    <0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                            |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                 |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                           |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                             |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                             |    <0.001 |
|               wrouter_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                         |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                            |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                 |     0.000 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                           |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                             |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                             |    <0.001 |
|               wrouter_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                         |    <0.001 |
|             gen_slave_slots[2].gen_si_read.si_transactor_ar                            |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                 |    <0.001 |
|             gen_slave_slots[2].gen_si_write.si_transactor_aw                           |    <0.001 |
|             gen_slave_slots[2].gen_si_write.splitter_aw_si                             |    <0.001 |
|             gen_slave_slots[2].gen_si_write.wdata_router_w                             |    <0.001 |
|               wrouter_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                         |    <0.001 |
|             gen_slave_slots[3].gen_si_read.si_transactor_ar                            |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                 |     0.000 |
|             gen_slave_slots[3].gen_si_write.si_transactor_aw                           |    <0.001 |
|             gen_slave_slots[3].gen_si_write.splitter_aw_si                             |    <0.001 |
|             gen_slave_slots[3].gen_si_write.wdata_router_w                             |    <0.001 |
|               wrouter_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                         |    <0.001 |
|             gen_slave_slots[4].gen_si_read.si_transactor_ar                            |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                 |    <0.001 |
|             gen_slave_slots[4].gen_si_write.si_transactor_aw                           |    <0.001 |
|             gen_slave_slots[4].gen_si_write.splitter_aw_si                             |    <0.001 |
|             gen_slave_slots[4].gen_si_write.wdata_router_w                             |    <0.001 |
|               wrouter_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                         |    <0.001 |
|             gen_slave_slots[5].gen_si_read.si_transactor_ar                            |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                 |     0.000 |
|             gen_slave_slots[5].gen_si_write.si_transactor_aw                           |    <0.001 |
|             gen_slave_slots[5].gen_si_write.splitter_aw_si                             |    <0.001 |
|             gen_slave_slots[5].gen_si_write.wdata_router_w                             |    <0.001 |
|               wrouter_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                         |    <0.001 |
|             gen_slave_slots[6].gen_si_read.si_transactor_ar                            |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                 |    <0.001 |
|             gen_slave_slots[6].gen_si_write.si_transactor_aw                           |    <0.001 |
|             gen_slave_slots[6].gen_si_write.splitter_aw_si                             |    <0.001 |
|             gen_slave_slots[6].gen_si_write.wdata_router_w                             |    <0.001 |
|               wrouter_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                         |    <0.001 |
|             gen_slave_slots[7].gen_si_read.si_transactor_ar                            |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                 |     0.000 |
|             gen_slave_slots[7].gen_si_write.si_transactor_aw                           |    <0.001 |
|             gen_slave_slots[7].gen_si_write.splitter_aw_si                             |    <0.001 |
|             gen_slave_slots[7].gen_si_write.wdata_router_w                             |    <0.001 |
|               wrouter_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                         |    <0.001 |
|             splitter_aw_mi                                                             |    <0.001 |
|     processing_system7_0                                                               |     1.579 |
|       inst                                                                             |     1.579 |
|     ps7_0_axi_periph                                                                   |     0.009 |
|       s00_couplers                                                                     |     0.007 |
|         auto_pc                                                                        |     0.007 |
|           inst                                                                         |     0.007 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                       |     0.007 |
|               RD.ar_channel_0                                                          |    <0.001 |
|                 ar_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               RD.r_channel_0                                                           |     0.002 |
|                 rd_data_fifo_0                                                         |     0.001 |
|                 transaction_fifo_0                                                     |    <0.001 |
|               SI_REG                                                                   |     0.002 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|                 b_pipe                                                                 |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               WR.aw_channel_0                                                          |     0.001 |
|                 aw_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               WR.b_channel_0                                                           |    <0.001 |
|                 bid_fifo_0                                                             |    <0.001 |
|                 bresp_fifo_0                                                           |    <0.001 |
|       xbar                                                                             |     0.002 |
|         inst                                                                           |     0.002 |
|           gen_sasd.crossbar_sasd_0                                                     |     0.002 |
|             addr_arbiter_inst                                                          |     0.001 |
|             gen_decerr.decerr_slave_inst                                               |    <0.001 |
|             reg_slice_r                                                                |    <0.001 |
|             splitter_ar                                                                |    <0.001 |
|             splitter_aw                                                                |    <0.001 |
|     rst_ps7_0_250M                                                                     |    <0.001 |
|       U0                                                                               |    <0.001 |
|         EXT_LPF                                                                        |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                    |    <0.001 |
|         SEQ                                                                            |    <0.001 |
|           SEQ_COUNTER                                                                  |    <0.001 |
|     sobel_0                                                                            |     0.485 |
|       inst                                                                             |     0.485 |
|         input_buffer_0_U                                                               |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_10_U                                                              |     0.017 |
|           sobel_input_buffebkb_ram_U                                                   |     0.017 |
|         input_buffer_11_U                                                              |     0.017 |
|           sobel_input_buffebkb_ram_U                                                   |     0.017 |
|         input_buffer_12_U                                                              |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_13_U                                                              |     0.014 |
|           sobel_input_buffebkb_ram_U                                                   |     0.014 |
|         input_buffer_14_U                                                              |     0.011 |
|           sobel_input_buffebkb_ram_U                                                   |     0.011 |
|         input_buffer_15_U                                                              |     0.011 |
|           sobel_input_buffebkb_ram_U                                                   |     0.011 |
|         input_buffer_16_U                                                              |     0.016 |
|           sobel_input_buffebkb_ram_U                                                   |     0.016 |
|         input_buffer_17_U                                                              |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_18_U                                                              |     0.011 |
|           sobel_input_buffebkb_ram_U                                                   |     0.011 |
|         input_buffer_19_U                                                              |     0.011 |
|           sobel_input_buffebkb_ram_U                                                   |     0.011 |
|         input_buffer_1_U                                                               |     0.007 |
|           sobel_input_buffebkb_ram_U                                                   |     0.007 |
|         input_buffer_20_U                                                              |     0.012 |
|           sobel_input_buffebkb_ram_U                                                   |     0.012 |
|         input_buffer_21_U                                                              |     0.016 |
|           sobel_input_buffebkb_ram_U                                                   |     0.016 |
|         input_buffer_22_U                                                              |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_23_U                                                              |     0.011 |
|           sobel_input_buffebkb_ram_U                                                   |     0.011 |
|         input_buffer_24_U                                                              |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_25_U                                                              |     0.013 |
|           sobel_input_buffebkb_ram_U                                                   |     0.013 |
|         input_buffer_26_U                                                              |     0.011 |
|           sobel_input_buffebkb_ram_U                                                   |     0.011 |
|         input_buffer_27_U                                                              |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_28_U                                                              |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_29_U                                                              |     0.013 |
|           sobel_input_buffebkb_ram_U                                                   |     0.013 |
|         input_buffer_2_U                                                               |     0.008 |
|           sobel_input_buffebkb_ram_U                                                   |     0.008 |
|         input_buffer_30_U                                                              |     0.015 |
|           sobel_input_buffebkb_ram_U                                                   |     0.015 |
|         input_buffer_31_U                                                              |     0.012 |
|           sobel_input_buffebkb_ram_U                                                   |     0.012 |
|         input_buffer_3_U                                                               |     0.008 |
|           sobel_input_buffebkb_ram_U                                                   |     0.008 |
|         input_buffer_4_U                                                               |     0.007 |
|           sobel_input_buffebkb_ram_U                                                   |     0.007 |
|         input_buffer_5_U                                                               |     0.007 |
|           sobel_input_buffebkb_ram_U                                                   |     0.007 |
|         input_buffer_6_U                                                               |     0.011 |
|           sobel_input_buffebkb_ram_U                                                   |     0.011 |
|         input_buffer_7_U                                                               |     0.007 |
|           sobel_input_buffebkb_ram_U                                                   |     0.007 |
|         input_buffer_8_U                                                               |     0.008 |
|           sobel_input_buffebkb_ram_U                                                   |     0.008 |
|         input_buffer_9_U                                                               |     0.007 |
|           sobel_input_buffebkb_ram_U                                                   |     0.007 |
|         sobel_AXILiteS_s_axi_U                                                         |    <0.001 |
|         sobel_XSOBEL_INPUT_BUS_m_axi_U                                                 |     0.011 |
|           bus_read                                                                     |     0.011 |
|             buff_rdata                                                                 |     0.007 |
|             bus_wide_gen.fifo_burst                                                    |    <0.001 |
|             fifo_rctl                                                                  |    <0.001 |
|             fifo_rreq                                                                  |    <0.001 |
|             rs_rdata                                                                   |     0.001 |
|         sobel_XSOBEL_OUTPUT_BUS_m_axi_U                                                |     0.010 |
|           bus_read                                                                     |    <0.001 |
|             buff_rdata                                                                 |    <0.001 |
|             rs_rdata                                                                   |    <0.001 |
|           bus_write                                                                    |     0.009 |
|             buff_wdata                                                                 |     0.007 |
|             bus_wide_gen.fifo_burst                                                    |    <0.001 |
|             fifo_resp                                                                  |    <0.001 |
|             fifo_resp_to_user                                                          |    <0.001 |
|             fifo_wreq                                                                  |    <0.001 |
|           wreq_throttl                                                                 |    <0.001 |
|         sobel_urem_10ns_8IfE_U3                                                        |     0.002 |
|           sobel_urem_10ns_8IfE_div_U                                                   |     0.002 |
|             sobel_urem_10ns_8IfE_div_u_0                                               |     0.002 |
|         sobel_urem_10ns_8IfE_U5                                                        |     0.002 |
|           sobel_urem_10ns_8IfE_div_U                                                   |     0.002 |
|             sobel_urem_10ns_8IfE_div_u_0                                               |     0.001 |
|         sobel_urem_10ns_8IfE_U8                                                        |     0.001 |
|           sobel_urem_10ns_8IfE_div_U                                                   |     0.001 |
|             sobel_urem_10ns_8IfE_div_u_0                                               |    <0.001 |
|         sobel_urem_11ns_8JfO_U10                                                       |     0.001 |
|           sobel_urem_11ns_8JfO_div_U                                                   |     0.001 |
|             sobel_urem_11ns_8JfO_div_u_0                                               |     0.001 |
|         sobel_urem_11ns_8JfO_U9                                                        |     0.001 |
|           sobel_urem_11ns_8JfO_div_U                                                   |     0.001 |
|             sobel_urem_11ns_8JfO_div_u_0                                               |     0.001 |
|         sobel_urem_12ns_8Hfu_U1                                                        |    <0.001 |
|           sobel_urem_12ns_8Hfu_div_U                                                   |    <0.001 |
|             sobel_urem_12ns_8Hfu_div_u_0                                               |    <0.001 |
|         sobel_urem_12ns_8Hfu_U2                                                        |     0.002 |
|           sobel_urem_12ns_8Hfu_div_U                                                   |     0.002 |
|             sobel_urem_12ns_8Hfu_div_u_0                                               |     0.002 |
|         sobel_urem_12ns_8Hfu_U4                                                        |     0.002 |
|           sobel_urem_12ns_8Hfu_div_U                                                   |     0.002 |
|             sobel_urem_12ns_8Hfu_div_u_0                                               |     0.002 |
|         sobel_urem_12ns_8Hfu_U6                                                        |     0.002 |
|           sobel_urem_12ns_8Hfu_div_U                                                   |     0.002 |
|             sobel_urem_12ns_8Hfu_div_u_0                                               |     0.002 |
|         sobel_urem_12ns_8Hfu_U7                                                        |     0.002 |
|           sobel_urem_12ns_8Hfu_div_U                                                   |     0.002 |
|             sobel_urem_12ns_8Hfu_div_u_0                                               |     0.002 |
|     sobel_1                                                                            |     0.422 |
|       inst                                                                             |     0.422 |
|         input_buffer_0_U                                                               |     0.007 |
|           sobel_input_buffebkb_ram_U                                                   |     0.007 |
|         input_buffer_10_U                                                              |     0.013 |
|           sobel_input_buffebkb_ram_U                                                   |     0.013 |
|         input_buffer_11_U                                                              |     0.013 |
|           sobel_input_buffebkb_ram_U                                                   |     0.013 |
|         input_buffer_12_U                                                              |     0.008 |
|           sobel_input_buffebkb_ram_U                                                   |     0.008 |
|         input_buffer_13_U                                                              |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_14_U                                                              |     0.009 |
|           sobel_input_buffebkb_ram_U                                                   |     0.009 |
|         input_buffer_15_U                                                              |     0.009 |
|           sobel_input_buffebkb_ram_U                                                   |     0.009 |
|         input_buffer_16_U                                                              |     0.013 |
|           sobel_input_buffebkb_ram_U                                                   |     0.013 |
|         input_buffer_17_U                                                              |     0.008 |
|           sobel_input_buffebkb_ram_U                                                   |     0.008 |
|         input_buffer_18_U                                                              |     0.009 |
|           sobel_input_buffebkb_ram_U                                                   |     0.009 |
|         input_buffer_19_U                                                              |     0.009 |
|           sobel_input_buffebkb_ram_U                                                   |     0.009 |
|         input_buffer_1_U                                                               |     0.006 |
|           sobel_input_buffebkb_ram_U                                                   |     0.006 |
|         input_buffer_20_U                                                              |     0.009 |
|           sobel_input_buffebkb_ram_U                                                   |     0.009 |
|         input_buffer_21_U                                                              |     0.015 |
|           sobel_input_buffebkb_ram_U                                                   |     0.015 |
|         input_buffer_22_U                                                              |     0.009 |
|           sobel_input_buffebkb_ram_U                                                   |     0.009 |
|         input_buffer_23_U                                                              |     0.011 |
|           sobel_input_buffebkb_ram_U                                                   |     0.011 |
|         input_buffer_24_U                                                              |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_25_U                                                              |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_26_U                                                              |     0.013 |
|           sobel_input_buffebkb_ram_U                                                   |     0.013 |
|         input_buffer_27_U                                                              |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_28_U                                                              |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_29_U                                                              |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_2_U                                                               |     0.006 |
|           sobel_input_buffebkb_ram_U                                                   |     0.006 |
|         input_buffer_30_U                                                              |     0.014 |
|           sobel_input_buffebkb_ram_U                                                   |     0.014 |
|         input_buffer_31_U                                                              |     0.013 |
|           sobel_input_buffebkb_ram_U                                                   |     0.013 |
|         input_buffer_3_U                                                               |     0.006 |
|           sobel_input_buffebkb_ram_U                                                   |     0.006 |
|         input_buffer_4_U                                                               |     0.006 |
|           sobel_input_buffebkb_ram_U                                                   |     0.006 |
|         input_buffer_5_U                                                               |     0.006 |
|           sobel_input_buffebkb_ram_U                                                   |     0.006 |
|         input_buffer_6_U                                                               |     0.009 |
|           sobel_input_buffebkb_ram_U                                                   |     0.009 |
|         input_buffer_7_U                                                               |     0.006 |
|           sobel_input_buffebkb_ram_U                                                   |     0.006 |
|         input_buffer_8_U                                                               |     0.007 |
|           sobel_input_buffebkb_ram_U                                                   |     0.007 |
|         input_buffer_9_U                                                               |     0.006 |
|           sobel_input_buffebkb_ram_U                                                   |     0.006 |
|         sobel_AXILiteS_s_axi_U                                                         |    <0.001 |
|         sobel_XSOBEL_INPUT_BUS_m_axi_U                                                 |     0.011 |
|           bus_read                                                                     |     0.011 |
|             buff_rdata                                                                 |     0.007 |
|             bus_wide_gen.fifo_burst                                                    |    <0.001 |
|             fifo_rctl                                                                  |    <0.001 |
|             fifo_rreq                                                                  |    <0.001 |
|             rs_rdata                                                                   |     0.001 |
|         sobel_XSOBEL_OUTPUT_BUS_m_axi_U                                                |     0.010 |
|           bus_read                                                                     |    <0.001 |
|             buff_rdata                                                                 |    <0.001 |
|             rs_rdata                                                                   |    <0.001 |
|           bus_write                                                                    |     0.009 |
|             buff_wdata                                                                 |     0.007 |
|             bus_wide_gen.fifo_burst                                                    |    <0.001 |
|             fifo_resp                                                                  |    <0.001 |
|             fifo_resp_to_user                                                          |    <0.001 |
|             fifo_wreq                                                                  |    <0.001 |
|           wreq_throttl                                                                 |    <0.001 |
|         sobel_urem_10ns_8IfE_U3                                                        |     0.002 |
|           sobel_urem_10ns_8IfE_div_U                                                   |     0.002 |
|             sobel_urem_10ns_8IfE_div_u_0                                               |     0.002 |
|         sobel_urem_10ns_8IfE_U5                                                        |     0.002 |
|           sobel_urem_10ns_8IfE_div_U                                                   |     0.002 |
|             sobel_urem_10ns_8IfE_div_u_0                                               |     0.001 |
|         sobel_urem_10ns_8IfE_U8                                                        |    <0.001 |
|           sobel_urem_10ns_8IfE_div_U                                                   |    <0.001 |
|             sobel_urem_10ns_8IfE_div_u_0                                               |    <0.001 |
|         sobel_urem_11ns_8JfO_U10                                                       |     0.001 |
|           sobel_urem_11ns_8JfO_div_U                                                   |     0.001 |
|             sobel_urem_11ns_8JfO_div_u_0                                               |     0.001 |
|         sobel_urem_11ns_8JfO_U9                                                        |     0.001 |
|           sobel_urem_11ns_8JfO_div_U                                                   |     0.001 |
|             sobel_urem_11ns_8JfO_div_u_0                                               |     0.001 |
|         sobel_urem_12ns_8Hfu_U1                                                        |    <0.001 |
|           sobel_urem_12ns_8Hfu_div_U                                                   |    <0.001 |
|             sobel_urem_12ns_8Hfu_div_u_0                                               |    <0.001 |
|         sobel_urem_12ns_8Hfu_U2                                                        |     0.002 |
|           sobel_urem_12ns_8Hfu_div_U                                                   |     0.002 |
|             sobel_urem_12ns_8Hfu_div_u_0                                               |     0.001 |
|         sobel_urem_12ns_8Hfu_U4                                                        |     0.002 |
|           sobel_urem_12ns_8Hfu_div_U                                                   |     0.002 |
|             sobel_urem_12ns_8Hfu_div_u_0                                               |     0.002 |
|         sobel_urem_12ns_8Hfu_U6                                                        |     0.002 |
|           sobel_urem_12ns_8Hfu_div_U                                                   |     0.002 |
|             sobel_urem_12ns_8Hfu_div_u_0                                               |     0.002 |
|         sobel_urem_12ns_8Hfu_U7                                                        |     0.002 |
|           sobel_urem_12ns_8Hfu_div_U                                                   |     0.002 |
|             sobel_urem_12ns_8Hfu_div_u_0                                               |     0.002 |
|     sobel_2                                                                            |     0.433 |
|       inst                                                                             |     0.433 |
|         input_buffer_0_U                                                               |     0.008 |
|           sobel_input_buffebkb_ram_U                                                   |     0.008 |
|         input_buffer_10_U                                                              |     0.012 |
|           sobel_input_buffebkb_ram_U                                                   |     0.012 |
|         input_buffer_11_U                                                              |     0.012 |
|           sobel_input_buffebkb_ram_U                                                   |     0.012 |
|         input_buffer_12_U                                                              |     0.008 |
|           sobel_input_buffebkb_ram_U                                                   |     0.008 |
|         input_buffer_13_U                                                              |     0.009 |
|           sobel_input_buffebkb_ram_U                                                   |     0.009 |
|         input_buffer_14_U                                                              |     0.008 |
|           sobel_input_buffebkb_ram_U                                                   |     0.008 |
|         input_buffer_15_U                                                              |     0.008 |
|           sobel_input_buffebkb_ram_U                                                   |     0.008 |
|         input_buffer_16_U                                                              |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_17_U                                                              |     0.008 |
|           sobel_input_buffebkb_ram_U                                                   |     0.008 |
|         input_buffer_18_U                                                              |     0.008 |
|           sobel_input_buffebkb_ram_U                                                   |     0.008 |
|         input_buffer_19_U                                                              |     0.008 |
|           sobel_input_buffebkb_ram_U                                                   |     0.008 |
|         input_buffer_1_U                                                               |     0.007 |
|           sobel_input_buffebkb_ram_U                                                   |     0.007 |
|         input_buffer_20_U                                                              |     0.008 |
|           sobel_input_buffebkb_ram_U                                                   |     0.008 |
|         input_buffer_21_U                                                              |     0.016 |
|           sobel_input_buffebkb_ram_U                                                   |     0.016 |
|         input_buffer_22_U                                                              |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_23_U                                                              |     0.013 |
|           sobel_input_buffebkb_ram_U                                                   |     0.013 |
|         input_buffer_24_U                                                              |     0.013 |
|           sobel_input_buffebkb_ram_U                                                   |     0.013 |
|         input_buffer_25_U                                                              |     0.012 |
|           sobel_input_buffebkb_ram_U                                                   |     0.012 |
|         input_buffer_26_U                                                              |     0.013 |
|           sobel_input_buffebkb_ram_U                                                   |     0.013 |
|         input_buffer_27_U                                                              |     0.013 |
|           sobel_input_buffebkb_ram_U                                                   |     0.013 |
|         input_buffer_28_U                                                              |     0.013 |
|           sobel_input_buffebkb_ram_U                                                   |     0.013 |
|         input_buffer_29_U                                                              |     0.012 |
|           sobel_input_buffebkb_ram_U                                                   |     0.012 |
|         input_buffer_2_U                                                               |     0.007 |
|           sobel_input_buffebkb_ram_U                                                   |     0.007 |
|         input_buffer_30_U                                                              |     0.012 |
|           sobel_input_buffebkb_ram_U                                                   |     0.012 |
|         input_buffer_31_U                                                              |     0.015 |
|           sobel_input_buffebkb_ram_U                                                   |     0.015 |
|         input_buffer_3_U                                                               |     0.007 |
|           sobel_input_buffebkb_ram_U                                                   |     0.007 |
|         input_buffer_4_U                                                               |     0.007 |
|           sobel_input_buffebkb_ram_U                                                   |     0.007 |
|         input_buffer_5_U                                                               |     0.007 |
|           sobel_input_buffebkb_ram_U                                                   |     0.007 |
|         input_buffer_6_U                                                               |     0.009 |
|           sobel_input_buffebkb_ram_U                                                   |     0.009 |
|         input_buffer_7_U                                                               |     0.007 |
|           sobel_input_buffebkb_ram_U                                                   |     0.007 |
|         input_buffer_8_U                                                               |     0.007 |
|           sobel_input_buffebkb_ram_U                                                   |     0.007 |
|         input_buffer_9_U                                                               |     0.007 |
|           sobel_input_buffebkb_ram_U                                                   |     0.007 |
|         sobel_AXILiteS_s_axi_U                                                         |    <0.001 |
|         sobel_XSOBEL_INPUT_BUS_m_axi_U                                                 |     0.010 |
|           bus_read                                                                     |     0.010 |
|             buff_rdata                                                                 |     0.006 |
|             bus_wide_gen.fifo_burst                                                    |    <0.001 |
|             fifo_rctl                                                                  |    <0.001 |
|             fifo_rreq                                                                  |    <0.001 |
|             rs_rdata                                                                   |     0.001 |
|         sobel_XSOBEL_OUTPUT_BUS_m_axi_U                                                |     0.010 |
|           bus_read                                                                     |    <0.001 |
|             buff_rdata                                                                 |    <0.001 |
|             rs_rdata                                                                   |    <0.001 |
|           bus_write                                                                    |     0.009 |
|             buff_wdata                                                                 |     0.007 |
|             bus_wide_gen.fifo_burst                                                    |    <0.001 |
|             fifo_resp                                                                  |    <0.001 |
|             fifo_resp_to_user                                                          |    <0.001 |
|             fifo_wreq                                                                  |    <0.001 |
|           wreq_throttl                                                                 |    <0.001 |
|         sobel_urem_10ns_8IfE_U3                                                        |     0.002 |
|           sobel_urem_10ns_8IfE_div_U                                                   |     0.002 |
|             sobel_urem_10ns_8IfE_div_u_0                                               |     0.002 |
|         sobel_urem_10ns_8IfE_U5                                                        |     0.002 |
|           sobel_urem_10ns_8IfE_div_U                                                   |     0.002 |
|             sobel_urem_10ns_8IfE_div_u_0                                               |     0.001 |
|         sobel_urem_10ns_8IfE_U8                                                        |     0.001 |
|           sobel_urem_10ns_8IfE_div_U                                                   |     0.001 |
|             sobel_urem_10ns_8IfE_div_u_0                                               |    <0.001 |
|         sobel_urem_11ns_8JfO_U10                                                       |     0.001 |
|           sobel_urem_11ns_8JfO_div_U                                                   |     0.001 |
|             sobel_urem_11ns_8JfO_div_u_0                                               |     0.001 |
|         sobel_urem_11ns_8JfO_U9                                                        |     0.001 |
|           sobel_urem_11ns_8JfO_div_U                                                   |     0.001 |
|             sobel_urem_11ns_8JfO_div_u_0                                               |     0.001 |
|         sobel_urem_12ns_8Hfu_U1                                                        |    <0.001 |
|           sobel_urem_12ns_8Hfu_div_U                                                   |    <0.001 |
|             sobel_urem_12ns_8Hfu_div_u_0                                               |    <0.001 |
|         sobel_urem_12ns_8Hfu_U2                                                        |     0.002 |
|           sobel_urem_12ns_8Hfu_div_U                                                   |     0.002 |
|             sobel_urem_12ns_8Hfu_div_u_0                                               |     0.002 |
|         sobel_urem_12ns_8Hfu_U4                                                        |     0.002 |
|           sobel_urem_12ns_8Hfu_div_U                                                   |     0.002 |
|             sobel_urem_12ns_8Hfu_div_u_0                                               |     0.002 |
|         sobel_urem_12ns_8Hfu_U6                                                        |     0.002 |
|           sobel_urem_12ns_8Hfu_div_U                                                   |     0.002 |
|             sobel_urem_12ns_8Hfu_div_u_0                                               |     0.002 |
|         sobel_urem_12ns_8Hfu_U7                                                        |     0.002 |
|           sobel_urem_12ns_8Hfu_div_U                                                   |     0.002 |
|             sobel_urem_12ns_8Hfu_div_u_0                                               |     0.002 |
|     sobel_3                                                                            |     0.501 |
|       inst                                                                             |     0.501 |
|         input_buffer_0_U                                                               |     0.011 |
|           sobel_input_buffebkb_ram_U                                                   |     0.011 |
|         input_buffer_10_U                                                              |     0.017 |
|           sobel_input_buffebkb_ram_U                                                   |     0.017 |
|         input_buffer_11_U                                                              |     0.020 |
|           sobel_input_buffebkb_ram_U                                                   |     0.020 |
|         input_buffer_12_U                                                              |     0.012 |
|           sobel_input_buffebkb_ram_U                                                   |     0.012 |
|         input_buffer_13_U                                                              |     0.016 |
|           sobel_input_buffebkb_ram_U                                                   |     0.016 |
|         input_buffer_14_U                                                              |     0.012 |
|           sobel_input_buffebkb_ram_U                                                   |     0.012 |
|         input_buffer_15_U                                                              |     0.012 |
|           sobel_input_buffebkb_ram_U                                                   |     0.012 |
|         input_buffer_16_U                                                              |     0.017 |
|           sobel_input_buffebkb_ram_U                                                   |     0.017 |
|         input_buffer_17_U                                                              |     0.011 |
|           sobel_input_buffebkb_ram_U                                                   |     0.011 |
|         input_buffer_18_U                                                              |     0.012 |
|           sobel_input_buffebkb_ram_U                                                   |     0.012 |
|         input_buffer_19_U                                                              |     0.012 |
|           sobel_input_buffebkb_ram_U                                                   |     0.012 |
|         input_buffer_1_U                                                               |     0.007 |
|           sobel_input_buffebkb_ram_U                                                   |     0.007 |
|         input_buffer_20_U                                                              |     0.014 |
|           sobel_input_buffebkb_ram_U                                                   |     0.014 |
|         input_buffer_21_U                                                              |     0.019 |
|           sobel_input_buffebkb_ram_U                                                   |     0.019 |
|         input_buffer_22_U                                                              |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_23_U                                                              |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_24_U                                                              |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_25_U                                                              |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_26_U                                                              |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_27_U                                                              |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_28_U                                                              |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_29_U                                                              |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_2_U                                                               |     0.007 |
|           sobel_input_buffebkb_ram_U                                                   |     0.007 |
|         input_buffer_30_U                                                              |     0.014 |
|           sobel_input_buffebkb_ram_U                                                   |     0.014 |
|         input_buffer_31_U                                                              |     0.013 |
|           sobel_input_buffebkb_ram_U                                                   |     0.013 |
|         input_buffer_3_U                                                               |     0.007 |
|           sobel_input_buffebkb_ram_U                                                   |     0.007 |
|         input_buffer_4_U                                                               |     0.007 |
|           sobel_input_buffebkb_ram_U                                                   |     0.007 |
|         input_buffer_5_U                                                               |     0.007 |
|           sobel_input_buffebkb_ram_U                                                   |     0.007 |
|         input_buffer_6_U                                                               |     0.010 |
|           sobel_input_buffebkb_ram_U                                                   |     0.010 |
|         input_buffer_7_U                                                               |     0.007 |
|           sobel_input_buffebkb_ram_U                                                   |     0.007 |
|         input_buffer_8_U                                                               |     0.007 |
|           sobel_input_buffebkb_ram_U                                                   |     0.007 |
|         input_buffer_9_U                                                               |     0.007 |
|           sobel_input_buffebkb_ram_U                                                   |     0.007 |
|         sobel_AXILiteS_s_axi_U                                                         |    <0.001 |
|         sobel_XSOBEL_INPUT_BUS_m_axi_U                                                 |     0.009 |
|           bus_read                                                                     |     0.009 |
|             buff_rdata                                                                 |     0.004 |
|             bus_wide_gen.fifo_burst                                                    |    <0.001 |
|             fifo_rctl                                                                  |    <0.001 |
|             fifo_rreq                                                                  |    <0.001 |
|             rs_rdata                                                                   |     0.001 |
|         sobel_XSOBEL_OUTPUT_BUS_m_axi_U                                                |     0.009 |
|           bus_read                                                                     |    <0.001 |
|             buff_rdata                                                                 |    <0.001 |
|             rs_rdata                                                                   |    <0.001 |
|           bus_write                                                                    |     0.008 |
|             buff_wdata                                                                 |     0.006 |
|             bus_wide_gen.fifo_burst                                                    |    <0.001 |
|             fifo_resp                                                                  |    <0.001 |
|             fifo_resp_to_user                                                          |    <0.001 |
|             fifo_wreq                                                                  |    <0.001 |
|           wreq_throttl                                                                 |    <0.001 |
|         sobel_urem_10ns_8IfE_U3                                                        |     0.002 |
|           sobel_urem_10ns_8IfE_div_U                                                   |     0.002 |
|             sobel_urem_10ns_8IfE_div_u_0                                               |     0.002 |
|         sobel_urem_10ns_8IfE_U5                                                        |     0.001 |
|           sobel_urem_10ns_8IfE_div_U                                                   |     0.001 |
|             sobel_urem_10ns_8IfE_div_u_0                                               |     0.001 |
|         sobel_urem_10ns_8IfE_U8                                                        |    <0.001 |
|           sobel_urem_10ns_8IfE_div_U                                                   |    <0.001 |
|             sobel_urem_10ns_8IfE_div_u_0                                               |    <0.001 |
|         sobel_urem_11ns_8JfO_U10                                                       |     0.001 |
|           sobel_urem_11ns_8JfO_div_U                                                   |     0.001 |
|             sobel_urem_11ns_8JfO_div_u_0                                               |     0.001 |
|         sobel_urem_11ns_8JfO_U9                                                        |     0.001 |
|           sobel_urem_11ns_8JfO_div_U                                                   |     0.001 |
|             sobel_urem_11ns_8JfO_div_u_0                                               |     0.001 |
|         sobel_urem_12ns_8Hfu_U1                                                        |    <0.001 |
|           sobel_urem_12ns_8Hfu_div_U                                                   |    <0.001 |
|             sobel_urem_12ns_8Hfu_div_u_0                                               |    <0.001 |
|         sobel_urem_12ns_8Hfu_U2                                                        |     0.002 |
|           sobel_urem_12ns_8Hfu_div_U                                                   |     0.002 |
|             sobel_urem_12ns_8Hfu_div_u_0                                               |     0.002 |
|         sobel_urem_12ns_8Hfu_U4                                                        |     0.002 |
|           sobel_urem_12ns_8Hfu_div_U                                                   |     0.002 |
|             sobel_urem_12ns_8Hfu_div_u_0                                               |     0.002 |
|         sobel_urem_12ns_8Hfu_U6                                                        |     0.002 |
|           sobel_urem_12ns_8Hfu_div_U                                                   |     0.002 |
|             sobel_urem_12ns_8Hfu_div_u_0                                               |     0.002 |
|         sobel_urem_12ns_8Hfu_U7                                                        |     0.002 |
|           sobel_urem_12ns_8Hfu_div_U                                                   |     0.002 |
|             sobel_urem_12ns_8Hfu_div_u_0                                               |     0.002 |
+----------------------------------------------------------------------------------------+-----------+


