<?xml version="1.0" encoding="UTF-8"?>
<testsuites>
<testsuite timestamp="2024-09-19T16:45:56" hostname="vasilis" package="muller_c_proj" id="0" name="cover" tests="69" errors="0" failures="0" time="1" skipped="5">
<properties>
<property name="os" value="Linux"/>
<property name="expect" value="PASS"/>
<property name="status" value="PASS"/>
</properties>
<testcase classname="cover" name="build execution" time="0">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_101" tracefile="engine_0/trace18.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_103" tracefile="engine_0/trace42.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_105" tracefile="engine_0/trace37.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_107" tracefile="engine_0/trace17.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_109" tracefile="engine_0/trace24.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_111" tracefile="engine_0/trace0.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_113" tracefile="engine_0/trace34.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_115" tracefile="engine_0/trace6.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_117" tracefile="engine_0/trace21.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_119" tracefile="engine_0/trace46.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_121" tracefile="engine_0/trace40.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_123" tracefile="engine_0/trace4.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_125" tracefile="engine_0/trace28.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_127" tracefile="engine_0/trace47.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_129" tracefile="engine_0/trace39.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_131" tracefile="engine_0/trace5.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_133" tracefile="engine_0/trace23.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_135" tracefile="engine_0/trace49.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_137" tracefile="engine_0/trace41.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_139" tracefile="engine_0/trace10.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_141" tracefile="engine_0/trace26.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_143" tracefile="engine_0/trace48.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_145" tracefile="engine_0/trace60.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_147" tracefile="engine_0/trace7.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_149" tracefile="engine_0/trace33.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_151" tracefile="engine_0/trace58.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_153" tracefile="engine_0/trace62.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_155" tracefile="engine_0/trace14.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_157" tracefile="engine_0/trace31.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_159" tracefile="engine_0/trace57.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_161" tracefile="engine_0/trace63.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_163" tracefile="engine_0/trace3.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_165" tracefile="engine_0/trace25.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_39" tracefile="engine_0/trace59.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_41" tracefile="engine_0/trace61.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_43" tracefile="engine_0/trace16.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_45" tracefile="engine_0/trace29.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_47" tracefile="engine_0/trace56.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_49" tracefile="engine_0/trace55.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_51" tracefile="engine_0/trace13.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_53" tracefile="engine_0/trace32.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_55" tracefile="engine_0/trace54.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_57" tracefile="engine_0/trace50.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_59" tracefile="engine_0/trace11.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_61" tracefile="engine_0/trace27.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_63" tracefile="engine_0/trace52.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_65" tracefile="engine_0/trace51.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_67" tracefile="engine_0/trace8.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_69" tracefile="engine_0/trace30.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_71" tracefile="engine_0/trace53.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_73" tracefile="engine_0/trace38.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_75" tracefile="engine_0/trace15.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_77" tracefile="engine_0/trace22.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_79" tracefile="engine_0/trace43.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_81" tracefile="engine_0/trace35.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_83" tracefile="engine_0/trace9.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_85" tracefile="engine_0/trace20.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_87" tracefile="engine_0/trace44.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_89" tracefile="engine_0/trace36.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_91" tracefile="engine_0/trace12.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_93" tracefile="engine_0/trace19.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_95" tracefile="engine_0/trace45.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_97" tracefile="engine_0/trace1.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in muller_c_proj_formal at muller_c_proj_formal.v:28.41-29.40" time="0" type="COVER" location="muller_c_proj_formal.v:28.41-29.40" id="_witness_.check_cover_muller_c_proj_formal_v_28_99" tracefile="engine_0/trace2.vcd">
</testcase>
<testcase classname="cover" name="Property ASSERT in muller_c_proj_formal at muller_c_proj_formal.v:35.9-35.92" time="0" type="ASSERT" location="muller_c_proj_formal.v:35.9-35.92" id="transition_0_to_0">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in muller_c_proj_formal at muller_c_proj_formal.v:36.9-36.91" time="0" type="ASSERT" location="muller_c_proj_formal.v:36.9-36.91" id="transition_0_to_1">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in muller_c_proj_formal at muller_c_proj_formal.v:37.9-37.91" time="0" type="ASSERT" location="muller_c_proj_formal.v:37.9-37.91" id="transition_1_to_0">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in muller_c_proj_formal at muller_c_proj_formal.v:38.9-38.90" time="0" type="ASSERT" location="muller_c_proj_formal.v:38.9-38.90" id="transition_1_to_1">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in muller_c_proj_formal at muller_c_proj_formal.v:39.9-39.104" time="0" type="ASSERT" location="muller_c_proj_formal.v:39.9-39.104" id="transition_stay">
<skipped />
</testcase>
<system-out>SBY 16:45:55 [muller_c_proj_basic] Removing directory '/home/vasilis/Internship/dedicated_async/verilog/rtl/muller_c_proj/muller_c_proj_basic'.
SBY 16:45:55 [muller_c_proj_cover] Removing directory '/home/vasilis/Internship/dedicated_async/verilog/rtl/muller_c_proj/muller_c_proj_cover'.
SBY 16:45:55 [muller_c_proj_cover] Copy '/home/vasilis/Internship/dedicated_async/verilog/rtl/muller_c_proj/muller_c_proj_formal.v' to '/home/vasilis/Internship/dedicated_async/verilog/rtl/muller_c_proj/muller_c_proj_cover/src/muller_c_proj_formal.v'.
SBY 16:45:55 [muller_c_proj_cover] Copy '/home/vasilis/Internship/dedicated_async/verilog/rtl/muller_c_proj/muller_c_proj.v' to '/home/vasilis/Internship/dedicated_async/verilog/rtl/muller_c_proj/muller_c_proj_cover/src/muller_c_proj.v'.
SBY 16:45:55 [muller_c_proj_cover] engine_0: smtbmc boolector
SBY 16:45:55 [muller_c_proj_cover] base: starting process &quot;cd muller_c_proj_cover/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 16:45:55 [muller_c_proj_cover] base: finished (returncode=0)
SBY 16:45:55 [muller_c_proj_cover] prep: starting process &quot;cd muller_c_proj_cover/model; yosys -ql design_prep.log design_prep.ys&quot;
SBY 16:45:55 [muller_c_proj_cover] prep: finished (returncode=0)
SBY 16:45:55 [muller_c_proj_cover] smt2: starting process &quot;cd muller_c_proj_cover/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 16:45:55 [muller_c_proj_cover] smt2: finished (returncode=0)
SBY 16:45:55 [muller_c_proj_cover] engine_0: starting process &quot;cd muller_c_proj_cover; yosys-smtbmc -s boolector --presat --unroll -c --noprogress -t 20  --append 0 --dump-vcd engine_0/trace%.vcd --dump-yw engine_0/trace%.yw --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2&quot;
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Solver: boolector
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_111) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace0.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace0_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace0.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace0.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_97) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace1.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace1_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace1.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace1.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_99) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace2.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace2_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace2.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace2.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_163) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace3.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace3_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace3.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace3.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_123) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace4.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace4_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace4.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace4.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_131) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace5.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace5_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace5.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace5.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_115) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace6.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace6_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace6.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace6.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_147) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace7.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace7_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace7.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace7.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_67) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace8.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace8_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace8.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace8.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_83) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace9.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace9_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace9.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace9.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_139) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace10.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace10_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace10.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace10.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_59) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace11.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace11_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace11.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace11.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_91) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace12.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace12_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace12.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace12.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_51) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace13.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace13_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace13.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace13.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_155) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace14.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace14_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace14.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace14.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_75) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace15.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace15_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace15.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace15.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_43) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace16.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace16_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace16.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace16.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_107) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace17.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace17_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace17.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace17.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_101) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace18.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace18_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace18.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace18.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_93) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace19.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace19_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace19.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace19.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_85) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace20.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace20_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace20.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace20.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_117) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace21.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace21_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace21.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace21.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_77) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace22.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace22_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace22.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace22.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_133) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace23.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace23_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace23.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace23.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_109) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace24.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace24_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace24.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace24.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_165) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace25.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace25_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace25.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace25.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_141) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace26.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace26_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace26.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace26.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_61) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace27.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace27_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace27.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace27.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_125) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace28.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace28_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace28.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace28.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_45) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace29.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace29_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace29.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace29.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_69) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace30.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace30_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace30.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace30.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_157) in step 0.
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace31.vcd
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace31_tb.v
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace31.smtc
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace31.yw
SBY 16:45:55 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_53) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace32.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace32_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace32.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace32.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_149) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace33.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace33_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace33.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace33.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_113) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace34.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace34_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace34.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace34.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_81) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace35.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace35_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace35.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace35.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_89) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace36.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace36_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace36.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace36.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_105) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace37.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace37_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace37.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace37.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_73) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace38.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace38_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace38.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace38.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_129) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace39.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace39_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace39.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace39.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_121) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace40.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace40_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace40.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace40.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_137) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace41.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace41_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace41.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace41.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_103) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace42.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace42_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace42.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace42.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_79) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace43.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace43_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace43.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace43.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_87) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace44.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace44_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace44.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace44.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_95) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace45.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace45_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace45.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace45.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_119) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace46.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace46_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace46.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace46.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_127) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace47.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace47_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace47.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace47.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_143) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace48.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace48_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace48.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace48.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_135) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace49.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace49_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace49.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace49.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_57) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace50.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace50_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace50.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace50.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_65) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace51.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace51_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace51.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace51.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_63) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace52.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace52_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace52.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace52.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_71) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace53.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace53_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace53.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace53.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_55) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace54.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace54_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace54.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace54.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_49) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace55.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace55_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace55.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace55.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_47) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace56.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace56_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace56.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace56.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_159) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace57.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace57_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace57.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace57.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_151) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace58.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace58_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace58.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace58.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_39) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace59.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace59_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace59.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace59.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_145) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace60.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace60_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace60.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace60.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_41) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace61.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace61_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace61.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace61.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_153) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace62.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace62_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace62.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace62.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Reached cover statement at muller_c_proj_formal.v:28.41-29.40 (_witness_.check_cover_muller_c_proj_formal_v_28_161) in step 0.
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace63.vcd
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace63_tb.v
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace63.smtc
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace63.yw
SBY 16:45:56 [muller_c_proj_cover] engine_0: ##   0:00:00  Status: passed
SBY 16:45:56 [muller_c_proj_cover] engine_0: finished (returncode=0)
SBY 16:45:56 [muller_c_proj_cover] engine_0: Status returned by engine: pass
SBY 16:45:56 [muller_c_proj_cover] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 16:45:56 [muller_c_proj_cover] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 16:45:56 [muller_c_proj_cover] summary: engine_0 (smtbmc boolector) returned pass
SBY 16:45:56 [muller_c_proj_cover] summary: cover trace: muller_c_proj_cover/engine_0/trace0.vcd
SBY 16:45:56 [muller_c_proj_cover] summary:   reached cover statement muller_c_proj_formal._witness_.check_cover_muller_c_proj_formal_v_28_111 at muller_c_proj_formal.v:28.41-29.40 in step 0
SBY 16:45:56 [muller_c_proj_cover] summary: cover trace: muller_c_proj_cover/engine_0/trace1.vcd
SBY 16:45:56 [muller_c_proj_cover] summary:   reached cover statement muller_c_proj_formal._witness_.check_cover_muller_c_proj_formal_v_28_97 at muller_c_proj_formal.v:28.41-29.40 in step 0
SBY 16:45:56 [muller_c_proj_cover] summary: cover trace: muller_c_proj_cover/engine_0/trace10.vcd
SBY 16:45:56 [muller_c_proj_cover] summary:   reached cover statement muller_c_proj_formal._witness_.check_cover_muller_c_proj_formal_v_28_139 at muller_c_proj_formal.v:28.41-29.40 in step 0
SBY 16:45:56 [muller_c_proj_cover] summary: cover trace: muller_c_proj_cover/engine_0/trace11.vcd
SBY 16:45:56 [muller_c_proj_cover] summary:   reached cover statement muller_c_proj_formal._witness_.check_cover_muller_c_proj_formal_v_28_59 at muller_c_proj_formal.v:28.41-29.40 in step 0
SBY 16:45:56 [muller_c_proj_cover] summary: cover trace: muller_c_proj_cover/engine_0/trace12.vcd
SBY 16:45:56 [muller_c_proj_cover] summary:   reached cover statement muller_c_proj_formal._witness_.check_cover_muller_c_proj_formal_v_28_91 at muller_c_proj_formal.v:28.41-29.40 in step 0
SBY 16:45:56 [muller_c_proj_cover] summary: and 59 further traces
SBY 16:45:56 [muller_c_proj_cover] summary: see muller_c_proj_cover/PASS for a complete summary
SBY 16:45:56 [muller_c_proj_cover] DONE (PASS, rc=0)
</system-out>
<system-err>
</system-err>
</testsuite>
</testsuites>
