mv dmem.hex ../riscv_core/
mv imem.hex ../riscv_core/