// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dataflow_stalls_kern (
        data_count,
        bmc_in_address0,
        bmc_in_ce0,
        bmc_in_d0,
        bmc_in_q0,
        bmc_in_we0,
        bmc_in_address1,
        bmc_in_ce1,
        bmc_in_d1,
        bmc_in_q1,
        bmc_in_we1,
        ap_clk,
        ap_rst,
        data_count_ap_vld,
        ap_done,
        ap_start,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [15:0] data_count;
output  [9:0] bmc_in_address0;
output   bmc_in_ce0;
output  [63:0] bmc_in_d0;
input  [63:0] bmc_in_q0;
output   bmc_in_we0;
output  [9:0] bmc_in_address1;
output   bmc_in_ce1;
output  [63:0] bmc_in_d1;
input  [63:0] bmc_in_q1;
output   bmc_in_we1;
input   ap_clk;
input   ap_rst;
input   data_count_ap_vld;
output   ap_done;
input   ap_start;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    load_U0_ap_start;
wire    load_U0_ap_done;
wire    load_U0_ap_continue;
wire    load_U0_ap_idle;
wire    load_U0_ap_ready;
wire    load_U0_start_out;
wire    load_U0_start_write;
wire   [63:0] load_U0_to_V_din;
wire    load_U0_to_V_write;
wire   [15:0] load_U0_data_count_out_din;
wire    load_U0_data_count_out_write;
wire    scatter_U0_ap_start;
wire    scatter_U0_start_full_n;
wire    scatter_U0_ap_done;
wire    scatter_U0_ap_continue;
wire    scatter_U0_ap_idle;
wire    scatter_U0_ap_ready;
wire    scatter_U0_start_out;
wire    scatter_U0_start_write;
wire   [63:0] scatter_U0_to0_V_din;
wire    scatter_U0_to0_V_write;
wire   [63:0] scatter_U0_to1_V_din;
wire    scatter_U0_to1_V_write;
wire    scatter_U0_from_V_read;
wire    scatter_U0_data_count_read;
wire   [15:0] scatter_U0_data_count_out_din;
wire    scatter_U0_data_count_out_write;
wire   [15:0] scatter_U0_data_count_out1_din;
wire    scatter_U0_data_count_out1_write;
wire    compute1_U0_ap_start;
wire    compute1_U0_ap_done;
wire    compute1_U0_ap_continue;
wire    compute1_U0_ap_idle;
wire    compute1_U0_ap_ready;
wire    compute1_U0_start_out;
wire    compute1_U0_start_write;
wire   [63:0] compute1_U0_to_V_din;
wire    compute1_U0_to_V_write;
wire    compute1_U0_from_V_read;
wire    compute1_U0_data_count_read;
wire   [15:0] compute1_U0_data_count_out_din;
wire    compute1_U0_data_count_out_write;
wire    compute2_U0_ap_start;
wire    compute2_U0_ap_done;
wire    compute2_U0_ap_continue;
wire    compute2_U0_ap_idle;
wire    compute2_U0_ap_ready;
wire   [63:0] compute2_U0_to_V_din;
wire    compute2_U0_to_V_write;
wire    compute2_U0_from_V_read;
wire    compute2_U0_data_count_read;
wire    gather_U0_ap_start;
wire    gather_U0_ap_done;
wire    gather_U0_ap_continue;
wire    gather_U0_ap_idle;
wire    gather_U0_ap_ready;
wire    gather_U0_start_out;
wire    gather_U0_start_write;
wire   [63:0] gather_U0_to_V_din;
wire    gather_U0_to_V_write;
wire    gather_U0_from0_V_read;
wire    gather_U0_from1_V_read;
wire    gather_U0_data_count_read;
wire   [15:0] gather_U0_data_count_out_din;
wire    gather_U0_data_count_out_write;
wire    store_U0_ap_start;
wire    store_U0_ap_done;
wire    store_U0_ap_continue;
wire    store_U0_ap_idle;
wire    store_U0_ap_ready;
wire    store_U0_from_V_read;
wire    store_U0_data_count_read;
wire   [9:0] store_U0_bmc_in_address0;
wire    store_U0_bmc_in_ce0;
wire    store_U0_bmc_in_we0;
wire   [63:0] store_U0_bmc_in_d0;
wire    ap_sync_continue;
wire    data_stage0_V_full_n;
wire   [63:0] data_stage0_V_dout;
wire    data_stage0_V_empty_n;
wire    data_count_c_full_n;
wire   [15:0] data_count_c_dout;
wire    data_count_c_empty_n;
wire    data_stage1_V_full_n;
wire   [63:0] data_stage1_V_dout;
wire    data_stage1_V_empty_n;
wire    data_stage2_V_full_n;
wire   [63:0] data_stage2_V_dout;
wire    data_stage2_V_empty_n;
wire    data_count_c6_full_n;
wire   [15:0] data_count_c6_dout;
wire    data_count_c6_empty_n;
wire    data_count_c7_full_n;
wire   [15:0] data_count_c7_dout;
wire    data_count_c7_empty_n;
wire    data_stage3_V_full_n;
wire   [63:0] data_stage3_V_dout;
wire    data_stage3_V_empty_n;
wire    data_count_c8_full_n;
wire   [15:0] data_count_c8_dout;
wire    data_count_c8_empty_n;
wire    data_stage4_V_full_n;
wire   [63:0] data_stage4_V_dout;
wire    data_stage4_V_empty_n;
wire    data_stage5_V_full_n;
wire   [63:0] data_stage5_V_dout;
wire    data_stage5_V_empty_n;
wire    data_count_c9_full_n;
wire   [15:0] data_count_c9_dout;
wire    data_count_c9_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_scatter_U0_din;
wire    start_for_scatter_U0_full_n;
wire   [0:0] start_for_scatter_U0_dout;
wire    start_for_scatter_U0_empty_n;
wire   [0:0] start_for_compute1_U0_din;
wire    start_for_compute1_U0_full_n;
wire   [0:0] start_for_compute1_U0_dout;
wire    start_for_compute1_U0_empty_n;
wire   [0:0] start_for_compute2_U0_din;
wire    start_for_compute2_U0_full_n;
wire   [0:0] start_for_compute2_U0_dout;
wire    start_for_compute2_U0_empty_n;
wire   [0:0] start_for_gather_U0_din;
wire    start_for_gather_U0_full_n;
wire   [0:0] start_for_gather_U0_dout;
wire    start_for_gather_U0_empty_n;
wire    compute2_U0_start_full_n;
wire    compute2_U0_start_write;
wire   [0:0] start_for_store_U0_din;
wire    start_for_store_U0_full_n;
wire   [0:0] start_for_store_U0_dout;
wire    start_for_store_U0_empty_n;
wire    store_U0_start_full_n;
wire    store_U0_start_write;

load load_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(load_U0_ap_start),
    .start_full_n(start_for_scatter_U0_full_n),
    .ap_done(load_U0_ap_done),
    .ap_continue(load_U0_ap_continue),
    .ap_idle(load_U0_ap_idle),
    .ap_ready(load_U0_ap_ready),
    .start_out(load_U0_start_out),
    .start_write(load_U0_start_write),
    .to_V_din(load_U0_to_V_din),
    .to_V_full_n(data_stage0_V_full_n),
    .to_V_write(load_U0_to_V_write),
    .data_count(data_count),
    .data_count_out_din(load_U0_data_count_out_din),
    .data_count_out_full_n(data_count_c_full_n),
    .data_count_out_write(load_U0_data_count_out_write)
);

scatter scatter_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(scatter_U0_ap_start),
    .start_full_n(scatter_U0_start_full_n),
    .ap_done(scatter_U0_ap_done),
    .ap_continue(scatter_U0_ap_continue),
    .ap_idle(scatter_U0_ap_idle),
    .ap_ready(scatter_U0_ap_ready),
    .start_out(scatter_U0_start_out),
    .start_write(scatter_U0_start_write),
    .to0_V_din(scatter_U0_to0_V_din),
    .to0_V_full_n(data_stage1_V_full_n),
    .to0_V_write(scatter_U0_to0_V_write),
    .to1_V_din(scatter_U0_to1_V_din),
    .to1_V_full_n(data_stage2_V_full_n),
    .to1_V_write(scatter_U0_to1_V_write),
    .from_V_dout(data_stage0_V_dout),
    .from_V_empty_n(data_stage0_V_empty_n),
    .from_V_read(scatter_U0_from_V_read),
    .data_count_dout(data_count_c_dout),
    .data_count_empty_n(data_count_c_empty_n),
    .data_count_read(scatter_U0_data_count_read),
    .data_count_out_din(scatter_U0_data_count_out_din),
    .data_count_out_full_n(data_count_c6_full_n),
    .data_count_out_write(scatter_U0_data_count_out_write),
    .data_count_out1_din(scatter_U0_data_count_out1_din),
    .data_count_out1_full_n(data_count_c7_full_n),
    .data_count_out1_write(scatter_U0_data_count_out1_write)
);

compute1 compute1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(compute1_U0_ap_start),
    .start_full_n(start_for_gather_U0_full_n),
    .ap_done(compute1_U0_ap_done),
    .ap_continue(compute1_U0_ap_continue),
    .ap_idle(compute1_U0_ap_idle),
    .ap_ready(compute1_U0_ap_ready),
    .start_out(compute1_U0_start_out),
    .start_write(compute1_U0_start_write),
    .to_V_din(compute1_U0_to_V_din),
    .to_V_full_n(data_stage3_V_full_n),
    .to_V_write(compute1_U0_to_V_write),
    .from_V_dout(data_stage1_V_dout),
    .from_V_empty_n(data_stage1_V_empty_n),
    .from_V_read(compute1_U0_from_V_read),
    .data_count_dout(data_count_c6_dout),
    .data_count_empty_n(data_count_c6_empty_n),
    .data_count_read(compute1_U0_data_count_read),
    .data_count_out_din(compute1_U0_data_count_out_din),
    .data_count_out_full_n(data_count_c8_full_n),
    .data_count_out_write(compute1_U0_data_count_out_write)
);

compute2 compute2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(compute2_U0_ap_start),
    .ap_done(compute2_U0_ap_done),
    .ap_continue(compute2_U0_ap_continue),
    .ap_idle(compute2_U0_ap_idle),
    .ap_ready(compute2_U0_ap_ready),
    .to_V_din(compute2_U0_to_V_din),
    .to_V_full_n(data_stage4_V_full_n),
    .to_V_write(compute2_U0_to_V_write),
    .from_V_dout(data_stage2_V_dout),
    .from_V_empty_n(data_stage2_V_empty_n),
    .from_V_read(compute2_U0_from_V_read),
    .data_count_dout(data_count_c7_dout),
    .data_count_empty_n(data_count_c7_empty_n),
    .data_count_read(compute2_U0_data_count_read)
);

gather gather_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(gather_U0_ap_start),
    .start_full_n(start_for_store_U0_full_n),
    .ap_done(gather_U0_ap_done),
    .ap_continue(gather_U0_ap_continue),
    .ap_idle(gather_U0_ap_idle),
    .ap_ready(gather_U0_ap_ready),
    .start_out(gather_U0_start_out),
    .start_write(gather_U0_start_write),
    .to_V_din(gather_U0_to_V_din),
    .to_V_full_n(data_stage5_V_full_n),
    .to_V_write(gather_U0_to_V_write),
    .from0_V_dout(data_stage3_V_dout),
    .from0_V_empty_n(data_stage3_V_empty_n),
    .from0_V_read(gather_U0_from0_V_read),
    .from1_V_dout(data_stage4_V_dout),
    .from1_V_empty_n(data_stage4_V_empty_n),
    .from1_V_read(gather_U0_from1_V_read),
    .data_count_dout(data_count_c8_dout),
    .data_count_empty_n(data_count_c8_empty_n),
    .data_count_read(gather_U0_data_count_read),
    .data_count_out_din(gather_U0_data_count_out_din),
    .data_count_out_full_n(data_count_c9_full_n),
    .data_count_out_write(gather_U0_data_count_out_write)
);

store store_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(store_U0_ap_start),
    .ap_done(store_U0_ap_done),
    .ap_continue(store_U0_ap_continue),
    .ap_idle(store_U0_ap_idle),
    .ap_ready(store_U0_ap_ready),
    .from_V_dout(data_stage5_V_dout),
    .from_V_empty_n(data_stage5_V_empty_n),
    .from_V_read(store_U0_from_V_read),
    .data_count_dout(data_count_c9_dout),
    .data_count_empty_n(data_count_c9_empty_n),
    .data_count_read(store_U0_data_count_read),
    .bmc_in_address0(store_U0_bmc_in_address0),
    .bmc_in_ce0(store_U0_bmc_in_ce0),
    .bmc_in_we0(store_U0_bmc_in_we0),
    .bmc_in_d0(store_U0_bmc_in_d0)
);

fifo_w64_d32_A data_stage0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(load_U0_to_V_din),
    .if_full_n(data_stage0_V_full_n),
    .if_write(load_U0_to_V_write),
    .if_dout(data_stage0_V_dout),
    .if_empty_n(data_stage0_V_empty_n),
    .if_read(scatter_U0_from_V_read)
);

fifo_w16_d2_A data_count_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(load_U0_data_count_out_din),
    .if_full_n(data_count_c_full_n),
    .if_write(load_U0_data_count_out_write),
    .if_dout(data_count_c_dout),
    .if_empty_n(data_count_c_empty_n),
    .if_read(scatter_U0_data_count_read)
);

fifo_w64_d2_A data_stage1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(scatter_U0_to0_V_din),
    .if_full_n(data_stage1_V_full_n),
    .if_write(scatter_U0_to0_V_write),
    .if_dout(data_stage1_V_dout),
    .if_empty_n(data_stage1_V_empty_n),
    .if_read(compute1_U0_from_V_read)
);

fifo_w64_d2_A data_stage2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(scatter_U0_to1_V_din),
    .if_full_n(data_stage2_V_full_n),
    .if_write(scatter_U0_to1_V_write),
    .if_dout(data_stage2_V_dout),
    .if_empty_n(data_stage2_V_empty_n),
    .if_read(compute2_U0_from_V_read)
);

fifo_w16_d2_A data_count_c6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(scatter_U0_data_count_out_din),
    .if_full_n(data_count_c6_full_n),
    .if_write(scatter_U0_data_count_out_write),
    .if_dout(data_count_c6_dout),
    .if_empty_n(data_count_c6_empty_n),
    .if_read(compute1_U0_data_count_read)
);

fifo_w16_d2_A data_count_c7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(scatter_U0_data_count_out1_din),
    .if_full_n(data_count_c7_full_n),
    .if_write(scatter_U0_data_count_out1_write),
    .if_dout(data_count_c7_dout),
    .if_empty_n(data_count_c7_empty_n),
    .if_read(compute2_U0_data_count_read)
);

fifo_w64_d2_A data_stage3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute1_U0_to_V_din),
    .if_full_n(data_stage3_V_full_n),
    .if_write(compute1_U0_to_V_write),
    .if_dout(data_stage3_V_dout),
    .if_empty_n(data_stage3_V_empty_n),
    .if_read(gather_U0_from0_V_read)
);

fifo_w16_d2_A data_count_c8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute1_U0_data_count_out_din),
    .if_full_n(data_count_c8_full_n),
    .if_write(compute1_U0_data_count_out_write),
    .if_dout(data_count_c8_dout),
    .if_empty_n(data_count_c8_empty_n),
    .if_read(gather_U0_data_count_read)
);

fifo_w64_d2_A data_stage4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute2_U0_to_V_din),
    .if_full_n(data_stage4_V_full_n),
    .if_write(compute2_U0_to_V_write),
    .if_dout(data_stage4_V_dout),
    .if_empty_n(data_stage4_V_empty_n),
    .if_read(gather_U0_from1_V_read)
);

fifo_w64_d32_A data_stage5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(gather_U0_to_V_din),
    .if_full_n(data_stage5_V_full_n),
    .if_write(gather_U0_to_V_write),
    .if_dout(data_stage5_V_dout),
    .if_empty_n(data_stage5_V_empty_n),
    .if_read(store_U0_from_V_read)
);

fifo_w16_d2_A data_count_c9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(gather_U0_data_count_out_din),
    .if_full_n(data_count_c9_full_n),
    .if_write(gather_U0_data_count_out_write),
    .if_dout(data_count_c9_dout),
    .if_empty_n(data_count_c9_empty_n),
    .if_read(store_U0_data_count_read)
);

start_for_scatterdEe start_for_scatterdEe_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_scatter_U0_din),
    .if_full_n(start_for_scatter_U0_full_n),
    .if_write(load_U0_start_write),
    .if_dout(start_for_scatter_U0_dout),
    .if_empty_n(start_for_scatter_U0_empty_n),
    .if_read(scatter_U0_ap_ready)
);

start_for_computeeOg start_for_computeeOg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_compute1_U0_din),
    .if_full_n(start_for_compute1_U0_full_n),
    .if_write(scatter_U0_start_write),
    .if_dout(start_for_compute1_U0_dout),
    .if_empty_n(start_for_compute1_U0_empty_n),
    .if_read(compute1_U0_ap_ready)
);

start_for_computefYi start_for_computefYi_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_compute2_U0_din),
    .if_full_n(start_for_compute2_U0_full_n),
    .if_write(scatter_U0_start_write),
    .if_dout(start_for_compute2_U0_dout),
    .if_empty_n(start_for_compute2_U0_empty_n),
    .if_read(compute2_U0_ap_ready)
);

start_for_gather_U0 start_for_gather_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_gather_U0_din),
    .if_full_n(start_for_gather_U0_full_n),
    .if_write(compute1_U0_start_write),
    .if_dout(start_for_gather_U0_dout),
    .if_empty_n(start_for_gather_U0_empty_n),
    .if_read(gather_U0_ap_ready)
);

start_for_store_U0 start_for_store_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_store_U0_din),
    .if_full_n(start_for_store_U0_full_n),
    .if_write(gather_U0_start_write),
    .if_dout(start_for_store_U0_dout),
    .if_empty_n(start_for_store_U0_empty_n),
    .if_read(store_U0_ap_ready)
);

assign ap_done = store_U0_ap_done;

assign ap_idle = (store_U0_ap_idle & scatter_U0_ap_idle & load_U0_ap_idle & gather_U0_ap_idle & compute2_U0_ap_idle & compute1_U0_ap_idle);

assign ap_ready = load_U0_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = store_U0_ap_done;

assign ap_sync_ready = load_U0_ap_ready;

assign bmc_in_address0 = store_U0_bmc_in_address0;

assign bmc_in_address1 = 10'd0;

assign bmc_in_ce0 = store_U0_bmc_in_ce0;

assign bmc_in_ce1 = 1'b0;

assign bmc_in_d0 = store_U0_bmc_in_d0;

assign bmc_in_d1 = 64'd0;

assign bmc_in_we0 = store_U0_bmc_in_we0;

assign bmc_in_we1 = 1'b0;

assign compute1_U0_ap_continue = 1'b1;

assign compute1_U0_ap_start = start_for_compute1_U0_empty_n;

assign compute2_U0_ap_continue = 1'b1;

assign compute2_U0_ap_start = start_for_compute2_U0_empty_n;

assign compute2_U0_start_full_n = 1'b1;

assign compute2_U0_start_write = 1'b0;

assign gather_U0_ap_continue = 1'b1;

assign gather_U0_ap_start = start_for_gather_U0_empty_n;

assign load_U0_ap_continue = 1'b1;

assign load_U0_ap_start = ap_start;

assign scatter_U0_ap_continue = 1'b1;

assign scatter_U0_ap_start = start_for_scatter_U0_empty_n;

assign scatter_U0_start_full_n = (start_for_compute2_U0_full_n & start_for_compute1_U0_full_n);

assign start_for_compute1_U0_din = 1'b1;

assign start_for_compute2_U0_din = 1'b1;

assign start_for_gather_U0_din = 1'b1;

assign start_for_scatter_U0_din = 1'b1;

assign start_for_store_U0_din = 1'b1;

assign store_U0_ap_continue = ap_continue;

assign store_U0_ap_start = start_for_store_U0_empty_n;

assign store_U0_start_full_n = 1'b1;

assign store_U0_start_write = 1'b0;

endmodule //dataflow_stalls_kern
